
Mastermind Final Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010d00  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003c2c  08010ee0  08010ee0  00020ee0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014b0c  08014b0c  00030118  2**0
                  CONTENTS
  4 .ARM          00000008  08014b0c  08014b0c  00024b0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014b14  08014b14  00030118  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014b14  08014b14  00024b14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08014b18  08014b18  00024b18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000118  20000000  08014b1c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000055a8  20000118  08014c34  00030118  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200056c0  08014c34  000356c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030118  2**0
                  CONTENTS, READONLY
 12 .debug_info   000418d6  00000000  00000000  00030148  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00007206  00000000  00000000  00071a1e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000030a0  00000000  00000000  00078c28  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002db0  00000000  00000000  0007bcc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000c143  00000000  00000000  0007ea78  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0002b72d  00000000  00000000  0008abbb  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000fd88b  00000000  00000000  000b62e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001b3b73  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000d230  00000000  00000000  001b3bf0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000118 	.word	0x20000118
 80001fc:	00000000 	.word	0x00000000
 8000200:	08010ec8 	.word	0x08010ec8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000011c 	.word	0x2000011c
 800021c:	08010ec8 	.word	0x08010ec8

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <__aeabi_uldivmod>:
 8000230:	b953      	cbnz	r3, 8000248 <__aeabi_uldivmod+0x18>
 8000232:	b94a      	cbnz	r2, 8000248 <__aeabi_uldivmod+0x18>
 8000234:	2900      	cmp	r1, #0
 8000236:	bf08      	it	eq
 8000238:	2800      	cmpeq	r0, #0
 800023a:	bf1c      	itt	ne
 800023c:	f04f 31ff 	movne.w	r1, #4294967295
 8000240:	f04f 30ff 	movne.w	r0, #4294967295
 8000244:	f000 b972 	b.w	800052c <__aeabi_idiv0>
 8000248:	f1ad 0c08 	sub.w	ip, sp, #8
 800024c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000258:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800025c:	b004      	add	sp, #16
 800025e:	4770      	bx	lr

08000260 <__udivmoddi4>:
 8000260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000264:	9e08      	ldr	r6, [sp, #32]
 8000266:	4604      	mov	r4, r0
 8000268:	4688      	mov	r8, r1
 800026a:	2b00      	cmp	r3, #0
 800026c:	d14b      	bne.n	8000306 <__udivmoddi4+0xa6>
 800026e:	428a      	cmp	r2, r1
 8000270:	4615      	mov	r5, r2
 8000272:	d967      	bls.n	8000344 <__udivmoddi4+0xe4>
 8000274:	fab2 f282 	clz	r2, r2
 8000278:	b14a      	cbz	r2, 800028e <__udivmoddi4+0x2e>
 800027a:	f1c2 0720 	rsb	r7, r2, #32
 800027e:	fa01 f302 	lsl.w	r3, r1, r2
 8000282:	fa20 f707 	lsr.w	r7, r0, r7
 8000286:	4095      	lsls	r5, r2
 8000288:	ea47 0803 	orr.w	r8, r7, r3
 800028c:	4094      	lsls	r4, r2
 800028e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000292:	0c23      	lsrs	r3, r4, #16
 8000294:	fbb8 f7fe 	udiv	r7, r8, lr
 8000298:	fa1f fc85 	uxth.w	ip, r5
 800029c:	fb0e 8817 	mls	r8, lr, r7, r8
 80002a0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002a4:	fb07 f10c 	mul.w	r1, r7, ip
 80002a8:	4299      	cmp	r1, r3
 80002aa:	d909      	bls.n	80002c0 <__udivmoddi4+0x60>
 80002ac:	18eb      	adds	r3, r5, r3
 80002ae:	f107 30ff 	add.w	r0, r7, #4294967295
 80002b2:	f080 811b 	bcs.w	80004ec <__udivmoddi4+0x28c>
 80002b6:	4299      	cmp	r1, r3
 80002b8:	f240 8118 	bls.w	80004ec <__udivmoddi4+0x28c>
 80002bc:	3f02      	subs	r7, #2
 80002be:	442b      	add	r3, r5
 80002c0:	1a5b      	subs	r3, r3, r1
 80002c2:	b2a4      	uxth	r4, r4
 80002c4:	fbb3 f0fe 	udiv	r0, r3, lr
 80002c8:	fb0e 3310 	mls	r3, lr, r0, r3
 80002cc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002d0:	fb00 fc0c 	mul.w	ip, r0, ip
 80002d4:	45a4      	cmp	ip, r4
 80002d6:	d909      	bls.n	80002ec <__udivmoddi4+0x8c>
 80002d8:	192c      	adds	r4, r5, r4
 80002da:	f100 33ff 	add.w	r3, r0, #4294967295
 80002de:	f080 8107 	bcs.w	80004f0 <__udivmoddi4+0x290>
 80002e2:	45a4      	cmp	ip, r4
 80002e4:	f240 8104 	bls.w	80004f0 <__udivmoddi4+0x290>
 80002e8:	3802      	subs	r0, #2
 80002ea:	442c      	add	r4, r5
 80002ec:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002f0:	eba4 040c 	sub.w	r4, r4, ip
 80002f4:	2700      	movs	r7, #0
 80002f6:	b11e      	cbz	r6, 8000300 <__udivmoddi4+0xa0>
 80002f8:	40d4      	lsrs	r4, r2
 80002fa:	2300      	movs	r3, #0
 80002fc:	e9c6 4300 	strd	r4, r3, [r6]
 8000300:	4639      	mov	r1, r7
 8000302:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000306:	428b      	cmp	r3, r1
 8000308:	d909      	bls.n	800031e <__udivmoddi4+0xbe>
 800030a:	2e00      	cmp	r6, #0
 800030c:	f000 80eb 	beq.w	80004e6 <__udivmoddi4+0x286>
 8000310:	2700      	movs	r7, #0
 8000312:	e9c6 0100 	strd	r0, r1, [r6]
 8000316:	4638      	mov	r0, r7
 8000318:	4639      	mov	r1, r7
 800031a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800031e:	fab3 f783 	clz	r7, r3
 8000322:	2f00      	cmp	r7, #0
 8000324:	d147      	bne.n	80003b6 <__udivmoddi4+0x156>
 8000326:	428b      	cmp	r3, r1
 8000328:	d302      	bcc.n	8000330 <__udivmoddi4+0xd0>
 800032a:	4282      	cmp	r2, r0
 800032c:	f200 80fa 	bhi.w	8000524 <__udivmoddi4+0x2c4>
 8000330:	1a84      	subs	r4, r0, r2
 8000332:	eb61 0303 	sbc.w	r3, r1, r3
 8000336:	2001      	movs	r0, #1
 8000338:	4698      	mov	r8, r3
 800033a:	2e00      	cmp	r6, #0
 800033c:	d0e0      	beq.n	8000300 <__udivmoddi4+0xa0>
 800033e:	e9c6 4800 	strd	r4, r8, [r6]
 8000342:	e7dd      	b.n	8000300 <__udivmoddi4+0xa0>
 8000344:	b902      	cbnz	r2, 8000348 <__udivmoddi4+0xe8>
 8000346:	deff      	udf	#255	; 0xff
 8000348:	fab2 f282 	clz	r2, r2
 800034c:	2a00      	cmp	r2, #0
 800034e:	f040 808f 	bne.w	8000470 <__udivmoddi4+0x210>
 8000352:	1b49      	subs	r1, r1, r5
 8000354:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000358:	fa1f f885 	uxth.w	r8, r5
 800035c:	2701      	movs	r7, #1
 800035e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000362:	0c23      	lsrs	r3, r4, #16
 8000364:	fb0e 111c 	mls	r1, lr, ip, r1
 8000368:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800036c:	fb08 f10c 	mul.w	r1, r8, ip
 8000370:	4299      	cmp	r1, r3
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x124>
 8000374:	18eb      	adds	r3, r5, r3
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x122>
 800037c:	4299      	cmp	r1, r3
 800037e:	f200 80cd 	bhi.w	800051c <__udivmoddi4+0x2bc>
 8000382:	4684      	mov	ip, r0
 8000384:	1a59      	subs	r1, r3, r1
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000390:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x14c>
 800039c:	192c      	adds	r4, r5, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x14a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80b6 	bhi.w	8000516 <__udivmoddi4+0x2b6>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e79f      	b.n	80002f6 <__udivmoddi4+0x96>
 80003b6:	f1c7 0c20 	rsb	ip, r7, #32
 80003ba:	40bb      	lsls	r3, r7
 80003bc:	fa22 fe0c 	lsr.w	lr, r2, ip
 80003c0:	ea4e 0e03 	orr.w	lr, lr, r3
 80003c4:	fa01 f407 	lsl.w	r4, r1, r7
 80003c8:	fa20 f50c 	lsr.w	r5, r0, ip
 80003cc:	fa21 f30c 	lsr.w	r3, r1, ip
 80003d0:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80003d4:	4325      	orrs	r5, r4
 80003d6:	fbb3 f9f8 	udiv	r9, r3, r8
 80003da:	0c2c      	lsrs	r4, r5, #16
 80003dc:	fb08 3319 	mls	r3, r8, r9, r3
 80003e0:	fa1f fa8e 	uxth.w	sl, lr
 80003e4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003e8:	fb09 f40a 	mul.w	r4, r9, sl
 80003ec:	429c      	cmp	r4, r3
 80003ee:	fa02 f207 	lsl.w	r2, r2, r7
 80003f2:	fa00 f107 	lsl.w	r1, r0, r7
 80003f6:	d90b      	bls.n	8000410 <__udivmoddi4+0x1b0>
 80003f8:	eb1e 0303 	adds.w	r3, lr, r3
 80003fc:	f109 30ff 	add.w	r0, r9, #4294967295
 8000400:	f080 8087 	bcs.w	8000512 <__udivmoddi4+0x2b2>
 8000404:	429c      	cmp	r4, r3
 8000406:	f240 8084 	bls.w	8000512 <__udivmoddi4+0x2b2>
 800040a:	f1a9 0902 	sub.w	r9, r9, #2
 800040e:	4473      	add	r3, lr
 8000410:	1b1b      	subs	r3, r3, r4
 8000412:	b2ad      	uxth	r5, r5
 8000414:	fbb3 f0f8 	udiv	r0, r3, r8
 8000418:	fb08 3310 	mls	r3, r8, r0, r3
 800041c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000420:	fb00 fa0a 	mul.w	sl, r0, sl
 8000424:	45a2      	cmp	sl, r4
 8000426:	d908      	bls.n	800043a <__udivmoddi4+0x1da>
 8000428:	eb1e 0404 	adds.w	r4, lr, r4
 800042c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000430:	d26b      	bcs.n	800050a <__udivmoddi4+0x2aa>
 8000432:	45a2      	cmp	sl, r4
 8000434:	d969      	bls.n	800050a <__udivmoddi4+0x2aa>
 8000436:	3802      	subs	r0, #2
 8000438:	4474      	add	r4, lr
 800043a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800043e:	fba0 8902 	umull	r8, r9, r0, r2
 8000442:	eba4 040a 	sub.w	r4, r4, sl
 8000446:	454c      	cmp	r4, r9
 8000448:	46c2      	mov	sl, r8
 800044a:	464b      	mov	r3, r9
 800044c:	d354      	bcc.n	80004f8 <__udivmoddi4+0x298>
 800044e:	d051      	beq.n	80004f4 <__udivmoddi4+0x294>
 8000450:	2e00      	cmp	r6, #0
 8000452:	d069      	beq.n	8000528 <__udivmoddi4+0x2c8>
 8000454:	ebb1 050a 	subs.w	r5, r1, sl
 8000458:	eb64 0403 	sbc.w	r4, r4, r3
 800045c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000460:	40fd      	lsrs	r5, r7
 8000462:	40fc      	lsrs	r4, r7
 8000464:	ea4c 0505 	orr.w	r5, ip, r5
 8000468:	e9c6 5400 	strd	r5, r4, [r6]
 800046c:	2700      	movs	r7, #0
 800046e:	e747      	b.n	8000300 <__udivmoddi4+0xa0>
 8000470:	f1c2 0320 	rsb	r3, r2, #32
 8000474:	fa20 f703 	lsr.w	r7, r0, r3
 8000478:	4095      	lsls	r5, r2
 800047a:	fa01 f002 	lsl.w	r0, r1, r2
 800047e:	fa21 f303 	lsr.w	r3, r1, r3
 8000482:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000486:	4338      	orrs	r0, r7
 8000488:	0c01      	lsrs	r1, r0, #16
 800048a:	fbb3 f7fe 	udiv	r7, r3, lr
 800048e:	fa1f f885 	uxth.w	r8, r5
 8000492:	fb0e 3317 	mls	r3, lr, r7, r3
 8000496:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049a:	fb07 f308 	mul.w	r3, r7, r8
 800049e:	428b      	cmp	r3, r1
 80004a0:	fa04 f402 	lsl.w	r4, r4, r2
 80004a4:	d907      	bls.n	80004b6 <__udivmoddi4+0x256>
 80004a6:	1869      	adds	r1, r5, r1
 80004a8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004ac:	d22f      	bcs.n	800050e <__udivmoddi4+0x2ae>
 80004ae:	428b      	cmp	r3, r1
 80004b0:	d92d      	bls.n	800050e <__udivmoddi4+0x2ae>
 80004b2:	3f02      	subs	r7, #2
 80004b4:	4429      	add	r1, r5
 80004b6:	1acb      	subs	r3, r1, r3
 80004b8:	b281      	uxth	r1, r0
 80004ba:	fbb3 f0fe 	udiv	r0, r3, lr
 80004be:	fb0e 3310 	mls	r3, lr, r0, r3
 80004c2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004c6:	fb00 f308 	mul.w	r3, r0, r8
 80004ca:	428b      	cmp	r3, r1
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x27e>
 80004ce:	1869      	adds	r1, r5, r1
 80004d0:	f100 3cff 	add.w	ip, r0, #4294967295
 80004d4:	d217      	bcs.n	8000506 <__udivmoddi4+0x2a6>
 80004d6:	428b      	cmp	r3, r1
 80004d8:	d915      	bls.n	8000506 <__udivmoddi4+0x2a6>
 80004da:	3802      	subs	r0, #2
 80004dc:	4429      	add	r1, r5
 80004de:	1ac9      	subs	r1, r1, r3
 80004e0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004e4:	e73b      	b.n	800035e <__udivmoddi4+0xfe>
 80004e6:	4637      	mov	r7, r6
 80004e8:	4630      	mov	r0, r6
 80004ea:	e709      	b.n	8000300 <__udivmoddi4+0xa0>
 80004ec:	4607      	mov	r7, r0
 80004ee:	e6e7      	b.n	80002c0 <__udivmoddi4+0x60>
 80004f0:	4618      	mov	r0, r3
 80004f2:	e6fb      	b.n	80002ec <__udivmoddi4+0x8c>
 80004f4:	4541      	cmp	r1, r8
 80004f6:	d2ab      	bcs.n	8000450 <__udivmoddi4+0x1f0>
 80004f8:	ebb8 0a02 	subs.w	sl, r8, r2
 80004fc:	eb69 020e 	sbc.w	r2, r9, lr
 8000500:	3801      	subs	r0, #1
 8000502:	4613      	mov	r3, r2
 8000504:	e7a4      	b.n	8000450 <__udivmoddi4+0x1f0>
 8000506:	4660      	mov	r0, ip
 8000508:	e7e9      	b.n	80004de <__udivmoddi4+0x27e>
 800050a:	4618      	mov	r0, r3
 800050c:	e795      	b.n	800043a <__udivmoddi4+0x1da>
 800050e:	4667      	mov	r7, ip
 8000510:	e7d1      	b.n	80004b6 <__udivmoddi4+0x256>
 8000512:	4681      	mov	r9, r0
 8000514:	e77c      	b.n	8000410 <__udivmoddi4+0x1b0>
 8000516:	3802      	subs	r0, #2
 8000518:	442c      	add	r4, r5
 800051a:	e747      	b.n	80003ac <__udivmoddi4+0x14c>
 800051c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000520:	442b      	add	r3, r5
 8000522:	e72f      	b.n	8000384 <__udivmoddi4+0x124>
 8000524:	4638      	mov	r0, r7
 8000526:	e708      	b.n	800033a <__udivmoddi4+0xda>
 8000528:	4637      	mov	r7, r6
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0xa0>

0800052c <__aeabi_idiv0>:
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop

08000530 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b082      	sub	sp, #8
 8000534:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  for (int i = 0; i <10; i++ )
 8000536:	2300      	movs	r3, #0
 8000538:	607b      	str	r3, [r7, #4]
 800053a:	e014      	b.n	8000566 <main+0x36>
  {
	  for (int j = 0; j < 4; j++)
 800053c:	2300      	movs	r3, #0
 800053e:	603b      	str	r3, [r7, #0]
 8000540:	e00b      	b.n	800055a <main+0x2a>
	  {
		  newColorMap[i][j] = LCD_COLOR_WHITE;
 8000542:	492f      	ldr	r1, [pc, #188]	; (8000600 <main+0xd0>)
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	009a      	lsls	r2, r3, #2
 8000548:	683b      	ldr	r3, [r7, #0]
 800054a:	4413      	add	r3, r2
 800054c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000550:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	  for (int j = 0; j < 4; j++)
 8000554:	683b      	ldr	r3, [r7, #0]
 8000556:	3301      	adds	r3, #1
 8000558:	603b      	str	r3, [r7, #0]
 800055a:	683b      	ldr	r3, [r7, #0]
 800055c:	2b03      	cmp	r3, #3
 800055e:	ddf0      	ble.n	8000542 <main+0x12>
  for (int i = 0; i <10; i++ )
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	3301      	adds	r3, #1
 8000564:	607b      	str	r3, [r7, #4]
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	2b09      	cmp	r3, #9
 800056a:	dde7      	ble.n	800053c <main+0xc>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800056c:	f003 fb24 	bl	8003bb8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000570:	f000 f856 	bl	8000620 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000574:	f000 fb68 	bl	8000c48 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000578:	f000 f906 	bl	8000788 <MX_ADC1_Init>
  MX_DAC_Init();
 800057c:	f000 f956 	bl	800082c <MX_DAC_Init>
  MX_DFSDM1_Init();
 8000580:	f000 f97e 	bl	8000880 <MX_DFSDM1_Init>
  MX_DFSDM2_Init();
 8000584:	f000 f9b4 	bl	80008f0 <MX_DFSDM2_Init>
  MX_FMPI2C1_Init();
 8000588:	f000 fa1c 	bl	80009c4 <MX_FMPI2C1_Init>
  MX_FSMC_Init();
 800058c:	f000 fc8c 	bl	8000ea8 <MX_FSMC_Init>
  MX_I2S2_Init();
 8000590:	f000 fa7c 	bl	8000a8c <MX_I2S2_Init>
  MX_QUADSPI_Init();
 8000594:	f000 faa8 	bl	8000ae8 <MX_QUADSPI_Init>
  MX_SDIO_SD_Init();
 8000598:	f000 fad2 	bl	8000b40 <MX_SDIO_SD_Init>
  MX_UART10_Init();
 800059c:	f000 fb00 	bl	8000ba0 <MX_UART10_Init>
  MX_USART6_UART_Init();
 80005a0:	f000 fb28 	bl	8000bf4 <MX_USART6_UART_Init>
  MX_I2C2_Init();
 80005a4:	f000 fa44 	bl	8000a30 <MX_I2C2_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80005a8:	f000 f8da 	bl	8000760 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */

  // LCD Setup
   BSP_LCD_Init();
 80005ac:	f002 febb 	bl	8003326 <BSP_LCD_Init>

   BSP_LCD_Clear(LCD_COLOR_WHITE);
 80005b0:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80005b4:	f002 ff76 	bl	80034a4 <BSP_LCD_Clear>

   BSP_PB_Init(BUTTON_WAKEUP, BUTTON_MODE_GPIO);
 80005b8:	2100      	movs	r1, #0
 80005ba:	2000      	movs	r0, #0
 80005bc:	f002 fcfe 	bl	8002fbc <BSP_PB_Init>

   BSP_LCD_SetFont(&Font24);
 80005c0:	4810      	ldr	r0, [pc, #64]	; (8000604 <main+0xd4>)
 80005c2:	f002 ff5f 	bl	8003484 <BSP_LCD_SetFont>

   BSP_LCD_SetTextColor(LCD_COLOR_BROWN);
 80005c6:	f24a 1045 	movw	r0, #41285	; 0xa145
 80005ca:	f002 ff3b 	bl	8003444 <BSP_LCD_SetTextColor>
   BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 80005ce:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80005d2:	f002 ff47 	bl	8003464 <BSP_LCD_SetBackColor>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80005d6:	f00d f937 	bl	800d848 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of drawScreen */
  drawScreenHandle = osThreadNew(DrawScreenTask, NULL, &drawScreen_attributes);
 80005da:	4a0b      	ldr	r2, [pc, #44]	; (8000608 <main+0xd8>)
 80005dc:	2100      	movs	r1, #0
 80005de:	480b      	ldr	r0, [pc, #44]	; (800060c <main+0xdc>)
 80005e0:	f00d f99c 	bl	800d91c <osThreadNew>
 80005e4:	4602      	mov	r2, r0
 80005e6:	4b0a      	ldr	r3, [pc, #40]	; (8000610 <main+0xe0>)
 80005e8:	601a      	str	r2, [r3, #0]

  /* creation of gameControl */
  gameControlHandle = osThreadNew(GameControlTask, NULL, &gameControl_attributes);
 80005ea:	4a0a      	ldr	r2, [pc, #40]	; (8000614 <main+0xe4>)
 80005ec:	2100      	movs	r1, #0
 80005ee:	480a      	ldr	r0, [pc, #40]	; (8000618 <main+0xe8>)
 80005f0:	f00d f994 	bl	800d91c <osThreadNew>
 80005f4:	4602      	mov	r2, r0
 80005f6:	4b09      	ldr	r3, [pc, #36]	; (800061c <main+0xec>)
 80005f8:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80005fa:	f00d f959 	bl	800d8b0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005fe:	e7fe      	b.n	80005fe <main+0xce>
 8000600:	20004d58 	.word	0x20004d58
 8000604:	20000068 	.word	0x20000068
 8000608:	08010f88 	.word	0x08010f88
 800060c:	080010d1 	.word	0x080010d1
 8000610:	20004e7c 	.word	0x20004e7c
 8000614:	08010fac 	.word	0x08010fac
 8000618:	080014ad 	.word	0x080014ad
 800061c:	20004ec8 	.word	0x20004ec8

08000620 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b0aa      	sub	sp, #168	; 0xa8
 8000624:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000626:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800062a:	2234      	movs	r2, #52	; 0x34
 800062c:	2100      	movs	r1, #0
 800062e:	4618      	mov	r0, r3
 8000630:	f010 fb53 	bl	8010cda <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000634:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000638:	2200      	movs	r2, #0
 800063a:	601a      	str	r2, [r3, #0]
 800063c:	605a      	str	r2, [r3, #4]
 800063e:	609a      	str	r2, [r3, #8]
 8000640:	60da      	str	r2, [r3, #12]
 8000642:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000644:	f107 0308 	add.w	r3, r7, #8
 8000648:	2258      	movs	r2, #88	; 0x58
 800064a:	2100      	movs	r1, #0
 800064c:	4618      	mov	r0, r3
 800064e:	f010 fb44 	bl	8010cda <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000652:	2300      	movs	r3, #0
 8000654:	607b      	str	r3, [r7, #4]
 8000656:	4b40      	ldr	r3, [pc, #256]	; (8000758 <SystemClock_Config+0x138>)
 8000658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800065a:	4a3f      	ldr	r2, [pc, #252]	; (8000758 <SystemClock_Config+0x138>)
 800065c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000660:	6413      	str	r3, [r2, #64]	; 0x40
 8000662:	4b3d      	ldr	r3, [pc, #244]	; (8000758 <SystemClock_Config+0x138>)
 8000664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000666:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800066a:	607b      	str	r3, [r7, #4]
 800066c:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800066e:	2300      	movs	r3, #0
 8000670:	603b      	str	r3, [r7, #0]
 8000672:	4b3a      	ldr	r3, [pc, #232]	; (800075c <SystemClock_Config+0x13c>)
 8000674:	681b      	ldr	r3, [r3, #0]
 8000676:	4a39      	ldr	r2, [pc, #228]	; (800075c <SystemClock_Config+0x13c>)
 8000678:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800067c:	6013      	str	r3, [r2, #0]
 800067e:	4b37      	ldr	r3, [pc, #220]	; (800075c <SystemClock_Config+0x13c>)
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000686:	603b      	str	r3, [r7, #0]
 8000688:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 800068a:	2303      	movs	r3, #3
 800068c:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800068e:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000692:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000694:	2301      	movs	r3, #1
 8000696:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800069a:	2310      	movs	r3, #16
 800069c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006a0:	2302      	movs	r3, #2
 80006a2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006a6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80006aa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLM = 15;
 80006ae:	230f      	movs	r3, #15
 80006b0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLN = 144;
 80006b4:	2390      	movs	r3, #144	; 0x90
 80006b6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006ba:	2302      	movs	r3, #2
 80006bc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLQ = 5;
 80006c0:	2305      	movs	r3, #5
 80006c2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006c6:	2302      	movs	r3, #2
 80006c8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006cc:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80006d0:	4618      	mov	r0, r3
 80006d2:	f007 fc75 	bl	8007fc0 <HAL_RCC_OscConfig>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d001      	beq.n	80006e0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80006dc:	f001 f924 	bl	8001928 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006e0:	230f      	movs	r3, #15
 80006e2:	663b      	str	r3, [r7, #96]	; 0x60
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006e4:	2300      	movs	r3, #0
 80006e6:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006e8:	2300      	movs	r3, #0
 80006ea:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006ec:	2300      	movs	r3, #0
 80006ee:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006f0:	2300      	movs	r3, #0
 80006f2:	673b      	str	r3, [r7, #112]	; 0x70

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006f4:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80006f8:	2100      	movs	r1, #0
 80006fa:	4618      	mov	r0, r3
 80006fc:	f006 fe86 	bl	800740c <HAL_RCC_ClockConfig>
 8000700:	4603      	mov	r3, r0
 8000702:	2b00      	cmp	r3, #0
 8000704:	d001      	beq.n	800070a <SystemClock_Config+0xea>
  {
    Error_Handler();
 8000706:	f001 f90f 	bl	8001928 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S_APB1|RCC_PERIPHCLK_DFSDM1
 800070a:	f240 1371 	movw	r3, #369	; 0x171
 800070e:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48
                              |RCC_PERIPHCLK_FMPI2C1;
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 50;
 8000710:	2332      	movs	r3, #50	; 0x32
 8000712:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SM = 12;
 8000714:	230c      	movs	r3, #12
 8000716:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000718:	2302      	movs	r3, #2
 800071a:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 800071c:	2302      	movs	r3, #2
 800071e:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8000720:	2300      	movs	r3, #0
 8000722:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInitStruct.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_APB2;
 8000724:	2300      	movs	r3, #0
 8000726:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_SYSCLK;
 8000728:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800072c:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInitStruct.PLLI2SSelection = RCC_PLLI2SCLKSOURCE_PLLSRC;
 800072e:	2300      	movs	r3, #0
 8000730:	65bb      	str	r3, [r7, #88]	; 0x58
  PeriphClkInitStruct.I2sApb1ClockSelection = RCC_I2SAPB1CLKSOURCE_PLLI2S;
 8000732:	2300      	movs	r3, #0
 8000734:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.Fmpi2c1ClockSelection = RCC_FMPI2C1CLKSOURCE_APB;
 8000736:	2300      	movs	r3, #0
 8000738:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800073a:	f107 0308 	add.w	r3, r7, #8
 800073e:	4618      	mov	r0, r3
 8000740:	f007 f862 	bl	8007808 <HAL_RCCEx_PeriphCLKConfig>
 8000744:	4603      	mov	r3, r0
 8000746:	2b00      	cmp	r3, #0
 8000748:	d001      	beq.n	800074e <SystemClock_Config+0x12e>
  {
    Error_Handler();
 800074a:	f001 f8ed 	bl	8001928 <Error_Handler>
  }
}
 800074e:	bf00      	nop
 8000750:	37a8      	adds	r7, #168	; 0xa8
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	40023800 	.word	0x40023800
 800075c:	40007000 	.word	0x40007000

08000760 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	af00      	add	r7, sp, #0
  /* EXTI9_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000764:	2200      	movs	r2, #0
 8000766:	2100      	movs	r1, #0
 8000768:	2017      	movs	r0, #23
 800076a:	f003 fdb3 	bl	80042d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800076e:	2017      	movs	r0, #23
 8000770:	f003 fdcc 	bl	800430c <HAL_NVIC_EnableIRQ>
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000774:	2200      	movs	r2, #0
 8000776:	2100      	movs	r1, #0
 8000778:	2028      	movs	r0, #40	; 0x28
 800077a:	f003 fdab 	bl	80042d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800077e:	2028      	movs	r0, #40	; 0x28
 8000780:	f003 fdc4 	bl	800430c <HAL_NVIC_EnableIRQ>
}
 8000784:	bf00      	nop
 8000786:	bd80      	pop	{r7, pc}

08000788 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b084      	sub	sp, #16
 800078c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800078e:	463b      	mov	r3, r7
 8000790:	2200      	movs	r2, #0
 8000792:	601a      	str	r2, [r3, #0]
 8000794:	605a      	str	r2, [r3, #4]
 8000796:	609a      	str	r2, [r3, #8]
 8000798:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800079a:	4b21      	ldr	r3, [pc, #132]	; (8000820 <MX_ADC1_Init+0x98>)
 800079c:	4a21      	ldr	r2, [pc, #132]	; (8000824 <MX_ADC1_Init+0x9c>)
 800079e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80007a0:	4b1f      	ldr	r3, [pc, #124]	; (8000820 <MX_ADC1_Init+0x98>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80007a6:	4b1e      	ldr	r3, [pc, #120]	; (8000820 <MX_ADC1_Init+0x98>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80007ac:	4b1c      	ldr	r3, [pc, #112]	; (8000820 <MX_ADC1_Init+0x98>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80007b2:	4b1b      	ldr	r3, [pc, #108]	; (8000820 <MX_ADC1_Init+0x98>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007b8:	4b19      	ldr	r3, [pc, #100]	; (8000820 <MX_ADC1_Init+0x98>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007c0:	4b17      	ldr	r3, [pc, #92]	; (8000820 <MX_ADC1_Init+0x98>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007c6:	4b16      	ldr	r3, [pc, #88]	; (8000820 <MX_ADC1_Init+0x98>)
 80007c8:	4a17      	ldr	r2, [pc, #92]	; (8000828 <MX_ADC1_Init+0xa0>)
 80007ca:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007cc:	4b14      	ldr	r3, [pc, #80]	; (8000820 <MX_ADC1_Init+0x98>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80007d2:	4b13      	ldr	r3, [pc, #76]	; (8000820 <MX_ADC1_Init+0x98>)
 80007d4:	2201      	movs	r2, #1
 80007d6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80007d8:	4b11      	ldr	r3, [pc, #68]	; (8000820 <MX_ADC1_Init+0x98>)
 80007da:	2200      	movs	r2, #0
 80007dc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007e0:	4b0f      	ldr	r3, [pc, #60]	; (8000820 <MX_ADC1_Init+0x98>)
 80007e2:	2201      	movs	r2, #1
 80007e4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007e6:	480e      	ldr	r0, [pc, #56]	; (8000820 <MX_ADC1_Init+0x98>)
 80007e8:	f003 fa4a 	bl	8003c80 <HAL_ADC_Init>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d001      	beq.n	80007f6 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80007f2:	f001 f899 	bl	8001928 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80007f6:	230a      	movs	r3, #10
 80007f8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80007fa:	2301      	movs	r3, #1
 80007fc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80007fe:	2300      	movs	r3, #0
 8000800:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000802:	463b      	mov	r3, r7
 8000804:	4619      	mov	r1, r3
 8000806:	4806      	ldr	r0, [pc, #24]	; (8000820 <MX_ADC1_Init+0x98>)
 8000808:	f003 fa7e 	bl	8003d08 <HAL_ADC_ConfigChannel>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d001      	beq.n	8000816 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000812:	f001 f889 	bl	8001928 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000816:	bf00      	nop
 8000818:	3710      	adds	r7, #16
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	20004cb0 	.word	0x20004cb0
 8000824:	40012000 	.word	0x40012000
 8000828:	0f000001 	.word	0x0f000001

0800082c <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b082      	sub	sp, #8
 8000830:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000832:	463b      	mov	r3, r7
 8000834:	2200      	movs	r2, #0
 8000836:	601a      	str	r2, [r3, #0]
 8000838:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 800083a:	4b0f      	ldr	r3, [pc, #60]	; (8000878 <MX_DAC_Init+0x4c>)
 800083c:	4a0f      	ldr	r2, [pc, #60]	; (800087c <MX_DAC_Init+0x50>)
 800083e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000840:	480d      	ldr	r0, [pc, #52]	; (8000878 <MX_DAC_Init+0x4c>)
 8000842:	f003 fd71 	bl	8004328 <HAL_DAC_Init>
 8000846:	4603      	mov	r3, r0
 8000848:	2b00      	cmp	r3, #0
 800084a:	d001      	beq.n	8000850 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 800084c:	f001 f86c 	bl	8001928 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000850:	2300      	movs	r3, #0
 8000852:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000854:	2300      	movs	r3, #0
 8000856:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000858:	463b      	mov	r3, r7
 800085a:	2200      	movs	r2, #0
 800085c:	4619      	mov	r1, r3
 800085e:	4806      	ldr	r0, [pc, #24]	; (8000878 <MX_DAC_Init+0x4c>)
 8000860:	f003 fdd8 	bl	8004414 <HAL_DAC_ConfigChannel>
 8000864:	4603      	mov	r3, r0
 8000866:	2b00      	cmp	r3, #0
 8000868:	d001      	beq.n	800086e <MX_DAC_Init+0x42>
  {
    Error_Handler();
 800086a:	f001 f85d 	bl	8001928 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800086e:	bf00      	nop
 8000870:	3708      	adds	r7, #8
 8000872:	46bd      	mov	sp, r7
 8000874:	bd80      	pop	{r7, pc}
 8000876:	bf00      	nop
 8000878:	20004cf8 	.word	0x20004cf8
 800087c:	40007400 	.word	0x40007400

08000880 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8000884:	4b18      	ldr	r3, [pc, #96]	; (80008e8 <MX_DFSDM1_Init+0x68>)
 8000886:	4a19      	ldr	r2, [pc, #100]	; (80008ec <MX_DFSDM1_Init+0x6c>)
 8000888:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 800088a:	4b17      	ldr	r3, [pc, #92]	; (80008e8 <MX_DFSDM1_Init+0x68>)
 800088c:	2201      	movs	r2, #1
 800088e:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000890:	4b15      	ldr	r3, [pc, #84]	; (80008e8 <MX_DFSDM1_Init+0x68>)
 8000892:	2200      	movs	r2, #0
 8000894:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 8000896:	4b14      	ldr	r3, [pc, #80]	; (80008e8 <MX_DFSDM1_Init+0x68>)
 8000898:	2202      	movs	r2, #2
 800089a:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 800089c:	4b12      	ldr	r3, [pc, #72]	; (80008e8 <MX_DFSDM1_Init+0x68>)
 800089e:	2200      	movs	r2, #0
 80008a0:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 80008a2:	4b11      	ldr	r3, [pc, #68]	; (80008e8 <MX_DFSDM1_Init+0x68>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 80008a8:	4b0f      	ldr	r3, [pc, #60]	; (80008e8 <MX_DFSDM1_Init+0x68>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_MANCHESTER_RISING;
 80008ae:	4b0e      	ldr	r3, [pc, #56]	; (80008e8 <MX_DFSDM1_Init+0x68>)
 80008b0:	2202      	movs	r2, #2
 80008b2:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_EXTERNAL;
 80008b4:	4b0c      	ldr	r3, [pc, #48]	; (80008e8 <MX_DFSDM1_Init+0x68>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 80008ba:	4b0b      	ldr	r3, [pc, #44]	; (80008e8 <MX_DFSDM1_Init+0x68>)
 80008bc:	2200      	movs	r2, #0
 80008be:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 80008c0:	4b09      	ldr	r3, [pc, #36]	; (80008e8 <MX_DFSDM1_Init+0x68>)
 80008c2:	2201      	movs	r2, #1
 80008c4:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 80008c6:	4b08      	ldr	r3, [pc, #32]	; (80008e8 <MX_DFSDM1_Init+0x68>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 80008cc:	4b06      	ldr	r3, [pc, #24]	; (80008e8 <MX_DFSDM1_Init+0x68>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 80008d2:	4805      	ldr	r0, [pc, #20]	; (80008e8 <MX_DFSDM1_Init+0x68>)
 80008d4:	f003 fdf6 	bl	80044c4 <HAL_DFSDM_ChannelInit>
 80008d8:	4603      	mov	r3, r0
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d001      	beq.n	80008e2 <MX_DFSDM1_Init+0x62>
  {
    Error_Handler();
 80008de:	f001 f823 	bl	8001928 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 80008e2:	bf00      	nop
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	20004ad4 	.word	0x20004ad4
 80008ec:	40016020 	.word	0x40016020

080008f0 <MX_DFSDM2_Init>:
  * @brief DFSDM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM2_Init(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM2_Init 0 */

  /* USER CODE BEGIN DFSDM2_Init 1 */

  /* USER CODE END DFSDM2_Init 1 */
  hdfsdm2_channel1.Instance = DFSDM2_Channel1;
 80008f4:	4b2f      	ldr	r3, [pc, #188]	; (80009b4 <MX_DFSDM2_Init+0xc4>)
 80008f6:	4a30      	ldr	r2, [pc, #192]	; (80009b8 <MX_DFSDM2_Init+0xc8>)
 80008f8:	601a      	str	r2, [r3, #0]
  hdfsdm2_channel1.Init.OutputClock.Activation = ENABLE;
 80008fa:	4b2e      	ldr	r3, [pc, #184]	; (80009b4 <MX_DFSDM2_Init+0xc4>)
 80008fc:	2201      	movs	r2, #1
 80008fe:	711a      	strb	r2, [r3, #4]
  hdfsdm2_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000900:	4b2c      	ldr	r3, [pc, #176]	; (80009b4 <MX_DFSDM2_Init+0xc4>)
 8000902:	2200      	movs	r2, #0
 8000904:	609a      	str	r2, [r3, #8]
  hdfsdm2_channel1.Init.OutputClock.Divider = 2;
 8000906:	4b2b      	ldr	r3, [pc, #172]	; (80009b4 <MX_DFSDM2_Init+0xc4>)
 8000908:	2202      	movs	r2, #2
 800090a:	60da      	str	r2, [r3, #12]
  hdfsdm2_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 800090c:	4b29      	ldr	r3, [pc, #164]	; (80009b4 <MX_DFSDM2_Init+0xc4>)
 800090e:	2200      	movs	r2, #0
 8000910:	611a      	str	r2, [r3, #16]
  hdfsdm2_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000912:	4b28      	ldr	r3, [pc, #160]	; (80009b4 <MX_DFSDM2_Init+0xc4>)
 8000914:	2200      	movs	r2, #0
 8000916:	615a      	str	r2, [r3, #20]
  hdfsdm2_channel1.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8000918:	4b26      	ldr	r3, [pc, #152]	; (80009b4 <MX_DFSDM2_Init+0xc4>)
 800091a:	2200      	movs	r2, #0
 800091c:	619a      	str	r2, [r3, #24]
  hdfsdm2_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_MANCHESTER_RISING;
 800091e:	4b25      	ldr	r3, [pc, #148]	; (80009b4 <MX_DFSDM2_Init+0xc4>)
 8000920:	2202      	movs	r2, #2
 8000922:	61da      	str	r2, [r3, #28]
  hdfsdm2_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_EXTERNAL;
 8000924:	4b23      	ldr	r3, [pc, #140]	; (80009b4 <MX_DFSDM2_Init+0xc4>)
 8000926:	2200      	movs	r2, #0
 8000928:	621a      	str	r2, [r3, #32]
  hdfsdm2_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 800092a:	4b22      	ldr	r3, [pc, #136]	; (80009b4 <MX_DFSDM2_Init+0xc4>)
 800092c:	2200      	movs	r2, #0
 800092e:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm2_channel1.Init.Awd.Oversampling = 1;
 8000930:	4b20      	ldr	r3, [pc, #128]	; (80009b4 <MX_DFSDM2_Init+0xc4>)
 8000932:	2201      	movs	r2, #1
 8000934:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm2_channel1.Init.Offset = 0;
 8000936:	4b1f      	ldr	r3, [pc, #124]	; (80009b4 <MX_DFSDM2_Init+0xc4>)
 8000938:	2200      	movs	r2, #0
 800093a:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm2_channel1.Init.RightBitShift = 0x00;
 800093c:	4b1d      	ldr	r3, [pc, #116]	; (80009b4 <MX_DFSDM2_Init+0xc4>)
 800093e:	2200      	movs	r2, #0
 8000940:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm2_channel1) != HAL_OK)
 8000942:	481c      	ldr	r0, [pc, #112]	; (80009b4 <MX_DFSDM2_Init+0xc4>)
 8000944:	f003 fdbe 	bl	80044c4 <HAL_DFSDM_ChannelInit>
 8000948:	4603      	mov	r3, r0
 800094a:	2b00      	cmp	r3, #0
 800094c:	d001      	beq.n	8000952 <MX_DFSDM2_Init+0x62>
  {
    Error_Handler();
 800094e:	f000 ffeb 	bl	8001928 <Error_Handler>
  }
  hdfsdm2_channel7.Instance = DFSDM2_Channel7;
 8000952:	4b1a      	ldr	r3, [pc, #104]	; (80009bc <MX_DFSDM2_Init+0xcc>)
 8000954:	4a1a      	ldr	r2, [pc, #104]	; (80009c0 <MX_DFSDM2_Init+0xd0>)
 8000956:	601a      	str	r2, [r3, #0]
  hdfsdm2_channel7.Init.OutputClock.Activation = ENABLE;
 8000958:	4b18      	ldr	r3, [pc, #96]	; (80009bc <MX_DFSDM2_Init+0xcc>)
 800095a:	2201      	movs	r2, #1
 800095c:	711a      	strb	r2, [r3, #4]
  hdfsdm2_channel7.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 800095e:	4b17      	ldr	r3, [pc, #92]	; (80009bc <MX_DFSDM2_Init+0xcc>)
 8000960:	2200      	movs	r2, #0
 8000962:	609a      	str	r2, [r3, #8]
  hdfsdm2_channel7.Init.OutputClock.Divider = 2;
 8000964:	4b15      	ldr	r3, [pc, #84]	; (80009bc <MX_DFSDM2_Init+0xcc>)
 8000966:	2202      	movs	r2, #2
 8000968:	60da      	str	r2, [r3, #12]
  hdfsdm2_channel7.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 800096a:	4b14      	ldr	r3, [pc, #80]	; (80009bc <MX_DFSDM2_Init+0xcc>)
 800096c:	2200      	movs	r2, #0
 800096e:	611a      	str	r2, [r3, #16]
  hdfsdm2_channel7.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000970:	4b12      	ldr	r3, [pc, #72]	; (80009bc <MX_DFSDM2_Init+0xcc>)
 8000972:	2200      	movs	r2, #0
 8000974:	615a      	str	r2, [r3, #20]
  hdfsdm2_channel7.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8000976:	4b11      	ldr	r3, [pc, #68]	; (80009bc <MX_DFSDM2_Init+0xcc>)
 8000978:	2200      	movs	r2, #0
 800097a:	619a      	str	r2, [r3, #24]
  hdfsdm2_channel7.Init.SerialInterface.Type = DFSDM_CHANNEL_MANCHESTER_RISING;
 800097c:	4b0f      	ldr	r3, [pc, #60]	; (80009bc <MX_DFSDM2_Init+0xcc>)
 800097e:	2202      	movs	r2, #2
 8000980:	61da      	str	r2, [r3, #28]
  hdfsdm2_channel7.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_EXTERNAL;
 8000982:	4b0e      	ldr	r3, [pc, #56]	; (80009bc <MX_DFSDM2_Init+0xcc>)
 8000984:	2200      	movs	r2, #0
 8000986:	621a      	str	r2, [r3, #32]
  hdfsdm2_channel7.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000988:	4b0c      	ldr	r3, [pc, #48]	; (80009bc <MX_DFSDM2_Init+0xcc>)
 800098a:	2200      	movs	r2, #0
 800098c:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm2_channel7.Init.Awd.Oversampling = 1;
 800098e:	4b0b      	ldr	r3, [pc, #44]	; (80009bc <MX_DFSDM2_Init+0xcc>)
 8000990:	2201      	movs	r2, #1
 8000992:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm2_channel7.Init.Offset = 0;
 8000994:	4b09      	ldr	r3, [pc, #36]	; (80009bc <MX_DFSDM2_Init+0xcc>)
 8000996:	2200      	movs	r2, #0
 8000998:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm2_channel7.Init.RightBitShift = 0x00;
 800099a:	4b08      	ldr	r3, [pc, #32]	; (80009bc <MX_DFSDM2_Init+0xcc>)
 800099c:	2200      	movs	r2, #0
 800099e:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm2_channel7) != HAL_OK)
 80009a0:	4806      	ldr	r0, [pc, #24]	; (80009bc <MX_DFSDM2_Init+0xcc>)
 80009a2:	f003 fd8f 	bl	80044c4 <HAL_DFSDM_ChannelInit>
 80009a6:	4603      	mov	r3, r0
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d001      	beq.n	80009b0 <MX_DFSDM2_Init+0xc0>
  {
    Error_Handler();
 80009ac:	f000 ffbc 	bl	8001928 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM2_Init 2 */

  /* USER CODE END DFSDM2_Init 2 */

}
 80009b0:	bf00      	nop
 80009b2:	bd80      	pop	{r7, pc}
 80009b4:	20004c78 	.word	0x20004c78
 80009b8:	40016420 	.word	0x40016420
 80009bc:	20004bb0 	.word	0x20004bb0
 80009c0:	400164e0 	.word	0x400164e0

080009c4 <MX_FMPI2C1_Init>:
  * @brief FMPI2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FMPI2C1_Init(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	af00      	add	r7, sp, #0
  /* USER CODE END FMPI2C1_Init 0 */

  /* USER CODE BEGIN FMPI2C1_Init 1 */

  /* USER CODE END FMPI2C1_Init 1 */
  hfmpi2c1.Instance = FMPI2C1;
 80009c8:	4b16      	ldr	r3, [pc, #88]	; (8000a24 <MX_FMPI2C1_Init+0x60>)
 80009ca:	4a17      	ldr	r2, [pc, #92]	; (8000a28 <MX_FMPI2C1_Init+0x64>)
 80009cc:	601a      	str	r2, [r3, #0]
  hfmpi2c1.Init.Timing = 0x00303D5B;
 80009ce:	4b15      	ldr	r3, [pc, #84]	; (8000a24 <MX_FMPI2C1_Init+0x60>)
 80009d0:	4a16      	ldr	r2, [pc, #88]	; (8000a2c <MX_FMPI2C1_Init+0x68>)
 80009d2:	605a      	str	r2, [r3, #4]
  hfmpi2c1.Init.OwnAddress1 = 0;
 80009d4:	4b13      	ldr	r3, [pc, #76]	; (8000a24 <MX_FMPI2C1_Init+0x60>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	609a      	str	r2, [r3, #8]
  hfmpi2c1.Init.AddressingMode = FMPI2C_ADDRESSINGMODE_7BIT;
 80009da:	4b12      	ldr	r3, [pc, #72]	; (8000a24 <MX_FMPI2C1_Init+0x60>)
 80009dc:	2201      	movs	r2, #1
 80009de:	60da      	str	r2, [r3, #12]
  hfmpi2c1.Init.DualAddressMode = FMPI2C_DUALADDRESS_DISABLE;
 80009e0:	4b10      	ldr	r3, [pc, #64]	; (8000a24 <MX_FMPI2C1_Init+0x60>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	611a      	str	r2, [r3, #16]
  hfmpi2c1.Init.OwnAddress2 = 0;
 80009e6:	4b0f      	ldr	r3, [pc, #60]	; (8000a24 <MX_FMPI2C1_Init+0x60>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	615a      	str	r2, [r3, #20]
  hfmpi2c1.Init.OwnAddress2Masks = FMPI2C_OA2_NOMASK;
 80009ec:	4b0d      	ldr	r3, [pc, #52]	; (8000a24 <MX_FMPI2C1_Init+0x60>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	619a      	str	r2, [r3, #24]
  hfmpi2c1.Init.GeneralCallMode = FMPI2C_GENERALCALL_DISABLE;
 80009f2:	4b0c      	ldr	r3, [pc, #48]	; (8000a24 <MX_FMPI2C1_Init+0x60>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	61da      	str	r2, [r3, #28]
  hfmpi2c1.Init.NoStretchMode = FMPI2C_NOSTRETCH_DISABLE;
 80009f8:	4b0a      	ldr	r3, [pc, #40]	; (8000a24 <MX_FMPI2C1_Init+0x60>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	621a      	str	r2, [r3, #32]
  if (HAL_FMPI2C_Init(&hfmpi2c1) != HAL_OK)
 80009fe:	4809      	ldr	r0, [pc, #36]	; (8000a24 <MX_FMPI2C1_Init+0x60>)
 8000a00:	f003 feb4 	bl	800476c <HAL_FMPI2C_Init>
 8000a04:	4603      	mov	r3, r0
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d001      	beq.n	8000a0e <MX_FMPI2C1_Init+0x4a>
  {
    Error_Handler();
 8000a0a:	f000 ff8d 	bl	8001928 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_FMPI2CEx_ConfigAnalogFilter(&hfmpi2c1, FMPI2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a0e:	2100      	movs	r1, #0
 8000a10:	4804      	ldr	r0, [pc, #16]	; (8000a24 <MX_FMPI2C1_Init+0x60>)
 8000a12:	f003 ff3a 	bl	800488a <HAL_FMPI2CEx_ConfigAnalogFilter>
 8000a16:	4603      	mov	r3, r0
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d001      	beq.n	8000a20 <MX_FMPI2C1_Init+0x5c>
  {
    Error_Handler();
 8000a1c:	f000 ff84 	bl	8001928 <Error_Handler>
  }
  /* USER CODE BEGIN FMPI2C1_Init 2 */

  /* USER CODE END FMPI2C1_Init 2 */

}
 8000a20:	bf00      	nop
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	20004d0c 	.word	0x20004d0c
 8000a28:	40006000 	.word	0x40006000
 8000a2c:	00303d5b 	.word	0x00303d5b

08000a30 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000a34:	4b12      	ldr	r3, [pc, #72]	; (8000a80 <MX_I2C2_Init+0x50>)
 8000a36:	4a13      	ldr	r2, [pc, #76]	; (8000a84 <MX_I2C2_Init+0x54>)
 8000a38:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000a3a:	4b11      	ldr	r3, [pc, #68]	; (8000a80 <MX_I2C2_Init+0x50>)
 8000a3c:	4a12      	ldr	r2, [pc, #72]	; (8000a88 <MX_I2C2_Init+0x58>)
 8000a3e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000a40:	4b0f      	ldr	r3, [pc, #60]	; (8000a80 <MX_I2C2_Init+0x50>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000a46:	4b0e      	ldr	r3, [pc, #56]	; (8000a80 <MX_I2C2_Init+0x50>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a4c:	4b0c      	ldr	r3, [pc, #48]	; (8000a80 <MX_I2C2_Init+0x50>)
 8000a4e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000a52:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a54:	4b0a      	ldr	r3, [pc, #40]	; (8000a80 <MX_I2C2_Init+0x50>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000a5a:	4b09      	ldr	r3, [pc, #36]	; (8000a80 <MX_I2C2_Init+0x50>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a60:	4b07      	ldr	r3, [pc, #28]	; (8000a80 <MX_I2C2_Init+0x50>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a66:	4b06      	ldr	r3, [pc, #24]	; (8000a80 <MX_I2C2_Init+0x50>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000a6c:	4804      	ldr	r0, [pc, #16]	; (8000a80 <MX_I2C2_Init+0x50>)
 8000a6e:	f005 fe2f 	bl	80066d0 <HAL_I2C_Init>
 8000a72:	4603      	mov	r3, r0
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d001      	beq.n	8000a7c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000a78:	f000 ff56 	bl	8001928 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000a7c:	bf00      	nop
 8000a7e:	bd80      	pop	{r7, pc}
 8000a80:	20004b0c 	.word	0x20004b0c
 8000a84:	40005800 	.word	0x40005800
 8000a88:	000186a0 	.word	0x000186a0

08000a8c <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8000a90:	4b13      	ldr	r3, [pc, #76]	; (8000ae0 <MX_I2S2_Init+0x54>)
 8000a92:	4a14      	ldr	r2, [pc, #80]	; (8000ae4 <MX_I2S2_Init+0x58>)
 8000a94:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8000a96:	4b12      	ldr	r3, [pc, #72]	; (8000ae0 <MX_I2S2_Init+0x54>)
 8000a98:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a9c:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8000a9e:	4b10      	ldr	r3, [pc, #64]	; (8000ae0 <MX_I2S2_Init+0x54>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000aa4:	4b0e      	ldr	r3, [pc, #56]	; (8000ae0 <MX_I2S2_Init+0x54>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000aaa:	4b0d      	ldr	r3, [pc, #52]	; (8000ae0 <MX_I2S2_Init+0x54>)
 8000aac:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ab0:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 8000ab2:	4b0b      	ldr	r3, [pc, #44]	; (8000ae0 <MX_I2S2_Init+0x54>)
 8000ab4:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000ab8:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8000aba:	4b09      	ldr	r3, [pc, #36]	; (8000ae0 <MX_I2S2_Init+0x54>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8000ac0:	4b07      	ldr	r3, [pc, #28]	; (8000ae0 <MX_I2S2_Init+0x54>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 8000ac6:	4b06      	ldr	r3, [pc, #24]	; (8000ae0 <MX_I2S2_Init+0x54>)
 8000ac8:	2201      	movs	r2, #1
 8000aca:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8000acc:	4804      	ldr	r0, [pc, #16]	; (8000ae0 <MX_I2S2_Init+0x54>)
 8000ace:	f005 ff37 	bl	8006940 <HAL_I2S_Init>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d001      	beq.n	8000adc <MX_I2S2_Init+0x50>
  {
    Error_Handler();
 8000ad8:	f000 ff26 	bl	8001928 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8000adc:	bf00      	nop
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	20004ecc 	.word	0x20004ecc
 8000ae4:	40003800 	.word	0x40003800

08000ae8 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000aec:	4b12      	ldr	r3, [pc, #72]	; (8000b38 <MX_QUADSPI_Init+0x50>)
 8000aee:	4a13      	ldr	r2, [pc, #76]	; (8000b3c <MX_QUADSPI_Init+0x54>)
 8000af0:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 8000af2:	4b11      	ldr	r3, [pc, #68]	; (8000b38 <MX_QUADSPI_Init+0x50>)
 8000af4:	22ff      	movs	r2, #255	; 0xff
 8000af6:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8000af8:	4b0f      	ldr	r3, [pc, #60]	; (8000b38 <MX_QUADSPI_Init+0x50>)
 8000afa:	2201      	movs	r2, #1
 8000afc:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8000afe:	4b0e      	ldr	r3, [pc, #56]	; (8000b38 <MX_QUADSPI_Init+0x50>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 8000b04:	4b0c      	ldr	r3, [pc, #48]	; (8000b38 <MX_QUADSPI_Init+0x50>)
 8000b06:	2201      	movs	r2, #1
 8000b08:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8000b0a:	4b0b      	ldr	r3, [pc, #44]	; (8000b38 <MX_QUADSPI_Init+0x50>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000b10:	4b09      	ldr	r3, [pc, #36]	; (8000b38 <MX_QUADSPI_Init+0x50>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8000b16:	4b08      	ldr	r3, [pc, #32]	; (8000b38 <MX_QUADSPI_Init+0x50>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8000b1c:	4b06      	ldr	r3, [pc, #24]	; (8000b38 <MX_QUADSPI_Init+0x50>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000b22:	4805      	ldr	r0, [pc, #20]	; (8000b38 <MX_QUADSPI_Init+0x50>)
 8000b24:	f006 fbb0 	bl	8007288 <HAL_QSPI_Init>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d001      	beq.n	8000b32 <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 8000b2e:	f000 fefb 	bl	8001928 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000b32:	bf00      	nop
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	20004f14 	.word	0x20004f14
 8000b3c:	a0001000 	.word	0xa0001000

08000b40 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8000b44:	4b14      	ldr	r3, [pc, #80]	; (8000b98 <MX_SDIO_SD_Init+0x58>)
 8000b46:	4a15      	ldr	r2, [pc, #84]	; (8000b9c <MX_SDIO_SD_Init+0x5c>)
 8000b48:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8000b4a:	4b13      	ldr	r3, [pc, #76]	; (8000b98 <MX_SDIO_SD_Init+0x58>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8000b50:	4b11      	ldr	r3, [pc, #68]	; (8000b98 <MX_SDIO_SD_Init+0x58>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8000b56:	4b10      	ldr	r3, [pc, #64]	; (8000b98 <MX_SDIO_SD_Init+0x58>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8000b5c:	4b0e      	ldr	r3, [pc, #56]	; (8000b98 <MX_SDIO_SD_Init+0x58>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8000b62:	4b0d      	ldr	r3, [pc, #52]	; (8000b98 <MX_SDIO_SD_Init+0x58>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8000b68:	4b0b      	ldr	r3, [pc, #44]	; (8000b98 <MX_SDIO_SD_Init+0x58>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	619a      	str	r2, [r3, #24]
  if (HAL_SD_Init(&hsd) != HAL_OK)
 8000b6e:	480a      	ldr	r0, [pc, #40]	; (8000b98 <MX_SDIO_SD_Init+0x58>)
 8000b70:	f007 fc68 	bl	8008444 <HAL_SD_Init>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d001      	beq.n	8000b7e <MX_SDIO_SD_Init+0x3e>
  {
    Error_Handler();
 8000b7a:	f000 fed5 	bl	8001928 <Error_Handler>
  }
  if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8000b7e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b82:	4805      	ldr	r0, [pc, #20]	; (8000b98 <MX_SDIO_SD_Init+0x58>)
 8000b84:	f007 fe92 	bl	80088ac <HAL_SD_ConfigWideBusOperation>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d001      	beq.n	8000b92 <MX_SDIO_SD_Init+0x52>
  {
    Error_Handler();
 8000b8e:	f000 fecb 	bl	8001928 <Error_Handler>
  }
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8000b92:	bf00      	nop
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	bf00      	nop
 8000b98:	20004df8 	.word	0x20004df8
 8000b9c:	40012c00 	.word	0x40012c00

08000ba0 <MX_UART10_Init>:
  * @brief UART10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART10_Init(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
  /* USER CODE END UART10_Init 0 */

  /* USER CODE BEGIN UART10_Init 1 */

  /* USER CODE END UART10_Init 1 */
  huart10.Instance = UART10;
 8000ba4:	4b11      	ldr	r3, [pc, #68]	; (8000bec <MX_UART10_Init+0x4c>)
 8000ba6:	4a12      	ldr	r2, [pc, #72]	; (8000bf0 <MX_UART10_Init+0x50>)
 8000ba8:	601a      	str	r2, [r3, #0]
  huart10.Init.BaudRate = 115200;
 8000baa:	4b10      	ldr	r3, [pc, #64]	; (8000bec <MX_UART10_Init+0x4c>)
 8000bac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000bb0:	605a      	str	r2, [r3, #4]
  huart10.Init.WordLength = UART_WORDLENGTH_8B;
 8000bb2:	4b0e      	ldr	r3, [pc, #56]	; (8000bec <MX_UART10_Init+0x4c>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	609a      	str	r2, [r3, #8]
  huart10.Init.StopBits = UART_STOPBITS_1;
 8000bb8:	4b0c      	ldr	r3, [pc, #48]	; (8000bec <MX_UART10_Init+0x4c>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	60da      	str	r2, [r3, #12]
  huart10.Init.Parity = UART_PARITY_NONE;
 8000bbe:	4b0b      	ldr	r3, [pc, #44]	; (8000bec <MX_UART10_Init+0x4c>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	611a      	str	r2, [r3, #16]
  huart10.Init.Mode = UART_MODE_TX_RX;
 8000bc4:	4b09      	ldr	r3, [pc, #36]	; (8000bec <MX_UART10_Init+0x4c>)
 8000bc6:	220c      	movs	r2, #12
 8000bc8:	615a      	str	r2, [r3, #20]
  huart10.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bca:	4b08      	ldr	r3, [pc, #32]	; (8000bec <MX_UART10_Init+0x4c>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	619a      	str	r2, [r3, #24]
  huart10.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bd0:	4b06      	ldr	r3, [pc, #24]	; (8000bec <MX_UART10_Init+0x4c>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart10) != HAL_OK)
 8000bd6:	4805      	ldr	r0, [pc, #20]	; (8000bec <MX_UART10_Init+0x4c>)
 8000bd8:	f008 fc22 	bl	8009420 <HAL_UART_Init>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d001      	beq.n	8000be6 <MX_UART10_Init+0x46>
  {
    Error_Handler();
 8000be2:	f000 fea1 	bl	8001928 <Error_Handler>
  }
  /* USER CODE BEGIN UART10_Init 2 */

  /* USER CODE END UART10_Init 2 */

}
 8000be6:	bf00      	nop
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	20004be8 	.word	0x20004be8
 8000bf0:	40011c00 	.word	0x40011c00

08000bf4 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8000bf8:	4b11      	ldr	r3, [pc, #68]	; (8000c40 <MX_USART6_UART_Init+0x4c>)
 8000bfa:	4a12      	ldr	r2, [pc, #72]	; (8000c44 <MX_USART6_UART_Init+0x50>)
 8000bfc:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8000bfe:	4b10      	ldr	r3, [pc, #64]	; (8000c40 <MX_USART6_UART_Init+0x4c>)
 8000c00:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c04:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000c06:	4b0e      	ldr	r3, [pc, #56]	; (8000c40 <MX_USART6_UART_Init+0x4c>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8000c0c:	4b0c      	ldr	r3, [pc, #48]	; (8000c40 <MX_USART6_UART_Init+0x4c>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8000c12:	4b0b      	ldr	r3, [pc, #44]	; (8000c40 <MX_USART6_UART_Init+0x4c>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8000c18:	4b09      	ldr	r3, [pc, #36]	; (8000c40 <MX_USART6_UART_Init+0x4c>)
 8000c1a:	220c      	movs	r2, #12
 8000c1c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c1e:	4b08      	ldr	r3, [pc, #32]	; (8000c40 <MX_USART6_UART_Init+0x4c>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c24:	4b06      	ldr	r3, [pc, #24]	; (8000c40 <MX_USART6_UART_Init+0x4c>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8000c2a:	4805      	ldr	r0, [pc, #20]	; (8000c40 <MX_USART6_UART_Init+0x4c>)
 8000c2c:	f008 fbf8 	bl	8009420 <HAL_UART_Init>
 8000c30:	4603      	mov	r3, r0
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d001      	beq.n	8000c3a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8000c36:	f000 fe77 	bl	8001928 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8000c3a:	bf00      	nop
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	20004e80 	.word	0x20004e80
 8000c44:	40011400 	.word	0x40011400

08000c48 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b08e      	sub	sp, #56	; 0x38
 8000c4c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c52:	2200      	movs	r2, #0
 8000c54:	601a      	str	r2, [r3, #0]
 8000c56:	605a      	str	r2, [r3, #4]
 8000c58:	609a      	str	r2, [r3, #8]
 8000c5a:	60da      	str	r2, [r3, #12]
 8000c5c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c5e:	2300      	movs	r3, #0
 8000c60:	623b      	str	r3, [r7, #32]
 8000c62:	4b89      	ldr	r3, [pc, #548]	; (8000e88 <MX_GPIO_Init+0x240>)
 8000c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c66:	4a88      	ldr	r2, [pc, #544]	; (8000e88 <MX_GPIO_Init+0x240>)
 8000c68:	f043 0310 	orr.w	r3, r3, #16
 8000c6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c6e:	4b86      	ldr	r3, [pc, #536]	; (8000e88 <MX_GPIO_Init+0x240>)
 8000c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c72:	f003 0310 	and.w	r3, r3, #16
 8000c76:	623b      	str	r3, [r7, #32]
 8000c78:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	61fb      	str	r3, [r7, #28]
 8000c7e:	4b82      	ldr	r3, [pc, #520]	; (8000e88 <MX_GPIO_Init+0x240>)
 8000c80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c82:	4a81      	ldr	r2, [pc, #516]	; (8000e88 <MX_GPIO_Init+0x240>)
 8000c84:	f043 0304 	orr.w	r3, r3, #4
 8000c88:	6313      	str	r3, [r2, #48]	; 0x30
 8000c8a:	4b7f      	ldr	r3, [pc, #508]	; (8000e88 <MX_GPIO_Init+0x240>)
 8000c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c8e:	f003 0304 	and.w	r3, r3, #4
 8000c92:	61fb      	str	r3, [r7, #28]
 8000c94:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c96:	2300      	movs	r3, #0
 8000c98:	61bb      	str	r3, [r7, #24]
 8000c9a:	4b7b      	ldr	r3, [pc, #492]	; (8000e88 <MX_GPIO_Init+0x240>)
 8000c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c9e:	4a7a      	ldr	r2, [pc, #488]	; (8000e88 <MX_GPIO_Init+0x240>)
 8000ca0:	f043 0320 	orr.w	r3, r3, #32
 8000ca4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ca6:	4b78      	ldr	r3, [pc, #480]	; (8000e88 <MX_GPIO_Init+0x240>)
 8000ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000caa:	f003 0320 	and.w	r3, r3, #32
 8000cae:	61bb      	str	r3, [r7, #24]
 8000cb0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	617b      	str	r3, [r7, #20]
 8000cb6:	4b74      	ldr	r3, [pc, #464]	; (8000e88 <MX_GPIO_Init+0x240>)
 8000cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cba:	4a73      	ldr	r2, [pc, #460]	; (8000e88 <MX_GPIO_Init+0x240>)
 8000cbc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000cc0:	6313      	str	r3, [r2, #48]	; 0x30
 8000cc2:	4b71      	ldr	r3, [pc, #452]	; (8000e88 <MX_GPIO_Init+0x240>)
 8000cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000cca:	617b      	str	r3, [r7, #20]
 8000ccc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cce:	2300      	movs	r3, #0
 8000cd0:	613b      	str	r3, [r7, #16]
 8000cd2:	4b6d      	ldr	r3, [pc, #436]	; (8000e88 <MX_GPIO_Init+0x240>)
 8000cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cd6:	4a6c      	ldr	r2, [pc, #432]	; (8000e88 <MX_GPIO_Init+0x240>)
 8000cd8:	f043 0301 	orr.w	r3, r3, #1
 8000cdc:	6313      	str	r3, [r2, #48]	; 0x30
 8000cde:	4b6a      	ldr	r3, [pc, #424]	; (8000e88 <MX_GPIO_Init+0x240>)
 8000ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ce2:	f003 0301 	and.w	r3, r3, #1
 8000ce6:	613b      	str	r3, [r7, #16]
 8000ce8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cea:	2300      	movs	r3, #0
 8000cec:	60fb      	str	r3, [r7, #12]
 8000cee:	4b66      	ldr	r3, [pc, #408]	; (8000e88 <MX_GPIO_Init+0x240>)
 8000cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cf2:	4a65      	ldr	r2, [pc, #404]	; (8000e88 <MX_GPIO_Init+0x240>)
 8000cf4:	f043 0302 	orr.w	r3, r3, #2
 8000cf8:	6313      	str	r3, [r2, #48]	; 0x30
 8000cfa:	4b63      	ldr	r3, [pc, #396]	; (8000e88 <MX_GPIO_Init+0x240>)
 8000cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cfe:	f003 0302 	and.w	r3, r3, #2
 8000d02:	60fb      	str	r3, [r7, #12]
 8000d04:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000d06:	2300      	movs	r3, #0
 8000d08:	60bb      	str	r3, [r7, #8]
 8000d0a:	4b5f      	ldr	r3, [pc, #380]	; (8000e88 <MX_GPIO_Init+0x240>)
 8000d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d0e:	4a5e      	ldr	r2, [pc, #376]	; (8000e88 <MX_GPIO_Init+0x240>)
 8000d10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d14:	6313      	str	r3, [r2, #48]	; 0x30
 8000d16:	4b5c      	ldr	r3, [pc, #368]	; (8000e88 <MX_GPIO_Init+0x240>)
 8000d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d1e:	60bb      	str	r3, [r7, #8]
 8000d20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d22:	2300      	movs	r3, #0
 8000d24:	607b      	str	r3, [r7, #4]
 8000d26:	4b58      	ldr	r3, [pc, #352]	; (8000e88 <MX_GPIO_Init+0x240>)
 8000d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d2a:	4a57      	ldr	r2, [pc, #348]	; (8000e88 <MX_GPIO_Init+0x240>)
 8000d2c:	f043 0308 	orr.w	r3, r3, #8
 8000d30:	6313      	str	r3, [r2, #48]	; 0x30
 8000d32:	4b55      	ldr	r3, [pc, #340]	; (8000e88 <MX_GPIO_Init+0x240>)
 8000d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d36:	f003 0308 	and.w	r3, r3, #8
 8000d3a:	607b      	str	r3, [r7, #4]
 8000d3c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED1_RED_Pin|MEMS_LED_Pin|LCD_BL_CTRL_Pin, GPIO_PIN_RESET);
 8000d3e:	2200      	movs	r2, #0
 8000d40:	2138      	movs	r1, #56	; 0x38
 8000d42:	4852      	ldr	r0, [pc, #328]	; (8000e8c <MX_GPIO_Init+0x244>)
 8000d44:	f003 ff96 	bl	8004c74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GREEN_GPIO_Port, LED2_GREEN_Pin, GPIO_PIN_RESET);
 8000d48:	2200      	movs	r2, #0
 8000d4a:	2120      	movs	r1, #32
 8000d4c:	4850      	ldr	r0, [pc, #320]	; (8000e90 <MX_GPIO_Init+0x248>)
 8000d4e:	f003 ff91 	bl	8004c74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_CTP_RST_Pin|LCD_TE_Pin|WIFI_WKUP_Pin, GPIO_PIN_RESET);
 8000d52:	2200      	movs	r2, #0
 8000d54:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8000d58:	484e      	ldr	r0, [pc, #312]	; (8000e94 <MX_GPIO_Init+0x24c>)
 8000d5a:	f003 ff8b 	bl	8004c74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8000d5e:	2200      	movs	r2, #0
 8000d60:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d64:	484c      	ldr	r0, [pc, #304]	; (8000e98 <MX_GPIO_Init+0x250>)
 8000d66:	f003 ff85 	bl	8004c74 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED1_RED_Pin MEMS_LED_Pin LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LED1_RED_Pin|MEMS_LED_Pin|LCD_BL_CTRL_Pin;
 8000d6a:	2338      	movs	r3, #56	; 0x38
 8000d6c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d6e:	2301      	movs	r3, #1
 8000d70:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d72:	2300      	movs	r3, #0
 8000d74:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d76:	2300      	movs	r3, #0
 8000d78:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d7a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d7e:	4619      	mov	r1, r3
 8000d80:	4842      	ldr	r0, [pc, #264]	; (8000e8c <MX_GPIO_Init+0x244>)
 8000d82:	f003 fdcd 	bl	8004920 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF6 PF7 PF10 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10;
 8000d86:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8000d8a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d8c:	4b43      	ldr	r3, [pc, #268]	; (8000e9c <MX_GPIO_Init+0x254>)
 8000d8e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d90:	2300      	movs	r3, #0
 8000d92:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000d94:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d98:	4619      	mov	r1, r3
 8000d9a:	4841      	ldr	r0, [pc, #260]	; (8000ea0 <MX_GPIO_Init+0x258>)
 8000d9c:	f003 fdc0 	bl	8004920 <HAL_GPIO_Init>

  /*Configure GPIO pin : CTP_INT_Pin */
  GPIO_InitStruct.Pin = CTP_INT_Pin;
 8000da0:	2302      	movs	r3, #2
 8000da2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000da4:	4b3d      	ldr	r3, [pc, #244]	; (8000e9c <MX_GPIO_Init+0x254>)
 8000da6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da8:	2300      	movs	r3, #0
 8000daa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CTP_INT_GPIO_Port, &GPIO_InitStruct);
 8000dac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000db0:	4619      	mov	r1, r3
 8000db2:	4837      	ldr	r0, [pc, #220]	; (8000e90 <MX_GPIO_Init+0x248>)
 8000db4:	f003 fdb4 	bl	8004920 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_15;
 8000db8:	f248 0301 	movw	r3, #32769	; 0x8001
 8000dbc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000dbe:	4b37      	ldr	r3, [pc, #220]	; (8000e9c <MX_GPIO_Init+0x254>)
 8000dc0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dc6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dca:	4619      	mov	r1, r3
 8000dcc:	4835      	ldr	r0, [pc, #212]	; (8000ea4 <MX_GPIO_Init+0x25c>)
 8000dce:	f003 fda7 	bl	8004920 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED2_GREEN_Pin */
  GPIO_InitStruct.Pin = LED2_GREEN_Pin;
 8000dd2:	2320      	movs	r3, #32
 8000dd4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dde:	2300      	movs	r3, #0
 8000de0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LED2_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000de2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000de6:	4619      	mov	r1, r3
 8000de8:	4829      	ldr	r0, [pc, #164]	; (8000e90 <MX_GPIO_Init+0x248>)
 8000dea:	f003 fd99 	bl	8004920 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_8;
 8000dee:	f44f 5388 	mov.w	r3, #4352	; 0x1100
 8000df2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000df4:	4b29      	ldr	r3, [pc, #164]	; (8000e9c <MX_GPIO_Init+0x254>)
 8000df6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dfc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e00:	4619      	mov	r1, r3
 8000e02:	4824      	ldr	r0, [pc, #144]	; (8000e94 <MX_GPIO_Init+0x24c>)
 8000e04:	f003 fd8c 	bl	8004920 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_CTP_RST_Pin LCD_TE_Pin WIFI_WKUP_Pin */
  GPIO_InitStruct.Pin = LCD_CTP_RST_Pin|LCD_TE_Pin|WIFI_WKUP_Pin;
 8000e08:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000e0c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e0e:	2301      	movs	r3, #1
 8000e10:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e12:	2300      	movs	r3, #0
 8000e14:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e16:	2300      	movs	r3, #0
 8000e18:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e1a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e1e:	4619      	mov	r1, r3
 8000e20:	481c      	ldr	r0, [pc, #112]	; (8000e94 <MX_GPIO_Init+0x24c>)
 8000e22:	f003 fd7d 	bl	8004920 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 8000e26:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e2a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e2c:	2301      	movs	r3, #1
 8000e2e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e30:	2300      	movs	r3, #0
 8000e32:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e34:	2300      	movs	r3, #0
 8000e36:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000e38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	4816      	ldr	r0, [pc, #88]	; (8000e98 <MX_GPIO_Init+0x250>)
 8000e40:	f003 fd6e 	bl	8004920 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000e44:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e48:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e4a:	4b14      	ldr	r3, [pc, #80]	; (8000e9c <MX_GPIO_Init+0x254>)
 8000e4c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000e52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e56:	4619      	mov	r1, r3
 8000e58:	480f      	ldr	r0, [pc, #60]	; (8000e98 <MX_GPIO_Init+0x250>)
 8000e5a:	f003 fd61 	bl	8004920 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D12_Pin|ARD_D11_Pin;
 8000e5e:	2330      	movs	r3, #48	; 0x30
 8000e60:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e62:	2302      	movs	r3, #2
 8000e64:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e66:	2300      	movs	r3, #0
 8000e68:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e6a:	2303      	movs	r3, #3
 8000e6c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000e6e:	2306      	movs	r3, #6
 8000e70:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e76:	4619      	mov	r1, r3
 8000e78:	4806      	ldr	r0, [pc, #24]	; (8000e94 <MX_GPIO_Init+0x24c>)
 8000e7a:	f003 fd51 	bl	8004920 <HAL_GPIO_Init>

}
 8000e7e:	bf00      	nop
 8000e80:	3738      	adds	r7, #56	; 0x38
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	40023800 	.word	0x40023800
 8000e8c:	40021000 	.word	0x40021000
 8000e90:	40020800 	.word	0x40020800
 8000e94:	40020400 	.word	0x40020400
 8000e98:	40021800 	.word	0x40021800
 8000e9c:	10110000 	.word	0x10110000
 8000ea0:	40021400 	.word	0x40021400
 8000ea4:	40020000 	.word	0x40020000

08000ea8 <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b088      	sub	sp, #32
 8000eac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8000eae:	1d3b      	adds	r3, r7, #4
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	601a      	str	r2, [r3, #0]
 8000eb4:	605a      	str	r2, [r3, #4]
 8000eb6:	609a      	str	r2, [r3, #8]
 8000eb8:	60da      	str	r2, [r3, #12]
 8000eba:	611a      	str	r2, [r3, #16]
 8000ebc:	615a      	str	r2, [r3, #20]
 8000ebe:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8000ec0:	4b4f      	ldr	r3, [pc, #316]	; (8001000 <MX_FSMC_Init+0x158>)
 8000ec2:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8000ec6:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8000ec8:	4b4d      	ldr	r3, [pc, #308]	; (8001000 <MX_FSMC_Init+0x158>)
 8000eca:	4a4e      	ldr	r2, [pc, #312]	; (8001004 <MX_FSMC_Init+0x15c>)
 8000ecc:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8000ece:	4b4c      	ldr	r3, [pc, #304]	; (8001000 <MX_FSMC_Init+0x158>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8000ed4:	4b4a      	ldr	r3, [pc, #296]	; (8001000 <MX_FSMC_Init+0x158>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8000eda:	4b49      	ldr	r3, [pc, #292]	; (8001000 <MX_FSMC_Init+0x158>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000ee0:	4b47      	ldr	r3, [pc, #284]	; (8001000 <MX_FSMC_Init+0x158>)
 8000ee2:	2210      	movs	r2, #16
 8000ee4:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8000ee6:	4b46      	ldr	r3, [pc, #280]	; (8001000 <MX_FSMC_Init+0x158>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8000eec:	4b44      	ldr	r3, [pc, #272]	; (8001000 <MX_FSMC_Init+0x158>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	61da      	str	r2, [r3, #28]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8000ef2:	4b43      	ldr	r3, [pc, #268]	; (8001000 <MX_FSMC_Init+0x158>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8000ef8:	4b41      	ldr	r3, [pc, #260]	; (8001000 <MX_FSMC_Init+0x158>)
 8000efa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000efe:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8000f00:	4b3f      	ldr	r3, [pc, #252]	; (8001000 <MX_FSMC_Init+0x158>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8000f06:	4b3e      	ldr	r3, [pc, #248]	; (8001000 <MX_FSMC_Init+0x158>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000f0c:	4b3c      	ldr	r3, [pc, #240]	; (8001000 <MX_FSMC_Init+0x158>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8000f12:	4b3b      	ldr	r3, [pc, #236]	; (8001000 <MX_FSMC_Init+0x158>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.ContinuousClock = FSMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 8000f18:	4b39      	ldr	r3, [pc, #228]	; (8001000 <MX_FSMC_Init+0x158>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram1.Init.WriteFifo = FSMC_WRITE_FIFO_ENABLE;
 8000f1e:	4b38      	ldr	r3, [pc, #224]	; (8001000 <MX_FSMC_Init+0x158>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	641a      	str	r2, [r3, #64]	; 0x40
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8000f24:	4b36      	ldr	r3, [pc, #216]	; (8001000 <MX_FSMC_Init+0x158>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 15;
 8000f2a:	230f      	movs	r3, #15
 8000f2c:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8000f2e:	230f      	movs	r3, #15
 8000f30:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 8000f32:	23ff      	movs	r3, #255	; 0xff
 8000f34:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 8000f36:	230f      	movs	r3, #15
 8000f38:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8000f3a:	2310      	movs	r3, #16
 8000f3c:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8000f3e:	2311      	movs	r3, #17
 8000f40:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8000f42:	2300      	movs	r3, #0
 8000f44:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8000f46:	1d3b      	adds	r3, r7, #4
 8000f48:	2200      	movs	r2, #0
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	482c      	ldr	r0, [pc, #176]	; (8001000 <MX_FSMC_Init+0x158>)
 8000f4e:	f007 ffe5 	bl	8008f1c <HAL_SRAM_Init>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d001      	beq.n	8000f5c <MX_FSMC_Init+0xb4>
  {
    Error_Handler( );
 8000f58:	f000 fce6 	bl	8001928 <Error_Handler>
  }

  /** Perform the SRAM2 memory initialization sequence
  */
  hsram2.Instance = FSMC_NORSRAM_DEVICE;
 8000f5c:	4b2a      	ldr	r3, [pc, #168]	; (8001008 <MX_FSMC_Init+0x160>)
 8000f5e:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8000f62:	601a      	str	r2, [r3, #0]
  hsram2.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8000f64:	4b28      	ldr	r3, [pc, #160]	; (8001008 <MX_FSMC_Init+0x160>)
 8000f66:	4a27      	ldr	r2, [pc, #156]	; (8001004 <MX_FSMC_Init+0x15c>)
 8000f68:	605a      	str	r2, [r3, #4]
  /* hsram2.Init */
  hsram2.Init.NSBank = FSMC_NORSRAM_BANK3;
 8000f6a:	4b27      	ldr	r3, [pc, #156]	; (8001008 <MX_FSMC_Init+0x160>)
 8000f6c:	2204      	movs	r2, #4
 8000f6e:	609a      	str	r2, [r3, #8]
  hsram2.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8000f70:	4b25      	ldr	r3, [pc, #148]	; (8001008 <MX_FSMC_Init+0x160>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	60da      	str	r2, [r3, #12]
  hsram2.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8000f76:	4b24      	ldr	r3, [pc, #144]	; (8001008 <MX_FSMC_Init+0x160>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	611a      	str	r2, [r3, #16]
  hsram2.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000f7c:	4b22      	ldr	r3, [pc, #136]	; (8001008 <MX_FSMC_Init+0x160>)
 8000f7e:	2210      	movs	r2, #16
 8000f80:	615a      	str	r2, [r3, #20]
  hsram2.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8000f82:	4b21      	ldr	r3, [pc, #132]	; (8001008 <MX_FSMC_Init+0x160>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	619a      	str	r2, [r3, #24]
  hsram2.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8000f88:	4b1f      	ldr	r3, [pc, #124]	; (8001008 <MX_FSMC_Init+0x160>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	61da      	str	r2, [r3, #28]
  hsram2.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8000f8e:	4b1e      	ldr	r3, [pc, #120]	; (8001008 <MX_FSMC_Init+0x160>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	625a      	str	r2, [r3, #36]	; 0x24
  hsram2.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8000f94:	4b1c      	ldr	r3, [pc, #112]	; (8001008 <MX_FSMC_Init+0x160>)
 8000f96:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000f9a:	629a      	str	r2, [r3, #40]	; 0x28
  hsram2.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8000f9c:	4b1a      	ldr	r3, [pc, #104]	; (8001008 <MX_FSMC_Init+0x160>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram2.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8000fa2:	4b19      	ldr	r3, [pc, #100]	; (8001008 <MX_FSMC_Init+0x160>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	631a      	str	r2, [r3, #48]	; 0x30
  hsram2.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000fa8:	4b17      	ldr	r3, [pc, #92]	; (8001008 <MX_FSMC_Init+0x160>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	635a      	str	r2, [r3, #52]	; 0x34
  hsram2.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8000fae:	4b16      	ldr	r3, [pc, #88]	; (8001008 <MX_FSMC_Init+0x160>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	639a      	str	r2, [r3, #56]	; 0x38
  hsram2.Init.ContinuousClock = FSMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 8000fb4:	4b14      	ldr	r3, [pc, #80]	; (8001008 <MX_FSMC_Init+0x160>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram2.Init.WriteFifo = FSMC_WRITE_FIFO_ENABLE;
 8000fba:	4b13      	ldr	r3, [pc, #76]	; (8001008 <MX_FSMC_Init+0x160>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	641a      	str	r2, [r3, #64]	; 0x40
  hsram2.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8000fc0:	4b11      	ldr	r3, [pc, #68]	; (8001008 <MX_FSMC_Init+0x160>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 15;
 8000fc6:	230f      	movs	r3, #15
 8000fc8:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8000fca:	230f      	movs	r3, #15
 8000fcc:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 8000fce:	23ff      	movs	r3, #255	; 0xff
 8000fd0:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 8000fd2:	230f      	movs	r3, #15
 8000fd4:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8000fd6:	2310      	movs	r3, #16
 8000fd8:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8000fda:	2311      	movs	r3, #17
 8000fdc:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram2, &Timing, NULL) != HAL_OK)
 8000fe2:	1d3b      	adds	r3, r7, #4
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	4807      	ldr	r0, [pc, #28]	; (8001008 <MX_FSMC_Init+0x160>)
 8000fea:	f007 ff97 	bl	8008f1c <HAL_SRAM_Init>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d001      	beq.n	8000ff8 <MX_FSMC_Init+0x150>
  {
    Error_Handler( );
 8000ff4:	f000 fc98 	bl	8001928 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8000ff8:	bf00      	nop
 8000ffa:	3720      	adds	r7, #32
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	20004c28 	.word	0x20004c28
 8001004:	a0000104 	.word	0xa0000104
 8001008:	20004da8 	.word	0x20004da8

0800100c <resetGame>:

/* USER CODE BEGIN 4 */

void resetGame()
{
 800100c:	b480      	push	{r7}
 800100e:	b083      	sub	sp, #12
 8001010:	af00      	add	r7, sp, #0
	 dificulty = -1;
 8001012:	4b23      	ldr	r3, [pc, #140]	; (80010a0 <resetGame+0x94>)
 8001014:	f04f 32ff 	mov.w	r2, #4294967295
 8001018:	601a      	str	r2, [r3, #0]

	 for (int i = 0; i <10; i++ )
 800101a:	2300      	movs	r3, #0
 800101c:	607b      	str	r3, [r7, #4]
 800101e:	e014      	b.n	800104a <resetGame+0x3e>
	 {
		 for (int j = 0; j < 4; j++)
 8001020:	2300      	movs	r3, #0
 8001022:	603b      	str	r3, [r7, #0]
 8001024:	e00b      	b.n	800103e <resetGame+0x32>
		 {
			newColorMap[i][j] = LCD_COLOR_WHITE;
 8001026:	491f      	ldr	r1, [pc, #124]	; (80010a4 <resetGame+0x98>)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	009a      	lsls	r2, r3, #2
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	4413      	add	r3, r2
 8001030:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001034:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		 for (int j = 0; j < 4; j++)
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	3301      	adds	r3, #1
 800103c:	603b      	str	r3, [r7, #0]
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	2b03      	cmp	r3, #3
 8001042:	ddf0      	ble.n	8001026 <resetGame+0x1a>
	 for (int i = 0; i <10; i++ )
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	3301      	adds	r3, #1
 8001048:	607b      	str	r3, [r7, #4]
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	2b09      	cmp	r3, #9
 800104e:	dde7      	ble.n	8001020 <resetGame+0x14>
		 }
	 }

	 chosenButton = -1;
 8001050:	4b15      	ldr	r3, [pc, #84]	; (80010a8 <resetGame+0x9c>)
 8001052:	f04f 32ff 	mov.w	r2, #4294967295
 8001056:	601a      	str	r2, [r3, #0]
	 chosenColor = LCD_COLOR_WHITE;
 8001058:	4b14      	ldr	r3, [pc, #80]	; (80010ac <resetGame+0xa0>)
 800105a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800105e:	801a      	strh	r2, [r3, #0]
	 gameRound = 0;
 8001060:	4b13      	ldr	r3, [pc, #76]	; (80010b0 <resetGame+0xa4>)
 8001062:	2200      	movs	r2, #0
 8001064:	601a      	str	r2, [r3, #0]
	 currentCol = 0;
 8001066:	4b13      	ldr	r3, [pc, #76]	; (80010b4 <resetGame+0xa8>)
 8001068:	2200      	movs	r2, #0
 800106a:	601a      	str	r2, [r3, #0]
	 win = false;
 800106c:	4b12      	ldr	r3, [pc, #72]	; (80010b8 <resetGame+0xac>)
 800106e:	2200      	movs	r2, #0
 8001070:	701a      	strb	r2, [r3, #0]
	 gameover = false;
 8001072:	4b12      	ldr	r3, [pc, #72]	; (80010bc <resetGame+0xb0>)
 8001074:	2200      	movs	r2, #0
 8001076:	701a      	strb	r2, [r3, #0]

	 generateSolution = true;
 8001078:	4b11      	ldr	r3, [pc, #68]	; (80010c0 <resetGame+0xb4>)
 800107a:	2201      	movs	r2, #1
 800107c:	701a      	strb	r2, [r3, #0]

	 correctGuesses = 0;
 800107e:	4b11      	ldr	r3, [pc, #68]	; (80010c4 <resetGame+0xb8>)
 8001080:	2200      	movs	r2, #0
 8001082:	601a      	str	r2, [r3, #0]
	 wrongPositions = 0;
 8001084:	4b10      	ldr	r3, [pc, #64]	; (80010c8 <resetGame+0xbc>)
 8001086:	2200      	movs	r2, #0
 8001088:	601a      	str	r2, [r3, #0]

	 replayChoice = -1;
 800108a:	4b10      	ldr	r3, [pc, #64]	; (80010cc <resetGame+0xc0>)
 800108c:	f04f 32ff 	mov.w	r2, #4294967295
 8001090:	601a      	str	r2, [r3, #0]
}
 8001092:	bf00      	nop
 8001094:	370c      	adds	r7, #12
 8001096:	46bd      	mov	sp, r7
 8001098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop
 80010a0:	2000001c 	.word	0x2000001c
 80010a4:	20004d58 	.word	0x20004d58
 80010a8:	20000010 	.word	0x20000010
 80010ac:	20000014 	.word	0x20000014
 80010b0:	20000138 	.word	0x20000138
 80010b4:	2000013c 	.word	0x2000013c
 80010b8:	20000169 	.word	0x20000169
 80010bc:	20000140 	.word	0x20000140
 80010c0:	2000000c 	.word	0x2000000c
 80010c4:	20000144 	.word	0x20000144
 80010c8:	20000148 	.word	0x20000148
 80010cc:	20000020 	.word	0x20000020

080010d0 <DrawScreenTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_DrawScreenTask */
void DrawScreenTask(void *argument)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b084      	sub	sp, #16
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  /* init code for USB_HOST */
  MX_USB_HOST_Init();
 80010d8:	f00f fab8 	bl	801064c <MX_USB_HOST_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  if (drawScreen)
 80010dc:	4bbb      	ldr	r3, [pc, #748]	; (80013cc <DrawScreenTask+0x2fc>)
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d0fb      	beq.n	80010dc <DrawScreenTask+0xc>
	  {
		  if (clearScreen)
 80010e4:	4bba      	ldr	r3, [pc, #744]	; (80013d0 <DrawScreenTask+0x300>)
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d006      	beq.n	80010fa <DrawScreenTask+0x2a>
		  {
			BSP_LCD_Clear(LCD_COLOR_WHITE);
 80010ec:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80010f0:	f002 f9d8 	bl	80034a4 <BSP_LCD_Clear>
			clearScreen = false;
 80010f4:	4bb6      	ldr	r3, [pc, #728]	; (80013d0 <DrawScreenTask+0x300>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	701a      	strb	r2, [r3, #0]
		  }

	      if (screenNum == 1)
 80010fa:	4bb6      	ldr	r3, [pc, #728]	; (80013d4 <DrawScreenTask+0x304>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	2b01      	cmp	r3, #1
 8001100:	f040 80a5 	bne.w	800124e <DrawScreenTask+0x17e>
	      {
	    	  BSP_LCD_SetFont(&Font24);
 8001104:	48b4      	ldr	r0, [pc, #720]	; (80013d8 <DrawScreenTask+0x308>)
 8001106:	f002 f9bd 	bl	8003484 <BSP_LCD_SetFont>
	    	  BSP_LCD_SetTextColor(LCD_COLOR_RED);
 800110a:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 800110e:	f002 f999 	bl	8003444 <BSP_LCD_SetTextColor>
	          BSP_LCD_DisplayStringAt(35, 30, "MASTERMIND", LEFT_MODE);
 8001112:	2303      	movs	r3, #3
 8001114:	4ab1      	ldr	r2, [pc, #708]	; (80013dc <DrawScreenTask+0x30c>)
 8001116:	211e      	movs	r1, #30
 8001118:	2023      	movs	r0, #35	; 0x23
 800111a:	f002 fa23 	bl	8003564 <BSP_LCD_DisplayStringAt>

	          BSP_LCD_SetFont(&Font16);
 800111e:	48b0      	ldr	r0, [pc, #704]	; (80013e0 <DrawScreenTask+0x310>)
 8001120:	f002 f9b0 	bl	8003484 <BSP_LCD_SetFont>
	          BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8001124:	2000      	movs	r0, #0
 8001126:	f002 f98d 	bl	8003444 <BSP_LCD_SetTextColor>
	          BSP_LCD_DisplayStringAt(20, 140, "Easy", LEFT_MODE);
 800112a:	2303      	movs	r3, #3
 800112c:	4aad      	ldr	r2, [pc, #692]	; (80013e4 <DrawScreenTask+0x314>)
 800112e:	218c      	movs	r1, #140	; 0x8c
 8001130:	2014      	movs	r0, #20
 8001132:	f002 fa17 	bl	8003564 <BSP_LCD_DisplayStringAt>
	          BSP_LCD_DisplayStringAt(85, 140, "Medium", LEFT_MODE);
 8001136:	2303      	movs	r3, #3
 8001138:	4aab      	ldr	r2, [pc, #684]	; (80013e8 <DrawScreenTask+0x318>)
 800113a:	218c      	movs	r1, #140	; 0x8c
 800113c:	2055      	movs	r0, #85	; 0x55
 800113e:	f002 fa11 	bl	8003564 <BSP_LCD_DisplayStringAt>
	          BSP_LCD_DisplayStringAt(170, 140, "Hard", LEFT_MODE);
 8001142:	2303      	movs	r3, #3
 8001144:	4aa9      	ldr	r2, [pc, #676]	; (80013ec <DrawScreenTask+0x31c>)
 8001146:	218c      	movs	r1, #140	; 0x8c
 8001148:	20aa      	movs	r0, #170	; 0xaa
 800114a:	f002 fa0b 	bl	8003564 <BSP_LCD_DisplayStringAt>

	          if (dificulty == 0)
 800114e:	4ba8      	ldr	r3, [pc, #672]	; (80013f0 <DrawScreenTask+0x320>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	2b00      	cmp	r3, #0
 8001154:	d11d      	bne.n	8001192 <DrawScreenTask+0xc2>
	          {
	        	  BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 8001156:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 800115a:	f002 f973 	bl	8003444 <BSP_LCD_SetTextColor>
	        	  BSP_LCD_FillCircle(35, 160, radius);
 800115e:	2308      	movs	r3, #8
 8001160:	b29b      	uxth	r3, r3
 8001162:	461a      	mov	r2, r3
 8001164:	21a0      	movs	r1, #160	; 0xa0
 8001166:	2023      	movs	r0, #35	; 0x23
 8001168:	f002 fba0 	bl	80038ac <BSP_LCD_FillCircle>

	        	  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 800116c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001170:	f002 f968 	bl	8003444 <BSP_LCD_SetTextColor>
	        	  BSP_LCD_FillCircle(100, 160, radius);
 8001174:	2308      	movs	r3, #8
 8001176:	b29b      	uxth	r3, r3
 8001178:	461a      	mov	r2, r3
 800117a:	21a0      	movs	r1, #160	; 0xa0
 800117c:	2064      	movs	r0, #100	; 0x64
 800117e:	f002 fb95 	bl	80038ac <BSP_LCD_FillCircle>
	        	  BSP_LCD_FillCircle(185, 160, radius);
 8001182:	2308      	movs	r3, #8
 8001184:	b29b      	uxth	r3, r3
 8001186:	461a      	mov	r2, r3
 8001188:	21a0      	movs	r1, #160	; 0xa0
 800118a:	20b9      	movs	r0, #185	; 0xb9
 800118c:	f002 fb8e 	bl	80038ac <BSP_LCD_FillCircle>
 8001190:	e177      	b.n	8001482 <DrawScreenTask+0x3b2>
	          }
	          else if (dificulty == 1)
 8001192:	4b97      	ldr	r3, [pc, #604]	; (80013f0 <DrawScreenTask+0x320>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	2b01      	cmp	r3, #1
 8001198:	d11d      	bne.n	80011d6 <DrawScreenTask+0x106>
			  {
				  BSP_LCD_SetTextColor(LCD_COLOR_YELLOW);
 800119a:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 800119e:	f002 f951 	bl	8003444 <BSP_LCD_SetTextColor>
				  BSP_LCD_FillCircle(100, 160, radius);
 80011a2:	2308      	movs	r3, #8
 80011a4:	b29b      	uxth	r3, r3
 80011a6:	461a      	mov	r2, r3
 80011a8:	21a0      	movs	r1, #160	; 0xa0
 80011aa:	2064      	movs	r0, #100	; 0x64
 80011ac:	f002 fb7e 	bl	80038ac <BSP_LCD_FillCircle>

				  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 80011b0:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80011b4:	f002 f946 	bl	8003444 <BSP_LCD_SetTextColor>
				  BSP_LCD_FillCircle(35, 160, radius);
 80011b8:	2308      	movs	r3, #8
 80011ba:	b29b      	uxth	r3, r3
 80011bc:	461a      	mov	r2, r3
 80011be:	21a0      	movs	r1, #160	; 0xa0
 80011c0:	2023      	movs	r0, #35	; 0x23
 80011c2:	f002 fb73 	bl	80038ac <BSP_LCD_FillCircle>
				  BSP_LCD_FillCircle(185, 160, radius);
 80011c6:	2308      	movs	r3, #8
 80011c8:	b29b      	uxth	r3, r3
 80011ca:	461a      	mov	r2, r3
 80011cc:	21a0      	movs	r1, #160	; 0xa0
 80011ce:	20b9      	movs	r0, #185	; 0xb9
 80011d0:	f002 fb6c 	bl	80038ac <BSP_LCD_FillCircle>
 80011d4:	e155      	b.n	8001482 <DrawScreenTask+0x3b2>
			  }
	          else if (dificulty == 2)
 80011d6:	4b86      	ldr	r3, [pc, #536]	; (80013f0 <DrawScreenTask+0x320>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	2b02      	cmp	r3, #2
 80011dc:	d11d      	bne.n	800121a <DrawScreenTask+0x14a>
			  {
				  BSP_LCD_SetTextColor(LCD_COLOR_RED);
 80011de:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 80011e2:	f002 f92f 	bl	8003444 <BSP_LCD_SetTextColor>
				  BSP_LCD_FillCircle(185, 160, radius);
 80011e6:	2308      	movs	r3, #8
 80011e8:	b29b      	uxth	r3, r3
 80011ea:	461a      	mov	r2, r3
 80011ec:	21a0      	movs	r1, #160	; 0xa0
 80011ee:	20b9      	movs	r0, #185	; 0xb9
 80011f0:	f002 fb5c 	bl	80038ac <BSP_LCD_FillCircle>

				  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 80011f4:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80011f8:	f002 f924 	bl	8003444 <BSP_LCD_SetTextColor>
				  BSP_LCD_FillCircle(100, 160, radius);
 80011fc:	2308      	movs	r3, #8
 80011fe:	b29b      	uxth	r3, r3
 8001200:	461a      	mov	r2, r3
 8001202:	21a0      	movs	r1, #160	; 0xa0
 8001204:	2064      	movs	r0, #100	; 0x64
 8001206:	f002 fb51 	bl	80038ac <BSP_LCD_FillCircle>
				  BSP_LCD_FillCircle(35, 160, radius);
 800120a:	2308      	movs	r3, #8
 800120c:	b29b      	uxth	r3, r3
 800120e:	461a      	mov	r2, r3
 8001210:	21a0      	movs	r1, #160	; 0xa0
 8001212:	2023      	movs	r0, #35	; 0x23
 8001214:	f002 fb4a 	bl	80038ac <BSP_LCD_FillCircle>
 8001218:	e133      	b.n	8001482 <DrawScreenTask+0x3b2>
			  }
	          else
			  {
	        	  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 800121a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800121e:	f002 f911 	bl	8003444 <BSP_LCD_SetTextColor>
	        	  BSP_LCD_FillCircle(35, 160, radius);
 8001222:	2308      	movs	r3, #8
 8001224:	b29b      	uxth	r3, r3
 8001226:	461a      	mov	r2, r3
 8001228:	21a0      	movs	r1, #160	; 0xa0
 800122a:	2023      	movs	r0, #35	; 0x23
 800122c:	f002 fb3e 	bl	80038ac <BSP_LCD_FillCircle>
				  BSP_LCD_FillCircle(100, 160, radius);
 8001230:	2308      	movs	r3, #8
 8001232:	b29b      	uxth	r3, r3
 8001234:	461a      	mov	r2, r3
 8001236:	21a0      	movs	r1, #160	; 0xa0
 8001238:	2064      	movs	r0, #100	; 0x64
 800123a:	f002 fb37 	bl	80038ac <BSP_LCD_FillCircle>
				  BSP_LCD_FillCircle(185, 160, radius);
 800123e:	2308      	movs	r3, #8
 8001240:	b29b      	uxth	r3, r3
 8001242:	461a      	mov	r2, r3
 8001244:	21a0      	movs	r1, #160	; 0xa0
 8001246:	20b9      	movs	r0, #185	; 0xb9
 8001248:	f002 fb30 	bl	80038ac <BSP_LCD_FillCircle>
 800124c:	e119      	b.n	8001482 <DrawScreenTask+0x3b2>
			  }
	      }
	      else if (screenNum == 2)
 800124e:	4b61      	ldr	r3, [pc, #388]	; (80013d4 <DrawScreenTask+0x304>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	2b02      	cmp	r3, #2
 8001254:	f040 8081 	bne.w	800135a <DrawScreenTask+0x28a>
	      {
	    	  for (int i = 0; i <10; i++ )
 8001258:	2300      	movs	r3, #0
 800125a:	60fb      	str	r3, [r7, #12]
 800125c:	e061      	b.n	8001322 <DrawScreenTask+0x252>
	    	  {
	    		  for (int j = 0; j < 4; j++)
 800125e:	2300      	movs	r3, #0
 8001260:	60bb      	str	r3, [r7, #8]
 8001262:	e058      	b.n	8001316 <DrawScreenTask+0x246>
	    		  {
	    			  if (currentColorMap[i][j] != newColorMap[i][j])
 8001264:	4963      	ldr	r1, [pc, #396]	; (80013f4 <DrawScreenTask+0x324>)
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	009a      	lsls	r2, r3, #2
 800126a:	68bb      	ldr	r3, [r7, #8]
 800126c:	4413      	add	r3, r2
 800126e:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8001272:	4861      	ldr	r0, [pc, #388]	; (80013f8 <DrawScreenTask+0x328>)
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	0099      	lsls	r1, r3, #2
 8001278:	68bb      	ldr	r3, [r7, #8]
 800127a:	440b      	add	r3, r1
 800127c:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8001280:	429a      	cmp	r2, r3
 8001282:	d045      	beq.n	8001310 <DrawScreenTask+0x240>
	    			  {
	    				  BSP_LCD_SetTextColor(newColorMap[i][j]);
 8001284:	495c      	ldr	r1, [pc, #368]	; (80013f8 <DrawScreenTask+0x328>)
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	009a      	lsls	r2, r3, #2
 800128a:	68bb      	ldr	r3, [r7, #8]
 800128c:	4413      	add	r3, r2
 800128e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001292:	4618      	mov	r0, r3
 8001294:	f002 f8d6 	bl	8003444 <BSP_LCD_SetTextColor>
	    				  BSP_LCD_FillCircle(xPositionMap[i][j], yPositionMap[i][j], radius);
 8001298:	4958      	ldr	r1, [pc, #352]	; (80013fc <DrawScreenTask+0x32c>)
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	009a      	lsls	r2, r3, #2
 800129e:	68bb      	ldr	r3, [r7, #8]
 80012a0:	4413      	add	r3, r2
 80012a2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80012a6:	b298      	uxth	r0, r3
 80012a8:	4955      	ldr	r1, [pc, #340]	; (8001400 <DrawScreenTask+0x330>)
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	009a      	lsls	r2, r3, #2
 80012ae:	68bb      	ldr	r3, [r7, #8]
 80012b0:	4413      	add	r3, r2
 80012b2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80012b6:	b29b      	uxth	r3, r3
 80012b8:	2208      	movs	r2, #8
 80012ba:	b292      	uxth	r2, r2
 80012bc:	4619      	mov	r1, r3
 80012be:	f002 faf5 	bl	80038ac <BSP_LCD_FillCircle>
	    				  currentColorMap[i][j] = newColorMap[i][j];
 80012c2:	494d      	ldr	r1, [pc, #308]	; (80013f8 <DrawScreenTask+0x328>)
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	009a      	lsls	r2, r3, #2
 80012c8:	68bb      	ldr	r3, [r7, #8]
 80012ca:	4413      	add	r3, r2
 80012cc:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 80012d0:	4948      	ldr	r1, [pc, #288]	; (80013f4 <DrawScreenTask+0x324>)
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	009a      	lsls	r2, r3, #2
 80012d6:	68bb      	ldr	r3, [r7, #8]
 80012d8:	4413      	add	r3, r2
 80012da:	4602      	mov	r2, r0
 80012dc:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

	    				  BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 80012e0:	2000      	movs	r0, #0
 80012e2:	f002 f8af 	bl	8003444 <BSP_LCD_SetTextColor>
	    				  BSP_LCD_DrawCircle(xPositionMap[i][j], yPositionMap[i][j], radius);
 80012e6:	4945      	ldr	r1, [pc, #276]	; (80013fc <DrawScreenTask+0x32c>)
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	009a      	lsls	r2, r3, #2
 80012ec:	68bb      	ldr	r3, [r7, #8]
 80012ee:	4413      	add	r3, r2
 80012f0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80012f4:	b298      	uxth	r0, r3
 80012f6:	4942      	ldr	r1, [pc, #264]	; (8001400 <DrawScreenTask+0x330>)
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	009a      	lsls	r2, r3, #2
 80012fc:	68bb      	ldr	r3, [r7, #8]
 80012fe:	4413      	add	r3, r2
 8001300:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001304:	b29b      	uxth	r3, r3
 8001306:	2208      	movs	r2, #8
 8001308:	b292      	uxth	r2, r2
 800130a:	4619      	mov	r1, r3
 800130c:	f002 fa12 	bl	8003734 <BSP_LCD_DrawCircle>
	    		  for (int j = 0; j < 4; j++)
 8001310:	68bb      	ldr	r3, [r7, #8]
 8001312:	3301      	adds	r3, #1
 8001314:	60bb      	str	r3, [r7, #8]
 8001316:	68bb      	ldr	r3, [r7, #8]
 8001318:	2b03      	cmp	r3, #3
 800131a:	dda3      	ble.n	8001264 <DrawScreenTask+0x194>
	    	  for (int i = 0; i <10; i++ )
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	3301      	adds	r3, #1
 8001320:	60fb      	str	r3, [r7, #12]
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	2b09      	cmp	r3, #9
 8001326:	dd9a      	ble.n	800125e <DrawScreenTask+0x18e>
	    			  }
	    		  }
	    	  }

	    	  if (drawClue)
 8001328:	4b36      	ldr	r3, [pc, #216]	; (8001404 <DrawScreenTask+0x334>)
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	2b00      	cmp	r3, #0
 800132e:	f000 80a8 	beq.w	8001482 <DrawScreenTask+0x3b2>
	    	  {
	    		  BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8001332:	2000      	movs	r0, #0
 8001334:	f002 f886 	bl	8003444 <BSP_LCD_SetTextColor>
	    		  BSP_LCD_DisplayStringAt(90, yPositionMap[gameRound-1][0], clue, LEFT_MODE);
 8001338:	4b33      	ldr	r3, [pc, #204]	; (8001408 <DrawScreenTask+0x338>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	3b01      	subs	r3, #1
 800133e:	4a30      	ldr	r2, [pc, #192]	; (8001400 <DrawScreenTask+0x330>)
 8001340:	011b      	lsls	r3, r3, #4
 8001342:	4413      	add	r3, r2
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	b299      	uxth	r1, r3
 8001348:	2303      	movs	r3, #3
 800134a:	4a30      	ldr	r2, [pc, #192]	; (800140c <DrawScreenTask+0x33c>)
 800134c:	205a      	movs	r0, #90	; 0x5a
 800134e:	f002 f909 	bl	8003564 <BSP_LCD_DisplayStringAt>
	    		  drawClue = false;
 8001352:	4b2c      	ldr	r3, [pc, #176]	; (8001404 <DrawScreenTask+0x334>)
 8001354:	2200      	movs	r2, #0
 8001356:	701a      	strb	r2, [r3, #0]
 8001358:	e093      	b.n	8001482 <DrawScreenTask+0x3b2>
	    	  }

	      }
	      else if (screenNum == 3)
 800135a:	4b1e      	ldr	r3, [pc, #120]	; (80013d4 <DrawScreenTask+0x304>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	2b03      	cmp	r3, #3
 8001360:	f040 808f 	bne.w	8001482 <DrawScreenTask+0x3b2>
	      {
	    	  if(replayChoice == 0)
 8001364:	4b2a      	ldr	r3, [pc, #168]	; (8001410 <DrawScreenTask+0x340>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d115      	bne.n	8001398 <DrawScreenTask+0x2c8>
	    	  {
	    		  BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 800136c:	2000      	movs	r0, #0
 800136e:	f002 f869 	bl	8003444 <BSP_LCD_SetTextColor>
	    		  BSP_LCD_FillCircle(40, 130, radius);
 8001372:	2308      	movs	r3, #8
 8001374:	b29b      	uxth	r3, r3
 8001376:	461a      	mov	r2, r3
 8001378:	2182      	movs	r1, #130	; 0x82
 800137a:	2028      	movs	r0, #40	; 0x28
 800137c:	f002 fa96 	bl	80038ac <BSP_LCD_FillCircle>

	    		  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8001380:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001384:	f002 f85e 	bl	8003444 <BSP_LCD_SetTextColor>
	    		  BSP_LCD_FillCircle(40, 170, radius);
 8001388:	2308      	movs	r3, #8
 800138a:	b29b      	uxth	r3, r3
 800138c:	461a      	mov	r2, r3
 800138e:	21aa      	movs	r1, #170	; 0xaa
 8001390:	2028      	movs	r0, #40	; 0x28
 8001392:	f002 fa8b 	bl	80038ac <BSP_LCD_FillCircle>
 8001396:	e074      	b.n	8001482 <DrawScreenTask+0x3b2>

	    	  }
	    	  else if(replayChoice == 1)
 8001398:	4b1d      	ldr	r3, [pc, #116]	; (8001410 <DrawScreenTask+0x340>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	2b01      	cmp	r3, #1
 800139e:	d139      	bne.n	8001414 <DrawScreenTask+0x344>
	    	  {
	    		  BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 80013a0:	2000      	movs	r0, #0
 80013a2:	f002 f84f 	bl	8003444 <BSP_LCD_SetTextColor>
				  BSP_LCD_FillCircle(40, 170, radius);
 80013a6:	2308      	movs	r3, #8
 80013a8:	b29b      	uxth	r3, r3
 80013aa:	461a      	mov	r2, r3
 80013ac:	21aa      	movs	r1, #170	; 0xaa
 80013ae:	2028      	movs	r0, #40	; 0x28
 80013b0:	f002 fa7c 	bl	80038ac <BSP_LCD_FillCircle>

				  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 80013b4:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80013b8:	f002 f844 	bl	8003444 <BSP_LCD_SetTextColor>
				  BSP_LCD_FillCircle(40, 130, radius);
 80013bc:	2308      	movs	r3, #8
 80013be:	b29b      	uxth	r3, r3
 80013c0:	461a      	mov	r2, r3
 80013c2:	2182      	movs	r1, #130	; 0x82
 80013c4:	2028      	movs	r0, #40	; 0x28
 80013c6:	f002 fa71 	bl	80038ac <BSP_LCD_FillCircle>
 80013ca:	e05a      	b.n	8001482 <DrawScreenTask+0x3b2>
 80013cc:	20000017 	.word	0x20000017
 80013d0:	20000016 	.word	0x20000016
 80013d4:	20000018 	.word	0x20000018
 80013d8:	20000068 	.word	0x20000068
 80013dc:	08010ef8 	.word	0x08010ef8
 80013e0:	20000078 	.word	0x20000078
 80013e4:	08010f04 	.word	0x08010f04
 80013e8:	08010f0c 	.word	0x08010f0c
 80013ec:	08010f14 	.word	0x08010f14
 80013f0:	2000001c 	.word	0x2000001c
 80013f4:	20004b60 	.word	0x20004b60
 80013f8:	20004d58 	.word	0x20004d58
 80013fc:	08010fd0 	.word	0x08010fd0
 8001400:	08011070 	.word	0x08011070
 8001404:	20000168 	.word	0x20000168
 8001408:	20000138 	.word	0x20000138
 800140c:	20000154 	.word	0x20000154
 8001410:	20000020 	.word	0x20000020
	    	  }
	    	  else{
	    		  if(win){
 8001414:	4b1d      	ldr	r3, [pc, #116]	; (800148c <DrawScreenTask+0x3bc>)
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	2b00      	cmp	r3, #0
 800141a:	d00d      	beq.n	8001438 <DrawScreenTask+0x368>
	    			  BSP_LCD_SetFont(&Font24);
 800141c:	481c      	ldr	r0, [pc, #112]	; (8001490 <DrawScreenTask+0x3c0>)
 800141e:	f002 f831 	bl	8003484 <BSP_LCD_SetFont>
	    			  BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8001422:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 8001426:	f002 f80d 	bl	8003444 <BSP_LCD_SetTextColor>
	    			  BSP_LCD_DisplayStringAt(35, 30, "YOU WON!! :)", LEFT_MODE);
 800142a:	2303      	movs	r3, #3
 800142c:	4a19      	ldr	r2, [pc, #100]	; (8001494 <DrawScreenTask+0x3c4>)
 800142e:	211e      	movs	r1, #30
 8001430:	2023      	movs	r0, #35	; 0x23
 8001432:	f002 f897 	bl	8003564 <BSP_LCD_DisplayStringAt>
 8001436:	e00c      	b.n	8001452 <DrawScreenTask+0x382>
	    		  }
	    		  else{
	    			  BSP_LCD_SetFont(&Font24);
 8001438:	4815      	ldr	r0, [pc, #84]	; (8001490 <DrawScreenTask+0x3c0>)
 800143a:	f002 f823 	bl	8003484 <BSP_LCD_SetFont>
	    			  BSP_LCD_SetTextColor(LCD_COLOR_RED);
 800143e:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 8001442:	f001 ffff 	bl	8003444 <BSP_LCD_SetTextColor>
	    			  BSP_LCD_DisplayStringAt(35, 30, "YOU LOST :(", LEFT_MODE);
 8001446:	2303      	movs	r3, #3
 8001448:	4a13      	ldr	r2, [pc, #76]	; (8001498 <DrawScreenTask+0x3c8>)
 800144a:	211e      	movs	r1, #30
 800144c:	2023      	movs	r0, #35	; 0x23
 800144e:	f002 f889 	bl	8003564 <BSP_LCD_DisplayStringAt>
	    		  }
	    		  BSP_LCD_SetFont(&Font20);
 8001452:	4812      	ldr	r0, [pc, #72]	; (800149c <DrawScreenTask+0x3cc>)
 8001454:	f002 f816 	bl	8003484 <BSP_LCD_SetFont>
	    		  BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8001458:	2000      	movs	r0, #0
 800145a:	f001 fff3 	bl	8003444 <BSP_LCD_SetTextColor>
	    		  BSP_LCD_DisplayStringAt(50, 125, "Replay", LEFT_MODE);
 800145e:	2303      	movs	r3, #3
 8001460:	4a0f      	ldr	r2, [pc, #60]	; (80014a0 <DrawScreenTask+0x3d0>)
 8001462:	217d      	movs	r1, #125	; 0x7d
 8001464:	2032      	movs	r0, #50	; 0x32
 8001466:	f002 f87d 	bl	8003564 <BSP_LCD_DisplayStringAt>

	    		  BSP_LCD_SetFont(&Font20);
 800146a:	480c      	ldr	r0, [pc, #48]	; (800149c <DrawScreenTask+0x3cc>)
 800146c:	f002 f80a 	bl	8003484 <BSP_LCD_SetFont>
	    		  BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8001470:	2000      	movs	r0, #0
 8001472:	f001 ffe7 	bl	8003444 <BSP_LCD_SetTextColor>
	    		  BSP_LCD_DisplayStringAt(50, 165, "Exit", LEFT_MODE);
 8001476:	2303      	movs	r3, #3
 8001478:	4a0a      	ldr	r2, [pc, #40]	; (80014a4 <DrawScreenTask+0x3d4>)
 800147a:	21a5      	movs	r1, #165	; 0xa5
 800147c:	2032      	movs	r0, #50	; 0x32
 800147e:	f002 f871 	bl	8003564 <BSP_LCD_DisplayStringAt>
	    	  }

	      }

	      drawScreen = false;
 8001482:	4b09      	ldr	r3, [pc, #36]	; (80014a8 <DrawScreenTask+0x3d8>)
 8001484:	2200      	movs	r2, #0
 8001486:	701a      	strb	r2, [r3, #0]
	  if (drawScreen)
 8001488:	e628      	b.n	80010dc <DrawScreenTask+0xc>
 800148a:	bf00      	nop
 800148c:	20000169 	.word	0x20000169
 8001490:	20000068 	.word	0x20000068
 8001494:	08010f1c 	.word	0x08010f1c
 8001498:	08010f2c 	.word	0x08010f2c
 800149c:	20000070 	.word	0x20000070
 80014a0:	08010f38 	.word	0x08010f38
 80014a4:	08010f40 	.word	0x08010f40
 80014a8:	20000017 	.word	0x20000017

080014ac <GameControlTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_GameControlTask */
void GameControlTask(void *argument)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b088      	sub	sp, #32
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GameControlTask */
  /* Infinite loop */
  for(;;)
  {
	  if (screenNum == 1)
 80014b4:	4b98      	ldr	r3, [pc, #608]	; (8001718 <GameControlTask+0x26c>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	2b01      	cmp	r3, #1
 80014ba:	d13a      	bne.n	8001532 <GameControlTask+0x86>
	  {
		  if (chosenButton != -1 && handlingPress)
 80014bc:	4b97      	ldr	r3, [pc, #604]	; (800171c <GameControlTask+0x270>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014c4:	d0f6      	beq.n	80014b4 <GameControlTask+0x8>
 80014c6:	4b96      	ldr	r3, [pc, #600]	; (8001720 <GameControlTask+0x274>)
 80014c8:	781b      	ldrb	r3, [r3, #0]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d0f2      	beq.n	80014b4 <GameControlTask+0x8>
		  {
			  if(chosenButton == 0)
 80014ce:	4b93      	ldr	r3, [pc, #588]	; (800171c <GameControlTask+0x270>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d103      	bne.n	80014de <GameControlTask+0x32>
			  {
				  dificulty = 0;
 80014d6:	4b93      	ldr	r3, [pc, #588]	; (8001724 <GameControlTask+0x278>)
 80014d8:	2200      	movs	r2, #0
 80014da:	601a      	str	r2, [r3, #0]
 80014dc:	e01e      	b.n	800151c <GameControlTask+0x70>
			  }
			  else if(chosenButton == 1)
 80014de:	4b8f      	ldr	r3, [pc, #572]	; (800171c <GameControlTask+0x270>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	2b01      	cmp	r3, #1
 80014e4:	d103      	bne.n	80014ee <GameControlTask+0x42>
			  {
				  dificulty = 1;
 80014e6:	4b8f      	ldr	r3, [pc, #572]	; (8001724 <GameControlTask+0x278>)
 80014e8:	2201      	movs	r2, #1
 80014ea:	601a      	str	r2, [r3, #0]
 80014ec:	e016      	b.n	800151c <GameControlTask+0x70>
			  }
			  else if(chosenButton == 2)
 80014ee:	4b8b      	ldr	r3, [pc, #556]	; (800171c <GameControlTask+0x270>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	2b02      	cmp	r3, #2
 80014f4:	d103      	bne.n	80014fe <GameControlTask+0x52>
			  {
				  dificulty = 2;
 80014f6:	4b8b      	ldr	r3, [pc, #556]	; (8001724 <GameControlTask+0x278>)
 80014f8:	2202      	movs	r2, #2
 80014fa:	601a      	str	r2, [r3, #0]
 80014fc:	e00e      	b.n	800151c <GameControlTask+0x70>
			  }
			  else if(chosenButton == 6)
 80014fe:	4b87      	ldr	r3, [pc, #540]	; (800171c <GameControlTask+0x270>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	2b06      	cmp	r3, #6
 8001504:	d10a      	bne.n	800151c <GameControlTask+0x70>
			  {
				  if (dificulty != -1)
 8001506:	4b87      	ldr	r3, [pc, #540]	; (8001724 <GameControlTask+0x278>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800150e:	d005      	beq.n	800151c <GameControlTask+0x70>
				  {
					  screenNum = 2;
 8001510:	4b81      	ldr	r3, [pc, #516]	; (8001718 <GameControlTask+0x26c>)
 8001512:	2202      	movs	r2, #2
 8001514:	601a      	str	r2, [r3, #0]
					  clearScreen = true;
 8001516:	4b84      	ldr	r3, [pc, #528]	; (8001728 <GameControlTask+0x27c>)
 8001518:	2201      	movs	r2, #1
 800151a:	701a      	strb	r2, [r3, #0]
				  }
			  }

			  handlingPress = false;
 800151c:	4b80      	ldr	r3, [pc, #512]	; (8001720 <GameControlTask+0x274>)
 800151e:	2200      	movs	r2, #0
 8001520:	701a      	strb	r2, [r3, #0]
			  chosenButton = -1;
 8001522:	4b7e      	ldr	r3, [pc, #504]	; (800171c <GameControlTask+0x270>)
 8001524:	f04f 32ff 	mov.w	r2, #4294967295
 8001528:	601a      	str	r2, [r3, #0]
			  drawScreen = true;
 800152a:	4b80      	ldr	r3, [pc, #512]	; (800172c <GameControlTask+0x280>)
 800152c:	2201      	movs	r2, #1
 800152e:	701a      	strb	r2, [r3, #0]
 8001530:	e7c0      	b.n	80014b4 <GameControlTask+0x8>
		  }
	  }
	  else if (screenNum == 2)
 8001532:	4b79      	ldr	r3, [pc, #484]	; (8001718 <GameControlTask+0x26c>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	2b02      	cmp	r3, #2
 8001538:	f040 818b 	bne.w	8001852 <GameControlTask+0x3a6>
	  {
		  if(generateSolution)
 800153c:	4b7c      	ldr	r3, [pc, #496]	; (8001730 <GameControlTask+0x284>)
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	2b00      	cmp	r3, #0
 8001542:	d02c      	beq.n	800159e <GameControlTask+0xf2>
		  {
			 for(int i = 0; i < 4; i++)
 8001544:	2300      	movs	r3, #0
 8001546:	61fb      	str	r3, [r7, #28]
 8001548:	e020      	b.n	800158c <GameControlTask+0xe0>
			 {
				 // Range will be 0 -> 5
				 int index = rand() % 6;
 800154a:	f00f fc77 	bl	8010e3c <rand>
 800154e:	4602      	mov	r2, r0
 8001550:	4b78      	ldr	r3, [pc, #480]	; (8001734 <GameControlTask+0x288>)
 8001552:	fb83 3102 	smull	r3, r1, r3, r2
 8001556:	17d3      	asrs	r3, r2, #31
 8001558:	1ac9      	subs	r1, r1, r3
 800155a:	460b      	mov	r3, r1
 800155c:	005b      	lsls	r3, r3, #1
 800155e:	440b      	add	r3, r1
 8001560:	005b      	lsls	r3, r3, #1
 8001562:	1ad3      	subs	r3, r2, r3
 8001564:	60bb      	str	r3, [r7, #8]
				 //solution[i] = colorOptions[index];
				 solution[0] = LCD_COLOR_RED;
 8001566:	4b74      	ldr	r3, [pc, #464]	; (8001738 <GameControlTask+0x28c>)
 8001568:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 800156c:	801a      	strh	r2, [r3, #0]
				 solution[1] = LCD_COLOR_RED;
 800156e:	4b72      	ldr	r3, [pc, #456]	; (8001738 <GameControlTask+0x28c>)
 8001570:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8001574:	805a      	strh	r2, [r3, #2]
				 solution[2] = LCD_COLOR_GREEN;
 8001576:	4b70      	ldr	r3, [pc, #448]	; (8001738 <GameControlTask+0x28c>)
 8001578:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 800157c:	809a      	strh	r2, [r3, #4]
				 solution[3] = LCD_COLOR_GREEN;
 800157e:	4b6e      	ldr	r3, [pc, #440]	; (8001738 <GameControlTask+0x28c>)
 8001580:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8001584:	80da      	strh	r2, [r3, #6]
			 for(int i = 0; i < 4; i++)
 8001586:	69fb      	ldr	r3, [r7, #28]
 8001588:	3301      	adds	r3, #1
 800158a:	61fb      	str	r3, [r7, #28]
 800158c:	69fb      	ldr	r3, [r7, #28]
 800158e:	2b03      	cmp	r3, #3
 8001590:	dddb      	ble.n	800154a <GameControlTask+0x9e>
			 }

			 generateSolution = false;
 8001592:	4b67      	ldr	r3, [pc, #412]	; (8001730 <GameControlTask+0x284>)
 8001594:	2200      	movs	r2, #0
 8001596:	701a      	strb	r2, [r3, #0]
			 drawScreen = true;
 8001598:	4b64      	ldr	r3, [pc, #400]	; (800172c <GameControlTask+0x280>)
 800159a:	2201      	movs	r2, #1
 800159c:	701a      	strb	r2, [r3, #0]
		  }

		  if(checkSolution)
 800159e:	4b67      	ldr	r3, [pc, #412]	; (800173c <GameControlTask+0x290>)
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	f000 80fd 	beq.w	80017a2 <GameControlTask+0x2f6>
		  {
			  // Make sure we aren't out of bounds
			  if(gameRound - 1 < 10)
 80015a8:	4b65      	ldr	r3, [pc, #404]	; (8001740 <GameControlTask+0x294>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	3b01      	subs	r3, #1
 80015ae:	2b09      	cmp	r3, #9
 80015b0:	f300 80f4 	bgt.w	800179c <GameControlTask+0x2f0>
			  {
				  for(int col = 0; col < 4; col++)
 80015b4:	2300      	movs	r3, #0
 80015b6:	61bb      	str	r3, [r7, #24]
 80015b8:	e020      	b.n	80015fc <GameControlTask+0x150>
				  {
					  if(currentColorMap[gameRound - 1][col] == solution[col])
 80015ba:	4b61      	ldr	r3, [pc, #388]	; (8001740 <GameControlTask+0x294>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	3b01      	subs	r3, #1
 80015c0:	4960      	ldr	r1, [pc, #384]	; (8001744 <GameControlTask+0x298>)
 80015c2:	009a      	lsls	r2, r3, #2
 80015c4:	69bb      	ldr	r3, [r7, #24]
 80015c6:	4413      	add	r3, r2
 80015c8:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80015cc:	495a      	ldr	r1, [pc, #360]	; (8001738 <GameControlTask+0x28c>)
 80015ce:	69bb      	ldr	r3, [r7, #24]
 80015d0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80015d4:	429a      	cmp	r2, r3
 80015d6:	d10e      	bne.n	80015f6 <GameControlTask+0x14a>
					  {
						  correctGuesses++;
 80015d8:	4b5b      	ldr	r3, [pc, #364]	; (8001748 <GameControlTask+0x29c>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	3301      	adds	r3, #1
 80015de:	4a5a      	ldr	r2, [pc, #360]	; (8001748 <GameControlTask+0x29c>)
 80015e0:	6013      	str	r3, [r2, #0]
						  positionUsedSolution[col] = true;
 80015e2:	4a5a      	ldr	r2, [pc, #360]	; (800174c <GameControlTask+0x2a0>)
 80015e4:	69bb      	ldr	r3, [r7, #24]
 80015e6:	4413      	add	r3, r2
 80015e8:	2201      	movs	r2, #1
 80015ea:	701a      	strb	r2, [r3, #0]
						  positionUsedGuess[col] = true;
 80015ec:	4a58      	ldr	r2, [pc, #352]	; (8001750 <GameControlTask+0x2a4>)
 80015ee:	69bb      	ldr	r3, [r7, #24]
 80015f0:	4413      	add	r3, r2
 80015f2:	2201      	movs	r2, #1
 80015f4:	701a      	strb	r2, [r3, #0]
				  for(int col = 0; col < 4; col++)
 80015f6:	69bb      	ldr	r3, [r7, #24]
 80015f8:	3301      	adds	r3, #1
 80015fa:	61bb      	str	r3, [r7, #24]
 80015fc:	69bb      	ldr	r3, [r7, #24]
 80015fe:	2b03      	cmp	r3, #3
 8001600:	dddb      	ble.n	80015ba <GameControlTask+0x10e>
					  }

				  }

				  if (correctGuesses == 4)
 8001602:	4b51      	ldr	r3, [pc, #324]	; (8001748 <GameControlTask+0x29c>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	2b04      	cmp	r3, #4
 8001608:	d106      	bne.n	8001618 <GameControlTask+0x16c>
				  {
					  win = true;
 800160a:	4b52      	ldr	r3, [pc, #328]	; (8001754 <GameControlTask+0x2a8>)
 800160c:	2201      	movs	r2, #1
 800160e:	701a      	strb	r2, [r3, #0]
					  gameover = true;
 8001610:	4b51      	ldr	r3, [pc, #324]	; (8001758 <GameControlTask+0x2ac>)
 8001612:	2201      	movs	r2, #1
 8001614:	701a      	strb	r2, [r3, #0]
 8001616:	e043      	b.n	80016a0 <GameControlTask+0x1f4>
				  }
				  else
				  {
					  for(int col = 0; col < 4; col++){
 8001618:	2300      	movs	r3, #0
 800161a:	617b      	str	r3, [r7, #20]
 800161c:	e03d      	b.n	800169a <GameControlTask+0x1ee>
						  if (!positionUsedGuess[col])
 800161e:	4a4c      	ldr	r2, [pc, #304]	; (8001750 <GameControlTask+0x2a4>)
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	4413      	add	r3, r2
 8001624:	781b      	ldrb	r3, [r3, #0]
 8001626:	f083 0301 	eor.w	r3, r3, #1
 800162a:	b2db      	uxtb	r3, r3
 800162c:	2b00      	cmp	r3, #0
 800162e:	d031      	beq.n	8001694 <GameControlTask+0x1e8>
						  {
							  for (int solutionCol = 0; solutionCol < 4; solutionCol++)
 8001630:	2300      	movs	r3, #0
 8001632:	613b      	str	r3, [r7, #16]
 8001634:	e02b      	b.n	800168e <GameControlTask+0x1e2>
							  {
								  if (currentColorMap[gameRound - 1][col] == solution[solutionCol])
 8001636:	4b42      	ldr	r3, [pc, #264]	; (8001740 <GameControlTask+0x294>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	3b01      	subs	r3, #1
 800163c:	4941      	ldr	r1, [pc, #260]	; (8001744 <GameControlTask+0x298>)
 800163e:	009a      	lsls	r2, r3, #2
 8001640:	697b      	ldr	r3, [r7, #20]
 8001642:	4413      	add	r3, r2
 8001644:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8001648:	493b      	ldr	r1, [pc, #236]	; (8001738 <GameControlTask+0x28c>)
 800164a:	693b      	ldr	r3, [r7, #16]
 800164c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001650:	429a      	cmp	r2, r3
 8001652:	d119      	bne.n	8001688 <GameControlTask+0x1dc>
								  {
									  if (!positionUsedSolution[solutionCol])
 8001654:	4a3d      	ldr	r2, [pc, #244]	; (800174c <GameControlTask+0x2a0>)
 8001656:	693b      	ldr	r3, [r7, #16]
 8001658:	4413      	add	r3, r2
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	f083 0301 	eor.w	r3, r3, #1
 8001660:	b2db      	uxtb	r3, r3
 8001662:	2b00      	cmp	r3, #0
 8001664:	d010      	beq.n	8001688 <GameControlTask+0x1dc>
									  {
										  wrongPositions++;
 8001666:	4b3d      	ldr	r3, [pc, #244]	; (800175c <GameControlTask+0x2b0>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	3301      	adds	r3, #1
 800166c:	4a3b      	ldr	r2, [pc, #236]	; (800175c <GameControlTask+0x2b0>)
 800166e:	6013      	str	r3, [r2, #0]
										  positionUsedSolution[solutionCol] = true;
 8001670:	4a36      	ldr	r2, [pc, #216]	; (800174c <GameControlTask+0x2a0>)
 8001672:	693b      	ldr	r3, [r7, #16]
 8001674:	4413      	add	r3, r2
 8001676:	2201      	movs	r2, #1
 8001678:	701a      	strb	r2, [r3, #0]
										  positionUsedGuess[col] = true;
 800167a:	4a35      	ldr	r2, [pc, #212]	; (8001750 <GameControlTask+0x2a4>)
 800167c:	697b      	ldr	r3, [r7, #20]
 800167e:	4413      	add	r3, r2
 8001680:	2201      	movs	r2, #1
 8001682:	701a      	strb	r2, [r3, #0]
										  solutionCol = 4;
 8001684:	2304      	movs	r3, #4
 8001686:	613b      	str	r3, [r7, #16]
							  for (int solutionCol = 0; solutionCol < 4; solutionCol++)
 8001688:	693b      	ldr	r3, [r7, #16]
 800168a:	3301      	adds	r3, #1
 800168c:	613b      	str	r3, [r7, #16]
 800168e:	693b      	ldr	r3, [r7, #16]
 8001690:	2b03      	cmp	r3, #3
 8001692:	ddd0      	ble.n	8001636 <GameControlTask+0x18a>
					  for(int col = 0; col < 4; col++){
 8001694:	697b      	ldr	r3, [r7, #20]
 8001696:	3301      	adds	r3, #1
 8001698:	617b      	str	r3, [r7, #20]
 800169a:	697b      	ldr	r3, [r7, #20]
 800169c:	2b03      	cmp	r3, #3
 800169e:	ddbe      	ble.n	800161e <GameControlTask+0x172>
							  }
						  }
					  }
				  }

				  strcpy(clue, "");
 80016a0:	4b2f      	ldr	r3, [pc, #188]	; (8001760 <GameControlTask+0x2b4>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	701a      	strb	r2, [r3, #0]

				  for(int i = 0; i < 4; i++)
 80016a6:	2300      	movs	r3, #0
 80016a8:	60fb      	str	r3, [r7, #12]
 80016aa:	e06e      	b.n	800178a <GameControlTask+0x2de>
				  {
					  positionUsedSolution[i] = false;
 80016ac:	4a27      	ldr	r2, [pc, #156]	; (800174c <GameControlTask+0x2a0>)
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	4413      	add	r3, r2
 80016b2:	2200      	movs	r2, #0
 80016b4:	701a      	strb	r2, [r3, #0]
					  positionUsedGuess[i] = false;
 80016b6:	4a26      	ldr	r2, [pc, #152]	; (8001750 <GameControlTask+0x2a4>)
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	4413      	add	r3, r2
 80016bc:	2200      	movs	r2, #0
 80016be:	701a      	strb	r2, [r3, #0]

					  if (correctGuesses != 0)
 80016c0:	4b21      	ldr	r3, [pc, #132]	; (8001748 <GameControlTask+0x29c>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d011      	beq.n	80016ec <GameControlTask+0x240>
					  {
						  strcat(clue, "!   ");
 80016c8:	4825      	ldr	r0, [pc, #148]	; (8001760 <GameControlTask+0x2b4>)
 80016ca:	f7fe fda9 	bl	8000220 <strlen>
 80016ce:	4603      	mov	r3, r0
 80016d0:	461a      	mov	r2, r3
 80016d2:	4b23      	ldr	r3, [pc, #140]	; (8001760 <GameControlTask+0x2b4>)
 80016d4:	4413      	add	r3, r2
 80016d6:	4a23      	ldr	r2, [pc, #140]	; (8001764 <GameControlTask+0x2b8>)
 80016d8:	6810      	ldr	r0, [r2, #0]
 80016da:	6018      	str	r0, [r3, #0]
 80016dc:	7912      	ldrb	r2, [r2, #4]
 80016de:	711a      	strb	r2, [r3, #4]
						  correctGuesses--;
 80016e0:	4b19      	ldr	r3, [pc, #100]	; (8001748 <GameControlTask+0x29c>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	3b01      	subs	r3, #1
 80016e6:	4a18      	ldr	r2, [pc, #96]	; (8001748 <GameControlTask+0x29c>)
 80016e8:	6013      	str	r3, [r2, #0]
 80016ea:	e04b      	b.n	8001784 <GameControlTask+0x2d8>
					  }
					  else if (wrongPositions != 0)
 80016ec:	4b1b      	ldr	r3, [pc, #108]	; (800175c <GameControlTask+0x2b0>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d03b      	beq.n	800176c <GameControlTask+0x2c0>
					  {
						  strcat(clue, "?   ");
 80016f4:	481a      	ldr	r0, [pc, #104]	; (8001760 <GameControlTask+0x2b4>)
 80016f6:	f7fe fd93 	bl	8000220 <strlen>
 80016fa:	4603      	mov	r3, r0
 80016fc:	461a      	mov	r2, r3
 80016fe:	4b18      	ldr	r3, [pc, #96]	; (8001760 <GameControlTask+0x2b4>)
 8001700:	4413      	add	r3, r2
 8001702:	4a19      	ldr	r2, [pc, #100]	; (8001768 <GameControlTask+0x2bc>)
 8001704:	6810      	ldr	r0, [r2, #0]
 8001706:	6018      	str	r0, [r3, #0]
 8001708:	7912      	ldrb	r2, [r2, #4]
 800170a:	711a      	strb	r2, [r3, #4]
						  wrongPositions--;
 800170c:	4b13      	ldr	r3, [pc, #76]	; (800175c <GameControlTask+0x2b0>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	3b01      	subs	r3, #1
 8001712:	4a12      	ldr	r2, [pc, #72]	; (800175c <GameControlTask+0x2b0>)
 8001714:	6013      	str	r3, [r2, #0]
 8001716:	e035      	b.n	8001784 <GameControlTask+0x2d8>
 8001718:	20000018 	.word	0x20000018
 800171c:	20000010 	.word	0x20000010
 8001720:	20000141 	.word	0x20000141
 8001724:	2000001c 	.word	0x2000001c
 8001728:	20000016 	.word	0x20000016
 800172c:	20000017 	.word	0x20000017
 8001730:	2000000c 	.word	0x2000000c
 8001734:	2aaaaaab 	.word	0x2aaaaaab
 8001738:	20004ec0 	.word	0x20004ec0
 800173c:	20000134 	.word	0x20000134
 8001740:	20000138 	.word	0x20000138
 8001744:	20004b60 	.word	0x20004b60
 8001748:	20000144 	.word	0x20000144
 800174c:	2000014c 	.word	0x2000014c
 8001750:	20000150 	.word	0x20000150
 8001754:	20000169 	.word	0x20000169
 8001758:	20000140 	.word	0x20000140
 800175c:	20000148 	.word	0x20000148
 8001760:	20000154 	.word	0x20000154
 8001764:	08010f48 	.word	0x08010f48
 8001768:	08010f50 	.word	0x08010f50
					  }
					  else
					  {
						  strcat(clue, "-   ");
 800176c:	4855      	ldr	r0, [pc, #340]	; (80018c4 <GameControlTask+0x418>)
 800176e:	f7fe fd57 	bl	8000220 <strlen>
 8001772:	4603      	mov	r3, r0
 8001774:	461a      	mov	r2, r3
 8001776:	4b53      	ldr	r3, [pc, #332]	; (80018c4 <GameControlTask+0x418>)
 8001778:	4413      	add	r3, r2
 800177a:	4a53      	ldr	r2, [pc, #332]	; (80018c8 <GameControlTask+0x41c>)
 800177c:	6810      	ldr	r0, [r2, #0]
 800177e:	6018      	str	r0, [r3, #0]
 8001780:	7912      	ldrb	r2, [r2, #4]
 8001782:	711a      	strb	r2, [r3, #4]
				  for(int i = 0; i < 4; i++)
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	3301      	adds	r3, #1
 8001788:	60fb      	str	r3, [r7, #12]
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	2b03      	cmp	r3, #3
 800178e:	dd8d      	ble.n	80016ac <GameControlTask+0x200>
					  }
				  }
				  drawScreen = true;
 8001790:	4b4e      	ldr	r3, [pc, #312]	; (80018cc <GameControlTask+0x420>)
 8001792:	2201      	movs	r2, #1
 8001794:	701a      	strb	r2, [r3, #0]
				  drawClue = true;
 8001796:	4b4e      	ldr	r3, [pc, #312]	; (80018d0 <GameControlTask+0x424>)
 8001798:	2201      	movs	r2, #1
 800179a:	701a      	strb	r2, [r3, #0]
			  }

			  checkSolution = false;
 800179c:	4b4d      	ldr	r3, [pc, #308]	; (80018d4 <GameControlTask+0x428>)
 800179e:	2200      	movs	r2, #0
 80017a0:	701a      	strb	r2, [r3, #0]
		  }

		  if (chosenButton != -1 && handlingPress)
 80017a2:	4b4d      	ldr	r3, [pc, #308]	; (80018d8 <GameControlTask+0x42c>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017aa:	d043      	beq.n	8001834 <GameControlTask+0x388>
 80017ac:	4b4b      	ldr	r3, [pc, #300]	; (80018dc <GameControlTask+0x430>)
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d03f      	beq.n	8001834 <GameControlTask+0x388>
		  {
			  if(chosenButton == 6)
 80017b4:	4b48      	ldr	r3, [pc, #288]	; (80018d8 <GameControlTask+0x42c>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	2b06      	cmp	r3, #6
 80017ba:	d11e      	bne.n	80017fa <GameControlTask+0x34e>
			  {
				  if (chosenColor != LCD_COLOR_WHITE)
 80017bc:	4b48      	ldr	r3, [pc, #288]	; (80018e0 <GameControlTask+0x434>)
 80017be:	881b      	ldrh	r3, [r3, #0]
 80017c0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d02e      	beq.n	8001826 <GameControlTask+0x37a>
				  {
					  currentCol++;
 80017c8:	4b46      	ldr	r3, [pc, #280]	; (80018e4 <GameControlTask+0x438>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	3301      	adds	r3, #1
 80017ce:	4a45      	ldr	r2, [pc, #276]	; (80018e4 <GameControlTask+0x438>)
 80017d0:	6013      	str	r3, [r2, #0]
					  if (currentCol == 4)
 80017d2:	4b44      	ldr	r3, [pc, #272]	; (80018e4 <GameControlTask+0x438>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	2b04      	cmp	r3, #4
 80017d8:	d10a      	bne.n	80017f0 <GameControlTask+0x344>
					  {
						  currentCol = 0;
 80017da:	4b42      	ldr	r3, [pc, #264]	; (80018e4 <GameControlTask+0x438>)
 80017dc:	2200      	movs	r2, #0
 80017de:	601a      	str	r2, [r3, #0]
						  gameRound++;
 80017e0:	4b41      	ldr	r3, [pc, #260]	; (80018e8 <GameControlTask+0x43c>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	3301      	adds	r3, #1
 80017e6:	4a40      	ldr	r2, [pc, #256]	; (80018e8 <GameControlTask+0x43c>)
 80017e8:	6013      	str	r3, [r2, #0]

						  checkSolution = true;
 80017ea:	4b3a      	ldr	r3, [pc, #232]	; (80018d4 <GameControlTask+0x428>)
 80017ec:	2201      	movs	r2, #1
 80017ee:	701a      	strb	r2, [r3, #0]
					  }
					  chosenColor = LCD_COLOR_WHITE;
 80017f0:	4b3b      	ldr	r3, [pc, #236]	; (80018e0 <GameControlTask+0x434>)
 80017f2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80017f6:	801a      	strh	r2, [r3, #0]
 80017f8:	e015      	b.n	8001826 <GameControlTask+0x37a>
				  }
			  }
			  else
			  {
				  chosenColor = colorOptions[chosenButton];
 80017fa:	4b37      	ldr	r3, [pc, #220]	; (80018d8 <GameControlTask+0x42c>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4a3b      	ldr	r2, [pc, #236]	; (80018ec <GameControlTask+0x440>)
 8001800:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001804:	4b36      	ldr	r3, [pc, #216]	; (80018e0 <GameControlTask+0x434>)
 8001806:	801a      	strh	r2, [r3, #0]

				  newColorMap[gameRound][currentCol] = chosenColor;
 8001808:	4b37      	ldr	r3, [pc, #220]	; (80018e8 <GameControlTask+0x43c>)
 800180a:	681a      	ldr	r2, [r3, #0]
 800180c:	4b35      	ldr	r3, [pc, #212]	; (80018e4 <GameControlTask+0x438>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	4933      	ldr	r1, [pc, #204]	; (80018e0 <GameControlTask+0x434>)
 8001812:	8808      	ldrh	r0, [r1, #0]
 8001814:	4936      	ldr	r1, [pc, #216]	; (80018f0 <GameControlTask+0x444>)
 8001816:	0092      	lsls	r2, r2, #2
 8001818:	4413      	add	r3, r2
 800181a:	4602      	mov	r2, r0
 800181c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

				  drawScreen = true;
 8001820:	4b2a      	ldr	r3, [pc, #168]	; (80018cc <GameControlTask+0x420>)
 8001822:	2201      	movs	r2, #1
 8001824:	701a      	strb	r2, [r3, #0]
			  }

			  handlingPress = false;
 8001826:	4b2d      	ldr	r3, [pc, #180]	; (80018dc <GameControlTask+0x430>)
 8001828:	2200      	movs	r2, #0
 800182a:	701a      	strb	r2, [r3, #0]
			  chosenButton = -1;
 800182c:	4b2a      	ldr	r3, [pc, #168]	; (80018d8 <GameControlTask+0x42c>)
 800182e:	f04f 32ff 	mov.w	r2, #4294967295
 8001832:	601a      	str	r2, [r3, #0]
		  }


		  if (gameover)
 8001834:	4b2f      	ldr	r3, [pc, #188]	; (80018f4 <GameControlTask+0x448>)
 8001836:	781b      	ldrb	r3, [r3, #0]
 8001838:	2b00      	cmp	r3, #0
 800183a:	f43f ae3b 	beq.w	80014b4 <GameControlTask+0x8>
		  {
			  screenNum = 3;
 800183e:	4b2e      	ldr	r3, [pc, #184]	; (80018f8 <GameControlTask+0x44c>)
 8001840:	2203      	movs	r2, #3
 8001842:	601a      	str	r2, [r3, #0]
			  clearScreen = true;
 8001844:	4b2d      	ldr	r3, [pc, #180]	; (80018fc <GameControlTask+0x450>)
 8001846:	2201      	movs	r2, #1
 8001848:	701a      	strb	r2, [r3, #0]
			  drawScreen = true;
 800184a:	4b20      	ldr	r3, [pc, #128]	; (80018cc <GameControlTask+0x420>)
 800184c:	2201      	movs	r2, #1
 800184e:	701a      	strb	r2, [r3, #0]
 8001850:	e630      	b.n	80014b4 <GameControlTask+0x8>
		  }
	  }
	  else if (screenNum == 3)
 8001852:	4b29      	ldr	r3, [pc, #164]	; (80018f8 <GameControlTask+0x44c>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	2b03      	cmp	r3, #3
 8001858:	f47f ae2c 	bne.w	80014b4 <GameControlTask+0x8>
	  {
		  if (chosenButton != -1 && handlingPress)
 800185c:	4b1e      	ldr	r3, [pc, #120]	; (80018d8 <GameControlTask+0x42c>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001864:	f43f ae26 	beq.w	80014b4 <GameControlTask+0x8>
 8001868:	4b1c      	ldr	r3, [pc, #112]	; (80018dc <GameControlTask+0x430>)
 800186a:	781b      	ldrb	r3, [r3, #0]
 800186c:	2b00      	cmp	r3, #0
 800186e:	f43f ae21 	beq.w	80014b4 <GameControlTask+0x8>
		  {
			  if(chosenButton == 0)
 8001872:	4b19      	ldr	r3, [pc, #100]	; (80018d8 <GameControlTask+0x42c>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d102      	bne.n	8001880 <GameControlTask+0x3d4>
			  {
				  replayChoice = 0;
 800187a:	4b21      	ldr	r3, [pc, #132]	; (8001900 <GameControlTask+0x454>)
 800187c:	2200      	movs	r2, #0
 800187e:	601a      	str	r2, [r3, #0]
			  }
			  if(chosenButton == 1)
 8001880:	4b15      	ldr	r3, [pc, #84]	; (80018d8 <GameControlTask+0x42c>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	2b01      	cmp	r3, #1
 8001886:	d102      	bne.n	800188e <GameControlTask+0x3e2>
			  {
				  replayChoice = 1;
 8001888:	4b1d      	ldr	r3, [pc, #116]	; (8001900 <GameControlTask+0x454>)
 800188a:	2201      	movs	r2, #1
 800188c:	601a      	str	r2, [r3, #0]
			  }
			  if(chosenButton == 6)
 800188e:	4b12      	ldr	r3, [pc, #72]	; (80018d8 <GameControlTask+0x42c>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	2b06      	cmp	r3, #6
 8001894:	d10b      	bne.n	80018ae <GameControlTask+0x402>
			  {
				  if (replayChoice == 0)
 8001896:	4b1a      	ldr	r3, [pc, #104]	; (8001900 <GameControlTask+0x454>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d107      	bne.n	80018ae <GameControlTask+0x402>
				  {
					  screenNum = 1;
 800189e:	4b16      	ldr	r3, [pc, #88]	; (80018f8 <GameControlTask+0x44c>)
 80018a0:	2201      	movs	r2, #1
 80018a2:	601a      	str	r2, [r3, #0]
					  clearScreen = true;
 80018a4:	4b15      	ldr	r3, [pc, #84]	; (80018fc <GameControlTask+0x450>)
 80018a6:	2201      	movs	r2, #1
 80018a8:	701a      	strb	r2, [r3, #0]
					  resetGame();
 80018aa:	f7ff fbaf 	bl	800100c <resetGame>
				  else{
					  //exit the system
				  }
			  }

			  handlingPress = false;
 80018ae:	4b0b      	ldr	r3, [pc, #44]	; (80018dc <GameControlTask+0x430>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	701a      	strb	r2, [r3, #0]
			  chosenButton = -1;
 80018b4:	4b08      	ldr	r3, [pc, #32]	; (80018d8 <GameControlTask+0x42c>)
 80018b6:	f04f 32ff 	mov.w	r2, #4294967295
 80018ba:	601a      	str	r2, [r3, #0]
			  drawScreen = true;
 80018bc:	4b03      	ldr	r3, [pc, #12]	; (80018cc <GameControlTask+0x420>)
 80018be:	2201      	movs	r2, #1
 80018c0:	701a      	strb	r2, [r3, #0]
	  if (screenNum == 1)
 80018c2:	e5f7      	b.n	80014b4 <GameControlTask+0x8>
 80018c4:	20000154 	.word	0x20000154
 80018c8:	08010f58 	.word	0x08010f58
 80018cc:	20000017 	.word	0x20000017
 80018d0:	20000168 	.word	0x20000168
 80018d4:	20000134 	.word	0x20000134
 80018d8:	20000010 	.word	0x20000010
 80018dc:	20000141 	.word	0x20000141
 80018e0:	20000014 	.word	0x20000014
 80018e4:	2000013c 	.word	0x2000013c
 80018e8:	20000138 	.word	0x20000138
 80018ec:	20000000 	.word	0x20000000
 80018f0:	20004d58 	.word	0x20004d58
 80018f4:	20000140 	.word	0x20000140
 80018f8:	20000018 	.word	0x20000018
 80018fc:	20000016 	.word	0x20000016
 8001900:	20000020 	.word	0x20000020

08001904 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b082      	sub	sp, #8
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a04      	ldr	r2, [pc, #16]	; (8001924 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001912:	4293      	cmp	r3, r2
 8001914:	d101      	bne.n	800191a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001916:	f002 f971 	bl	8003bfc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800191a:	bf00      	nop
 800191c:	3708      	adds	r7, #8
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	40001000 	.word	0x40001000

08001928 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001928:	b480      	push	{r7}
 800192a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800192c:	bf00      	nop
 800192e:	46bd      	mov	sp, r7
 8001930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001934:	4770      	bx	lr
	...

08001938 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001938:	b480      	push	{r7}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800193e:	2300      	movs	r3, #0
 8001940:	607b      	str	r3, [r7, #4]
 8001942:	4b10      	ldr	r3, [pc, #64]	; (8001984 <HAL_MspInit+0x4c>)
 8001944:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001946:	4a0f      	ldr	r2, [pc, #60]	; (8001984 <HAL_MspInit+0x4c>)
 8001948:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800194c:	6453      	str	r3, [r2, #68]	; 0x44
 800194e:	4b0d      	ldr	r3, [pc, #52]	; (8001984 <HAL_MspInit+0x4c>)
 8001950:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001952:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001956:	607b      	str	r3, [r7, #4]
 8001958:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800195a:	2300      	movs	r3, #0
 800195c:	603b      	str	r3, [r7, #0]
 800195e:	4b09      	ldr	r3, [pc, #36]	; (8001984 <HAL_MspInit+0x4c>)
 8001960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001962:	4a08      	ldr	r2, [pc, #32]	; (8001984 <HAL_MspInit+0x4c>)
 8001964:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001968:	6413      	str	r3, [r2, #64]	; 0x40
 800196a:	4b06      	ldr	r3, [pc, #24]	; (8001984 <HAL_MspInit+0x4c>)
 800196c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800196e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001972:	603b      	str	r3, [r7, #0]
 8001974:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001976:	bf00      	nop
 8001978:	370c      	adds	r7, #12
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr
 8001982:	bf00      	nop
 8001984:	40023800 	.word	0x40023800

08001988 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b08c      	sub	sp, #48	; 0x30
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001990:	f107 031c 	add.w	r3, r7, #28
 8001994:	2200      	movs	r2, #0
 8001996:	601a      	str	r2, [r3, #0]
 8001998:	605a      	str	r2, [r3, #4]
 800199a:	609a      	str	r2, [r3, #8]
 800199c:	60da      	str	r2, [r3, #12]
 800199e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a31      	ldr	r2, [pc, #196]	; (8001a6c <HAL_ADC_MspInit+0xe4>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d15b      	bne.n	8001a62 <HAL_ADC_MspInit+0xda>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80019aa:	2300      	movs	r3, #0
 80019ac:	61bb      	str	r3, [r7, #24]
 80019ae:	4b30      	ldr	r3, [pc, #192]	; (8001a70 <HAL_ADC_MspInit+0xe8>)
 80019b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019b2:	4a2f      	ldr	r2, [pc, #188]	; (8001a70 <HAL_ADC_MspInit+0xe8>)
 80019b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019b8:	6453      	str	r3, [r2, #68]	; 0x44
 80019ba:	4b2d      	ldr	r3, [pc, #180]	; (8001a70 <HAL_ADC_MspInit+0xe8>)
 80019bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019c2:	61bb      	str	r3, [r7, #24]
 80019c4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019c6:	2300      	movs	r3, #0
 80019c8:	617b      	str	r3, [r7, #20]
 80019ca:	4b29      	ldr	r3, [pc, #164]	; (8001a70 <HAL_ADC_MspInit+0xe8>)
 80019cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ce:	4a28      	ldr	r2, [pc, #160]	; (8001a70 <HAL_ADC_MspInit+0xe8>)
 80019d0:	f043 0304 	orr.w	r3, r3, #4
 80019d4:	6313      	str	r3, [r2, #48]	; 0x30
 80019d6:	4b26      	ldr	r3, [pc, #152]	; (8001a70 <HAL_ADC_MspInit+0xe8>)
 80019d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019da:	f003 0304 	and.w	r3, r3, #4
 80019de:	617b      	str	r3, [r7, #20]
 80019e0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019e2:	2300      	movs	r3, #0
 80019e4:	613b      	str	r3, [r7, #16]
 80019e6:	4b22      	ldr	r3, [pc, #136]	; (8001a70 <HAL_ADC_MspInit+0xe8>)
 80019e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ea:	4a21      	ldr	r2, [pc, #132]	; (8001a70 <HAL_ADC_MspInit+0xe8>)
 80019ec:	f043 0301 	orr.w	r3, r3, #1
 80019f0:	6313      	str	r3, [r2, #48]	; 0x30
 80019f2:	4b1f      	ldr	r3, [pc, #124]	; (8001a70 <HAL_ADC_MspInit+0xe8>)
 80019f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f6:	f003 0301 	and.w	r3, r3, #1
 80019fa:	613b      	str	r3, [r7, #16]
 80019fc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019fe:	2300      	movs	r3, #0
 8001a00:	60fb      	str	r3, [r7, #12]
 8001a02:	4b1b      	ldr	r3, [pc, #108]	; (8001a70 <HAL_ADC_MspInit+0xe8>)
 8001a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a06:	4a1a      	ldr	r2, [pc, #104]	; (8001a70 <HAL_ADC_MspInit+0xe8>)
 8001a08:	f043 0302 	orr.w	r3, r3, #2
 8001a0c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a0e:	4b18      	ldr	r3, [pc, #96]	; (8001a70 <HAL_ADC_MspInit+0xe8>)
 8001a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a12:	f003 0302 	and.w	r3, r3, #2
 8001a16:	60fb      	str	r3, [r7, #12]
 8001a18:	68fb      	ldr	r3, [r7, #12]
    PA2     ------> ADC1_IN2
    PA5     ------> ADC1_IN5
    PC4     ------> ADC1_IN14
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = ARD_A0_Pin|ARD_A5_Pin;
 8001a1a:	2311      	movs	r3, #17
 8001a1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a1e:	2303      	movs	r3, #3
 8001a20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a22:	2300      	movs	r3, #0
 8001a24:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a26:	f107 031c 	add.w	r3, r7, #28
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	4811      	ldr	r0, [pc, #68]	; (8001a74 <HAL_ADC_MspInit+0xec>)
 8001a2e:	f002 ff77 	bl	8004920 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_A1_Pin|ARD_A2_Pin|ARD_A3_Pin;
 8001a32:	2326      	movs	r3, #38	; 0x26
 8001a34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a36:	2303      	movs	r3, #3
 8001a38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a3e:	f107 031c 	add.w	r3, r7, #28
 8001a42:	4619      	mov	r1, r3
 8001a44:	480c      	ldr	r0, [pc, #48]	; (8001a78 <HAL_ADC_MspInit+0xf0>)
 8001a46:	f002 ff6b 	bl	8004920 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_A4_Pin;
 8001a4a:	2302      	movs	r3, #2
 8001a4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a4e:	2303      	movs	r3, #3
 8001a50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a52:	2300      	movs	r3, #0
 8001a54:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ARD_A4_GPIO_Port, &GPIO_InitStruct);
 8001a56:	f107 031c 	add.w	r3, r7, #28
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	4807      	ldr	r0, [pc, #28]	; (8001a7c <HAL_ADC_MspInit+0xf4>)
 8001a5e:	f002 ff5f 	bl	8004920 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001a62:	bf00      	nop
 8001a64:	3730      	adds	r7, #48	; 0x30
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	40012000 	.word	0x40012000
 8001a70:	40023800 	.word	0x40023800
 8001a74:	40020800 	.word	0x40020800
 8001a78:	40020000 	.word	0x40020000
 8001a7c:	40020400 	.word	0x40020400

08001a80 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b08a      	sub	sp, #40	; 0x28
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a88:	f107 0314 	add.w	r3, r7, #20
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	601a      	str	r2, [r3, #0]
 8001a90:	605a      	str	r2, [r3, #4]
 8001a92:	609a      	str	r2, [r3, #8]
 8001a94:	60da      	str	r2, [r3, #12]
 8001a96:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4a1b      	ldr	r2, [pc, #108]	; (8001b0c <HAL_DAC_MspInit+0x8c>)
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d12f      	bne.n	8001b02 <HAL_DAC_MspInit+0x82>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	613b      	str	r3, [r7, #16]
 8001aa6:	4b1a      	ldr	r3, [pc, #104]	; (8001b10 <HAL_DAC_MspInit+0x90>)
 8001aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aaa:	4a19      	ldr	r2, [pc, #100]	; (8001b10 <HAL_DAC_MspInit+0x90>)
 8001aac:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001ab0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ab2:	4b17      	ldr	r3, [pc, #92]	; (8001b10 <HAL_DAC_MspInit+0x90>)
 8001ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001aba:	613b      	str	r3, [r7, #16]
 8001abc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001abe:	2300      	movs	r3, #0
 8001ac0:	60fb      	str	r3, [r7, #12]
 8001ac2:	4b13      	ldr	r3, [pc, #76]	; (8001b10 <HAL_DAC_MspInit+0x90>)
 8001ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ac6:	4a12      	ldr	r2, [pc, #72]	; (8001b10 <HAL_DAC_MspInit+0x90>)
 8001ac8:	f043 0301 	orr.w	r3, r3, #1
 8001acc:	6313      	str	r3, [r2, #48]	; 0x30
 8001ace:	4b10      	ldr	r3, [pc, #64]	; (8001b10 <HAL_DAC_MspInit+0x90>)
 8001ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ad2:	f003 0301 	and.w	r3, r3, #1
 8001ad6:	60fb      	str	r3, [r7, #12]
 8001ad8:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = ARD_D8_Pin;
 8001ada:	2310      	movs	r3, #16
 8001adc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ade:	2303      	movs	r3, #3
 8001ae0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ARD_D8_GPIO_Port, &GPIO_InitStruct);
 8001ae6:	f107 0314 	add.w	r3, r7, #20
 8001aea:	4619      	mov	r1, r3
 8001aec:	4809      	ldr	r0, [pc, #36]	; (8001b14 <HAL_DAC_MspInit+0x94>)
 8001aee:	f002 ff17 	bl	8004920 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001af2:	2200      	movs	r2, #0
 8001af4:	2100      	movs	r1, #0
 8001af6:	2036      	movs	r0, #54	; 0x36
 8001af8:	f002 fbec 	bl	80042d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001afc:	2036      	movs	r0, #54	; 0x36
 8001afe:	f002 fc05 	bl	800430c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8001b02:	bf00      	nop
 8001b04:	3728      	adds	r7, #40	; 0x28
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	40007400 	.word	0x40007400
 8001b10:	40023800 	.word	0x40023800
 8001b14:	40020000 	.word	0x40020000

08001b18 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b08e      	sub	sp, #56	; 0x38
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b24:	2200      	movs	r2, #0
 8001b26:	601a      	str	r2, [r3, #0]
 8001b28:	605a      	str	r2, [r3, #4]
 8001b2a:	609a      	str	r2, [r3, #8]
 8001b2c:	60da      	str	r2, [r3, #12]
 8001b2e:	611a      	str	r2, [r3, #16]
  if((IS_DFSDM1_CHANNEL_INSTANCE(hdfsdm_channel->Instance))&&(DFSDM1_Init == 0))
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a77      	ldr	r2, [pc, #476]	; (8001d14 <HAL_DFSDM_ChannelMspInit+0x1fc>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d00e      	beq.n	8001b58 <HAL_DFSDM_ChannelMspInit+0x40>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4a76      	ldr	r2, [pc, #472]	; (8001d18 <HAL_DFSDM_ChannelMspInit+0x200>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d009      	beq.n	8001b58 <HAL_DFSDM_ChannelMspInit+0x40>
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a74      	ldr	r2, [pc, #464]	; (8001d1c <HAL_DFSDM_ChannelMspInit+0x204>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d004      	beq.n	8001b58 <HAL_DFSDM_ChannelMspInit+0x40>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4a73      	ldr	r2, [pc, #460]	; (8001d20 <HAL_DFSDM_ChannelMspInit+0x208>)
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d154      	bne.n	8001c02 <HAL_DFSDM_ChannelMspInit+0xea>
 8001b58:	4b72      	ldr	r3, [pc, #456]	; (8001d24 <HAL_DFSDM_ChannelMspInit+0x20c>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d150      	bne.n	8001c02 <HAL_DFSDM_ChannelMspInit+0xea>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001b60:	2300      	movs	r3, #0
 8001b62:	623b      	str	r3, [r7, #32]
 8001b64:	4b70      	ldr	r3, [pc, #448]	; (8001d28 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001b66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b68:	4a6f      	ldr	r2, [pc, #444]	; (8001d28 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001b6a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001b6e:	6453      	str	r3, [r2, #68]	; 0x44
 8001b70:	4b6d      	ldr	r3, [pc, #436]	; (8001d28 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001b72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b74:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001b78:	623b      	str	r3, [r7, #32]
 8001b7a:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	61fb      	str	r3, [r7, #28]
 8001b80:	4b69      	ldr	r3, [pc, #420]	; (8001d28 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001b82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b84:	4a68      	ldr	r2, [pc, #416]	; (8001d28 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001b86:	f043 0301 	orr.w	r3, r3, #1
 8001b8a:	6313      	str	r3, [r2, #48]	; 0x30
 8001b8c:	4b66      	ldr	r3, [pc, #408]	; (8001d28 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001b8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b90:	f003 0301 	and.w	r3, r3, #1
 8001b94:	61fb      	str	r3, [r7, #28]
 8001b96:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b98:	2300      	movs	r3, #0
 8001b9a:	61bb      	str	r3, [r7, #24]
 8001b9c:	4b62      	ldr	r3, [pc, #392]	; (8001d28 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001b9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba0:	4a61      	ldr	r2, [pc, #388]	; (8001d28 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001ba2:	f043 0308 	orr.w	r3, r3, #8
 8001ba6:	6313      	str	r3, [r2, #48]	; 0x30
 8001ba8:	4b5f      	ldr	r3, [pc, #380]	; (8001d28 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001baa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bac:	f003 0308 	and.w	r3, r3, #8
 8001bb0:	61bb      	str	r3, [r7, #24]
 8001bb2:	69bb      	ldr	r3, [r7, #24]
    /**DFSDM1 GPIO Configuration
    PA8     ------> DFSDM1_CKOUT
    PD6     ------> DFSDM1_DATIN1
    */
    GPIO_InitStruct.Pin = DFSDM1_CKOUT_Pin;
 8001bb4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001bb8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bba:	2302      	movs	r3, #2
 8001bbc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001bc6:	2306      	movs	r3, #6
 8001bc8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(DFSDM1_CKOUT_GPIO_Port, &GPIO_InitStruct);
 8001bca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bce:	4619      	mov	r1, r3
 8001bd0:	4856      	ldr	r0, [pc, #344]	; (8001d2c <HAL_DFSDM_ChannelMspInit+0x214>)
 8001bd2:	f002 fea5 	bl	8004920 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DFSDM1_DATIN1_Pin;
 8001bd6:	2340      	movs	r3, #64	; 0x40
 8001bd8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bda:	2302      	movs	r3, #2
 8001bdc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bde:	2300      	movs	r3, #0
 8001be0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001be2:	2300      	movs	r3, #0
 8001be4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001be6:	2306      	movs	r3, #6
 8001be8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(DFSDM1_DATIN1_GPIO_Port, &GPIO_InitStruct);
 8001bea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bee:	4619      	mov	r1, r3
 8001bf0:	484f      	ldr	r0, [pc, #316]	; (8001d30 <HAL_DFSDM_ChannelMspInit+0x218>)
 8001bf2:	f002 fe95 	bl	8004920 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8001bf6:	4b4b      	ldr	r3, [pc, #300]	; (8001d24 <HAL_DFSDM_ChannelMspInit+0x20c>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	3301      	adds	r3, #1
 8001bfc:	4a49      	ldr	r2, [pc, #292]	; (8001d24 <HAL_DFSDM_ChannelMspInit+0x20c>)
 8001bfe:	6013      	str	r3, [r2, #0]

  /* USER CODE END DFSDM2_MspInit 1 */
  DFSDM2_Init++;
  }

}
 8001c00:	e084      	b.n	8001d0c <HAL_DFSDM_ChannelMspInit+0x1f4>
  else if(!(IS_DFSDM1_CHANNEL_INSTANCE(hdfsdm_channel->Instance))&&(DFSDM2_Init == 0))
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	4a43      	ldr	r2, [pc, #268]	; (8001d14 <HAL_DFSDM_ChannelMspInit+0x1fc>)
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d07f      	beq.n	8001d0c <HAL_DFSDM_ChannelMspInit+0x1f4>
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a41      	ldr	r2, [pc, #260]	; (8001d18 <HAL_DFSDM_ChannelMspInit+0x200>)
 8001c12:	4293      	cmp	r3, r2
 8001c14:	d07a      	beq.n	8001d0c <HAL_DFSDM_ChannelMspInit+0x1f4>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4a40      	ldr	r2, [pc, #256]	; (8001d1c <HAL_DFSDM_ChannelMspInit+0x204>)
 8001c1c:	4293      	cmp	r3, r2
 8001c1e:	d075      	beq.n	8001d0c <HAL_DFSDM_ChannelMspInit+0x1f4>
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a3e      	ldr	r2, [pc, #248]	; (8001d20 <HAL_DFSDM_ChannelMspInit+0x208>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d070      	beq.n	8001d0c <HAL_DFSDM_ChannelMspInit+0x1f4>
 8001c2a:	4b42      	ldr	r3, [pc, #264]	; (8001d34 <HAL_DFSDM_ChannelMspInit+0x21c>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d16c      	bne.n	8001d0c <HAL_DFSDM_ChannelMspInit+0x1f4>
    __HAL_RCC_DFSDM2_CLK_ENABLE();
 8001c32:	2300      	movs	r3, #0
 8001c34:	617b      	str	r3, [r7, #20]
 8001c36:	4b3c      	ldr	r3, [pc, #240]	; (8001d28 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001c38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c3a:	4a3b      	ldr	r2, [pc, #236]	; (8001d28 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001c3c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001c40:	6453      	str	r3, [r2, #68]	; 0x44
 8001c42:	4b39      	ldr	r3, [pc, #228]	; (8001d28 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001c44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c4a:	617b      	str	r3, [r7, #20]
 8001c4c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c4e:	2300      	movs	r3, #0
 8001c50:	613b      	str	r3, [r7, #16]
 8001c52:	4b35      	ldr	r3, [pc, #212]	; (8001d28 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c56:	4a34      	ldr	r2, [pc, #208]	; (8001d28 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001c58:	f043 0301 	orr.w	r3, r3, #1
 8001c5c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c5e:	4b32      	ldr	r3, [pc, #200]	; (8001d28 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c62:	f003 0301 	and.w	r3, r3, #1
 8001c66:	613b      	str	r3, [r7, #16]
 8001c68:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	60fb      	str	r3, [r7, #12]
 8001c6e:	4b2e      	ldr	r3, [pc, #184]	; (8001d28 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c72:	4a2d      	ldr	r2, [pc, #180]	; (8001d28 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001c74:	f043 0308 	orr.w	r3, r3, #8
 8001c78:	6313      	str	r3, [r2, #48]	; 0x30
 8001c7a:	4b2b      	ldr	r3, [pc, #172]	; (8001d28 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c7e:	f003 0308 	and.w	r3, r3, #8
 8001c82:	60fb      	str	r3, [r7, #12]
 8001c84:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c86:	2300      	movs	r3, #0
 8001c88:	60bb      	str	r3, [r7, #8]
 8001c8a:	4b27      	ldr	r3, [pc, #156]	; (8001d28 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c8e:	4a26      	ldr	r2, [pc, #152]	; (8001d28 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001c90:	f043 0302 	orr.w	r3, r3, #2
 8001c94:	6313      	str	r3, [r2, #48]	; 0x30
 8001c96:	4b24      	ldr	r3, [pc, #144]	; (8001d28 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9a:	f003 0302 	and.w	r3, r3, #2
 8001c9e:	60bb      	str	r3, [r7, #8]
 8001ca0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = DFSDM2_DATIN1_Pin;
 8001ca2:	2380      	movs	r3, #128	; 0x80
 8001ca4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ca6:	2302      	movs	r3, #2
 8001ca8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001caa:	2300      	movs	r3, #0
 8001cac:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_DFSDM2;
 8001cb2:	2307      	movs	r3, #7
 8001cb4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(DFSDM2_DATIN1_GPIO_Port, &GPIO_InitStruct);
 8001cb6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cba:	4619      	mov	r1, r3
 8001cbc:	481b      	ldr	r0, [pc, #108]	; (8001d2c <HAL_DFSDM_ChannelMspInit+0x214>)
 8001cbe:	f002 fe2f 	bl	8004920 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DFSDM2_CKOUT_Pin;
 8001cc2:	2304      	movs	r3, #4
 8001cc4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cc6:	2302      	movs	r3, #2
 8001cc8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_DFSDM2;
 8001cd2:	2303      	movs	r3, #3
 8001cd4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(DFSDM2_CKOUT_GPIO_Port, &GPIO_InitStruct);
 8001cd6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cda:	4619      	mov	r1, r3
 8001cdc:	4814      	ldr	r0, [pc, #80]	; (8001d30 <HAL_DFSDM_ChannelMspInit+0x218>)
 8001cde:	f002 fe1f 	bl	8004920 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DFSDM2_DATIN7_Pin;
 8001ce2:	2380      	movs	r3, #128	; 0x80
 8001ce4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ce6:	2302      	movs	r3, #2
 8001ce8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cea:	2300      	movs	r3, #0
 8001cec:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM2;
 8001cf2:	2306      	movs	r3, #6
 8001cf4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(DFSDM2_DATIN7_GPIO_Port, &GPIO_InitStruct);
 8001cf6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cfa:	4619      	mov	r1, r3
 8001cfc:	480e      	ldr	r0, [pc, #56]	; (8001d38 <HAL_DFSDM_ChannelMspInit+0x220>)
 8001cfe:	f002 fe0f 	bl	8004920 <HAL_GPIO_Init>
  DFSDM2_Init++;
 8001d02:	4b0c      	ldr	r3, [pc, #48]	; (8001d34 <HAL_DFSDM_ChannelMspInit+0x21c>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	3301      	adds	r3, #1
 8001d08:	4a0a      	ldr	r2, [pc, #40]	; (8001d34 <HAL_DFSDM_ChannelMspInit+0x21c>)
 8001d0a:	6013      	str	r3, [r2, #0]
}
 8001d0c:	bf00      	nop
 8001d0e:	3738      	adds	r7, #56	; 0x38
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	40016000 	.word	0x40016000
 8001d18:	40016020 	.word	0x40016020
 8001d1c:	40016040 	.word	0x40016040
 8001d20:	40016060 	.word	0x40016060
 8001d24:	2000016c 	.word	0x2000016c
 8001d28:	40023800 	.word	0x40023800
 8001d2c:	40020000 	.word	0x40020000
 8001d30:	40020c00 	.word	0x40020c00
 8001d34:	20000170 	.word	0x20000170
 8001d38:	40020400 	.word	0x40020400

08001d3c <HAL_FMPI2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hfmpi2c: FMPI2C handle pointer
* @retval None
*/
void HAL_FMPI2C_MspInit(FMPI2C_HandleTypeDef* hfmpi2c)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b08a      	sub	sp, #40	; 0x28
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d44:	f107 0314 	add.w	r3, r7, #20
 8001d48:	2200      	movs	r2, #0
 8001d4a:	601a      	str	r2, [r3, #0]
 8001d4c:	605a      	str	r2, [r3, #4]
 8001d4e:	609a      	str	r2, [r3, #8]
 8001d50:	60da      	str	r2, [r3, #12]
 8001d52:	611a      	str	r2, [r3, #16]
  if(hfmpi2c->Instance==FMPI2C1)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a19      	ldr	r2, [pc, #100]	; (8001dc0 <HAL_FMPI2C_MspInit+0x84>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d12b      	bne.n	8001db6 <HAL_FMPI2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN FMPI2C1_MspInit 0 */

  /* USER CODE END FMPI2C1_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d5e:	2300      	movs	r3, #0
 8001d60:	613b      	str	r3, [r7, #16]
 8001d62:	4b18      	ldr	r3, [pc, #96]	; (8001dc4 <HAL_FMPI2C_MspInit+0x88>)
 8001d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d66:	4a17      	ldr	r2, [pc, #92]	; (8001dc4 <HAL_FMPI2C_MspInit+0x88>)
 8001d68:	f043 0304 	orr.w	r3, r3, #4
 8001d6c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d6e:	4b15      	ldr	r3, [pc, #84]	; (8001dc4 <HAL_FMPI2C_MspInit+0x88>)
 8001d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d72:	f003 0304 	and.w	r3, r3, #4
 8001d76:	613b      	str	r3, [r7, #16]
 8001d78:	693b      	ldr	r3, [r7, #16]
    /**FMPI2C1 GPIO Configuration
    PC6     ------> FMPI2C1_SCL
    PC7     ------> FMPI2C1_SDA
    */
    GPIO_InitStruct.Pin = I2CFMP1_SCL_Pin|I2CFMP_SDA_Pin;
 8001d7a:	23c0      	movs	r3, #192	; 0xc0
 8001d7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d7e:	2312      	movs	r3, #18
 8001d80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d82:	2301      	movs	r3, #1
 8001d84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d86:	2303      	movs	r3, #3
 8001d88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_FMPI2C1;
 8001d8a:	2304      	movs	r3, #4
 8001d8c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d8e:	f107 0314 	add.w	r3, r7, #20
 8001d92:	4619      	mov	r1, r3
 8001d94:	480c      	ldr	r0, [pc, #48]	; (8001dc8 <HAL_FMPI2C_MspInit+0x8c>)
 8001d96:	f002 fdc3 	bl	8004920 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_FMPI2C1_CLK_ENABLE();
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	60fb      	str	r3, [r7, #12]
 8001d9e:	4b09      	ldr	r3, [pc, #36]	; (8001dc4 <HAL_FMPI2C_MspInit+0x88>)
 8001da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da2:	4a08      	ldr	r2, [pc, #32]	; (8001dc4 <HAL_FMPI2C_MspInit+0x88>)
 8001da4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001da8:	6413      	str	r3, [r2, #64]	; 0x40
 8001daa:	4b06      	ldr	r3, [pc, #24]	; (8001dc4 <HAL_FMPI2C_MspInit+0x88>)
 8001dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001db2:	60fb      	str	r3, [r7, #12]
 8001db4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN FMPI2C1_MspInit 1 */

  /* USER CODE END FMPI2C1_MspInit 1 */
  }

}
 8001db6:	bf00      	nop
 8001db8:	3728      	adds	r7, #40	; 0x28
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	40006000 	.word	0x40006000
 8001dc4:	40023800 	.word	0x40023800
 8001dc8:	40020800 	.word	0x40020800

08001dcc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b08a      	sub	sp, #40	; 0x28
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd4:	f107 0314 	add.w	r3, r7, #20
 8001dd8:	2200      	movs	r2, #0
 8001dda:	601a      	str	r2, [r3, #0]
 8001ddc:	605a      	str	r2, [r3, #4]
 8001dde:	609a      	str	r2, [r3, #8]
 8001de0:	60da      	str	r2, [r3, #12]
 8001de2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a19      	ldr	r2, [pc, #100]	; (8001e50 <HAL_I2C_MspInit+0x84>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d12c      	bne.n	8001e48 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dee:	2300      	movs	r3, #0
 8001df0:	613b      	str	r3, [r7, #16]
 8001df2:	4b18      	ldr	r3, [pc, #96]	; (8001e54 <HAL_I2C_MspInit+0x88>)
 8001df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df6:	4a17      	ldr	r2, [pc, #92]	; (8001e54 <HAL_I2C_MspInit+0x88>)
 8001df8:	f043 0302 	orr.w	r3, r3, #2
 8001dfc:	6313      	str	r3, [r2, #48]	; 0x30
 8001dfe:	4b15      	ldr	r3, [pc, #84]	; (8001e54 <HAL_I2C_MspInit+0x88>)
 8001e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e02:	f003 0302 	and.w	r3, r3, #2
 8001e06:	613b      	str	r3, [r7, #16]
 8001e08:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001e0a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001e0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e10:	2312      	movs	r3, #18
 8001e12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e14:	2301      	movs	r3, #1
 8001e16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e18:	2303      	movs	r3, #3
 8001e1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001e1c:	2304      	movs	r3, #4
 8001e1e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e20:	f107 0314 	add.w	r3, r7, #20
 8001e24:	4619      	mov	r1, r3
 8001e26:	480c      	ldr	r0, [pc, #48]	; (8001e58 <HAL_I2C_MspInit+0x8c>)
 8001e28:	f002 fd7a 	bl	8004920 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	60fb      	str	r3, [r7, #12]
 8001e30:	4b08      	ldr	r3, [pc, #32]	; (8001e54 <HAL_I2C_MspInit+0x88>)
 8001e32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e34:	4a07      	ldr	r2, [pc, #28]	; (8001e54 <HAL_I2C_MspInit+0x88>)
 8001e36:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001e3a:	6413      	str	r3, [r2, #64]	; 0x40
 8001e3c:	4b05      	ldr	r3, [pc, #20]	; (8001e54 <HAL_I2C_MspInit+0x88>)
 8001e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e40:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e44:	60fb      	str	r3, [r7, #12]
 8001e46:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001e48:	bf00      	nop
 8001e4a:	3728      	adds	r7, #40	; 0x28
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	40005800 	.word	0x40005800
 8001e54:	40023800 	.word	0x40023800
 8001e58:	40020400 	.word	0x40020400

08001e5c <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b08c      	sub	sp, #48	; 0x30
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e64:	f107 031c 	add.w	r3, r7, #28
 8001e68:	2200      	movs	r2, #0
 8001e6a:	601a      	str	r2, [r3, #0]
 8001e6c:	605a      	str	r2, [r3, #4]
 8001e6e:	609a      	str	r2, [r3, #8]
 8001e70:	60da      	str	r2, [r3, #12]
 8001e72:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a4f      	ldr	r2, [pc, #316]	; (8001fb8 <HAL_I2S_MspInit+0x15c>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	f040 8097 	bne.w	8001fae <HAL_I2S_MspInit+0x152>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001e80:	2300      	movs	r3, #0
 8001e82:	61bb      	str	r3, [r7, #24]
 8001e84:	4b4d      	ldr	r3, [pc, #308]	; (8001fbc <HAL_I2S_MspInit+0x160>)
 8001e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e88:	4a4c      	ldr	r2, [pc, #304]	; (8001fbc <HAL_I2S_MspInit+0x160>)
 8001e8a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e8e:	6413      	str	r3, [r2, #64]	; 0x40
 8001e90:	4b4a      	ldr	r3, [pc, #296]	; (8001fbc <HAL_I2S_MspInit+0x160>)
 8001e92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e94:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e98:	61bb      	str	r3, [r7, #24]
 8001e9a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	617b      	str	r3, [r7, #20]
 8001ea0:	4b46      	ldr	r3, [pc, #280]	; (8001fbc <HAL_I2S_MspInit+0x160>)
 8001ea2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea4:	4a45      	ldr	r2, [pc, #276]	; (8001fbc <HAL_I2S_MspInit+0x160>)
 8001ea6:	f043 0304 	orr.w	r3, r3, #4
 8001eaa:	6313      	str	r3, [r2, #48]	; 0x30
 8001eac:	4b43      	ldr	r3, [pc, #268]	; (8001fbc <HAL_I2S_MspInit+0x160>)
 8001eae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eb0:	f003 0304 	and.w	r3, r3, #4
 8001eb4:	617b      	str	r3, [r7, #20]
 8001eb6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eb8:	2300      	movs	r3, #0
 8001eba:	613b      	str	r3, [r7, #16]
 8001ebc:	4b3f      	ldr	r3, [pc, #252]	; (8001fbc <HAL_I2S_MspInit+0x160>)
 8001ebe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec0:	4a3e      	ldr	r2, [pc, #248]	; (8001fbc <HAL_I2S_MspInit+0x160>)
 8001ec2:	f043 0301 	orr.w	r3, r3, #1
 8001ec6:	6313      	str	r3, [r2, #48]	; 0x30
 8001ec8:	4b3c      	ldr	r3, [pc, #240]	; (8001fbc <HAL_I2S_MspInit+0x160>)
 8001eca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ecc:	f003 0301 	and.w	r3, r3, #1
 8001ed0:	613b      	str	r3, [r7, #16]
 8001ed2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	60fb      	str	r3, [r7, #12]
 8001ed8:	4b38      	ldr	r3, [pc, #224]	; (8001fbc <HAL_I2S_MspInit+0x160>)
 8001eda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001edc:	4a37      	ldr	r2, [pc, #220]	; (8001fbc <HAL_I2S_MspInit+0x160>)
 8001ede:	f043 0308 	orr.w	r3, r3, #8
 8001ee2:	6313      	str	r3, [r2, #48]	; 0x30
 8001ee4:	4b35      	ldr	r3, [pc, #212]	; (8001fbc <HAL_I2S_MspInit+0x160>)
 8001ee6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee8:	f003 0308 	and.w	r3, r3, #8
 8001eec:	60fb      	str	r3, [r7, #12]
 8001eee:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	60bb      	str	r3, [r7, #8]
 8001ef4:	4b31      	ldr	r3, [pc, #196]	; (8001fbc <HAL_I2S_MspInit+0x160>)
 8001ef6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef8:	4a30      	ldr	r2, [pc, #192]	; (8001fbc <HAL_I2S_MspInit+0x160>)
 8001efa:	f043 0302 	orr.w	r3, r3, #2
 8001efe:	6313      	str	r3, [r2, #48]	; 0x30
 8001f00:	4b2e      	ldr	r3, [pc, #184]	; (8001fbc <HAL_I2S_MspInit+0x160>)
 8001f02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f04:	f003 0302 	and.w	r3, r3, #2
 8001f08:	60bb      	str	r3, [r7, #8]
 8001f0a:	68bb      	ldr	r3, [r7, #8]
    PC3     ------> I2S2_SD
    PA3     ------> I2S2_MCK
    PD3     ------> I2S2_CK
    PB9     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = CODEC_ext_SD_Pin;
 8001f0c:	2304      	movs	r3, #4
 8001f0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f10:	2302      	movs	r3, #2
 8001f12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f14:	2300      	movs	r3, #0
 8001f16:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI2;
 8001f1c:	2306      	movs	r3, #6
 8001f1e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(CODEC_ext_SD_GPIO_Port, &GPIO_InitStruct);
 8001f20:	f107 031c 	add.w	r3, r7, #28
 8001f24:	4619      	mov	r1, r3
 8001f26:	4826      	ldr	r0, [pc, #152]	; (8001fc0 <HAL_I2S_MspInit+0x164>)
 8001f28:	f002 fcfa 	bl	8004920 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CODEC_SD_Pin;
 8001f2c:	2308      	movs	r3, #8
 8001f2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f30:	2302      	movs	r3, #2
 8001f32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f34:	2300      	movs	r3, #0
 8001f36:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001f3c:	2305      	movs	r3, #5
 8001f3e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(CODEC_SD_GPIO_Port, &GPIO_InitStruct);
 8001f40:	f107 031c 	add.w	r3, r7, #28
 8001f44:	4619      	mov	r1, r3
 8001f46:	481e      	ldr	r0, [pc, #120]	; (8001fc0 <HAL_I2S_MspInit+0x164>)
 8001f48:	f002 fcea 	bl	8004920 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CODEC_MCK_Pin;
 8001f4c:	2308      	movs	r3, #8
 8001f4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f50:	2302      	movs	r3, #2
 8001f52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f54:	2300      	movs	r3, #0
 8001f56:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001f5c:	2305      	movs	r3, #5
 8001f5e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(CODEC_MCK_GPIO_Port, &GPIO_InitStruct);
 8001f60:	f107 031c 	add.w	r3, r7, #28
 8001f64:	4619      	mov	r1, r3
 8001f66:	4817      	ldr	r0, [pc, #92]	; (8001fc4 <HAL_I2S_MspInit+0x168>)
 8001f68:	f002 fcda 	bl	8004920 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CODEC_CK_Pin;
 8001f6c:	2308      	movs	r3, #8
 8001f6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f70:	2302      	movs	r3, #2
 8001f72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f74:	2300      	movs	r3, #0
 8001f76:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001f7c:	2305      	movs	r3, #5
 8001f7e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(CODEC_CK_GPIO_Port, &GPIO_InitStruct);
 8001f80:	f107 031c 	add.w	r3, r7, #28
 8001f84:	4619      	mov	r1, r3
 8001f86:	4810      	ldr	r0, [pc, #64]	; (8001fc8 <HAL_I2S_MspInit+0x16c>)
 8001f88:	f002 fcca 	bl	8004920 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CODEC_WS_Pin;
 8001f8c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001f90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f92:	2302      	movs	r3, #2
 8001f94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f96:	2300      	movs	r3, #0
 8001f98:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001f9e:	2305      	movs	r3, #5
 8001fa0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(CODEC_WS_GPIO_Port, &GPIO_InitStruct);
 8001fa2:	f107 031c 	add.w	r3, r7, #28
 8001fa6:	4619      	mov	r1, r3
 8001fa8:	4808      	ldr	r0, [pc, #32]	; (8001fcc <HAL_I2S_MspInit+0x170>)
 8001faa:	f002 fcb9 	bl	8004920 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001fae:	bf00      	nop
 8001fb0:	3730      	adds	r7, #48	; 0x30
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	40003800 	.word	0x40003800
 8001fbc:	40023800 	.word	0x40023800
 8001fc0:	40020800 	.word	0x40020800
 8001fc4:	40020000 	.word	0x40020000
 8001fc8:	40020c00 	.word	0x40020c00
 8001fcc:	40020400 	.word	0x40020400

08001fd0 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b08e      	sub	sp, #56	; 0x38
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fd8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fdc:	2200      	movs	r2, #0
 8001fde:	601a      	str	r2, [r3, #0]
 8001fe0:	605a      	str	r2, [r3, #4]
 8001fe2:	609a      	str	r2, [r3, #8]
 8001fe4:	60da      	str	r2, [r3, #12]
 8001fe6:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a56      	ldr	r2, [pc, #344]	; (8002148 <HAL_QSPI_MspInit+0x178>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	f040 80a6 	bne.w	8002140 <HAL_QSPI_MspInit+0x170>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	623b      	str	r3, [r7, #32]
 8001ff8:	4b54      	ldr	r3, [pc, #336]	; (800214c <HAL_QSPI_MspInit+0x17c>)
 8001ffa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ffc:	4a53      	ldr	r2, [pc, #332]	; (800214c <HAL_QSPI_MspInit+0x17c>)
 8001ffe:	f043 0302 	orr.w	r3, r3, #2
 8002002:	6393      	str	r3, [r2, #56]	; 0x38
 8002004:	4b51      	ldr	r3, [pc, #324]	; (800214c <HAL_QSPI_MspInit+0x17c>)
 8002006:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002008:	f003 0302 	and.w	r3, r3, #2
 800200c:	623b      	str	r3, [r7, #32]
 800200e:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002010:	2300      	movs	r3, #0
 8002012:	61fb      	str	r3, [r7, #28]
 8002014:	4b4d      	ldr	r3, [pc, #308]	; (800214c <HAL_QSPI_MspInit+0x17c>)
 8002016:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002018:	4a4c      	ldr	r2, [pc, #304]	; (800214c <HAL_QSPI_MspInit+0x17c>)
 800201a:	f043 0310 	orr.w	r3, r3, #16
 800201e:	6313      	str	r3, [r2, #48]	; 0x30
 8002020:	4b4a      	ldr	r3, [pc, #296]	; (800214c <HAL_QSPI_MspInit+0x17c>)
 8002022:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002024:	f003 0310 	and.w	r3, r3, #16
 8002028:	61fb      	str	r3, [r7, #28]
 800202a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800202c:	2300      	movs	r3, #0
 800202e:	61bb      	str	r3, [r7, #24]
 8002030:	4b46      	ldr	r3, [pc, #280]	; (800214c <HAL_QSPI_MspInit+0x17c>)
 8002032:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002034:	4a45      	ldr	r2, [pc, #276]	; (800214c <HAL_QSPI_MspInit+0x17c>)
 8002036:	f043 0320 	orr.w	r3, r3, #32
 800203a:	6313      	str	r3, [r2, #48]	; 0x30
 800203c:	4b43      	ldr	r3, [pc, #268]	; (800214c <HAL_QSPI_MspInit+0x17c>)
 800203e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002040:	f003 0320 	and.w	r3, r3, #32
 8002044:	61bb      	str	r3, [r7, #24]
 8002046:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002048:	2300      	movs	r3, #0
 800204a:	617b      	str	r3, [r7, #20]
 800204c:	4b3f      	ldr	r3, [pc, #252]	; (800214c <HAL_QSPI_MspInit+0x17c>)
 800204e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002050:	4a3e      	ldr	r2, [pc, #248]	; (800214c <HAL_QSPI_MspInit+0x17c>)
 8002052:	f043 0302 	orr.w	r3, r3, #2
 8002056:	6313      	str	r3, [r2, #48]	; 0x30
 8002058:	4b3c      	ldr	r3, [pc, #240]	; (800214c <HAL_QSPI_MspInit+0x17c>)
 800205a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800205c:	f003 0302 	and.w	r3, r3, #2
 8002060:	617b      	str	r3, [r7, #20]
 8002062:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002064:	2300      	movs	r3, #0
 8002066:	613b      	str	r3, [r7, #16]
 8002068:	4b38      	ldr	r3, [pc, #224]	; (800214c <HAL_QSPI_MspInit+0x17c>)
 800206a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800206c:	4a37      	ldr	r2, [pc, #220]	; (800214c <HAL_QSPI_MspInit+0x17c>)
 800206e:	f043 0308 	orr.w	r3, r3, #8
 8002072:	6313      	str	r3, [r2, #48]	; 0x30
 8002074:	4b35      	ldr	r3, [pc, #212]	; (800214c <HAL_QSPI_MspInit+0x17c>)
 8002076:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002078:	f003 0308 	and.w	r3, r3, #8
 800207c:	613b      	str	r3, [r7, #16]
 800207e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002080:	2300      	movs	r3, #0
 8002082:	60fb      	str	r3, [r7, #12]
 8002084:	4b31      	ldr	r3, [pc, #196]	; (800214c <HAL_QSPI_MspInit+0x17c>)
 8002086:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002088:	4a30      	ldr	r2, [pc, #192]	; (800214c <HAL_QSPI_MspInit+0x17c>)
 800208a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800208e:	6313      	str	r3, [r2, #48]	; 0x30
 8002090:	4b2e      	ldr	r3, [pc, #184]	; (800214c <HAL_QSPI_MspInit+0x17c>)
 8002092:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002094:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002098:	60fb      	str	r3, [r7, #12]
 800209a:	68fb      	ldr	r3, [r7, #12]
    PF9     ------> QUADSPI_BK1_IO1
    PB2     ------> QUADSPI_CLK
    PD13     ------> QUADSPI_BK1_IO3
    PG6     ------> QUADSPI_BK1_NCS
    */
    GPIO_InitStruct.Pin = QSPI_BK1_IO2_Pin;
 800209c:	2304      	movs	r3, #4
 800209e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a0:	2302      	movs	r3, #2
 80020a2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a4:	2300      	movs	r3, #0
 80020a6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020a8:	2303      	movs	r3, #3
 80020aa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 80020ac:	2309      	movs	r3, #9
 80020ae:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(QSPI_BK1_IO2_GPIO_Port, &GPIO_InitStruct);
 80020b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020b4:	4619      	mov	r1, r3
 80020b6:	4826      	ldr	r0, [pc, #152]	; (8002150 <HAL_QSPI_MspInit+0x180>)
 80020b8:	f002 fc32 	bl	8004920 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_BK1_IO0_Pin|QSPI_BK1_IO1_Pin;
 80020bc:	f44f 7340 	mov.w	r3, #768	; 0x300
 80020c0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020c2:	2302      	movs	r3, #2
 80020c4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c6:	2300      	movs	r3, #0
 80020c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020ca:	2303      	movs	r3, #3
 80020cc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80020ce:	230a      	movs	r3, #10
 80020d0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80020d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020d6:	4619      	mov	r1, r3
 80020d8:	481e      	ldr	r0, [pc, #120]	; (8002154 <HAL_QSPI_MspInit+0x184>)
 80020da:	f002 fc21 	bl	8004920 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_CLK_Pin;
 80020de:	2304      	movs	r3, #4
 80020e0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020e2:	2302      	movs	r3, #2
 80020e4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e6:	2300      	movs	r3, #0
 80020e8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020ea:	2303      	movs	r3, #3
 80020ec:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 80020ee:	2309      	movs	r3, #9
 80020f0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(QSPI_CLK_GPIO_Port, &GPIO_InitStruct);
 80020f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020f6:	4619      	mov	r1, r3
 80020f8:	4817      	ldr	r0, [pc, #92]	; (8002158 <HAL_QSPI_MspInit+0x188>)
 80020fa:	f002 fc11 	bl	8004920 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_BK1_IO3_Pin;
 80020fe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002102:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002104:	2302      	movs	r3, #2
 8002106:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002108:	2300      	movs	r3, #0
 800210a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800210c:	2303      	movs	r3, #3
 800210e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 8002110:	2309      	movs	r3, #9
 8002112:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(QSPI_BK1_IO3_GPIO_Port, &GPIO_InitStruct);
 8002114:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002118:	4619      	mov	r1, r3
 800211a:	4810      	ldr	r0, [pc, #64]	; (800215c <HAL_QSPI_MspInit+0x18c>)
 800211c:	f002 fc00 	bl	8004920 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_BK1_NCS_Pin;
 8002120:	2340      	movs	r3, #64	; 0x40
 8002122:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002124:	2302      	movs	r3, #2
 8002126:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002128:	2300      	movs	r3, #0
 800212a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800212c:	2303      	movs	r3, #3
 800212e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002130:	230a      	movs	r3, #10
 8002132:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(QSPI_BK1_NCS_GPIO_Port, &GPIO_InitStruct);
 8002134:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002138:	4619      	mov	r1, r3
 800213a:	4809      	ldr	r0, [pc, #36]	; (8002160 <HAL_QSPI_MspInit+0x190>)
 800213c:	f002 fbf0 	bl	8004920 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8002140:	bf00      	nop
 8002142:	3738      	adds	r7, #56	; 0x38
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}
 8002148:	a0001000 	.word	0xa0001000
 800214c:	40023800 	.word	0x40023800
 8002150:	40021000 	.word	0x40021000
 8002154:	40021400 	.word	0x40021400
 8002158:	40020400 	.word	0x40020400
 800215c:	40020c00 	.word	0x40020c00
 8002160:	40021800 	.word	0x40021800

08002164 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b08a      	sub	sp, #40	; 0x28
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800216c:	f107 0314 	add.w	r3, r7, #20
 8002170:	2200      	movs	r2, #0
 8002172:	601a      	str	r2, [r3, #0]
 8002174:	605a      	str	r2, [r3, #4]
 8002176:	609a      	str	r2, [r3, #8]
 8002178:	60da      	str	r2, [r3, #12]
 800217a:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a28      	ldr	r2, [pc, #160]	; (8002224 <HAL_SD_MspInit+0xc0>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d14a      	bne.n	800221c <HAL_SD_MspInit+0xb8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8002186:	2300      	movs	r3, #0
 8002188:	613b      	str	r3, [r7, #16]
 800218a:	4b27      	ldr	r3, [pc, #156]	; (8002228 <HAL_SD_MspInit+0xc4>)
 800218c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800218e:	4a26      	ldr	r2, [pc, #152]	; (8002228 <HAL_SD_MspInit+0xc4>)
 8002190:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002194:	6453      	str	r3, [r2, #68]	; 0x44
 8002196:	4b24      	ldr	r3, [pc, #144]	; (8002228 <HAL_SD_MspInit+0xc4>)
 8002198:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800219a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800219e:	613b      	str	r3, [r7, #16]
 80021a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021a2:	2300      	movs	r3, #0
 80021a4:	60fb      	str	r3, [r7, #12]
 80021a6:	4b20      	ldr	r3, [pc, #128]	; (8002228 <HAL_SD_MspInit+0xc4>)
 80021a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021aa:	4a1f      	ldr	r2, [pc, #124]	; (8002228 <HAL_SD_MspInit+0xc4>)
 80021ac:	f043 0301 	orr.w	r3, r3, #1
 80021b0:	6313      	str	r3, [r2, #48]	; 0x30
 80021b2:	4b1d      	ldr	r3, [pc, #116]	; (8002228 <HAL_SD_MspInit+0xc4>)
 80021b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b6:	f003 0301 	and.w	r3, r3, #1
 80021ba:	60fb      	str	r3, [r7, #12]
 80021bc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021be:	2300      	movs	r3, #0
 80021c0:	60bb      	str	r3, [r7, #8]
 80021c2:	4b19      	ldr	r3, [pc, #100]	; (8002228 <HAL_SD_MspInit+0xc4>)
 80021c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021c6:	4a18      	ldr	r2, [pc, #96]	; (8002228 <HAL_SD_MspInit+0xc4>)
 80021c8:	f043 0304 	orr.w	r3, r3, #4
 80021cc:	6313      	str	r3, [r2, #48]	; 0x30
 80021ce:	4b16      	ldr	r3, [pc, #88]	; (8002228 <HAL_SD_MspInit+0xc4>)
 80021d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021d2:	f003 0304 	and.w	r3, r3, #4
 80021d6:	60bb      	str	r3, [r7, #8]
 80021d8:	68bb      	ldr	r3, [r7, #8]
    PC9     ------> SDIO_D1
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    */
    GPIO_InitStruct.Pin = SD_CMD_Pin;
 80021da:	2340      	movs	r3, #64	; 0x40
 80021dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021de:	2302      	movs	r3, #2
 80021e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e2:	2300      	movs	r3, #0
 80021e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021e6:	2303      	movs	r3, #3
 80021e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80021ea:	230c      	movs	r3, #12
 80021ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SD_CMD_GPIO_Port, &GPIO_InitStruct);
 80021ee:	f107 0314 	add.w	r3, r7, #20
 80021f2:	4619      	mov	r1, r3
 80021f4:	480d      	ldr	r0, [pc, #52]	; (800222c <HAL_SD_MspInit+0xc8>)
 80021f6:	f002 fb93 	bl	8004920 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SD_D0_Pin|SD_D1_Pin|SD_D2_Pin|SD_D3_Pin
 80021fa:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 80021fe:	617b      	str	r3, [r7, #20]
                          |SD_CLK_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002200:	2302      	movs	r3, #2
 8002202:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002204:	2300      	movs	r3, #0
 8002206:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002208:	2303      	movs	r3, #3
 800220a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800220c:	230c      	movs	r3, #12
 800220e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002210:	f107 0314 	add.w	r3, r7, #20
 8002214:	4619      	mov	r1, r3
 8002216:	4806      	ldr	r0, [pc, #24]	; (8002230 <HAL_SD_MspInit+0xcc>)
 8002218:	f002 fb82 	bl	8004920 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 800221c:	bf00      	nop
 800221e:	3728      	adds	r7, #40	; 0x28
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}
 8002224:	40012c00 	.word	0x40012c00
 8002228:	40023800 	.word	0x40023800
 800222c:	40020000 	.word	0x40020000
 8002230:	40020800 	.word	0x40020800

08002234 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b08c      	sub	sp, #48	; 0x30
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800223c:	f107 031c 	add.w	r3, r7, #28
 8002240:	2200      	movs	r2, #0
 8002242:	601a      	str	r2, [r3, #0]
 8002244:	605a      	str	r2, [r3, #4]
 8002246:	609a      	str	r2, [r3, #8]
 8002248:	60da      	str	r2, [r3, #12]
 800224a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART10)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4a33      	ldr	r2, [pc, #204]	; (8002320 <HAL_UART_MspInit+0xec>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d12d      	bne.n	80022b2 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN UART10_MspInit 0 */

  /* USER CODE END UART10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART10_CLK_ENABLE();
 8002256:	2300      	movs	r3, #0
 8002258:	61bb      	str	r3, [r7, #24]
 800225a:	4b32      	ldr	r3, [pc, #200]	; (8002324 <HAL_UART_MspInit+0xf0>)
 800225c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800225e:	4a31      	ldr	r2, [pc, #196]	; (8002324 <HAL_UART_MspInit+0xf0>)
 8002260:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002264:	6453      	str	r3, [r2, #68]	; 0x44
 8002266:	4b2f      	ldr	r3, [pc, #188]	; (8002324 <HAL_UART_MspInit+0xf0>)
 8002268:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800226a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800226e:	61bb      	str	r3, [r7, #24]
 8002270:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002272:	2300      	movs	r3, #0
 8002274:	617b      	str	r3, [r7, #20]
 8002276:	4b2b      	ldr	r3, [pc, #172]	; (8002324 <HAL_UART_MspInit+0xf0>)
 8002278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800227a:	4a2a      	ldr	r2, [pc, #168]	; (8002324 <HAL_UART_MspInit+0xf0>)
 800227c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002280:	6313      	str	r3, [r2, #48]	; 0x30
 8002282:	4b28      	ldr	r3, [pc, #160]	; (8002324 <HAL_UART_MspInit+0xf0>)
 8002284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002286:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800228a:	617b      	str	r3, [r7, #20]
 800228c:	697b      	ldr	r3, [r7, #20]
    /**UART10 GPIO Configuration
    PG11     ------> UART10_RX
    PG12     ------> UART10_TX
    */
    GPIO_InitStruct.Pin = WIFI_SPI_CSN_Pin|WIFI_DRDY_Pin;
 800228e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002292:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002294:	2302      	movs	r3, #2
 8002296:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002298:	2301      	movs	r3, #1
 800229a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800229c:	2303      	movs	r3, #3
 800229e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_UART10;
 80022a0:	230b      	movs	r3, #11
 80022a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80022a4:	f107 031c 	add.w	r3, r7, #28
 80022a8:	4619      	mov	r1, r3
 80022aa:	481f      	ldr	r0, [pc, #124]	; (8002328 <HAL_UART_MspInit+0xf4>)
 80022ac:	f002 fb38 	bl	8004920 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80022b0:	e031      	b.n	8002316 <HAL_UART_MspInit+0xe2>
  else if(huart->Instance==USART6)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a1d      	ldr	r2, [pc, #116]	; (800232c <HAL_UART_MspInit+0xf8>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d12c      	bne.n	8002316 <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART6_CLK_ENABLE();
 80022bc:	2300      	movs	r3, #0
 80022be:	613b      	str	r3, [r7, #16]
 80022c0:	4b18      	ldr	r3, [pc, #96]	; (8002324 <HAL_UART_MspInit+0xf0>)
 80022c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022c4:	4a17      	ldr	r2, [pc, #92]	; (8002324 <HAL_UART_MspInit+0xf0>)
 80022c6:	f043 0320 	orr.w	r3, r3, #32
 80022ca:	6453      	str	r3, [r2, #68]	; 0x44
 80022cc:	4b15      	ldr	r3, [pc, #84]	; (8002324 <HAL_UART_MspInit+0xf0>)
 80022ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022d0:	f003 0320 	and.w	r3, r3, #32
 80022d4:	613b      	str	r3, [r7, #16]
 80022d6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80022d8:	2300      	movs	r3, #0
 80022da:	60fb      	str	r3, [r7, #12]
 80022dc:	4b11      	ldr	r3, [pc, #68]	; (8002324 <HAL_UART_MspInit+0xf0>)
 80022de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022e0:	4a10      	ldr	r2, [pc, #64]	; (8002324 <HAL_UART_MspInit+0xf0>)
 80022e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80022e6:	6313      	str	r3, [r2, #48]	; 0x30
 80022e8:	4b0e      	ldr	r3, [pc, #56]	; (8002324 <HAL_UART_MspInit+0xf0>)
 80022ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022f0:	60fb      	str	r3, [r7, #12]
 80022f2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = VCP_RX_Pin|VCP_TX_Pin;
 80022f4:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 80022f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022fa:	2302      	movs	r3, #2
 80022fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022fe:	2300      	movs	r3, #0
 8002300:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002302:	2303      	movs	r3, #3
 8002304:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002306:	2308      	movs	r3, #8
 8002308:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800230a:	f107 031c 	add.w	r3, r7, #28
 800230e:	4619      	mov	r1, r3
 8002310:	4805      	ldr	r0, [pc, #20]	; (8002328 <HAL_UART_MspInit+0xf4>)
 8002312:	f002 fb05 	bl	8004920 <HAL_GPIO_Init>
}
 8002316:	bf00      	nop
 8002318:	3730      	adds	r7, #48	; 0x30
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	40011c00 	.word	0x40011c00
 8002324:	40023800 	.word	0x40023800
 8002328:	40021800 	.word	0x40021800
 800232c:	40011400 	.word	0x40011400

08002330 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8002330:	b580      	push	{r7, lr}
 8002332:	b086      	sub	sp, #24
 8002334:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8002336:	1d3b      	adds	r3, r7, #4
 8002338:	2200      	movs	r2, #0
 800233a:	601a      	str	r2, [r3, #0]
 800233c:	605a      	str	r2, [r3, #4]
 800233e:	609a      	str	r2, [r3, #8]
 8002340:	60da      	str	r2, [r3, #12]
 8002342:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8002344:	4b2c      	ldr	r3, [pc, #176]	; (80023f8 <HAL_FSMC_MspInit+0xc8>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d151      	bne.n	80023f0 <HAL_FSMC_MspInit+0xc0>
    return;
  }
  FSMC_Initialized = 1;
 800234c:	4b2a      	ldr	r3, [pc, #168]	; (80023f8 <HAL_FSMC_MspInit+0xc8>)
 800234e:	2201      	movs	r2, #1
 8002350:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8002352:	2300      	movs	r3, #0
 8002354:	603b      	str	r3, [r7, #0]
 8002356:	4b29      	ldr	r3, [pc, #164]	; (80023fc <HAL_FSMC_MspInit+0xcc>)
 8002358:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800235a:	4a28      	ldr	r2, [pc, #160]	; (80023fc <HAL_FSMC_MspInit+0xcc>)
 800235c:	f043 0301 	orr.w	r3, r3, #1
 8002360:	6393      	str	r3, [r2, #56]	; 0x38
 8002362:	4b26      	ldr	r3, [pc, #152]	; (80023fc <HAL_FSMC_MspInit+0xcc>)
 8002364:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002366:	f003 0301 	and.w	r3, r3, #1
 800236a:	603b      	str	r3, [r7, #0]
 800236c:	683b      	ldr	r3, [r7, #0]
  PD7   ------> FSMC_NE1
  PG10   ------> FSMC_NE3
  PE0   ------> FSMC_NBL0
  PE1   ------> FSMC_NBL1
  */
  GPIO_InitStruct.Pin = PSRAM_A0_Pin|PSRAM_A1_Pin|PSRAM_A2_Pin|PSRAM_A3_Pin
 800236e:	f24f 033f 	movw	r3, #61503	; 0xf03f
 8002372:	607b      	str	r3, [r7, #4]
                          |PSRAM_A4_Pin|PSRAM_A5_Pin|PSRAM_A6_Pin|PSRAM_A7_Pin
                          |PSRAM_A8_Pin|PSRAM_A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002374:	2302      	movs	r3, #2
 8002376:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002378:	2300      	movs	r3, #0
 800237a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800237c:	2303      	movs	r3, #3
 800237e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8002380:	230c      	movs	r3, #12
 8002382:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002384:	1d3b      	adds	r3, r7, #4
 8002386:	4619      	mov	r1, r3
 8002388:	481d      	ldr	r0, [pc, #116]	; (8002400 <HAL_FSMC_MspInit+0xd0>)
 800238a:	f002 fac9 	bl	8004920 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_A10_Pin|PSRAM_A11_Pin|PSRAM_A12_Pin|PSRAM_A13_Pin
 800238e:	f240 433f 	movw	r3, #1087	; 0x43f
 8002392:	607b      	str	r3, [r7, #4]
                          |PSRAM_A14_Pin|PSRAM_A15_Pin|LCD_NE3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002394:	2302      	movs	r3, #2
 8002396:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002398:	2300      	movs	r3, #0
 800239a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800239c:	2303      	movs	r3, #3
 800239e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80023a0:	230c      	movs	r3, #12
 80023a2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80023a4:	1d3b      	adds	r3, r7, #4
 80023a6:	4619      	mov	r1, r3
 80023a8:	4816      	ldr	r0, [pc, #88]	; (8002404 <HAL_FSMC_MspInit+0xd4>)
 80023aa:	f002 fab9 	bl	8004920 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = LCD_PSRAM_D4_Pin|LCD_PSRAM_D5_Pin|LCD_PSRAM_D6_Pin|LCD_PSRAM_D7_Pin
 80023ae:	f64f 7383 	movw	r3, #65411	; 0xff83
 80023b2:	607b      	str	r3, [r7, #4]
                          |LCD_PSRAM_D8_Pin|LCD_PSRAM_D9_Pin|LCD_PSRAM_D10_Pin|LCD_PSRAM_D11_Pin
                          |LCD_PSRAM_D12_Pin|PSRAM_NBL0_Pin|PSRAM_NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023b4:	2302      	movs	r3, #2
 80023b6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b8:	2300      	movs	r3, #0
 80023ba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023bc:	2303      	movs	r3, #3
 80023be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80023c0:	230c      	movs	r3, #12
 80023c2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80023c4:	1d3b      	adds	r3, r7, #4
 80023c6:	4619      	mov	r1, r3
 80023c8:	480f      	ldr	r0, [pc, #60]	; (8002408 <HAL_FSMC_MspInit+0xd8>)
 80023ca:	f002 faa9 	bl	8004920 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = LCD_PSRAM_D13_Pin|LCD_PSRAM_D14_Pin|LCd_PSRAM_D15_Pin|PSRAM_A16_Pin
 80023ce:	f64d 73b3 	movw	r3, #57267	; 0xdfb3
 80023d2:	607b      	str	r3, [r7, #4]
                          |PSRAM_A17_Pin|LCD_PSRAM_D0_Pin|LCD_PSRAM_D1_Pin|LCD_PSRAM_D2_Pin
                          |LCD_PSRAM_D3_Pin|LCD_PSRAM_NOE_Pin|LCD_PSRAM_NWE_Pin|PSRAM_NE1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023d4:	2302      	movs	r3, #2
 80023d6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d8:	2300      	movs	r3, #0
 80023da:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023dc:	2303      	movs	r3, #3
 80023de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80023e0:	230c      	movs	r3, #12
 80023e2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023e4:	1d3b      	adds	r3, r7, #4
 80023e6:	4619      	mov	r1, r3
 80023e8:	4808      	ldr	r0, [pc, #32]	; (800240c <HAL_FSMC_MspInit+0xdc>)
 80023ea:	f002 fa99 	bl	8004920 <HAL_GPIO_Init>
 80023ee:	e000      	b.n	80023f2 <HAL_FSMC_MspInit+0xc2>
    return;
 80023f0:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 80023f2:	3718      	adds	r7, #24
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}
 80023f8:	20000174 	.word	0x20000174
 80023fc:	40023800 	.word	0x40023800
 8002400:	40021400 	.word	0x40021400
 8002404:	40021800 	.word	0x40021800
 8002408:	40021000 	.word	0x40021000
 800240c:	40020c00 	.word	0x40020c00

08002410 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8002410:	b580      	push	{r7, lr}
 8002412:	b082      	sub	sp, #8
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8002418:	f7ff ff8a 	bl	8002330 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 800241c:	bf00      	nop
 800241e:	3708      	adds	r7, #8
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}

08002424 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b08c      	sub	sp, #48	; 0x30
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800242c:	2300      	movs	r3, #0
 800242e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002430:	2300      	movs	r3, #0
 8002432:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8002434:	2200      	movs	r2, #0
 8002436:	6879      	ldr	r1, [r7, #4]
 8002438:	2036      	movs	r0, #54	; 0x36
 800243a:	f001 ff4b 	bl	80042d4 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800243e:	2036      	movs	r0, #54	; 0x36
 8002440:	f001 ff64 	bl	800430c <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002444:	2300      	movs	r3, #0
 8002446:	60fb      	str	r3, [r7, #12]
 8002448:	4b1e      	ldr	r3, [pc, #120]	; (80024c4 <HAL_InitTick+0xa0>)
 800244a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800244c:	4a1d      	ldr	r2, [pc, #116]	; (80024c4 <HAL_InitTick+0xa0>)
 800244e:	f043 0310 	orr.w	r3, r3, #16
 8002452:	6413      	str	r3, [r2, #64]	; 0x40
 8002454:	4b1b      	ldr	r3, [pc, #108]	; (80024c4 <HAL_InitTick+0xa0>)
 8002456:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002458:	f003 0310 	and.w	r3, r3, #16
 800245c:	60fb      	str	r3, [r7, #12]
 800245e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002460:	f107 0210 	add.w	r2, r7, #16
 8002464:	f107 0314 	add.w	r3, r7, #20
 8002468:	4611      	mov	r1, r2
 800246a:	4618      	mov	r0, r3
 800246c:	f005 f99a 	bl	80077a4 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002470:	f005 f970 	bl	8007754 <HAL_RCC_GetPCLK1Freq>
 8002474:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8002476:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002478:	4a13      	ldr	r2, [pc, #76]	; (80024c8 <HAL_InitTick+0xa4>)
 800247a:	fba2 2303 	umull	r2, r3, r2, r3
 800247e:	0c9b      	lsrs	r3, r3, #18
 8002480:	3b01      	subs	r3, #1
 8002482:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002484:	4b11      	ldr	r3, [pc, #68]	; (80024cc <HAL_InitTick+0xa8>)
 8002486:	4a12      	ldr	r2, [pc, #72]	; (80024d0 <HAL_InitTick+0xac>)
 8002488:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 800248a:	4b10      	ldr	r3, [pc, #64]	; (80024cc <HAL_InitTick+0xa8>)
 800248c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002490:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002492:	4a0e      	ldr	r2, [pc, #56]	; (80024cc <HAL_InitTick+0xa8>)
 8002494:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002496:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002498:	4b0c      	ldr	r3, [pc, #48]	; (80024cc <HAL_InitTick+0xa8>)
 800249a:	2200      	movs	r2, #0
 800249c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800249e:	4b0b      	ldr	r3, [pc, #44]	; (80024cc <HAL_InitTick+0xa8>)
 80024a0:	2200      	movs	r2, #0
 80024a2:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80024a4:	4809      	ldr	r0, [pc, #36]	; (80024cc <HAL_InitTick+0xa8>)
 80024a6:	f006 fd7d 	bl	8008fa4 <HAL_TIM_Base_Init>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d104      	bne.n	80024ba <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80024b0:	4806      	ldr	r0, [pc, #24]	; (80024cc <HAL_InitTick+0xa8>)
 80024b2:	f006 fdac 	bl	800900e <HAL_TIM_Base_Start_IT>
 80024b6:	4603      	mov	r3, r0
 80024b8:	e000      	b.n	80024bc <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 80024ba:	2301      	movs	r3, #1
}
 80024bc:	4618      	mov	r0, r3
 80024be:	3730      	adds	r7, #48	; 0x30
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bd80      	pop	{r7, pc}
 80024c4:	40023800 	.word	0x40023800
 80024c8:	431bde83 	.word	0x431bde83
 80024cc:	20004f60 	.word	0x20004f60
 80024d0:	40001000 	.word	0x40001000

080024d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024d4:	b480      	push	{r7}
 80024d6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80024d8:	bf00      	nop
 80024da:	46bd      	mov	sp, r7
 80024dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e0:	4770      	bx	lr

080024e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024e2:	b480      	push	{r7}
 80024e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024e6:	e7fe      	b.n	80024e6 <HardFault_Handler+0x4>

080024e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024e8:	b480      	push	{r7}
 80024ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024ec:	e7fe      	b.n	80024ec <MemManage_Handler+0x4>

080024ee <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024ee:	b480      	push	{r7}
 80024f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024f2:	e7fe      	b.n	80024f2 <BusFault_Handler+0x4>

080024f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024f4:	b480      	push	{r7}
 80024f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024f8:	e7fe      	b.n	80024f8 <UsageFault_Handler+0x4>

080024fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024fa:	b480      	push	{r7}
 80024fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024fe:	bf00      	nop
 8002500:	46bd      	mov	sp, r7
 8002502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002506:	4770      	bx	lr

08002508 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 800250c:	2040      	movs	r0, #64	; 0x40
 800250e:	f002 fbcb 	bl	8004ca8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8002512:	2080      	movs	r0, #128	; 0x80
 8002514:	f002 fbc8 	bl	8004ca8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8002518:	f44f 7080 	mov.w	r0, #256	; 0x100
 800251c:	f002 fbc4 	bl	8004ca8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  if (!handlingPress)
 8002520:	4b19      	ldr	r3, [pc, #100]	; (8002588 <EXTI9_5_IRQHandler+0x80>)
 8002522:	781b      	ldrb	r3, [r3, #0]
 8002524:	f083 0301 	eor.w	r3, r3, #1
 8002528:	b2db      	uxtb	r3, r3
 800252a:	2b00      	cmp	r3, #0
 800252c:	d029      	beq.n	8002582 <EXTI9_5_IRQHandler+0x7a>
  {

	  if(HAL_GPIO_ReadPin(GPIOF, GPIO_PIN_6))
 800252e:	2140      	movs	r1, #64	; 0x40
 8002530:	4816      	ldr	r0, [pc, #88]	; (800258c <EXTI9_5_IRQHandler+0x84>)
 8002532:	f002 fb87 	bl	8004c44 <HAL_GPIO_ReadPin>
 8002536:	4603      	mov	r3, r0
 8002538:	2b00      	cmp	r3, #0
 800253a:	d006      	beq.n	800254a <EXTI9_5_IRQHandler+0x42>
	  {
		  chosenButton = 0;
 800253c:	4b14      	ldr	r3, [pc, #80]	; (8002590 <EXTI9_5_IRQHandler+0x88>)
 800253e:	2200      	movs	r2, #0
 8002540:	601a      	str	r2, [r3, #0]
		  handlingPress = true;
 8002542:	4b11      	ldr	r3, [pc, #68]	; (8002588 <EXTI9_5_IRQHandler+0x80>)
 8002544:	2201      	movs	r2, #1
 8002546:	701a      	strb	r2, [r3, #0]
		  handlingPress = true;
	  }
  }

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002548:	e01b      	b.n	8002582 <EXTI9_5_IRQHandler+0x7a>
	  else if(HAL_GPIO_ReadPin(GPIOF, GPIO_PIN_7))
 800254a:	2180      	movs	r1, #128	; 0x80
 800254c:	480f      	ldr	r0, [pc, #60]	; (800258c <EXTI9_5_IRQHandler+0x84>)
 800254e:	f002 fb79 	bl	8004c44 <HAL_GPIO_ReadPin>
 8002552:	4603      	mov	r3, r0
 8002554:	2b00      	cmp	r3, #0
 8002556:	d006      	beq.n	8002566 <EXTI9_5_IRQHandler+0x5e>
		  chosenButton = 1;
 8002558:	4b0d      	ldr	r3, [pc, #52]	; (8002590 <EXTI9_5_IRQHandler+0x88>)
 800255a:	2201      	movs	r2, #1
 800255c:	601a      	str	r2, [r3, #0]
		  handlingPress = true;
 800255e:	4b0a      	ldr	r3, [pc, #40]	; (8002588 <EXTI9_5_IRQHandler+0x80>)
 8002560:	2201      	movs	r2, #1
 8002562:	701a      	strb	r2, [r3, #0]
}
 8002564:	e00d      	b.n	8002582 <EXTI9_5_IRQHandler+0x7a>
	  else if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8))
 8002566:	f44f 7180 	mov.w	r1, #256	; 0x100
 800256a:	480a      	ldr	r0, [pc, #40]	; (8002594 <EXTI9_5_IRQHandler+0x8c>)
 800256c:	f002 fb6a 	bl	8004c44 <HAL_GPIO_ReadPin>
 8002570:	4603      	mov	r3, r0
 8002572:	2b00      	cmp	r3, #0
 8002574:	d005      	beq.n	8002582 <EXTI9_5_IRQHandler+0x7a>
		  chosenButton = 4;
 8002576:	4b06      	ldr	r3, [pc, #24]	; (8002590 <EXTI9_5_IRQHandler+0x88>)
 8002578:	2204      	movs	r2, #4
 800257a:	601a      	str	r2, [r3, #0]
		  handlingPress = true;
 800257c:	4b02      	ldr	r3, [pc, #8]	; (8002588 <EXTI9_5_IRQHandler+0x80>)
 800257e:	2201      	movs	r2, #1
 8002580:	701a      	strb	r2, [r3, #0]
}
 8002582:	bf00      	nop
 8002584:	bd80      	pop	{r7, pc}
 8002586:	bf00      	nop
 8002588:	20000141 	.word	0x20000141
 800258c:	40021400 	.word	0x40021400
 8002590:	20000010 	.word	0x20000010
 8002594:	40020400 	.word	0x40020400

08002598 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 800259c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80025a0:	f002 fb82 	bl	8004ca8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 80025a4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80025a8:	f002 fb7e 	bl	8004ca8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80025ac:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80025b0:	f002 fb7a 	bl	8004ca8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 80025b4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80025b8:	f002 fb76 	bl	8004ca8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  if (!handlingPress)
 80025bc:	4b21      	ldr	r3, [pc, #132]	; (8002644 <EXTI15_10_IRQHandler+0xac>)
 80025be:	781b      	ldrb	r3, [r3, #0]
 80025c0:	f083 0301 	eor.w	r3, r3, #1
 80025c4:	b2db      	uxtb	r3, r3
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d03a      	beq.n	8002640 <EXTI15_10_IRQHandler+0xa8>
  {

	  if(HAL_GPIO_ReadPin(GPIOF, GPIO_PIN_10))
 80025ca:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80025ce:	481e      	ldr	r0, [pc, #120]	; (8002648 <EXTI15_10_IRQHandler+0xb0>)
 80025d0:	f002 fb38 	bl	8004c44 <HAL_GPIO_ReadPin>
 80025d4:	4603      	mov	r3, r0
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d006      	beq.n	80025e8 <EXTI15_10_IRQHandler+0x50>
	  {
		  chosenButton = 3;
 80025da:	4b1c      	ldr	r3, [pc, #112]	; (800264c <EXTI15_10_IRQHandler+0xb4>)
 80025dc:	2203      	movs	r2, #3
 80025de:	601a      	str	r2, [r3, #0]
		  handlingPress = true;
 80025e0:	4b18      	ldr	r3, [pc, #96]	; (8002644 <EXTI15_10_IRQHandler+0xac>)
 80025e2:	2201      	movs	r2, #1
 80025e4:	701a      	strb	r2, [r3, #0]
		  handlingPress = true;
	  }
  }

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80025e6:	e02b      	b.n	8002640 <EXTI15_10_IRQHandler+0xa8>
	  else if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12))
 80025e8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80025ec:	4818      	ldr	r0, [pc, #96]	; (8002650 <EXTI15_10_IRQHandler+0xb8>)
 80025ee:	f002 fb29 	bl	8004c44 <HAL_GPIO_ReadPin>
 80025f2:	4603      	mov	r3, r0
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d006      	beq.n	8002606 <EXTI15_10_IRQHandler+0x6e>
		  chosenButton = 6;
 80025f8:	4b14      	ldr	r3, [pc, #80]	; (800264c <EXTI15_10_IRQHandler+0xb4>)
 80025fa:	2206      	movs	r2, #6
 80025fc:	601a      	str	r2, [r3, #0]
		  handlingPress = true;
 80025fe:	4b11      	ldr	r3, [pc, #68]	; (8002644 <EXTI15_10_IRQHandler+0xac>)
 8002600:	2201      	movs	r2, #1
 8002602:	701a      	strb	r2, [r3, #0]
}
 8002604:	e01c      	b.n	8002640 <EXTI15_10_IRQHandler+0xa8>
	  else if(HAL_GPIO_ReadPin(GPIOG, GPIO_PIN_13))
 8002606:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800260a:	4812      	ldr	r0, [pc, #72]	; (8002654 <EXTI15_10_IRQHandler+0xbc>)
 800260c:	f002 fb1a 	bl	8004c44 <HAL_GPIO_ReadPin>
 8002610:	4603      	mov	r3, r0
 8002612:	2b00      	cmp	r3, #0
 8002614:	d006      	beq.n	8002624 <EXTI15_10_IRQHandler+0x8c>
		  chosenButton = 2;
 8002616:	4b0d      	ldr	r3, [pc, #52]	; (800264c <EXTI15_10_IRQHandler+0xb4>)
 8002618:	2202      	movs	r2, #2
 800261a:	601a      	str	r2, [r3, #0]
		  handlingPress = true;
 800261c:	4b09      	ldr	r3, [pc, #36]	; (8002644 <EXTI15_10_IRQHandler+0xac>)
 800261e:	2201      	movs	r2, #1
 8002620:	701a      	strb	r2, [r3, #0]
}
 8002622:	e00d      	b.n	8002640 <EXTI15_10_IRQHandler+0xa8>
	  else if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15))
 8002624:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002628:	480b      	ldr	r0, [pc, #44]	; (8002658 <EXTI15_10_IRQHandler+0xc0>)
 800262a:	f002 fb0b 	bl	8004c44 <HAL_GPIO_ReadPin>
 800262e:	4603      	mov	r3, r0
 8002630:	2b00      	cmp	r3, #0
 8002632:	d005      	beq.n	8002640 <EXTI15_10_IRQHandler+0xa8>
		  chosenButton = 5;
 8002634:	4b05      	ldr	r3, [pc, #20]	; (800264c <EXTI15_10_IRQHandler+0xb4>)
 8002636:	2205      	movs	r2, #5
 8002638:	601a      	str	r2, [r3, #0]
		  handlingPress = true;
 800263a:	4b02      	ldr	r3, [pc, #8]	; (8002644 <EXTI15_10_IRQHandler+0xac>)
 800263c:	2201      	movs	r2, #1
 800263e:	701a      	strb	r2, [r3, #0]
}
 8002640:	bf00      	nop
 8002642:	bd80      	pop	{r7, pc}
 8002644:	20000141 	.word	0x20000141
 8002648:	40021400 	.word	0x40021400
 800264c:	20000010 	.word	0x20000010
 8002650:	40020400 	.word	0x40020400
 8002654:	40021800 	.word	0x40021800
 8002658:	40020000 	.word	0x40020000

0800265c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 8002660:	4803      	ldr	r0, [pc, #12]	; (8002670 <TIM6_DAC_IRQHandler+0x14>)
 8002662:	f001 fe83 	bl	800436c <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 8002666:	4803      	ldr	r0, [pc, #12]	; (8002674 <TIM6_DAC_IRQHandler+0x18>)
 8002668:	f006 fcf5 	bl	8009056 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800266c:	bf00      	nop
 800266e:	bd80      	pop	{r7, pc}
 8002670:	20004cf8 	.word	0x20004cf8
 8002674:	20004f60 	.word	0x20004f60

08002678 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 800267c:	4802      	ldr	r0, [pc, #8]	; (8002688 <OTG_FS_IRQHandler+0x10>)
 800267e:	f002 fdc5 	bl	800520c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002682:	bf00      	nop
 8002684:	bd80      	pop	{r7, pc}
 8002686:	bf00      	nop
 8002688:	200053f8 	.word	0x200053f8

0800268c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b086      	sub	sp, #24
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002694:	4a14      	ldr	r2, [pc, #80]	; (80026e8 <_sbrk+0x5c>)
 8002696:	4b15      	ldr	r3, [pc, #84]	; (80026ec <_sbrk+0x60>)
 8002698:	1ad3      	subs	r3, r2, r3
 800269a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80026a0:	4b13      	ldr	r3, [pc, #76]	; (80026f0 <_sbrk+0x64>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d102      	bne.n	80026ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80026a8:	4b11      	ldr	r3, [pc, #68]	; (80026f0 <_sbrk+0x64>)
 80026aa:	4a12      	ldr	r2, [pc, #72]	; (80026f4 <_sbrk+0x68>)
 80026ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80026ae:	4b10      	ldr	r3, [pc, #64]	; (80026f0 <_sbrk+0x64>)
 80026b0:	681a      	ldr	r2, [r3, #0]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	4413      	add	r3, r2
 80026b6:	693a      	ldr	r2, [r7, #16]
 80026b8:	429a      	cmp	r2, r3
 80026ba:	d207      	bcs.n	80026cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80026bc:	f00e fac8 	bl	8010c50 <__errno>
 80026c0:	4602      	mov	r2, r0
 80026c2:	230c      	movs	r3, #12
 80026c4:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80026c6:	f04f 33ff 	mov.w	r3, #4294967295
 80026ca:	e009      	b.n	80026e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80026cc:	4b08      	ldr	r3, [pc, #32]	; (80026f0 <_sbrk+0x64>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80026d2:	4b07      	ldr	r3, [pc, #28]	; (80026f0 <_sbrk+0x64>)
 80026d4:	681a      	ldr	r2, [r3, #0]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	4413      	add	r3, r2
 80026da:	4a05      	ldr	r2, [pc, #20]	; (80026f0 <_sbrk+0x64>)
 80026dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80026de:	68fb      	ldr	r3, [r7, #12]
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	3718      	adds	r7, #24
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	20050000 	.word	0x20050000
 80026ec:	00000400 	.word	0x00000400
 80026f0:	20000178 	.word	0x20000178
 80026f4:	200056c0 	.word	0x200056c0

080026f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80026f8:	b480      	push	{r7}
 80026fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80026fc:	4b08      	ldr	r3, [pc, #32]	; (8002720 <SystemInit+0x28>)
 80026fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002702:	4a07      	ldr	r2, [pc, #28]	; (8002720 <SystemInit+0x28>)
 8002704:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002708:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800270c:	4b04      	ldr	r3, [pc, #16]	; (8002720 <SystemInit+0x28>)
 800270e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002712:	609a      	str	r2, [r3, #8]
#endif
}
 8002714:	bf00      	nop
 8002716:	46bd      	mov	sp, r7
 8002718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271c:	4770      	bx	lr
 800271e:	bf00      	nop
 8002720:	e000ed00 	.word	0xe000ed00

08002724 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8002724:	f8df d034 	ldr.w	sp, [pc, #52]	; 800275c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8002728:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800272a:	e003      	b.n	8002734 <LoopCopyDataInit>

0800272c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800272c:	4b0c      	ldr	r3, [pc, #48]	; (8002760 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800272e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002730:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002732:	3104      	adds	r1, #4

08002734 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002734:	480b      	ldr	r0, [pc, #44]	; (8002764 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002736:	4b0c      	ldr	r3, [pc, #48]	; (8002768 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002738:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800273a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800273c:	d3f6      	bcc.n	800272c <CopyDataInit>
  ldr  r2, =_sbss
 800273e:	4a0b      	ldr	r2, [pc, #44]	; (800276c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002740:	e002      	b.n	8002748 <LoopFillZerobss>

08002742 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8002742:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002744:	f842 3b04 	str.w	r3, [r2], #4

08002748 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002748:	4b09      	ldr	r3, [pc, #36]	; (8002770 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800274a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800274c:	d3f9      	bcc.n	8002742 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800274e:	f7ff ffd3 	bl	80026f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002752:	f00e fa83 	bl	8010c5c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002756:	f7fd feeb 	bl	8000530 <main>
  bx  lr    
 800275a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800275c:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8002760:	08014b1c 	.word	0x08014b1c
  ldr  r0, =_sdata
 8002764:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002768:	20000118 	.word	0x20000118
  ldr  r2, =_sbss
 800276c:	20000118 	.word	0x20000118
  ldr  r3, = _ebss
 8002770:	200056c0 	.word	0x200056c0

08002774 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002774:	e7fe      	b.n	8002774 <ADC_IRQHandler>

08002776 <ST7789H2_Init>:
  * @brief  Initialize the st7789h2 LCD Component.
  * @param  None
  * @retval None
  */
void ST7789H2_Init(void)
{
 8002776:	b580      	push	{r7, lr}
 8002778:	b084      	sub	sp, #16
 800277a:	af00      	add	r7, sp, #0
  uint8_t   parameter[14];
  
  /* Initialize st7789h2 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 800277c:	f000 fd6e 	bl	800325c <LCD_IO_Init>
  /* Sleep In Command */ 
  ST7789H2_WriteReg(ST7789H2_SLEEP_IN, (uint8_t*)NULL, 0); 
 8002780:	2200      	movs	r2, #0
 8002782:	2100      	movs	r1, #0
 8002784:	2010      	movs	r0, #16
 8002786:	f000 f9e4 	bl	8002b52 <ST7789H2_WriteReg>
  /* Wait for 10ms */
  LCD_IO_Delay(10);  
 800278a:	200a      	movs	r0, #10
 800278c:	f000 fd8d 	bl	80032aa <LCD_IO_Delay>
  
  /* SW Reset Command */
  ST7789H2_WriteReg(0x01, (uint8_t*)NULL, 0); 
 8002790:	2200      	movs	r2, #0
 8002792:	2100      	movs	r1, #0
 8002794:	2001      	movs	r0, #1
 8002796:	f000 f9dc 	bl	8002b52 <ST7789H2_WriteReg>
  /* Wait for 200ms */
  LCD_IO_Delay(200);
 800279a:	20c8      	movs	r0, #200	; 0xc8
 800279c:	f000 fd85 	bl	80032aa <LCD_IO_Delay>
  
  /* Sleep Out Command */
  ST7789H2_WriteReg(ST7789H2_SLEEP_OUT, (uint8_t*)NULL, 0); 
 80027a0:	2200      	movs	r2, #0
 80027a2:	2100      	movs	r1, #0
 80027a4:	2011      	movs	r0, #17
 80027a6:	f000 f9d4 	bl	8002b52 <ST7789H2_WriteReg>
  /* Wait for 120ms */
  LCD_IO_Delay(120); 
 80027aa:	2078      	movs	r0, #120	; 0x78
 80027ac:	f000 fd7d 	bl	80032aa <LCD_IO_Delay>

  /* Normal display for Driver Down side */
  parameter[0] = 0x00;     
 80027b0:	2300      	movs	r3, #0
 80027b2:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_NORMAL_DISPLAY, parameter, 1);
 80027b4:	463b      	mov	r3, r7
 80027b6:	2201      	movs	r2, #1
 80027b8:	4619      	mov	r1, r3
 80027ba:	2036      	movs	r0, #54	; 0x36
 80027bc:	f000 f9c9 	bl	8002b52 <ST7789H2_WriteReg>
 
  /* Color mode 16bits/pixel */
  parameter[0] = 0x05;     
 80027c0:	2305      	movs	r3, #5
 80027c2:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_COLOR_MODE, parameter, 1);
 80027c4:	463b      	mov	r3, r7
 80027c6:	2201      	movs	r2, #1
 80027c8:	4619      	mov	r1, r3
 80027ca:	203a      	movs	r0, #58	; 0x3a
 80027cc:	f000 f9c1 	bl	8002b52 <ST7789H2_WriteReg>
  
  /* Display inversion On */
  ST7789H2_WriteReg(ST7789H2_DISPLAY_INVERSION, (uint8_t*)NULL, 0);     
 80027d0:	2200      	movs	r2, #0
 80027d2:	2100      	movs	r1, #0
 80027d4:	2021      	movs	r0, #33	; 0x21
 80027d6:	f000 f9bc 	bl	8002b52 <ST7789H2_WriteReg>
  
  /* Set Column address CASET */  
  parameter[0] = 0x00;
 80027da:	2300      	movs	r3, #0
 80027dc:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0x00;
 80027de:	2300      	movs	r3, #0
 80027e0:	707b      	strb	r3, [r7, #1]
  parameter[2] = 0x00;
 80027e2:	2300      	movs	r3, #0
 80027e4:	70bb      	strb	r3, [r7, #2]
  parameter[3] = 0xEF;
 80027e6:	23ef      	movs	r3, #239	; 0xef
 80027e8:	70fb      	strb	r3, [r7, #3]
  ST7789H2_WriteReg(ST7789H2_CASET, parameter, 4);
 80027ea:	463b      	mov	r3, r7
 80027ec:	2204      	movs	r2, #4
 80027ee:	4619      	mov	r1, r3
 80027f0:	202a      	movs	r0, #42	; 0x2a
 80027f2:	f000 f9ae 	bl	8002b52 <ST7789H2_WriteReg>
  /* Set Row address RASET */  
  parameter[0] = 0x00;
 80027f6:	2300      	movs	r3, #0
 80027f8:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0x00;
 80027fa:	2300      	movs	r3, #0
 80027fc:	707b      	strb	r3, [r7, #1]
  parameter[2] = 0x00;
 80027fe:	2300      	movs	r3, #0
 8002800:	70bb      	strb	r3, [r7, #2]
  parameter[3] = 0xEF;
 8002802:	23ef      	movs	r3, #239	; 0xef
 8002804:	70fb      	strb	r3, [r7, #3]
  ST7789H2_WriteReg(ST7789H2_RASET, parameter, 4);
 8002806:	463b      	mov	r3, r7
 8002808:	2204      	movs	r2, #4
 800280a:	4619      	mov	r1, r3
 800280c:	202b      	movs	r0, #43	; 0x2b
 800280e:	f000 f9a0 	bl	8002b52 <ST7789H2_WriteReg>

  /*--------------- ST7789H2 Frame rate setting -------------------------------*/
  /* PORCH control setting */      
  parameter[0] = 0x0C;
 8002812:	230c      	movs	r3, #12
 8002814:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0x0C;
 8002816:	230c      	movs	r3, #12
 8002818:	707b      	strb	r3, [r7, #1]
  parameter[2] = 0x00;
 800281a:	2300      	movs	r3, #0
 800281c:	70bb      	strb	r3, [r7, #2]
  parameter[3] = 0x33;
 800281e:	2333      	movs	r3, #51	; 0x33
 8002820:	70fb      	strb	r3, [r7, #3]
  parameter[4] = 0x33; 
 8002822:	2333      	movs	r3, #51	; 0x33
 8002824:	713b      	strb	r3, [r7, #4]
  ST7789H2_WriteReg(ST7789H2_PORCH_CTRL, parameter, 5);
 8002826:	463b      	mov	r3, r7
 8002828:	2205      	movs	r2, #5
 800282a:	4619      	mov	r1, r3
 800282c:	20b2      	movs	r0, #178	; 0xb2
 800282e:	f000 f990 	bl	8002b52 <ST7789H2_WriteReg>
  
  /* GATE control setting */
  parameter[0] = 0x35; 
 8002832:	2335      	movs	r3, #53	; 0x35
 8002834:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_GATE_CTRL, parameter, 1);
 8002836:	463b      	mov	r3, r7
 8002838:	2201      	movs	r2, #1
 800283a:	4619      	mov	r1, r3
 800283c:	20b7      	movs	r0, #183	; 0xb7
 800283e:	f000 f988 	bl	8002b52 <ST7789H2_WriteReg>
  
  /*--------------- ST7789H2 Power setting ------------------------------------*/
  /* VCOM setting */ 
  parameter[0] = 0x1F; 
 8002842:	231f      	movs	r3, #31
 8002844:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_VCOM_SET, parameter, 1); 
 8002846:	463b      	mov	r3, r7
 8002848:	2201      	movs	r2, #1
 800284a:	4619      	mov	r1, r3
 800284c:	20bb      	movs	r0, #187	; 0xbb
 800284e:	f000 f980 	bl	8002b52 <ST7789H2_WriteReg>
  
  /* LCM Control setting */ 
  parameter[0] = 0x2C; 
 8002852:	232c      	movs	r3, #44	; 0x2c
 8002854:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_LCM_CTRL, parameter, 1);
 8002856:	463b      	mov	r3, r7
 8002858:	2201      	movs	r2, #1
 800285a:	4619      	mov	r1, r3
 800285c:	20c0      	movs	r0, #192	; 0xc0
 800285e:	f000 f978 	bl	8002b52 <ST7789H2_WriteReg>
  
  /* VDV and VRH Command Enable */ 
  parameter[0] = 0x01;
 8002862:	2301      	movs	r3, #1
 8002864:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0xC3;
 8002866:	23c3      	movs	r3, #195	; 0xc3
 8002868:	707b      	strb	r3, [r7, #1]
  ST7789H2_WriteReg(ST7789H2_VDV_VRH_EN, parameter, 2);
 800286a:	463b      	mov	r3, r7
 800286c:	2202      	movs	r2, #2
 800286e:	4619      	mov	r1, r3
 8002870:	20c2      	movs	r0, #194	; 0xc2
 8002872:	f000 f96e 	bl	8002b52 <ST7789H2_WriteReg>
  
  /* VDV Set */ 
  parameter[0] = 0x20; 
 8002876:	2320      	movs	r3, #32
 8002878:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_VDV_SET, parameter, 1); 
 800287a:	463b      	mov	r3, r7
 800287c:	2201      	movs	r2, #1
 800287e:	4619      	mov	r1, r3
 8002880:	20c4      	movs	r0, #196	; 0xc4
 8002882:	f000 f966 	bl	8002b52 <ST7789H2_WriteReg>
  
  /* Frame Rate Control in normal mode */ 
  parameter[0] = 0x0F; 
 8002886:	230f      	movs	r3, #15
 8002888:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_FR_CTRL, parameter, 1); 
 800288a:	463b      	mov	r3, r7
 800288c:	2201      	movs	r2, #1
 800288e:	4619      	mov	r1, r3
 8002890:	20c6      	movs	r0, #198	; 0xc6
 8002892:	f000 f95e 	bl	8002b52 <ST7789H2_WriteReg>
  
  /* Power Control */     
  parameter[0] = 0xA4;
 8002896:	23a4      	movs	r3, #164	; 0xa4
 8002898:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0xA1;
 800289a:	23a1      	movs	r3, #161	; 0xa1
 800289c:	707b      	strb	r3, [r7, #1]
  ST7789H2_WriteReg(ST7789H2_POWER_CTRL, parameter, 1); 
 800289e:	463b      	mov	r3, r7
 80028a0:	2201      	movs	r2, #1
 80028a2:	4619      	mov	r1, r3
 80028a4:	20d0      	movs	r0, #208	; 0xd0
 80028a6:	f000 f954 	bl	8002b52 <ST7789H2_WriteReg>
  
  /*--------------- ST7789H2 Gamma setting ------------------------------------*/
  /* Positive Voltage Gamma Control */ 
  parameter[0] = 0xD0;
 80028aa:	23d0      	movs	r3, #208	; 0xd0
 80028ac:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0x08;
 80028ae:	2308      	movs	r3, #8
 80028b0:	707b      	strb	r3, [r7, #1]
  parameter[2] = 0x11;
 80028b2:	2311      	movs	r3, #17
 80028b4:	70bb      	strb	r3, [r7, #2]
  parameter[3] = 0x08;
 80028b6:	2308      	movs	r3, #8
 80028b8:	70fb      	strb	r3, [r7, #3]
  parameter[4] = 0x0C;
 80028ba:	230c      	movs	r3, #12
 80028bc:	713b      	strb	r3, [r7, #4]
  parameter[5] = 0x15;
 80028be:	2315      	movs	r3, #21
 80028c0:	717b      	strb	r3, [r7, #5]
  parameter[6] = 0x39;
 80028c2:	2339      	movs	r3, #57	; 0x39
 80028c4:	71bb      	strb	r3, [r7, #6]
  parameter[7] = 0x33;
 80028c6:	2333      	movs	r3, #51	; 0x33
 80028c8:	71fb      	strb	r3, [r7, #7]
  parameter[8] = 0x50;
 80028ca:	2350      	movs	r3, #80	; 0x50
 80028cc:	723b      	strb	r3, [r7, #8]
  parameter[9] = 0x36;
 80028ce:	2336      	movs	r3, #54	; 0x36
 80028d0:	727b      	strb	r3, [r7, #9]
  parameter[10] = 0x13;
 80028d2:	2313      	movs	r3, #19
 80028d4:	72bb      	strb	r3, [r7, #10]
  parameter[11] = 0x14;
 80028d6:	2314      	movs	r3, #20
 80028d8:	72fb      	strb	r3, [r7, #11]
  parameter[12] = 0x29;
 80028da:	2329      	movs	r3, #41	; 0x29
 80028dc:	733b      	strb	r3, [r7, #12]
  parameter[13] = 0x2D;
 80028de:	232d      	movs	r3, #45	; 0x2d
 80028e0:	737b      	strb	r3, [r7, #13]
  ST7789H2_WriteReg(ST7789H2_PV_GAMMA_CTRL, parameter, 14); 
 80028e2:	463b      	mov	r3, r7
 80028e4:	220e      	movs	r2, #14
 80028e6:	4619      	mov	r1, r3
 80028e8:	20e0      	movs	r0, #224	; 0xe0
 80028ea:	f000 f932 	bl	8002b52 <ST7789H2_WriteReg>
  
  /* Negative Voltage Gamma Control */     
  parameter[0] = 0xD0;
 80028ee:	23d0      	movs	r3, #208	; 0xd0
 80028f0:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0x08;
 80028f2:	2308      	movs	r3, #8
 80028f4:	707b      	strb	r3, [r7, #1]
  parameter[2] = 0x10;
 80028f6:	2310      	movs	r3, #16
 80028f8:	70bb      	strb	r3, [r7, #2]
  parameter[3] = 0x08;
 80028fa:	2308      	movs	r3, #8
 80028fc:	70fb      	strb	r3, [r7, #3]
  parameter[4] = 0x06;
 80028fe:	2306      	movs	r3, #6
 8002900:	713b      	strb	r3, [r7, #4]
  parameter[5] = 0x06;
 8002902:	2306      	movs	r3, #6
 8002904:	717b      	strb	r3, [r7, #5]
  parameter[6] = 0x39;
 8002906:	2339      	movs	r3, #57	; 0x39
 8002908:	71bb      	strb	r3, [r7, #6]
  parameter[7] = 0x44;
 800290a:	2344      	movs	r3, #68	; 0x44
 800290c:	71fb      	strb	r3, [r7, #7]
  parameter[8] = 0x51;
 800290e:	2351      	movs	r3, #81	; 0x51
 8002910:	723b      	strb	r3, [r7, #8]
  parameter[9] = 0x0B;
 8002912:	230b      	movs	r3, #11
 8002914:	727b      	strb	r3, [r7, #9]
  parameter[10] = 0x16;
 8002916:	2316      	movs	r3, #22
 8002918:	72bb      	strb	r3, [r7, #10]
  parameter[11] = 0x14;
 800291a:	2314      	movs	r3, #20
 800291c:	72fb      	strb	r3, [r7, #11]
  parameter[12] = 0x2F;
 800291e:	232f      	movs	r3, #47	; 0x2f
 8002920:	733b      	strb	r3, [r7, #12]
  parameter[13] = 0x31;
 8002922:	2331      	movs	r3, #49	; 0x31
 8002924:	737b      	strb	r3, [r7, #13]
  ST7789H2_WriteReg(ST7789H2_NV_GAMMA_CTRL, parameter, 14); 
 8002926:	463b      	mov	r3, r7
 8002928:	220e      	movs	r2, #14
 800292a:	4619      	mov	r1, r3
 800292c:	20e1      	movs	r0, #225	; 0xe1
 800292e:	f000 f910 	bl	8002b52 <ST7789H2_WriteReg>
  
  /* Display ON command */
  ST7789H2_DisplayOn();  
 8002932:	f000 f847 	bl	80029c4 <ST7789H2_DisplayOn>
  
  /* Tearing Effect Line On: Option (00h:VSYNC Interface OFF, 01h:VSYNC Interface ON) */
  parameter[0] = 0x00;     
 8002936:	2300      	movs	r3, #0
 8002938:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_TEARING_EFFECT, parameter, 1);
 800293a:	463b      	mov	r3, r7
 800293c:	2201      	movs	r2, #1
 800293e:	4619      	mov	r1, r3
 8002940:	2035      	movs	r0, #53	; 0x35
 8002942:	f000 f906 	bl	8002b52 <ST7789H2_WriteReg>

}
 8002946:	bf00      	nop
 8002948:	3710      	adds	r7, #16
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}

0800294e <ST7789H2_SetOrientation>:
  * @param  orientation: ST7789H2_ORIENTATION_PORTRAIT, ST7789H2_ORIENTATION_LANDSCAPE
  *                      or ST7789H2_ORIENTATION_LANDSCAPE_ROT180  
  * @retval None
  */
void ST7789H2_SetOrientation(uint32_t orientation)
{
 800294e:	b580      	push	{r7, lr}
 8002950:	b084      	sub	sp, #16
 8002952:	af00      	add	r7, sp, #0
 8002954:	6078      	str	r0, [r7, #4]
  uint8_t   parameter[6];

  if(orientation == ST7789H2_ORIENTATION_LANDSCAPE)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2b01      	cmp	r3, #1
 800295a:	d102      	bne.n	8002962 <ST7789H2_SetOrientation+0x14>
  {
    parameter[0] = 0x00;     
 800295c:	2300      	movs	r3, #0
 800295e:	723b      	strb	r3, [r7, #8]
 8002960:	e025      	b.n	80029ae <ST7789H2_SetOrientation+0x60>
  }
  else if(orientation == ST7789H2_ORIENTATION_LANDSCAPE_ROT180)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2b02      	cmp	r3, #2
 8002966:	d120      	bne.n	80029aa <ST7789H2_SetOrientation+0x5c>
  {
    /* Vertical Scrolling Definition */
    /* TFA describes the Top Fixed Area */
    parameter[0] = 0x00;
 8002968:	2300      	movs	r3, #0
 800296a:	723b      	strb	r3, [r7, #8]
    parameter[1] = 0x00;
 800296c:	2300      	movs	r3, #0
 800296e:	727b      	strb	r3, [r7, #9]
    /* VSA describes the height of the Vertical Scrolling Area */
    parameter[2] = 0x01;
 8002970:	2301      	movs	r3, #1
 8002972:	72bb      	strb	r3, [r7, #10]
    parameter[3] = 0xF0;
 8002974:	23f0      	movs	r3, #240	; 0xf0
 8002976:	72fb      	strb	r3, [r7, #11]
    /* BFA describes the Bottom Fixed Area */
    parameter[4] = 0x00;
 8002978:	2300      	movs	r3, #0
 800297a:	733b      	strb	r3, [r7, #12]
    parameter[5] = 0x00; 
 800297c:	2300      	movs	r3, #0
 800297e:	737b      	strb	r3, [r7, #13]
    ST7789H2_WriteReg(ST7789H2_VSCRDEF, parameter, 6);
 8002980:	f107 0308 	add.w	r3, r7, #8
 8002984:	2206      	movs	r2, #6
 8002986:	4619      	mov	r1, r3
 8002988:	2033      	movs	r0, #51	; 0x33
 800298a:	f000 f8e2 	bl	8002b52 <ST7789H2_WriteReg>

    /* Vertical Scroll Start Address of RAM */
    /* GRAM row nbr (320) - Display row nbr (240) = 80 = 0x50 */
    parameter[0] = 0x00;
 800298e:	2300      	movs	r3, #0
 8002990:	723b      	strb	r3, [r7, #8]
    parameter[1] = 0x50;
 8002992:	2350      	movs	r3, #80	; 0x50
 8002994:	727b      	strb	r3, [r7, #9]
    ST7789H2_WriteReg(ST7789H2_VSCSAD, parameter, 2);
 8002996:	f107 0308 	add.w	r3, r7, #8
 800299a:	2202      	movs	r2, #2
 800299c:	4619      	mov	r1, r3
 800299e:	2037      	movs	r0, #55	; 0x37
 80029a0:	f000 f8d7 	bl	8002b52 <ST7789H2_WriteReg>
    
    parameter[0] = 0xC0; 
 80029a4:	23c0      	movs	r3, #192	; 0xc0
 80029a6:	723b      	strb	r3, [r7, #8]
 80029a8:	e001      	b.n	80029ae <ST7789H2_SetOrientation+0x60>
  }
  else
  {
    parameter[0] = 0x60;     
 80029aa:	2360      	movs	r3, #96	; 0x60
 80029ac:	723b      	strb	r3, [r7, #8]
  }
  ST7789H2_WriteReg(ST7789H2_NORMAL_DISPLAY, parameter, 1);
 80029ae:	f107 0308 	add.w	r3, r7, #8
 80029b2:	2201      	movs	r2, #1
 80029b4:	4619      	mov	r1, r3
 80029b6:	2036      	movs	r0, #54	; 0x36
 80029b8:	f000 f8cb 	bl	8002b52 <ST7789H2_WriteReg>
}
 80029bc:	bf00      	nop
 80029be:	3710      	adds	r7, #16
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}

080029c4 <ST7789H2_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ST7789H2_DisplayOn(void)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	af00      	add	r7, sp, #0
  /* Display ON command */
  ST7789H2_WriteReg(ST7789H2_DISPLAY_ON, (uint8_t*)NULL, 0);
 80029c8:	2200      	movs	r2, #0
 80029ca:	2100      	movs	r1, #0
 80029cc:	2029      	movs	r0, #41	; 0x29
 80029ce:	f000 f8c0 	bl	8002b52 <ST7789H2_WriteReg>

  /* Sleep Out command */
  ST7789H2_WriteReg(ST7789H2_SLEEP_OUT, (uint8_t*)NULL, 0);
 80029d2:	2200      	movs	r2, #0
 80029d4:	2100      	movs	r1, #0
 80029d6:	2011      	movs	r0, #17
 80029d8:	f000 f8bb 	bl	8002b52 <ST7789H2_WriteReg>
}
 80029dc:	bf00      	nop
 80029de:	bd80      	pop	{r7, pc}

080029e0 <ST7789H2_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ST7789H2_DisplayOff(void)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b082      	sub	sp, #8
 80029e4:	af00      	add	r7, sp, #0
  uint8_t   parameter[1];
  parameter[0] = 0xFE;
 80029e6:	23fe      	movs	r3, #254	; 0xfe
 80029e8:	713b      	strb	r3, [r7, #4]
  /* Display OFF command */
  ST7789H2_WriteReg(ST7789H2_DISPLAY_OFF, parameter, 1);  
 80029ea:	1d3b      	adds	r3, r7, #4
 80029ec:	2201      	movs	r2, #1
 80029ee:	4619      	mov	r1, r3
 80029f0:	20bd      	movs	r0, #189	; 0xbd
 80029f2:	f000 f8ae 	bl	8002b52 <ST7789H2_WriteReg>
  /* Sleep In Command */
  ST7789H2_WriteReg(ST7789H2_SLEEP_IN, (uint8_t*)NULL, 0); 
 80029f6:	2200      	movs	r2, #0
 80029f8:	2100      	movs	r1, #0
 80029fa:	2010      	movs	r0, #16
 80029fc:	f000 f8a9 	bl	8002b52 <ST7789H2_WriteReg>
  /* Wait for 10ms */
  LCD_IO_Delay(10);  
 8002a00:	200a      	movs	r0, #10
 8002a02:	f000 fc52 	bl	80032aa <LCD_IO_Delay>
}
 8002a06:	bf00      	nop
 8002a08:	3708      	adds	r7, #8
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}

08002a0e <ST7789H2_GetLcdPixelWidth>:
  * @brief  Get the LCD pixel Width.
  * @param  None
  * @retval The Lcd Pixel Width
  */
uint16_t ST7789H2_GetLcdPixelWidth(void)
{
 8002a0e:	b480      	push	{r7}
 8002a10:	af00      	add	r7, sp, #0
 return (uint16_t)ST7789H2_LCD_PIXEL_WIDTH;
 8002a12:	23f0      	movs	r3, #240	; 0xf0
}
 8002a14:	4618      	mov	r0, r3
 8002a16:	46bd      	mov	sp, r7
 8002a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1c:	4770      	bx	lr

08002a1e <ST7789H2_GetLcdPixelHeight>:
  * @brief  Get the LCD pixel Height.
  * @param  None
  * @retval The Lcd Pixel Height
  */
uint16_t ST7789H2_GetLcdPixelHeight(void)
{
 8002a1e:	b480      	push	{r7}
 8002a20:	af00      	add	r7, sp, #0
 return (uint16_t)ST7789H2_LCD_PIXEL_HEIGHT;
 8002a22:	23f0      	movs	r3, #240	; 0xf0
}
 8002a24:	4618      	mov	r0, r3
 8002a26:	46bd      	mov	sp, r7
 8002a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2c:	4770      	bx	lr

08002a2e <ST7789H2_ReadID>:
  * @brief  Get the st7789h2 ID.
  * @param  None
  * @retval The st7789h2 ID 
  */
uint16_t ST7789H2_ReadID(void)
{
 8002a2e:	b580      	push	{r7, lr}
 8002a30:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 8002a32:	f000 fc13 	bl	800325c <LCD_IO_Init>
  
  return ST7789H2_ReadReg(ST7789H2_LCD_ID);
 8002a36:	2004      	movs	r0, #4
 8002a38:	f000 f8ad 	bl	8002b96 <ST7789H2_ReadReg>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	b29b      	uxth	r3, r3
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	bd80      	pop	{r7, pc}

08002a44 <ST7789H2_SetCursor>:
  * @param  Xpos: specifies the X position.
  * @param  Ypos: specifies the Y position.
  * @retval None
  */
void ST7789H2_SetCursor(uint16_t Xpos, uint16_t Ypos)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b084      	sub	sp, #16
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	460a      	mov	r2, r1
 8002a4e:	80fb      	strh	r3, [r7, #6]
 8002a50:	4613      	mov	r3, r2
 8002a52:	80bb      	strh	r3, [r7, #4]
  uint8_t   parameter[4];
  /* CASET: Comumn Addrses Set */
  parameter[0] = 0x00;     
 8002a54:	2300      	movs	r3, #0
 8002a56:	733b      	strb	r3, [r7, #12]
  parameter[1] = 0x00 + Xpos;
 8002a58:	88fb      	ldrh	r3, [r7, #6]
 8002a5a:	b2db      	uxtb	r3, r3
 8002a5c:	737b      	strb	r3, [r7, #13]
  parameter[2] = 0x00;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	73bb      	strb	r3, [r7, #14]
  parameter[3] = 0xEF + Xpos;
 8002a62:	88fb      	ldrh	r3, [r7, #6]
 8002a64:	b2db      	uxtb	r3, r3
 8002a66:	3b11      	subs	r3, #17
 8002a68:	b2db      	uxtb	r3, r3
 8002a6a:	73fb      	strb	r3, [r7, #15]
  ST7789H2_WriteReg(ST7789H2_CASET, parameter, 4);
 8002a6c:	f107 030c 	add.w	r3, r7, #12
 8002a70:	2204      	movs	r2, #4
 8002a72:	4619      	mov	r1, r3
 8002a74:	202a      	movs	r0, #42	; 0x2a
 8002a76:	f000 f86c 	bl	8002b52 <ST7789H2_WriteReg>
  /* RASET: Row Addrses Set */  
  parameter[0] = 0x00;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	733b      	strb	r3, [r7, #12]
  parameter[1] = 0x00 + Ypos;
 8002a7e:	88bb      	ldrh	r3, [r7, #4]
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	737b      	strb	r3, [r7, #13]
  parameter[2] = 0x00;
 8002a84:	2300      	movs	r3, #0
 8002a86:	73bb      	strb	r3, [r7, #14]
  parameter[3] = 0xEF + Ypos;
 8002a88:	88bb      	ldrh	r3, [r7, #4]
 8002a8a:	b2db      	uxtb	r3, r3
 8002a8c:	3b11      	subs	r3, #17
 8002a8e:	b2db      	uxtb	r3, r3
 8002a90:	73fb      	strb	r3, [r7, #15]
  ST7789H2_WriteReg(ST7789H2_RASET, parameter, 4);
 8002a92:	f107 030c 	add.w	r3, r7, #12
 8002a96:	2204      	movs	r2, #4
 8002a98:	4619      	mov	r1, r3
 8002a9a:	202b      	movs	r0, #43	; 0x2b
 8002a9c:	f000 f859 	bl	8002b52 <ST7789H2_WriteReg>
}
 8002aa0:	bf00      	nop
 8002aa2:	3710      	adds	r7, #16
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}

08002aa8 <ST7789H2_WritePixel>:
  * @param  Ypos: specifies the Y position.
  * @param  RGBCode: the RGB pixel color in RGB565 format
  * @retval None
  */
void ST7789H2_WritePixel(uint16_t Xpos, uint16_t Ypos, uint16_t RGBCode)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b082      	sub	sp, #8
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	4603      	mov	r3, r0
 8002ab0:	80fb      	strh	r3, [r7, #6]
 8002ab2:	460b      	mov	r3, r1
 8002ab4:	80bb      	strh	r3, [r7, #4]
 8002ab6:	4613      	mov	r3, r2
 8002ab8:	807b      	strh	r3, [r7, #2]
  /* Set Cursor */
  ST7789H2_SetCursor(Xpos, Ypos);
 8002aba:	88ba      	ldrh	r2, [r7, #4]
 8002abc:	88fb      	ldrh	r3, [r7, #6]
 8002abe:	4611      	mov	r1, r2
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	f7ff ffbf 	bl	8002a44 <ST7789H2_SetCursor>

  /* Prepare to write to LCD RAM */
  ST7789H2_WriteReg(ST7789H2_WRITE_RAM, (uint8_t*)NULL, 0);   /* RAM write data command */
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	2100      	movs	r1, #0
 8002aca:	202c      	movs	r0, #44	; 0x2c
 8002acc:	f000 f841 	bl	8002b52 <ST7789H2_WriteReg>

  /* Write RAM data */
  LCD_IO_WriteData(RGBCode);
 8002ad0:	887b      	ldrh	r3, [r7, #2]
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	f000 fbc8 	bl	8003268 <LCD_IO_WriteData>
}
 8002ad8:	bf00      	nop
 8002ada:	3708      	adds	r7, #8
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}

08002ae0 <ST7789H2_ReadPixel>:
  * @param  Xpos: specifies the X position.
  * @param  Ypos: specifies the Y position.
  * @retval The RGB pixel color in RGB565 format
  */
uint16_t ST7789H2_ReadPixel(uint16_t Xpos, uint16_t Ypos)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b086      	sub	sp, #24
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	460a      	mov	r2, r1
 8002aea:	80fb      	strh	r3, [r7, #6]
 8002aec:	4613      	mov	r3, r2
 8002aee:	80bb      	strh	r3, [r7, #4]
  ST7789H2_Rgb888 rgb888;
  uint8_t          r, g, b;
  uint16_t         rgb565;

  /* Set Cursor */
  ST7789H2_SetCursor(Xpos, Ypos);
 8002af0:	88ba      	ldrh	r2, [r7, #4]
 8002af2:	88fb      	ldrh	r3, [r7, #6]
 8002af4:	4611      	mov	r1, r2
 8002af6:	4618      	mov	r0, r3
 8002af8:	f7ff ffa4 	bl	8002a44 <ST7789H2_SetCursor>
  
  /* Read RGB888 data from LCD RAM */
  rgb888 = ST7789H2_ReadPixel_rgb888(Xpos, Ypos);
 8002afc:	88ba      	ldrh	r2, [r7, #4]
 8002afe:	88fb      	ldrh	r3, [r7, #6]
 8002b00:	4611      	mov	r1, r2
 8002b02:	4618      	mov	r0, r3
 8002b04:	f000 f9bd 	bl	8002e82 <ST7789H2_ReadPixel_rgb888>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	461a      	mov	r2, r3
 8002b0c:	733a      	strb	r2, [r7, #12]
 8002b0e:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8002b12:	737a      	strb	r2, [r7, #13]
 8002b14:	f3c3 4307 	ubfx	r3, r3, #16, #8
 8002b18:	73bb      	strb	r3, [r7, #14]
  
  /* Convert RGB888 to RGB565 */
  r = ((rgb888.red & 0xF8) >> 3);    /* Extract the red component 5 most significant bits */
 8002b1a:	7b3b      	ldrb	r3, [r7, #12]
 8002b1c:	08db      	lsrs	r3, r3, #3
 8002b1e:	75fb      	strb	r3, [r7, #23]
  g = ((rgb888.green & 0xFC) >> 2);  /* Extract the green component 6 most significant bits */
 8002b20:	7b7b      	ldrb	r3, [r7, #13]
 8002b22:	089b      	lsrs	r3, r3, #2
 8002b24:	75bb      	strb	r3, [r7, #22]
  b = ((rgb888.blue & 0xF8) >> 3);   /* Extract the blue component 5 most significant bits */
 8002b26:	7bbb      	ldrb	r3, [r7, #14]
 8002b28:	08db      	lsrs	r3, r3, #3
 8002b2a:	757b      	strb	r3, [r7, #21]

  rgb565 = ((uint16_t)(r) << 11) + ((uint16_t)(g) << 5) + ((uint16_t)(b) << 0);
 8002b2c:	7dfb      	ldrb	r3, [r7, #23]
 8002b2e:	b29b      	uxth	r3, r3
 8002b30:	02db      	lsls	r3, r3, #11
 8002b32:	b29a      	uxth	r2, r3
 8002b34:	7dbb      	ldrb	r3, [r7, #22]
 8002b36:	b29b      	uxth	r3, r3
 8002b38:	015b      	lsls	r3, r3, #5
 8002b3a:	b29b      	uxth	r3, r3
 8002b3c:	4413      	add	r3, r2
 8002b3e:	b29a      	uxth	r2, r3
 8002b40:	7d7b      	ldrb	r3, [r7, #21]
 8002b42:	b29b      	uxth	r3, r3
 8002b44:	4413      	add	r3, r2
 8002b46:	827b      	strh	r3, [r7, #18]
  
  return (rgb565);
 8002b48:	8a7b      	ldrh	r3, [r7, #18]
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	3718      	adds	r7, #24
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}

08002b52 <ST7789H2_WriteReg>:
  * @param  Parameters: pointer on parameters value (if command uses one or several parameters).
  * @param  NbParameters: number of command parameters (0 if no parameter)
  * @retval None
  */
void ST7789H2_WriteReg(uint8_t Command, uint8_t *Parameters, uint8_t NbParameters)
{
 8002b52:	b580      	push	{r7, lr}
 8002b54:	b084      	sub	sp, #16
 8002b56:	af00      	add	r7, sp, #0
 8002b58:	4603      	mov	r3, r0
 8002b5a:	6039      	str	r1, [r7, #0]
 8002b5c:	71fb      	strb	r3, [r7, #7]
 8002b5e:	4613      	mov	r3, r2
 8002b60:	71bb      	strb	r3, [r7, #6]
  uint8_t   i;

  /* Send command */
  LCD_IO_WriteReg(Command);
 8002b62:	79fb      	ldrb	r3, [r7, #7]
 8002b64:	4618      	mov	r0, r3
 8002b66:	f000 fb8c 	bl	8003282 <LCD_IO_WriteReg>
  
  /* Send command's parameters if any */
  for (i=0; i<NbParameters; i++)
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	73fb      	strb	r3, [r7, #15]
 8002b6e:	e00a      	b.n	8002b86 <ST7789H2_WriteReg+0x34>
  {
    LCD_IO_WriteData(Parameters[i]);
 8002b70:	7bfb      	ldrb	r3, [r7, #15]
 8002b72:	683a      	ldr	r2, [r7, #0]
 8002b74:	4413      	add	r3, r2
 8002b76:	781b      	ldrb	r3, [r3, #0]
 8002b78:	b29b      	uxth	r3, r3
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	f000 fb74 	bl	8003268 <LCD_IO_WriteData>
  for (i=0; i<NbParameters; i++)
 8002b80:	7bfb      	ldrb	r3, [r7, #15]
 8002b82:	3301      	adds	r3, #1
 8002b84:	73fb      	strb	r3, [r7, #15]
 8002b86:	7bfa      	ldrb	r2, [r7, #15]
 8002b88:	79bb      	ldrb	r3, [r7, #6]
 8002b8a:	429a      	cmp	r2, r3
 8002b8c:	d3f0      	bcc.n	8002b70 <ST7789H2_WriteReg+0x1e>
  }
}
 8002b8e:	bf00      	nop
 8002b90:	3710      	adds	r7, #16
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bd80      	pop	{r7, pc}

08002b96 <ST7789H2_ReadReg>:
  * @brief  Reads the selected LCD Register.
  * @param  Command: command value (or register address as named in st7789h2 doc).
  * @retval Register Value.
  */
uint8_t ST7789H2_ReadReg(uint8_t Command)
{
 8002b96:	b580      	push	{r7, lr}
 8002b98:	b082      	sub	sp, #8
 8002b9a:	af00      	add	r7, sp, #0
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	71fb      	strb	r3, [r7, #7]
  /* Send command */
  LCD_IO_WriteReg(Command);
 8002ba0:	79fb      	ldrb	r3, [r7, #7]
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	f000 fb6d 	bl	8003282 <LCD_IO_WriteReg>

  /* Read dummy data */
  LCD_IO_ReadData();
 8002ba8:	f000 fb78 	bl	800329c <LCD_IO_ReadData>
  
  /* Read register value */
  return (LCD_IO_ReadData());
 8002bac:	f000 fb76 	bl	800329c <LCD_IO_ReadData>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	b2db      	uxtb	r3, r3
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	3708      	adds	r7, #8
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}

08002bbc <ST7789H2_SetDisplayWindow>:
  * @param  Height: display window height.
  * @param  Width:  display window width.
  * @retval None
  */
void ST7789H2_SetDisplayWindow(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8002bbc:	b490      	push	{r4, r7}
 8002bbe:	b082      	sub	sp, #8
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	4604      	mov	r4, r0
 8002bc4:	4608      	mov	r0, r1
 8002bc6:	4611      	mov	r1, r2
 8002bc8:	461a      	mov	r2, r3
 8002bca:	4623      	mov	r3, r4
 8002bcc:	80fb      	strh	r3, [r7, #6]
 8002bce:	4603      	mov	r3, r0
 8002bd0:	80bb      	strh	r3, [r7, #4]
 8002bd2:	460b      	mov	r3, r1
 8002bd4:	807b      	strh	r3, [r7, #2]
 8002bd6:	4613      	mov	r3, r2
 8002bd8:	803b      	strh	r3, [r7, #0]
  if (Xpos < ST7789H2_LCD_PIXEL_WIDTH)
 8002bda:	88fb      	ldrh	r3, [r7, #6]
 8002bdc:	2bef      	cmp	r3, #239	; 0xef
 8002bde:	d803      	bhi.n	8002be8 <ST7789H2_SetDisplayWindow+0x2c>
  {
    WindowsXstart = Xpos;
 8002be0:	4a1b      	ldr	r2, [pc, #108]	; (8002c50 <ST7789H2_SetDisplayWindow+0x94>)
 8002be2:	88fb      	ldrh	r3, [r7, #6]
 8002be4:	8013      	strh	r3, [r2, #0]
 8002be6:	e002      	b.n	8002bee <ST7789H2_SetDisplayWindow+0x32>
  }
  else
  {
    WindowsXstart = 0;
 8002be8:	4b19      	ldr	r3, [pc, #100]	; (8002c50 <ST7789H2_SetDisplayWindow+0x94>)
 8002bea:	2200      	movs	r2, #0
 8002bec:	801a      	strh	r2, [r3, #0]
  }

  if (Ypos < ST7789H2_LCD_PIXEL_HEIGHT)
 8002bee:	88bb      	ldrh	r3, [r7, #4]
 8002bf0:	2bef      	cmp	r3, #239	; 0xef
 8002bf2:	d803      	bhi.n	8002bfc <ST7789H2_SetDisplayWindow+0x40>
  {
    WindowsYstart = Ypos;
 8002bf4:	4a17      	ldr	r2, [pc, #92]	; (8002c54 <ST7789H2_SetDisplayWindow+0x98>)
 8002bf6:	88bb      	ldrh	r3, [r7, #4]
 8002bf8:	8013      	strh	r3, [r2, #0]
 8002bfa:	e002      	b.n	8002c02 <ST7789H2_SetDisplayWindow+0x46>
  }
  else
  {
    WindowsYstart = 0;
 8002bfc:	4b15      	ldr	r3, [pc, #84]	; (8002c54 <ST7789H2_SetDisplayWindow+0x98>)
 8002bfe:	2200      	movs	r2, #0
 8002c00:	801a      	strh	r2, [r3, #0]
  }

  if (Width  + Xpos <= ST7789H2_LCD_PIXEL_WIDTH)
 8002c02:	887a      	ldrh	r2, [r7, #2]
 8002c04:	88fb      	ldrh	r3, [r7, #6]
 8002c06:	4413      	add	r3, r2
 8002c08:	2bf0      	cmp	r3, #240	; 0xf0
 8002c0a:	dc08      	bgt.n	8002c1e <ST7789H2_SetDisplayWindow+0x62>
  {
    WindowsXend = Width  + Xpos - 1;
 8002c0c:	887a      	ldrh	r2, [r7, #2]
 8002c0e:	88fb      	ldrh	r3, [r7, #6]
 8002c10:	4413      	add	r3, r2
 8002c12:	b29b      	uxth	r3, r3
 8002c14:	3b01      	subs	r3, #1
 8002c16:	b29a      	uxth	r2, r3
 8002c18:	4b0f      	ldr	r3, [pc, #60]	; (8002c58 <ST7789H2_SetDisplayWindow+0x9c>)
 8002c1a:	801a      	strh	r2, [r3, #0]
 8002c1c:	e002      	b.n	8002c24 <ST7789H2_SetDisplayWindow+0x68>
  }
  else
  {
    WindowsXend = ST7789H2_LCD_PIXEL_WIDTH - 1;
 8002c1e:	4b0e      	ldr	r3, [pc, #56]	; (8002c58 <ST7789H2_SetDisplayWindow+0x9c>)
 8002c20:	22ef      	movs	r2, #239	; 0xef
 8002c22:	801a      	strh	r2, [r3, #0]
  }

  if (Height + Ypos <= ST7789H2_LCD_PIXEL_HEIGHT)
 8002c24:	883a      	ldrh	r2, [r7, #0]
 8002c26:	88bb      	ldrh	r3, [r7, #4]
 8002c28:	4413      	add	r3, r2
 8002c2a:	2bf0      	cmp	r3, #240	; 0xf0
 8002c2c:	dc08      	bgt.n	8002c40 <ST7789H2_SetDisplayWindow+0x84>
  {
    WindowsYend = Height + Ypos - 1;
 8002c2e:	883a      	ldrh	r2, [r7, #0]
 8002c30:	88bb      	ldrh	r3, [r7, #4]
 8002c32:	4413      	add	r3, r2
 8002c34:	b29b      	uxth	r3, r3
 8002c36:	3b01      	subs	r3, #1
 8002c38:	b29a      	uxth	r2, r3
 8002c3a:	4b08      	ldr	r3, [pc, #32]	; (8002c5c <ST7789H2_SetDisplayWindow+0xa0>)
 8002c3c:	801a      	strh	r2, [r3, #0]
  }
  else
  {
    WindowsYend = ST7789H2_LCD_PIXEL_HEIGHT-1;
  }
}
 8002c3e:	e002      	b.n	8002c46 <ST7789H2_SetDisplayWindow+0x8a>
    WindowsYend = ST7789H2_LCD_PIXEL_HEIGHT-1;
 8002c40:	4b06      	ldr	r3, [pc, #24]	; (8002c5c <ST7789H2_SetDisplayWindow+0xa0>)
 8002c42:	22ef      	movs	r2, #239	; 0xef
 8002c44:	801a      	strh	r2, [r3, #0]
}
 8002c46:	bf00      	nop
 8002c48:	3708      	adds	r7, #8
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bc90      	pop	{r4, r7}
 8002c4e:	4770      	bx	lr
 8002c50:	2000017c 	.word	0x2000017c
 8002c54:	2000017e 	.word	0x2000017e
 8002c58:	20000060 	.word	0x20000060
 8002c5c:	20000062 	.word	0x20000062

08002c60 <ST7789H2_DrawHLine>:
  * @param  Ypos:     specifies the Y position.
  * @param  Length:   specifies the Line length.  
  * @retval None
  */
void ST7789H2_DrawHLine(uint16_t RGBCode, uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8002c60:	b590      	push	{r4, r7, lr}
 8002c62:	b085      	sub	sp, #20
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	4604      	mov	r4, r0
 8002c68:	4608      	mov	r0, r1
 8002c6a:	4611      	mov	r1, r2
 8002c6c:	461a      	mov	r2, r3
 8002c6e:	4623      	mov	r3, r4
 8002c70:	80fb      	strh	r3, [r7, #6]
 8002c72:	4603      	mov	r3, r0
 8002c74:	80bb      	strh	r3, [r7, #4]
 8002c76:	460b      	mov	r3, r1
 8002c78:	807b      	strh	r3, [r7, #2]
 8002c7a:	4613      	mov	r3, r2
 8002c7c:	803b      	strh	r3, [r7, #0]
  uint16_t counter = 0;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	81fb      	strh	r3, [r7, #14]
  
  /* Set Cursor */
  ST7789H2_SetCursor(Xpos, Ypos); 
 8002c82:	887a      	ldrh	r2, [r7, #2]
 8002c84:	88bb      	ldrh	r3, [r7, #4]
 8002c86:	4611      	mov	r1, r2
 8002c88:	4618      	mov	r0, r3
 8002c8a:	f7ff fedb 	bl	8002a44 <ST7789H2_SetCursor>
  
  /* Prepare to write to LCD RAM */
  ST7789H2_WriteReg(ST7789H2_WRITE_RAM, (uint8_t*)NULL, 0);   /* RAM write data command */
 8002c8e:	2200      	movs	r2, #0
 8002c90:	2100      	movs	r1, #0
 8002c92:	202c      	movs	r0, #44	; 0x2c
 8002c94:	f7ff ff5d 	bl	8002b52 <ST7789H2_WriteReg>
  
  /* Sent a complete line */
  for(counter = 0; counter < Length; counter++)
 8002c98:	2300      	movs	r3, #0
 8002c9a:	81fb      	strh	r3, [r7, #14]
 8002c9c:	e006      	b.n	8002cac <ST7789H2_DrawHLine+0x4c>
  {
    LCD_IO_WriteData(RGBCode);
 8002c9e:	88fb      	ldrh	r3, [r7, #6]
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	f000 fae1 	bl	8003268 <LCD_IO_WriteData>
  for(counter = 0; counter < Length; counter++)
 8002ca6:	89fb      	ldrh	r3, [r7, #14]
 8002ca8:	3301      	adds	r3, #1
 8002caa:	81fb      	strh	r3, [r7, #14]
 8002cac:	89fa      	ldrh	r2, [r7, #14]
 8002cae:	883b      	ldrh	r3, [r7, #0]
 8002cb0:	429a      	cmp	r2, r3
 8002cb2:	d3f4      	bcc.n	8002c9e <ST7789H2_DrawHLine+0x3e>
  }  
}
 8002cb4:	bf00      	nop
 8002cb6:	3714      	adds	r7, #20
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bd90      	pop	{r4, r7, pc}

08002cbc <ST7789H2_DrawVLine>:
  * @param  Ypos:     specifies the Y position.
  * @param  Length:   specifies the Line length.  
  * @retval None
  */
void ST7789H2_DrawVLine(uint16_t RGBCode, uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8002cbc:	b590      	push	{r4, r7, lr}
 8002cbe:	b085      	sub	sp, #20
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	4604      	mov	r4, r0
 8002cc4:	4608      	mov	r0, r1
 8002cc6:	4611      	mov	r1, r2
 8002cc8:	461a      	mov	r2, r3
 8002cca:	4623      	mov	r3, r4
 8002ccc:	80fb      	strh	r3, [r7, #6]
 8002cce:	4603      	mov	r3, r0
 8002cd0:	80bb      	strh	r3, [r7, #4]
 8002cd2:	460b      	mov	r3, r1
 8002cd4:	807b      	strh	r3, [r7, #2]
 8002cd6:	4613      	mov	r3, r2
 8002cd8:	803b      	strh	r3, [r7, #0]
  uint16_t counter = 0;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	81fb      	strh	r3, [r7, #14]

  /* Set Cursor */
  ST7789H2_SetCursor(Xpos, Ypos);
 8002cde:	887a      	ldrh	r2, [r7, #2]
 8002ce0:	88bb      	ldrh	r3, [r7, #4]
 8002ce2:	4611      	mov	r1, r2
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	f7ff fead 	bl	8002a44 <ST7789H2_SetCursor>
  
  /* Prepare to write to LCD RAM */
  ST7789H2_WriteReg(ST7789H2_WRITE_RAM, (uint8_t*)NULL, 0);   /* RAM write data command */
 8002cea:	2200      	movs	r2, #0
 8002cec:	2100      	movs	r1, #0
 8002cee:	202c      	movs	r0, #44	; 0x2c
 8002cf0:	f7ff ff2f 	bl	8002b52 <ST7789H2_WriteReg>

  /* Fill a complete vertical line */
  for(counter = 0; counter < Length; counter++)
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	81fb      	strh	r3, [r7, #14]
 8002cf8:	e00b      	b.n	8002d12 <ST7789H2_DrawVLine+0x56>
  {
    ST7789H2_WritePixel(Xpos, Ypos + counter, RGBCode);
 8002cfa:	887a      	ldrh	r2, [r7, #2]
 8002cfc:	89fb      	ldrh	r3, [r7, #14]
 8002cfe:	4413      	add	r3, r2
 8002d00:	b299      	uxth	r1, r3
 8002d02:	88fa      	ldrh	r2, [r7, #6]
 8002d04:	88bb      	ldrh	r3, [r7, #4]
 8002d06:	4618      	mov	r0, r3
 8002d08:	f7ff fece 	bl	8002aa8 <ST7789H2_WritePixel>
  for(counter = 0; counter < Length; counter++)
 8002d0c:	89fb      	ldrh	r3, [r7, #14]
 8002d0e:	3301      	adds	r3, #1
 8002d10:	81fb      	strh	r3, [r7, #14]
 8002d12:	89fa      	ldrh	r2, [r7, #14]
 8002d14:	883b      	ldrh	r3, [r7, #0]
 8002d16:	429a      	cmp	r2, r3
 8002d18:	d3ef      	bcc.n	8002cfa <ST7789H2_DrawVLine+0x3e>
  }
}
 8002d1a:	bf00      	nop
 8002d1c:	3714      	adds	r7, #20
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd90      	pop	{r4, r7, pc}
	...

08002d24 <ST7789H2_DrawBitmap>:
  * @param  Xpos: Bmp X position in the LCD
  * @param  Ypos: Bmp Y position in the LCD    
  * @retval None
  */
void ST7789H2_DrawBitmap(uint16_t Xpos, uint16_t Ypos, uint8_t *pbmp)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b088      	sub	sp, #32
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	603a      	str	r2, [r7, #0]
 8002d2e:	80fb      	strh	r3, [r7, #6]
 8002d30:	460b      	mov	r3, r1
 8002d32:	80bb      	strh	r3, [r7, #4]
  uint32_t index = 0, size = 0;
 8002d34:	2300      	movs	r3, #0
 8002d36:	617b      	str	r3, [r7, #20]
 8002d38:	2300      	movs	r3, #0
 8002d3a:	613b      	str	r3, [r7, #16]
  uint32_t posY;
  uint32_t nb_line = 0;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	61bb      	str	r3, [r7, #24]
  uint16_t Xsize = WindowsXend - WindowsXstart + 1;
 8002d40:	4b2f      	ldr	r3, [pc, #188]	; (8002e00 <ST7789H2_DrawBitmap+0xdc>)
 8002d42:	881a      	ldrh	r2, [r3, #0]
 8002d44:	4b2f      	ldr	r3, [pc, #188]	; (8002e04 <ST7789H2_DrawBitmap+0xe0>)
 8002d46:	881b      	ldrh	r3, [r3, #0]
 8002d48:	1ad3      	subs	r3, r2, r3
 8002d4a:	b29b      	uxth	r3, r3
 8002d4c:	3301      	adds	r3, #1
 8002d4e:	81fb      	strh	r3, [r7, #14]
  uint16_t Ysize = WindowsYend - WindowsYstart + 1;
 8002d50:	4b2d      	ldr	r3, [pc, #180]	; (8002e08 <ST7789H2_DrawBitmap+0xe4>)
 8002d52:	881a      	ldrh	r2, [r3, #0]
 8002d54:	4b2d      	ldr	r3, [pc, #180]	; (8002e0c <ST7789H2_DrawBitmap+0xe8>)
 8002d56:	881b      	ldrh	r3, [r3, #0]
 8002d58:	1ad3      	subs	r3, r2, r3
 8002d5a:	b29b      	uxth	r3, r3
 8002d5c:	3301      	adds	r3, #1
 8002d5e:	81bb      	strh	r3, [r7, #12]

  /* Read bitmap size */
  size = *(volatile uint16_t *) (pbmp + 2);
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	3302      	adds	r3, #2
 8002d64:	881b      	ldrh	r3, [r3, #0]
 8002d66:	b29b      	uxth	r3, r3
 8002d68:	613b      	str	r3, [r7, #16]
  size |= (*(volatile uint16_t *) (pbmp + 4)) << 16;
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	3304      	adds	r3, #4
 8002d6e:	881b      	ldrh	r3, [r3, #0]
 8002d70:	b29b      	uxth	r3, r3
 8002d72:	041b      	lsls	r3, r3, #16
 8002d74:	461a      	mov	r2, r3
 8002d76:	693b      	ldr	r3, [r7, #16]
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	613b      	str	r3, [r7, #16]
  /* Get bitmap data address offset */
  index = *(volatile uint16_t *) (pbmp + 10);
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	330a      	adds	r3, #10
 8002d80:	881b      	ldrh	r3, [r3, #0]
 8002d82:	b29b      	uxth	r3, r3
 8002d84:	617b      	str	r3, [r7, #20]
  index |= (*(volatile uint16_t *) (pbmp + 12)) << 16;
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	330c      	adds	r3, #12
 8002d8a:	881b      	ldrh	r3, [r3, #0]
 8002d8c:	b29b      	uxth	r3, r3
 8002d8e:	041b      	lsls	r3, r3, #16
 8002d90:	461a      	mov	r2, r3
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	4313      	orrs	r3, r2
 8002d96:	617b      	str	r3, [r7, #20]
  size = (size - index)/2;
 8002d98:	693a      	ldr	r2, [r7, #16]
 8002d9a:	697b      	ldr	r3, [r7, #20]
 8002d9c:	1ad3      	subs	r3, r2, r3
 8002d9e:	085b      	lsrs	r3, r3, #1
 8002da0:	613b      	str	r3, [r7, #16]
  pbmp += index;
 8002da2:	683a      	ldr	r2, [r7, #0]
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	4413      	add	r3, r2
 8002da8:	603b      	str	r3, [r7, #0]

  for (posY = (Ypos + Ysize); posY > Ypos; posY--)  /* In BMP files the line order is inverted */
 8002daa:	88ba      	ldrh	r2, [r7, #4]
 8002dac:	89bb      	ldrh	r3, [r7, #12]
 8002dae:	4413      	add	r3, r2
 8002db0:	61fb      	str	r3, [r7, #28]
 8002db2:	e01d      	b.n	8002df0 <ST7789H2_DrawBitmap+0xcc>
  {
    /* Set Cursor */
    ST7789H2_SetCursor(Xpos, posY - 1);
 8002db4:	69fb      	ldr	r3, [r7, #28]
 8002db6:	b29b      	uxth	r3, r3
 8002db8:	3b01      	subs	r3, #1
 8002dba:	b29a      	uxth	r2, r3
 8002dbc:	88fb      	ldrh	r3, [r7, #6]
 8002dbe:	4611      	mov	r1, r2
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	f7ff fe3f 	bl	8002a44 <ST7789H2_SetCursor>

    /* Draw one line of the picture */
    ST7789H2_DrawRGBHLine(Xpos, posY - 1, Xsize, (pbmp + (nb_line * Xsize * 2)));
 8002dc6:	69fb      	ldr	r3, [r7, #28]
 8002dc8:	b29b      	uxth	r3, r3
 8002dca:	3b01      	subs	r3, #1
 8002dcc:	b299      	uxth	r1, r3
 8002dce:	89fb      	ldrh	r3, [r7, #14]
 8002dd0:	69ba      	ldr	r2, [r7, #24]
 8002dd2:	fb02 f303 	mul.w	r3, r2, r3
 8002dd6:	005b      	lsls	r3, r3, #1
 8002dd8:	683a      	ldr	r2, [r7, #0]
 8002dda:	4413      	add	r3, r2
 8002ddc:	89fa      	ldrh	r2, [r7, #14]
 8002dde:	88f8      	ldrh	r0, [r7, #6]
 8002de0:	f000 f898 	bl	8002f14 <ST7789H2_DrawRGBHLine>
    nb_line++;
 8002de4:	69bb      	ldr	r3, [r7, #24]
 8002de6:	3301      	adds	r3, #1
 8002de8:	61bb      	str	r3, [r7, #24]
  for (posY = (Ypos + Ysize); posY > Ypos; posY--)  /* In BMP files the line order is inverted */
 8002dea:	69fb      	ldr	r3, [r7, #28]
 8002dec:	3b01      	subs	r3, #1
 8002dee:	61fb      	str	r3, [r7, #28]
 8002df0:	88bb      	ldrh	r3, [r7, #4]
 8002df2:	69fa      	ldr	r2, [r7, #28]
 8002df4:	429a      	cmp	r2, r3
 8002df6:	d8dd      	bhi.n	8002db4 <ST7789H2_DrawBitmap+0x90>
  }
}
 8002df8:	bf00      	nop
 8002dfa:	3720      	adds	r7, #32
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}
 8002e00:	20000060 	.word	0x20000060
 8002e04:	2000017c 	.word	0x2000017c
 8002e08:	20000062 	.word	0x20000062
 8002e0c:	2000017e 	.word	0x2000017e

08002e10 <ST7789H2_DrawRGBImage>:
  * @param  Xsize: Image X size in the LCD
  * @param  Ysize: Image Y size in the LCD
  * @retval None
  */
void ST7789H2_DrawRGBImage(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint16_t Ysize, uint8_t *pdata)
{
 8002e10:	b590      	push	{r4, r7, lr}
 8002e12:	b085      	sub	sp, #20
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	4604      	mov	r4, r0
 8002e18:	4608      	mov	r0, r1
 8002e1a:	4611      	mov	r1, r2
 8002e1c:	461a      	mov	r2, r3
 8002e1e:	4623      	mov	r3, r4
 8002e20:	80fb      	strh	r3, [r7, #6]
 8002e22:	4603      	mov	r3, r0
 8002e24:	80bb      	strh	r3, [r7, #4]
 8002e26:	460b      	mov	r3, r1
 8002e28:	807b      	strh	r3, [r7, #2]
 8002e2a:	4613      	mov	r3, r2
 8002e2c:	803b      	strh	r3, [r7, #0]
  uint32_t posY;
  uint32_t nb_line = 0;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	60bb      	str	r3, [r7, #8]

  for (posY = Ypos; posY < (Ypos + Ysize); posY ++)
 8002e32:	88bb      	ldrh	r3, [r7, #4]
 8002e34:	60fb      	str	r3, [r7, #12]
 8002e36:	e019      	b.n	8002e6c <ST7789H2_DrawRGBImage+0x5c>
  {
    /* Set Cursor */
    ST7789H2_SetCursor(Xpos, posY);
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	b29a      	uxth	r2, r3
 8002e3c:	88fb      	ldrh	r3, [r7, #6]
 8002e3e:	4611      	mov	r1, r2
 8002e40:	4618      	mov	r0, r3
 8002e42:	f7ff fdff 	bl	8002a44 <ST7789H2_SetCursor>

    /* Draw one line of the picture */
    ST7789H2_DrawRGBHLine(Xpos, posY, Xsize, (pdata + (nb_line * Xsize * 2)));
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	b299      	uxth	r1, r3
 8002e4a:	887b      	ldrh	r3, [r7, #2]
 8002e4c:	68ba      	ldr	r2, [r7, #8]
 8002e4e:	fb02 f303 	mul.w	r3, r2, r3
 8002e52:	005b      	lsls	r3, r3, #1
 8002e54:	6a3a      	ldr	r2, [r7, #32]
 8002e56:	4413      	add	r3, r2
 8002e58:	887a      	ldrh	r2, [r7, #2]
 8002e5a:	88f8      	ldrh	r0, [r7, #6]
 8002e5c:	f000 f85a 	bl	8002f14 <ST7789H2_DrawRGBHLine>
    nb_line++;
 8002e60:	68bb      	ldr	r3, [r7, #8]
 8002e62:	3301      	adds	r3, #1
 8002e64:	60bb      	str	r3, [r7, #8]
  for (posY = Ypos; posY < (Ypos + Ysize); posY ++)
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	3301      	adds	r3, #1
 8002e6a:	60fb      	str	r3, [r7, #12]
 8002e6c:	88ba      	ldrh	r2, [r7, #4]
 8002e6e:	883b      	ldrh	r3, [r7, #0]
 8002e70:	4413      	add	r3, r2
 8002e72:	461a      	mov	r2, r3
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d3de      	bcc.n	8002e38 <ST7789H2_DrawRGBImage+0x28>
  }
}
 8002e7a:	bf00      	nop
 8002e7c:	3714      	adds	r7, #20
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd90      	pop	{r4, r7, pc}

08002e82 <ST7789H2_ReadPixel_rgb888>:
  * @param  Xpos: specifies the X position.
  * @param  Ypos: specifies the Y position.
  * @retval Each RGB pixel color components in a structure
  */
static ST7789H2_Rgb888 ST7789H2_ReadPixel_rgb888(uint16_t Xpos, uint16_t Ypos)
{
 8002e82:	b580      	push	{r7, lr}
 8002e84:	b086      	sub	sp, #24
 8002e86:	af00      	add	r7, sp, #0
 8002e88:	4603      	mov	r3, r0
 8002e8a:	460a      	mov	r2, r1
 8002e8c:	80fb      	strh	r3, [r7, #6]
 8002e8e:	4613      	mov	r3, r2
 8002e90:	80bb      	strh	r3, [r7, #4]
   * address 1 :    blue pixel 0    X  X  |     red pixel 1   X  X
   * address 2 :   green pixel 1    X  X  |    blue pixel 1   X  X
   */

  /* Set Cursor */
  ST7789H2_SetCursor(Xpos, Ypos);
 8002e92:	88ba      	ldrh	r2, [r7, #4]
 8002e94:	88fb      	ldrh	r3, [r7, #6]
 8002e96:	4611      	mov	r1, r2
 8002e98:	4618      	mov	r0, r3
 8002e9a:	f7ff fdd3 	bl	8002a44 <ST7789H2_SetCursor>
  /* Prepare to read LCD RAM */
  ST7789H2_WriteReg(ST7789H2_READ_RAM, (uint8_t*)NULL, 0);   /* RAM read data command */
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	2100      	movs	r1, #0
 8002ea2:	202e      	movs	r0, #46	; 0x2e
 8002ea4:	f7ff fe55 	bl	8002b52 <ST7789H2_WriteReg>
  /* Dummy read */
  LCD_IO_ReadData();
 8002ea8:	f000 f9f8 	bl	800329c <LCD_IO_ReadData>
  /* Read first part of the RGB888 data */
  rgb888_part1 = LCD_IO_ReadData();
 8002eac:	f000 f9f6 	bl	800329c <LCD_IO_ReadData>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	82fb      	strh	r3, [r7, #22]
  /* Read first part of the RGB888 data */
  rgb888_part2 = LCD_IO_ReadData();
 8002eb4:	f000 f9f2 	bl	800329c <LCD_IO_ReadData>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	82bb      	strh	r3, [r7, #20]

  /* red component */
  rgb888.red   = (rgb888_part1 & 0xFC00) >> 8;
 8002ebc:	8afb      	ldrh	r3, [r7, #22]
 8002ebe:	121b      	asrs	r3, r3, #8
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	f023 0303 	bic.w	r3, r3, #3
 8002ec6:	b2db      	uxtb	r3, r3
 8002ec8:	733b      	strb	r3, [r7, #12]
  /* green component */
  rgb888.green = (rgb888_part1 & 0x00FC) >> 0;
 8002eca:	8afb      	ldrh	r3, [r7, #22]
 8002ecc:	b2db      	uxtb	r3, r3
 8002ece:	f023 0303 	bic.w	r3, r3, #3
 8002ed2:	b2db      	uxtb	r3, r3
 8002ed4:	737b      	strb	r3, [r7, #13]
  /* blue component */
  rgb888.blue  = (rgb888_part2 & 0xFC00) >> 8;
 8002ed6:	8abb      	ldrh	r3, [r7, #20]
 8002ed8:	121b      	asrs	r3, r3, #8
 8002eda:	b2db      	uxtb	r3, r3
 8002edc:	f023 0303 	bic.w	r3, r3, #3
 8002ee0:	b2db      	uxtb	r3, r3
 8002ee2:	73bb      	strb	r3, [r7, #14]

  return rgb888;
 8002ee4:	f107 0310 	add.w	r3, r7, #16
 8002ee8:	f107 020c 	add.w	r2, r7, #12
 8002eec:	6812      	ldr	r2, [r2, #0]
 8002eee:	4611      	mov	r1, r2
 8002ef0:	8019      	strh	r1, [r3, #0]
 8002ef2:	3302      	adds	r3, #2
 8002ef4:	0c12      	lsrs	r2, r2, #16
 8002ef6:	701a      	strb	r2, [r3, #0]
 8002ef8:	2300      	movs	r3, #0
 8002efa:	7c3a      	ldrb	r2, [r7, #16]
 8002efc:	f362 0307 	bfi	r3, r2, #0, #8
 8002f00:	7c7a      	ldrb	r2, [r7, #17]
 8002f02:	f362 230f 	bfi	r3, r2, #8, #8
 8002f06:	7cba      	ldrb	r2, [r7, #18]
 8002f08:	f362 4317 	bfi	r3, r2, #16, #8
}
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	3718      	adds	r7, #24
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bd80      	pop	{r7, pc}

08002f14 <ST7789H2_DrawRGBHLine>:
  * @param  Ypos: Image Y position in the LCD
  * @param  Xsize: Image X size in the LCD
  * @retval None
  */
static void ST7789H2_DrawRGBHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint8_t *pdata)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b088      	sub	sp, #32
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	607b      	str	r3, [r7, #4]
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	81fb      	strh	r3, [r7, #14]
 8002f20:	460b      	mov	r3, r1
 8002f22:	81bb      	strh	r3, [r7, #12]
 8002f24:	4613      	mov	r3, r2
 8002f26:	817b      	strh	r3, [r7, #10]
  uint32_t i = 0;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	61fb      	str	r3, [r7, #28]
  uint32_t posX;
  uint16_t *rgb565 = (uint16_t*)pdata;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	617b      	str	r3, [r7, #20]
  
  /* Prepare to write to LCD RAM */
  ST7789H2_WriteReg(ST7789H2_WRITE_RAM, (uint8_t*)NULL, 0);   /* RAM write data command */
 8002f30:	2200      	movs	r2, #0
 8002f32:	2100      	movs	r1, #0
 8002f34:	202c      	movs	r0, #44	; 0x2c
 8002f36:	f7ff fe0c 	bl	8002b52 <ST7789H2_WriteReg>
  
  for (posX = Xpos; posX < (Xsize + Xpos); posX++)
 8002f3a:	89fb      	ldrh	r3, [r7, #14]
 8002f3c:	61bb      	str	r3, [r7, #24]
 8002f3e:	e02a      	b.n	8002f96 <ST7789H2_DrawRGBHLine+0x82>
  {
    if ((posX >= WindowsXstart) && (Ypos >= WindowsYstart) &&     /* Check we are in the defined window */
 8002f40:	4b1a      	ldr	r3, [pc, #104]	; (8002fac <ST7789H2_DrawRGBHLine+0x98>)
 8002f42:	881b      	ldrh	r3, [r3, #0]
 8002f44:	461a      	mov	r2, r3
 8002f46:	69bb      	ldr	r3, [r7, #24]
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d321      	bcc.n	8002f90 <ST7789H2_DrawRGBHLine+0x7c>
 8002f4c:	4b18      	ldr	r3, [pc, #96]	; (8002fb0 <ST7789H2_DrawRGBHLine+0x9c>)
 8002f4e:	881b      	ldrh	r3, [r3, #0]
 8002f50:	89ba      	ldrh	r2, [r7, #12]
 8002f52:	429a      	cmp	r2, r3
 8002f54:	d31c      	bcc.n	8002f90 <ST7789H2_DrawRGBHLine+0x7c>
        (posX <= WindowsXend) && (Ypos <= WindowsYend))
 8002f56:	4b17      	ldr	r3, [pc, #92]	; (8002fb4 <ST7789H2_DrawRGBHLine+0xa0>)
 8002f58:	881b      	ldrh	r3, [r3, #0]
 8002f5a:	461a      	mov	r2, r3
    if ((posX >= WindowsXstart) && (Ypos >= WindowsYstart) &&     /* Check we are in the defined window */
 8002f5c:	69bb      	ldr	r3, [r7, #24]
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d816      	bhi.n	8002f90 <ST7789H2_DrawRGBHLine+0x7c>
        (posX <= WindowsXend) && (Ypos <= WindowsYend))
 8002f62:	4b15      	ldr	r3, [pc, #84]	; (8002fb8 <ST7789H2_DrawRGBHLine+0xa4>)
 8002f64:	881b      	ldrh	r3, [r3, #0]
 8002f66:	89ba      	ldrh	r2, [r7, #12]
 8002f68:	429a      	cmp	r2, r3
 8002f6a:	d811      	bhi.n	8002f90 <ST7789H2_DrawRGBHLine+0x7c>
    {
      if (posX != (Xsize + Xpos))     /* When writing last pixel when size is odd, the third part is not written */
 8002f6c:	897a      	ldrh	r2, [r7, #10]
 8002f6e:	89fb      	ldrh	r3, [r7, #14]
 8002f70:	4413      	add	r3, r2
 8002f72:	461a      	mov	r2, r3
 8002f74:	69bb      	ldr	r3, [r7, #24]
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d007      	beq.n	8002f8a <ST7789H2_DrawRGBHLine+0x76>
      {
        LCD_IO_WriteData(rgb565[i]);        
 8002f7a:	69fb      	ldr	r3, [r7, #28]
 8002f7c:	005b      	lsls	r3, r3, #1
 8002f7e:	697a      	ldr	r2, [r7, #20]
 8002f80:	4413      	add	r3, r2
 8002f82:	881b      	ldrh	r3, [r3, #0]
 8002f84:	4618      	mov	r0, r3
 8002f86:	f000 f96f 	bl	8003268 <LCD_IO_WriteData>
      }      
      i++;
 8002f8a:	69fb      	ldr	r3, [r7, #28]
 8002f8c:	3301      	adds	r3, #1
 8002f8e:	61fb      	str	r3, [r7, #28]
  for (posX = Xpos; posX < (Xsize + Xpos); posX++)
 8002f90:	69bb      	ldr	r3, [r7, #24]
 8002f92:	3301      	adds	r3, #1
 8002f94:	61bb      	str	r3, [r7, #24]
 8002f96:	897a      	ldrh	r2, [r7, #10]
 8002f98:	89fb      	ldrh	r3, [r7, #14]
 8002f9a:	4413      	add	r3, r2
 8002f9c:	461a      	mov	r2, r3
 8002f9e:	69bb      	ldr	r3, [r7, #24]
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d3cd      	bcc.n	8002f40 <ST7789H2_DrawRGBHLine+0x2c>
    }
  }
}
 8002fa4:	bf00      	nop
 8002fa6:	3720      	adds	r7, #32
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bd80      	pop	{r7, pc}
 8002fac:	2000017c 	.word	0x2000017c
 8002fb0:	2000017e 	.word	0x2000017e
 8002fb4:	20000060 	.word	0x20000060
 8002fb8:	20000062 	.word	0x20000062

08002fbc <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line 
  *                                    with interrupt generation capability  
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b088      	sub	sp, #32
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	460a      	mov	r2, r1
 8002fc6:	71fb      	strb	r3, [r7, #7]
 8002fc8:	4613      	mov	r3, r2
 8002fca:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable the BUTTON clock */
  WAKEUP_BUTTON_GPIO_CLK_ENABLE();
 8002fcc:	2300      	movs	r3, #0
 8002fce:	60bb      	str	r3, [r7, #8]
 8002fd0:	4b22      	ldr	r3, [pc, #136]	; (800305c <BSP_PB_Init+0xa0>)
 8002fd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fd4:	4a21      	ldr	r2, [pc, #132]	; (800305c <BSP_PB_Init+0xa0>)
 8002fd6:	f043 0301 	orr.w	r3, r3, #1
 8002fda:	6313      	str	r3, [r2, #48]	; 0x30
 8002fdc:	4b1f      	ldr	r3, [pc, #124]	; (800305c <BSP_PB_Init+0xa0>)
 8002fde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fe0:	f003 0301 	and.w	r3, r3, #1
 8002fe4:	60bb      	str	r3, [r7, #8]
 8002fe6:	68bb      	ldr	r3, [r7, #8]
  
  if(ButtonMode == BUTTON_MODE_GPIO)
 8002fe8:	79bb      	ldrb	r3, [r7, #6]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d111      	bne.n	8003012 <BSP_PB_Init+0x56>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Pin = BUTTON_PIN[Button];
 8002fee:	2301      	movs	r3, #1
 8002ff0:	60fb      	str	r3, [r7, #12]
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	613b      	str	r3, [r7, #16]
    gpio_init_structure.Pull = GPIO_PULLDOWN;
 8002ff6:	2302      	movs	r3, #2
 8002ff8:	617b      	str	r3, [r7, #20]
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8002ffa:	2302      	movs	r3, #2
 8002ffc:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8002ffe:	79fb      	ldrb	r3, [r7, #7]
 8003000:	4a17      	ldr	r2, [pc, #92]	; (8003060 <BSP_PB_Init+0xa4>)
 8003002:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003006:	f107 020c 	add.w	r2, r7, #12
 800300a:	4611      	mov	r1, r2
 800300c:	4618      	mov	r0, r3
 800300e:	f001 fc87 	bl	8004920 <HAL_GPIO_Init>
  }
  
  if(ButtonMode == BUTTON_MODE_EXTI)
 8003012:	79bb      	ldrb	r3, [r7, #6]
 8003014:	2b01      	cmp	r3, #1
 8003016:	d11d      	bne.n	8003054 <BSP_PB_Init+0x98>
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Pin = BUTTON_PIN[Button];
 8003018:	2301      	movs	r3, #1
 800301a:	60fb      	str	r3, [r7, #12]
    gpio_init_structure.Pull = GPIO_PULLDOWN;
 800301c:	2302      	movs	r3, #2
 800301e:	617b      	str	r3, [r7, #20]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003020:	2303      	movs	r3, #3
 8003022:	61bb      	str	r3, [r7, #24]
    
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8003024:	4b0f      	ldr	r3, [pc, #60]	; (8003064 <BSP_PB_Init+0xa8>)
 8003026:	613b      	str	r3, [r7, #16]
    
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8003028:	79fb      	ldrb	r3, [r7, #7]
 800302a:	4a0d      	ldr	r2, [pc, #52]	; (8003060 <BSP_PB_Init+0xa4>)
 800302c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003030:	f107 020c 	add.w	r2, r7, #12
 8003034:	4611      	mov	r1, r2
 8003036:	4618      	mov	r0, r3
 8003038:	f001 fc72 	bl	8004920 <HAL_GPIO_Init>
    
    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 800303c:	2306      	movs	r3, #6
 800303e:	b25b      	sxtb	r3, r3
 8003040:	2200      	movs	r2, #0
 8003042:	210f      	movs	r1, #15
 8003044:	4618      	mov	r0, r3
 8003046:	f001 f945 	bl	80042d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 800304a:	2306      	movs	r3, #6
 800304c:	b25b      	sxtb	r3, r3
 800304e:	4618      	mov	r0, r3
 8003050:	f001 f95c 	bl	800430c <HAL_NVIC_EnableIRQ>
  }
}
 8003054:	bf00      	nop
 8003056:	3720      	adds	r7, #32
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}
 800305c:	40023800 	.word	0x40023800
 8003060:	20000064 	.word	0x20000064
 8003064:	10110000 	.word	0x10110000

08003068 <FMC_BANK3_MspInit>:
/*************************** FMC Routines ************************************/
/**
  * @brief  Initializes FMC_BANK3 MSP.
  */
static void FMC_BANK3_MspInit(void)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b08a      	sub	sp, #40	; 0x28
 800306c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef gpio_init_structure;
    
  /* Enable FSMC clock */
  __HAL_RCC_FSMC_CLK_ENABLE();
 800306e:	2300      	movs	r3, #0
 8003070:	613b      	str	r3, [r7, #16]
 8003072:	4b3a      	ldr	r3, [pc, #232]	; (800315c <FMC_BANK3_MspInit+0xf4>)
 8003074:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003076:	4a39      	ldr	r2, [pc, #228]	; (800315c <FMC_BANK3_MspInit+0xf4>)
 8003078:	f043 0301 	orr.w	r3, r3, #1
 800307c:	6393      	str	r3, [r2, #56]	; 0x38
 800307e:	4b37      	ldr	r3, [pc, #220]	; (800315c <FMC_BANK3_MspInit+0xf4>)
 8003080:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003082:	f003 0301 	and.w	r3, r3, #1
 8003086:	613b      	str	r3, [r7, #16]
 8003088:	693b      	ldr	r3, [r7, #16]
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800308a:	2300      	movs	r3, #0
 800308c:	60fb      	str	r3, [r7, #12]
 800308e:	4b33      	ldr	r3, [pc, #204]	; (800315c <FMC_BANK3_MspInit+0xf4>)
 8003090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003092:	4a32      	ldr	r2, [pc, #200]	; (800315c <FMC_BANK3_MspInit+0xf4>)
 8003094:	f043 0308 	orr.w	r3, r3, #8
 8003098:	6313      	str	r3, [r2, #48]	; 0x30
 800309a:	4b30      	ldr	r3, [pc, #192]	; (800315c <FMC_BANK3_MspInit+0xf4>)
 800309c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800309e:	f003 0308 	and.w	r3, r3, #8
 80030a2:	60fb      	str	r3, [r7, #12]
 80030a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80030a6:	2300      	movs	r3, #0
 80030a8:	60bb      	str	r3, [r7, #8]
 80030aa:	4b2c      	ldr	r3, [pc, #176]	; (800315c <FMC_BANK3_MspInit+0xf4>)
 80030ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ae:	4a2b      	ldr	r2, [pc, #172]	; (800315c <FMC_BANK3_MspInit+0xf4>)
 80030b0:	f043 0310 	orr.w	r3, r3, #16
 80030b4:	6313      	str	r3, [r2, #48]	; 0x30
 80030b6:	4b29      	ldr	r3, [pc, #164]	; (800315c <FMC_BANK3_MspInit+0xf4>)
 80030b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ba:	f003 0310 	and.w	r3, r3, #16
 80030be:	60bb      	str	r3, [r7, #8]
 80030c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80030c2:	2300      	movs	r3, #0
 80030c4:	607b      	str	r3, [r7, #4]
 80030c6:	4b25      	ldr	r3, [pc, #148]	; (800315c <FMC_BANK3_MspInit+0xf4>)
 80030c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ca:	4a24      	ldr	r2, [pc, #144]	; (800315c <FMC_BANK3_MspInit+0xf4>)
 80030cc:	f043 0320 	orr.w	r3, r3, #32
 80030d0:	6313      	str	r3, [r2, #48]	; 0x30
 80030d2:	4b22      	ldr	r3, [pc, #136]	; (800315c <FMC_BANK3_MspInit+0xf4>)
 80030d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030d6:	f003 0320 	and.w	r3, r3, #32
 80030da:	607b      	str	r3, [r7, #4]
 80030dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80030de:	2300      	movs	r3, #0
 80030e0:	603b      	str	r3, [r7, #0]
 80030e2:	4b1e      	ldr	r3, [pc, #120]	; (800315c <FMC_BANK3_MspInit+0xf4>)
 80030e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030e6:	4a1d      	ldr	r2, [pc, #116]	; (800315c <FMC_BANK3_MspInit+0xf4>)
 80030e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80030ec:	6313      	str	r3, [r2, #48]	; 0x30
 80030ee:	4b1b      	ldr	r3, [pc, #108]	; (800315c <FMC_BANK3_MspInit+0xf4>)
 80030f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030f6:	603b      	str	r3, [r7, #0]
 80030f8:	683b      	ldr	r3, [r7, #0]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80030fa:	2302      	movs	r3, #2
 80030fc:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 80030fe:	2301      	movs	r3, #1
 8003100:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8003102:	2303      	movs	r3, #3
 8003104:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = GPIO_AF12_FSMC;
 8003106:	230c      	movs	r3, #12
 8003108:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* GPIOD configuration: GPIO_PIN_7 is  FMC_NE1 , GPIO_PIN_11 ans GPIO_PIN_12 are PSRAM_A16 and PSRAM_A17 */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_8 |\
 800310a:	f64d 73b3 	movw	r3, #57267	; 0xdfb3
 800310e:	617b      	str	r3, [r7, #20]
                              GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15 | GPIO_PIN_7|\
                              GPIO_PIN_11 | GPIO_PIN_12;
   
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8003110:	f107 0314 	add.w	r3, r7, #20
 8003114:	4619      	mov	r1, r3
 8003116:	4812      	ldr	r0, [pc, #72]	; (8003160 <FMC_BANK3_MspInit+0xf8>)
 8003118:	f001 fc02 	bl	8004920 <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 |\
 800311c:	f64f 7380 	movw	r3, #65408	; 0xff80
 8003120:	617b      	str	r3, [r7, #20]
                              GPIO_PIN_12 |GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8003122:	f107 0314 	add.w	r3, r7, #20
 8003126:	4619      	mov	r1, r3
 8003128:	480e      	ldr	r0, [pc, #56]	; (8003164 <FMC_BANK3_MspInit+0xfc>)
 800312a:	f001 fbf9 	bl	8004920 <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 |\
 800312e:	f24f 033f 	movw	r3, #61503	; 0xf03f
 8003132:	617b      	str	r3, [r7, #20]
                              GPIO_PIN_5 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15; 
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8003134:	f107 0314 	add.w	r3, r7, #20
 8003138:	4619      	mov	r1, r3
 800313a:	480b      	ldr	r0, [pc, #44]	; (8003168 <FMC_BANK3_MspInit+0x100>)
 800313c:	f001 fbf0 	bl	8004920 <HAL_GPIO_Init>

  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 |\
 8003140:	f240 433f 	movw	r3, #1087	; 0x43f
 8003144:	617b      	str	r3, [r7, #20]
                              GPIO_PIN_5 | GPIO_PIN_10 ; 
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8003146:	f107 0314 	add.w	r3, r7, #20
 800314a:	4619      	mov	r1, r3
 800314c:	4807      	ldr	r0, [pc, #28]	; (800316c <FMC_BANK3_MspInit+0x104>)
 800314e:	f001 fbe7 	bl	8004920 <HAL_GPIO_Init>
}
 8003152:	bf00      	nop
 8003154:	3728      	adds	r7, #40	; 0x28
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
 800315a:	bf00      	nop
 800315c:	40023800 	.word	0x40023800
 8003160:	40020c00 	.word	0x40020c00
 8003164:	40021000 	.word	0x40021000
 8003168:	40021400 	.word	0x40021400
 800316c:	40021800 	.word	0x40021800

08003170 <FMC_BANK3_Init>:

/**
  * @brief  Initializes LCD IOs.
  */ 
static void FMC_BANK3_Init(void) 
{  
 8003170:	b580      	push	{r7, lr}
 8003172:	b09c      	sub	sp, #112	; 0x70
 8003174:	af00      	add	r7, sp, #0
  SRAM_HandleTypeDef hsram;
  FSMC_NORSRAM_TimingTypeDef sram_timing;

  /* Initialize the SRAM controller */
  FMC_BANK3_MspInit();
 8003176:	f7ff ff77 	bl	8003068 <FMC_BANK3_MspInit>
  
  /*** Configure the SRAM Bank 1 ***/
  /* Configure IPs */
  hsram.Instance  = FSMC_NORSRAM_DEVICE;
 800317a:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 800317e:	623b      	str	r3, [r7, #32]
  hsram.Extended  = FSMC_NORSRAM_EXTENDED_DEVICE;
 8003180:	4b1e      	ldr	r3, [pc, #120]	; (80031fc <FMC_BANK3_Init+0x8c>)
 8003182:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Timing config */
  sram_timing.AddressSetupTime      = 3;
 8003184:	2303      	movs	r3, #3
 8003186:	607b      	str	r3, [r7, #4]
  sram_timing.AddressHoldTime       = 1;
 8003188:	2301      	movs	r3, #1
 800318a:	60bb      	str	r3, [r7, #8]
  sram_timing.DataSetupTime         = 4;
 800318c:	2304      	movs	r3, #4
 800318e:	60fb      	str	r3, [r7, #12]
  sram_timing.BusTurnAroundDuration = 1;
 8003190:	2301      	movs	r3, #1
 8003192:	613b      	str	r3, [r7, #16]
  sram_timing.CLKDivision           = 2;
 8003194:	2302      	movs	r3, #2
 8003196:	617b      	str	r3, [r7, #20]
  sram_timing.DataLatency           = 2;
 8003198:	2302      	movs	r3, #2
 800319a:	61bb      	str	r3, [r7, #24]
  sram_timing.AccessMode            = FSMC_ACCESS_MODE_A;
 800319c:	2300      	movs	r3, #0
 800319e:	61fb      	str	r3, [r7, #28]
      
  hsram.Init.NSBank             = FSMC_NORSRAM_BANK3;
 80031a0:	2304      	movs	r3, #4
 80031a2:	62bb      	str	r3, [r7, #40]	; 0x28
  hsram.Init.DataAddressMux     = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80031a4:	2300      	movs	r3, #0
 80031a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  hsram.Init.MemoryType         = FSMC_MEMORY_TYPE_SRAM;
 80031a8:	2300      	movs	r3, #0
 80031aa:	633b      	str	r3, [r7, #48]	; 0x30
  hsram.Init.MemoryDataWidth    = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80031ac:	2310      	movs	r3, #16
 80031ae:	637b      	str	r3, [r7, #52]	; 0x34
  hsram.Init.BurstAccessMode    = FSMC_BURST_ACCESS_MODE_DISABLE;
 80031b0:	2300      	movs	r3, #0
 80031b2:	63bb      	str	r3, [r7, #56]	; 0x38
  hsram.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80031b4:	2300      	movs	r3, #0
 80031b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  hsram.Init.WrapMode           = FSMC_WRAP_MODE_DISABLE;
 80031b8:	2300      	movs	r3, #0
 80031ba:	643b      	str	r3, [r7, #64]	; 0x40
  hsram.Init.WaitSignalActive   = FSMC_WAIT_TIMING_BEFORE_WS;
 80031bc:	2300      	movs	r3, #0
 80031be:	647b      	str	r3, [r7, #68]	; 0x44
  hsram.Init.WriteOperation     = FSMC_WRITE_OPERATION_ENABLE;
 80031c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80031c4:	64bb      	str	r3, [r7, #72]	; 0x48
  hsram.Init.WaitSignal         = FSMC_WAIT_SIGNAL_DISABLE;
 80031c6:	2300      	movs	r3, #0
 80031c8:	64fb      	str	r3, [r7, #76]	; 0x4c
  hsram.Init.ExtendedMode       = FSMC_EXTENDED_MODE_ENABLE;
 80031ca:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80031ce:	653b      	str	r3, [r7, #80]	; 0x50
  hsram.Init.AsynchronousWait   = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 80031d0:	2300      	movs	r3, #0
 80031d2:	657b      	str	r3, [r7, #84]	; 0x54
  hsram.Init.WriteBurst         = FSMC_WRITE_BURST_DISABLE;
 80031d4:	2300      	movs	r3, #0
 80031d6:	65bb      	str	r3, [r7, #88]	; 0x58
  hsram.Init.WriteFifo          = FSMC_WRITE_FIFO_DISABLE;
 80031d8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80031dc:	663b      	str	r3, [r7, #96]	; 0x60
  hsram.Init.PageSize           = FSMC_PAGE_SIZE_NONE;
 80031de:	2300      	movs	r3, #0
 80031e0:	667b      	str	r3, [r7, #100]	; 0x64
  hsram.Init.ContinuousClock    = FSMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 80031e2:	2300      	movs	r3, #0
 80031e4:	65fb      	str	r3, [r7, #92]	; 0x5c

  HAL_SRAM_Init(&hsram, &sram_timing, &sram_timing);
 80031e6:	1d3a      	adds	r2, r7, #4
 80031e8:	1d39      	adds	r1, r7, #4
 80031ea:	f107 0320 	add.w	r3, r7, #32
 80031ee:	4618      	mov	r0, r3
 80031f0:	f005 fe94 	bl	8008f1c <HAL_SRAM_Init>
}
 80031f4:	bf00      	nop
 80031f6:	3770      	adds	r7, #112	; 0x70
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bd80      	pop	{r7, pc}
 80031fc:	a0000104 	.word	0xa0000104

08003200 <FMC_BANK3_WriteData>:
/**
  * @brief  Writes register value.
  * @param  Data: Data to be written 
  */
static void FMC_BANK3_WriteData(uint16_t Data) 
{
 8003200:	b480      	push	{r7}
 8003202:	b083      	sub	sp, #12
 8003204:	af00      	add	r7, sp, #0
 8003206:	4603      	mov	r3, r0
 8003208:	80fb      	strh	r3, [r7, #6]
  /* Write 16-bit Reg */
  FMC_BANK3->RAM = Data;
 800320a:	f04f 42d0 	mov.w	r2, #1744830464	; 0x68000000
 800320e:	88fb      	ldrh	r3, [r7, #6]
 8003210:	8053      	strh	r3, [r2, #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003212:	f3bf 8f4f 	dsb	sy
  __DSB();
}
 8003216:	bf00      	nop
 8003218:	370c      	adds	r7, #12
 800321a:	46bd      	mov	sp, r7
 800321c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003220:	4770      	bx	lr

08003222 <FMC_BANK3_WriteReg>:
/**
  * @brief  Writes register address.
  * @param  Reg: Register to be written
  */
static void FMC_BANK3_WriteReg(uint8_t Reg) 
{
 8003222:	b480      	push	{r7}
 8003224:	b083      	sub	sp, #12
 8003226:	af00      	add	r7, sp, #0
 8003228:	4603      	mov	r3, r0
 800322a:	71fb      	strb	r3, [r7, #7]
  /* Write 16-bit Index, then write register */
  FMC_BANK3->REG = Reg;
 800322c:	f04f 43d0 	mov.w	r3, #1744830464	; 0x68000000
 8003230:	79fa      	ldrb	r2, [r7, #7]
 8003232:	b292      	uxth	r2, r2
 8003234:	801a      	strh	r2, [r3, #0]
 8003236:	f3bf 8f4f 	dsb	sy
  __DSB();
}
 800323a:	bf00      	nop
 800323c:	370c      	adds	r7, #12
 800323e:	46bd      	mov	sp, r7
 8003240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003244:	4770      	bx	lr

08003246 <FMC_BANK3_ReadData>:
/**
  * @brief  Reads register value.
  * @retval Read value
  */
static uint16_t FMC_BANK3_ReadData(void) 
{
 8003246:	b480      	push	{r7}
 8003248:	af00      	add	r7, sp, #0
  return FMC_BANK3->RAM;
 800324a:	f04f 43d0 	mov.w	r3, #1744830464	; 0x68000000
 800324e:	885b      	ldrh	r3, [r3, #2]
 8003250:	b29b      	uxth	r3, r3
}
 8003252:	4618      	mov	r0, r3
 8003254:	46bd      	mov	sp, r7
 8003256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325a:	4770      	bx	lr

0800325c <LCD_IO_Init>:
/********************************* LINK LCD ***********************************/
/**
  * @brief  Initializes LCD low level.
  */
void LCD_IO_Init(void) 
{
 800325c:	b580      	push	{r7, lr}
 800325e:	af00      	add	r7, sp, #0
  FMC_BANK3_Init();
 8003260:	f7ff ff86 	bl	8003170 <FMC_BANK3_Init>
}
 8003264:	bf00      	nop
 8003266:	bd80      	pop	{r7, pc}

08003268 <LCD_IO_WriteData>:
/**
  * @brief  Writes data on LCD data register.
  * @param  RegValue: Data to be written
  */
void LCD_IO_WriteData(uint16_t RegValue) 
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b082      	sub	sp, #8
 800326c:	af00      	add	r7, sp, #0
 800326e:	4603      	mov	r3, r0
 8003270:	80fb      	strh	r3, [r7, #6]
  /* Write 16-bit Reg */
  FMC_BANK3_WriteData(RegValue);
 8003272:	88fb      	ldrh	r3, [r7, #6]
 8003274:	4618      	mov	r0, r3
 8003276:	f7ff ffc3 	bl	8003200 <FMC_BANK3_WriteData>
}
 800327a:	bf00      	nop
 800327c:	3708      	adds	r7, #8
 800327e:	46bd      	mov	sp, r7
 8003280:	bd80      	pop	{r7, pc}

08003282 <LCD_IO_WriteReg>:
/**
  * @brief  Writes register on LCD register.
  * @param  Reg: Register to be written
  */
void LCD_IO_WriteReg(uint8_t Reg) 
{
 8003282:	b580      	push	{r7, lr}
 8003284:	b082      	sub	sp, #8
 8003286:	af00      	add	r7, sp, #0
 8003288:	4603      	mov	r3, r0
 800328a:	71fb      	strb	r3, [r7, #7]
  /* Write 16-bit Index, then Write Reg */
  FMC_BANK3_WriteReg(Reg);
 800328c:	79fb      	ldrb	r3, [r7, #7]
 800328e:	4618      	mov	r0, r3
 8003290:	f7ff ffc7 	bl	8003222 <FMC_BANK3_WriteReg>
}
 8003294:	bf00      	nop
 8003296:	3708      	adds	r7, #8
 8003298:	46bd      	mov	sp, r7
 800329a:	bd80      	pop	{r7, pc}

0800329c <LCD_IO_ReadData>:
/**
  * @brief  Reads data from LCD data register.
  * @retval Read data.
  */
uint16_t LCD_IO_ReadData(void) 
{
 800329c:	b580      	push	{r7, lr}
 800329e:	af00      	add	r7, sp, #0
  return FMC_BANK3_ReadData();
 80032a0:	f7ff ffd1 	bl	8003246 <FMC_BANK3_ReadData>
 80032a4:	4603      	mov	r3, r0
}
 80032a6:	4618      	mov	r0, r3
 80032a8:	bd80      	pop	{r7, pc}

080032aa <LCD_IO_Delay>:
/**
  * @brief  LCD delay
  * @param  Delay: Delay in ms
  */
void LCD_IO_Delay(uint32_t Delay)
{
 80032aa:	b580      	push	{r7, lr}
 80032ac:	b082      	sub	sp, #8
 80032ae:	af00      	add	r7, sp, #0
 80032b0:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80032b2:	6878      	ldr	r0, [r7, #4]
 80032b4:	f000 fcc2 	bl	8003c3c <HAL_Delay>
}
 80032b8:	bf00      	nop
 80032ba:	3708      	adds	r7, #8
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}

080032c0 <HAL_I2S_TxCpltCallback>:
/**
  * @brief  Tx Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b082      	sub	sp, #8
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  /* Manage the remaining file size and new address offset: This function 
     should be coded by user (its prototype is already declared in STM32F413H_discovery_audio.h) */
  BSP_AUDIO_OUT_TransferComplete_CallBack();
 80032c8:	f000 f80e 	bl	80032e8 <BSP_AUDIO_OUT_TransferComplete_CallBack>
}
 80032cc:	bf00      	nop
 80032ce:	3708      	adds	r7, #8
 80032d0:	46bd      	mov	sp, r7
 80032d2:	bd80      	pop	{r7, pc}

080032d4 <HAL_I2S_ErrorCallback>:
/**
  * @brief  I2S error callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b082      	sub	sp, #8
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  BSP_AUDIO_OUT_Error_CallBack();
 80032dc:	f000 f80b 	bl	80032f6 <BSP_AUDIO_OUT_Error_CallBack>
}
 80032e0:	bf00      	nop
 80032e2:	3708      	adds	r7, #8
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}

080032e8 <BSP_AUDIO_OUT_TransferComplete_CallBack>:

/**
  * @brief  Manages the DMA full Transfer complete event.
  */
__weak void BSP_AUDIO_OUT_TransferComplete_CallBack(void)
{
 80032e8:	b480      	push	{r7}
 80032ea:	af00      	add	r7, sp, #0
}
 80032ec:	bf00      	nop
 80032ee:	46bd      	mov	sp, r7
 80032f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f4:	4770      	bx	lr

080032f6 <BSP_AUDIO_OUT_Error_CallBack>:

/**
  * @brief  Manages the DMA FIFO error event.
  */
__weak void BSP_AUDIO_OUT_Error_CallBack(void)
{
 80032f6:	b480      	push	{r7}
 80032f8:	af00      	add	r7, sp, #0
}
 80032fa:	bf00      	nop
 80032fc:	46bd      	mov	sp, r7
 80032fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003302:	4770      	bx	lr

08003304 <HAL_I2S_RxCpltCallback>:
/**
  * @brief  Reception complete callback.
  * @param  hi2s : I2S handle.
  */
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b082      	sub	sp, #8
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 800330c:	f000 f804 	bl	8003318 <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 8003310:	bf00      	nop
 8003312:	3708      	adds	r7, #8
 8003314:	46bd      	mov	sp, r7
 8003316:	bd80      	pop	{r7, pc}

08003318 <BSP_AUDIO_IN_TransferComplete_CallBack>:

/**
  * @brief  User callback when record buffer is filled.
  */
__weak void BSP_AUDIO_IN_TransferComplete_CallBack(void)
{
 8003318:	b480      	push	{r7}
 800331a:	af00      	add	r7, sp, #0
  /* This function should be implemented by the user application.
     It is called into this driver when the current buffer is filled
     to prepare the next buffer pointer and its size. */
}
 800331c:	bf00      	nop
 800331e:	46bd      	mov	sp, r7
 8003320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003324:	4770      	bx	lr

08003326 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{
 8003326:	b580      	push	{r7, lr}
 8003328:	af00      	add	r7, sp, #0
 return (BSP_LCD_InitEx(LCD_ORIENTATION_LANDSCAPE));
 800332a:	2001      	movs	r0, #1
 800332c:	f000 f804 	bl	8003338 <BSP_LCD_InitEx>
 8003330:	4603      	mov	r3, r0
}
 8003332:	4618      	mov	r0, r3
 8003334:	bd80      	pop	{r7, pc}
	...

08003338 <BSP_LCD_InitEx>:
  * @param  orientation: LCD_ORIENTATION_PORTRAIT or LCD_ORIENTATION_LANDSCAPE
  *         or LCD_ORIENTATION_LANDSCAPE_ROT180
  * @retval LCD state
  */
uint8_t BSP_LCD_InitEx(uint32_t orientation)
{ 
 8003338:	b580      	push	{r7, lr}
 800333a:	b084      	sub	sp, #16
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  uint8_t ret = LCD_ERROR;
 8003340:	2301      	movs	r3, #1
 8003342:	73fb      	strb	r3, [r7, #15]

  /* Default value for draw propriety */
  DrawProp.BackColor = 0xFFFF;
 8003344:	4b2c      	ldr	r3, [pc, #176]	; (80033f8 <BSP_LCD_InitEx+0xc0>)
 8003346:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800334a:	605a      	str	r2, [r3, #4]
  DrawProp.pFont     = &Font24;
 800334c:	4b2a      	ldr	r3, [pc, #168]	; (80033f8 <BSP_LCD_InitEx+0xc0>)
 800334e:	4a2b      	ldr	r2, [pc, #172]	; (80033fc <BSP_LCD_InitEx+0xc4>)
 8003350:	609a      	str	r2, [r3, #8]
  DrawProp.TextColor = 0x0000;
 8003352:	4b29      	ldr	r3, [pc, #164]	; (80033f8 <BSP_LCD_InitEx+0xc0>)
 8003354:	2200      	movs	r2, #0
 8003356:	601a      	str	r2, [r3, #0]
  
  /* Initialize LCD special pins GPIOs */
  BSP_LCD_MspInit();
 8003358:	f000 fb3a 	bl	80039d0 <BSP_LCD_MspInit>
  
  /* Backlight control signal assertion */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 800335c:	2201      	movs	r2, #1
 800335e:	2120      	movs	r1, #32
 8003360:	4827      	ldr	r0, [pc, #156]	; (8003400 <BSP_LCD_InitEx+0xc8>)
 8003362:	f001 fc87 	bl	8004c74 <HAL_GPIO_WritePin>
  
  /* Apply hardware reset according to procedure indicated in FRD154BP2901 documentation */
  HAL_GPIO_WritePin(LCD_RESET_GPIO_PORT, LCD_RESET_PIN, GPIO_PIN_RESET);
 8003366:	2200      	movs	r2, #0
 8003368:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800336c:	4825      	ldr	r0, [pc, #148]	; (8003404 <BSP_LCD_InitEx+0xcc>)
 800336e:	f001 fc81 	bl	8004c74 <HAL_GPIO_WritePin>
  HAL_Delay(5);   /* Reset signal asserted during 5ms  */
 8003372:	2005      	movs	r0, #5
 8003374:	f000 fc62 	bl	8003c3c <HAL_Delay>
  HAL_GPIO_WritePin(LCD_RESET_GPIO_PORT, LCD_RESET_PIN, GPIO_PIN_SET);
 8003378:	2201      	movs	r2, #1
 800337a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800337e:	4821      	ldr	r0, [pc, #132]	; (8003404 <BSP_LCD_InitEx+0xcc>)
 8003380:	f001 fc78 	bl	8004c74 <HAL_GPIO_WritePin>
  HAL_Delay(10);  /* Reset signal released during 10ms */
 8003384:	200a      	movs	r0, #10
 8003386:	f000 fc59 	bl	8003c3c <HAL_Delay>
  HAL_GPIO_WritePin(LCD_RESET_GPIO_PORT, LCD_RESET_PIN, GPIO_PIN_RESET);
 800338a:	2200      	movs	r2, #0
 800338c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003390:	481c      	ldr	r0, [pc, #112]	; (8003404 <BSP_LCD_InitEx+0xcc>)
 8003392:	f001 fc6f 	bl	8004c74 <HAL_GPIO_WritePin>
  HAL_Delay(20);  /* Reset signal asserted during 20ms */
 8003396:	2014      	movs	r0, #20
 8003398:	f000 fc50 	bl	8003c3c <HAL_Delay>
  HAL_GPIO_WritePin(LCD_RESET_GPIO_PORT, LCD_RESET_PIN, GPIO_PIN_SET);
 800339c:	2201      	movs	r2, #1
 800339e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80033a2:	4818      	ldr	r0, [pc, #96]	; (8003404 <BSP_LCD_InitEx+0xcc>)
 80033a4:	f001 fc66 	bl	8004c74 <HAL_GPIO_WritePin>
  HAL_Delay(10);  /* Reset signal released during 10ms */
 80033a8:	200a      	movs	r0, #10
 80033aa:	f000 fc47 	bl	8003c3c <HAL_Delay>
  
  if(ST7789H2_drv.ReadID() == ST7789H2_ID)
 80033ae:	4b16      	ldr	r3, [pc, #88]	; (8003408 <BSP_LCD_InitEx+0xd0>)
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	4798      	blx	r3
 80033b4:	4603      	mov	r3, r0
 80033b6:	2b85      	cmp	r3, #133	; 0x85
 80033b8:	d118      	bne.n	80033ec <BSP_LCD_InitEx+0xb4>
  {    
    LcdDrv = &ST7789H2_drv;
 80033ba:	4b14      	ldr	r3, [pc, #80]	; (800340c <BSP_LCD_InitEx+0xd4>)
 80033bc:	4a12      	ldr	r2, [pc, #72]	; (8003408 <BSP_LCD_InitEx+0xd0>)
 80033be:	601a      	str	r2, [r3, #0]
    
    /* LCD Init */   
    LcdDrv->Init();
 80033c0:	4b12      	ldr	r3, [pc, #72]	; (800340c <BSP_LCD_InitEx+0xd4>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4798      	blx	r3
    
    if(orientation == LCD_ORIENTATION_PORTRAIT)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d103      	bne.n	80033d6 <BSP_LCD_InitEx+0x9e>
    {
      ST7789H2_SetOrientation(ST7789H2_ORIENTATION_PORTRAIT); 
 80033ce:	2000      	movs	r0, #0
 80033d0:	f7ff fabd 	bl	800294e <ST7789H2_SetOrientation>
 80033d4:	e005      	b.n	80033e2 <BSP_LCD_InitEx+0xaa>
    }
    else if(orientation == LCD_ORIENTATION_LANDSCAPE_ROT180)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2b02      	cmp	r3, #2
 80033da:	d102      	bne.n	80033e2 <BSP_LCD_InitEx+0xaa>
    {
      ST7789H2_SetOrientation(ST7789H2_ORIENTATION_LANDSCAPE_ROT180);
 80033dc:	2002      	movs	r0, #2
 80033de:	f7ff fab6 	bl	800294e <ST7789H2_SetOrientation>
    else
    {
      /* Default landscape orientation is selected */
    }
    /* Initialize the font */
    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 80033e2:	480b      	ldr	r0, [pc, #44]	; (8003410 <BSP_LCD_InitEx+0xd8>)
 80033e4:	f000 f84e 	bl	8003484 <BSP_LCD_SetFont>
    
    ret = LCD_OK;   
 80033e8:	2300      	movs	r3, #0
 80033ea:	73fb      	strb	r3, [r7, #15]
  }
  
  return ret;
 80033ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	3710      	adds	r7, #16
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bd80      	pop	{r7, pc}
 80033f6:	bf00      	nop
 80033f8:	20004fa0 	.word	0x20004fa0
 80033fc:	20000068 	.word	0x20000068
 8003400:	40021000 	.word	0x40021000
 8003404:	40020400 	.word	0x40020400
 8003408:	20000028 	.word	0x20000028
 800340c:	20000180 	.word	0x20000180
 8003410:	20000080 	.word	0x20000080

08003414 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size. 
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	af00      	add	r7, sp, #0
  return(LcdDrv->GetLcdPixelWidth());
 8003418:	4b03      	ldr	r3, [pc, #12]	; (8003428 <BSP_LCD_GetXSize+0x14>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800341e:	4798      	blx	r3
 8003420:	4603      	mov	r3, r0
}
 8003422:	4618      	mov	r0, r3
 8003424:	bd80      	pop	{r7, pc}
 8003426:	bf00      	nop
 8003428:	20000180 	.word	0x20000180

0800342c <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size. 
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	af00      	add	r7, sp, #0
  return(LcdDrv->GetLcdPixelHeight());
 8003430:	4b03      	ldr	r3, [pc, #12]	; (8003440 <BSP_LCD_GetYSize+0x14>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003436:	4798      	blx	r3
 8003438:	4603      	mov	r3, r0
}
 800343a:	4618      	mov	r0, r3
 800343c:	bd80      	pop	{r7, pc}
 800343e:	bf00      	nop
 8003440:	20000180 	.word	0x20000180

08003444 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code
  */
void BSP_LCD_SetTextColor(uint16_t Color)
{
 8003444:	b480      	push	{r7}
 8003446:	b083      	sub	sp, #12
 8003448:	af00      	add	r7, sp, #0
 800344a:	4603      	mov	r3, r0
 800344c:	80fb      	strh	r3, [r7, #6]
  DrawProp.TextColor = Color;
 800344e:	88fb      	ldrh	r3, [r7, #6]
 8003450:	4a03      	ldr	r2, [pc, #12]	; (8003460 <BSP_LCD_SetTextColor+0x1c>)
 8003452:	6013      	str	r3, [r2, #0]
}
 8003454:	bf00      	nop
 8003456:	370c      	adds	r7, #12
 8003458:	46bd      	mov	sp, r7
 800345a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345e:	4770      	bx	lr
 8003460:	20004fa0 	.word	0x20004fa0

08003464 <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the LCD background color.
  * @param  Color: Background color code
  */
void BSP_LCD_SetBackColor(uint16_t Color)
{
 8003464:	b480      	push	{r7}
 8003466:	b083      	sub	sp, #12
 8003468:	af00      	add	r7, sp, #0
 800346a:	4603      	mov	r3, r0
 800346c:	80fb      	strh	r3, [r7, #6]
  DrawProp.BackColor = Color;
 800346e:	88fb      	ldrh	r3, [r7, #6]
 8003470:	4a03      	ldr	r2, [pc, #12]	; (8003480 <BSP_LCD_SetBackColor+0x1c>)
 8003472:	6053      	str	r3, [r2, #4]
}
 8003474:	bf00      	nop
 8003476:	370c      	adds	r7, #12
 8003478:	46bd      	mov	sp, r7
 800347a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347e:	4770      	bx	lr
 8003480:	20004fa0 	.word	0x20004fa0

08003484 <BSP_LCD_SetFont>:
/**
  * @brief  Sets the LCD text font.
  * @param  fonts: Font to be used
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 8003484:	b480      	push	{r7}
 8003486:	b083      	sub	sp, #12
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  DrawProp.pFont = fonts;
 800348c:	4a04      	ldr	r2, [pc, #16]	; (80034a0 <BSP_LCD_SetFont+0x1c>)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6093      	str	r3, [r2, #8]
}
 8003492:	bf00      	nop
 8003494:	370c      	adds	r7, #12
 8003496:	46bd      	mov	sp, r7
 8003498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349c:	4770      	bx	lr
 800349e:	bf00      	nop
 80034a0:	20004fa0 	.word	0x20004fa0

080034a4 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: Color of the background
  */
void BSP_LCD_Clear(uint16_t Color)
{ 
 80034a4:	b590      	push	{r4, r7, lr}
 80034a6:	b087      	sub	sp, #28
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	4603      	mov	r3, r0
 80034ac:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80034ae:	2300      	movs	r3, #0
 80034b0:	617b      	str	r3, [r7, #20]
  uint32_t y_size = 0;
 80034b2:	2300      	movs	r3, #0
 80034b4:	613b      	str	r3, [r7, #16]
  uint32_t color_backup = DrawProp.TextColor; 
 80034b6:	4b15      	ldr	r3, [pc, #84]	; (800350c <BSP_LCD_Clear+0x68>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	60fb      	str	r3, [r7, #12]

  DrawProp.TextColor = Color;
 80034bc:	88fb      	ldrh	r3, [r7, #6]
 80034be:	4a13      	ldr	r2, [pc, #76]	; (800350c <BSP_LCD_Clear+0x68>)
 80034c0:	6013      	str	r3, [r2, #0]
  y_size =  BSP_LCD_GetYSize();
 80034c2:	f7ff ffb3 	bl	800342c <BSP_LCD_GetYSize>
 80034c6:	6138      	str	r0, [r7, #16]
  
  for(counter = 0; counter < y_size; counter++)
 80034c8:	2300      	movs	r3, #0
 80034ca:	617b      	str	r3, [r7, #20]
 80034cc:	e00d      	b.n	80034ea <BSP_LCD_Clear+0x46>
  {
    BSP_LCD_DrawHLine(0, counter, BSP_LCD_GetXSize());
 80034ce:	697b      	ldr	r3, [r7, #20]
 80034d0:	b29c      	uxth	r4, r3
 80034d2:	f7ff ff9f 	bl	8003414 <BSP_LCD_GetXSize>
 80034d6:	4603      	mov	r3, r0
 80034d8:	b29b      	uxth	r3, r3
 80034da:	461a      	mov	r2, r3
 80034dc:	4621      	mov	r1, r4
 80034de:	2000      	movs	r0, #0
 80034e0:	f000 f8ee 	bl	80036c0 <BSP_LCD_DrawHLine>
  for(counter = 0; counter < y_size; counter++)
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	3301      	adds	r3, #1
 80034e8:	617b      	str	r3, [r7, #20]
 80034ea:	697a      	ldr	r2, [r7, #20]
 80034ec:	693b      	ldr	r3, [r7, #16]
 80034ee:	429a      	cmp	r2, r3
 80034f0:	d3ed      	bcc.n	80034ce <BSP_LCD_Clear+0x2a>
  }
  DrawProp.TextColor = color_backup; 
 80034f2:	4a06      	ldr	r2, [pc, #24]	; (800350c <BSP_LCD_Clear+0x68>)
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	6013      	str	r3, [r2, #0]
  BSP_LCD_SetTextColor(DrawProp.TextColor);
 80034f8:	4b04      	ldr	r3, [pc, #16]	; (800350c <BSP_LCD_Clear+0x68>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	b29b      	uxth	r3, r3
 80034fe:	4618      	mov	r0, r3
 8003500:	f7ff ffa0 	bl	8003444 <BSP_LCD_SetTextColor>
}
 8003504:	bf00      	nop
 8003506:	371c      	adds	r7, #28
 8003508:	46bd      	mov	sp, r7
 800350a:	bd90      	pop	{r4, r7, pc}
 800350c:	20004fa0 	.word	0x20004fa0

08003510 <BSP_LCD_DisplayChar>:
  * @param  Ypos: Line where to display the character shape.
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b082      	sub	sp, #8
 8003514:	af00      	add	r7, sp, #0
 8003516:	4603      	mov	r3, r0
 8003518:	80fb      	strh	r3, [r7, #6]
 800351a:	460b      	mov	r3, r1
 800351c:	80bb      	strh	r3, [r7, #4]
 800351e:	4613      	mov	r3, r2
 8003520:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp.pFont->table[(Ascii-' ') *\
 8003522:	4b0f      	ldr	r3, [pc, #60]	; (8003560 <BSP_LCD_DisplayChar+0x50>)
 8003524:	689b      	ldr	r3, [r3, #8]
 8003526:	681a      	ldr	r2, [r3, #0]
 8003528:	78fb      	ldrb	r3, [r7, #3]
 800352a:	3b20      	subs	r3, #32
    DrawProp.pFont->Height * ((DrawProp.pFont->Width + 7) / 8)]);
 800352c:	490c      	ldr	r1, [pc, #48]	; (8003560 <BSP_LCD_DisplayChar+0x50>)
 800352e:	6889      	ldr	r1, [r1, #8]
 8003530:	88c9      	ldrh	r1, [r1, #6]
  DrawChar(Xpos, Ypos, &DrawProp.pFont->table[(Ascii-' ') *\
 8003532:	fb01 f103 	mul.w	r1, r1, r3
    DrawProp.pFont->Height * ((DrawProp.pFont->Width + 7) / 8)]);
 8003536:	4b0a      	ldr	r3, [pc, #40]	; (8003560 <BSP_LCD_DisplayChar+0x50>)
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	889b      	ldrh	r3, [r3, #4]
 800353c:	3307      	adds	r3, #7
 800353e:	2b00      	cmp	r3, #0
 8003540:	da00      	bge.n	8003544 <BSP_LCD_DisplayChar+0x34>
 8003542:	3307      	adds	r3, #7
 8003544:	10db      	asrs	r3, r3, #3
 8003546:	fb03 f301 	mul.w	r3, r3, r1
  DrawChar(Xpos, Ypos, &DrawProp.pFont->table[(Ascii-' ') *\
 800354a:	441a      	add	r2, r3
 800354c:	88b9      	ldrh	r1, [r7, #4]
 800354e:	88fb      	ldrh	r3, [r7, #6]
 8003550:	4618      	mov	r0, r3
 8003552:	f000 fa99 	bl	8003a88 <DrawChar>
}
 8003556:	bf00      	nop
 8003558:	3708      	adds	r7, #8
 800355a:	46bd      	mov	sp, r7
 800355c:	bd80      	pop	{r7, pc}
 800355e:	bf00      	nop
 8003560:	20004fa0 	.word	0x20004fa0

08003564 <BSP_LCD_DisplayStringAt>:
  *            @arg  CENTER_MODE
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Line_ModeTypdef Mode)
{
 8003564:	b590      	push	{r4, r7, lr}
 8003566:	b089      	sub	sp, #36	; 0x24
 8003568:	af00      	add	r7, sp, #0
 800356a:	60ba      	str	r2, [r7, #8]
 800356c:	461a      	mov	r2, r3
 800356e:	4603      	mov	r3, r0
 8003570:	81fb      	strh	r3, [r7, #14]
 8003572:	460b      	mov	r3, r1
 8003574:	81bb      	strh	r3, [r7, #12]
 8003576:	4613      	mov	r3, r2
 8003578:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 800357a:	2301      	movs	r3, #1
 800357c:	83fb      	strh	r3, [r7, #30]
 800357e:	2300      	movs	r3, #0
 8003580:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 8003582:	2300      	movs	r3, #0
 8003584:	61bb      	str	r3, [r7, #24]
 8003586:	2300      	movs	r3, #0
 8003588:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 800358a:	68bb      	ldr	r3, [r7, #8]
 800358c:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 800358e:	e002      	b.n	8003596 <BSP_LCD_DisplayStringAt+0x32>
 8003590:	69bb      	ldr	r3, [r7, #24]
 8003592:	3301      	adds	r3, #1
 8003594:	61bb      	str	r3, [r7, #24]
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	1c5a      	adds	r2, r3, #1
 800359a:	617a      	str	r2, [r7, #20]
 800359c:	781b      	ldrb	r3, [r3, #0]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d1f6      	bne.n	8003590 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp.pFont->Width);
 80035a2:	f7ff ff37 	bl	8003414 <BSP_LCD_GetXSize>
 80035a6:	4602      	mov	r2, r0
 80035a8:	4b36      	ldr	r3, [pc, #216]	; (8003684 <BSP_LCD_DisplayStringAt+0x120>)
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	889b      	ldrh	r3, [r3, #4]
 80035ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80035b2:	613b      	str	r3, [r7, #16]
  
  switch (Mode)
 80035b4:	79fb      	ldrb	r3, [r7, #7]
 80035b6:	2b02      	cmp	r3, #2
 80035b8:	d014      	beq.n	80035e4 <BSP_LCD_DisplayStringAt+0x80>
 80035ba:	2b03      	cmp	r3, #3
 80035bc:	d00f      	beq.n	80035de <BSP_LCD_DisplayStringAt+0x7a>
 80035be:	2b01      	cmp	r3, #1
 80035c0:	d11e      	bne.n	8003600 <BSP_LCD_DisplayStringAt+0x9c>
  {
  case CENTER_MODE:
    {
      refcolumn = Xpos + ((xsize - size)* DrawProp.pFont->Width) / 2;
 80035c2:	693a      	ldr	r2, [r7, #16]
 80035c4:	69bb      	ldr	r3, [r7, #24]
 80035c6:	1ad3      	subs	r3, r2, r3
 80035c8:	4a2e      	ldr	r2, [pc, #184]	; (8003684 <BSP_LCD_DisplayStringAt+0x120>)
 80035ca:	6892      	ldr	r2, [r2, #8]
 80035cc:	8892      	ldrh	r2, [r2, #4]
 80035ce:	fb02 f303 	mul.w	r3, r2, r3
 80035d2:	085b      	lsrs	r3, r3, #1
 80035d4:	b29a      	uxth	r2, r3
 80035d6:	89fb      	ldrh	r3, [r7, #14]
 80035d8:	4413      	add	r3, r2
 80035da:	83fb      	strh	r3, [r7, #30]
      break;
 80035dc:	e013      	b.n	8003606 <BSP_LCD_DisplayStringAt+0xa2>
    }
  case LEFT_MODE:
    {
      refcolumn = Xpos;
 80035de:	89fb      	ldrh	r3, [r7, #14]
 80035e0:	83fb      	strh	r3, [r7, #30]
      break;
 80035e2:	e010      	b.n	8003606 <BSP_LCD_DisplayStringAt+0xa2>
    }
  case RIGHT_MODE:
    {
      refcolumn =  - Xpos + ((xsize - size)*DrawProp.pFont->Width);
 80035e4:	693a      	ldr	r2, [r7, #16]
 80035e6:	69bb      	ldr	r3, [r7, #24]
 80035e8:	1ad3      	subs	r3, r2, r3
 80035ea:	b29a      	uxth	r2, r3
 80035ec:	4b25      	ldr	r3, [pc, #148]	; (8003684 <BSP_LCD_DisplayStringAt+0x120>)
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	889b      	ldrh	r3, [r3, #4]
 80035f2:	fb12 f303 	smulbb	r3, r2, r3
 80035f6:	b29a      	uxth	r2, r3
 80035f8:	89fb      	ldrh	r3, [r7, #14]
 80035fa:	1ad3      	subs	r3, r2, r3
 80035fc:	83fb      	strh	r3, [r7, #30]
      break;
 80035fe:	e002      	b.n	8003606 <BSP_LCD_DisplayStringAt+0xa2>
    }    
  default:
    {
      refcolumn = Xpos;
 8003600:	89fb      	ldrh	r3, [r7, #14]
 8003602:	83fb      	strh	r3, [r7, #30]
      break;
 8003604:	bf00      	nop
    }
  }
  
  /* Check that the Start column is located in the screen */
  if ((refcolumn < 1) || (refcolumn >= 0x8000))
 8003606:	8bfb      	ldrh	r3, [r7, #30]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d003      	beq.n	8003614 <BSP_LCD_DisplayStringAt+0xb0>
 800360c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8003610:	2b00      	cmp	r3, #0
 8003612:	da15      	bge.n	8003640 <BSP_LCD_DisplayStringAt+0xdc>
  {
    refcolumn = 1;
 8003614:	2301      	movs	r3, #1
 8003616:	83fb      	strh	r3, [r7, #30]
  }

  /* Send the string character by character on lCD */
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp.pFont->Width)) & 0xFFFF) >= DrawProp.pFont->Width))
 8003618:	e012      	b.n	8003640 <BSP_LCD_DisplayStringAt+0xdc>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Ypos, *Text);
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	781a      	ldrb	r2, [r3, #0]
 800361e:	89b9      	ldrh	r1, [r7, #12]
 8003620:	8bfb      	ldrh	r3, [r7, #30]
 8003622:	4618      	mov	r0, r3
 8003624:	f7ff ff74 	bl	8003510 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp.pFont->Width;
 8003628:	4b16      	ldr	r3, [pc, #88]	; (8003684 <BSP_LCD_DisplayStringAt+0x120>)
 800362a:	689b      	ldr	r3, [r3, #8]
 800362c:	889a      	ldrh	r2, [r3, #4]
 800362e:	8bfb      	ldrh	r3, [r7, #30]
 8003630:	4413      	add	r3, r2
 8003632:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    Text++;
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	3301      	adds	r3, #1
 8003638:	60bb      	str	r3, [r7, #8]
    i++;
 800363a:	8bbb      	ldrh	r3, [r7, #28]
 800363c:	3301      	adds	r3, #1
 800363e:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp.pFont->Width)) & 0xFFFF) >= DrawProp.pFont->Width))
 8003640:	68bb      	ldr	r3, [r7, #8]
 8003642:	781b      	ldrb	r3, [r3, #0]
 8003644:	2b00      	cmp	r3, #0
 8003646:	bf14      	ite	ne
 8003648:	2301      	movne	r3, #1
 800364a:	2300      	moveq	r3, #0
 800364c:	b2dc      	uxtb	r4, r3
 800364e:	f7ff fee1 	bl	8003414 <BSP_LCD_GetXSize>
 8003652:	4601      	mov	r1, r0
 8003654:	8bbb      	ldrh	r3, [r7, #28]
 8003656:	4a0b      	ldr	r2, [pc, #44]	; (8003684 <BSP_LCD_DisplayStringAt+0x120>)
 8003658:	6892      	ldr	r2, [r2, #8]
 800365a:	8892      	ldrh	r2, [r2, #4]
 800365c:	fb02 f303 	mul.w	r3, r2, r3
 8003660:	1acb      	subs	r3, r1, r3
 8003662:	b29b      	uxth	r3, r3
 8003664:	4a07      	ldr	r2, [pc, #28]	; (8003684 <BSP_LCD_DisplayStringAt+0x120>)
 8003666:	6892      	ldr	r2, [r2, #8]
 8003668:	8892      	ldrh	r2, [r2, #4]
 800366a:	4293      	cmp	r3, r2
 800366c:	bf2c      	ite	cs
 800366e:	2301      	movcs	r3, #1
 8003670:	2300      	movcc	r3, #0
 8003672:	b2db      	uxtb	r3, r3
 8003674:	4023      	ands	r3, r4
 8003676:	b2db      	uxtb	r3, r3
 8003678:	2b00      	cmp	r3, #0
 800367a:	d1ce      	bne.n	800361a <BSP_LCD_DisplayStringAt+0xb6>
  }
}
 800367c:	bf00      	nop
 800367e:	3724      	adds	r7, #36	; 0x24
 8003680:	46bd      	mov	sp, r7
 8003682:	bd90      	pop	{r4, r7, pc}
 8003684:	20004fa0 	.word	0x20004fa0

08003688 <BSP_LCD_DrawPixel>:
  * @param  Xpos: X position 
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in RGB mode (5-6-5)
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint16_t RGB_Code)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b082      	sub	sp, #8
 800368c:	af00      	add	r7, sp, #0
 800368e:	4603      	mov	r3, r0
 8003690:	80fb      	strh	r3, [r7, #6]
 8003692:	460b      	mov	r3, r1
 8003694:	80bb      	strh	r3, [r7, #4]
 8003696:	4613      	mov	r3, r2
 8003698:	807b      	strh	r3, [r7, #2]
  if(LcdDrv->WritePixel != NULL)
 800369a:	4b08      	ldr	r3, [pc, #32]	; (80036bc <BSP_LCD_DrawPixel+0x34>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	695b      	ldr	r3, [r3, #20]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d006      	beq.n	80036b2 <BSP_LCD_DrawPixel+0x2a>
  {
    LcdDrv->WritePixel(Xpos, Ypos, RGB_Code);
 80036a4:	4b05      	ldr	r3, [pc, #20]	; (80036bc <BSP_LCD_DrawPixel+0x34>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	695b      	ldr	r3, [r3, #20]
 80036aa:	887a      	ldrh	r2, [r7, #2]
 80036ac:	88b9      	ldrh	r1, [r7, #4]
 80036ae:	88f8      	ldrh	r0, [r7, #6]
 80036b0:	4798      	blx	r3
  }
}
 80036b2:	bf00      	nop
 80036b4:	3708      	adds	r7, #8
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bd80      	pop	{r7, pc}
 80036ba:	bf00      	nop
 80036bc:	20000180 	.word	0x20000180

080036c0 <BSP_LCD_DrawHLine>:
  * @param  Xpos: X position
  * @param  Ypos: Y position
  * @param  Length: Line length
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 80036c0:	b590      	push	{r4, r7, lr}
 80036c2:	b085      	sub	sp, #20
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	4603      	mov	r3, r0
 80036c8:	80fb      	strh	r3, [r7, #6]
 80036ca:	460b      	mov	r3, r1
 80036cc:	80bb      	strh	r3, [r7, #4]
 80036ce:	4613      	mov	r3, r2
 80036d0:	807b      	strh	r3, [r7, #2]
  uint32_t index = 0;
 80036d2:	2300      	movs	r3, #0
 80036d4:	60fb      	str	r3, [r7, #12]
  
  if(LcdDrv->DrawHLine != NULL)
 80036d6:	4b15      	ldr	r3, [pc, #84]	; (800372c <BSP_LCD_DrawHLine+0x6c>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	6a1b      	ldr	r3, [r3, #32]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d00a      	beq.n	80036f6 <BSP_LCD_DrawHLine+0x36>
  {
    LcdDrv->DrawHLine(DrawProp.TextColor, Xpos, Ypos, Length);
 80036e0:	4b12      	ldr	r3, [pc, #72]	; (800372c <BSP_LCD_DrawHLine+0x6c>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	6a1c      	ldr	r4, [r3, #32]
 80036e6:	4b12      	ldr	r3, [pc, #72]	; (8003730 <BSP_LCD_DrawHLine+0x70>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	b298      	uxth	r0, r3
 80036ec:	887b      	ldrh	r3, [r7, #2]
 80036ee:	88ba      	ldrh	r2, [r7, #4]
 80036f0:	88f9      	ldrh	r1, [r7, #6]
 80036f2:	47a0      	blx	r4
    for(index = 0; index < Length; index++)
    {
      BSP_LCD_DrawPixel((Xpos + index), Ypos, DrawProp.TextColor);
    }
  }
}
 80036f4:	e015      	b.n	8003722 <BSP_LCD_DrawHLine+0x62>
    for(index = 0; index < Length; index++)
 80036f6:	2300      	movs	r3, #0
 80036f8:	60fb      	str	r3, [r7, #12]
 80036fa:	e00e      	b.n	800371a <BSP_LCD_DrawHLine+0x5a>
      BSP_LCD_DrawPixel((Xpos + index), Ypos, DrawProp.TextColor);
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	b29a      	uxth	r2, r3
 8003700:	88fb      	ldrh	r3, [r7, #6]
 8003702:	4413      	add	r3, r2
 8003704:	b298      	uxth	r0, r3
 8003706:	4b0a      	ldr	r3, [pc, #40]	; (8003730 <BSP_LCD_DrawHLine+0x70>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	b29a      	uxth	r2, r3
 800370c:	88bb      	ldrh	r3, [r7, #4]
 800370e:	4619      	mov	r1, r3
 8003710:	f7ff ffba 	bl	8003688 <BSP_LCD_DrawPixel>
    for(index = 0; index < Length; index++)
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	3301      	adds	r3, #1
 8003718:	60fb      	str	r3, [r7, #12]
 800371a:	887b      	ldrh	r3, [r7, #2]
 800371c:	68fa      	ldr	r2, [r7, #12]
 800371e:	429a      	cmp	r2, r3
 8003720:	d3ec      	bcc.n	80036fc <BSP_LCD_DrawHLine+0x3c>
}
 8003722:	bf00      	nop
 8003724:	3714      	adds	r7, #20
 8003726:	46bd      	mov	sp, r7
 8003728:	bd90      	pop	{r4, r7, pc}
 800372a:	bf00      	nop
 800372c:	20000180 	.word	0x20000180
 8003730:	20004fa0 	.word	0x20004fa0

08003734 <BSP_LCD_DrawCircle>:
  * @param  Xpos: X position
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  */
void BSP_LCD_DrawCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b086      	sub	sp, #24
 8003738:	af00      	add	r7, sp, #0
 800373a:	4603      	mov	r3, r0
 800373c:	80fb      	strh	r3, [r7, #6]
 800373e:	460b      	mov	r3, r1
 8003740:	80bb      	strh	r3, [r7, #4]
 8003742:	4613      	mov	r3, r2
 8003744:	807b      	strh	r3, [r7, #2]
  int32_t  decision;       /* Decision Variable */ 
  uint32_t  current_x;   /* Current X Value */
  uint32_t  current_y;   /* Current Y Value */ 
  
  decision = 3 - (Radius << 1);
 8003746:	887b      	ldrh	r3, [r7, #2]
 8003748:	005b      	lsls	r3, r3, #1
 800374a:	f1c3 0303 	rsb	r3, r3, #3
 800374e:	617b      	str	r3, [r7, #20]
  current_x = 0;
 8003750:	2300      	movs	r3, #0
 8003752:	613b      	str	r3, [r7, #16]
  current_y = Radius;
 8003754:	887b      	ldrh	r3, [r7, #2]
 8003756:	60fb      	str	r3, [r7, #12]
  
  while (current_x <= current_y)
 8003758:	e09a      	b.n	8003890 <BSP_LCD_DrawCircle+0x15c>
  {
    BSP_LCD_DrawPixel((Xpos + current_x), (Ypos - current_y), DrawProp.TextColor);
 800375a:	693b      	ldr	r3, [r7, #16]
 800375c:	b29a      	uxth	r2, r3
 800375e:	88fb      	ldrh	r3, [r7, #6]
 8003760:	4413      	add	r3, r2
 8003762:	b298      	uxth	r0, r3
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	b29b      	uxth	r3, r3
 8003768:	88ba      	ldrh	r2, [r7, #4]
 800376a:	1ad3      	subs	r3, r2, r3
 800376c:	b299      	uxth	r1, r3
 800376e:	4b4d      	ldr	r3, [pc, #308]	; (80038a4 <BSP_LCD_DrawCircle+0x170>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	b29b      	uxth	r3, r3
 8003774:	461a      	mov	r2, r3
 8003776:	f7ff ff87 	bl	8003688 <BSP_LCD_DrawPixel>

    BSP_LCD_DrawPixel((Xpos - current_x), (Ypos - current_y), DrawProp.TextColor);
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	b29b      	uxth	r3, r3
 800377e:	88fa      	ldrh	r2, [r7, #6]
 8003780:	1ad3      	subs	r3, r2, r3
 8003782:	b298      	uxth	r0, r3
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	b29b      	uxth	r3, r3
 8003788:	88ba      	ldrh	r2, [r7, #4]
 800378a:	1ad3      	subs	r3, r2, r3
 800378c:	b299      	uxth	r1, r3
 800378e:	4b45      	ldr	r3, [pc, #276]	; (80038a4 <BSP_LCD_DrawCircle+0x170>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	b29b      	uxth	r3, r3
 8003794:	461a      	mov	r2, r3
 8003796:	f7ff ff77 	bl	8003688 <BSP_LCD_DrawPixel>

    BSP_LCD_DrawPixel((Xpos + current_y), (Ypos - current_x), DrawProp.TextColor);
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	b29a      	uxth	r2, r3
 800379e:	88fb      	ldrh	r3, [r7, #6]
 80037a0:	4413      	add	r3, r2
 80037a2:	b298      	uxth	r0, r3
 80037a4:	693b      	ldr	r3, [r7, #16]
 80037a6:	b29b      	uxth	r3, r3
 80037a8:	88ba      	ldrh	r2, [r7, #4]
 80037aa:	1ad3      	subs	r3, r2, r3
 80037ac:	b299      	uxth	r1, r3
 80037ae:	4b3d      	ldr	r3, [pc, #244]	; (80038a4 <BSP_LCD_DrawCircle+0x170>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	b29b      	uxth	r3, r3
 80037b4:	461a      	mov	r2, r3
 80037b6:	f7ff ff67 	bl	8003688 <BSP_LCD_DrawPixel>

    BSP_LCD_DrawPixel((Xpos - current_y), (Ypos - current_x), DrawProp.TextColor);
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	b29b      	uxth	r3, r3
 80037be:	88fa      	ldrh	r2, [r7, #6]
 80037c0:	1ad3      	subs	r3, r2, r3
 80037c2:	b298      	uxth	r0, r3
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	b29b      	uxth	r3, r3
 80037c8:	88ba      	ldrh	r2, [r7, #4]
 80037ca:	1ad3      	subs	r3, r2, r3
 80037cc:	b299      	uxth	r1, r3
 80037ce:	4b35      	ldr	r3, [pc, #212]	; (80038a4 <BSP_LCD_DrawCircle+0x170>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	b29b      	uxth	r3, r3
 80037d4:	461a      	mov	r2, r3
 80037d6:	f7ff ff57 	bl	8003688 <BSP_LCD_DrawPixel>

    BSP_LCD_DrawPixel((Xpos + current_x), (Ypos + current_y), DrawProp.TextColor);
 80037da:	693b      	ldr	r3, [r7, #16]
 80037dc:	b29a      	uxth	r2, r3
 80037de:	88fb      	ldrh	r3, [r7, #6]
 80037e0:	4413      	add	r3, r2
 80037e2:	b298      	uxth	r0, r3
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	b29a      	uxth	r2, r3
 80037e8:	88bb      	ldrh	r3, [r7, #4]
 80037ea:	4413      	add	r3, r2
 80037ec:	b299      	uxth	r1, r3
 80037ee:	4b2d      	ldr	r3, [pc, #180]	; (80038a4 <BSP_LCD_DrawCircle+0x170>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	b29b      	uxth	r3, r3
 80037f4:	461a      	mov	r2, r3
 80037f6:	f7ff ff47 	bl	8003688 <BSP_LCD_DrawPixel>

    BSP_LCD_DrawPixel((Xpos - current_x), (Ypos + current_y), DrawProp.TextColor);
 80037fa:	693b      	ldr	r3, [r7, #16]
 80037fc:	b29b      	uxth	r3, r3
 80037fe:	88fa      	ldrh	r2, [r7, #6]
 8003800:	1ad3      	subs	r3, r2, r3
 8003802:	b298      	uxth	r0, r3
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	b29a      	uxth	r2, r3
 8003808:	88bb      	ldrh	r3, [r7, #4]
 800380a:	4413      	add	r3, r2
 800380c:	b299      	uxth	r1, r3
 800380e:	4b25      	ldr	r3, [pc, #148]	; (80038a4 <BSP_LCD_DrawCircle+0x170>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	b29b      	uxth	r3, r3
 8003814:	461a      	mov	r2, r3
 8003816:	f7ff ff37 	bl	8003688 <BSP_LCD_DrawPixel>

    BSP_LCD_DrawPixel((Xpos + current_y), (Ypos + current_x), DrawProp.TextColor);
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	b29a      	uxth	r2, r3
 800381e:	88fb      	ldrh	r3, [r7, #6]
 8003820:	4413      	add	r3, r2
 8003822:	b298      	uxth	r0, r3
 8003824:	693b      	ldr	r3, [r7, #16]
 8003826:	b29a      	uxth	r2, r3
 8003828:	88bb      	ldrh	r3, [r7, #4]
 800382a:	4413      	add	r3, r2
 800382c:	b299      	uxth	r1, r3
 800382e:	4b1d      	ldr	r3, [pc, #116]	; (80038a4 <BSP_LCD_DrawCircle+0x170>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	b29b      	uxth	r3, r3
 8003834:	461a      	mov	r2, r3
 8003836:	f7ff ff27 	bl	8003688 <BSP_LCD_DrawPixel>

    BSP_LCD_DrawPixel((Xpos - current_y), (Ypos + current_x), DrawProp.TextColor);   
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	b29b      	uxth	r3, r3
 800383e:	88fa      	ldrh	r2, [r7, #6]
 8003840:	1ad3      	subs	r3, r2, r3
 8003842:	b298      	uxth	r0, r3
 8003844:	693b      	ldr	r3, [r7, #16]
 8003846:	b29a      	uxth	r2, r3
 8003848:	88bb      	ldrh	r3, [r7, #4]
 800384a:	4413      	add	r3, r2
 800384c:	b299      	uxth	r1, r3
 800384e:	4b15      	ldr	r3, [pc, #84]	; (80038a4 <BSP_LCD_DrawCircle+0x170>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	b29b      	uxth	r3, r3
 8003854:	461a      	mov	r2, r3
 8003856:	f7ff ff17 	bl	8003688 <BSP_LCD_DrawPixel>

    /* Initialize the font */
    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 800385a:	4813      	ldr	r0, [pc, #76]	; (80038a8 <BSP_LCD_DrawCircle+0x174>)
 800385c:	f7ff fe12 	bl	8003484 <BSP_LCD_SetFont>

    if (decision < 0)
 8003860:	697b      	ldr	r3, [r7, #20]
 8003862:	2b00      	cmp	r3, #0
 8003864:	da06      	bge.n	8003874 <BSP_LCD_DrawCircle+0x140>
    { 
      decision += (current_x << 2) + 6;
 8003866:	693b      	ldr	r3, [r7, #16]
 8003868:	009a      	lsls	r2, r3, #2
 800386a:	697b      	ldr	r3, [r7, #20]
 800386c:	4413      	add	r3, r2
 800386e:	3306      	adds	r3, #6
 8003870:	617b      	str	r3, [r7, #20]
 8003872:	e00a      	b.n	800388a <BSP_LCD_DrawCircle+0x156>
    }
    else
    {
      decision += ((current_x - current_y) << 2) + 10;
 8003874:	693a      	ldr	r2, [r7, #16]
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	1ad3      	subs	r3, r2, r3
 800387a:	009a      	lsls	r2, r3, #2
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	4413      	add	r3, r2
 8003880:	330a      	adds	r3, #10
 8003882:	617b      	str	r3, [r7, #20]
      current_y--;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	3b01      	subs	r3, #1
 8003888:	60fb      	str	r3, [r7, #12]
    }
    current_x++;
 800388a:	693b      	ldr	r3, [r7, #16]
 800388c:	3301      	adds	r3, #1
 800388e:	613b      	str	r3, [r7, #16]
  while (current_x <= current_y)
 8003890:	693a      	ldr	r2, [r7, #16]
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	429a      	cmp	r2, r3
 8003896:	f67f af60 	bls.w	800375a <BSP_LCD_DrawCircle+0x26>
  } 
}
 800389a:	bf00      	nop
 800389c:	3718      	adds	r7, #24
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}
 80038a2:	bf00      	nop
 80038a4:	20004fa0 	.word	0x20004fa0
 80038a8:	20000080 	.word	0x20000080

080038ac <BSP_LCD_FillCircle>:
  * @param  Xpos: X position
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  */
void BSP_LCD_FillCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b086      	sub	sp, #24
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	4603      	mov	r3, r0
 80038b4:	80fb      	strh	r3, [r7, #6]
 80038b6:	460b      	mov	r3, r1
 80038b8:	80bb      	strh	r3, [r7, #4]
 80038ba:	4613      	mov	r3, r2
 80038bc:	807b      	strh	r3, [r7, #2]
  int32_t  decision;        /* Decision Variable */ 
  uint32_t  current_x;    /* Current X Value */
  uint32_t  current_y;    /* Current Y Value */ 
  
  decision = 3 - (Radius << 1);
 80038be:	887b      	ldrh	r3, [r7, #2]
 80038c0:	005b      	lsls	r3, r3, #1
 80038c2:	f1c3 0303 	rsb	r3, r3, #3
 80038c6:	617b      	str	r3, [r7, #20]

  current_x = 0;
 80038c8:	2300      	movs	r3, #0
 80038ca:	613b      	str	r3, [r7, #16]
  current_y = Radius;
 80038cc:	887b      	ldrh	r3, [r7, #2]
 80038ce:	60fb      	str	r3, [r7, #12]
  
  BSP_LCD_SetTextColor(DrawProp.TextColor);
 80038d0:	4b3e      	ldr	r3, [pc, #248]	; (80039cc <BSP_LCD_FillCircle+0x120>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	b29b      	uxth	r3, r3
 80038d6:	4618      	mov	r0, r3
 80038d8:	f7ff fdb4 	bl	8003444 <BSP_LCD_SetTextColor>

  while (current_x <= current_y)
 80038dc:	e061      	b.n	80039a2 <BSP_LCD_FillCircle+0xf6>
  {
    if(current_y > 0) 
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d021      	beq.n	8003928 <BSP_LCD_FillCircle+0x7c>
    {
      BSP_LCD_DrawHLine(Xpos - current_y, Ypos + current_x, 2*current_y);
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	b29b      	uxth	r3, r3
 80038e8:	88fa      	ldrh	r2, [r7, #6]
 80038ea:	1ad3      	subs	r3, r2, r3
 80038ec:	b298      	uxth	r0, r3
 80038ee:	693b      	ldr	r3, [r7, #16]
 80038f0:	b29a      	uxth	r2, r3
 80038f2:	88bb      	ldrh	r3, [r7, #4]
 80038f4:	4413      	add	r3, r2
 80038f6:	b299      	uxth	r1, r3
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	b29b      	uxth	r3, r3
 80038fc:	005b      	lsls	r3, r3, #1
 80038fe:	b29b      	uxth	r3, r3
 8003900:	461a      	mov	r2, r3
 8003902:	f7ff fedd 	bl	80036c0 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - current_y, Ypos - current_x, 2*current_y);
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	b29b      	uxth	r3, r3
 800390a:	88fa      	ldrh	r2, [r7, #6]
 800390c:	1ad3      	subs	r3, r2, r3
 800390e:	b298      	uxth	r0, r3
 8003910:	693b      	ldr	r3, [r7, #16]
 8003912:	b29b      	uxth	r3, r3
 8003914:	88ba      	ldrh	r2, [r7, #4]
 8003916:	1ad3      	subs	r3, r2, r3
 8003918:	b299      	uxth	r1, r3
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	b29b      	uxth	r3, r3
 800391e:	005b      	lsls	r3, r3, #1
 8003920:	b29b      	uxth	r3, r3
 8003922:	461a      	mov	r2, r3
 8003924:	f7ff fecc 	bl	80036c0 <BSP_LCD_DrawHLine>
    }

    if(current_x > 0) 
 8003928:	693b      	ldr	r3, [r7, #16]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d021      	beq.n	8003972 <BSP_LCD_FillCircle+0xc6>
    {
      BSP_LCD_DrawHLine(Xpos - current_x, Ypos - current_y, 2*current_x);
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	b29b      	uxth	r3, r3
 8003932:	88fa      	ldrh	r2, [r7, #6]
 8003934:	1ad3      	subs	r3, r2, r3
 8003936:	b298      	uxth	r0, r3
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	b29b      	uxth	r3, r3
 800393c:	88ba      	ldrh	r2, [r7, #4]
 800393e:	1ad3      	subs	r3, r2, r3
 8003940:	b299      	uxth	r1, r3
 8003942:	693b      	ldr	r3, [r7, #16]
 8003944:	b29b      	uxth	r3, r3
 8003946:	005b      	lsls	r3, r3, #1
 8003948:	b29b      	uxth	r3, r3
 800394a:	461a      	mov	r2, r3
 800394c:	f7ff feb8 	bl	80036c0 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - current_x, Ypos + current_y, 2*current_x);
 8003950:	693b      	ldr	r3, [r7, #16]
 8003952:	b29b      	uxth	r3, r3
 8003954:	88fa      	ldrh	r2, [r7, #6]
 8003956:	1ad3      	subs	r3, r2, r3
 8003958:	b298      	uxth	r0, r3
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	b29a      	uxth	r2, r3
 800395e:	88bb      	ldrh	r3, [r7, #4]
 8003960:	4413      	add	r3, r2
 8003962:	b299      	uxth	r1, r3
 8003964:	693b      	ldr	r3, [r7, #16]
 8003966:	b29b      	uxth	r3, r3
 8003968:	005b      	lsls	r3, r3, #1
 800396a:	b29b      	uxth	r3, r3
 800396c:	461a      	mov	r2, r3
 800396e:	f7ff fea7 	bl	80036c0 <BSP_LCD_DrawHLine>
    }
    if (decision < 0)
 8003972:	697b      	ldr	r3, [r7, #20]
 8003974:	2b00      	cmp	r3, #0
 8003976:	da06      	bge.n	8003986 <BSP_LCD_FillCircle+0xda>
    { 
      decision += (current_x << 2) + 6;
 8003978:	693b      	ldr	r3, [r7, #16]
 800397a:	009a      	lsls	r2, r3, #2
 800397c:	697b      	ldr	r3, [r7, #20]
 800397e:	4413      	add	r3, r2
 8003980:	3306      	adds	r3, #6
 8003982:	617b      	str	r3, [r7, #20]
 8003984:	e00a      	b.n	800399c <BSP_LCD_FillCircle+0xf0>
    }
    else
    {
      decision += ((current_x - current_y) << 2) + 10;
 8003986:	693a      	ldr	r2, [r7, #16]
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	1ad3      	subs	r3, r2, r3
 800398c:	009a      	lsls	r2, r3, #2
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	4413      	add	r3, r2
 8003992:	330a      	adds	r3, #10
 8003994:	617b      	str	r3, [r7, #20]
      current_y--;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	3b01      	subs	r3, #1
 800399a:	60fb      	str	r3, [r7, #12]
    }
    current_x++;
 800399c:	693b      	ldr	r3, [r7, #16]
 800399e:	3301      	adds	r3, #1
 80039a0:	613b      	str	r3, [r7, #16]
  while (current_x <= current_y)
 80039a2:	693a      	ldr	r2, [r7, #16]
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	429a      	cmp	r2, r3
 80039a8:	d999      	bls.n	80038de <BSP_LCD_FillCircle+0x32>
  }

  BSP_LCD_SetTextColor(DrawProp.TextColor);
 80039aa:	4b08      	ldr	r3, [pc, #32]	; (80039cc <BSP_LCD_FillCircle+0x120>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	b29b      	uxth	r3, r3
 80039b0:	4618      	mov	r0, r3
 80039b2:	f7ff fd47 	bl	8003444 <BSP_LCD_SetTextColor>
  BSP_LCD_DrawCircle(Xpos, Ypos, Radius);
 80039b6:	887a      	ldrh	r2, [r7, #2]
 80039b8:	88b9      	ldrh	r1, [r7, #4]
 80039ba:	88fb      	ldrh	r3, [r7, #6]
 80039bc:	4618      	mov	r0, r3
 80039be:	f7ff feb9 	bl	8003734 <BSP_LCD_DrawCircle>
}
 80039c2:	bf00      	nop
 80039c4:	3718      	adds	r7, #24
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bd80      	pop	{r7, pc}
 80039ca:	bf00      	nop
 80039cc:	20004fa0 	.word	0x20004fa0

080039d0 <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LCD GPIO special pins MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b088      	sub	sp, #32
 80039d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef gpio_init_structure;

  /* Enable GPIOs clock */
  LCD_RESET_GPIO_CLK_ENABLE();
 80039d6:	2300      	movs	r3, #0
 80039d8:	60bb      	str	r3, [r7, #8]
 80039da:	4b28      	ldr	r3, [pc, #160]	; (8003a7c <BSP_LCD_MspInit+0xac>)
 80039dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039de:	4a27      	ldr	r2, [pc, #156]	; (8003a7c <BSP_LCD_MspInit+0xac>)
 80039e0:	f043 0302 	orr.w	r3, r3, #2
 80039e4:	6313      	str	r3, [r2, #48]	; 0x30
 80039e6:	4b25      	ldr	r3, [pc, #148]	; (8003a7c <BSP_LCD_MspInit+0xac>)
 80039e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039ea:	f003 0302 	and.w	r3, r3, #2
 80039ee:	60bb      	str	r3, [r7, #8]
 80039f0:	68bb      	ldr	r3, [r7, #8]
  LCD_TE_GPIO_CLK_ENABLE();
 80039f2:	2300      	movs	r3, #0
 80039f4:	607b      	str	r3, [r7, #4]
 80039f6:	4b21      	ldr	r3, [pc, #132]	; (8003a7c <BSP_LCD_MspInit+0xac>)
 80039f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039fa:	4a20      	ldr	r2, [pc, #128]	; (8003a7c <BSP_LCD_MspInit+0xac>)
 80039fc:	f043 0302 	orr.w	r3, r3, #2
 8003a00:	6313      	str	r3, [r2, #48]	; 0x30
 8003a02:	4b1e      	ldr	r3, [pc, #120]	; (8003a7c <BSP_LCD_MspInit+0xac>)
 8003a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a06:	f003 0302 	and.w	r3, r3, #2
 8003a0a:	607b      	str	r3, [r7, #4]
 8003a0c:	687b      	ldr	r3, [r7, #4]
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 8003a0e:	2300      	movs	r3, #0
 8003a10:	603b      	str	r3, [r7, #0]
 8003a12:	4b1a      	ldr	r3, [pc, #104]	; (8003a7c <BSP_LCD_MspInit+0xac>)
 8003a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a16:	4a19      	ldr	r2, [pc, #100]	; (8003a7c <BSP_LCD_MspInit+0xac>)
 8003a18:	f043 0310 	orr.w	r3, r3, #16
 8003a1c:	6313      	str	r3, [r2, #48]	; 0x30
 8003a1e:	4b17      	ldr	r3, [pc, #92]	; (8003a7c <BSP_LCD_MspInit+0xac>)
 8003a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a22:	f003 0310 	and.w	r3, r3, #16
 8003a26:	603b      	str	r3, [r7, #0]
 8003a28:	683b      	ldr	r3, [r7, #0]

  /* LCD_RESET GPIO configuration */
  gpio_init_structure.Pin       = LCD_RESET_PIN;     /* LCD_RESET pin has to be manually controlled */
 8003a2a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003a2e:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull      = GPIO_NOPULL;
 8003a30:	2300      	movs	r3, #0
 8003a32:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 8003a34:	2302      	movs	r3, #2
 8003a36:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LCD_RESET_GPIO_PORT, &gpio_init_structure);
 8003a3c:	f107 030c 	add.w	r3, r7, #12
 8003a40:	4619      	mov	r1, r3
 8003a42:	480f      	ldr	r0, [pc, #60]	; (8003a80 <BSP_LCD_MspInit+0xb0>)
 8003a44:	f000 ff6c 	bl	8004920 <HAL_GPIO_Init>

  /* LCD_TE GPIO configuration */
  gpio_init_structure.Pin       = LCD_TE_PIN;        /* LCD_TE pin has to be manually managed */
 8003a48:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003a4c:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode      = GPIO_MODE_INPUT;
 8003a4e:	2300      	movs	r3, #0
 8003a50:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LCD_TE_GPIO_PORT, &gpio_init_structure);
 8003a52:	f107 030c 	add.w	r3, r7, #12
 8003a56:	4619      	mov	r1, r3
 8003a58:	4809      	ldr	r0, [pc, #36]	; (8003a80 <BSP_LCD_MspInit+0xb0>)
 8003a5a:	f000 ff61 	bl	8004920 <HAL_GPIO_Init>

  /* LCD_BL_CTRL GPIO configuration */
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;   /* LCD_BL_CTRL pin has to be manually controlled */
 8003a5e:	2320      	movs	r3, #32
 8003a60:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8003a62:	2301      	movs	r3, #1
 8003a64:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 8003a66:	f107 030c 	add.w	r3, r7, #12
 8003a6a:	4619      	mov	r1, r3
 8003a6c:	4805      	ldr	r0, [pc, #20]	; (8003a84 <BSP_LCD_MspInit+0xb4>)
 8003a6e:	f000 ff57 	bl	8004920 <HAL_GPIO_Init>
}
 8003a72:	bf00      	nop
 8003a74:	3720      	adds	r7, #32
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bd80      	pop	{r7, pc}
 8003a7a:	bf00      	nop
 8003a7c:	40023800 	.word	0x40023800
 8003a80:	40020400 	.word	0x40020400
 8003a84:	40021000 	.word	0x40021000

08003a88 <DrawChar>:
  * @param  Xpos: Line where to display the character shape
  * @param  Ypos: Start column address
  * @param  c: Pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b088      	sub	sp, #32
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	4603      	mov	r3, r0
 8003a90:	603a      	str	r2, [r7, #0]
 8003a92:	80fb      	strh	r3, [r7, #6]
 8003a94:	460b      	mov	r3, r1
 8003a96:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	61fb      	str	r3, [r7, #28]
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line;
  
  height = DrawProp.pFont->Height;
 8003aa0:	4b44      	ldr	r3, [pc, #272]	; (8003bb4 <DrawChar+0x12c>)
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	88db      	ldrh	r3, [r3, #6]
 8003aa6:	827b      	strh	r3, [r7, #18]
  width  = DrawProp.pFont->Width;
 8003aa8:	4b42      	ldr	r3, [pc, #264]	; (8003bb4 <DrawChar+0x12c>)
 8003aaa:	689b      	ldr	r3, [r3, #8]
 8003aac:	889b      	ldrh	r3, [r3, #4]
 8003aae:	823b      	strh	r3, [r7, #16]
  
  offset =  8 *((width + 7)/8) -  width ;
 8003ab0:	8a3b      	ldrh	r3, [r7, #16]
 8003ab2:	3307      	adds	r3, #7
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	da00      	bge.n	8003aba <DrawChar+0x32>
 8003ab8:	3307      	adds	r3, #7
 8003aba:	10db      	asrs	r3, r3, #3
 8003abc:	b2db      	uxtb	r3, r3
 8003abe:	00db      	lsls	r3, r3, #3
 8003ac0:	b2da      	uxtb	r2, r3
 8003ac2:	8a3b      	ldrh	r3, [r7, #16]
 8003ac4:	b2db      	uxtb	r3, r3
 8003ac6:	1ad3      	subs	r3, r2, r3
 8003ac8:	73fb      	strb	r3, [r7, #15]
  
  for(i = 0; i < height; i++)
 8003aca:	2300      	movs	r3, #0
 8003acc:	61fb      	str	r3, [r7, #28]
 8003ace:	e069      	b.n	8003ba4 <DrawChar+0x11c>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8003ad0:	8a3b      	ldrh	r3, [r7, #16]
 8003ad2:	3307      	adds	r3, #7
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	da00      	bge.n	8003ada <DrawChar+0x52>
 8003ad8:	3307      	adds	r3, #7
 8003ada:	10db      	asrs	r3, r3, #3
 8003adc:	461a      	mov	r2, r3
 8003ade:	69fb      	ldr	r3, [r7, #28]
 8003ae0:	fb03 f302 	mul.w	r3, r3, r2
 8003ae4:	683a      	ldr	r2, [r7, #0]
 8003ae6:	4413      	add	r3, r2
 8003ae8:	60bb      	str	r3, [r7, #8]
    
    switch(((width + 7)/8))
 8003aea:	8a3b      	ldrh	r3, [r7, #16]
 8003aec:	3307      	adds	r3, #7
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	da00      	bge.n	8003af4 <DrawChar+0x6c>
 8003af2:	3307      	adds	r3, #7
 8003af4:	10db      	asrs	r3, r3, #3
 8003af6:	2b01      	cmp	r3, #1
 8003af8:	d002      	beq.n	8003b00 <DrawChar+0x78>
 8003afa:	2b02      	cmp	r3, #2
 8003afc:	d004      	beq.n	8003b08 <DrawChar+0x80>
 8003afe:	e00c      	b.n	8003b1a <DrawChar+0x92>
    {
    case 1:
      line =  pchar[0];
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	781b      	ldrb	r3, [r3, #0]
 8003b04:	617b      	str	r3, [r7, #20]
      break;    
 8003b06:	e016      	b.n	8003b36 <DrawChar+0xae>

    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	781b      	ldrb	r3, [r3, #0]
 8003b0c:	021b      	lsls	r3, r3, #8
 8003b0e:	68ba      	ldr	r2, [r7, #8]
 8003b10:	3201      	adds	r2, #1
 8003b12:	7812      	ldrb	r2, [r2, #0]
 8003b14:	4313      	orrs	r3, r2
 8003b16:	617b      	str	r3, [r7, #20]
      break;
 8003b18:	e00d      	b.n	8003b36 <DrawChar+0xae>
      
    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];
 8003b1a:	68bb      	ldr	r3, [r7, #8]
 8003b1c:	781b      	ldrb	r3, [r3, #0]
 8003b1e:	041a      	lsls	r2, r3, #16
 8003b20:	68bb      	ldr	r3, [r7, #8]
 8003b22:	3301      	adds	r3, #1
 8003b24:	781b      	ldrb	r3, [r3, #0]
 8003b26:	021b      	lsls	r3, r3, #8
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	68ba      	ldr	r2, [r7, #8]
 8003b2c:	3202      	adds	r2, #2
 8003b2e:	7812      	ldrb	r2, [r2, #0]
 8003b30:	4313      	orrs	r3, r2
 8003b32:	617b      	str	r3, [r7, #20]
      break;
 8003b34:	bf00      	nop
    }  
    
    for (j = 0; j < width; j++)
 8003b36:	2300      	movs	r3, #0
 8003b38:	61bb      	str	r3, [r7, #24]
 8003b3a:	e029      	b.n	8003b90 <DrawChar+0x108>
    {
      if(line & (1 << (width- j + offset- 1))) 
 8003b3c:	8a3a      	ldrh	r2, [r7, #16]
 8003b3e:	69bb      	ldr	r3, [r7, #24]
 8003b40:	1ad2      	subs	r2, r2, r3
 8003b42:	7bfb      	ldrb	r3, [r7, #15]
 8003b44:	4413      	add	r3, r2
 8003b46:	3b01      	subs	r3, #1
 8003b48:	2201      	movs	r2, #1
 8003b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b4e:	461a      	mov	r2, r3
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	4013      	ands	r3, r2
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d00c      	beq.n	8003b72 <DrawChar+0xea>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp.TextColor);
 8003b58:	69bb      	ldr	r3, [r7, #24]
 8003b5a:	b29a      	uxth	r2, r3
 8003b5c:	88fb      	ldrh	r3, [r7, #6]
 8003b5e:	4413      	add	r3, r2
 8003b60:	b298      	uxth	r0, r3
 8003b62:	4b14      	ldr	r3, [pc, #80]	; (8003bb4 <DrawChar+0x12c>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	b29a      	uxth	r2, r3
 8003b68:	88bb      	ldrh	r3, [r7, #4]
 8003b6a:	4619      	mov	r1, r3
 8003b6c:	f7ff fd8c 	bl	8003688 <BSP_LCD_DrawPixel>
 8003b70:	e00b      	b.n	8003b8a <DrawChar+0x102>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp.BackColor);
 8003b72:	69bb      	ldr	r3, [r7, #24]
 8003b74:	b29a      	uxth	r2, r3
 8003b76:	88fb      	ldrh	r3, [r7, #6]
 8003b78:	4413      	add	r3, r2
 8003b7a:	b298      	uxth	r0, r3
 8003b7c:	4b0d      	ldr	r3, [pc, #52]	; (8003bb4 <DrawChar+0x12c>)
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	b29a      	uxth	r2, r3
 8003b82:	88bb      	ldrh	r3, [r7, #4]
 8003b84:	4619      	mov	r1, r3
 8003b86:	f7ff fd7f 	bl	8003688 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8003b8a:	69bb      	ldr	r3, [r7, #24]
 8003b8c:	3301      	adds	r3, #1
 8003b8e:	61bb      	str	r3, [r7, #24]
 8003b90:	8a3b      	ldrh	r3, [r7, #16]
 8003b92:	69ba      	ldr	r2, [r7, #24]
 8003b94:	429a      	cmp	r2, r3
 8003b96:	d3d1      	bcc.n	8003b3c <DrawChar+0xb4>
      } 
    }
    Ypos++;
 8003b98:	88bb      	ldrh	r3, [r7, #4]
 8003b9a:	3301      	adds	r3, #1
 8003b9c:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 8003b9e:	69fb      	ldr	r3, [r7, #28]
 8003ba0:	3301      	adds	r3, #1
 8003ba2:	61fb      	str	r3, [r7, #28]
 8003ba4:	8a7b      	ldrh	r3, [r7, #18]
 8003ba6:	69fa      	ldr	r2, [r7, #28]
 8003ba8:	429a      	cmp	r2, r3
 8003baa:	d391      	bcc.n	8003ad0 <DrawChar+0x48>
  }
}
 8003bac:	bf00      	nop
 8003bae:	3720      	adds	r7, #32
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}
 8003bb4:	20004fa0 	.word	0x20004fa0

08003bb8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003bbc:	4b0e      	ldr	r3, [pc, #56]	; (8003bf8 <HAL_Init+0x40>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a0d      	ldr	r2, [pc, #52]	; (8003bf8 <HAL_Init+0x40>)
 8003bc2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003bc6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003bc8:	4b0b      	ldr	r3, [pc, #44]	; (8003bf8 <HAL_Init+0x40>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a0a      	ldr	r2, [pc, #40]	; (8003bf8 <HAL_Init+0x40>)
 8003bce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003bd2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003bd4:	4b08      	ldr	r3, [pc, #32]	; (8003bf8 <HAL_Init+0x40>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4a07      	ldr	r2, [pc, #28]	; (8003bf8 <HAL_Init+0x40>)
 8003bda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bde:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003be0:	2003      	movs	r0, #3
 8003be2:	f000 fb6c 	bl	80042be <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003be6:	2000      	movs	r0, #0
 8003be8:	f7fe fc1c 	bl	8002424 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003bec:	f7fd fea4 	bl	8001938 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003bf0:	2300      	movs	r3, #0
}
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	bd80      	pop	{r7, pc}
 8003bf6:	bf00      	nop
 8003bf8:	40023c00 	.word	0x40023c00

08003bfc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003c00:	4b06      	ldr	r3, [pc, #24]	; (8003c1c <HAL_IncTick+0x20>)
 8003c02:	781b      	ldrb	r3, [r3, #0]
 8003c04:	461a      	mov	r2, r3
 8003c06:	4b06      	ldr	r3, [pc, #24]	; (8003c20 <HAL_IncTick+0x24>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4413      	add	r3, r2
 8003c0c:	4a04      	ldr	r2, [pc, #16]	; (8003c20 <HAL_IncTick+0x24>)
 8003c0e:	6013      	str	r3, [r2, #0]
}
 8003c10:	bf00      	nop
 8003c12:	46bd      	mov	sp, r7
 8003c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c18:	4770      	bx	lr
 8003c1a:	bf00      	nop
 8003c1c:	2000008c 	.word	0x2000008c
 8003c20:	20004fac 	.word	0x20004fac

08003c24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c24:	b480      	push	{r7}
 8003c26:	af00      	add	r7, sp, #0
  return uwTick;
 8003c28:	4b03      	ldr	r3, [pc, #12]	; (8003c38 <HAL_GetTick+0x14>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
}
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c34:	4770      	bx	lr
 8003c36:	bf00      	nop
 8003c38:	20004fac 	.word	0x20004fac

08003c3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b084      	sub	sp, #16
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003c44:	f7ff ffee 	bl	8003c24 <HAL_GetTick>
 8003c48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c54:	d005      	beq.n	8003c62 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003c56:	4b09      	ldr	r3, [pc, #36]	; (8003c7c <HAL_Delay+0x40>)
 8003c58:	781b      	ldrb	r3, [r3, #0]
 8003c5a:	461a      	mov	r2, r3
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	4413      	add	r3, r2
 8003c60:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003c62:	bf00      	nop
 8003c64:	f7ff ffde 	bl	8003c24 <HAL_GetTick>
 8003c68:	4602      	mov	r2, r0
 8003c6a:	68bb      	ldr	r3, [r7, #8]
 8003c6c:	1ad3      	subs	r3, r2, r3
 8003c6e:	68fa      	ldr	r2, [r7, #12]
 8003c70:	429a      	cmp	r2, r3
 8003c72:	d8f7      	bhi.n	8003c64 <HAL_Delay+0x28>
  {
  }
}
 8003c74:	bf00      	nop
 8003c76:	3710      	adds	r7, #16
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bd80      	pop	{r7, pc}
 8003c7c:	2000008c 	.word	0x2000008c

08003c80 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b084      	sub	sp, #16
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c88:	2300      	movs	r3, #0
 8003c8a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d101      	bne.n	8003c96 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003c92:	2301      	movs	r3, #1
 8003c94:	e033      	b.n	8003cfe <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d109      	bne.n	8003cb2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003c9e:	6878      	ldr	r0, [r7, #4]
 8003ca0:	f7fd fe72 	bl	8001988 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2200      	movs	r2, #0
 8003cae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cb6:	f003 0310 	and.w	r3, r3, #16
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d118      	bne.n	8003cf0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cc2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003cc6:	f023 0302 	bic.w	r3, r3, #2
 8003cca:	f043 0202 	orr.w	r2, r3, #2
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003cd2:	6878      	ldr	r0, [r7, #4]
 8003cd4:	f000 f94a 	bl	8003f6c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2200      	movs	r2, #0
 8003cdc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ce2:	f023 0303 	bic.w	r3, r3, #3
 8003ce6:	f043 0201 	orr.w	r2, r3, #1
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	641a      	str	r2, [r3, #64]	; 0x40
 8003cee:	e001      	b.n	8003cf4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003cfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cfe:	4618      	mov	r0, r3
 8003d00:	3710      	adds	r7, #16
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}
	...

08003d08 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	b085      	sub	sp, #20
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
 8003d10:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003d12:	2300      	movs	r3, #0
 8003d14:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d1c:	2b01      	cmp	r3, #1
 8003d1e:	d101      	bne.n	8003d24 <HAL_ADC_ConfigChannel+0x1c>
 8003d20:	2302      	movs	r3, #2
 8003d22:	e113      	b.n	8003f4c <HAL_ADC_ConfigChannel+0x244>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2201      	movs	r2, #1
 8003d28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	2b09      	cmp	r3, #9
 8003d32:	d925      	bls.n	8003d80 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	68d9      	ldr	r1, [r3, #12]
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	b29b      	uxth	r3, r3
 8003d40:	461a      	mov	r2, r3
 8003d42:	4613      	mov	r3, r2
 8003d44:	005b      	lsls	r3, r3, #1
 8003d46:	4413      	add	r3, r2
 8003d48:	3b1e      	subs	r3, #30
 8003d4a:	2207      	movs	r2, #7
 8003d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d50:	43da      	mvns	r2, r3
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	400a      	ands	r2, r1
 8003d58:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	68d9      	ldr	r1, [r3, #12]
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	689a      	ldr	r2, [r3, #8]
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	b29b      	uxth	r3, r3
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	005b      	lsls	r3, r3, #1
 8003d70:	4403      	add	r3, r0
 8003d72:	3b1e      	subs	r3, #30
 8003d74:	409a      	lsls	r2, r3
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	430a      	orrs	r2, r1
 8003d7c:	60da      	str	r2, [r3, #12]
 8003d7e:	e022      	b.n	8003dc6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	6919      	ldr	r1, [r3, #16]
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	b29b      	uxth	r3, r3
 8003d8c:	461a      	mov	r2, r3
 8003d8e:	4613      	mov	r3, r2
 8003d90:	005b      	lsls	r3, r3, #1
 8003d92:	4413      	add	r3, r2
 8003d94:	2207      	movs	r2, #7
 8003d96:	fa02 f303 	lsl.w	r3, r2, r3
 8003d9a:	43da      	mvns	r2, r3
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	400a      	ands	r2, r1
 8003da2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	6919      	ldr	r1, [r3, #16]
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	689a      	ldr	r2, [r3, #8]
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	b29b      	uxth	r3, r3
 8003db4:	4618      	mov	r0, r3
 8003db6:	4603      	mov	r3, r0
 8003db8:	005b      	lsls	r3, r3, #1
 8003dba:	4403      	add	r3, r0
 8003dbc:	409a      	lsls	r2, r3
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	430a      	orrs	r2, r1
 8003dc4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	2b06      	cmp	r3, #6
 8003dcc:	d824      	bhi.n	8003e18 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	685a      	ldr	r2, [r3, #4]
 8003dd8:	4613      	mov	r3, r2
 8003dda:	009b      	lsls	r3, r3, #2
 8003ddc:	4413      	add	r3, r2
 8003dde:	3b05      	subs	r3, #5
 8003de0:	221f      	movs	r2, #31
 8003de2:	fa02 f303 	lsl.w	r3, r2, r3
 8003de6:	43da      	mvns	r2, r3
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	400a      	ands	r2, r1
 8003dee:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	b29b      	uxth	r3, r3
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	685a      	ldr	r2, [r3, #4]
 8003e02:	4613      	mov	r3, r2
 8003e04:	009b      	lsls	r3, r3, #2
 8003e06:	4413      	add	r3, r2
 8003e08:	3b05      	subs	r3, #5
 8003e0a:	fa00 f203 	lsl.w	r2, r0, r3
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	430a      	orrs	r2, r1
 8003e14:	635a      	str	r2, [r3, #52]	; 0x34
 8003e16:	e04c      	b.n	8003eb2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	2b0c      	cmp	r3, #12
 8003e1e:	d824      	bhi.n	8003e6a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	685a      	ldr	r2, [r3, #4]
 8003e2a:	4613      	mov	r3, r2
 8003e2c:	009b      	lsls	r3, r3, #2
 8003e2e:	4413      	add	r3, r2
 8003e30:	3b23      	subs	r3, #35	; 0x23
 8003e32:	221f      	movs	r2, #31
 8003e34:	fa02 f303 	lsl.w	r3, r2, r3
 8003e38:	43da      	mvns	r2, r3
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	400a      	ands	r2, r1
 8003e40:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	b29b      	uxth	r3, r3
 8003e4e:	4618      	mov	r0, r3
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	685a      	ldr	r2, [r3, #4]
 8003e54:	4613      	mov	r3, r2
 8003e56:	009b      	lsls	r3, r3, #2
 8003e58:	4413      	add	r3, r2
 8003e5a:	3b23      	subs	r3, #35	; 0x23
 8003e5c:	fa00 f203 	lsl.w	r2, r0, r3
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	430a      	orrs	r2, r1
 8003e66:	631a      	str	r2, [r3, #48]	; 0x30
 8003e68:	e023      	b.n	8003eb2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	685a      	ldr	r2, [r3, #4]
 8003e74:	4613      	mov	r3, r2
 8003e76:	009b      	lsls	r3, r3, #2
 8003e78:	4413      	add	r3, r2
 8003e7a:	3b41      	subs	r3, #65	; 0x41
 8003e7c:	221f      	movs	r2, #31
 8003e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e82:	43da      	mvns	r2, r3
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	400a      	ands	r2, r1
 8003e8a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	b29b      	uxth	r3, r3
 8003e98:	4618      	mov	r0, r3
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	685a      	ldr	r2, [r3, #4]
 8003e9e:	4613      	mov	r3, r2
 8003ea0:	009b      	lsls	r3, r3, #2
 8003ea2:	4413      	add	r3, r2
 8003ea4:	3b41      	subs	r3, #65	; 0x41
 8003ea6:	fa00 f203 	lsl.w	r2, r0, r3
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	430a      	orrs	r2, r1
 8003eb0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003eb2:	4b29      	ldr	r3, [pc, #164]	; (8003f58 <HAL_ADC_ConfigChannel+0x250>)
 8003eb4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4a28      	ldr	r2, [pc, #160]	; (8003f5c <HAL_ADC_ConfigChannel+0x254>)
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d10f      	bne.n	8003ee0 <HAL_ADC_ConfigChannel+0x1d8>
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	2b12      	cmp	r3, #18
 8003ec6:	d10b      	bne.n	8003ee0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4a1d      	ldr	r2, [pc, #116]	; (8003f5c <HAL_ADC_ConfigChannel+0x254>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d12b      	bne.n	8003f42 <HAL_ADC_ConfigChannel+0x23a>
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a1c      	ldr	r2, [pc, #112]	; (8003f60 <HAL_ADC_ConfigChannel+0x258>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d003      	beq.n	8003efc <HAL_ADC_ConfigChannel+0x1f4>
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	2b11      	cmp	r3, #17
 8003efa:	d122      	bne.n	8003f42 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4a11      	ldr	r2, [pc, #68]	; (8003f60 <HAL_ADC_ConfigChannel+0x258>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d111      	bne.n	8003f42 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003f1e:	4b11      	ldr	r3, [pc, #68]	; (8003f64 <HAL_ADC_ConfigChannel+0x25c>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4a11      	ldr	r2, [pc, #68]	; (8003f68 <HAL_ADC_ConfigChannel+0x260>)
 8003f24:	fba2 2303 	umull	r2, r3, r2, r3
 8003f28:	0c9a      	lsrs	r2, r3, #18
 8003f2a:	4613      	mov	r3, r2
 8003f2c:	009b      	lsls	r3, r3, #2
 8003f2e:	4413      	add	r3, r2
 8003f30:	005b      	lsls	r3, r3, #1
 8003f32:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003f34:	e002      	b.n	8003f3c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003f36:	68bb      	ldr	r3, [r7, #8]
 8003f38:	3b01      	subs	r3, #1
 8003f3a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003f3c:	68bb      	ldr	r3, [r7, #8]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d1f9      	bne.n	8003f36 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2200      	movs	r2, #0
 8003f46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003f4a:	2300      	movs	r3, #0
}
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	3714      	adds	r7, #20
 8003f50:	46bd      	mov	sp, r7
 8003f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f56:	4770      	bx	lr
 8003f58:	40012300 	.word	0x40012300
 8003f5c:	40012000 	.word	0x40012000
 8003f60:	10000012 	.word	0x10000012
 8003f64:	20000024 	.word	0x20000024
 8003f68:	431bde83 	.word	0x431bde83

08003f6c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b085      	sub	sp, #20
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003f74:	4b79      	ldr	r3, [pc, #484]	; (800415c <ADC_Init+0x1f0>)
 8003f76:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	685a      	ldr	r2, [r3, #4]
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	431a      	orrs	r2, r3
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	685a      	ldr	r2, [r3, #4]
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003fa0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	6859      	ldr	r1, [r3, #4]
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	691b      	ldr	r3, [r3, #16]
 8003fac:	021a      	lsls	r2, r3, #8
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	430a      	orrs	r2, r1
 8003fb4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	685a      	ldr	r2, [r3, #4]
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003fc4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	6859      	ldr	r1, [r3, #4]
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	689a      	ldr	r2, [r3, #8]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	430a      	orrs	r2, r1
 8003fd6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	689a      	ldr	r2, [r3, #8]
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003fe6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	6899      	ldr	r1, [r3, #8]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	68da      	ldr	r2, [r3, #12]
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	430a      	orrs	r2, r1
 8003ff8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ffe:	4a58      	ldr	r2, [pc, #352]	; (8004160 <ADC_Init+0x1f4>)
 8004000:	4293      	cmp	r3, r2
 8004002:	d022      	beq.n	800404a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	689a      	ldr	r2, [r3, #8]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004012:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	6899      	ldr	r1, [r3, #8]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	430a      	orrs	r2, r1
 8004024:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	689a      	ldr	r2, [r3, #8]
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004034:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	6899      	ldr	r1, [r3, #8]
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	430a      	orrs	r2, r1
 8004046:	609a      	str	r2, [r3, #8]
 8004048:	e00f      	b.n	800406a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	689a      	ldr	r2, [r3, #8]
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004058:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	689a      	ldr	r2, [r3, #8]
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004068:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	689a      	ldr	r2, [r3, #8]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f022 0202 	bic.w	r2, r2, #2
 8004078:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	6899      	ldr	r1, [r3, #8]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	7e1b      	ldrb	r3, [r3, #24]
 8004084:	005a      	lsls	r2, r3, #1
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	430a      	orrs	r2, r1
 800408c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004094:	2b00      	cmp	r3, #0
 8004096:	d01b      	beq.n	80040d0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	685a      	ldr	r2, [r3, #4]
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80040a6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	685a      	ldr	r2, [r3, #4]
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80040b6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	6859      	ldr	r1, [r3, #4]
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040c2:	3b01      	subs	r3, #1
 80040c4:	035a      	lsls	r2, r3, #13
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	430a      	orrs	r2, r1
 80040cc:	605a      	str	r2, [r3, #4]
 80040ce:	e007      	b.n	80040e0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	685a      	ldr	r2, [r3, #4]
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80040de:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80040ee:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	69db      	ldr	r3, [r3, #28]
 80040fa:	3b01      	subs	r3, #1
 80040fc:	051a      	lsls	r2, r3, #20
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	430a      	orrs	r2, r1
 8004104:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	689a      	ldr	r2, [r3, #8]
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004114:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	6899      	ldr	r1, [r3, #8]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004122:	025a      	lsls	r2, r3, #9
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	430a      	orrs	r2, r1
 800412a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	689a      	ldr	r2, [r3, #8]
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800413a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	6899      	ldr	r1, [r3, #8]
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	695b      	ldr	r3, [r3, #20]
 8004146:	029a      	lsls	r2, r3, #10
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	430a      	orrs	r2, r1
 800414e:	609a      	str	r2, [r3, #8]
}
 8004150:	bf00      	nop
 8004152:	3714      	adds	r7, #20
 8004154:	46bd      	mov	sp, r7
 8004156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415a:	4770      	bx	lr
 800415c:	40012300 	.word	0x40012300
 8004160:	0f000001 	.word	0x0f000001

08004164 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004164:	b480      	push	{r7}
 8004166:	b085      	sub	sp, #20
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	f003 0307 	and.w	r3, r3, #7
 8004172:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004174:	4b0c      	ldr	r3, [pc, #48]	; (80041a8 <__NVIC_SetPriorityGrouping+0x44>)
 8004176:	68db      	ldr	r3, [r3, #12]
 8004178:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800417a:	68ba      	ldr	r2, [r7, #8]
 800417c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004180:	4013      	ands	r3, r2
 8004182:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004188:	68bb      	ldr	r3, [r7, #8]
 800418a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800418c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004190:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004194:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004196:	4a04      	ldr	r2, [pc, #16]	; (80041a8 <__NVIC_SetPriorityGrouping+0x44>)
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	60d3      	str	r3, [r2, #12]
}
 800419c:	bf00      	nop
 800419e:	3714      	adds	r7, #20
 80041a0:	46bd      	mov	sp, r7
 80041a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a6:	4770      	bx	lr
 80041a8:	e000ed00 	.word	0xe000ed00

080041ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80041ac:	b480      	push	{r7}
 80041ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80041b0:	4b04      	ldr	r3, [pc, #16]	; (80041c4 <__NVIC_GetPriorityGrouping+0x18>)
 80041b2:	68db      	ldr	r3, [r3, #12]
 80041b4:	0a1b      	lsrs	r3, r3, #8
 80041b6:	f003 0307 	and.w	r3, r3, #7
}
 80041ba:	4618      	mov	r0, r3
 80041bc:	46bd      	mov	sp, r7
 80041be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c2:	4770      	bx	lr
 80041c4:	e000ed00 	.word	0xe000ed00

080041c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80041c8:	b480      	push	{r7}
 80041ca:	b083      	sub	sp, #12
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	4603      	mov	r3, r0
 80041d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80041d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	db0b      	blt.n	80041f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80041da:	79fb      	ldrb	r3, [r7, #7]
 80041dc:	f003 021f 	and.w	r2, r3, #31
 80041e0:	4907      	ldr	r1, [pc, #28]	; (8004200 <__NVIC_EnableIRQ+0x38>)
 80041e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041e6:	095b      	lsrs	r3, r3, #5
 80041e8:	2001      	movs	r0, #1
 80041ea:	fa00 f202 	lsl.w	r2, r0, r2
 80041ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80041f2:	bf00      	nop
 80041f4:	370c      	adds	r7, #12
 80041f6:	46bd      	mov	sp, r7
 80041f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fc:	4770      	bx	lr
 80041fe:	bf00      	nop
 8004200:	e000e100 	.word	0xe000e100

08004204 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004204:	b480      	push	{r7}
 8004206:	b083      	sub	sp, #12
 8004208:	af00      	add	r7, sp, #0
 800420a:	4603      	mov	r3, r0
 800420c:	6039      	str	r1, [r7, #0]
 800420e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004210:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004214:	2b00      	cmp	r3, #0
 8004216:	db0a      	blt.n	800422e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	b2da      	uxtb	r2, r3
 800421c:	490c      	ldr	r1, [pc, #48]	; (8004250 <__NVIC_SetPriority+0x4c>)
 800421e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004222:	0112      	lsls	r2, r2, #4
 8004224:	b2d2      	uxtb	r2, r2
 8004226:	440b      	add	r3, r1
 8004228:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800422c:	e00a      	b.n	8004244 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	b2da      	uxtb	r2, r3
 8004232:	4908      	ldr	r1, [pc, #32]	; (8004254 <__NVIC_SetPriority+0x50>)
 8004234:	79fb      	ldrb	r3, [r7, #7]
 8004236:	f003 030f 	and.w	r3, r3, #15
 800423a:	3b04      	subs	r3, #4
 800423c:	0112      	lsls	r2, r2, #4
 800423e:	b2d2      	uxtb	r2, r2
 8004240:	440b      	add	r3, r1
 8004242:	761a      	strb	r2, [r3, #24]
}
 8004244:	bf00      	nop
 8004246:	370c      	adds	r7, #12
 8004248:	46bd      	mov	sp, r7
 800424a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424e:	4770      	bx	lr
 8004250:	e000e100 	.word	0xe000e100
 8004254:	e000ed00 	.word	0xe000ed00

08004258 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004258:	b480      	push	{r7}
 800425a:	b089      	sub	sp, #36	; 0x24
 800425c:	af00      	add	r7, sp, #0
 800425e:	60f8      	str	r0, [r7, #12]
 8004260:	60b9      	str	r1, [r7, #8]
 8004262:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	f003 0307 	and.w	r3, r3, #7
 800426a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800426c:	69fb      	ldr	r3, [r7, #28]
 800426e:	f1c3 0307 	rsb	r3, r3, #7
 8004272:	2b04      	cmp	r3, #4
 8004274:	bf28      	it	cs
 8004276:	2304      	movcs	r3, #4
 8004278:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800427a:	69fb      	ldr	r3, [r7, #28]
 800427c:	3304      	adds	r3, #4
 800427e:	2b06      	cmp	r3, #6
 8004280:	d902      	bls.n	8004288 <NVIC_EncodePriority+0x30>
 8004282:	69fb      	ldr	r3, [r7, #28]
 8004284:	3b03      	subs	r3, #3
 8004286:	e000      	b.n	800428a <NVIC_EncodePriority+0x32>
 8004288:	2300      	movs	r3, #0
 800428a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800428c:	f04f 32ff 	mov.w	r2, #4294967295
 8004290:	69bb      	ldr	r3, [r7, #24]
 8004292:	fa02 f303 	lsl.w	r3, r2, r3
 8004296:	43da      	mvns	r2, r3
 8004298:	68bb      	ldr	r3, [r7, #8]
 800429a:	401a      	ands	r2, r3
 800429c:	697b      	ldr	r3, [r7, #20]
 800429e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80042a0:	f04f 31ff 	mov.w	r1, #4294967295
 80042a4:	697b      	ldr	r3, [r7, #20]
 80042a6:	fa01 f303 	lsl.w	r3, r1, r3
 80042aa:	43d9      	mvns	r1, r3
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80042b0:	4313      	orrs	r3, r2
         );
}
 80042b2:	4618      	mov	r0, r3
 80042b4:	3724      	adds	r7, #36	; 0x24
 80042b6:	46bd      	mov	sp, r7
 80042b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042bc:	4770      	bx	lr

080042be <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80042be:	b580      	push	{r7, lr}
 80042c0:	b082      	sub	sp, #8
 80042c2:	af00      	add	r7, sp, #0
 80042c4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80042c6:	6878      	ldr	r0, [r7, #4]
 80042c8:	f7ff ff4c 	bl	8004164 <__NVIC_SetPriorityGrouping>
}
 80042cc:	bf00      	nop
 80042ce:	3708      	adds	r7, #8
 80042d0:	46bd      	mov	sp, r7
 80042d2:	bd80      	pop	{r7, pc}

080042d4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b086      	sub	sp, #24
 80042d8:	af00      	add	r7, sp, #0
 80042da:	4603      	mov	r3, r0
 80042dc:	60b9      	str	r1, [r7, #8]
 80042de:	607a      	str	r2, [r7, #4]
 80042e0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80042e2:	2300      	movs	r3, #0
 80042e4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80042e6:	f7ff ff61 	bl	80041ac <__NVIC_GetPriorityGrouping>
 80042ea:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80042ec:	687a      	ldr	r2, [r7, #4]
 80042ee:	68b9      	ldr	r1, [r7, #8]
 80042f0:	6978      	ldr	r0, [r7, #20]
 80042f2:	f7ff ffb1 	bl	8004258 <NVIC_EncodePriority>
 80042f6:	4602      	mov	r2, r0
 80042f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80042fc:	4611      	mov	r1, r2
 80042fe:	4618      	mov	r0, r3
 8004300:	f7ff ff80 	bl	8004204 <__NVIC_SetPriority>
}
 8004304:	bf00      	nop
 8004306:	3718      	adds	r7, #24
 8004308:	46bd      	mov	sp, r7
 800430a:	bd80      	pop	{r7, pc}

0800430c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b082      	sub	sp, #8
 8004310:	af00      	add	r7, sp, #0
 8004312:	4603      	mov	r3, r0
 8004314:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004316:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800431a:	4618      	mov	r0, r3
 800431c:	f7ff ff54 	bl	80041c8 <__NVIC_EnableIRQ>
}
 8004320:	bf00      	nop
 8004322:	3708      	adds	r7, #8
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}

08004328 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8004328:	b580      	push	{r7, lr}
 800432a:	b082      	sub	sp, #8
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d101      	bne.n	800433a <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8004336:	2301      	movs	r3, #1
 8004338:	e014      	b.n	8004364 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	791b      	ldrb	r3, [r3, #4]
 800433e:	b2db      	uxtb	r3, r3
 8004340:	2b00      	cmp	r3, #0
 8004342:	d105      	bne.n	8004350 <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2200      	movs	r2, #0
 8004348:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800434a:	6878      	ldr	r0, [r7, #4]
 800434c:	f7fd fb98 	bl	8001a80 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2202      	movs	r2, #2
 8004354:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2200      	movs	r2, #0
 800435a:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2201      	movs	r2, #1
 8004360:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8004362:	2300      	movs	r3, #0
}
 8004364:	4618      	mov	r0, r3
 8004366:	3708      	adds	r7, #8
 8004368:	46bd      	mov	sp, r7
 800436a:	bd80      	pop	{r7, pc}

0800436c <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef* hdac)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b082      	sub	sp, #8
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
  /* Check underrun channel 1 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800437a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800437e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004382:	d118      	bne.n	80043b6 <HAL_DAC_IRQHandler+0x4a>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2204      	movs	r2, #4
 8004388:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel1 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH1;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	691b      	ldr	r3, [r3, #16]
 800438e:	f043 0201 	orr.w	r2, r3, #1
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800439e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN1;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	681a      	ldr	r2, [r3, #0]
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80043ae:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
    HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80043b0:	6878      	ldr	r0, [r7, #4]
 80043b2:	f000 f825 	bl	8004400 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  /* Check underrun channel 2 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043bc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80043c0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80043c4:	d118      	bne.n	80043f8 <HAL_DAC_IRQHandler+0x8c>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2204      	movs	r2, #4
 80043ca:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel2 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH2;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	691b      	ldr	r3, [r3, #16]
 80043d0:	f043 0202 	orr.w	r2, r3, #2
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80043e0:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN2;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	681a      	ldr	r2, [r3, #0]
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80043f0:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
    HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80043f2:	6878      	ldr	r0, [r7, #4]
 80043f4:	f000 f85b 	bl	80044ae <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
}
 80043f8:	bf00      	nop
 80043fa:	3708      	adds	r7, #8
 80043fc:	46bd      	mov	sp, r7
 80043fe:	bd80      	pop	{r7, pc}

08004400 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004400:	b480      	push	{r7}
 8004402:	b083      	sub	sp, #12
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8004408:	bf00      	nop
 800440a:	370c      	adds	r7, #12
 800440c:	46bd      	mov	sp, r7
 800440e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004412:	4770      	bx	lr

08004414 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8004414:	b480      	push	{r7}
 8004416:	b087      	sub	sp, #28
 8004418:	af00      	add	r7, sp, #0
 800441a:	60f8      	str	r0, [r7, #12]
 800441c:	60b9      	str	r1, [r7, #8]
 800441e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8004420:	2300      	movs	r3, #0
 8004422:	617b      	str	r3, [r7, #20]
 8004424:	2300      	movs	r3, #0
 8004426:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	795b      	ldrb	r3, [r3, #5]
 800442c:	2b01      	cmp	r3, #1
 800442e:	d101      	bne.n	8004434 <HAL_DAC_ConfigChannel+0x20>
 8004430:	2302      	movs	r3, #2
 8004432:	e036      	b.n	80044a2 <HAL_DAC_ConfigChannel+0x8e>
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	2201      	movs	r2, #1
 8004438:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	2202      	movs	r2, #2
 800443e:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8004448:	f640 72fe 	movw	r2, #4094	; 0xffe
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	fa02 f303 	lsl.w	r3, r2, r3
 8004452:	43db      	mvns	r3, r3
 8004454:	697a      	ldr	r2, [r7, #20]
 8004456:	4013      	ands	r3, r2
 8004458:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	681a      	ldr	r2, [r3, #0]
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	4313      	orrs	r3, r2
 8004464:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8004466:	693a      	ldr	r2, [r7, #16]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	fa02 f303 	lsl.w	r3, r2, r3
 800446e:	697a      	ldr	r2, [r7, #20]
 8004470:	4313      	orrs	r3, r2
 8004472:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	697a      	ldr	r2, [r7, #20]
 800447a:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	6819      	ldr	r1, [r3, #0]
 8004482:	22c0      	movs	r2, #192	; 0xc0
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	fa02 f303 	lsl.w	r3, r2, r3
 800448a:	43da      	mvns	r2, r3
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	400a      	ands	r2, r1
 8004492:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	2201      	movs	r2, #1
 8004498:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	2200      	movs	r2, #0
 800449e:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 80044a0:	2300      	movs	r3, #0
}
 80044a2:	4618      	mov	r0, r3
 80044a4:	371c      	adds	r7, #28
 80044a6:	46bd      	mov	sp, r7
 80044a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ac:	4770      	bx	lr

080044ae <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80044ae:	b480      	push	{r7}
 80044b0:	b083      	sub	sp, #12
 80044b2:	af00      	add	r7, sp, #0
 80044b4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 80044b6:	bf00      	nop
 80044b8:	370c      	adds	r7, #12
 80044ba:	46bd      	mov	sp, r7
 80044bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c0:	4770      	bx	lr
	...

080044c4 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b086      	sub	sp, #24
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  DFSDM_Channel_HandleTypeDef  **channelHandleTable;
  DFSDM_Channel_TypeDef*       channel0Instance;
#endif /* defined(DFSDM2_Channel0) */
  
  /* Check DFSDM Channel handle */
  if(hdfsdm_channel == NULL)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d101      	bne.n	80044d6 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 80044d2:	2301      	movs	r3, #1
 80044d4:	e0cf      	b.n	8004676 <HAL_DFSDM_ChannelInit+0x1b2>
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));
  
#if defined(DFSDM2_Channel0)
  /* Get channel counter, channel handle table and channel 0 instance */
  if(IS_DFSDM1_CHANNEL_INSTANCE(hdfsdm_channel->Instance))
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a69      	ldr	r2, [pc, #420]	; (8004680 <HAL_DFSDM_ChannelInit+0x1bc>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d00e      	beq.n	80044fe <HAL_DFSDM_ChannelInit+0x3a>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a67      	ldr	r2, [pc, #412]	; (8004684 <HAL_DFSDM_ChannelInit+0x1c0>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d009      	beq.n	80044fe <HAL_DFSDM_ChannelInit+0x3a>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a66      	ldr	r2, [pc, #408]	; (8004688 <HAL_DFSDM_ChannelInit+0x1c4>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d004      	beq.n	80044fe <HAL_DFSDM_ChannelInit+0x3a>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a64      	ldr	r2, [pc, #400]	; (800468c <HAL_DFSDM_ChannelInit+0x1c8>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d106      	bne.n	800450c <HAL_DFSDM_ChannelInit+0x48>
  {
    channelCounterPtr  = &v_dfsdm1ChannelCounter;
 80044fe:	4b64      	ldr	r3, [pc, #400]	; (8004690 <HAL_DFSDM_ChannelInit+0x1cc>)
 8004500:	617b      	str	r3, [r7, #20]
    channelHandleTable =  a_dfsdm1ChannelHandle;
 8004502:	4b64      	ldr	r3, [pc, #400]	; (8004694 <HAL_DFSDM_ChannelInit+0x1d0>)
 8004504:	613b      	str	r3, [r7, #16]
    channel0Instance   = DFSDM1_Channel0;
 8004506:	4b5e      	ldr	r3, [pc, #376]	; (8004680 <HAL_DFSDM_ChannelInit+0x1bc>)
 8004508:	60fb      	str	r3, [r7, #12]
 800450a:	e005      	b.n	8004518 <HAL_DFSDM_ChannelInit+0x54>
  }
  else
  {
    channelCounterPtr  = &v_dfsdm2ChannelCounter;
 800450c:	4b62      	ldr	r3, [pc, #392]	; (8004698 <HAL_DFSDM_ChannelInit+0x1d4>)
 800450e:	617b      	str	r3, [r7, #20]
    channelHandleTable = a_dfsdm2ChannelHandle;
 8004510:	4b62      	ldr	r3, [pc, #392]	; (800469c <HAL_DFSDM_ChannelInit+0x1d8>)
 8004512:	613b      	str	r3, [r7, #16]
    channel0Instance   = DFSDM2_Channel0;
 8004514:	4b62      	ldr	r3, [pc, #392]	; (80046a0 <HAL_DFSDM_ChannelInit+0x1dc>)
 8004516:	60fb      	str	r3, [r7, #12]
  }
  
  /* Check that channel has not been already initialized */
  if(channelHandleTable[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	4618      	mov	r0, r3
 800451e:	f000 f8c1 	bl	80046a4 <DFSDM_GetChannelFromInstance>
 8004522:	4603      	mov	r3, r0
 8004524:	009b      	lsls	r3, r3, #2
 8004526:	693a      	ldr	r2, [r7, #16]
 8004528:	4413      	add	r3, r2
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d001      	beq.n	8004534 <HAL_DFSDM_ChannelInit+0x70>
  {
    return HAL_ERROR;
 8004530:	2301      	movs	r3, #1
 8004532:	e0a0      	b.n	8004676 <HAL_DFSDM_ChannelInit+0x1b2>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8004534:	6878      	ldr	r0, [r7, #4]
 8004536:	f7fd faef 	bl	8001b18 <HAL_DFSDM_ChannelMspInit>
#endif
  
  /* Update the channel counter */
  (*channelCounterPtr)++;
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	1c5a      	adds	r2, r3, #1
 8004540:	697b      	ldr	r3, [r7, #20]
 8004542:	601a      	str	r2, [r3, #0]
  
  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if(*channelCounterPtr == 1U)
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	2b01      	cmp	r3, #1
 800454a:	d125      	bne.n	8004598 <HAL_DFSDM_ChannelInit+0xd4>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    channel0Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	601a      	str	r2, [r3, #0]
    channel0Instance->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681a      	ldr	r2, [r3, #0]
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	689b      	ldr	r3, [r3, #8]
 8004560:	431a      	orrs	r2, r3
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	601a      	str	r2, [r3, #0]
    
    /* Reset clock divider */
    channel0Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f423 027f 	bic.w	r2, r3, #16711680	; 0xff0000
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	601a      	str	r2, [r3, #0]
    if(hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	791b      	ldrb	r3, [r3, #4]
 8004576:	2b01      	cmp	r3, #1
 8004578:	d108      	bne.n	800458c <HAL_DFSDM_ChannelInit+0xc8>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      channel0Instance->CHCFGR1 |= (uint32_t) ((hdfsdm_channel->Init.OutputClock.Divider - 1U) << 
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681a      	ldr	r2, [r3, #0]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	68db      	ldr	r3, [r3, #12]
 8004582:	3b01      	subs	r3, #1
 8004584:	041b      	lsls	r3, r3, #16
 8004586:	431a      	orrs	r2, r3
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	601a      	str	r2, [r3, #0]
                                               DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }
    
    /* enable the DFSDM global interface */
    channel0Instance->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	601a      	str	r2, [r3, #0]
  }
  
  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX | 
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	681a      	ldr	r2, [r3, #0]
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 80045a6:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	6819      	ldr	r1, [r3, #0]
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking | 
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 80045b6:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking | 
 80045bc:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	430a      	orrs	r2, r1
 80045c4:	601a      	str	r2, [r3, #0]
  
  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	681a      	ldr	r2, [r3, #0]
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f022 020f 	bic.w	r2, r2, #15
 80045d4:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type | 
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	6819      	ldr	r1, [r3, #0]
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type | 
 80045e4:	431a      	orrs	r2, r3
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	430a      	orrs	r2, r1
 80045ec:	601a      	str	r2, [r3, #0]
  
  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	689a      	ldr	r2, [r3, #8]
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 80045fc:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder | 
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	6899      	ldr	r1, [r3, #8]
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                       ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800460c:	3b01      	subs	r3, #1
 800460e:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder | 
 8004610:	431a      	orrs	r2, r3
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	430a      	orrs	r2, r1
 8004618:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	685a      	ldr	r2, [r3, #4]
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f002 0207 	and.w	r2, r2, #7
 8004628:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) | 
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	6859      	ldr	r1, [r3, #4]
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004634:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800463a:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) | 
 800463c:	431a      	orrs	r2, r3
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	430a      	orrs	r2, r1
 8004644:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	681a      	ldr	r2, [r3, #0]
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004654:	601a      	str	r2, [r3, #0]
  
  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2201      	movs	r2, #1
 800465a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  channelHandleTable[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4618      	mov	r0, r3
 8004664:	f000 f81e 	bl	80046a4 <DFSDM_GetChannelFromInstance>
 8004668:	4603      	mov	r3, r0
 800466a:	009b      	lsls	r3, r3, #2
 800466c:	693a      	ldr	r2, [r7, #16]
 800466e:	4413      	add	r3, r2
 8004670:	687a      	ldr	r2, [r7, #4]
 8004672:	601a      	str	r2, [r3, #0]

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
#endif /* DFSDM2_Channel0 */
  
  return HAL_OK;
 8004674:	2300      	movs	r3, #0
}
 8004676:	4618      	mov	r0, r3
 8004678:	3718      	adds	r7, #24
 800467a:	46bd      	mov	sp, r7
 800467c:	bd80      	pop	{r7, pc}
 800467e:	bf00      	nop
 8004680:	40016000 	.word	0x40016000
 8004684:	40016020 	.word	0x40016020
 8004688:	40016040 	.word	0x40016040
 800468c:	40016060 	.word	0x40016060
 8004690:	20000184 	.word	0x20000184
 8004694:	20000188 	.word	0x20000188
 8004698:	20000198 	.word	0x20000198
 800469c:	2000019c 	.word	0x2000019c
 80046a0:	40016400 	.word	0x40016400

080046a4 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(DFSDM_Channel_TypeDef* Instance)
{
 80046a4:	b480      	push	{r7}
 80046a6:	b085      	sub	sp, #20
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
  uint32_t channel;
  
  /* Get channel from instance */
#if defined(DFSDM2_Channel0)
  if((Instance == DFSDM1_Channel0) || (Instance == DFSDM2_Channel0))
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	4a24      	ldr	r2, [pc, #144]	; (8004740 <DFSDM_GetChannelFromInstance+0x9c>)
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d003      	beq.n	80046bc <DFSDM_GetChannelFromInstance+0x18>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	4a23      	ldr	r2, [pc, #140]	; (8004744 <DFSDM_GetChannelFromInstance+0xa0>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d102      	bne.n	80046c2 <DFSDM_GetChannelFromInstance+0x1e>
  {
    channel = 0U;
 80046bc:	2300      	movs	r3, #0
 80046be:	60fb      	str	r3, [r7, #12]
 80046c0:	e037      	b.n	8004732 <DFSDM_GetChannelFromInstance+0x8e>
  }
  else if((Instance == DFSDM1_Channel1) ||  (Instance == DFSDM2_Channel1))
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	4a20      	ldr	r2, [pc, #128]	; (8004748 <DFSDM_GetChannelFromInstance+0xa4>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d003      	beq.n	80046d2 <DFSDM_GetChannelFromInstance+0x2e>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	4a1f      	ldr	r2, [pc, #124]	; (800474c <DFSDM_GetChannelFromInstance+0xa8>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d102      	bne.n	80046d8 <DFSDM_GetChannelFromInstance+0x34>
  {
    channel = 1U;
 80046d2:	2301      	movs	r3, #1
 80046d4:	60fb      	str	r3, [r7, #12]
 80046d6:	e02c      	b.n	8004732 <DFSDM_GetChannelFromInstance+0x8e>
  }
  else if((Instance == DFSDM1_Channel2) ||  (Instance == DFSDM2_Channel2))
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	4a1d      	ldr	r2, [pc, #116]	; (8004750 <DFSDM_GetChannelFromInstance+0xac>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d003      	beq.n	80046e8 <DFSDM_GetChannelFromInstance+0x44>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	4a1c      	ldr	r2, [pc, #112]	; (8004754 <DFSDM_GetChannelFromInstance+0xb0>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d102      	bne.n	80046ee <DFSDM_GetChannelFromInstance+0x4a>
  {
    channel = 2U;
 80046e8:	2302      	movs	r3, #2
 80046ea:	60fb      	str	r3, [r7, #12]
 80046ec:	e021      	b.n	8004732 <DFSDM_GetChannelFromInstance+0x8e>
  }
  else if((Instance == DFSDM1_Channel3) ||  (Instance == DFSDM2_Channel3))
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	4a19      	ldr	r2, [pc, #100]	; (8004758 <DFSDM_GetChannelFromInstance+0xb4>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d003      	beq.n	80046fe <DFSDM_GetChannelFromInstance+0x5a>
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	4a18      	ldr	r2, [pc, #96]	; (800475c <DFSDM_GetChannelFromInstance+0xb8>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d102      	bne.n	8004704 <DFSDM_GetChannelFromInstance+0x60>
  {
    channel = 3U;
 80046fe:	2303      	movs	r3, #3
 8004700:	60fb      	str	r3, [r7, #12]
 8004702:	e016      	b.n	8004732 <DFSDM_GetChannelFromInstance+0x8e>
  }
  else if(Instance == DFSDM2_Channel4)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	4a16      	ldr	r2, [pc, #88]	; (8004760 <DFSDM_GetChannelFromInstance+0xbc>)
 8004708:	4293      	cmp	r3, r2
 800470a:	d102      	bne.n	8004712 <DFSDM_GetChannelFromInstance+0x6e>
  {
    channel = 4U;
 800470c:	2304      	movs	r3, #4
 800470e:	60fb      	str	r3, [r7, #12]
 8004710:	e00f      	b.n	8004732 <DFSDM_GetChannelFromInstance+0x8e>
  }
  else if(Instance == DFSDM2_Channel5)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	4a13      	ldr	r2, [pc, #76]	; (8004764 <DFSDM_GetChannelFromInstance+0xc0>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d102      	bne.n	8004720 <DFSDM_GetChannelFromInstance+0x7c>
  {
    channel = 5U;
 800471a:	2305      	movs	r3, #5
 800471c:	60fb      	str	r3, [r7, #12]
 800471e:	e008      	b.n	8004732 <DFSDM_GetChannelFromInstance+0x8e>
  }
  else if(Instance == DFSDM2_Channel6)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	4a11      	ldr	r2, [pc, #68]	; (8004768 <DFSDM_GetChannelFromInstance+0xc4>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d102      	bne.n	800472e <DFSDM_GetChannelFromInstance+0x8a>
  {
    channel = 6U;
 8004728:	2306      	movs	r3, #6
 800472a:	60fb      	str	r3, [r7, #12]
 800472c:	e001      	b.n	8004732 <DFSDM_GetChannelFromInstance+0x8e>
  }
  else /* DFSDM2_Channel7 */
  {
    channel = 7U;
 800472e:	2307      	movs	r3, #7
 8004730:	60fb      	str	r3, [r7, #12]
  {
    channel = 3U;
  }
#endif /* defined(DFSDM2_Channel0) */

  return channel;
 8004732:	68fb      	ldr	r3, [r7, #12]
}
 8004734:	4618      	mov	r0, r3
 8004736:	3714      	adds	r7, #20
 8004738:	46bd      	mov	sp, r7
 800473a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473e:	4770      	bx	lr
 8004740:	40016000 	.word	0x40016000
 8004744:	40016400 	.word	0x40016400
 8004748:	40016020 	.word	0x40016020
 800474c:	40016420 	.word	0x40016420
 8004750:	40016040 	.word	0x40016040
 8004754:	40016440 	.word	0x40016440
 8004758:	40016060 	.word	0x40016060
 800475c:	40016460 	.word	0x40016460
 8004760:	40016480 	.word	0x40016480
 8004764:	400164a0 	.word	0x400164a0
 8004768:	400164c0 	.word	0x400164c0

0800476c <HAL_FMPI2C_Init>:
  * @param  hfmpi2c Pointer to a FMPI2C_HandleTypeDef structure that contains
  *                the configuration information for the specified FMPI2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2C_Init(FMPI2C_HandleTypeDef *hfmpi2c)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b082      	sub	sp, #8
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
  /* Check the FMPI2C handle allocation */
  if (hfmpi2c == NULL)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d101      	bne.n	800477e <HAL_FMPI2C_Init+0x12>
  {
    return HAL_ERROR;
 800477a:	2301      	movs	r3, #1
 800477c:	e081      	b.n	8004882 <HAL_FMPI2C_Init+0x116>
  assert_param(IS_FMPI2C_OWN_ADDRESS2(hfmpi2c->Init.OwnAddress2));
  assert_param(IS_FMPI2C_OWN_ADDRESS2_MASK(hfmpi2c->Init.OwnAddress2Masks));
  assert_param(IS_FMPI2C_GENERAL_CALL(hfmpi2c->Init.GeneralCallMode));
  assert_param(IS_FMPI2C_NO_STRETCH(hfmpi2c->Init.NoStretchMode));

  if (hfmpi2c->State == HAL_FMPI2C_STATE_RESET)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004784:	b2db      	uxtb	r3, r3
 8004786:	2b00      	cmp	r3, #0
 8004788:	d106      	bne.n	8004798 <HAL_FMPI2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfmpi2c->Lock = HAL_UNLOCKED;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2200      	movs	r2, #0
 800478e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hfmpi2c->MspInitCallback(hfmpi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_FMPI2C_MspInit(hfmpi2c);
 8004792:	6878      	ldr	r0, [r7, #4]
 8004794:	f7fd fad2 	bl	8001d3c <HAL_FMPI2C_MspInit>
#endif /* USE_HAL_FMPI2C_REGISTER_CALLBACKS */
  }

  hfmpi2c->State = HAL_FMPI2C_STATE_BUSY;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2224      	movs	r2, #36	; 0x24
 800479c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected FMPI2C peripheral */
  __HAL_FMPI2C_DISABLE(hfmpi2c);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f022 0201 	bic.w	r2, r2, #1
 80047ae:	601a      	str	r2, [r3, #0]

  /*---------------------------- FMPI2Cx TIMINGR Configuration ------------------*/
  /* Configure FMPI2Cx: Frequency range */
  hfmpi2c->Instance->TIMINGR = hfmpi2c->Init.Timing & TIMING_CLEAR_MASK;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	685a      	ldr	r2, [r3, #4]
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80047bc:	611a      	str	r2, [r3, #16]

  /*---------------------------- FMPI2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hfmpi2c->Instance->OAR1 &= ~FMPI2C_OAR1_OA1EN;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	689a      	ldr	r2, [r3, #8]
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80047cc:	609a      	str	r2, [r3, #8]

  /* Configure FMPI2Cx: Own Address1 and ack own address1 mode */
  if (hfmpi2c->Init.AddressingMode == FMPI2C_ADDRESSINGMODE_7BIT)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	68db      	ldr	r3, [r3, #12]
 80047d2:	2b01      	cmp	r3, #1
 80047d4:	d107      	bne.n	80047e6 <HAL_FMPI2C_Init+0x7a>
  {
    hfmpi2c->Instance->OAR1 = (FMPI2C_OAR1_OA1EN | hfmpi2c->Init.OwnAddress1);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	689a      	ldr	r2, [r3, #8]
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80047e2:	609a      	str	r2, [r3, #8]
 80047e4:	e006      	b.n	80047f4 <HAL_FMPI2C_Init+0x88>
  }
  else /* FMPI2C_ADDRESSINGMODE_10BIT */
  {
    hfmpi2c->Instance->OAR1 = (FMPI2C_OAR1_OA1EN | FMPI2C_OAR1_OA1MODE | hfmpi2c->Init.OwnAddress1);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	689a      	ldr	r2, [r3, #8]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80047f2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- FMPI2Cx CR2 Configuration ----------------------*/
  /* Configure FMPI2Cx: Addressing Master mode */
  if (hfmpi2c->Init.AddressingMode == FMPI2C_ADDRESSINGMODE_10BIT)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	68db      	ldr	r3, [r3, #12]
 80047f8:	2b02      	cmp	r3, #2
 80047fa:	d104      	bne.n	8004806 <HAL_FMPI2C_Init+0x9a>
  {
    hfmpi2c->Instance->CR2 = (FMPI2C_CR2_ADD10);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004804:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hfmpi2c->Instance->CR2 |= (FMPI2C_CR2_AUTOEND | FMPI2C_CR2_NACK);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	687a      	ldr	r2, [r7, #4]
 800480e:	6812      	ldr	r2, [r2, #0]
 8004810:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004814:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004818:	6053      	str	r3, [r2, #4]

  /*---------------------------- FMPI2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hfmpi2c->Instance->OAR2 &= ~FMPI2C_DUALADDRESS_ENABLE;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	68da      	ldr	r2, [r3, #12]
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004828:	60da      	str	r2, [r3, #12]

  /* Configure FMPI2Cx: Dual mode and Own Address2 */
  hfmpi2c->Instance->OAR2 = (hfmpi2c->Init.DualAddressMode | hfmpi2c->Init.OwnAddress2 | (hfmpi2c->Init.OwnAddress2Masks << 8));
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	691a      	ldr	r2, [r3, #16]
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	695b      	ldr	r3, [r3, #20]
 8004832:	ea42 0103 	orr.w	r1, r2, r3
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	699b      	ldr	r3, [r3, #24]
 800483a:	021a      	lsls	r2, r3, #8
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	430a      	orrs	r2, r1
 8004842:	60da      	str	r2, [r3, #12]

  /*---------------------------- FMPI2Cx CR1 Configuration ----------------------*/
  /* Configure FMPI2Cx: Generalcall and NoStretch mode */
  hfmpi2c->Instance->CR1 = (hfmpi2c->Init.GeneralCallMode | hfmpi2c->Init.NoStretchMode);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	69d9      	ldr	r1, [r3, #28]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6a1a      	ldr	r2, [r3, #32]
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	430a      	orrs	r2, r1
 8004852:	601a      	str	r2, [r3, #0]

  /* Enable the selected FMPI2C peripheral */
  __HAL_FMPI2C_ENABLE(hfmpi2c);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f042 0201 	orr.w	r2, r2, #1
 8004862:	601a      	str	r2, [r3, #0]

  hfmpi2c->ErrorCode = HAL_FMPI2C_ERROR_NONE;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2200      	movs	r2, #0
 8004868:	645a      	str	r2, [r3, #68]	; 0x44
  hfmpi2c->State = HAL_FMPI2C_STATE_READY;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2220      	movs	r2, #32
 800486e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hfmpi2c->PreviousState = FMPI2C_STATE_NONE;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2200      	movs	r2, #0
 8004876:	631a      	str	r2, [r3, #48]	; 0x30
  hfmpi2c->Mode = HAL_FMPI2C_MODE_NONE;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2200      	movs	r2, #0
 800487c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004880:	2300      	movs	r3, #0
}
 8004882:	4618      	mov	r0, r3
 8004884:	3708      	adds	r7, #8
 8004886:	46bd      	mov	sp, r7
 8004888:	bd80      	pop	{r7, pc}

0800488a <HAL_FMPI2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified FMPI2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2CEx_ConfigAnalogFilter(FMPI2C_HandleTypeDef *hfmpi2c, uint32_t AnalogFilter)
{
 800488a:	b480      	push	{r7}
 800488c:	b083      	sub	sp, #12
 800488e:	af00      	add	r7, sp, #0
 8004890:	6078      	str	r0, [r7, #4]
 8004892:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMPI2C_ALL_INSTANCE(hfmpi2c->Instance));
  assert_param(IS_FMPI2C_ANALOG_FILTER(AnalogFilter));

  if (hfmpi2c->State == HAL_FMPI2C_STATE_READY)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800489a:	b2db      	uxtb	r3, r3
 800489c:	2b20      	cmp	r3, #32
 800489e:	d138      	bne.n	8004912 <HAL_FMPI2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hfmpi2c);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80048a6:	2b01      	cmp	r3, #1
 80048a8:	d101      	bne.n	80048ae <HAL_FMPI2CEx_ConfigAnalogFilter+0x24>
 80048aa:	2302      	movs	r3, #2
 80048ac:	e032      	b.n	8004914 <HAL_FMPI2CEx_ConfigAnalogFilter+0x8a>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2201      	movs	r2, #1
 80048b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hfmpi2c->State = HAL_FMPI2C_STATE_BUSY;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2224      	movs	r2, #36	; 0x24
 80048ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected FMPI2C peripheral */
    __HAL_FMPI2C_DISABLE(hfmpi2c);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	681a      	ldr	r2, [r3, #0]
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f022 0201 	bic.w	r2, r2, #1
 80048cc:	601a      	str	r2, [r3, #0]

    /* Reset FMPI2Cx ANOFF bit */
    hfmpi2c->Instance->CR1 &= ~(FMPI2C_CR1_ANFOFF);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	681a      	ldr	r2, [r3, #0]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80048dc:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hfmpi2c->Instance->CR1 |= AnalogFilter;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	6819      	ldr	r1, [r3, #0]
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	683a      	ldr	r2, [r7, #0]
 80048ea:	430a      	orrs	r2, r1
 80048ec:	601a      	str	r2, [r3, #0]

    __HAL_FMPI2C_ENABLE(hfmpi2c);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	681a      	ldr	r2, [r3, #0]
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f042 0201 	orr.w	r2, r2, #1
 80048fc:	601a      	str	r2, [r3, #0]

    hfmpi2c->State = HAL_FMPI2C_STATE_READY;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2220      	movs	r2, #32
 8004902:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hfmpi2c);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2200      	movs	r2, #0
 800490a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800490e:	2300      	movs	r3, #0
 8004910:	e000      	b.n	8004914 <HAL_FMPI2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004912:	2302      	movs	r3, #2
  }
}
 8004914:	4618      	mov	r0, r3
 8004916:	370c      	adds	r7, #12
 8004918:	46bd      	mov	sp, r7
 800491a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491e:	4770      	bx	lr

08004920 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004920:	b480      	push	{r7}
 8004922:	b089      	sub	sp, #36	; 0x24
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
 8004928:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800492a:	2300      	movs	r3, #0
 800492c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800492e:	2300      	movs	r3, #0
 8004930:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004932:	2300      	movs	r3, #0
 8004934:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004936:	2300      	movs	r3, #0
 8004938:	61fb      	str	r3, [r7, #28]
 800493a:	e165      	b.n	8004c08 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800493c:	2201      	movs	r2, #1
 800493e:	69fb      	ldr	r3, [r7, #28]
 8004940:	fa02 f303 	lsl.w	r3, r2, r3
 8004944:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	697a      	ldr	r2, [r7, #20]
 800494c:	4013      	ands	r3, r2
 800494e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004950:	693a      	ldr	r2, [r7, #16]
 8004952:	697b      	ldr	r3, [r7, #20]
 8004954:	429a      	cmp	r2, r3
 8004956:	f040 8154 	bne.w	8004c02 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	2b01      	cmp	r3, #1
 8004960:	d00b      	beq.n	800497a <HAL_GPIO_Init+0x5a>
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	685b      	ldr	r3, [r3, #4]
 8004966:	2b02      	cmp	r3, #2
 8004968:	d007      	beq.n	800497a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800496e:	2b11      	cmp	r3, #17
 8004970:	d003      	beq.n	800497a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	2b12      	cmp	r3, #18
 8004978:	d130      	bne.n	80049dc <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	689b      	ldr	r3, [r3, #8]
 800497e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004980:	69fb      	ldr	r3, [r7, #28]
 8004982:	005b      	lsls	r3, r3, #1
 8004984:	2203      	movs	r2, #3
 8004986:	fa02 f303 	lsl.w	r3, r2, r3
 800498a:	43db      	mvns	r3, r3
 800498c:	69ba      	ldr	r2, [r7, #24]
 800498e:	4013      	ands	r3, r2
 8004990:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	68da      	ldr	r2, [r3, #12]
 8004996:	69fb      	ldr	r3, [r7, #28]
 8004998:	005b      	lsls	r3, r3, #1
 800499a:	fa02 f303 	lsl.w	r3, r2, r3
 800499e:	69ba      	ldr	r2, [r7, #24]
 80049a0:	4313      	orrs	r3, r2
 80049a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	69ba      	ldr	r2, [r7, #24]
 80049a8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80049b0:	2201      	movs	r2, #1
 80049b2:	69fb      	ldr	r3, [r7, #28]
 80049b4:	fa02 f303 	lsl.w	r3, r2, r3
 80049b8:	43db      	mvns	r3, r3
 80049ba:	69ba      	ldr	r2, [r7, #24]
 80049bc:	4013      	ands	r3, r2
 80049be:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	091b      	lsrs	r3, r3, #4
 80049c6:	f003 0201 	and.w	r2, r3, #1
 80049ca:	69fb      	ldr	r3, [r7, #28]
 80049cc:	fa02 f303 	lsl.w	r3, r2, r3
 80049d0:	69ba      	ldr	r2, [r7, #24]
 80049d2:	4313      	orrs	r3, r2
 80049d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	69ba      	ldr	r2, [r7, #24]
 80049da:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	68db      	ldr	r3, [r3, #12]
 80049e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80049e2:	69fb      	ldr	r3, [r7, #28]
 80049e4:	005b      	lsls	r3, r3, #1
 80049e6:	2203      	movs	r2, #3
 80049e8:	fa02 f303 	lsl.w	r3, r2, r3
 80049ec:	43db      	mvns	r3, r3
 80049ee:	69ba      	ldr	r2, [r7, #24]
 80049f0:	4013      	ands	r3, r2
 80049f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	689a      	ldr	r2, [r3, #8]
 80049f8:	69fb      	ldr	r3, [r7, #28]
 80049fa:	005b      	lsls	r3, r3, #1
 80049fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004a00:	69ba      	ldr	r2, [r7, #24]
 8004a02:	4313      	orrs	r3, r2
 8004a04:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	69ba      	ldr	r2, [r7, #24]
 8004a0a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	685b      	ldr	r3, [r3, #4]
 8004a10:	2b02      	cmp	r3, #2
 8004a12:	d003      	beq.n	8004a1c <HAL_GPIO_Init+0xfc>
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	685b      	ldr	r3, [r3, #4]
 8004a18:	2b12      	cmp	r3, #18
 8004a1a:	d123      	bne.n	8004a64 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004a1c:	69fb      	ldr	r3, [r7, #28]
 8004a1e:	08da      	lsrs	r2, r3, #3
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	3208      	adds	r2, #8
 8004a24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004a28:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004a2a:	69fb      	ldr	r3, [r7, #28]
 8004a2c:	f003 0307 	and.w	r3, r3, #7
 8004a30:	009b      	lsls	r3, r3, #2
 8004a32:	220f      	movs	r2, #15
 8004a34:	fa02 f303 	lsl.w	r3, r2, r3
 8004a38:	43db      	mvns	r3, r3
 8004a3a:	69ba      	ldr	r2, [r7, #24]
 8004a3c:	4013      	ands	r3, r2
 8004a3e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	691a      	ldr	r2, [r3, #16]
 8004a44:	69fb      	ldr	r3, [r7, #28]
 8004a46:	f003 0307 	and.w	r3, r3, #7
 8004a4a:	009b      	lsls	r3, r3, #2
 8004a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a50:	69ba      	ldr	r2, [r7, #24]
 8004a52:	4313      	orrs	r3, r2
 8004a54:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004a56:	69fb      	ldr	r3, [r7, #28]
 8004a58:	08da      	lsrs	r2, r3, #3
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	3208      	adds	r2, #8
 8004a5e:	69b9      	ldr	r1, [r7, #24]
 8004a60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004a6a:	69fb      	ldr	r3, [r7, #28]
 8004a6c:	005b      	lsls	r3, r3, #1
 8004a6e:	2203      	movs	r2, #3
 8004a70:	fa02 f303 	lsl.w	r3, r2, r3
 8004a74:	43db      	mvns	r3, r3
 8004a76:	69ba      	ldr	r2, [r7, #24]
 8004a78:	4013      	ands	r3, r2
 8004a7a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	685b      	ldr	r3, [r3, #4]
 8004a80:	f003 0203 	and.w	r2, r3, #3
 8004a84:	69fb      	ldr	r3, [r7, #28]
 8004a86:	005b      	lsls	r3, r3, #1
 8004a88:	fa02 f303 	lsl.w	r3, r2, r3
 8004a8c:	69ba      	ldr	r2, [r7, #24]
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	69ba      	ldr	r2, [r7, #24]
 8004a96:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	685b      	ldr	r3, [r3, #4]
 8004a9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	f000 80ae 	beq.w	8004c02 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	60fb      	str	r3, [r7, #12]
 8004aaa:	4b5c      	ldr	r3, [pc, #368]	; (8004c1c <HAL_GPIO_Init+0x2fc>)
 8004aac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004aae:	4a5b      	ldr	r2, [pc, #364]	; (8004c1c <HAL_GPIO_Init+0x2fc>)
 8004ab0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004ab4:	6453      	str	r3, [r2, #68]	; 0x44
 8004ab6:	4b59      	ldr	r3, [pc, #356]	; (8004c1c <HAL_GPIO_Init+0x2fc>)
 8004ab8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004aba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004abe:	60fb      	str	r3, [r7, #12]
 8004ac0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004ac2:	4a57      	ldr	r2, [pc, #348]	; (8004c20 <HAL_GPIO_Init+0x300>)
 8004ac4:	69fb      	ldr	r3, [r7, #28]
 8004ac6:	089b      	lsrs	r3, r3, #2
 8004ac8:	3302      	adds	r3, #2
 8004aca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ace:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004ad0:	69fb      	ldr	r3, [r7, #28]
 8004ad2:	f003 0303 	and.w	r3, r3, #3
 8004ad6:	009b      	lsls	r3, r3, #2
 8004ad8:	220f      	movs	r2, #15
 8004ada:	fa02 f303 	lsl.w	r3, r2, r3
 8004ade:	43db      	mvns	r3, r3
 8004ae0:	69ba      	ldr	r2, [r7, #24]
 8004ae2:	4013      	ands	r3, r2
 8004ae4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	4a4e      	ldr	r2, [pc, #312]	; (8004c24 <HAL_GPIO_Init+0x304>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d025      	beq.n	8004b3a <HAL_GPIO_Init+0x21a>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	4a4d      	ldr	r2, [pc, #308]	; (8004c28 <HAL_GPIO_Init+0x308>)
 8004af2:	4293      	cmp	r3, r2
 8004af4:	d01f      	beq.n	8004b36 <HAL_GPIO_Init+0x216>
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	4a4c      	ldr	r2, [pc, #304]	; (8004c2c <HAL_GPIO_Init+0x30c>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d019      	beq.n	8004b32 <HAL_GPIO_Init+0x212>
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	4a4b      	ldr	r2, [pc, #300]	; (8004c30 <HAL_GPIO_Init+0x310>)
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d013      	beq.n	8004b2e <HAL_GPIO_Init+0x20e>
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	4a4a      	ldr	r2, [pc, #296]	; (8004c34 <HAL_GPIO_Init+0x314>)
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d00d      	beq.n	8004b2a <HAL_GPIO_Init+0x20a>
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	4a49      	ldr	r2, [pc, #292]	; (8004c38 <HAL_GPIO_Init+0x318>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d007      	beq.n	8004b26 <HAL_GPIO_Init+0x206>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	4a48      	ldr	r2, [pc, #288]	; (8004c3c <HAL_GPIO_Init+0x31c>)
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d101      	bne.n	8004b22 <HAL_GPIO_Init+0x202>
 8004b1e:	2306      	movs	r3, #6
 8004b20:	e00c      	b.n	8004b3c <HAL_GPIO_Init+0x21c>
 8004b22:	2307      	movs	r3, #7
 8004b24:	e00a      	b.n	8004b3c <HAL_GPIO_Init+0x21c>
 8004b26:	2305      	movs	r3, #5
 8004b28:	e008      	b.n	8004b3c <HAL_GPIO_Init+0x21c>
 8004b2a:	2304      	movs	r3, #4
 8004b2c:	e006      	b.n	8004b3c <HAL_GPIO_Init+0x21c>
 8004b2e:	2303      	movs	r3, #3
 8004b30:	e004      	b.n	8004b3c <HAL_GPIO_Init+0x21c>
 8004b32:	2302      	movs	r3, #2
 8004b34:	e002      	b.n	8004b3c <HAL_GPIO_Init+0x21c>
 8004b36:	2301      	movs	r3, #1
 8004b38:	e000      	b.n	8004b3c <HAL_GPIO_Init+0x21c>
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	69fa      	ldr	r2, [r7, #28]
 8004b3e:	f002 0203 	and.w	r2, r2, #3
 8004b42:	0092      	lsls	r2, r2, #2
 8004b44:	4093      	lsls	r3, r2
 8004b46:	69ba      	ldr	r2, [r7, #24]
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004b4c:	4934      	ldr	r1, [pc, #208]	; (8004c20 <HAL_GPIO_Init+0x300>)
 8004b4e:	69fb      	ldr	r3, [r7, #28]
 8004b50:	089b      	lsrs	r3, r3, #2
 8004b52:	3302      	adds	r3, #2
 8004b54:	69ba      	ldr	r2, [r7, #24]
 8004b56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004b5a:	4b39      	ldr	r3, [pc, #228]	; (8004c40 <HAL_GPIO_Init+0x320>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b60:	693b      	ldr	r3, [r7, #16]
 8004b62:	43db      	mvns	r3, r3
 8004b64:	69ba      	ldr	r2, [r7, #24]
 8004b66:	4013      	ands	r3, r2
 8004b68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d003      	beq.n	8004b7e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8004b76:	69ba      	ldr	r2, [r7, #24]
 8004b78:	693b      	ldr	r3, [r7, #16]
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004b7e:	4a30      	ldr	r2, [pc, #192]	; (8004c40 <HAL_GPIO_Init+0x320>)
 8004b80:	69bb      	ldr	r3, [r7, #24]
 8004b82:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004b84:	4b2e      	ldr	r3, [pc, #184]	; (8004c40 <HAL_GPIO_Init+0x320>)
 8004b86:	685b      	ldr	r3, [r3, #4]
 8004b88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b8a:	693b      	ldr	r3, [r7, #16]
 8004b8c:	43db      	mvns	r3, r3
 8004b8e:	69ba      	ldr	r2, [r7, #24]
 8004b90:	4013      	ands	r3, r2
 8004b92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	685b      	ldr	r3, [r3, #4]
 8004b98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d003      	beq.n	8004ba8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004ba0:	69ba      	ldr	r2, [r7, #24]
 8004ba2:	693b      	ldr	r3, [r7, #16]
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004ba8:	4a25      	ldr	r2, [pc, #148]	; (8004c40 <HAL_GPIO_Init+0x320>)
 8004baa:	69bb      	ldr	r3, [r7, #24]
 8004bac:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004bae:	4b24      	ldr	r3, [pc, #144]	; (8004c40 <HAL_GPIO_Init+0x320>)
 8004bb0:	689b      	ldr	r3, [r3, #8]
 8004bb2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004bb4:	693b      	ldr	r3, [r7, #16]
 8004bb6:	43db      	mvns	r3, r3
 8004bb8:	69ba      	ldr	r2, [r7, #24]
 8004bba:	4013      	ands	r3, r2
 8004bbc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	685b      	ldr	r3, [r3, #4]
 8004bc2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d003      	beq.n	8004bd2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8004bca:	69ba      	ldr	r2, [r7, #24]
 8004bcc:	693b      	ldr	r3, [r7, #16]
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004bd2:	4a1b      	ldr	r2, [pc, #108]	; (8004c40 <HAL_GPIO_Init+0x320>)
 8004bd4:	69bb      	ldr	r3, [r7, #24]
 8004bd6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004bd8:	4b19      	ldr	r3, [pc, #100]	; (8004c40 <HAL_GPIO_Init+0x320>)
 8004bda:	68db      	ldr	r3, [r3, #12]
 8004bdc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004bde:	693b      	ldr	r3, [r7, #16]
 8004be0:	43db      	mvns	r3, r3
 8004be2:	69ba      	ldr	r2, [r7, #24]
 8004be4:	4013      	ands	r3, r2
 8004be6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	685b      	ldr	r3, [r3, #4]
 8004bec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d003      	beq.n	8004bfc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004bf4:	69ba      	ldr	r2, [r7, #24]
 8004bf6:	693b      	ldr	r3, [r7, #16]
 8004bf8:	4313      	orrs	r3, r2
 8004bfa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004bfc:	4a10      	ldr	r2, [pc, #64]	; (8004c40 <HAL_GPIO_Init+0x320>)
 8004bfe:	69bb      	ldr	r3, [r7, #24]
 8004c00:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004c02:	69fb      	ldr	r3, [r7, #28]
 8004c04:	3301      	adds	r3, #1
 8004c06:	61fb      	str	r3, [r7, #28]
 8004c08:	69fb      	ldr	r3, [r7, #28]
 8004c0a:	2b0f      	cmp	r3, #15
 8004c0c:	f67f ae96 	bls.w	800493c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004c10:	bf00      	nop
 8004c12:	3724      	adds	r7, #36	; 0x24
 8004c14:	46bd      	mov	sp, r7
 8004c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1a:	4770      	bx	lr
 8004c1c:	40023800 	.word	0x40023800
 8004c20:	40013800 	.word	0x40013800
 8004c24:	40020000 	.word	0x40020000
 8004c28:	40020400 	.word	0x40020400
 8004c2c:	40020800 	.word	0x40020800
 8004c30:	40020c00 	.word	0x40020c00
 8004c34:	40021000 	.word	0x40021000
 8004c38:	40021400 	.word	0x40021400
 8004c3c:	40021800 	.word	0x40021800
 8004c40:	40013c00 	.word	0x40013c00

08004c44 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004c44:	b480      	push	{r7}
 8004c46:	b085      	sub	sp, #20
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
 8004c4c:	460b      	mov	r3, r1
 8004c4e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	691a      	ldr	r2, [r3, #16]
 8004c54:	887b      	ldrh	r3, [r7, #2]
 8004c56:	4013      	ands	r3, r2
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d002      	beq.n	8004c62 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	73fb      	strb	r3, [r7, #15]
 8004c60:	e001      	b.n	8004c66 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004c62:	2300      	movs	r3, #0
 8004c64:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004c66:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c68:	4618      	mov	r0, r3
 8004c6a:	3714      	adds	r7, #20
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c72:	4770      	bx	lr

08004c74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004c74:	b480      	push	{r7}
 8004c76:	b083      	sub	sp, #12
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
 8004c7c:	460b      	mov	r3, r1
 8004c7e:	807b      	strh	r3, [r7, #2]
 8004c80:	4613      	mov	r3, r2
 8004c82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004c84:	787b      	ldrb	r3, [r7, #1]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d003      	beq.n	8004c92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004c8a:	887a      	ldrh	r2, [r7, #2]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004c90:	e003      	b.n	8004c9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004c92:	887b      	ldrh	r3, [r7, #2]
 8004c94:	041a      	lsls	r2, r3, #16
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	619a      	str	r2, [r3, #24]
}
 8004c9a:	bf00      	nop
 8004c9c:	370c      	adds	r7, #12
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca4:	4770      	bx	lr
	...

08004ca8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b082      	sub	sp, #8
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	4603      	mov	r3, r0
 8004cb0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004cb2:	4b08      	ldr	r3, [pc, #32]	; (8004cd4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004cb4:	695a      	ldr	r2, [r3, #20]
 8004cb6:	88fb      	ldrh	r3, [r7, #6]
 8004cb8:	4013      	ands	r3, r2
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d006      	beq.n	8004ccc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004cbe:	4a05      	ldr	r2, [pc, #20]	; (8004cd4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004cc0:	88fb      	ldrh	r3, [r7, #6]
 8004cc2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004cc4:	88fb      	ldrh	r3, [r7, #6]
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	f000 f806 	bl	8004cd8 <HAL_GPIO_EXTI_Callback>
  }
}
 8004ccc:	bf00      	nop
 8004cce:	3708      	adds	r7, #8
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	bd80      	pop	{r7, pc}
 8004cd4:	40013c00 	.word	0x40013c00

08004cd8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004cd8:	b480      	push	{r7}
 8004cda:	b083      	sub	sp, #12
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	4603      	mov	r3, r0
 8004ce0:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004ce2:	bf00      	nop
 8004ce4:	370c      	adds	r7, #12
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cec:	4770      	bx	lr

08004cee <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8004cee:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004cf0:	b08f      	sub	sp, #60	; 0x3c
 8004cf2:	af0a      	add	r7, sp, #40	; 0x28
 8004cf4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d101      	bne.n	8004d00 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	e054      	b.n	8004daa <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 8004d0c:	b2db      	uxtb	r3, r3
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d106      	bne.n	8004d20 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2200      	movs	r2, #0
 8004d16:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8004d1a:	6878      	ldr	r0, [r7, #4]
 8004d1c:	f00b fcea 	bl	80106f4 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2203      	movs	r2, #3
 8004d24:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d102      	bne.n	8004d3a <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2200      	movs	r2, #0
 8004d38:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	4618      	mov	r0, r3
 8004d40:	f005 fd52 	bl	800a7e8 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	603b      	str	r3, [r7, #0]
 8004d4a:	687e      	ldr	r6, [r7, #4]
 8004d4c:	466d      	mov	r5, sp
 8004d4e:	f106 0410 	add.w	r4, r6, #16
 8004d52:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004d54:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004d56:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004d58:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004d5a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004d5e:	e885 0003 	stmia.w	r5, {r0, r1}
 8004d62:	1d33      	adds	r3, r6, #4
 8004d64:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004d66:	6838      	ldr	r0, [r7, #0]
 8004d68:	f005 fccc 	bl	800a704 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	2101      	movs	r1, #1
 8004d72:	4618      	mov	r0, r3
 8004d74:	f005 fd49 	bl	800a80a <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	603b      	str	r3, [r7, #0]
 8004d7e:	687e      	ldr	r6, [r7, #4]
 8004d80:	466d      	mov	r5, sp
 8004d82:	f106 0410 	add.w	r4, r6, #16
 8004d86:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004d88:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004d8a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004d8c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004d8e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004d92:	e885 0003 	stmia.w	r5, {r0, r1}
 8004d96:	1d33      	adds	r3, r6, #4
 8004d98:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004d9a:	6838      	ldr	r0, [r7, #0]
 8004d9c:	f005 fe5c 	bl	800aa58 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2201      	movs	r2, #1
 8004da4:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 8004da8:	2300      	movs	r3, #0
}
 8004daa:	4618      	mov	r0, r3
 8004dac:	3714      	adds	r7, #20
 8004dae:	46bd      	mov	sp, r7
 8004db0:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004db2 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8004db2:	b590      	push	{r4, r7, lr}
 8004db4:	b089      	sub	sp, #36	; 0x24
 8004db6:	af04      	add	r7, sp, #16
 8004db8:	6078      	str	r0, [r7, #4]
 8004dba:	4608      	mov	r0, r1
 8004dbc:	4611      	mov	r1, r2
 8004dbe:	461a      	mov	r2, r3
 8004dc0:	4603      	mov	r3, r0
 8004dc2:	70fb      	strb	r3, [r7, #3]
 8004dc4:	460b      	mov	r3, r1
 8004dc6:	70bb      	strb	r3, [r7, #2]
 8004dc8:	4613      	mov	r3, r2
 8004dca:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8004dd2:	2b01      	cmp	r3, #1
 8004dd4:	d101      	bne.n	8004dda <HAL_HCD_HC_Init+0x28>
 8004dd6:	2302      	movs	r3, #2
 8004dd8:	e07f      	b.n	8004eda <HAL_HCD_HC_Init+0x128>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2201      	movs	r2, #1
 8004dde:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 8004de2:	78fa      	ldrb	r2, [r7, #3]
 8004de4:	6879      	ldr	r1, [r7, #4]
 8004de6:	4613      	mov	r3, r2
 8004de8:	009b      	lsls	r3, r3, #2
 8004dea:	4413      	add	r3, r2
 8004dec:	00db      	lsls	r3, r3, #3
 8004dee:	440b      	add	r3, r1
 8004df0:	333d      	adds	r3, #61	; 0x3d
 8004df2:	2200      	movs	r2, #0
 8004df4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8004df6:	78fa      	ldrb	r2, [r7, #3]
 8004df8:	6879      	ldr	r1, [r7, #4]
 8004dfa:	4613      	mov	r3, r2
 8004dfc:	009b      	lsls	r3, r3, #2
 8004dfe:	4413      	add	r3, r2
 8004e00:	00db      	lsls	r3, r3, #3
 8004e02:	440b      	add	r3, r1
 8004e04:	3338      	adds	r3, #56	; 0x38
 8004e06:	787a      	ldrb	r2, [r7, #1]
 8004e08:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8004e0a:	78fa      	ldrb	r2, [r7, #3]
 8004e0c:	6879      	ldr	r1, [r7, #4]
 8004e0e:	4613      	mov	r3, r2
 8004e10:	009b      	lsls	r3, r3, #2
 8004e12:	4413      	add	r3, r2
 8004e14:	00db      	lsls	r3, r3, #3
 8004e16:	440b      	add	r3, r1
 8004e18:	3340      	adds	r3, #64	; 0x40
 8004e1a:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8004e1c:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8004e1e:	78fa      	ldrb	r2, [r7, #3]
 8004e20:	6879      	ldr	r1, [r7, #4]
 8004e22:	4613      	mov	r3, r2
 8004e24:	009b      	lsls	r3, r3, #2
 8004e26:	4413      	add	r3, r2
 8004e28:	00db      	lsls	r3, r3, #3
 8004e2a:	440b      	add	r3, r1
 8004e2c:	3339      	adds	r3, #57	; 0x39
 8004e2e:	78fa      	ldrb	r2, [r7, #3]
 8004e30:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8004e32:	78fa      	ldrb	r2, [r7, #3]
 8004e34:	6879      	ldr	r1, [r7, #4]
 8004e36:	4613      	mov	r3, r2
 8004e38:	009b      	lsls	r3, r3, #2
 8004e3a:	4413      	add	r3, r2
 8004e3c:	00db      	lsls	r3, r3, #3
 8004e3e:	440b      	add	r3, r1
 8004e40:	333f      	adds	r3, #63	; 0x3f
 8004e42:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8004e46:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8004e48:	78fa      	ldrb	r2, [r7, #3]
 8004e4a:	78bb      	ldrb	r3, [r7, #2]
 8004e4c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004e50:	b2d8      	uxtb	r0, r3
 8004e52:	6879      	ldr	r1, [r7, #4]
 8004e54:	4613      	mov	r3, r2
 8004e56:	009b      	lsls	r3, r3, #2
 8004e58:	4413      	add	r3, r2
 8004e5a:	00db      	lsls	r3, r3, #3
 8004e5c:	440b      	add	r3, r1
 8004e5e:	333a      	adds	r3, #58	; 0x3a
 8004e60:	4602      	mov	r2, r0
 8004e62:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8004e64:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	da0a      	bge.n	8004e82 <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8004e6c:	78fa      	ldrb	r2, [r7, #3]
 8004e6e:	6879      	ldr	r1, [r7, #4]
 8004e70:	4613      	mov	r3, r2
 8004e72:	009b      	lsls	r3, r3, #2
 8004e74:	4413      	add	r3, r2
 8004e76:	00db      	lsls	r3, r3, #3
 8004e78:	440b      	add	r3, r1
 8004e7a:	333b      	adds	r3, #59	; 0x3b
 8004e7c:	2201      	movs	r2, #1
 8004e7e:	701a      	strb	r2, [r3, #0]
 8004e80:	e009      	b.n	8004e96 <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8004e82:	78fa      	ldrb	r2, [r7, #3]
 8004e84:	6879      	ldr	r1, [r7, #4]
 8004e86:	4613      	mov	r3, r2
 8004e88:	009b      	lsls	r3, r3, #2
 8004e8a:	4413      	add	r3, r2
 8004e8c:	00db      	lsls	r3, r3, #3
 8004e8e:	440b      	add	r3, r1
 8004e90:	333b      	adds	r3, #59	; 0x3b
 8004e92:	2200      	movs	r2, #0
 8004e94:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8004e96:	78fa      	ldrb	r2, [r7, #3]
 8004e98:	6879      	ldr	r1, [r7, #4]
 8004e9a:	4613      	mov	r3, r2
 8004e9c:	009b      	lsls	r3, r3, #2
 8004e9e:	4413      	add	r3, r2
 8004ea0:	00db      	lsls	r3, r3, #3
 8004ea2:	440b      	add	r3, r1
 8004ea4:	333c      	adds	r3, #60	; 0x3c
 8004ea6:	f897 2020 	ldrb.w	r2, [r7, #32]
 8004eaa:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6818      	ldr	r0, [r3, #0]
 8004eb0:	787c      	ldrb	r4, [r7, #1]
 8004eb2:	78ba      	ldrb	r2, [r7, #2]
 8004eb4:	78f9      	ldrb	r1, [r7, #3]
 8004eb6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004eb8:	9302      	str	r3, [sp, #8]
 8004eba:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004ebe:	9301      	str	r3, [sp, #4]
 8004ec0:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004ec4:	9300      	str	r3, [sp, #0]
 8004ec6:	4623      	mov	r3, r4
 8004ec8:	f005 ff42 	bl	800ad50 <USB_HC_Init>
 8004ecc:	4603      	mov	r3, r0
 8004ece:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8004ed8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004eda:	4618      	mov	r0, r3
 8004edc:	3714      	adds	r7, #20
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	bd90      	pop	{r4, r7, pc}

08004ee2 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8004ee2:	b580      	push	{r7, lr}
 8004ee4:	b084      	sub	sp, #16
 8004ee6:	af00      	add	r7, sp, #0
 8004ee8:	6078      	str	r0, [r7, #4]
 8004eea:	460b      	mov	r3, r1
 8004eec:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8004eee:	2300      	movs	r3, #0
 8004ef0:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8004ef8:	2b01      	cmp	r3, #1
 8004efa:	d101      	bne.n	8004f00 <HAL_HCD_HC_Halt+0x1e>
 8004efc:	2302      	movs	r3, #2
 8004efe:	e00f      	b.n	8004f20 <HAL_HCD_HC_Halt+0x3e>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2201      	movs	r2, #1
 8004f04:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	78fa      	ldrb	r2, [r7, #3]
 8004f0e:	4611      	mov	r1, r2
 8004f10:	4618      	mov	r0, r3
 8004f12:	f006 f97e 	bl	800b212 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8004f1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f20:	4618      	mov	r0, r3
 8004f22:	3710      	adds	r7, #16
 8004f24:	46bd      	mov	sp, r7
 8004f26:	bd80      	pop	{r7, pc}

08004f28 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b082      	sub	sp, #8
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
 8004f30:	4608      	mov	r0, r1
 8004f32:	4611      	mov	r1, r2
 8004f34:	461a      	mov	r2, r3
 8004f36:	4603      	mov	r3, r0
 8004f38:	70fb      	strb	r3, [r7, #3]
 8004f3a:	460b      	mov	r3, r1
 8004f3c:	70bb      	strb	r3, [r7, #2]
 8004f3e:	4613      	mov	r3, r2
 8004f40:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8004f42:	78fa      	ldrb	r2, [r7, #3]
 8004f44:	6879      	ldr	r1, [r7, #4]
 8004f46:	4613      	mov	r3, r2
 8004f48:	009b      	lsls	r3, r3, #2
 8004f4a:	4413      	add	r3, r2
 8004f4c:	00db      	lsls	r3, r3, #3
 8004f4e:	440b      	add	r3, r1
 8004f50:	333b      	adds	r3, #59	; 0x3b
 8004f52:	78ba      	ldrb	r2, [r7, #2]
 8004f54:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8004f56:	78fa      	ldrb	r2, [r7, #3]
 8004f58:	6879      	ldr	r1, [r7, #4]
 8004f5a:	4613      	mov	r3, r2
 8004f5c:	009b      	lsls	r3, r3, #2
 8004f5e:	4413      	add	r3, r2
 8004f60:	00db      	lsls	r3, r3, #3
 8004f62:	440b      	add	r3, r1
 8004f64:	333f      	adds	r3, #63	; 0x3f
 8004f66:	787a      	ldrb	r2, [r7, #1]
 8004f68:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8004f6a:	7c3b      	ldrb	r3, [r7, #16]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d114      	bne.n	8004f9a <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8004f70:	78fa      	ldrb	r2, [r7, #3]
 8004f72:	6879      	ldr	r1, [r7, #4]
 8004f74:	4613      	mov	r3, r2
 8004f76:	009b      	lsls	r3, r3, #2
 8004f78:	4413      	add	r3, r2
 8004f7a:	00db      	lsls	r3, r3, #3
 8004f7c:	440b      	add	r3, r1
 8004f7e:	3342      	adds	r3, #66	; 0x42
 8004f80:	2203      	movs	r2, #3
 8004f82:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8004f84:	78fa      	ldrb	r2, [r7, #3]
 8004f86:	6879      	ldr	r1, [r7, #4]
 8004f88:	4613      	mov	r3, r2
 8004f8a:	009b      	lsls	r3, r3, #2
 8004f8c:	4413      	add	r3, r2
 8004f8e:	00db      	lsls	r3, r3, #3
 8004f90:	440b      	add	r3, r1
 8004f92:	333d      	adds	r3, #61	; 0x3d
 8004f94:	7f3a      	ldrb	r2, [r7, #28]
 8004f96:	701a      	strb	r2, [r3, #0]
 8004f98:	e009      	b.n	8004fae <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004f9a:	78fa      	ldrb	r2, [r7, #3]
 8004f9c:	6879      	ldr	r1, [r7, #4]
 8004f9e:	4613      	mov	r3, r2
 8004fa0:	009b      	lsls	r3, r3, #2
 8004fa2:	4413      	add	r3, r2
 8004fa4:	00db      	lsls	r3, r3, #3
 8004fa6:	440b      	add	r3, r1
 8004fa8:	3342      	adds	r3, #66	; 0x42
 8004faa:	2202      	movs	r2, #2
 8004fac:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8004fae:	787b      	ldrb	r3, [r7, #1]
 8004fb0:	2b03      	cmp	r3, #3
 8004fb2:	f200 80d6 	bhi.w	8005162 <HAL_HCD_HC_SubmitRequest+0x23a>
 8004fb6:	a201      	add	r2, pc, #4	; (adr r2, 8004fbc <HAL_HCD_HC_SubmitRequest+0x94>)
 8004fb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fbc:	08004fcd 	.word	0x08004fcd
 8004fc0:	0800514d 	.word	0x0800514d
 8004fc4:	08005039 	.word	0x08005039
 8004fc8:	080050c3 	.word	0x080050c3
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8004fcc:	7c3b      	ldrb	r3, [r7, #16]
 8004fce:	2b01      	cmp	r3, #1
 8004fd0:	f040 80c9 	bne.w	8005166 <HAL_HCD_HC_SubmitRequest+0x23e>
 8004fd4:	78bb      	ldrb	r3, [r7, #2]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	f040 80c5 	bne.w	8005166 <HAL_HCD_HC_SubmitRequest+0x23e>
      {
        if (length == 0U)
 8004fdc:	8b3b      	ldrh	r3, [r7, #24]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d109      	bne.n	8004ff6 <HAL_HCD_HC_SubmitRequest+0xce>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8004fe2:	78fa      	ldrb	r2, [r7, #3]
 8004fe4:	6879      	ldr	r1, [r7, #4]
 8004fe6:	4613      	mov	r3, r2
 8004fe8:	009b      	lsls	r3, r3, #2
 8004fea:	4413      	add	r3, r2
 8004fec:	00db      	lsls	r3, r3, #3
 8004fee:	440b      	add	r3, r1
 8004ff0:	3351      	adds	r3, #81	; 0x51
 8004ff2:	2201      	movs	r2, #1
 8004ff4:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8004ff6:	78fa      	ldrb	r2, [r7, #3]
 8004ff8:	6879      	ldr	r1, [r7, #4]
 8004ffa:	4613      	mov	r3, r2
 8004ffc:	009b      	lsls	r3, r3, #2
 8004ffe:	4413      	add	r3, r2
 8005000:	00db      	lsls	r3, r3, #3
 8005002:	440b      	add	r3, r1
 8005004:	3351      	adds	r3, #81	; 0x51
 8005006:	781b      	ldrb	r3, [r3, #0]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d10a      	bne.n	8005022 <HAL_HCD_HC_SubmitRequest+0xfa>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800500c:	78fa      	ldrb	r2, [r7, #3]
 800500e:	6879      	ldr	r1, [r7, #4]
 8005010:	4613      	mov	r3, r2
 8005012:	009b      	lsls	r3, r3, #2
 8005014:	4413      	add	r3, r2
 8005016:	00db      	lsls	r3, r3, #3
 8005018:	440b      	add	r3, r1
 800501a:	3342      	adds	r3, #66	; 0x42
 800501c:	2200      	movs	r2, #0
 800501e:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8005020:	e0a1      	b.n	8005166 <HAL_HCD_HC_SubmitRequest+0x23e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005022:	78fa      	ldrb	r2, [r7, #3]
 8005024:	6879      	ldr	r1, [r7, #4]
 8005026:	4613      	mov	r3, r2
 8005028:	009b      	lsls	r3, r3, #2
 800502a:	4413      	add	r3, r2
 800502c:	00db      	lsls	r3, r3, #3
 800502e:	440b      	add	r3, r1
 8005030:	3342      	adds	r3, #66	; 0x42
 8005032:	2202      	movs	r2, #2
 8005034:	701a      	strb	r2, [r3, #0]
      break;
 8005036:	e096      	b.n	8005166 <HAL_HCD_HC_SubmitRequest+0x23e>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8005038:	78bb      	ldrb	r3, [r7, #2]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d120      	bne.n	8005080 <HAL_HCD_HC_SubmitRequest+0x158>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800503e:	78fa      	ldrb	r2, [r7, #3]
 8005040:	6879      	ldr	r1, [r7, #4]
 8005042:	4613      	mov	r3, r2
 8005044:	009b      	lsls	r3, r3, #2
 8005046:	4413      	add	r3, r2
 8005048:	00db      	lsls	r3, r3, #3
 800504a:	440b      	add	r3, r1
 800504c:	3351      	adds	r3, #81	; 0x51
 800504e:	781b      	ldrb	r3, [r3, #0]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d10a      	bne.n	800506a <HAL_HCD_HC_SubmitRequest+0x142>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005054:	78fa      	ldrb	r2, [r7, #3]
 8005056:	6879      	ldr	r1, [r7, #4]
 8005058:	4613      	mov	r3, r2
 800505a:	009b      	lsls	r3, r3, #2
 800505c:	4413      	add	r3, r2
 800505e:	00db      	lsls	r3, r3, #3
 8005060:	440b      	add	r3, r1
 8005062:	3342      	adds	r3, #66	; 0x42
 8005064:	2200      	movs	r2, #0
 8005066:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8005068:	e07e      	b.n	8005168 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800506a:	78fa      	ldrb	r2, [r7, #3]
 800506c:	6879      	ldr	r1, [r7, #4]
 800506e:	4613      	mov	r3, r2
 8005070:	009b      	lsls	r3, r3, #2
 8005072:	4413      	add	r3, r2
 8005074:	00db      	lsls	r3, r3, #3
 8005076:	440b      	add	r3, r1
 8005078:	3342      	adds	r3, #66	; 0x42
 800507a:	2202      	movs	r2, #2
 800507c:	701a      	strb	r2, [r3, #0]
      break;
 800507e:	e073      	b.n	8005168 <HAL_HCD_HC_SubmitRequest+0x240>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8005080:	78fa      	ldrb	r2, [r7, #3]
 8005082:	6879      	ldr	r1, [r7, #4]
 8005084:	4613      	mov	r3, r2
 8005086:	009b      	lsls	r3, r3, #2
 8005088:	4413      	add	r3, r2
 800508a:	00db      	lsls	r3, r3, #3
 800508c:	440b      	add	r3, r1
 800508e:	3350      	adds	r3, #80	; 0x50
 8005090:	781b      	ldrb	r3, [r3, #0]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d10a      	bne.n	80050ac <HAL_HCD_HC_SubmitRequest+0x184>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005096:	78fa      	ldrb	r2, [r7, #3]
 8005098:	6879      	ldr	r1, [r7, #4]
 800509a:	4613      	mov	r3, r2
 800509c:	009b      	lsls	r3, r3, #2
 800509e:	4413      	add	r3, r2
 80050a0:	00db      	lsls	r3, r3, #3
 80050a2:	440b      	add	r3, r1
 80050a4:	3342      	adds	r3, #66	; 0x42
 80050a6:	2200      	movs	r2, #0
 80050a8:	701a      	strb	r2, [r3, #0]
      break;
 80050aa:	e05d      	b.n	8005168 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80050ac:	78fa      	ldrb	r2, [r7, #3]
 80050ae:	6879      	ldr	r1, [r7, #4]
 80050b0:	4613      	mov	r3, r2
 80050b2:	009b      	lsls	r3, r3, #2
 80050b4:	4413      	add	r3, r2
 80050b6:	00db      	lsls	r3, r3, #3
 80050b8:	440b      	add	r3, r1
 80050ba:	3342      	adds	r3, #66	; 0x42
 80050bc:	2202      	movs	r2, #2
 80050be:	701a      	strb	r2, [r3, #0]
      break;
 80050c0:	e052      	b.n	8005168 <HAL_HCD_HC_SubmitRequest+0x240>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80050c2:	78bb      	ldrb	r3, [r7, #2]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d120      	bne.n	800510a <HAL_HCD_HC_SubmitRequest+0x1e2>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80050c8:	78fa      	ldrb	r2, [r7, #3]
 80050ca:	6879      	ldr	r1, [r7, #4]
 80050cc:	4613      	mov	r3, r2
 80050ce:	009b      	lsls	r3, r3, #2
 80050d0:	4413      	add	r3, r2
 80050d2:	00db      	lsls	r3, r3, #3
 80050d4:	440b      	add	r3, r1
 80050d6:	3351      	adds	r3, #81	; 0x51
 80050d8:	781b      	ldrb	r3, [r3, #0]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d10a      	bne.n	80050f4 <HAL_HCD_HC_SubmitRequest+0x1cc>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80050de:	78fa      	ldrb	r2, [r7, #3]
 80050e0:	6879      	ldr	r1, [r7, #4]
 80050e2:	4613      	mov	r3, r2
 80050e4:	009b      	lsls	r3, r3, #2
 80050e6:	4413      	add	r3, r2
 80050e8:	00db      	lsls	r3, r3, #3
 80050ea:	440b      	add	r3, r1
 80050ec:	3342      	adds	r3, #66	; 0x42
 80050ee:	2200      	movs	r2, #0
 80050f0:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80050f2:	e039      	b.n	8005168 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80050f4:	78fa      	ldrb	r2, [r7, #3]
 80050f6:	6879      	ldr	r1, [r7, #4]
 80050f8:	4613      	mov	r3, r2
 80050fa:	009b      	lsls	r3, r3, #2
 80050fc:	4413      	add	r3, r2
 80050fe:	00db      	lsls	r3, r3, #3
 8005100:	440b      	add	r3, r1
 8005102:	3342      	adds	r3, #66	; 0x42
 8005104:	2202      	movs	r2, #2
 8005106:	701a      	strb	r2, [r3, #0]
      break;
 8005108:	e02e      	b.n	8005168 <HAL_HCD_HC_SubmitRequest+0x240>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800510a:	78fa      	ldrb	r2, [r7, #3]
 800510c:	6879      	ldr	r1, [r7, #4]
 800510e:	4613      	mov	r3, r2
 8005110:	009b      	lsls	r3, r3, #2
 8005112:	4413      	add	r3, r2
 8005114:	00db      	lsls	r3, r3, #3
 8005116:	440b      	add	r3, r1
 8005118:	3350      	adds	r3, #80	; 0x50
 800511a:	781b      	ldrb	r3, [r3, #0]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d10a      	bne.n	8005136 <HAL_HCD_HC_SubmitRequest+0x20e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005120:	78fa      	ldrb	r2, [r7, #3]
 8005122:	6879      	ldr	r1, [r7, #4]
 8005124:	4613      	mov	r3, r2
 8005126:	009b      	lsls	r3, r3, #2
 8005128:	4413      	add	r3, r2
 800512a:	00db      	lsls	r3, r3, #3
 800512c:	440b      	add	r3, r1
 800512e:	3342      	adds	r3, #66	; 0x42
 8005130:	2200      	movs	r2, #0
 8005132:	701a      	strb	r2, [r3, #0]
      break;
 8005134:	e018      	b.n	8005168 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005136:	78fa      	ldrb	r2, [r7, #3]
 8005138:	6879      	ldr	r1, [r7, #4]
 800513a:	4613      	mov	r3, r2
 800513c:	009b      	lsls	r3, r3, #2
 800513e:	4413      	add	r3, r2
 8005140:	00db      	lsls	r3, r3, #3
 8005142:	440b      	add	r3, r1
 8005144:	3342      	adds	r3, #66	; 0x42
 8005146:	2202      	movs	r2, #2
 8005148:	701a      	strb	r2, [r3, #0]
      break;
 800514a:	e00d      	b.n	8005168 <HAL_HCD_HC_SubmitRequest+0x240>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800514c:	78fa      	ldrb	r2, [r7, #3]
 800514e:	6879      	ldr	r1, [r7, #4]
 8005150:	4613      	mov	r3, r2
 8005152:	009b      	lsls	r3, r3, #2
 8005154:	4413      	add	r3, r2
 8005156:	00db      	lsls	r3, r3, #3
 8005158:	440b      	add	r3, r1
 800515a:	3342      	adds	r3, #66	; 0x42
 800515c:	2200      	movs	r2, #0
 800515e:	701a      	strb	r2, [r3, #0]
      break;
 8005160:	e002      	b.n	8005168 <HAL_HCD_HC_SubmitRequest+0x240>

    default:
      break;
 8005162:	bf00      	nop
 8005164:	e000      	b.n	8005168 <HAL_HCD_HC_SubmitRequest+0x240>
      break;
 8005166:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8005168:	78fa      	ldrb	r2, [r7, #3]
 800516a:	6879      	ldr	r1, [r7, #4]
 800516c:	4613      	mov	r3, r2
 800516e:	009b      	lsls	r3, r3, #2
 8005170:	4413      	add	r3, r2
 8005172:	00db      	lsls	r3, r3, #3
 8005174:	440b      	add	r3, r1
 8005176:	3344      	adds	r3, #68	; 0x44
 8005178:	697a      	ldr	r2, [r7, #20]
 800517a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 800517c:	78fa      	ldrb	r2, [r7, #3]
 800517e:	8b39      	ldrh	r1, [r7, #24]
 8005180:	6878      	ldr	r0, [r7, #4]
 8005182:	4613      	mov	r3, r2
 8005184:	009b      	lsls	r3, r3, #2
 8005186:	4413      	add	r3, r2
 8005188:	00db      	lsls	r3, r3, #3
 800518a:	4403      	add	r3, r0
 800518c:	3348      	adds	r3, #72	; 0x48
 800518e:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8005190:	78fa      	ldrb	r2, [r7, #3]
 8005192:	6879      	ldr	r1, [r7, #4]
 8005194:	4613      	mov	r3, r2
 8005196:	009b      	lsls	r3, r3, #2
 8005198:	4413      	add	r3, r2
 800519a:	00db      	lsls	r3, r3, #3
 800519c:	440b      	add	r3, r1
 800519e:	335c      	adds	r3, #92	; 0x5c
 80051a0:	2200      	movs	r2, #0
 80051a2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80051a4:	78fa      	ldrb	r2, [r7, #3]
 80051a6:	6879      	ldr	r1, [r7, #4]
 80051a8:	4613      	mov	r3, r2
 80051aa:	009b      	lsls	r3, r3, #2
 80051ac:	4413      	add	r3, r2
 80051ae:	00db      	lsls	r3, r3, #3
 80051b0:	440b      	add	r3, r1
 80051b2:	334c      	adds	r3, #76	; 0x4c
 80051b4:	2200      	movs	r2, #0
 80051b6:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80051b8:	78fa      	ldrb	r2, [r7, #3]
 80051ba:	6879      	ldr	r1, [r7, #4]
 80051bc:	4613      	mov	r3, r2
 80051be:	009b      	lsls	r3, r3, #2
 80051c0:	4413      	add	r3, r2
 80051c2:	00db      	lsls	r3, r3, #3
 80051c4:	440b      	add	r3, r1
 80051c6:	3339      	adds	r3, #57	; 0x39
 80051c8:	78fa      	ldrb	r2, [r7, #3]
 80051ca:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80051cc:	78fa      	ldrb	r2, [r7, #3]
 80051ce:	6879      	ldr	r1, [r7, #4]
 80051d0:	4613      	mov	r3, r2
 80051d2:	009b      	lsls	r3, r3, #2
 80051d4:	4413      	add	r3, r2
 80051d6:	00db      	lsls	r3, r3, #3
 80051d8:	440b      	add	r3, r1
 80051da:	335d      	adds	r3, #93	; 0x5d
 80051dc:	2200      	movs	r2, #0
 80051de:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6818      	ldr	r0, [r3, #0]
 80051e4:	78fa      	ldrb	r2, [r7, #3]
 80051e6:	4613      	mov	r3, r2
 80051e8:	009b      	lsls	r3, r3, #2
 80051ea:	4413      	add	r3, r2
 80051ec:	00db      	lsls	r3, r3, #3
 80051ee:	3338      	adds	r3, #56	; 0x38
 80051f0:	687a      	ldr	r2, [r7, #4]
 80051f2:	18d1      	adds	r1, r2, r3
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	691b      	ldr	r3, [r3, #16]
 80051f8:	b2db      	uxtb	r3, r3
 80051fa:	461a      	mov	r2, r3
 80051fc:	f005 feb2 	bl	800af64 <USB_HC_StartXfer>
 8005200:	4603      	mov	r3, r0
}
 8005202:	4618      	mov	r0, r3
 8005204:	3708      	adds	r7, #8
 8005206:	46bd      	mov	sp, r7
 8005208:	bd80      	pop	{r7, pc}
 800520a:	bf00      	nop

0800520c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b086      	sub	sp, #24
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800521a:	693b      	ldr	r3, [r7, #16]
 800521c:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	4618      	mov	r0, r3
 8005224:	f005 fbd5 	bl	800a9d2 <USB_GetMode>
 8005228:	4603      	mov	r3, r0
 800522a:	2b01      	cmp	r3, #1
 800522c:	f040 80ef 	bne.w	800540e <HAL_HCD_IRQHandler+0x202>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	4618      	mov	r0, r3
 8005236:	f005 fbb9 	bl	800a9ac <USB_ReadInterrupts>
 800523a:	4603      	mov	r3, r0
 800523c:	2b00      	cmp	r3, #0
 800523e:	f000 80e5 	beq.w	800540c <HAL_HCD_IRQHandler+0x200>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4618      	mov	r0, r3
 8005248:	f005 fbb0 	bl	800a9ac <USB_ReadInterrupts>
 800524c:	4603      	mov	r3, r0
 800524e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005252:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005256:	d104      	bne.n	8005262 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8005260:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	4618      	mov	r0, r3
 8005268:	f005 fba0 	bl	800a9ac <USB_ReadInterrupts>
 800526c:	4603      	mov	r3, r0
 800526e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005272:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005276:	d104      	bne.n	8005282 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005280:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	4618      	mov	r0, r3
 8005288:	f005 fb90 	bl	800a9ac <USB_ReadInterrupts>
 800528c:	4603      	mov	r3, r0
 800528e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005292:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005296:	d104      	bne.n	80052a2 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80052a0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	4618      	mov	r0, r3
 80052a8:	f005 fb80 	bl	800a9ac <USB_ReadInterrupts>
 80052ac:	4603      	mov	r3, r0
 80052ae:	f003 0302 	and.w	r3, r3, #2
 80052b2:	2b02      	cmp	r3, #2
 80052b4:	d103      	bne.n	80052be <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	2202      	movs	r2, #2
 80052bc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	4618      	mov	r0, r3
 80052c4:	f005 fb72 	bl	800a9ac <USB_ReadInterrupts>
 80052c8:	4603      	mov	r3, r0
 80052ca:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80052ce:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80052d2:	d115      	bne.n	8005300 <HAL_HCD_IRQHandler+0xf4>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80052dc:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f003 0301 	and.w	r3, r3, #1
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d108      	bne.n	8005300 <HAL_HCD_IRQHandler+0xf4>
      {
        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80052ee:	6878      	ldr	r0, [r7, #4]
 80052f0:	f00b fa7e 	bl	80107f0 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	2101      	movs	r1, #1
 80052fa:	4618      	mov	r0, r3
 80052fc:	f005 fc62 	bl	800abc4 <USB_InitFSLSPClkSel>
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4618      	mov	r0, r3
 8005306:	f005 fb51 	bl	800a9ac <USB_ReadInterrupts>
 800530a:	4603      	mov	r3, r0
 800530c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005310:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005314:	d102      	bne.n	800531c <HAL_HCD_IRQHandler+0x110>
    {
      HCD_Port_IRQHandler(hhcd);
 8005316:	6878      	ldr	r0, [r7, #4]
 8005318:	f001 f966 	bl	80065e8 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	4618      	mov	r0, r3
 8005322:	f005 fb43 	bl	800a9ac <USB_ReadInterrupts>
 8005326:	4603      	mov	r3, r0
 8005328:	f003 0308 	and.w	r3, r3, #8
 800532c:	2b08      	cmp	r3, #8
 800532e:	d106      	bne.n	800533e <HAL_HCD_IRQHandler+0x132>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8005330:	6878      	ldr	r0, [r7, #4]
 8005332:	f00b fa41 	bl	80107b8 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	2208      	movs	r2, #8
 800533c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	4618      	mov	r0, r3
 8005344:	f005 fb32 	bl	800a9ac <USB_ReadInterrupts>
 8005348:	4603      	mov	r3, r0
 800534a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800534e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005352:	d138      	bne.n	80053c6 <HAL_HCD_IRQHandler+0x1ba>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	4618      	mov	r0, r3
 800535a:	f005 ff49 	bl	800b1f0 <USB_HC_ReadInterrupt>
 800535e:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8005360:	2300      	movs	r3, #0
 8005362:	617b      	str	r3, [r7, #20]
 8005364:	e025      	b.n	80053b2 <HAL_HCD_IRQHandler+0x1a6>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8005366:	697b      	ldr	r3, [r7, #20]
 8005368:	f003 030f 	and.w	r3, r3, #15
 800536c:	68ba      	ldr	r2, [r7, #8]
 800536e:	fa22 f303 	lsr.w	r3, r2, r3
 8005372:	f003 0301 	and.w	r3, r3, #1
 8005376:	2b00      	cmp	r3, #0
 8005378:	d018      	beq.n	80053ac <HAL_HCD_IRQHandler+0x1a0>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800537a:	697b      	ldr	r3, [r7, #20]
 800537c:	015a      	lsls	r2, r3, #5
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	4413      	add	r3, r2
 8005382:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800538c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005390:	d106      	bne.n	80053a0 <HAL_HCD_IRQHandler+0x194>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8005392:	697b      	ldr	r3, [r7, #20]
 8005394:	b2db      	uxtb	r3, r3
 8005396:	4619      	mov	r1, r3
 8005398:	6878      	ldr	r0, [r7, #4]
 800539a:	f000 f8cf 	bl	800553c <HCD_HC_IN_IRQHandler>
 800539e:	e005      	b.n	80053ac <HAL_HCD_IRQHandler+0x1a0>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80053a0:	697b      	ldr	r3, [r7, #20]
 80053a2:	b2db      	uxtb	r3, r3
 80053a4:	4619      	mov	r1, r3
 80053a6:	6878      	ldr	r0, [r7, #4]
 80053a8:	f000 fcfd 	bl	8005da6 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80053ac:	697b      	ldr	r3, [r7, #20]
 80053ae:	3301      	adds	r3, #1
 80053b0:	617b      	str	r3, [r7, #20]
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	689b      	ldr	r3, [r3, #8]
 80053b6:	697a      	ldr	r2, [r7, #20]
 80053b8:	429a      	cmp	r2, r3
 80053ba:	d3d4      	bcc.n	8005366 <HAL_HCD_IRQHandler+0x15a>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80053c4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	4618      	mov	r0, r3
 80053cc:	f005 faee 	bl	800a9ac <USB_ReadInterrupts>
 80053d0:	4603      	mov	r3, r0
 80053d2:	f003 0310 	and.w	r3, r3, #16
 80053d6:	2b10      	cmp	r3, #16
 80053d8:	d101      	bne.n	80053de <HAL_HCD_IRQHandler+0x1d2>
 80053da:	2301      	movs	r3, #1
 80053dc:	e000      	b.n	80053e0 <HAL_HCD_IRQHandler+0x1d4>
 80053de:	2300      	movs	r3, #0
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d014      	beq.n	800540e <HAL_HCD_IRQHandler+0x202>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	699a      	ldr	r2, [r3, #24]
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f022 0210 	bic.w	r2, r2, #16
 80053f2:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80053f4:	6878      	ldr	r0, [r7, #4]
 80053f6:	f001 f84b 	bl	8006490 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	699a      	ldr	r2, [r3, #24]
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f042 0210 	orr.w	r2, r2, #16
 8005408:	619a      	str	r2, [r3, #24]
 800540a:	e000      	b.n	800540e <HAL_HCD_IRQHandler+0x202>
      return;
 800540c:	bf00      	nop
    }
  }
}
 800540e:	3718      	adds	r7, #24
 8005410:	46bd      	mov	sp, r7
 8005412:	bd80      	pop	{r7, pc}

08005414 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b082      	sub	sp, #8
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8005422:	2b01      	cmp	r3, #1
 8005424:	d101      	bne.n	800542a <HAL_HCD_Start+0x16>
 8005426:	2302      	movs	r3, #2
 8005428:	e013      	b.n	8005452 <HAL_HCD_Start+0x3e>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2201      	movs	r2, #1
 800542e:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	4618      	mov	r0, r3
 8005438:	f005 f9c5 	bl	800a7c6 <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	2101      	movs	r1, #1
 8005442:	4618      	mov	r0, r3
 8005444:	f005 fc22 	bl	800ac8c <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2200      	movs	r2, #0
 800544c:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return HAL_OK;
 8005450:	2300      	movs	r3, #0
}
 8005452:	4618      	mov	r0, r3
 8005454:	3708      	adds	r7, #8
 8005456:	46bd      	mov	sp, r7
 8005458:	bd80      	pop	{r7, pc}

0800545a <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 800545a:	b580      	push	{r7, lr}
 800545c:	b082      	sub	sp, #8
 800545e:	af00      	add	r7, sp, #0
 8005460:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8005468:	2b01      	cmp	r3, #1
 800546a:	d101      	bne.n	8005470 <HAL_HCD_Stop+0x16>
 800546c:	2302      	movs	r3, #2
 800546e:	e00d      	b.n	800548c <HAL_HCD_Stop+0x32>
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2201      	movs	r2, #1
 8005474:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	4618      	mov	r0, r3
 800547e:	f006 f803 	bl	800b488 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2200      	movs	r2, #0
 8005486:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return HAL_OK;
 800548a:	2300      	movs	r3, #0
}
 800548c:	4618      	mov	r0, r3
 800548e:	3708      	adds	r7, #8
 8005490:	46bd      	mov	sp, r7
 8005492:	bd80      	pop	{r7, pc}

08005494 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b082      	sub	sp, #8
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4618      	mov	r0, r3
 80054a2:	f005 fbc9 	bl	800ac38 <USB_ResetPort>
 80054a6:	4603      	mov	r3, r0
}
 80054a8:	4618      	mov	r0, r3
 80054aa:	3708      	adds	r7, #8
 80054ac:	46bd      	mov	sp, r7
 80054ae:	bd80      	pop	{r7, pc}

080054b0 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80054b0:	b480      	push	{r7}
 80054b2:	b083      	sub	sp, #12
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
 80054b8:	460b      	mov	r3, r1
 80054ba:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80054bc:	78fa      	ldrb	r2, [r7, #3]
 80054be:	6879      	ldr	r1, [r7, #4]
 80054c0:	4613      	mov	r3, r2
 80054c2:	009b      	lsls	r3, r3, #2
 80054c4:	4413      	add	r3, r2
 80054c6:	00db      	lsls	r3, r3, #3
 80054c8:	440b      	add	r3, r1
 80054ca:	335c      	adds	r3, #92	; 0x5c
 80054cc:	781b      	ldrb	r3, [r3, #0]
}
 80054ce:	4618      	mov	r0, r3
 80054d0:	370c      	adds	r7, #12
 80054d2:	46bd      	mov	sp, r7
 80054d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d8:	4770      	bx	lr

080054da <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80054da:	b480      	push	{r7}
 80054dc:	b083      	sub	sp, #12
 80054de:	af00      	add	r7, sp, #0
 80054e0:	6078      	str	r0, [r7, #4]
 80054e2:	460b      	mov	r3, r1
 80054e4:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80054e6:	78fa      	ldrb	r2, [r7, #3]
 80054e8:	6879      	ldr	r1, [r7, #4]
 80054ea:	4613      	mov	r3, r2
 80054ec:	009b      	lsls	r3, r3, #2
 80054ee:	4413      	add	r3, r2
 80054f0:	00db      	lsls	r3, r3, #3
 80054f2:	440b      	add	r3, r1
 80054f4:	334c      	adds	r3, #76	; 0x4c
 80054f6:	681b      	ldr	r3, [r3, #0]
}
 80054f8:	4618      	mov	r0, r3
 80054fa:	370c      	adds	r7, #12
 80054fc:	46bd      	mov	sp, r7
 80054fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005502:	4770      	bx	lr

08005504 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	b082      	sub	sp, #8
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4618      	mov	r0, r3
 8005512:	f005 fc0b 	bl	800ad2c <USB_GetCurrentFrame>
 8005516:	4603      	mov	r3, r0
}
 8005518:	4618      	mov	r0, r3
 800551a:	3708      	adds	r7, #8
 800551c:	46bd      	mov	sp, r7
 800551e:	bd80      	pop	{r7, pc}

08005520 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b082      	sub	sp, #8
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	4618      	mov	r0, r3
 800552e:	f005 fbe6 	bl	800acfe <USB_GetHostSpeed>
 8005532:	4603      	mov	r3, r0
}
 8005534:	4618      	mov	r0, r3
 8005536:	3708      	adds	r7, #8
 8005538:	46bd      	mov	sp, r7
 800553a:	bd80      	pop	{r7, pc}

0800553c <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b086      	sub	sp, #24
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
 8005544:	460b      	mov	r3, r1
 8005546:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8005552:	78fb      	ldrb	r3, [r7, #3]
 8005554:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	015a      	lsls	r2, r3, #5
 800555a:	693b      	ldr	r3, [r7, #16]
 800555c:	4413      	add	r3, r2
 800555e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005562:	689b      	ldr	r3, [r3, #8]
 8005564:	f003 0304 	and.w	r3, r3, #4
 8005568:	2b04      	cmp	r3, #4
 800556a:	d119      	bne.n	80055a0 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	015a      	lsls	r2, r3, #5
 8005570:	693b      	ldr	r3, [r7, #16]
 8005572:	4413      	add	r3, r2
 8005574:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005578:	461a      	mov	r2, r3
 800557a:	2304      	movs	r3, #4
 800557c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	015a      	lsls	r2, r3, #5
 8005582:	693b      	ldr	r3, [r7, #16]
 8005584:	4413      	add	r3, r2
 8005586:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800558a:	68db      	ldr	r3, [r3, #12]
 800558c:	68fa      	ldr	r2, [r7, #12]
 800558e:	0151      	lsls	r1, r2, #5
 8005590:	693a      	ldr	r2, [r7, #16]
 8005592:	440a      	add	r2, r1
 8005594:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005598:	f043 0302 	orr.w	r3, r3, #2
 800559c:	60d3      	str	r3, [r2, #12]
 800559e:	e0ce      	b.n	800573e <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	015a      	lsls	r2, r3, #5
 80055a4:	693b      	ldr	r3, [r7, #16]
 80055a6:	4413      	add	r3, r2
 80055a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055ac:	689b      	ldr	r3, [r3, #8]
 80055ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80055b6:	d12c      	bne.n	8005612 <HCD_HC_IN_IRQHandler+0xd6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	015a      	lsls	r2, r3, #5
 80055bc:	693b      	ldr	r3, [r7, #16]
 80055be:	4413      	add	r3, r2
 80055c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055c4:	461a      	mov	r2, r3
 80055c6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80055ca:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 80055cc:	6879      	ldr	r1, [r7, #4]
 80055ce:	68fa      	ldr	r2, [r7, #12]
 80055d0:	4613      	mov	r3, r2
 80055d2:	009b      	lsls	r3, r3, #2
 80055d4:	4413      	add	r3, r2
 80055d6:	00db      	lsls	r3, r3, #3
 80055d8:	440b      	add	r3, r1
 80055da:	335d      	adds	r3, #93	; 0x5d
 80055dc:	2207      	movs	r2, #7
 80055de:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	015a      	lsls	r2, r3, #5
 80055e4:	693b      	ldr	r3, [r7, #16]
 80055e6:	4413      	add	r3, r2
 80055e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055ec:	68db      	ldr	r3, [r3, #12]
 80055ee:	68fa      	ldr	r2, [r7, #12]
 80055f0:	0151      	lsls	r1, r2, #5
 80055f2:	693a      	ldr	r2, [r7, #16]
 80055f4:	440a      	add	r2, r1
 80055f6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80055fa:	f043 0302 	orr.w	r3, r3, #2
 80055fe:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	68fa      	ldr	r2, [r7, #12]
 8005606:	b2d2      	uxtb	r2, r2
 8005608:	4611      	mov	r1, r2
 800560a:	4618      	mov	r0, r3
 800560c:	f005 fe01 	bl	800b212 <USB_HC_Halt>
 8005610:	e095      	b.n	800573e <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	015a      	lsls	r2, r3, #5
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	4413      	add	r3, r2
 800561a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800561e:	689b      	ldr	r3, [r3, #8]
 8005620:	f003 0320 	and.w	r3, r3, #32
 8005624:	2b20      	cmp	r3, #32
 8005626:	d109      	bne.n	800563c <HCD_HC_IN_IRQHandler+0x100>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	015a      	lsls	r2, r3, #5
 800562c:	693b      	ldr	r3, [r7, #16]
 800562e:	4413      	add	r3, r2
 8005630:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005634:	461a      	mov	r2, r3
 8005636:	2320      	movs	r3, #32
 8005638:	6093      	str	r3, [r2, #8]
 800563a:	e080      	b.n	800573e <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	015a      	lsls	r2, r3, #5
 8005640:	693b      	ldr	r3, [r7, #16]
 8005642:	4413      	add	r3, r2
 8005644:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005648:	689b      	ldr	r3, [r3, #8]
 800564a:	f003 0308 	and.w	r3, r3, #8
 800564e:	2b08      	cmp	r3, #8
 8005650:	d134      	bne.n	80056bc <HCD_HC_IN_IRQHandler+0x180>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	015a      	lsls	r2, r3, #5
 8005656:	693b      	ldr	r3, [r7, #16]
 8005658:	4413      	add	r3, r2
 800565a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800565e:	68db      	ldr	r3, [r3, #12]
 8005660:	68fa      	ldr	r2, [r7, #12]
 8005662:	0151      	lsls	r1, r2, #5
 8005664:	693a      	ldr	r2, [r7, #16]
 8005666:	440a      	add	r2, r1
 8005668:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800566c:	f043 0302 	orr.w	r3, r3, #2
 8005670:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8005672:	6879      	ldr	r1, [r7, #4]
 8005674:	68fa      	ldr	r2, [r7, #12]
 8005676:	4613      	mov	r3, r2
 8005678:	009b      	lsls	r3, r3, #2
 800567a:	4413      	add	r3, r2
 800567c:	00db      	lsls	r3, r3, #3
 800567e:	440b      	add	r3, r1
 8005680:	335d      	adds	r3, #93	; 0x5d
 8005682:	2205      	movs	r2, #5
 8005684:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	015a      	lsls	r2, r3, #5
 800568a:	693b      	ldr	r3, [r7, #16]
 800568c:	4413      	add	r3, r2
 800568e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005692:	461a      	mov	r2, r3
 8005694:	2310      	movs	r3, #16
 8005696:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	015a      	lsls	r2, r3, #5
 800569c:	693b      	ldr	r3, [r7, #16]
 800569e:	4413      	add	r3, r2
 80056a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056a4:	461a      	mov	r2, r3
 80056a6:	2308      	movs	r3, #8
 80056a8:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	68fa      	ldr	r2, [r7, #12]
 80056b0:	b2d2      	uxtb	r2, r2
 80056b2:	4611      	mov	r1, r2
 80056b4:	4618      	mov	r0, r3
 80056b6:	f005 fdac 	bl	800b212 <USB_HC_Halt>
 80056ba:	e040      	b.n	800573e <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	015a      	lsls	r2, r3, #5
 80056c0:	693b      	ldr	r3, [r7, #16]
 80056c2:	4413      	add	r3, r2
 80056c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056c8:	689b      	ldr	r3, [r3, #8]
 80056ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80056ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80056d2:	d134      	bne.n	800573e <HCD_HC_IN_IRQHandler+0x202>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	015a      	lsls	r2, r3, #5
 80056d8:	693b      	ldr	r3, [r7, #16]
 80056da:	4413      	add	r3, r2
 80056dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056e0:	68db      	ldr	r3, [r3, #12]
 80056e2:	68fa      	ldr	r2, [r7, #12]
 80056e4:	0151      	lsls	r1, r2, #5
 80056e6:	693a      	ldr	r2, [r7, #16]
 80056e8:	440a      	add	r2, r1
 80056ea:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80056ee:	f043 0302 	orr.w	r3, r3, #2
 80056f2:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	68fa      	ldr	r2, [r7, #12]
 80056fa:	b2d2      	uxtb	r2, r2
 80056fc:	4611      	mov	r1, r2
 80056fe:	4618      	mov	r0, r3
 8005700:	f005 fd87 	bl	800b212 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	015a      	lsls	r2, r3, #5
 8005708:	693b      	ldr	r3, [r7, #16]
 800570a:	4413      	add	r3, r2
 800570c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005710:	461a      	mov	r2, r3
 8005712:	2310      	movs	r3, #16
 8005714:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8005716:	6879      	ldr	r1, [r7, #4]
 8005718:	68fa      	ldr	r2, [r7, #12]
 800571a:	4613      	mov	r3, r2
 800571c:	009b      	lsls	r3, r3, #2
 800571e:	4413      	add	r3, r2
 8005720:	00db      	lsls	r3, r3, #3
 8005722:	440b      	add	r3, r1
 8005724:	335d      	adds	r3, #93	; 0x5d
 8005726:	2208      	movs	r2, #8
 8005728:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	015a      	lsls	r2, r3, #5
 800572e:	693b      	ldr	r3, [r7, #16]
 8005730:	4413      	add	r3, r2
 8005732:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005736:	461a      	mov	r2, r3
 8005738:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800573c:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	015a      	lsls	r2, r3, #5
 8005742:	693b      	ldr	r3, [r7, #16]
 8005744:	4413      	add	r3, r2
 8005746:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800574a:	689b      	ldr	r3, [r3, #8]
 800574c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005750:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005754:	d122      	bne.n	800579c <HCD_HC_IN_IRQHandler+0x260>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	015a      	lsls	r2, r3, #5
 800575a:	693b      	ldr	r3, [r7, #16]
 800575c:	4413      	add	r3, r2
 800575e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005762:	68db      	ldr	r3, [r3, #12]
 8005764:	68fa      	ldr	r2, [r7, #12]
 8005766:	0151      	lsls	r1, r2, #5
 8005768:	693a      	ldr	r2, [r7, #16]
 800576a:	440a      	add	r2, r1
 800576c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005770:	f043 0302 	orr.w	r3, r3, #2
 8005774:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	68fa      	ldr	r2, [r7, #12]
 800577c:	b2d2      	uxtb	r2, r2
 800577e:	4611      	mov	r1, r2
 8005780:	4618      	mov	r0, r3
 8005782:	f005 fd46 	bl	800b212 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	015a      	lsls	r2, r3, #5
 800578a:	693b      	ldr	r3, [r7, #16]
 800578c:	4413      	add	r3, r2
 800578e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005792:	461a      	mov	r2, r3
 8005794:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005798:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 800579a:	e300      	b.n	8005d9e <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	015a      	lsls	r2, r3, #5
 80057a0:	693b      	ldr	r3, [r7, #16]
 80057a2:	4413      	add	r3, r2
 80057a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057a8:	689b      	ldr	r3, [r3, #8]
 80057aa:	f003 0301 	and.w	r3, r3, #1
 80057ae:	2b01      	cmp	r3, #1
 80057b0:	f040 80fd 	bne.w	80059ae <HCD_HC_IN_IRQHandler+0x472>
    if (hhcd->Init.dma_enable != 0U)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	691b      	ldr	r3, [r3, #16]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d01b      	beq.n	80057f4 <HCD_HC_IN_IRQHandler+0x2b8>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 80057bc:	6879      	ldr	r1, [r7, #4]
 80057be:	68fa      	ldr	r2, [r7, #12]
 80057c0:	4613      	mov	r3, r2
 80057c2:	009b      	lsls	r3, r3, #2
 80057c4:	4413      	add	r3, r2
 80057c6:	00db      	lsls	r3, r3, #3
 80057c8:	440b      	add	r3, r1
 80057ca:	3348      	adds	r3, #72	; 0x48
 80057cc:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	0159      	lsls	r1, r3, #5
 80057d2:	693b      	ldr	r3, [r7, #16]
 80057d4:	440b      	add	r3, r1
 80057d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057da:	691b      	ldr	r3, [r3, #16]
 80057dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 80057e0:	1ad1      	subs	r1, r2, r3
 80057e2:	6878      	ldr	r0, [r7, #4]
 80057e4:	68fa      	ldr	r2, [r7, #12]
 80057e6:	4613      	mov	r3, r2
 80057e8:	009b      	lsls	r3, r3, #2
 80057ea:	4413      	add	r3, r2
 80057ec:	00db      	lsls	r3, r3, #3
 80057ee:	4403      	add	r3, r0
 80057f0:	334c      	adds	r3, #76	; 0x4c
 80057f2:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 80057f4:	6879      	ldr	r1, [r7, #4]
 80057f6:	68fa      	ldr	r2, [r7, #12]
 80057f8:	4613      	mov	r3, r2
 80057fa:	009b      	lsls	r3, r3, #2
 80057fc:	4413      	add	r3, r2
 80057fe:	00db      	lsls	r3, r3, #3
 8005800:	440b      	add	r3, r1
 8005802:	335d      	adds	r3, #93	; 0x5d
 8005804:	2201      	movs	r2, #1
 8005806:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005808:	6879      	ldr	r1, [r7, #4]
 800580a:	68fa      	ldr	r2, [r7, #12]
 800580c:	4613      	mov	r3, r2
 800580e:	009b      	lsls	r3, r3, #2
 8005810:	4413      	add	r3, r2
 8005812:	00db      	lsls	r3, r3, #3
 8005814:	440b      	add	r3, r1
 8005816:	3358      	adds	r3, #88	; 0x58
 8005818:	2200      	movs	r2, #0
 800581a:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	015a      	lsls	r2, r3, #5
 8005820:	693b      	ldr	r3, [r7, #16]
 8005822:	4413      	add	r3, r2
 8005824:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005828:	461a      	mov	r2, r3
 800582a:	2301      	movs	r3, #1
 800582c:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800582e:	6879      	ldr	r1, [r7, #4]
 8005830:	68fa      	ldr	r2, [r7, #12]
 8005832:	4613      	mov	r3, r2
 8005834:	009b      	lsls	r3, r3, #2
 8005836:	4413      	add	r3, r2
 8005838:	00db      	lsls	r3, r3, #3
 800583a:	440b      	add	r3, r1
 800583c:	333f      	adds	r3, #63	; 0x3f
 800583e:	781b      	ldrb	r3, [r3, #0]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d00a      	beq.n	800585a <HCD_HC_IN_IRQHandler+0x31e>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8005844:	6879      	ldr	r1, [r7, #4]
 8005846:	68fa      	ldr	r2, [r7, #12]
 8005848:	4613      	mov	r3, r2
 800584a:	009b      	lsls	r3, r3, #2
 800584c:	4413      	add	r3, r2
 800584e:	00db      	lsls	r3, r3, #3
 8005850:	440b      	add	r3, r1
 8005852:	333f      	adds	r3, #63	; 0x3f
 8005854:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005856:	2b02      	cmp	r3, #2
 8005858:	d121      	bne.n	800589e <HCD_HC_IN_IRQHandler+0x362>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	015a      	lsls	r2, r3, #5
 800585e:	693b      	ldr	r3, [r7, #16]
 8005860:	4413      	add	r3, r2
 8005862:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005866:	68db      	ldr	r3, [r3, #12]
 8005868:	68fa      	ldr	r2, [r7, #12]
 800586a:	0151      	lsls	r1, r2, #5
 800586c:	693a      	ldr	r2, [r7, #16]
 800586e:	440a      	add	r2, r1
 8005870:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005874:	f043 0302 	orr.w	r3, r3, #2
 8005878:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	68fa      	ldr	r2, [r7, #12]
 8005880:	b2d2      	uxtb	r2, r2
 8005882:	4611      	mov	r1, r2
 8005884:	4618      	mov	r0, r3
 8005886:	f005 fcc4 	bl	800b212 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	015a      	lsls	r2, r3, #5
 800588e:	693b      	ldr	r3, [r7, #16]
 8005890:	4413      	add	r3, r2
 8005892:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005896:	461a      	mov	r2, r3
 8005898:	2310      	movs	r3, #16
 800589a:	6093      	str	r3, [r2, #8]
 800589c:	e070      	b.n	8005980 <HCD_HC_IN_IRQHandler+0x444>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 800589e:	6879      	ldr	r1, [r7, #4]
 80058a0:	68fa      	ldr	r2, [r7, #12]
 80058a2:	4613      	mov	r3, r2
 80058a4:	009b      	lsls	r3, r3, #2
 80058a6:	4413      	add	r3, r2
 80058a8:	00db      	lsls	r3, r3, #3
 80058aa:	440b      	add	r3, r1
 80058ac:	333f      	adds	r3, #63	; 0x3f
 80058ae:	781b      	ldrb	r3, [r3, #0]
 80058b0:	2b03      	cmp	r3, #3
 80058b2:	d12a      	bne.n	800590a <HCD_HC_IN_IRQHandler+0x3ce>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	015a      	lsls	r2, r3, #5
 80058b8:	693b      	ldr	r3, [r7, #16]
 80058ba:	4413      	add	r3, r2
 80058bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	68fa      	ldr	r2, [r7, #12]
 80058c4:	0151      	lsls	r1, r2, #5
 80058c6:	693a      	ldr	r2, [r7, #16]
 80058c8:	440a      	add	r2, r1
 80058ca:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80058ce:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80058d2:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80058d4:	6879      	ldr	r1, [r7, #4]
 80058d6:	68fa      	ldr	r2, [r7, #12]
 80058d8:	4613      	mov	r3, r2
 80058da:	009b      	lsls	r3, r3, #2
 80058dc:	4413      	add	r3, r2
 80058de:	00db      	lsls	r3, r3, #3
 80058e0:	440b      	add	r3, r1
 80058e2:	335c      	adds	r3, #92	; 0x5c
 80058e4:	2201      	movs	r2, #1
 80058e6:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	b2d8      	uxtb	r0, r3
 80058ec:	6879      	ldr	r1, [r7, #4]
 80058ee:	68fa      	ldr	r2, [r7, #12]
 80058f0:	4613      	mov	r3, r2
 80058f2:	009b      	lsls	r3, r3, #2
 80058f4:	4413      	add	r3, r2
 80058f6:	00db      	lsls	r3, r3, #3
 80058f8:	440b      	add	r3, r1
 80058fa:	335c      	adds	r3, #92	; 0x5c
 80058fc:	781b      	ldrb	r3, [r3, #0]
 80058fe:	461a      	mov	r2, r3
 8005900:	4601      	mov	r1, r0
 8005902:	6878      	ldr	r0, [r7, #4]
 8005904:	f00a ff82 	bl	801080c <HAL_HCD_HC_NotifyURBChange_Callback>
 8005908:	e03a      	b.n	8005980 <HCD_HC_IN_IRQHandler+0x444>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 800590a:	6879      	ldr	r1, [r7, #4]
 800590c:	68fa      	ldr	r2, [r7, #12]
 800590e:	4613      	mov	r3, r2
 8005910:	009b      	lsls	r3, r3, #2
 8005912:	4413      	add	r3, r2
 8005914:	00db      	lsls	r3, r3, #3
 8005916:	440b      	add	r3, r1
 8005918:	333f      	adds	r3, #63	; 0x3f
 800591a:	781b      	ldrb	r3, [r3, #0]
 800591c:	2b01      	cmp	r3, #1
 800591e:	d12f      	bne.n	8005980 <HCD_HC_IN_IRQHandler+0x444>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8005920:	6879      	ldr	r1, [r7, #4]
 8005922:	68fa      	ldr	r2, [r7, #12]
 8005924:	4613      	mov	r3, r2
 8005926:	009b      	lsls	r3, r3, #2
 8005928:	4413      	add	r3, r2
 800592a:	00db      	lsls	r3, r3, #3
 800592c:	440b      	add	r3, r1
 800592e:	335c      	adds	r3, #92	; 0x5c
 8005930:	2201      	movs	r2, #1
 8005932:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8005934:	6879      	ldr	r1, [r7, #4]
 8005936:	68fa      	ldr	r2, [r7, #12]
 8005938:	4613      	mov	r3, r2
 800593a:	009b      	lsls	r3, r3, #2
 800593c:	4413      	add	r3, r2
 800593e:	00db      	lsls	r3, r3, #3
 8005940:	440b      	add	r3, r1
 8005942:	3350      	adds	r3, #80	; 0x50
 8005944:	781b      	ldrb	r3, [r3, #0]
 8005946:	f083 0301 	eor.w	r3, r3, #1
 800594a:	b2d8      	uxtb	r0, r3
 800594c:	6879      	ldr	r1, [r7, #4]
 800594e:	68fa      	ldr	r2, [r7, #12]
 8005950:	4613      	mov	r3, r2
 8005952:	009b      	lsls	r3, r3, #2
 8005954:	4413      	add	r3, r2
 8005956:	00db      	lsls	r3, r3, #3
 8005958:	440b      	add	r3, r1
 800595a:	3350      	adds	r3, #80	; 0x50
 800595c:	4602      	mov	r2, r0
 800595e:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	b2d8      	uxtb	r0, r3
 8005964:	6879      	ldr	r1, [r7, #4]
 8005966:	68fa      	ldr	r2, [r7, #12]
 8005968:	4613      	mov	r3, r2
 800596a:	009b      	lsls	r3, r3, #2
 800596c:	4413      	add	r3, r2
 800596e:	00db      	lsls	r3, r3, #3
 8005970:	440b      	add	r3, r1
 8005972:	335c      	adds	r3, #92	; 0x5c
 8005974:	781b      	ldrb	r3, [r3, #0]
 8005976:	461a      	mov	r2, r3
 8005978:	4601      	mov	r1, r0
 800597a:	6878      	ldr	r0, [r7, #4]
 800597c:	f00a ff46 	bl	801080c <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 8005980:	6879      	ldr	r1, [r7, #4]
 8005982:	68fa      	ldr	r2, [r7, #12]
 8005984:	4613      	mov	r3, r2
 8005986:	009b      	lsls	r3, r3, #2
 8005988:	4413      	add	r3, r2
 800598a:	00db      	lsls	r3, r3, #3
 800598c:	440b      	add	r3, r1
 800598e:	3350      	adds	r3, #80	; 0x50
 8005990:	781b      	ldrb	r3, [r3, #0]
 8005992:	f083 0301 	eor.w	r3, r3, #1
 8005996:	b2d8      	uxtb	r0, r3
 8005998:	6879      	ldr	r1, [r7, #4]
 800599a:	68fa      	ldr	r2, [r7, #12]
 800599c:	4613      	mov	r3, r2
 800599e:	009b      	lsls	r3, r3, #2
 80059a0:	4413      	add	r3, r2
 80059a2:	00db      	lsls	r3, r3, #3
 80059a4:	440b      	add	r3, r1
 80059a6:	3350      	adds	r3, #80	; 0x50
 80059a8:	4602      	mov	r2, r0
 80059aa:	701a      	strb	r2, [r3, #0]
}
 80059ac:	e1f7      	b.n	8005d9e <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	015a      	lsls	r2, r3, #5
 80059b2:	693b      	ldr	r3, [r7, #16]
 80059b4:	4413      	add	r3, r2
 80059b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80059ba:	689b      	ldr	r3, [r3, #8]
 80059bc:	f003 0302 	and.w	r3, r3, #2
 80059c0:	2b02      	cmp	r3, #2
 80059c2:	f040 811a 	bne.w	8005bfa <HCD_HC_IN_IRQHandler+0x6be>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	015a      	lsls	r2, r3, #5
 80059ca:	693b      	ldr	r3, [r7, #16]
 80059cc:	4413      	add	r3, r2
 80059ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80059d2:	68db      	ldr	r3, [r3, #12]
 80059d4:	68fa      	ldr	r2, [r7, #12]
 80059d6:	0151      	lsls	r1, r2, #5
 80059d8:	693a      	ldr	r2, [r7, #16]
 80059da:	440a      	add	r2, r1
 80059dc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80059e0:	f023 0302 	bic.w	r3, r3, #2
 80059e4:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80059e6:	6879      	ldr	r1, [r7, #4]
 80059e8:	68fa      	ldr	r2, [r7, #12]
 80059ea:	4613      	mov	r3, r2
 80059ec:	009b      	lsls	r3, r3, #2
 80059ee:	4413      	add	r3, r2
 80059f0:	00db      	lsls	r3, r3, #3
 80059f2:	440b      	add	r3, r1
 80059f4:	335d      	adds	r3, #93	; 0x5d
 80059f6:	781b      	ldrb	r3, [r3, #0]
 80059f8:	2b01      	cmp	r3, #1
 80059fa:	d10a      	bne.n	8005a12 <HCD_HC_IN_IRQHandler+0x4d6>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80059fc:	6879      	ldr	r1, [r7, #4]
 80059fe:	68fa      	ldr	r2, [r7, #12]
 8005a00:	4613      	mov	r3, r2
 8005a02:	009b      	lsls	r3, r3, #2
 8005a04:	4413      	add	r3, r2
 8005a06:	00db      	lsls	r3, r3, #3
 8005a08:	440b      	add	r3, r1
 8005a0a:	335c      	adds	r3, #92	; 0x5c
 8005a0c:	2201      	movs	r2, #1
 8005a0e:	701a      	strb	r2, [r3, #0]
 8005a10:	e0d9      	b.n	8005bc6 <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8005a12:	6879      	ldr	r1, [r7, #4]
 8005a14:	68fa      	ldr	r2, [r7, #12]
 8005a16:	4613      	mov	r3, r2
 8005a18:	009b      	lsls	r3, r3, #2
 8005a1a:	4413      	add	r3, r2
 8005a1c:	00db      	lsls	r3, r3, #3
 8005a1e:	440b      	add	r3, r1
 8005a20:	335d      	adds	r3, #93	; 0x5d
 8005a22:	781b      	ldrb	r3, [r3, #0]
 8005a24:	2b05      	cmp	r3, #5
 8005a26:	d10a      	bne.n	8005a3e <HCD_HC_IN_IRQHandler+0x502>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8005a28:	6879      	ldr	r1, [r7, #4]
 8005a2a:	68fa      	ldr	r2, [r7, #12]
 8005a2c:	4613      	mov	r3, r2
 8005a2e:	009b      	lsls	r3, r3, #2
 8005a30:	4413      	add	r3, r2
 8005a32:	00db      	lsls	r3, r3, #3
 8005a34:	440b      	add	r3, r1
 8005a36:	335c      	adds	r3, #92	; 0x5c
 8005a38:	2205      	movs	r2, #5
 8005a3a:	701a      	strb	r2, [r3, #0]
 8005a3c:	e0c3      	b.n	8005bc6 <HCD_HC_IN_IRQHandler+0x68a>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005a3e:	6879      	ldr	r1, [r7, #4]
 8005a40:	68fa      	ldr	r2, [r7, #12]
 8005a42:	4613      	mov	r3, r2
 8005a44:	009b      	lsls	r3, r3, #2
 8005a46:	4413      	add	r3, r2
 8005a48:	00db      	lsls	r3, r3, #3
 8005a4a:	440b      	add	r3, r1
 8005a4c:	335d      	adds	r3, #93	; 0x5d
 8005a4e:	781b      	ldrb	r3, [r3, #0]
 8005a50:	2b06      	cmp	r3, #6
 8005a52:	d00a      	beq.n	8005a6a <HCD_HC_IN_IRQHandler+0x52e>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8005a54:	6879      	ldr	r1, [r7, #4]
 8005a56:	68fa      	ldr	r2, [r7, #12]
 8005a58:	4613      	mov	r3, r2
 8005a5a:	009b      	lsls	r3, r3, #2
 8005a5c:	4413      	add	r3, r2
 8005a5e:	00db      	lsls	r3, r3, #3
 8005a60:	440b      	add	r3, r1
 8005a62:	335d      	adds	r3, #93	; 0x5d
 8005a64:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005a66:	2b08      	cmp	r3, #8
 8005a68:	d156      	bne.n	8005b18 <HCD_HC_IN_IRQHandler+0x5dc>
      hhcd->hc[ch_num].ErrCnt++;
 8005a6a:	6879      	ldr	r1, [r7, #4]
 8005a6c:	68fa      	ldr	r2, [r7, #12]
 8005a6e:	4613      	mov	r3, r2
 8005a70:	009b      	lsls	r3, r3, #2
 8005a72:	4413      	add	r3, r2
 8005a74:	00db      	lsls	r3, r3, #3
 8005a76:	440b      	add	r3, r1
 8005a78:	3358      	adds	r3, #88	; 0x58
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	1c59      	adds	r1, r3, #1
 8005a7e:	6878      	ldr	r0, [r7, #4]
 8005a80:	68fa      	ldr	r2, [r7, #12]
 8005a82:	4613      	mov	r3, r2
 8005a84:	009b      	lsls	r3, r3, #2
 8005a86:	4413      	add	r3, r2
 8005a88:	00db      	lsls	r3, r3, #3
 8005a8a:	4403      	add	r3, r0
 8005a8c:	3358      	adds	r3, #88	; 0x58
 8005a8e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8005a90:	6879      	ldr	r1, [r7, #4]
 8005a92:	68fa      	ldr	r2, [r7, #12]
 8005a94:	4613      	mov	r3, r2
 8005a96:	009b      	lsls	r3, r3, #2
 8005a98:	4413      	add	r3, r2
 8005a9a:	00db      	lsls	r3, r3, #3
 8005a9c:	440b      	add	r3, r1
 8005a9e:	3358      	adds	r3, #88	; 0x58
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	2b03      	cmp	r3, #3
 8005aa4:	d914      	bls.n	8005ad0 <HCD_HC_IN_IRQHandler+0x594>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8005aa6:	6879      	ldr	r1, [r7, #4]
 8005aa8:	68fa      	ldr	r2, [r7, #12]
 8005aaa:	4613      	mov	r3, r2
 8005aac:	009b      	lsls	r3, r3, #2
 8005aae:	4413      	add	r3, r2
 8005ab0:	00db      	lsls	r3, r3, #3
 8005ab2:	440b      	add	r3, r1
 8005ab4:	3358      	adds	r3, #88	; 0x58
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005aba:	6879      	ldr	r1, [r7, #4]
 8005abc:	68fa      	ldr	r2, [r7, #12]
 8005abe:	4613      	mov	r3, r2
 8005ac0:	009b      	lsls	r3, r3, #2
 8005ac2:	4413      	add	r3, r2
 8005ac4:	00db      	lsls	r3, r3, #3
 8005ac6:	440b      	add	r3, r1
 8005ac8:	335c      	adds	r3, #92	; 0x5c
 8005aca:	2204      	movs	r2, #4
 8005acc:	701a      	strb	r2, [r3, #0]
 8005ace:	e009      	b.n	8005ae4 <HCD_HC_IN_IRQHandler+0x5a8>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005ad0:	6879      	ldr	r1, [r7, #4]
 8005ad2:	68fa      	ldr	r2, [r7, #12]
 8005ad4:	4613      	mov	r3, r2
 8005ad6:	009b      	lsls	r3, r3, #2
 8005ad8:	4413      	add	r3, r2
 8005ada:	00db      	lsls	r3, r3, #3
 8005adc:	440b      	add	r3, r1
 8005ade:	335c      	adds	r3, #92	; 0x5c
 8005ae0:	2202      	movs	r2, #2
 8005ae2:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	015a      	lsls	r2, r3, #5
 8005ae8:	693b      	ldr	r3, [r7, #16]
 8005aea:	4413      	add	r3, r2
 8005aec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005af4:	68bb      	ldr	r3, [r7, #8]
 8005af6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005afa:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005afc:	68bb      	ldr	r3, [r7, #8]
 8005afe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005b02:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	015a      	lsls	r2, r3, #5
 8005b08:	693b      	ldr	r3, [r7, #16]
 8005b0a:	4413      	add	r3, r2
 8005b0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b10:	461a      	mov	r2, r3
 8005b12:	68bb      	ldr	r3, [r7, #8]
 8005b14:	6013      	str	r3, [r2, #0]
 8005b16:	e056      	b.n	8005bc6 <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8005b18:	6879      	ldr	r1, [r7, #4]
 8005b1a:	68fa      	ldr	r2, [r7, #12]
 8005b1c:	4613      	mov	r3, r2
 8005b1e:	009b      	lsls	r3, r3, #2
 8005b20:	4413      	add	r3, r2
 8005b22:	00db      	lsls	r3, r3, #3
 8005b24:	440b      	add	r3, r1
 8005b26:	335d      	adds	r3, #93	; 0x5d
 8005b28:	781b      	ldrb	r3, [r3, #0]
 8005b2a:	2b03      	cmp	r3, #3
 8005b2c:	d123      	bne.n	8005b76 <HCD_HC_IN_IRQHandler+0x63a>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8005b2e:	6879      	ldr	r1, [r7, #4]
 8005b30:	68fa      	ldr	r2, [r7, #12]
 8005b32:	4613      	mov	r3, r2
 8005b34:	009b      	lsls	r3, r3, #2
 8005b36:	4413      	add	r3, r2
 8005b38:	00db      	lsls	r3, r3, #3
 8005b3a:	440b      	add	r3, r1
 8005b3c:	335c      	adds	r3, #92	; 0x5c
 8005b3e:	2202      	movs	r2, #2
 8005b40:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	015a      	lsls	r2, r3, #5
 8005b46:	693b      	ldr	r3, [r7, #16]
 8005b48:	4413      	add	r3, r2
 8005b4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005b52:	68bb      	ldr	r3, [r7, #8]
 8005b54:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005b58:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005b5a:	68bb      	ldr	r3, [r7, #8]
 8005b5c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005b60:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	015a      	lsls	r2, r3, #5
 8005b66:	693b      	ldr	r3, [r7, #16]
 8005b68:	4413      	add	r3, r2
 8005b6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b6e:	461a      	mov	r2, r3
 8005b70:	68bb      	ldr	r3, [r7, #8]
 8005b72:	6013      	str	r3, [r2, #0]
 8005b74:	e027      	b.n	8005bc6 <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8005b76:	6879      	ldr	r1, [r7, #4]
 8005b78:	68fa      	ldr	r2, [r7, #12]
 8005b7a:	4613      	mov	r3, r2
 8005b7c:	009b      	lsls	r3, r3, #2
 8005b7e:	4413      	add	r3, r2
 8005b80:	00db      	lsls	r3, r3, #3
 8005b82:	440b      	add	r3, r1
 8005b84:	335d      	adds	r3, #93	; 0x5d
 8005b86:	781b      	ldrb	r3, [r3, #0]
 8005b88:	2b07      	cmp	r3, #7
 8005b8a:	d11c      	bne.n	8005bc6 <HCD_HC_IN_IRQHandler+0x68a>
      hhcd->hc[ch_num].ErrCnt++;
 8005b8c:	6879      	ldr	r1, [r7, #4]
 8005b8e:	68fa      	ldr	r2, [r7, #12]
 8005b90:	4613      	mov	r3, r2
 8005b92:	009b      	lsls	r3, r3, #2
 8005b94:	4413      	add	r3, r2
 8005b96:	00db      	lsls	r3, r3, #3
 8005b98:	440b      	add	r3, r1
 8005b9a:	3358      	adds	r3, #88	; 0x58
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	1c59      	adds	r1, r3, #1
 8005ba0:	6878      	ldr	r0, [r7, #4]
 8005ba2:	68fa      	ldr	r2, [r7, #12]
 8005ba4:	4613      	mov	r3, r2
 8005ba6:	009b      	lsls	r3, r3, #2
 8005ba8:	4413      	add	r3, r2
 8005baa:	00db      	lsls	r3, r3, #3
 8005bac:	4403      	add	r3, r0
 8005bae:	3358      	adds	r3, #88	; 0x58
 8005bb0:	6019      	str	r1, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005bb2:	6879      	ldr	r1, [r7, #4]
 8005bb4:	68fa      	ldr	r2, [r7, #12]
 8005bb6:	4613      	mov	r3, r2
 8005bb8:	009b      	lsls	r3, r3, #2
 8005bba:	4413      	add	r3, r2
 8005bbc:	00db      	lsls	r3, r3, #3
 8005bbe:	440b      	add	r3, r1
 8005bc0:	335c      	adds	r3, #92	; 0x5c
 8005bc2:	2204      	movs	r2, #4
 8005bc4:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	015a      	lsls	r2, r3, #5
 8005bca:	693b      	ldr	r3, [r7, #16]
 8005bcc:	4413      	add	r3, r2
 8005bce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bd2:	461a      	mov	r2, r3
 8005bd4:	2302      	movs	r3, #2
 8005bd6:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	b2d8      	uxtb	r0, r3
 8005bdc:	6879      	ldr	r1, [r7, #4]
 8005bde:	68fa      	ldr	r2, [r7, #12]
 8005be0:	4613      	mov	r3, r2
 8005be2:	009b      	lsls	r3, r3, #2
 8005be4:	4413      	add	r3, r2
 8005be6:	00db      	lsls	r3, r3, #3
 8005be8:	440b      	add	r3, r1
 8005bea:	335c      	adds	r3, #92	; 0x5c
 8005bec:	781b      	ldrb	r3, [r3, #0]
 8005bee:	461a      	mov	r2, r3
 8005bf0:	4601      	mov	r1, r0
 8005bf2:	6878      	ldr	r0, [r7, #4]
 8005bf4:	f00a fe0a 	bl	801080c <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8005bf8:	e0d1      	b.n	8005d9e <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	015a      	lsls	r2, r3, #5
 8005bfe:	693b      	ldr	r3, [r7, #16]
 8005c00:	4413      	add	r3, r2
 8005c02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c06:	689b      	ldr	r3, [r3, #8]
 8005c08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c0c:	2b80      	cmp	r3, #128	; 0x80
 8005c0e:	d13e      	bne.n	8005c8e <HCD_HC_IN_IRQHandler+0x752>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	015a      	lsls	r2, r3, #5
 8005c14:	693b      	ldr	r3, [r7, #16]
 8005c16:	4413      	add	r3, r2
 8005c18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c1c:	68db      	ldr	r3, [r3, #12]
 8005c1e:	68fa      	ldr	r2, [r7, #12]
 8005c20:	0151      	lsls	r1, r2, #5
 8005c22:	693a      	ldr	r2, [r7, #16]
 8005c24:	440a      	add	r2, r1
 8005c26:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005c2a:	f043 0302 	orr.w	r3, r3, #2
 8005c2e:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].ErrCnt++;
 8005c30:	6879      	ldr	r1, [r7, #4]
 8005c32:	68fa      	ldr	r2, [r7, #12]
 8005c34:	4613      	mov	r3, r2
 8005c36:	009b      	lsls	r3, r3, #2
 8005c38:	4413      	add	r3, r2
 8005c3a:	00db      	lsls	r3, r3, #3
 8005c3c:	440b      	add	r3, r1
 8005c3e:	3358      	adds	r3, #88	; 0x58
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	1c59      	adds	r1, r3, #1
 8005c44:	6878      	ldr	r0, [r7, #4]
 8005c46:	68fa      	ldr	r2, [r7, #12]
 8005c48:	4613      	mov	r3, r2
 8005c4a:	009b      	lsls	r3, r3, #2
 8005c4c:	4413      	add	r3, r2
 8005c4e:	00db      	lsls	r3, r3, #3
 8005c50:	4403      	add	r3, r0
 8005c52:	3358      	adds	r3, #88	; 0x58
 8005c54:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8005c56:	6879      	ldr	r1, [r7, #4]
 8005c58:	68fa      	ldr	r2, [r7, #12]
 8005c5a:	4613      	mov	r3, r2
 8005c5c:	009b      	lsls	r3, r3, #2
 8005c5e:	4413      	add	r3, r2
 8005c60:	00db      	lsls	r3, r3, #3
 8005c62:	440b      	add	r3, r1
 8005c64:	335d      	adds	r3, #93	; 0x5d
 8005c66:	2206      	movs	r2, #6
 8005c68:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	68fa      	ldr	r2, [r7, #12]
 8005c70:	b2d2      	uxtb	r2, r2
 8005c72:	4611      	mov	r1, r2
 8005c74:	4618      	mov	r0, r3
 8005c76:	f005 facc 	bl	800b212 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	015a      	lsls	r2, r3, #5
 8005c7e:	693b      	ldr	r3, [r7, #16]
 8005c80:	4413      	add	r3, r2
 8005c82:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c86:	461a      	mov	r2, r3
 8005c88:	2380      	movs	r3, #128	; 0x80
 8005c8a:	6093      	str	r3, [r2, #8]
}
 8005c8c:	e087      	b.n	8005d9e <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	015a      	lsls	r2, r3, #5
 8005c92:	693b      	ldr	r3, [r7, #16]
 8005c94:	4413      	add	r3, r2
 8005c96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c9a:	689b      	ldr	r3, [r3, #8]
 8005c9c:	f003 0310 	and.w	r3, r3, #16
 8005ca0:	2b10      	cmp	r3, #16
 8005ca2:	d17c      	bne.n	8005d9e <HCD_HC_IN_IRQHandler+0x862>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8005ca4:	6879      	ldr	r1, [r7, #4]
 8005ca6:	68fa      	ldr	r2, [r7, #12]
 8005ca8:	4613      	mov	r3, r2
 8005caa:	009b      	lsls	r3, r3, #2
 8005cac:	4413      	add	r3, r2
 8005cae:	00db      	lsls	r3, r3, #3
 8005cb0:	440b      	add	r3, r1
 8005cb2:	333f      	adds	r3, #63	; 0x3f
 8005cb4:	781b      	ldrb	r3, [r3, #0]
 8005cb6:	2b03      	cmp	r3, #3
 8005cb8:	d122      	bne.n	8005d00 <HCD_HC_IN_IRQHandler+0x7c4>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8005cba:	6879      	ldr	r1, [r7, #4]
 8005cbc:	68fa      	ldr	r2, [r7, #12]
 8005cbe:	4613      	mov	r3, r2
 8005cc0:	009b      	lsls	r3, r3, #2
 8005cc2:	4413      	add	r3, r2
 8005cc4:	00db      	lsls	r3, r3, #3
 8005cc6:	440b      	add	r3, r1
 8005cc8:	3358      	adds	r3, #88	; 0x58
 8005cca:	2200      	movs	r2, #0
 8005ccc:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	015a      	lsls	r2, r3, #5
 8005cd2:	693b      	ldr	r3, [r7, #16]
 8005cd4:	4413      	add	r3, r2
 8005cd6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cda:	68db      	ldr	r3, [r3, #12]
 8005cdc:	68fa      	ldr	r2, [r7, #12]
 8005cde:	0151      	lsls	r1, r2, #5
 8005ce0:	693a      	ldr	r2, [r7, #16]
 8005ce2:	440a      	add	r2, r1
 8005ce4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005ce8:	f043 0302 	orr.w	r3, r3, #2
 8005cec:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	68fa      	ldr	r2, [r7, #12]
 8005cf4:	b2d2      	uxtb	r2, r2
 8005cf6:	4611      	mov	r1, r2
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	f005 fa8a 	bl	800b212 <USB_HC_Halt>
 8005cfe:	e045      	b.n	8005d8c <HCD_HC_IN_IRQHandler+0x850>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005d00:	6879      	ldr	r1, [r7, #4]
 8005d02:	68fa      	ldr	r2, [r7, #12]
 8005d04:	4613      	mov	r3, r2
 8005d06:	009b      	lsls	r3, r3, #2
 8005d08:	4413      	add	r3, r2
 8005d0a:	00db      	lsls	r3, r3, #3
 8005d0c:	440b      	add	r3, r1
 8005d0e:	333f      	adds	r3, #63	; 0x3f
 8005d10:	781b      	ldrb	r3, [r3, #0]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d00a      	beq.n	8005d2c <HCD_HC_IN_IRQHandler+0x7f0>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8005d16:	6879      	ldr	r1, [r7, #4]
 8005d18:	68fa      	ldr	r2, [r7, #12]
 8005d1a:	4613      	mov	r3, r2
 8005d1c:	009b      	lsls	r3, r3, #2
 8005d1e:	4413      	add	r3, r2
 8005d20:	00db      	lsls	r3, r3, #3
 8005d22:	440b      	add	r3, r1
 8005d24:	333f      	adds	r3, #63	; 0x3f
 8005d26:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005d28:	2b02      	cmp	r3, #2
 8005d2a:	d12f      	bne.n	8005d8c <HCD_HC_IN_IRQHandler+0x850>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8005d2c:	6879      	ldr	r1, [r7, #4]
 8005d2e:	68fa      	ldr	r2, [r7, #12]
 8005d30:	4613      	mov	r3, r2
 8005d32:	009b      	lsls	r3, r3, #2
 8005d34:	4413      	add	r3, r2
 8005d36:	00db      	lsls	r3, r3, #3
 8005d38:	440b      	add	r3, r1
 8005d3a:	3358      	adds	r3, #88	; 0x58
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	691b      	ldr	r3, [r3, #16]
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d121      	bne.n	8005d8c <HCD_HC_IN_IRQHandler+0x850>
        hhcd->hc[ch_num].state = HC_NAK;
 8005d48:	6879      	ldr	r1, [r7, #4]
 8005d4a:	68fa      	ldr	r2, [r7, #12]
 8005d4c:	4613      	mov	r3, r2
 8005d4e:	009b      	lsls	r3, r3, #2
 8005d50:	4413      	add	r3, r2
 8005d52:	00db      	lsls	r3, r3, #3
 8005d54:	440b      	add	r3, r1
 8005d56:	335d      	adds	r3, #93	; 0x5d
 8005d58:	2203      	movs	r2, #3
 8005d5a:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	015a      	lsls	r2, r3, #5
 8005d60:	693b      	ldr	r3, [r7, #16]
 8005d62:	4413      	add	r3, r2
 8005d64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d68:	68db      	ldr	r3, [r3, #12]
 8005d6a:	68fa      	ldr	r2, [r7, #12]
 8005d6c:	0151      	lsls	r1, r2, #5
 8005d6e:	693a      	ldr	r2, [r7, #16]
 8005d70:	440a      	add	r2, r1
 8005d72:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005d76:	f043 0302 	orr.w	r3, r3, #2
 8005d7a:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	68fa      	ldr	r2, [r7, #12]
 8005d82:	b2d2      	uxtb	r2, r2
 8005d84:	4611      	mov	r1, r2
 8005d86:	4618      	mov	r0, r3
 8005d88:	f005 fa43 	bl	800b212 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	015a      	lsls	r2, r3, #5
 8005d90:	693b      	ldr	r3, [r7, #16]
 8005d92:	4413      	add	r3, r2
 8005d94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d98:	461a      	mov	r2, r3
 8005d9a:	2310      	movs	r3, #16
 8005d9c:	6093      	str	r3, [r2, #8]
}
 8005d9e:	bf00      	nop
 8005da0:	3718      	adds	r7, #24
 8005da2:	46bd      	mov	sp, r7
 8005da4:	bd80      	pop	{r7, pc}

08005da6 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005da6:	b580      	push	{r7, lr}
 8005da8:	b086      	sub	sp, #24
 8005daa:	af00      	add	r7, sp, #0
 8005dac:	6078      	str	r0, [r7, #4]
 8005dae:	460b      	mov	r3, r1
 8005db0:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005db8:	697b      	ldr	r3, [r7, #20]
 8005dba:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8005dbc:	78fb      	ldrb	r3, [r7, #3]
 8005dbe:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	015a      	lsls	r2, r3, #5
 8005dc4:	693b      	ldr	r3, [r7, #16]
 8005dc6:	4413      	add	r3, r2
 8005dc8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005dcc:	689b      	ldr	r3, [r3, #8]
 8005dce:	f003 0304 	and.w	r3, r3, #4
 8005dd2:	2b04      	cmp	r3, #4
 8005dd4:	d119      	bne.n	8005e0a <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	015a      	lsls	r2, r3, #5
 8005dda:	693b      	ldr	r3, [r7, #16]
 8005ddc:	4413      	add	r3, r2
 8005dde:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005de2:	461a      	mov	r2, r3
 8005de4:	2304      	movs	r3, #4
 8005de6:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	015a      	lsls	r2, r3, #5
 8005dec:	693b      	ldr	r3, [r7, #16]
 8005dee:	4413      	add	r3, r2
 8005df0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005df4:	68db      	ldr	r3, [r3, #12]
 8005df6:	68fa      	ldr	r2, [r7, #12]
 8005df8:	0151      	lsls	r1, r2, #5
 8005dfa:	693a      	ldr	r2, [r7, #16]
 8005dfc:	440a      	add	r2, r1
 8005dfe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005e02:	f043 0302 	orr.w	r3, r3, #2
 8005e06:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8005e08:	e33e      	b.n	8006488 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	015a      	lsls	r2, r3, #5
 8005e0e:	693b      	ldr	r3, [r7, #16]
 8005e10:	4413      	add	r3, r2
 8005e12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e16:	689b      	ldr	r3, [r3, #8]
 8005e18:	f003 0320 	and.w	r3, r3, #32
 8005e1c:	2b20      	cmp	r3, #32
 8005e1e:	d141      	bne.n	8005ea4 <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	015a      	lsls	r2, r3, #5
 8005e24:	693b      	ldr	r3, [r7, #16]
 8005e26:	4413      	add	r3, r2
 8005e28:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e2c:	461a      	mov	r2, r3
 8005e2e:	2320      	movs	r3, #32
 8005e30:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8005e32:	6879      	ldr	r1, [r7, #4]
 8005e34:	68fa      	ldr	r2, [r7, #12]
 8005e36:	4613      	mov	r3, r2
 8005e38:	009b      	lsls	r3, r3, #2
 8005e3a:	4413      	add	r3, r2
 8005e3c:	00db      	lsls	r3, r3, #3
 8005e3e:	440b      	add	r3, r1
 8005e40:	333d      	adds	r3, #61	; 0x3d
 8005e42:	781b      	ldrb	r3, [r3, #0]
 8005e44:	2b01      	cmp	r3, #1
 8005e46:	f040 831f 	bne.w	8006488 <HCD_HC_OUT_IRQHandler+0x6e2>
      hhcd->hc[ch_num].do_ping = 0U;
 8005e4a:	6879      	ldr	r1, [r7, #4]
 8005e4c:	68fa      	ldr	r2, [r7, #12]
 8005e4e:	4613      	mov	r3, r2
 8005e50:	009b      	lsls	r3, r3, #2
 8005e52:	4413      	add	r3, r2
 8005e54:	00db      	lsls	r3, r3, #3
 8005e56:	440b      	add	r3, r1
 8005e58:	333d      	adds	r3, #61	; 0x3d
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8005e5e:	6879      	ldr	r1, [r7, #4]
 8005e60:	68fa      	ldr	r2, [r7, #12]
 8005e62:	4613      	mov	r3, r2
 8005e64:	009b      	lsls	r3, r3, #2
 8005e66:	4413      	add	r3, r2
 8005e68:	00db      	lsls	r3, r3, #3
 8005e6a:	440b      	add	r3, r1
 8005e6c:	335c      	adds	r3, #92	; 0x5c
 8005e6e:	2202      	movs	r2, #2
 8005e70:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	015a      	lsls	r2, r3, #5
 8005e76:	693b      	ldr	r3, [r7, #16]
 8005e78:	4413      	add	r3, r2
 8005e7a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e7e:	68db      	ldr	r3, [r3, #12]
 8005e80:	68fa      	ldr	r2, [r7, #12]
 8005e82:	0151      	lsls	r1, r2, #5
 8005e84:	693a      	ldr	r2, [r7, #16]
 8005e86:	440a      	add	r2, r1
 8005e88:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005e8c:	f043 0302 	orr.w	r3, r3, #2
 8005e90:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	68fa      	ldr	r2, [r7, #12]
 8005e98:	b2d2      	uxtb	r2, r2
 8005e9a:	4611      	mov	r1, r2
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	f005 f9b8 	bl	800b212 <USB_HC_Halt>
}
 8005ea2:	e2f1      	b.n	8006488 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	015a      	lsls	r2, r3, #5
 8005ea8:	693b      	ldr	r3, [r7, #16]
 8005eaa:	4413      	add	r3, r2
 8005eac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005eb0:	689b      	ldr	r3, [r3, #8]
 8005eb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005eb6:	2b40      	cmp	r3, #64	; 0x40
 8005eb8:	d13f      	bne.n	8005f3a <HCD_HC_OUT_IRQHandler+0x194>
    hhcd->hc[ch_num].state = HC_NYET;
 8005eba:	6879      	ldr	r1, [r7, #4]
 8005ebc:	68fa      	ldr	r2, [r7, #12]
 8005ebe:	4613      	mov	r3, r2
 8005ec0:	009b      	lsls	r3, r3, #2
 8005ec2:	4413      	add	r3, r2
 8005ec4:	00db      	lsls	r3, r3, #3
 8005ec6:	440b      	add	r3, r1
 8005ec8:	335d      	adds	r3, #93	; 0x5d
 8005eca:	2204      	movs	r2, #4
 8005ecc:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8005ece:	6879      	ldr	r1, [r7, #4]
 8005ed0:	68fa      	ldr	r2, [r7, #12]
 8005ed2:	4613      	mov	r3, r2
 8005ed4:	009b      	lsls	r3, r3, #2
 8005ed6:	4413      	add	r3, r2
 8005ed8:	00db      	lsls	r3, r3, #3
 8005eda:	440b      	add	r3, r1
 8005edc:	333d      	adds	r3, #61	; 0x3d
 8005ede:	2201      	movs	r2, #1
 8005ee0:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005ee2:	6879      	ldr	r1, [r7, #4]
 8005ee4:	68fa      	ldr	r2, [r7, #12]
 8005ee6:	4613      	mov	r3, r2
 8005ee8:	009b      	lsls	r3, r3, #2
 8005eea:	4413      	add	r3, r2
 8005eec:	00db      	lsls	r3, r3, #3
 8005eee:	440b      	add	r3, r1
 8005ef0:	3358      	adds	r3, #88	; 0x58
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	015a      	lsls	r2, r3, #5
 8005efa:	693b      	ldr	r3, [r7, #16]
 8005efc:	4413      	add	r3, r2
 8005efe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f02:	68db      	ldr	r3, [r3, #12]
 8005f04:	68fa      	ldr	r2, [r7, #12]
 8005f06:	0151      	lsls	r1, r2, #5
 8005f08:	693a      	ldr	r2, [r7, #16]
 8005f0a:	440a      	add	r2, r1
 8005f0c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005f10:	f043 0302 	orr.w	r3, r3, #2
 8005f14:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	68fa      	ldr	r2, [r7, #12]
 8005f1c:	b2d2      	uxtb	r2, r2
 8005f1e:	4611      	mov	r1, r2
 8005f20:	4618      	mov	r0, r3
 8005f22:	f005 f976 	bl	800b212 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	015a      	lsls	r2, r3, #5
 8005f2a:	693b      	ldr	r3, [r7, #16]
 8005f2c:	4413      	add	r3, r2
 8005f2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f32:	461a      	mov	r2, r3
 8005f34:	2340      	movs	r3, #64	; 0x40
 8005f36:	6093      	str	r3, [r2, #8]
}
 8005f38:	e2a6      	b.n	8006488 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	015a      	lsls	r2, r3, #5
 8005f3e:	693b      	ldr	r3, [r7, #16]
 8005f40:	4413      	add	r3, r2
 8005f42:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f46:	689b      	ldr	r3, [r3, #8]
 8005f48:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005f4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f50:	d122      	bne.n	8005f98 <HCD_HC_OUT_IRQHandler+0x1f2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	015a      	lsls	r2, r3, #5
 8005f56:	693b      	ldr	r3, [r7, #16]
 8005f58:	4413      	add	r3, r2
 8005f5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f5e:	68db      	ldr	r3, [r3, #12]
 8005f60:	68fa      	ldr	r2, [r7, #12]
 8005f62:	0151      	lsls	r1, r2, #5
 8005f64:	693a      	ldr	r2, [r7, #16]
 8005f66:	440a      	add	r2, r1
 8005f68:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005f6c:	f043 0302 	orr.w	r3, r3, #2
 8005f70:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	68fa      	ldr	r2, [r7, #12]
 8005f78:	b2d2      	uxtb	r2, r2
 8005f7a:	4611      	mov	r1, r2
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	f005 f948 	bl	800b212 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	015a      	lsls	r2, r3, #5
 8005f86:	693b      	ldr	r3, [r7, #16]
 8005f88:	4413      	add	r3, r2
 8005f8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f8e:	461a      	mov	r2, r3
 8005f90:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005f94:	6093      	str	r3, [r2, #8]
}
 8005f96:	e277      	b.n	8006488 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	015a      	lsls	r2, r3, #5
 8005f9c:	693b      	ldr	r3, [r7, #16]
 8005f9e:	4413      	add	r3, r2
 8005fa0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005fa4:	689b      	ldr	r3, [r3, #8]
 8005fa6:	f003 0301 	and.w	r3, r3, #1
 8005faa:	2b01      	cmp	r3, #1
 8005fac:	d135      	bne.n	800601a <HCD_HC_OUT_IRQHandler+0x274>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005fae:	6879      	ldr	r1, [r7, #4]
 8005fb0:	68fa      	ldr	r2, [r7, #12]
 8005fb2:	4613      	mov	r3, r2
 8005fb4:	009b      	lsls	r3, r3, #2
 8005fb6:	4413      	add	r3, r2
 8005fb8:	00db      	lsls	r3, r3, #3
 8005fba:	440b      	add	r3, r1
 8005fbc:	3358      	adds	r3, #88	; 0x58
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	015a      	lsls	r2, r3, #5
 8005fc6:	693b      	ldr	r3, [r7, #16]
 8005fc8:	4413      	add	r3, r2
 8005fca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005fce:	68db      	ldr	r3, [r3, #12]
 8005fd0:	68fa      	ldr	r2, [r7, #12]
 8005fd2:	0151      	lsls	r1, r2, #5
 8005fd4:	693a      	ldr	r2, [r7, #16]
 8005fd6:	440a      	add	r2, r1
 8005fd8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005fdc:	f043 0302 	orr.w	r3, r3, #2
 8005fe0:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	68fa      	ldr	r2, [r7, #12]
 8005fe8:	b2d2      	uxtb	r2, r2
 8005fea:	4611      	mov	r1, r2
 8005fec:	4618      	mov	r0, r3
 8005fee:	f005 f910 	bl	800b212 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	015a      	lsls	r2, r3, #5
 8005ff6:	693b      	ldr	r3, [r7, #16]
 8005ff8:	4413      	add	r3, r2
 8005ffa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ffe:	461a      	mov	r2, r3
 8006000:	2301      	movs	r3, #1
 8006002:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8006004:	6879      	ldr	r1, [r7, #4]
 8006006:	68fa      	ldr	r2, [r7, #12]
 8006008:	4613      	mov	r3, r2
 800600a:	009b      	lsls	r3, r3, #2
 800600c:	4413      	add	r3, r2
 800600e:	00db      	lsls	r3, r3, #3
 8006010:	440b      	add	r3, r1
 8006012:	335d      	adds	r3, #93	; 0x5d
 8006014:	2201      	movs	r2, #1
 8006016:	701a      	strb	r2, [r3, #0]
}
 8006018:	e236      	b.n	8006488 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	015a      	lsls	r2, r3, #5
 800601e:	693b      	ldr	r3, [r7, #16]
 8006020:	4413      	add	r3, r2
 8006022:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006026:	689b      	ldr	r3, [r3, #8]
 8006028:	f003 0308 	and.w	r3, r3, #8
 800602c:	2b08      	cmp	r3, #8
 800602e:	d12b      	bne.n	8006088 <HCD_HC_OUT_IRQHandler+0x2e2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	015a      	lsls	r2, r3, #5
 8006034:	693b      	ldr	r3, [r7, #16]
 8006036:	4413      	add	r3, r2
 8006038:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800603c:	461a      	mov	r2, r3
 800603e:	2308      	movs	r3, #8
 8006040:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	015a      	lsls	r2, r3, #5
 8006046:	693b      	ldr	r3, [r7, #16]
 8006048:	4413      	add	r3, r2
 800604a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800604e:	68db      	ldr	r3, [r3, #12]
 8006050:	68fa      	ldr	r2, [r7, #12]
 8006052:	0151      	lsls	r1, r2, #5
 8006054:	693a      	ldr	r2, [r7, #16]
 8006056:	440a      	add	r2, r1
 8006058:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800605c:	f043 0302 	orr.w	r3, r3, #2
 8006060:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	68fa      	ldr	r2, [r7, #12]
 8006068:	b2d2      	uxtb	r2, r2
 800606a:	4611      	mov	r1, r2
 800606c:	4618      	mov	r0, r3
 800606e:	f005 f8d0 	bl	800b212 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8006072:	6879      	ldr	r1, [r7, #4]
 8006074:	68fa      	ldr	r2, [r7, #12]
 8006076:	4613      	mov	r3, r2
 8006078:	009b      	lsls	r3, r3, #2
 800607a:	4413      	add	r3, r2
 800607c:	00db      	lsls	r3, r3, #3
 800607e:	440b      	add	r3, r1
 8006080:	335d      	adds	r3, #93	; 0x5d
 8006082:	2205      	movs	r2, #5
 8006084:	701a      	strb	r2, [r3, #0]
}
 8006086:	e1ff      	b.n	8006488 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	015a      	lsls	r2, r3, #5
 800608c:	693b      	ldr	r3, [r7, #16]
 800608e:	4413      	add	r3, r2
 8006090:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006094:	689b      	ldr	r3, [r3, #8]
 8006096:	f003 0310 	and.w	r3, r3, #16
 800609a:	2b10      	cmp	r3, #16
 800609c:	d155      	bne.n	800614a <HCD_HC_OUT_IRQHandler+0x3a4>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800609e:	6879      	ldr	r1, [r7, #4]
 80060a0:	68fa      	ldr	r2, [r7, #12]
 80060a2:	4613      	mov	r3, r2
 80060a4:	009b      	lsls	r3, r3, #2
 80060a6:	4413      	add	r3, r2
 80060a8:	00db      	lsls	r3, r3, #3
 80060aa:	440b      	add	r3, r1
 80060ac:	3358      	adds	r3, #88	; 0x58
 80060ae:	2200      	movs	r2, #0
 80060b0:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 80060b2:	6879      	ldr	r1, [r7, #4]
 80060b4:	68fa      	ldr	r2, [r7, #12]
 80060b6:	4613      	mov	r3, r2
 80060b8:	009b      	lsls	r3, r3, #2
 80060ba:	4413      	add	r3, r2
 80060bc:	00db      	lsls	r3, r3, #3
 80060be:	440b      	add	r3, r1
 80060c0:	335d      	adds	r3, #93	; 0x5d
 80060c2:	2203      	movs	r2, #3
 80060c4:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 80060c6:	6879      	ldr	r1, [r7, #4]
 80060c8:	68fa      	ldr	r2, [r7, #12]
 80060ca:	4613      	mov	r3, r2
 80060cc:	009b      	lsls	r3, r3, #2
 80060ce:	4413      	add	r3, r2
 80060d0:	00db      	lsls	r3, r3, #3
 80060d2:	440b      	add	r3, r1
 80060d4:	333d      	adds	r3, #61	; 0x3d
 80060d6:	781b      	ldrb	r3, [r3, #0]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d114      	bne.n	8006106 <HCD_HC_OUT_IRQHandler+0x360>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 80060dc:	6879      	ldr	r1, [r7, #4]
 80060de:	68fa      	ldr	r2, [r7, #12]
 80060e0:	4613      	mov	r3, r2
 80060e2:	009b      	lsls	r3, r3, #2
 80060e4:	4413      	add	r3, r2
 80060e6:	00db      	lsls	r3, r3, #3
 80060e8:	440b      	add	r3, r1
 80060ea:	333c      	adds	r3, #60	; 0x3c
 80060ec:	781b      	ldrb	r3, [r3, #0]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d109      	bne.n	8006106 <HCD_HC_OUT_IRQHandler+0x360>
        hhcd->hc[ch_num].do_ping = 1U;
 80060f2:	6879      	ldr	r1, [r7, #4]
 80060f4:	68fa      	ldr	r2, [r7, #12]
 80060f6:	4613      	mov	r3, r2
 80060f8:	009b      	lsls	r3, r3, #2
 80060fa:	4413      	add	r3, r2
 80060fc:	00db      	lsls	r3, r3, #3
 80060fe:	440b      	add	r3, r1
 8006100:	333d      	adds	r3, #61	; 0x3d
 8006102:	2201      	movs	r2, #1
 8006104:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	015a      	lsls	r2, r3, #5
 800610a:	693b      	ldr	r3, [r7, #16]
 800610c:	4413      	add	r3, r2
 800610e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006112:	68db      	ldr	r3, [r3, #12]
 8006114:	68fa      	ldr	r2, [r7, #12]
 8006116:	0151      	lsls	r1, r2, #5
 8006118:	693a      	ldr	r2, [r7, #16]
 800611a:	440a      	add	r2, r1
 800611c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006120:	f043 0302 	orr.w	r3, r3, #2
 8006124:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	68fa      	ldr	r2, [r7, #12]
 800612c:	b2d2      	uxtb	r2, r2
 800612e:	4611      	mov	r1, r2
 8006130:	4618      	mov	r0, r3
 8006132:	f005 f86e 	bl	800b212 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	015a      	lsls	r2, r3, #5
 800613a:	693b      	ldr	r3, [r7, #16]
 800613c:	4413      	add	r3, r2
 800613e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006142:	461a      	mov	r2, r3
 8006144:	2310      	movs	r3, #16
 8006146:	6093      	str	r3, [r2, #8]
}
 8006148:	e19e      	b.n	8006488 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	015a      	lsls	r2, r3, #5
 800614e:	693b      	ldr	r3, [r7, #16]
 8006150:	4413      	add	r3, r2
 8006152:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006156:	689b      	ldr	r3, [r3, #8]
 8006158:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800615c:	2b80      	cmp	r3, #128	; 0x80
 800615e:	d12b      	bne.n	80061b8 <HCD_HC_OUT_IRQHandler+0x412>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	015a      	lsls	r2, r3, #5
 8006164:	693b      	ldr	r3, [r7, #16]
 8006166:	4413      	add	r3, r2
 8006168:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800616c:	68db      	ldr	r3, [r3, #12]
 800616e:	68fa      	ldr	r2, [r7, #12]
 8006170:	0151      	lsls	r1, r2, #5
 8006172:	693a      	ldr	r2, [r7, #16]
 8006174:	440a      	add	r2, r1
 8006176:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800617a:	f043 0302 	orr.w	r3, r3, #2
 800617e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	68fa      	ldr	r2, [r7, #12]
 8006186:	b2d2      	uxtb	r2, r2
 8006188:	4611      	mov	r1, r2
 800618a:	4618      	mov	r0, r3
 800618c:	f005 f841 	bl	800b212 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8006190:	6879      	ldr	r1, [r7, #4]
 8006192:	68fa      	ldr	r2, [r7, #12]
 8006194:	4613      	mov	r3, r2
 8006196:	009b      	lsls	r3, r3, #2
 8006198:	4413      	add	r3, r2
 800619a:	00db      	lsls	r3, r3, #3
 800619c:	440b      	add	r3, r1
 800619e:	335d      	adds	r3, #93	; 0x5d
 80061a0:	2206      	movs	r2, #6
 80061a2:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	015a      	lsls	r2, r3, #5
 80061a8:	693b      	ldr	r3, [r7, #16]
 80061aa:	4413      	add	r3, r2
 80061ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061b0:	461a      	mov	r2, r3
 80061b2:	2380      	movs	r3, #128	; 0x80
 80061b4:	6093      	str	r3, [r2, #8]
}
 80061b6:	e167      	b.n	8006488 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	015a      	lsls	r2, r3, #5
 80061bc:	693b      	ldr	r3, [r7, #16]
 80061be:	4413      	add	r3, r2
 80061c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061c4:	689b      	ldr	r3, [r3, #8]
 80061c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80061ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061ce:	d135      	bne.n	800623c <HCD_HC_OUT_IRQHandler+0x496>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	015a      	lsls	r2, r3, #5
 80061d4:	693b      	ldr	r3, [r7, #16]
 80061d6:	4413      	add	r3, r2
 80061d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061dc:	68db      	ldr	r3, [r3, #12]
 80061de:	68fa      	ldr	r2, [r7, #12]
 80061e0:	0151      	lsls	r1, r2, #5
 80061e2:	693a      	ldr	r2, [r7, #16]
 80061e4:	440a      	add	r2, r1
 80061e6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80061ea:	f043 0302 	orr.w	r3, r3, #2
 80061ee:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	68fa      	ldr	r2, [r7, #12]
 80061f6:	b2d2      	uxtb	r2, r2
 80061f8:	4611      	mov	r1, r2
 80061fa:	4618      	mov	r0, r3
 80061fc:	f005 f809 	bl	800b212 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	015a      	lsls	r2, r3, #5
 8006204:	693b      	ldr	r3, [r7, #16]
 8006206:	4413      	add	r3, r2
 8006208:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800620c:	461a      	mov	r2, r3
 800620e:	2310      	movs	r3, #16
 8006210:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	015a      	lsls	r2, r3, #5
 8006216:	693b      	ldr	r3, [r7, #16]
 8006218:	4413      	add	r3, r2
 800621a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800621e:	461a      	mov	r2, r3
 8006220:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006224:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8006226:	6879      	ldr	r1, [r7, #4]
 8006228:	68fa      	ldr	r2, [r7, #12]
 800622a:	4613      	mov	r3, r2
 800622c:	009b      	lsls	r3, r3, #2
 800622e:	4413      	add	r3, r2
 8006230:	00db      	lsls	r3, r3, #3
 8006232:	440b      	add	r3, r1
 8006234:	335d      	adds	r3, #93	; 0x5d
 8006236:	2208      	movs	r2, #8
 8006238:	701a      	strb	r2, [r3, #0]
}
 800623a:	e125      	b.n	8006488 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	015a      	lsls	r2, r3, #5
 8006240:	693b      	ldr	r3, [r7, #16]
 8006242:	4413      	add	r3, r2
 8006244:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006248:	689b      	ldr	r3, [r3, #8]
 800624a:	f003 0302 	and.w	r3, r3, #2
 800624e:	2b02      	cmp	r3, #2
 8006250:	f040 811a 	bne.w	8006488 <HCD_HC_OUT_IRQHandler+0x6e2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	015a      	lsls	r2, r3, #5
 8006258:	693b      	ldr	r3, [r7, #16]
 800625a:	4413      	add	r3, r2
 800625c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006260:	68db      	ldr	r3, [r3, #12]
 8006262:	68fa      	ldr	r2, [r7, #12]
 8006264:	0151      	lsls	r1, r2, #5
 8006266:	693a      	ldr	r2, [r7, #16]
 8006268:	440a      	add	r2, r1
 800626a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800626e:	f023 0302 	bic.w	r3, r3, #2
 8006272:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8006274:	6879      	ldr	r1, [r7, #4]
 8006276:	68fa      	ldr	r2, [r7, #12]
 8006278:	4613      	mov	r3, r2
 800627a:	009b      	lsls	r3, r3, #2
 800627c:	4413      	add	r3, r2
 800627e:	00db      	lsls	r3, r3, #3
 8006280:	440b      	add	r3, r1
 8006282:	335d      	adds	r3, #93	; 0x5d
 8006284:	781b      	ldrb	r3, [r3, #0]
 8006286:	2b01      	cmp	r3, #1
 8006288:	d137      	bne.n	80062fa <HCD_HC_OUT_IRQHandler+0x554>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 800628a:	6879      	ldr	r1, [r7, #4]
 800628c:	68fa      	ldr	r2, [r7, #12]
 800628e:	4613      	mov	r3, r2
 8006290:	009b      	lsls	r3, r3, #2
 8006292:	4413      	add	r3, r2
 8006294:	00db      	lsls	r3, r3, #3
 8006296:	440b      	add	r3, r1
 8006298:	335c      	adds	r3, #92	; 0x5c
 800629a:	2201      	movs	r2, #1
 800629c:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800629e:	6879      	ldr	r1, [r7, #4]
 80062a0:	68fa      	ldr	r2, [r7, #12]
 80062a2:	4613      	mov	r3, r2
 80062a4:	009b      	lsls	r3, r3, #2
 80062a6:	4413      	add	r3, r2
 80062a8:	00db      	lsls	r3, r3, #3
 80062aa:	440b      	add	r3, r1
 80062ac:	333f      	adds	r3, #63	; 0x3f
 80062ae:	781b      	ldrb	r3, [r3, #0]
 80062b0:	2b02      	cmp	r3, #2
 80062b2:	d00b      	beq.n	80062cc <HCD_HC_OUT_IRQHandler+0x526>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 80062b4:	6879      	ldr	r1, [r7, #4]
 80062b6:	68fa      	ldr	r2, [r7, #12]
 80062b8:	4613      	mov	r3, r2
 80062ba:	009b      	lsls	r3, r3, #2
 80062bc:	4413      	add	r3, r2
 80062be:	00db      	lsls	r3, r3, #3
 80062c0:	440b      	add	r3, r1
 80062c2:	333f      	adds	r3, #63	; 0x3f
 80062c4:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80062c6:	2b03      	cmp	r3, #3
 80062c8:	f040 80c5 	bne.w	8006456 <HCD_HC_OUT_IRQHandler+0x6b0>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 80062cc:	6879      	ldr	r1, [r7, #4]
 80062ce:	68fa      	ldr	r2, [r7, #12]
 80062d0:	4613      	mov	r3, r2
 80062d2:	009b      	lsls	r3, r3, #2
 80062d4:	4413      	add	r3, r2
 80062d6:	00db      	lsls	r3, r3, #3
 80062d8:	440b      	add	r3, r1
 80062da:	3351      	adds	r3, #81	; 0x51
 80062dc:	781b      	ldrb	r3, [r3, #0]
 80062de:	f083 0301 	eor.w	r3, r3, #1
 80062e2:	b2d8      	uxtb	r0, r3
 80062e4:	6879      	ldr	r1, [r7, #4]
 80062e6:	68fa      	ldr	r2, [r7, #12]
 80062e8:	4613      	mov	r3, r2
 80062ea:	009b      	lsls	r3, r3, #2
 80062ec:	4413      	add	r3, r2
 80062ee:	00db      	lsls	r3, r3, #3
 80062f0:	440b      	add	r3, r1
 80062f2:	3351      	adds	r3, #81	; 0x51
 80062f4:	4602      	mov	r2, r0
 80062f6:	701a      	strb	r2, [r3, #0]
 80062f8:	e0ad      	b.n	8006456 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80062fa:	6879      	ldr	r1, [r7, #4]
 80062fc:	68fa      	ldr	r2, [r7, #12]
 80062fe:	4613      	mov	r3, r2
 8006300:	009b      	lsls	r3, r3, #2
 8006302:	4413      	add	r3, r2
 8006304:	00db      	lsls	r3, r3, #3
 8006306:	440b      	add	r3, r1
 8006308:	335d      	adds	r3, #93	; 0x5d
 800630a:	781b      	ldrb	r3, [r3, #0]
 800630c:	2b03      	cmp	r3, #3
 800630e:	d10a      	bne.n	8006326 <HCD_HC_OUT_IRQHandler+0x580>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8006310:	6879      	ldr	r1, [r7, #4]
 8006312:	68fa      	ldr	r2, [r7, #12]
 8006314:	4613      	mov	r3, r2
 8006316:	009b      	lsls	r3, r3, #2
 8006318:	4413      	add	r3, r2
 800631a:	00db      	lsls	r3, r3, #3
 800631c:	440b      	add	r3, r1
 800631e:	335c      	adds	r3, #92	; 0x5c
 8006320:	2202      	movs	r2, #2
 8006322:	701a      	strb	r2, [r3, #0]
 8006324:	e097      	b.n	8006456 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8006326:	6879      	ldr	r1, [r7, #4]
 8006328:	68fa      	ldr	r2, [r7, #12]
 800632a:	4613      	mov	r3, r2
 800632c:	009b      	lsls	r3, r3, #2
 800632e:	4413      	add	r3, r2
 8006330:	00db      	lsls	r3, r3, #3
 8006332:	440b      	add	r3, r1
 8006334:	335d      	adds	r3, #93	; 0x5d
 8006336:	781b      	ldrb	r3, [r3, #0]
 8006338:	2b04      	cmp	r3, #4
 800633a:	d10a      	bne.n	8006352 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800633c:	6879      	ldr	r1, [r7, #4]
 800633e:	68fa      	ldr	r2, [r7, #12]
 8006340:	4613      	mov	r3, r2
 8006342:	009b      	lsls	r3, r3, #2
 8006344:	4413      	add	r3, r2
 8006346:	00db      	lsls	r3, r3, #3
 8006348:	440b      	add	r3, r1
 800634a:	335c      	adds	r3, #92	; 0x5c
 800634c:	2202      	movs	r2, #2
 800634e:	701a      	strb	r2, [r3, #0]
 8006350:	e081      	b.n	8006456 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8006352:	6879      	ldr	r1, [r7, #4]
 8006354:	68fa      	ldr	r2, [r7, #12]
 8006356:	4613      	mov	r3, r2
 8006358:	009b      	lsls	r3, r3, #2
 800635a:	4413      	add	r3, r2
 800635c:	00db      	lsls	r3, r3, #3
 800635e:	440b      	add	r3, r1
 8006360:	335d      	adds	r3, #93	; 0x5d
 8006362:	781b      	ldrb	r3, [r3, #0]
 8006364:	2b05      	cmp	r3, #5
 8006366:	d10a      	bne.n	800637e <HCD_HC_OUT_IRQHandler+0x5d8>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8006368:	6879      	ldr	r1, [r7, #4]
 800636a:	68fa      	ldr	r2, [r7, #12]
 800636c:	4613      	mov	r3, r2
 800636e:	009b      	lsls	r3, r3, #2
 8006370:	4413      	add	r3, r2
 8006372:	00db      	lsls	r3, r3, #3
 8006374:	440b      	add	r3, r1
 8006376:	335c      	adds	r3, #92	; 0x5c
 8006378:	2205      	movs	r2, #5
 800637a:	701a      	strb	r2, [r3, #0]
 800637c:	e06b      	b.n	8006456 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800637e:	6879      	ldr	r1, [r7, #4]
 8006380:	68fa      	ldr	r2, [r7, #12]
 8006382:	4613      	mov	r3, r2
 8006384:	009b      	lsls	r3, r3, #2
 8006386:	4413      	add	r3, r2
 8006388:	00db      	lsls	r3, r3, #3
 800638a:	440b      	add	r3, r1
 800638c:	335d      	adds	r3, #93	; 0x5d
 800638e:	781b      	ldrb	r3, [r3, #0]
 8006390:	2b06      	cmp	r3, #6
 8006392:	d00a      	beq.n	80063aa <HCD_HC_OUT_IRQHandler+0x604>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8006394:	6879      	ldr	r1, [r7, #4]
 8006396:	68fa      	ldr	r2, [r7, #12]
 8006398:	4613      	mov	r3, r2
 800639a:	009b      	lsls	r3, r3, #2
 800639c:	4413      	add	r3, r2
 800639e:	00db      	lsls	r3, r3, #3
 80063a0:	440b      	add	r3, r1
 80063a2:	335d      	adds	r3, #93	; 0x5d
 80063a4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80063a6:	2b08      	cmp	r3, #8
 80063a8:	d155      	bne.n	8006456 <HCD_HC_OUT_IRQHandler+0x6b0>
      hhcd->hc[ch_num].ErrCnt++;
 80063aa:	6879      	ldr	r1, [r7, #4]
 80063ac:	68fa      	ldr	r2, [r7, #12]
 80063ae:	4613      	mov	r3, r2
 80063b0:	009b      	lsls	r3, r3, #2
 80063b2:	4413      	add	r3, r2
 80063b4:	00db      	lsls	r3, r3, #3
 80063b6:	440b      	add	r3, r1
 80063b8:	3358      	adds	r3, #88	; 0x58
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	1c59      	adds	r1, r3, #1
 80063be:	6878      	ldr	r0, [r7, #4]
 80063c0:	68fa      	ldr	r2, [r7, #12]
 80063c2:	4613      	mov	r3, r2
 80063c4:	009b      	lsls	r3, r3, #2
 80063c6:	4413      	add	r3, r2
 80063c8:	00db      	lsls	r3, r3, #3
 80063ca:	4403      	add	r3, r0
 80063cc:	3358      	adds	r3, #88	; 0x58
 80063ce:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 80063d0:	6879      	ldr	r1, [r7, #4]
 80063d2:	68fa      	ldr	r2, [r7, #12]
 80063d4:	4613      	mov	r3, r2
 80063d6:	009b      	lsls	r3, r3, #2
 80063d8:	4413      	add	r3, r2
 80063da:	00db      	lsls	r3, r3, #3
 80063dc:	440b      	add	r3, r1
 80063de:	3358      	adds	r3, #88	; 0x58
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	2b03      	cmp	r3, #3
 80063e4:	d914      	bls.n	8006410 <HCD_HC_OUT_IRQHandler+0x66a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80063e6:	6879      	ldr	r1, [r7, #4]
 80063e8:	68fa      	ldr	r2, [r7, #12]
 80063ea:	4613      	mov	r3, r2
 80063ec:	009b      	lsls	r3, r3, #2
 80063ee:	4413      	add	r3, r2
 80063f0:	00db      	lsls	r3, r3, #3
 80063f2:	440b      	add	r3, r1
 80063f4:	3358      	adds	r3, #88	; 0x58
 80063f6:	2200      	movs	r2, #0
 80063f8:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80063fa:	6879      	ldr	r1, [r7, #4]
 80063fc:	68fa      	ldr	r2, [r7, #12]
 80063fe:	4613      	mov	r3, r2
 8006400:	009b      	lsls	r3, r3, #2
 8006402:	4413      	add	r3, r2
 8006404:	00db      	lsls	r3, r3, #3
 8006406:	440b      	add	r3, r1
 8006408:	335c      	adds	r3, #92	; 0x5c
 800640a:	2204      	movs	r2, #4
 800640c:	701a      	strb	r2, [r3, #0]
 800640e:	e009      	b.n	8006424 <HCD_HC_OUT_IRQHandler+0x67e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8006410:	6879      	ldr	r1, [r7, #4]
 8006412:	68fa      	ldr	r2, [r7, #12]
 8006414:	4613      	mov	r3, r2
 8006416:	009b      	lsls	r3, r3, #2
 8006418:	4413      	add	r3, r2
 800641a:	00db      	lsls	r3, r3, #3
 800641c:	440b      	add	r3, r1
 800641e:	335c      	adds	r3, #92	; 0x5c
 8006420:	2202      	movs	r2, #2
 8006422:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	015a      	lsls	r2, r3, #5
 8006428:	693b      	ldr	r3, [r7, #16]
 800642a:	4413      	add	r3, r2
 800642c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006434:	68bb      	ldr	r3, [r7, #8]
 8006436:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800643a:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 800643c:	68bb      	ldr	r3, [r7, #8]
 800643e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006442:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	015a      	lsls	r2, r3, #5
 8006448:	693b      	ldr	r3, [r7, #16]
 800644a:	4413      	add	r3, r2
 800644c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006450:	461a      	mov	r2, r3
 8006452:	68bb      	ldr	r3, [r7, #8]
 8006454:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	015a      	lsls	r2, r3, #5
 800645a:	693b      	ldr	r3, [r7, #16]
 800645c:	4413      	add	r3, r2
 800645e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006462:	461a      	mov	r2, r3
 8006464:	2302      	movs	r3, #2
 8006466:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	b2d8      	uxtb	r0, r3
 800646c:	6879      	ldr	r1, [r7, #4]
 800646e:	68fa      	ldr	r2, [r7, #12]
 8006470:	4613      	mov	r3, r2
 8006472:	009b      	lsls	r3, r3, #2
 8006474:	4413      	add	r3, r2
 8006476:	00db      	lsls	r3, r3, #3
 8006478:	440b      	add	r3, r1
 800647a:	335c      	adds	r3, #92	; 0x5c
 800647c:	781b      	ldrb	r3, [r3, #0]
 800647e:	461a      	mov	r2, r3
 8006480:	4601      	mov	r1, r0
 8006482:	6878      	ldr	r0, [r7, #4]
 8006484:	f00a f9c2 	bl	801080c <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8006488:	bf00      	nop
 800648a:	3718      	adds	r7, #24
 800648c:	46bd      	mov	sp, r7
 800648e:	bd80      	pop	{r7, pc}

08006490 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8006490:	b580      	push	{r7, lr}
 8006492:	b08a      	sub	sp, #40	; 0x28
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 800649e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064a0:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	6a1b      	ldr	r3, [r3, #32]
 80064a8:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 80064aa:	69fb      	ldr	r3, [r7, #28]
 80064ac:	f003 030f 	and.w	r3, r3, #15
 80064b0:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80064b2:	69fb      	ldr	r3, [r7, #28]
 80064b4:	0c5b      	lsrs	r3, r3, #17
 80064b6:	f003 030f 	and.w	r3, r3, #15
 80064ba:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80064bc:	69fb      	ldr	r3, [r7, #28]
 80064be:	091b      	lsrs	r3, r3, #4
 80064c0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80064c4:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80064c6:	697b      	ldr	r3, [r7, #20]
 80064c8:	2b02      	cmp	r3, #2
 80064ca:	d003      	beq.n	80064d4 <HCD_RXQLVL_IRQHandler+0x44>
 80064cc:	2b05      	cmp	r3, #5
 80064ce:	f000 8082 	beq.w	80065d6 <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80064d2:	e083      	b.n	80065dc <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 80064d4:	693b      	ldr	r3, [r7, #16]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d07f      	beq.n	80065da <HCD_RXQLVL_IRQHandler+0x14a>
 80064da:	6879      	ldr	r1, [r7, #4]
 80064dc:	69ba      	ldr	r2, [r7, #24]
 80064de:	4613      	mov	r3, r2
 80064e0:	009b      	lsls	r3, r3, #2
 80064e2:	4413      	add	r3, r2
 80064e4:	00db      	lsls	r3, r3, #3
 80064e6:	440b      	add	r3, r1
 80064e8:	3344      	adds	r3, #68	; 0x44
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d074      	beq.n	80065da <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6818      	ldr	r0, [r3, #0]
 80064f4:	6879      	ldr	r1, [r7, #4]
 80064f6:	69ba      	ldr	r2, [r7, #24]
 80064f8:	4613      	mov	r3, r2
 80064fa:	009b      	lsls	r3, r3, #2
 80064fc:	4413      	add	r3, r2
 80064fe:	00db      	lsls	r3, r3, #3
 8006500:	440b      	add	r3, r1
 8006502:	3344      	adds	r3, #68	; 0x44
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	693a      	ldr	r2, [r7, #16]
 8006508:	b292      	uxth	r2, r2
 800650a:	4619      	mov	r1, r3
 800650c:	f004 fa25 	bl	800a95a <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 8006510:	6879      	ldr	r1, [r7, #4]
 8006512:	69ba      	ldr	r2, [r7, #24]
 8006514:	4613      	mov	r3, r2
 8006516:	009b      	lsls	r3, r3, #2
 8006518:	4413      	add	r3, r2
 800651a:	00db      	lsls	r3, r3, #3
 800651c:	440b      	add	r3, r1
 800651e:	3344      	adds	r3, #68	; 0x44
 8006520:	681a      	ldr	r2, [r3, #0]
 8006522:	693b      	ldr	r3, [r7, #16]
 8006524:	18d1      	adds	r1, r2, r3
 8006526:	6878      	ldr	r0, [r7, #4]
 8006528:	69ba      	ldr	r2, [r7, #24]
 800652a:	4613      	mov	r3, r2
 800652c:	009b      	lsls	r3, r3, #2
 800652e:	4413      	add	r3, r2
 8006530:	00db      	lsls	r3, r3, #3
 8006532:	4403      	add	r3, r0
 8006534:	3344      	adds	r3, #68	; 0x44
 8006536:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 8006538:	6879      	ldr	r1, [r7, #4]
 800653a:	69ba      	ldr	r2, [r7, #24]
 800653c:	4613      	mov	r3, r2
 800653e:	009b      	lsls	r3, r3, #2
 8006540:	4413      	add	r3, r2
 8006542:	00db      	lsls	r3, r3, #3
 8006544:	440b      	add	r3, r1
 8006546:	334c      	adds	r3, #76	; 0x4c
 8006548:	681a      	ldr	r2, [r3, #0]
 800654a:	693b      	ldr	r3, [r7, #16]
 800654c:	18d1      	adds	r1, r2, r3
 800654e:	6878      	ldr	r0, [r7, #4]
 8006550:	69ba      	ldr	r2, [r7, #24]
 8006552:	4613      	mov	r3, r2
 8006554:	009b      	lsls	r3, r3, #2
 8006556:	4413      	add	r3, r2
 8006558:	00db      	lsls	r3, r3, #3
 800655a:	4403      	add	r3, r0
 800655c:	334c      	adds	r3, #76	; 0x4c
 800655e:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 8006560:	69bb      	ldr	r3, [r7, #24]
 8006562:	015a      	lsls	r2, r3, #5
 8006564:	6a3b      	ldr	r3, [r7, #32]
 8006566:	4413      	add	r3, r2
 8006568:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800656c:	691a      	ldr	r2, [r3, #16]
 800656e:	4b1d      	ldr	r3, [pc, #116]	; (80065e4 <HCD_RXQLVL_IRQHandler+0x154>)
 8006570:	4013      	ands	r3, r2
 8006572:	2b00      	cmp	r3, #0
 8006574:	d031      	beq.n	80065da <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006576:	69bb      	ldr	r3, [r7, #24]
 8006578:	015a      	lsls	r2, r3, #5
 800657a:	6a3b      	ldr	r3, [r7, #32]
 800657c:	4413      	add	r3, r2
 800657e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800658c:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006594:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006596:	69bb      	ldr	r3, [r7, #24]
 8006598:	015a      	lsls	r2, r3, #5
 800659a:	6a3b      	ldr	r3, [r7, #32]
 800659c:	4413      	add	r3, r2
 800659e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065a2:	461a      	mov	r2, r3
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 80065a8:	6879      	ldr	r1, [r7, #4]
 80065aa:	69ba      	ldr	r2, [r7, #24]
 80065ac:	4613      	mov	r3, r2
 80065ae:	009b      	lsls	r3, r3, #2
 80065b0:	4413      	add	r3, r2
 80065b2:	00db      	lsls	r3, r3, #3
 80065b4:	440b      	add	r3, r1
 80065b6:	3350      	adds	r3, #80	; 0x50
 80065b8:	781b      	ldrb	r3, [r3, #0]
 80065ba:	f083 0301 	eor.w	r3, r3, #1
 80065be:	b2d8      	uxtb	r0, r3
 80065c0:	6879      	ldr	r1, [r7, #4]
 80065c2:	69ba      	ldr	r2, [r7, #24]
 80065c4:	4613      	mov	r3, r2
 80065c6:	009b      	lsls	r3, r3, #2
 80065c8:	4413      	add	r3, r2
 80065ca:	00db      	lsls	r3, r3, #3
 80065cc:	440b      	add	r3, r1
 80065ce:	3350      	adds	r3, #80	; 0x50
 80065d0:	4602      	mov	r2, r0
 80065d2:	701a      	strb	r2, [r3, #0]
      break;
 80065d4:	e001      	b.n	80065da <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 80065d6:	bf00      	nop
 80065d8:	e000      	b.n	80065dc <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 80065da:	bf00      	nop
  }
}
 80065dc:	bf00      	nop
 80065de:	3728      	adds	r7, #40	; 0x28
 80065e0:	46bd      	mov	sp, r7
 80065e2:	bd80      	pop	{r7, pc}
 80065e4:	1ff80000 	.word	0x1ff80000

080065e8 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80065e8:	b580      	push	{r7, lr}
 80065ea:	b086      	sub	sp, #24
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065f6:	697b      	ldr	r3, [r7, #20]
 80065f8:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80065fa:	693b      	ldr	r3, [r7, #16]
 80065fc:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8006604:	693b      	ldr	r3, [r7, #16]
 8006606:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800660e:	68bb      	ldr	r3, [r7, #8]
 8006610:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8006614:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	f003 0302 	and.w	r3, r3, #2
 800661c:	2b02      	cmp	r3, #2
 800661e:	d10b      	bne.n	8006638 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	f003 0301 	and.w	r3, r3, #1
 8006626:	2b01      	cmp	r3, #1
 8006628:	d102      	bne.n	8006630 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800662a:	6878      	ldr	r0, [r7, #4]
 800662c:	f00a f8d2 	bl	80107d4 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8006630:	68bb      	ldr	r3, [r7, #8]
 8006632:	f043 0302 	orr.w	r3, r3, #2
 8006636:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	f003 0308 	and.w	r3, r3, #8
 800663e:	2b08      	cmp	r3, #8
 8006640:	d132      	bne.n	80066a8 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8006642:	68bb      	ldr	r3, [r7, #8]
 8006644:	f043 0308 	orr.w	r3, r3, #8
 8006648:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	f003 0304 	and.w	r3, r3, #4
 8006650:	2b04      	cmp	r3, #4
 8006652:	d126      	bne.n	80066a2 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	699b      	ldr	r3, [r3, #24]
 8006658:	2b02      	cmp	r3, #2
 800665a:	d113      	bne.n	8006684 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8006662:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006666:	d106      	bne.n	8006676 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	2102      	movs	r1, #2
 800666e:	4618      	mov	r0, r3
 8006670:	f004 faa8 	bl	800abc4 <USB_InitFSLSPClkSel>
 8006674:	e011      	b.n	800669a <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	2101      	movs	r1, #1
 800667c:	4618      	mov	r0, r3
 800667e:	f004 faa1 	bl	800abc4 <USB_InitFSLSPClkSel>
 8006682:	e00a      	b.n	800669a <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	68db      	ldr	r3, [r3, #12]
 8006688:	2b01      	cmp	r3, #1
 800668a:	d106      	bne.n	800669a <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 800668c:	693b      	ldr	r3, [r7, #16]
 800668e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006692:	461a      	mov	r2, r3
 8006694:	f64e 2360 	movw	r3, #60000	; 0xea60
 8006698:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800669a:	6878      	ldr	r0, [r7, #4]
 800669c:	f00a f8c8 	bl	8010830 <HAL_HCD_PortEnabled_Callback>
 80066a0:	e002      	b.n	80066a8 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80066a2:	6878      	ldr	r0, [r7, #4]
 80066a4:	f00a f8d2 	bl	801084c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	f003 0320 	and.w	r3, r3, #32
 80066ae:	2b20      	cmp	r3, #32
 80066b0:	d103      	bne.n	80066ba <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80066b2:	68bb      	ldr	r3, [r7, #8]
 80066b4:	f043 0320 	orr.w	r3, r3, #32
 80066b8:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80066ba:	693b      	ldr	r3, [r7, #16]
 80066bc:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80066c0:	461a      	mov	r2, r3
 80066c2:	68bb      	ldr	r3, [r7, #8]
 80066c4:	6013      	str	r3, [r2, #0]
}
 80066c6:	bf00      	nop
 80066c8:	3718      	adds	r7, #24
 80066ca:	46bd      	mov	sp, r7
 80066cc:	bd80      	pop	{r7, pc}
	...

080066d0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b084      	sub	sp, #16
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d101      	bne.n	80066e2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80066de:	2301      	movs	r3, #1
 80066e0:	e11f      	b.n	8006922 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066e8:	b2db      	uxtb	r3, r3
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d106      	bne.n	80066fc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2200      	movs	r2, #0
 80066f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80066f6:	6878      	ldr	r0, [r7, #4]
 80066f8:	f7fb fb68 	bl	8001dcc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2224      	movs	r2, #36	; 0x24
 8006700:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	681a      	ldr	r2, [r3, #0]
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f022 0201 	bic.w	r2, r2, #1
 8006712:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	681a      	ldr	r2, [r3, #0]
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006722:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	681a      	ldr	r2, [r3, #0]
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006732:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006734:	f001 f80e 	bl	8007754 <HAL_RCC_GetPCLK1Freq>
 8006738:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	685b      	ldr	r3, [r3, #4]
 800673e:	4a7b      	ldr	r2, [pc, #492]	; (800692c <HAL_I2C_Init+0x25c>)
 8006740:	4293      	cmp	r3, r2
 8006742:	d807      	bhi.n	8006754 <HAL_I2C_Init+0x84>
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	4a7a      	ldr	r2, [pc, #488]	; (8006930 <HAL_I2C_Init+0x260>)
 8006748:	4293      	cmp	r3, r2
 800674a:	bf94      	ite	ls
 800674c:	2301      	movls	r3, #1
 800674e:	2300      	movhi	r3, #0
 8006750:	b2db      	uxtb	r3, r3
 8006752:	e006      	b.n	8006762 <HAL_I2C_Init+0x92>
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	4a77      	ldr	r2, [pc, #476]	; (8006934 <HAL_I2C_Init+0x264>)
 8006758:	4293      	cmp	r3, r2
 800675a:	bf94      	ite	ls
 800675c:	2301      	movls	r3, #1
 800675e:	2300      	movhi	r3, #0
 8006760:	b2db      	uxtb	r3, r3
 8006762:	2b00      	cmp	r3, #0
 8006764:	d001      	beq.n	800676a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006766:	2301      	movs	r3, #1
 8006768:	e0db      	b.n	8006922 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	4a72      	ldr	r2, [pc, #456]	; (8006938 <HAL_I2C_Init+0x268>)
 800676e:	fba2 2303 	umull	r2, r3, r2, r3
 8006772:	0c9b      	lsrs	r3, r3, #18
 8006774:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	685b      	ldr	r3, [r3, #4]
 800677c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	68ba      	ldr	r2, [r7, #8]
 8006786:	430a      	orrs	r2, r1
 8006788:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	6a1b      	ldr	r3, [r3, #32]
 8006790:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	685b      	ldr	r3, [r3, #4]
 8006798:	4a64      	ldr	r2, [pc, #400]	; (800692c <HAL_I2C_Init+0x25c>)
 800679a:	4293      	cmp	r3, r2
 800679c:	d802      	bhi.n	80067a4 <HAL_I2C_Init+0xd4>
 800679e:	68bb      	ldr	r3, [r7, #8]
 80067a0:	3301      	adds	r3, #1
 80067a2:	e009      	b.n	80067b8 <HAL_I2C_Init+0xe8>
 80067a4:	68bb      	ldr	r3, [r7, #8]
 80067a6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80067aa:	fb02 f303 	mul.w	r3, r2, r3
 80067ae:	4a63      	ldr	r2, [pc, #396]	; (800693c <HAL_I2C_Init+0x26c>)
 80067b0:	fba2 2303 	umull	r2, r3, r2, r3
 80067b4:	099b      	lsrs	r3, r3, #6
 80067b6:	3301      	adds	r3, #1
 80067b8:	687a      	ldr	r2, [r7, #4]
 80067ba:	6812      	ldr	r2, [r2, #0]
 80067bc:	430b      	orrs	r3, r1
 80067be:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	69db      	ldr	r3, [r3, #28]
 80067c6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80067ca:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	685b      	ldr	r3, [r3, #4]
 80067d2:	4956      	ldr	r1, [pc, #344]	; (800692c <HAL_I2C_Init+0x25c>)
 80067d4:	428b      	cmp	r3, r1
 80067d6:	d80d      	bhi.n	80067f4 <HAL_I2C_Init+0x124>
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	1e59      	subs	r1, r3, #1
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	685b      	ldr	r3, [r3, #4]
 80067e0:	005b      	lsls	r3, r3, #1
 80067e2:	fbb1 f3f3 	udiv	r3, r1, r3
 80067e6:	3301      	adds	r3, #1
 80067e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80067ec:	2b04      	cmp	r3, #4
 80067ee:	bf38      	it	cc
 80067f0:	2304      	movcc	r3, #4
 80067f2:	e04f      	b.n	8006894 <HAL_I2C_Init+0x1c4>
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	689b      	ldr	r3, [r3, #8]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d111      	bne.n	8006820 <HAL_I2C_Init+0x150>
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	1e58      	subs	r0, r3, #1
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	6859      	ldr	r1, [r3, #4]
 8006804:	460b      	mov	r3, r1
 8006806:	005b      	lsls	r3, r3, #1
 8006808:	440b      	add	r3, r1
 800680a:	fbb0 f3f3 	udiv	r3, r0, r3
 800680e:	3301      	adds	r3, #1
 8006810:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006814:	2b00      	cmp	r3, #0
 8006816:	bf0c      	ite	eq
 8006818:	2301      	moveq	r3, #1
 800681a:	2300      	movne	r3, #0
 800681c:	b2db      	uxtb	r3, r3
 800681e:	e012      	b.n	8006846 <HAL_I2C_Init+0x176>
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	1e58      	subs	r0, r3, #1
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	6859      	ldr	r1, [r3, #4]
 8006828:	460b      	mov	r3, r1
 800682a:	009b      	lsls	r3, r3, #2
 800682c:	440b      	add	r3, r1
 800682e:	0099      	lsls	r1, r3, #2
 8006830:	440b      	add	r3, r1
 8006832:	fbb0 f3f3 	udiv	r3, r0, r3
 8006836:	3301      	adds	r3, #1
 8006838:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800683c:	2b00      	cmp	r3, #0
 800683e:	bf0c      	ite	eq
 8006840:	2301      	moveq	r3, #1
 8006842:	2300      	movne	r3, #0
 8006844:	b2db      	uxtb	r3, r3
 8006846:	2b00      	cmp	r3, #0
 8006848:	d001      	beq.n	800684e <HAL_I2C_Init+0x17e>
 800684a:	2301      	movs	r3, #1
 800684c:	e022      	b.n	8006894 <HAL_I2C_Init+0x1c4>
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	689b      	ldr	r3, [r3, #8]
 8006852:	2b00      	cmp	r3, #0
 8006854:	d10e      	bne.n	8006874 <HAL_I2C_Init+0x1a4>
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	1e58      	subs	r0, r3, #1
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	6859      	ldr	r1, [r3, #4]
 800685e:	460b      	mov	r3, r1
 8006860:	005b      	lsls	r3, r3, #1
 8006862:	440b      	add	r3, r1
 8006864:	fbb0 f3f3 	udiv	r3, r0, r3
 8006868:	3301      	adds	r3, #1
 800686a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800686e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006872:	e00f      	b.n	8006894 <HAL_I2C_Init+0x1c4>
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	1e58      	subs	r0, r3, #1
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6859      	ldr	r1, [r3, #4]
 800687c:	460b      	mov	r3, r1
 800687e:	009b      	lsls	r3, r3, #2
 8006880:	440b      	add	r3, r1
 8006882:	0099      	lsls	r1, r3, #2
 8006884:	440b      	add	r3, r1
 8006886:	fbb0 f3f3 	udiv	r3, r0, r3
 800688a:	3301      	adds	r3, #1
 800688c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006890:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006894:	6879      	ldr	r1, [r7, #4]
 8006896:	6809      	ldr	r1, [r1, #0]
 8006898:	4313      	orrs	r3, r2
 800689a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	69da      	ldr	r2, [r3, #28]
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	6a1b      	ldr	r3, [r3, #32]
 80068ae:	431a      	orrs	r2, r3
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	430a      	orrs	r2, r1
 80068b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	689b      	ldr	r3, [r3, #8]
 80068be:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80068c2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80068c6:	687a      	ldr	r2, [r7, #4]
 80068c8:	6911      	ldr	r1, [r2, #16]
 80068ca:	687a      	ldr	r2, [r7, #4]
 80068cc:	68d2      	ldr	r2, [r2, #12]
 80068ce:	4311      	orrs	r1, r2
 80068d0:	687a      	ldr	r2, [r7, #4]
 80068d2:	6812      	ldr	r2, [r2, #0]
 80068d4:	430b      	orrs	r3, r1
 80068d6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	68db      	ldr	r3, [r3, #12]
 80068de:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	695a      	ldr	r2, [r3, #20]
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	699b      	ldr	r3, [r3, #24]
 80068ea:	431a      	orrs	r2, r3
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	430a      	orrs	r2, r1
 80068f2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	681a      	ldr	r2, [r3, #0]
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	f042 0201 	orr.w	r2, r2, #1
 8006902:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	2200      	movs	r2, #0
 8006908:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	2220      	movs	r2, #32
 800690e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	2200      	movs	r2, #0
 8006916:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2200      	movs	r2, #0
 800691c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006920:	2300      	movs	r3, #0
}
 8006922:	4618      	mov	r0, r3
 8006924:	3710      	adds	r7, #16
 8006926:	46bd      	mov	sp, r7
 8006928:	bd80      	pop	{r7, pc}
 800692a:	bf00      	nop
 800692c:	000186a0 	.word	0x000186a0
 8006930:	001e847f 	.word	0x001e847f
 8006934:	003d08ff 	.word	0x003d08ff
 8006938:	431bde83 	.word	0x431bde83
 800693c:	10624dd3 	.word	0x10624dd3

08006940 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8006940:	b580      	push	{r7, lr}
 8006942:	b088      	sub	sp, #32
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2b00      	cmp	r3, #0
 800694c:	d101      	bne.n	8006952 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800694e:	2301      	movs	r3, #1
 8006950:	e154      	b.n	8006bfc <HAL_I2S_Init+0x2bc>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006958:	b2db      	uxtb	r3, r3
 800695a:	2b00      	cmp	r3, #0
 800695c:	d109      	bne.n	8006972 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	2200      	movs	r2, #0
 8006962:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	4a98      	ldr	r2, [pc, #608]	; (8006bcc <HAL_I2S_Init+0x28c>)
 800696a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800696c:	6878      	ldr	r0, [r7, #4]
 800696e:	f7fb fa75 	bl	8001e5c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2202      	movs	r2, #2
 8006976:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	69db      	ldr	r3, [r3, #28]
 8006980:	687a      	ldr	r2, [r7, #4]
 8006982:	6812      	ldr	r2, [r2, #0]
 8006984:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8006988:	f023 030f 	bic.w	r3, r3, #15
 800698c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	2202      	movs	r2, #2
 8006994:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	695b      	ldr	r3, [r3, #20]
 800699a:	2b02      	cmp	r3, #2
 800699c:	d06f      	beq.n	8006a7e <HAL_I2S_Init+0x13e>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	68db      	ldr	r3, [r3, #12]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d102      	bne.n	80069ac <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80069a6:	2310      	movs	r3, #16
 80069a8:	617b      	str	r3, [r7, #20]
 80069aa:	e001      	b.n	80069b0 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80069ac:	2320      	movs	r3, #32
 80069ae:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	689b      	ldr	r3, [r3, #8]
 80069b4:	2b20      	cmp	r3, #32
 80069b6:	d802      	bhi.n	80069be <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 80069b8:	697b      	ldr	r3, [r7, #20]
 80069ba:	005b      	lsls	r3, r3, #1
 80069bc:	617b      	str	r3, [r7, #20]
    }

    /* Get the source clock value **********************************************/
#if defined(I2S_APB1_APB2_FEATURE)
    if (IS_I2S_APB1_INSTANCE(hi2s->Instance))
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	4a83      	ldr	r2, [pc, #524]	; (8006bd0 <HAL_I2S_Init+0x290>)
 80069c4:	4293      	cmp	r3, r2
 80069c6:	d004      	beq.n	80069d2 <HAL_I2S_Init+0x92>
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	4a81      	ldr	r2, [pc, #516]	; (8006bd4 <HAL_I2S_Init+0x294>)
 80069ce:	4293      	cmp	r3, r2
 80069d0:	d104      	bne.n	80069dc <HAL_I2S_Init+0x9c>
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB1);
 80069d2:	2001      	movs	r0, #1
 80069d4:	f001 f9a4 	bl	8007d20 <HAL_RCCEx_GetPeriphCLKFreq>
 80069d8:	60f8      	str	r0, [r7, #12]
 80069da:	e003      	b.n	80069e4 <HAL_I2S_Init+0xa4>
    }
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
 80069dc:	2002      	movs	r0, #2
 80069de:	f001 f99f 	bl	8007d20 <HAL_RCCEx_GetPeriphCLKFreq>
 80069e2:	60f8      	str	r0, [r7, #12]
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	691b      	ldr	r3, [r3, #16]
 80069e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80069ec:	d125      	bne.n	8006a3a <HAL_I2S_Init+0xfa>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	68db      	ldr	r3, [r3, #12]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d010      	beq.n	8006a18 <HAL_I2S_Init+0xd8>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80069f6:	697b      	ldr	r3, [r7, #20]
 80069f8:	009b      	lsls	r3, r3, #2
 80069fa:	68fa      	ldr	r2, [r7, #12]
 80069fc:	fbb2 f2f3 	udiv	r2, r2, r3
 8006a00:	4613      	mov	r3, r2
 8006a02:	009b      	lsls	r3, r3, #2
 8006a04:	4413      	add	r3, r2
 8006a06:	005b      	lsls	r3, r3, #1
 8006a08:	461a      	mov	r2, r3
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	695b      	ldr	r3, [r3, #20]
 8006a0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a12:	3305      	adds	r3, #5
 8006a14:	613b      	str	r3, [r7, #16]
 8006a16:	e01f      	b.n	8006a58 <HAL_I2S_Init+0x118>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006a18:	697b      	ldr	r3, [r7, #20]
 8006a1a:	00db      	lsls	r3, r3, #3
 8006a1c:	68fa      	ldr	r2, [r7, #12]
 8006a1e:	fbb2 f2f3 	udiv	r2, r2, r3
 8006a22:	4613      	mov	r3, r2
 8006a24:	009b      	lsls	r3, r3, #2
 8006a26:	4413      	add	r3, r2
 8006a28:	005b      	lsls	r3, r3, #1
 8006a2a:	461a      	mov	r2, r3
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	695b      	ldr	r3, [r3, #20]
 8006a30:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a34:	3305      	adds	r3, #5
 8006a36:	613b      	str	r3, [r7, #16]
 8006a38:	e00e      	b.n	8006a58 <HAL_I2S_Init+0x118>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006a3a:	68fa      	ldr	r2, [r7, #12]
 8006a3c:	697b      	ldr	r3, [r7, #20]
 8006a3e:	fbb2 f2f3 	udiv	r2, r2, r3
 8006a42:	4613      	mov	r3, r2
 8006a44:	009b      	lsls	r3, r3, #2
 8006a46:	4413      	add	r3, r2
 8006a48:	005b      	lsls	r3, r3, #1
 8006a4a:	461a      	mov	r2, r3
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	695b      	ldr	r3, [r3, #20]
 8006a50:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a54:	3305      	adds	r3, #5
 8006a56:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8006a58:	693b      	ldr	r3, [r7, #16]
 8006a5a:	4a5f      	ldr	r2, [pc, #380]	; (8006bd8 <HAL_I2S_Init+0x298>)
 8006a5c:	fba2 2303 	umull	r2, r3, r2, r3
 8006a60:	08db      	lsrs	r3, r3, #3
 8006a62:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8006a64:	693b      	ldr	r3, [r7, #16]
 8006a66:	f003 0301 	and.w	r3, r3, #1
 8006a6a:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8006a6c:	693a      	ldr	r2, [r7, #16]
 8006a6e:	69bb      	ldr	r3, [r7, #24]
 8006a70:	1ad3      	subs	r3, r2, r3
 8006a72:	085b      	lsrs	r3, r3, #1
 8006a74:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8006a76:	69bb      	ldr	r3, [r7, #24]
 8006a78:	021b      	lsls	r3, r3, #8
 8006a7a:	61bb      	str	r3, [r7, #24]
 8006a7c:	e003      	b.n	8006a86 <HAL_I2S_Init+0x146>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8006a7e:	2302      	movs	r3, #2
 8006a80:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8006a82:	2300      	movs	r3, #0
 8006a84:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8006a86:	69fb      	ldr	r3, [r7, #28]
 8006a88:	2b01      	cmp	r3, #1
 8006a8a:	d902      	bls.n	8006a92 <HAL_I2S_Init+0x152>
 8006a8c:	69fb      	ldr	r3, [r7, #28]
 8006a8e:	2bff      	cmp	r3, #255	; 0xff
 8006a90:	d907      	bls.n	8006aa2 <HAL_I2S_Init+0x162>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a96:	f043 0210 	orr.w	r2, r3, #16
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8006a9e:	2301      	movs	r3, #1
 8006aa0:	e0ac      	b.n	8006bfc <HAL_I2S_Init+0x2bc>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	691a      	ldr	r2, [r3, #16]
 8006aa6:	69bb      	ldr	r3, [r7, #24]
 8006aa8:	ea42 0103 	orr.w	r1, r2, r3
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	69fa      	ldr	r2, [r7, #28]
 8006ab2:	430a      	orrs	r2, r1
 8006ab4:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	69db      	ldr	r3, [r3, #28]
 8006abc:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8006ac0:	f023 030f 	bic.w	r3, r3, #15
 8006ac4:	687a      	ldr	r2, [r7, #4]
 8006ac6:	6851      	ldr	r1, [r2, #4]
 8006ac8:	687a      	ldr	r2, [r7, #4]
 8006aca:	6892      	ldr	r2, [r2, #8]
 8006acc:	4311      	orrs	r1, r2
 8006ace:	687a      	ldr	r2, [r7, #4]
 8006ad0:	68d2      	ldr	r2, [r2, #12]
 8006ad2:	4311      	orrs	r1, r2
 8006ad4:	687a      	ldr	r2, [r7, #4]
 8006ad6:	6992      	ldr	r2, [r2, #24]
 8006ad8:	430a      	orrs	r2, r1
 8006ada:	431a      	orrs	r2, r3
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006ae4:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	689b      	ldr	r3, [r3, #8]
 8006aea:	2b30      	cmp	r3, #48	; 0x30
 8006aec:	d003      	beq.n	8006af6 <HAL_I2S_Init+0x1b6>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	689b      	ldr	r3, [r3, #8]
 8006af2:	2bb0      	cmp	r3, #176	; 0xb0
 8006af4:	d107      	bne.n	8006b06 <HAL_I2S_Init+0x1c6>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	69da      	ldr	r2, [r3, #28]
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006b04:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6a1b      	ldr	r3, [r3, #32]
 8006b0a:	2b01      	cmp	r3, #1
 8006b0c:	d16e      	bne.n	8006bec <HAL_I2S_Init+0x2ac>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	4a32      	ldr	r2, [pc, #200]	; (8006bdc <HAL_I2S_Init+0x29c>)
 8006b12:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	4a2d      	ldr	r2, [pc, #180]	; (8006bd0 <HAL_I2S_Init+0x290>)
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	d101      	bne.n	8006b22 <HAL_I2S_Init+0x1e2>
 8006b1e:	4b30      	ldr	r3, [pc, #192]	; (8006be0 <HAL_I2S_Init+0x2a0>)
 8006b20:	e001      	b.n	8006b26 <HAL_I2S_Init+0x1e6>
 8006b22:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006b26:	69db      	ldr	r3, [r3, #28]
 8006b28:	687a      	ldr	r2, [r7, #4]
 8006b2a:	6812      	ldr	r2, [r2, #0]
 8006b2c:	4928      	ldr	r1, [pc, #160]	; (8006bd0 <HAL_I2S_Init+0x290>)
 8006b2e:	428a      	cmp	r2, r1
 8006b30:	d101      	bne.n	8006b36 <HAL_I2S_Init+0x1f6>
 8006b32:	4a2b      	ldr	r2, [pc, #172]	; (8006be0 <HAL_I2S_Init+0x2a0>)
 8006b34:	e001      	b.n	8006b3a <HAL_I2S_Init+0x1fa>
 8006b36:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8006b3a:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8006b3e:	f023 030f 	bic.w	r3, r3, #15
 8006b42:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	4a21      	ldr	r2, [pc, #132]	; (8006bd0 <HAL_I2S_Init+0x290>)
 8006b4a:	4293      	cmp	r3, r2
 8006b4c:	d101      	bne.n	8006b52 <HAL_I2S_Init+0x212>
 8006b4e:	4b24      	ldr	r3, [pc, #144]	; (8006be0 <HAL_I2S_Init+0x2a0>)
 8006b50:	e001      	b.n	8006b56 <HAL_I2S_Init+0x216>
 8006b52:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006b56:	2202      	movs	r2, #2
 8006b58:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	4a1c      	ldr	r2, [pc, #112]	; (8006bd0 <HAL_I2S_Init+0x290>)
 8006b60:	4293      	cmp	r3, r2
 8006b62:	d101      	bne.n	8006b68 <HAL_I2S_Init+0x228>
 8006b64:	4b1e      	ldr	r3, [pc, #120]	; (8006be0 <HAL_I2S_Init+0x2a0>)
 8006b66:	e001      	b.n	8006b6c <HAL_I2S_Init+0x22c>
 8006b68:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006b6c:	69db      	ldr	r3, [r3, #28]
 8006b6e:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	685b      	ldr	r3, [r3, #4]
 8006b74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b78:	d003      	beq.n	8006b82 <HAL_I2S_Init+0x242>
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	685b      	ldr	r3, [r3, #4]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d103      	bne.n	8006b8a <HAL_I2S_Init+0x24a>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8006b82:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006b86:	613b      	str	r3, [r7, #16]
 8006b88:	e001      	b.n	8006b8e <HAL_I2S_Init+0x24e>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8006b8e:	693b      	ldr	r3, [r7, #16]
 8006b90:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	689b      	ldr	r3, [r3, #8]
 8006b96:	b299      	uxth	r1, r3
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	68db      	ldr	r3, [r3, #12]
 8006b9c:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	699b      	ldr	r3, [r3, #24]
 8006ba2:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8006ba4:	4303      	orrs	r3, r0
 8006ba6:	b29b      	uxth	r3, r3
 8006ba8:	430b      	orrs	r3, r1
 8006baa:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8006bac:	4313      	orrs	r3, r2
 8006bae:	b29a      	uxth	r2, r3
 8006bb0:	897b      	ldrh	r3, [r7, #10]
 8006bb2:	4313      	orrs	r3, r2
 8006bb4:	b29b      	uxth	r3, r3
 8006bb6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006bba:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	4a03      	ldr	r2, [pc, #12]	; (8006bd0 <HAL_I2S_Init+0x290>)
 8006bc2:	4293      	cmp	r3, r2
 8006bc4:	d10e      	bne.n	8006be4 <HAL_I2S_Init+0x2a4>
 8006bc6:	4b06      	ldr	r3, [pc, #24]	; (8006be0 <HAL_I2S_Init+0x2a0>)
 8006bc8:	e00e      	b.n	8006be8 <HAL_I2S_Init+0x2a8>
 8006bca:	bf00      	nop
 8006bcc:	08006cbf 	.word	0x08006cbf
 8006bd0:	40003800 	.word	0x40003800
 8006bd4:	40003c00 	.word	0x40003c00
 8006bd8:	cccccccd 	.word	0xcccccccd
 8006bdc:	08006dd5 	.word	0x08006dd5
 8006be0:	40003400 	.word	0x40003400
 8006be4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006be8:	897a      	ldrh	r2, [r7, #10]
 8006bea:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2200      	movs	r2, #0
 8006bf0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	2201      	movs	r2, #1
 8006bf6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8006bfa:	2300      	movs	r3, #0
}
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	3720      	adds	r7, #32
 8006c00:	46bd      	mov	sp, r7
 8006c02:	bd80      	pop	{r7, pc}

08006c04 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8006c04:	b580      	push	{r7, lr}
 8006c06:	b082      	sub	sp, #8
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c10:	881a      	ldrh	r2, [r3, #0]
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c1c:	1c9a      	adds	r2, r3, #2
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c26:	b29b      	uxth	r3, r3
 8006c28:	3b01      	subs	r3, #1
 8006c2a:	b29a      	uxth	r2, r3
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c34:	b29b      	uxth	r3, r3
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d10e      	bne.n	8006c58 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	685a      	ldr	r2, [r3, #4]
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006c48:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	2201      	movs	r2, #1
 8006c4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8006c52:	6878      	ldr	r0, [r7, #4]
 8006c54:	f7fc fb34 	bl	80032c0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8006c58:	bf00      	nop
 8006c5a:	3708      	adds	r7, #8
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	bd80      	pop	{r7, pc}

08006c60 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8006c60:	b580      	push	{r7, lr}
 8006c62:	b082      	sub	sp, #8
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	68da      	ldr	r2, [r3, #12]
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c72:	b292      	uxth	r2, r2
 8006c74:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c7a:	1c9a      	adds	r2, r3, #2
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006c84:	b29b      	uxth	r3, r3
 8006c86:	3b01      	subs	r3, #1
 8006c88:	b29a      	uxth	r2, r3
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006c92:	b29b      	uxth	r3, r3
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d10e      	bne.n	8006cb6 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	685a      	ldr	r2, [r3, #4]
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006ca6:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2201      	movs	r2, #1
 8006cac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8006cb0:	6878      	ldr	r0, [r7, #4]
 8006cb2:	f7fc fb27 	bl	8003304 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8006cb6:	bf00      	nop
 8006cb8:	3708      	adds	r7, #8
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bd80      	pop	{r7, pc}

08006cbe <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8006cbe:	b580      	push	{r7, lr}
 8006cc0:	b086      	sub	sp, #24
 8006cc2:	af00      	add	r7, sp, #0
 8006cc4:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	689b      	ldr	r3, [r3, #8]
 8006ccc:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006cd4:	b2db      	uxtb	r3, r3
 8006cd6:	2b04      	cmp	r3, #4
 8006cd8:	d13a      	bne.n	8006d50 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8006cda:	697b      	ldr	r3, [r7, #20]
 8006cdc:	f003 0301 	and.w	r3, r3, #1
 8006ce0:	2b01      	cmp	r3, #1
 8006ce2:	d109      	bne.n	8006cf8 <I2S_IRQHandler+0x3a>
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	685b      	ldr	r3, [r3, #4]
 8006cea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cee:	2b40      	cmp	r3, #64	; 0x40
 8006cf0:	d102      	bne.n	8006cf8 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8006cf2:	6878      	ldr	r0, [r7, #4]
 8006cf4:	f7ff ffb4 	bl	8006c60 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8006cf8:	697b      	ldr	r3, [r7, #20]
 8006cfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cfe:	2b40      	cmp	r3, #64	; 0x40
 8006d00:	d126      	bne.n	8006d50 <I2S_IRQHandler+0x92>
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	685b      	ldr	r3, [r3, #4]
 8006d08:	f003 0320 	and.w	r3, r3, #32
 8006d0c:	2b20      	cmp	r3, #32
 8006d0e:	d11f      	bne.n	8006d50 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	685a      	ldr	r2, [r3, #4]
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006d1e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006d20:	2300      	movs	r3, #0
 8006d22:	613b      	str	r3, [r7, #16]
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	68db      	ldr	r3, [r3, #12]
 8006d2a:	613b      	str	r3, [r7, #16]
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	689b      	ldr	r3, [r3, #8]
 8006d32:	613b      	str	r3, [r7, #16]
 8006d34:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	2201      	movs	r2, #1
 8006d3a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d42:	f043 0202 	orr.w	r2, r3, #2
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006d4a:	6878      	ldr	r0, [r7, #4]
 8006d4c:	f7fc fac2 	bl	80032d4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006d56:	b2db      	uxtb	r3, r3
 8006d58:	2b03      	cmp	r3, #3
 8006d5a:	d136      	bne.n	8006dca <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8006d5c:	697b      	ldr	r3, [r7, #20]
 8006d5e:	f003 0302 	and.w	r3, r3, #2
 8006d62:	2b02      	cmp	r3, #2
 8006d64:	d109      	bne.n	8006d7a <I2S_IRQHandler+0xbc>
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	685b      	ldr	r3, [r3, #4]
 8006d6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d70:	2b80      	cmp	r3, #128	; 0x80
 8006d72:	d102      	bne.n	8006d7a <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8006d74:	6878      	ldr	r0, [r7, #4]
 8006d76:	f7ff ff45 	bl	8006c04 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8006d7a:	697b      	ldr	r3, [r7, #20]
 8006d7c:	f003 0308 	and.w	r3, r3, #8
 8006d80:	2b08      	cmp	r3, #8
 8006d82:	d122      	bne.n	8006dca <I2S_IRQHandler+0x10c>
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	685b      	ldr	r3, [r3, #4]
 8006d8a:	f003 0320 	and.w	r3, r3, #32
 8006d8e:	2b20      	cmp	r3, #32
 8006d90:	d11b      	bne.n	8006dca <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	685a      	ldr	r2, [r3, #4]
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006da0:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006da2:	2300      	movs	r3, #0
 8006da4:	60fb      	str	r3, [r7, #12]
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	689b      	ldr	r3, [r3, #8]
 8006dac:	60fb      	str	r3, [r7, #12]
 8006dae:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2201      	movs	r2, #1
 8006db4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006dbc:	f043 0204 	orr.w	r2, r3, #4
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006dc4:	6878      	ldr	r0, [r7, #4]
 8006dc6:	f7fc fa85 	bl	80032d4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006dca:	bf00      	nop
 8006dcc:	3718      	adds	r7, #24
 8006dce:	46bd      	mov	sp, r7
 8006dd0:	bd80      	pop	{r7, pc}
	...

08006dd4 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8006dd4:	b580      	push	{r7, lr}
 8006dd6:	b088      	sub	sp, #32
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	689b      	ldr	r3, [r3, #8]
 8006de2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	4aa2      	ldr	r2, [pc, #648]	; (8007074 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006dea:	4293      	cmp	r3, r2
 8006dec:	d101      	bne.n	8006df2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8006dee:	4ba2      	ldr	r3, [pc, #648]	; (8007078 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006df0:	e001      	b.n	8006df6 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8006df2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006df6:	689b      	ldr	r3, [r3, #8]
 8006df8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	685b      	ldr	r3, [r3, #4]
 8006e00:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	4a9b      	ldr	r2, [pc, #620]	; (8007074 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006e08:	4293      	cmp	r3, r2
 8006e0a:	d101      	bne.n	8006e10 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8006e0c:	4b9a      	ldr	r3, [pc, #616]	; (8007078 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006e0e:	e001      	b.n	8006e14 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8006e10:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006e14:	685b      	ldr	r3, [r3, #4]
 8006e16:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	685b      	ldr	r3, [r3, #4]
 8006e1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006e20:	d004      	beq.n	8006e2c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	685b      	ldr	r3, [r3, #4]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	f040 8099 	bne.w	8006f5e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8006e2c:	69fb      	ldr	r3, [r7, #28]
 8006e2e:	f003 0302 	and.w	r3, r3, #2
 8006e32:	2b02      	cmp	r3, #2
 8006e34:	d107      	bne.n	8006e46 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8006e36:	697b      	ldr	r3, [r7, #20]
 8006e38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d002      	beq.n	8006e46 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8006e40:	6878      	ldr	r0, [r7, #4]
 8006e42:	f000 f925 	bl	8007090 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8006e46:	69bb      	ldr	r3, [r7, #24]
 8006e48:	f003 0301 	and.w	r3, r3, #1
 8006e4c:	2b01      	cmp	r3, #1
 8006e4e:	d107      	bne.n	8006e60 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8006e50:	693b      	ldr	r3, [r7, #16]
 8006e52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d002      	beq.n	8006e60 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8006e5a:	6878      	ldr	r0, [r7, #4]
 8006e5c:	f000 f9c8 	bl	80071f0 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006e60:	69bb      	ldr	r3, [r7, #24]
 8006e62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e66:	2b40      	cmp	r3, #64	; 0x40
 8006e68:	d13a      	bne.n	8006ee0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8006e6a:	693b      	ldr	r3, [r7, #16]
 8006e6c:	f003 0320 	and.w	r3, r3, #32
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d035      	beq.n	8006ee0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	4a7e      	ldr	r2, [pc, #504]	; (8007074 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	d101      	bne.n	8006e82 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8006e7e:	4b7e      	ldr	r3, [pc, #504]	; (8007078 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006e80:	e001      	b.n	8006e86 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8006e82:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006e86:	685a      	ldr	r2, [r3, #4]
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	4979      	ldr	r1, [pc, #484]	; (8007074 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006e8e:	428b      	cmp	r3, r1
 8006e90:	d101      	bne.n	8006e96 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8006e92:	4b79      	ldr	r3, [pc, #484]	; (8007078 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006e94:	e001      	b.n	8006e9a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8006e96:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006e9a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006e9e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	685a      	ldr	r2, [r3, #4]
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006eae:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	60fb      	str	r3, [r7, #12]
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	68db      	ldr	r3, [r3, #12]
 8006eba:	60fb      	str	r3, [r7, #12]
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	689b      	ldr	r3, [r3, #8]
 8006ec2:	60fb      	str	r3, [r7, #12]
 8006ec4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	2201      	movs	r2, #1
 8006eca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ed2:	f043 0202 	orr.w	r2, r3, #2
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006eda:	6878      	ldr	r0, [r7, #4]
 8006edc:	f7fc f9fa 	bl	80032d4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006ee0:	69fb      	ldr	r3, [r7, #28]
 8006ee2:	f003 0308 	and.w	r3, r3, #8
 8006ee6:	2b08      	cmp	r3, #8
 8006ee8:	f040 80be 	bne.w	8007068 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8006eec:	697b      	ldr	r3, [r7, #20]
 8006eee:	f003 0320 	and.w	r3, r3, #32
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	f000 80b8 	beq.w	8007068 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	685a      	ldr	r2, [r3, #4]
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006f06:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	4a59      	ldr	r2, [pc, #356]	; (8007074 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006f0e:	4293      	cmp	r3, r2
 8006f10:	d101      	bne.n	8006f16 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8006f12:	4b59      	ldr	r3, [pc, #356]	; (8007078 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006f14:	e001      	b.n	8006f1a <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8006f16:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006f1a:	685a      	ldr	r2, [r3, #4]
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	4954      	ldr	r1, [pc, #336]	; (8007074 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006f22:	428b      	cmp	r3, r1
 8006f24:	d101      	bne.n	8006f2a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8006f26:	4b54      	ldr	r3, [pc, #336]	; (8007078 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006f28:	e001      	b.n	8006f2e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8006f2a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006f2e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006f32:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006f34:	2300      	movs	r3, #0
 8006f36:	60bb      	str	r3, [r7, #8]
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	689b      	ldr	r3, [r3, #8]
 8006f3e:	60bb      	str	r3, [r7, #8]
 8006f40:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	2201      	movs	r2, #1
 8006f46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f4e:	f043 0204 	orr.w	r2, r3, #4
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006f56:	6878      	ldr	r0, [r7, #4]
 8006f58:	f7fc f9bc 	bl	80032d4 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006f5c:	e084      	b.n	8007068 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8006f5e:	69bb      	ldr	r3, [r7, #24]
 8006f60:	f003 0302 	and.w	r3, r3, #2
 8006f64:	2b02      	cmp	r3, #2
 8006f66:	d107      	bne.n	8006f78 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8006f68:	693b      	ldr	r3, [r7, #16]
 8006f6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d002      	beq.n	8006f78 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8006f72:	6878      	ldr	r0, [r7, #4]
 8006f74:	f000 f8be 	bl	80070f4 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8006f78:	69fb      	ldr	r3, [r7, #28]
 8006f7a:	f003 0301 	and.w	r3, r3, #1
 8006f7e:	2b01      	cmp	r3, #1
 8006f80:	d107      	bne.n	8006f92 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8006f82:	697b      	ldr	r3, [r7, #20]
 8006f84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d002      	beq.n	8006f92 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8006f8c:	6878      	ldr	r0, [r7, #4]
 8006f8e:	f000 f8fd 	bl	800718c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006f92:	69fb      	ldr	r3, [r7, #28]
 8006f94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f98:	2b40      	cmp	r3, #64	; 0x40
 8006f9a:	d12f      	bne.n	8006ffc <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8006f9c:	697b      	ldr	r3, [r7, #20]
 8006f9e:	f003 0320 	and.w	r3, r3, #32
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d02a      	beq.n	8006ffc <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	685a      	ldr	r2, [r3, #4]
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006fb4:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	4a2e      	ldr	r2, [pc, #184]	; (8007074 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006fbc:	4293      	cmp	r3, r2
 8006fbe:	d101      	bne.n	8006fc4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8006fc0:	4b2d      	ldr	r3, [pc, #180]	; (8007078 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006fc2:	e001      	b.n	8006fc8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8006fc4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006fc8:	685a      	ldr	r2, [r3, #4]
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	4929      	ldr	r1, [pc, #164]	; (8007074 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006fd0:	428b      	cmp	r3, r1
 8006fd2:	d101      	bne.n	8006fd8 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8006fd4:	4b28      	ldr	r3, [pc, #160]	; (8007078 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006fd6:	e001      	b.n	8006fdc <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8006fd8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006fdc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006fe0:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	2201      	movs	r2, #1
 8006fe6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fee:	f043 0202 	orr.w	r2, r3, #2
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	f7fc f96c 	bl	80032d4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006ffc:	69bb      	ldr	r3, [r7, #24]
 8006ffe:	f003 0308 	and.w	r3, r3, #8
 8007002:	2b08      	cmp	r3, #8
 8007004:	d131      	bne.n	800706a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 8007006:	693b      	ldr	r3, [r7, #16]
 8007008:	f003 0320 	and.w	r3, r3, #32
 800700c:	2b00      	cmp	r3, #0
 800700e:	d02c      	beq.n	800706a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	4a17      	ldr	r2, [pc, #92]	; (8007074 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8007016:	4293      	cmp	r3, r2
 8007018:	d101      	bne.n	800701e <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800701a:	4b17      	ldr	r3, [pc, #92]	; (8007078 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800701c:	e001      	b.n	8007022 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800701e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007022:	685a      	ldr	r2, [r3, #4]
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	4912      	ldr	r1, [pc, #72]	; (8007074 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800702a:	428b      	cmp	r3, r1
 800702c:	d101      	bne.n	8007032 <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 800702e:	4b12      	ldr	r3, [pc, #72]	; (8007078 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8007030:	e001      	b.n	8007036 <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 8007032:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007036:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800703a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	685a      	ldr	r2, [r3, #4]
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800704a:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2201      	movs	r2, #1
 8007050:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007058:	f043 0204 	orr.w	r2, r3, #4
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007060:	6878      	ldr	r0, [r7, #4]
 8007062:	f7fc f937 	bl	80032d4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007066:	e000      	b.n	800706a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8007068:	bf00      	nop
}
 800706a:	bf00      	nop
 800706c:	3720      	adds	r7, #32
 800706e:	46bd      	mov	sp, r7
 8007070:	bd80      	pop	{r7, pc}
 8007072:	bf00      	nop
 8007074:	40003800 	.word	0x40003800
 8007078:	40003400 	.word	0x40003400

0800707c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800707c:	b480      	push	{r7}
 800707e:	b083      	sub	sp, #12
 8007080:	af00      	add	r7, sp, #0
 8007082:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8007084:	bf00      	nop
 8007086:	370c      	adds	r7, #12
 8007088:	46bd      	mov	sp, r7
 800708a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708e:	4770      	bx	lr

08007090 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8007090:	b580      	push	{r7, lr}
 8007092:	b082      	sub	sp, #8
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800709c:	1c99      	adds	r1, r3, #2
 800709e:	687a      	ldr	r2, [r7, #4]
 80070a0:	6251      	str	r1, [r2, #36]	; 0x24
 80070a2:	881a      	ldrh	r2, [r3, #0]
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070ae:	b29b      	uxth	r3, r3
 80070b0:	3b01      	subs	r3, #1
 80070b2:	b29a      	uxth	r2, r3
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070bc:	b29b      	uxth	r3, r3
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d113      	bne.n	80070ea <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	685a      	ldr	r2, [r3, #4]
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80070d0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80070d6:	b29b      	uxth	r3, r3
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d106      	bne.n	80070ea <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	2201      	movs	r2, #1
 80070e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80070e4:	6878      	ldr	r0, [r7, #4]
 80070e6:	f7ff ffc9 	bl	800707c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80070ea:	bf00      	nop
 80070ec:	3708      	adds	r7, #8
 80070ee:	46bd      	mov	sp, r7
 80070f0:	bd80      	pop	{r7, pc}
	...

080070f4 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b082      	sub	sp, #8
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007100:	1c99      	adds	r1, r3, #2
 8007102:	687a      	ldr	r2, [r7, #4]
 8007104:	6251      	str	r1, [r2, #36]	; 0x24
 8007106:	8819      	ldrh	r1, [r3, #0]
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	4a1d      	ldr	r2, [pc, #116]	; (8007184 <I2SEx_TxISR_I2SExt+0x90>)
 800710e:	4293      	cmp	r3, r2
 8007110:	d101      	bne.n	8007116 <I2SEx_TxISR_I2SExt+0x22>
 8007112:	4b1d      	ldr	r3, [pc, #116]	; (8007188 <I2SEx_TxISR_I2SExt+0x94>)
 8007114:	e001      	b.n	800711a <I2SEx_TxISR_I2SExt+0x26>
 8007116:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800711a:	460a      	mov	r2, r1
 800711c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007122:	b29b      	uxth	r3, r3
 8007124:	3b01      	subs	r3, #1
 8007126:	b29a      	uxth	r2, r3
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007130:	b29b      	uxth	r3, r3
 8007132:	2b00      	cmp	r3, #0
 8007134:	d121      	bne.n	800717a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	4a12      	ldr	r2, [pc, #72]	; (8007184 <I2SEx_TxISR_I2SExt+0x90>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d101      	bne.n	8007144 <I2SEx_TxISR_I2SExt+0x50>
 8007140:	4b11      	ldr	r3, [pc, #68]	; (8007188 <I2SEx_TxISR_I2SExt+0x94>)
 8007142:	e001      	b.n	8007148 <I2SEx_TxISR_I2SExt+0x54>
 8007144:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007148:	685a      	ldr	r2, [r3, #4]
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	490d      	ldr	r1, [pc, #52]	; (8007184 <I2SEx_TxISR_I2SExt+0x90>)
 8007150:	428b      	cmp	r3, r1
 8007152:	d101      	bne.n	8007158 <I2SEx_TxISR_I2SExt+0x64>
 8007154:	4b0c      	ldr	r3, [pc, #48]	; (8007188 <I2SEx_TxISR_I2SExt+0x94>)
 8007156:	e001      	b.n	800715c <I2SEx_TxISR_I2SExt+0x68>
 8007158:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800715c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007160:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007166:	b29b      	uxth	r3, r3
 8007168:	2b00      	cmp	r3, #0
 800716a:	d106      	bne.n	800717a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2201      	movs	r2, #1
 8007170:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007174:	6878      	ldr	r0, [r7, #4]
 8007176:	f7ff ff81 	bl	800707c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800717a:	bf00      	nop
 800717c:	3708      	adds	r7, #8
 800717e:	46bd      	mov	sp, r7
 8007180:	bd80      	pop	{r7, pc}
 8007182:	bf00      	nop
 8007184:	40003800 	.word	0x40003800
 8007188:	40003400 	.word	0x40003400

0800718c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800718c:	b580      	push	{r7, lr}
 800718e:	b082      	sub	sp, #8
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	68d8      	ldr	r0, [r3, #12]
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800719e:	1c99      	adds	r1, r3, #2
 80071a0:	687a      	ldr	r2, [r7, #4]
 80071a2:	62d1      	str	r1, [r2, #44]	; 0x2c
 80071a4:	b282      	uxth	r2, r0
 80071a6:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80071ac:	b29b      	uxth	r3, r3
 80071ae:	3b01      	subs	r3, #1
 80071b0:	b29a      	uxth	r2, r3
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80071ba:	b29b      	uxth	r3, r3
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d113      	bne.n	80071e8 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	685a      	ldr	r2, [r3, #4]
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80071ce:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071d4:	b29b      	uxth	r3, r3
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d106      	bne.n	80071e8 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	2201      	movs	r2, #1
 80071de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80071e2:	6878      	ldr	r0, [r7, #4]
 80071e4:	f7ff ff4a 	bl	800707c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80071e8:	bf00      	nop
 80071ea:	3708      	adds	r7, #8
 80071ec:	46bd      	mov	sp, r7
 80071ee:	bd80      	pop	{r7, pc}

080071f0 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80071f0:	b580      	push	{r7, lr}
 80071f2:	b082      	sub	sp, #8
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	4a20      	ldr	r2, [pc, #128]	; (8007280 <I2SEx_RxISR_I2SExt+0x90>)
 80071fe:	4293      	cmp	r3, r2
 8007200:	d101      	bne.n	8007206 <I2SEx_RxISR_I2SExt+0x16>
 8007202:	4b20      	ldr	r3, [pc, #128]	; (8007284 <I2SEx_RxISR_I2SExt+0x94>)
 8007204:	e001      	b.n	800720a <I2SEx_RxISR_I2SExt+0x1a>
 8007206:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800720a:	68d8      	ldr	r0, [r3, #12]
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007210:	1c99      	adds	r1, r3, #2
 8007212:	687a      	ldr	r2, [r7, #4]
 8007214:	62d1      	str	r1, [r2, #44]	; 0x2c
 8007216:	b282      	uxth	r2, r0
 8007218:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800721e:	b29b      	uxth	r3, r3
 8007220:	3b01      	subs	r3, #1
 8007222:	b29a      	uxth	r2, r3
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800722c:	b29b      	uxth	r3, r3
 800722e:	2b00      	cmp	r3, #0
 8007230:	d121      	bne.n	8007276 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	4a12      	ldr	r2, [pc, #72]	; (8007280 <I2SEx_RxISR_I2SExt+0x90>)
 8007238:	4293      	cmp	r3, r2
 800723a:	d101      	bne.n	8007240 <I2SEx_RxISR_I2SExt+0x50>
 800723c:	4b11      	ldr	r3, [pc, #68]	; (8007284 <I2SEx_RxISR_I2SExt+0x94>)
 800723e:	e001      	b.n	8007244 <I2SEx_RxISR_I2SExt+0x54>
 8007240:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007244:	685a      	ldr	r2, [r3, #4]
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	490d      	ldr	r1, [pc, #52]	; (8007280 <I2SEx_RxISR_I2SExt+0x90>)
 800724c:	428b      	cmp	r3, r1
 800724e:	d101      	bne.n	8007254 <I2SEx_RxISR_I2SExt+0x64>
 8007250:	4b0c      	ldr	r3, [pc, #48]	; (8007284 <I2SEx_RxISR_I2SExt+0x94>)
 8007252:	e001      	b.n	8007258 <I2SEx_RxISR_I2SExt+0x68>
 8007254:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007258:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800725c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007262:	b29b      	uxth	r3, r3
 8007264:	2b00      	cmp	r3, #0
 8007266:	d106      	bne.n	8007276 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2201      	movs	r2, #1
 800726c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007270:	6878      	ldr	r0, [r7, #4]
 8007272:	f7ff ff03 	bl	800707c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007276:	bf00      	nop
 8007278:	3708      	adds	r7, #8
 800727a:	46bd      	mov	sp, r7
 800727c:	bd80      	pop	{r7, pc}
 800727e:	bf00      	nop
 8007280:	40003800 	.word	0x40003800
 8007284:	40003400 	.word	0x40003400

08007288 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8007288:	b580      	push	{r7, lr}
 800728a:	b086      	sub	sp, #24
 800728c:	af02      	add	r7, sp, #8
 800728e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8007290:	f7fc fcc8 	bl	8003c24 <HAL_GetTick>
 8007294:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d101      	bne.n	80072a0 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 800729c:	2301      	movs	r3, #1
 800729e:	e069      	b.n	8007374 <HAL_QSPI_Init+0xec>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80072a6:	b2db      	uxtb	r3, r3
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d10b      	bne.n	80072c4 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2200      	movs	r2, #0
 80072b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 80072b4:	6878      	ldr	r0, [r7, #4]
 80072b6:	f7fa fe8b 	bl	8001fd0 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 80072ba:	f241 3188 	movw	r1, #5000	; 0x1388
 80072be:	6878      	ldr	r0, [r7, #4]
 80072c0:	f000 f85e 	bl	8007380 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	f423 51f8 	bic.w	r1, r3, #7936	; 0x1f00
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	689b      	ldr	r3, [r3, #8]
 80072d2:	3b01      	subs	r3, #1
 80072d4:	021a      	lsls	r2, r3, #8
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	430a      	orrs	r2, r1
 80072dc:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80072e2:	9300      	str	r3, [sp, #0]
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	2200      	movs	r2, #0
 80072e8:	2120      	movs	r1, #32
 80072ea:	6878      	ldr	r0, [r7, #4]
 80072ec:	f000 f856 	bl	800739c <QSPI_WaitFlagStateUntilTimeout>
 80072f0:	4603      	mov	r3, r0
 80072f2:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 80072f4:	7afb      	ldrb	r3, [r7, #11]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d137      	bne.n	800736a <HAL_QSPI_Init+0xe2>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007304:	f023 03d0 	bic.w	r3, r3, #208	; 0xd0
 8007308:	687a      	ldr	r2, [r7, #4]
 800730a:	6852      	ldr	r2, [r2, #4]
 800730c:	0611      	lsls	r1, r2, #24
 800730e:	687a      	ldr	r2, [r7, #4]
 8007310:	68d2      	ldr	r2, [r2, #12]
 8007312:	4311      	orrs	r1, r2
 8007314:	687a      	ldr	r2, [r7, #4]
 8007316:	69d2      	ldr	r2, [r2, #28]
 8007318:	4311      	orrs	r1, r2
 800731a:	687a      	ldr	r2, [r7, #4]
 800731c:	6a12      	ldr	r2, [r2, #32]
 800731e:	4311      	orrs	r1, r2
 8007320:	687a      	ldr	r2, [r7, #4]
 8007322:	6812      	ldr	r2, [r2, #0]
 8007324:	430b      	orrs	r3, r1
 8007326:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	685a      	ldr	r2, [r3, #4]
 800732e:	4b13      	ldr	r3, [pc, #76]	; (800737c <HAL_QSPI_Init+0xf4>)
 8007330:	4013      	ands	r3, r2
 8007332:	687a      	ldr	r2, [r7, #4]
 8007334:	6912      	ldr	r2, [r2, #16]
 8007336:	0411      	lsls	r1, r2, #16
 8007338:	687a      	ldr	r2, [r7, #4]
 800733a:	6952      	ldr	r2, [r2, #20]
 800733c:	4311      	orrs	r1, r2
 800733e:	687a      	ldr	r2, [r7, #4]
 8007340:	6992      	ldr	r2, [r2, #24]
 8007342:	4311      	orrs	r1, r2
 8007344:	687a      	ldr	r2, [r7, #4]
 8007346:	6812      	ldr	r2, [r2, #0]
 8007348:	430b      	orrs	r3, r1
 800734a:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	681a      	ldr	r2, [r3, #0]
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f042 0201 	orr.w	r2, r2, #1
 800735a:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2200      	movs	r2, #0
 8007360:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	2201      	movs	r2, #1
 8007366:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2200      	movs	r2, #0
 800736e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 8007372:	7afb      	ldrb	r3, [r7, #11]
}
 8007374:	4618      	mov	r0, r3
 8007376:	3710      	adds	r7, #16
 8007378:	46bd      	mov	sp, r7
 800737a:	bd80      	pop	{r7, pc}
 800737c:	ffe0f8fe 	.word	0xffe0f8fe

08007380 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8007380:	b480      	push	{r7}
 8007382:	b083      	sub	sp, #12
 8007384:	af00      	add	r7, sp, #0
 8007386:	6078      	str	r0, [r7, #4]
 8007388:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	683a      	ldr	r2, [r7, #0]
 800738e:	649a      	str	r2, [r3, #72]	; 0x48
}
 8007390:	bf00      	nop
 8007392:	370c      	adds	r7, #12
 8007394:	46bd      	mov	sp, r7
 8007396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739a:	4770      	bx	lr

0800739c <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800739c:	b580      	push	{r7, lr}
 800739e:	b084      	sub	sp, #16
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	60f8      	str	r0, [r7, #12]
 80073a4:	60b9      	str	r1, [r7, #8]
 80073a6:	603b      	str	r3, [r7, #0]
 80073a8:	4613      	mov	r3, r2
 80073aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80073ac:	e01a      	b.n	80073e4 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073ae:	69bb      	ldr	r3, [r7, #24]
 80073b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073b4:	d016      	beq.n	80073e4 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073b6:	f7fc fc35 	bl	8003c24 <HAL_GetTick>
 80073ba:	4602      	mov	r2, r0
 80073bc:	683b      	ldr	r3, [r7, #0]
 80073be:	1ad3      	subs	r3, r2, r3
 80073c0:	69ba      	ldr	r2, [r7, #24]
 80073c2:	429a      	cmp	r2, r3
 80073c4:	d302      	bcc.n	80073cc <QSPI_WaitFlagStateUntilTimeout+0x30>
 80073c6:	69bb      	ldr	r3, [r7, #24]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d10b      	bne.n	80073e4 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	2204      	movs	r2, #4
 80073d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073d8:	f043 0201 	orr.w	r2, r3, #1
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	645a      	str	r2, [r3, #68]	; 0x44

        return HAL_ERROR;
 80073e0:	2301      	movs	r3, #1
 80073e2:	e00e      	b.n	8007402 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	689a      	ldr	r2, [r3, #8]
 80073ea:	68bb      	ldr	r3, [r7, #8]
 80073ec:	4013      	ands	r3, r2
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	bf14      	ite	ne
 80073f2:	2301      	movne	r3, #1
 80073f4:	2300      	moveq	r3, #0
 80073f6:	b2db      	uxtb	r3, r3
 80073f8:	461a      	mov	r2, r3
 80073fa:	79fb      	ldrb	r3, [r7, #7]
 80073fc:	429a      	cmp	r2, r3
 80073fe:	d1d6      	bne.n	80073ae <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007400:	2300      	movs	r3, #0
}
 8007402:	4618      	mov	r0, r3
 8007404:	3710      	adds	r7, #16
 8007406:	46bd      	mov	sp, r7
 8007408:	bd80      	pop	{r7, pc}
	...

0800740c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800740c:	b580      	push	{r7, lr}
 800740e:	b084      	sub	sp, #16
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
 8007414:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	2b00      	cmp	r3, #0
 800741a:	d101      	bne.n	8007420 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800741c:	2301      	movs	r3, #1
 800741e:	e0cc      	b.n	80075ba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007420:	4b68      	ldr	r3, [pc, #416]	; (80075c4 <HAL_RCC_ClockConfig+0x1b8>)
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	f003 030f 	and.w	r3, r3, #15
 8007428:	683a      	ldr	r2, [r7, #0]
 800742a:	429a      	cmp	r2, r3
 800742c:	d90c      	bls.n	8007448 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800742e:	4b65      	ldr	r3, [pc, #404]	; (80075c4 <HAL_RCC_ClockConfig+0x1b8>)
 8007430:	683a      	ldr	r2, [r7, #0]
 8007432:	b2d2      	uxtb	r2, r2
 8007434:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007436:	4b63      	ldr	r3, [pc, #396]	; (80075c4 <HAL_RCC_ClockConfig+0x1b8>)
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f003 030f 	and.w	r3, r3, #15
 800743e:	683a      	ldr	r2, [r7, #0]
 8007440:	429a      	cmp	r2, r3
 8007442:	d001      	beq.n	8007448 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007444:	2301      	movs	r3, #1
 8007446:	e0b8      	b.n	80075ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	f003 0302 	and.w	r3, r3, #2
 8007450:	2b00      	cmp	r3, #0
 8007452:	d020      	beq.n	8007496 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	f003 0304 	and.w	r3, r3, #4
 800745c:	2b00      	cmp	r3, #0
 800745e:	d005      	beq.n	800746c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007460:	4b59      	ldr	r3, [pc, #356]	; (80075c8 <HAL_RCC_ClockConfig+0x1bc>)
 8007462:	689b      	ldr	r3, [r3, #8]
 8007464:	4a58      	ldr	r2, [pc, #352]	; (80075c8 <HAL_RCC_ClockConfig+0x1bc>)
 8007466:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800746a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	f003 0308 	and.w	r3, r3, #8
 8007474:	2b00      	cmp	r3, #0
 8007476:	d005      	beq.n	8007484 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007478:	4b53      	ldr	r3, [pc, #332]	; (80075c8 <HAL_RCC_ClockConfig+0x1bc>)
 800747a:	689b      	ldr	r3, [r3, #8]
 800747c:	4a52      	ldr	r2, [pc, #328]	; (80075c8 <HAL_RCC_ClockConfig+0x1bc>)
 800747e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007482:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007484:	4b50      	ldr	r3, [pc, #320]	; (80075c8 <HAL_RCC_ClockConfig+0x1bc>)
 8007486:	689b      	ldr	r3, [r3, #8]
 8007488:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	689b      	ldr	r3, [r3, #8]
 8007490:	494d      	ldr	r1, [pc, #308]	; (80075c8 <HAL_RCC_ClockConfig+0x1bc>)
 8007492:	4313      	orrs	r3, r2
 8007494:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	f003 0301 	and.w	r3, r3, #1
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d044      	beq.n	800752c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	685b      	ldr	r3, [r3, #4]
 80074a6:	2b01      	cmp	r3, #1
 80074a8:	d107      	bne.n	80074ba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80074aa:	4b47      	ldr	r3, [pc, #284]	; (80075c8 <HAL_RCC_ClockConfig+0x1bc>)
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d119      	bne.n	80074ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80074b6:	2301      	movs	r3, #1
 80074b8:	e07f      	b.n	80075ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	685b      	ldr	r3, [r3, #4]
 80074be:	2b02      	cmp	r3, #2
 80074c0:	d003      	beq.n	80074ca <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80074c6:	2b03      	cmp	r3, #3
 80074c8:	d107      	bne.n	80074da <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80074ca:	4b3f      	ldr	r3, [pc, #252]	; (80075c8 <HAL_RCC_ClockConfig+0x1bc>)
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d109      	bne.n	80074ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80074d6:	2301      	movs	r3, #1
 80074d8:	e06f      	b.n	80075ba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80074da:	4b3b      	ldr	r3, [pc, #236]	; (80075c8 <HAL_RCC_ClockConfig+0x1bc>)
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	f003 0302 	and.w	r3, r3, #2
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d101      	bne.n	80074ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80074e6:	2301      	movs	r3, #1
 80074e8:	e067      	b.n	80075ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80074ea:	4b37      	ldr	r3, [pc, #220]	; (80075c8 <HAL_RCC_ClockConfig+0x1bc>)
 80074ec:	689b      	ldr	r3, [r3, #8]
 80074ee:	f023 0203 	bic.w	r2, r3, #3
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	685b      	ldr	r3, [r3, #4]
 80074f6:	4934      	ldr	r1, [pc, #208]	; (80075c8 <HAL_RCC_ClockConfig+0x1bc>)
 80074f8:	4313      	orrs	r3, r2
 80074fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80074fc:	f7fc fb92 	bl	8003c24 <HAL_GetTick>
 8007500:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007502:	e00a      	b.n	800751a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007504:	f7fc fb8e 	bl	8003c24 <HAL_GetTick>
 8007508:	4602      	mov	r2, r0
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	1ad3      	subs	r3, r2, r3
 800750e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007512:	4293      	cmp	r3, r2
 8007514:	d901      	bls.n	800751a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007516:	2303      	movs	r3, #3
 8007518:	e04f      	b.n	80075ba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800751a:	4b2b      	ldr	r3, [pc, #172]	; (80075c8 <HAL_RCC_ClockConfig+0x1bc>)
 800751c:	689b      	ldr	r3, [r3, #8]
 800751e:	f003 020c 	and.w	r2, r3, #12
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	685b      	ldr	r3, [r3, #4]
 8007526:	009b      	lsls	r3, r3, #2
 8007528:	429a      	cmp	r2, r3
 800752a:	d1eb      	bne.n	8007504 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800752c:	4b25      	ldr	r3, [pc, #148]	; (80075c4 <HAL_RCC_ClockConfig+0x1b8>)
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	f003 030f 	and.w	r3, r3, #15
 8007534:	683a      	ldr	r2, [r7, #0]
 8007536:	429a      	cmp	r2, r3
 8007538:	d20c      	bcs.n	8007554 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800753a:	4b22      	ldr	r3, [pc, #136]	; (80075c4 <HAL_RCC_ClockConfig+0x1b8>)
 800753c:	683a      	ldr	r2, [r7, #0]
 800753e:	b2d2      	uxtb	r2, r2
 8007540:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007542:	4b20      	ldr	r3, [pc, #128]	; (80075c4 <HAL_RCC_ClockConfig+0x1b8>)
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	f003 030f 	and.w	r3, r3, #15
 800754a:	683a      	ldr	r2, [r7, #0]
 800754c:	429a      	cmp	r2, r3
 800754e:	d001      	beq.n	8007554 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007550:	2301      	movs	r3, #1
 8007552:	e032      	b.n	80075ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	f003 0304 	and.w	r3, r3, #4
 800755c:	2b00      	cmp	r3, #0
 800755e:	d008      	beq.n	8007572 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007560:	4b19      	ldr	r3, [pc, #100]	; (80075c8 <HAL_RCC_ClockConfig+0x1bc>)
 8007562:	689b      	ldr	r3, [r3, #8]
 8007564:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	68db      	ldr	r3, [r3, #12]
 800756c:	4916      	ldr	r1, [pc, #88]	; (80075c8 <HAL_RCC_ClockConfig+0x1bc>)
 800756e:	4313      	orrs	r3, r2
 8007570:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	f003 0308 	and.w	r3, r3, #8
 800757a:	2b00      	cmp	r3, #0
 800757c:	d009      	beq.n	8007592 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800757e:	4b12      	ldr	r3, [pc, #72]	; (80075c8 <HAL_RCC_ClockConfig+0x1bc>)
 8007580:	689b      	ldr	r3, [r3, #8]
 8007582:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	691b      	ldr	r3, [r3, #16]
 800758a:	00db      	lsls	r3, r3, #3
 800758c:	490e      	ldr	r1, [pc, #56]	; (80075c8 <HAL_RCC_ClockConfig+0x1bc>)
 800758e:	4313      	orrs	r3, r2
 8007590:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007592:	f000 f821 	bl	80075d8 <HAL_RCC_GetSysClockFreq>
 8007596:	4601      	mov	r1, r0
 8007598:	4b0b      	ldr	r3, [pc, #44]	; (80075c8 <HAL_RCC_ClockConfig+0x1bc>)
 800759a:	689b      	ldr	r3, [r3, #8]
 800759c:	091b      	lsrs	r3, r3, #4
 800759e:	f003 030f 	and.w	r3, r3, #15
 80075a2:	4a0a      	ldr	r2, [pc, #40]	; (80075cc <HAL_RCC_ClockConfig+0x1c0>)
 80075a4:	5cd3      	ldrb	r3, [r2, r3]
 80075a6:	fa21 f303 	lsr.w	r3, r1, r3
 80075aa:	4a09      	ldr	r2, [pc, #36]	; (80075d0 <HAL_RCC_ClockConfig+0x1c4>)
 80075ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80075ae:	4b09      	ldr	r3, [pc, #36]	; (80075d4 <HAL_RCC_ClockConfig+0x1c8>)
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	4618      	mov	r0, r3
 80075b4:	f7fa ff36 	bl	8002424 <HAL_InitTick>

  return HAL_OK;
 80075b8:	2300      	movs	r3, #0
}
 80075ba:	4618      	mov	r0, r3
 80075bc:	3710      	adds	r7, #16
 80075be:	46bd      	mov	sp, r7
 80075c0:	bd80      	pop	{r7, pc}
 80075c2:	bf00      	nop
 80075c4:	40023c00 	.word	0x40023c00
 80075c8:	40023800 	.word	0x40023800
 80075cc:	08011110 	.word	0x08011110
 80075d0:	20000024 	.word	0x20000024
 80075d4:	20000088 	.word	0x20000088

080075d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80075d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80075da:	b085      	sub	sp, #20
 80075dc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80075de:	2300      	movs	r3, #0
 80075e0:	607b      	str	r3, [r7, #4]
 80075e2:	2300      	movs	r3, #0
 80075e4:	60fb      	str	r3, [r7, #12]
 80075e6:	2300      	movs	r3, #0
 80075e8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80075ea:	2300      	movs	r3, #0
 80075ec:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80075ee:	4b50      	ldr	r3, [pc, #320]	; (8007730 <HAL_RCC_GetSysClockFreq+0x158>)
 80075f0:	689b      	ldr	r3, [r3, #8]
 80075f2:	f003 030c 	and.w	r3, r3, #12
 80075f6:	2b04      	cmp	r3, #4
 80075f8:	d007      	beq.n	800760a <HAL_RCC_GetSysClockFreq+0x32>
 80075fa:	2b08      	cmp	r3, #8
 80075fc:	d008      	beq.n	8007610 <HAL_RCC_GetSysClockFreq+0x38>
 80075fe:	2b00      	cmp	r3, #0
 8007600:	f040 808d 	bne.w	800771e <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007604:	4b4b      	ldr	r3, [pc, #300]	; (8007734 <HAL_RCC_GetSysClockFreq+0x15c>)
 8007606:	60bb      	str	r3, [r7, #8]
       break;
 8007608:	e08c      	b.n	8007724 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800760a:	4b4b      	ldr	r3, [pc, #300]	; (8007738 <HAL_RCC_GetSysClockFreq+0x160>)
 800760c:	60bb      	str	r3, [r7, #8]
      break;
 800760e:	e089      	b.n	8007724 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007610:	4b47      	ldr	r3, [pc, #284]	; (8007730 <HAL_RCC_GetSysClockFreq+0x158>)
 8007612:	685b      	ldr	r3, [r3, #4]
 8007614:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007618:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800761a:	4b45      	ldr	r3, [pc, #276]	; (8007730 <HAL_RCC_GetSysClockFreq+0x158>)
 800761c:	685b      	ldr	r3, [r3, #4]
 800761e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007622:	2b00      	cmp	r3, #0
 8007624:	d023      	beq.n	800766e <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007626:	4b42      	ldr	r3, [pc, #264]	; (8007730 <HAL_RCC_GetSysClockFreq+0x158>)
 8007628:	685b      	ldr	r3, [r3, #4]
 800762a:	099b      	lsrs	r3, r3, #6
 800762c:	f04f 0400 	mov.w	r4, #0
 8007630:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007634:	f04f 0200 	mov.w	r2, #0
 8007638:	ea03 0501 	and.w	r5, r3, r1
 800763c:	ea04 0602 	and.w	r6, r4, r2
 8007640:	4a3d      	ldr	r2, [pc, #244]	; (8007738 <HAL_RCC_GetSysClockFreq+0x160>)
 8007642:	fb02 f106 	mul.w	r1, r2, r6
 8007646:	2200      	movs	r2, #0
 8007648:	fb02 f205 	mul.w	r2, r2, r5
 800764c:	440a      	add	r2, r1
 800764e:	493a      	ldr	r1, [pc, #232]	; (8007738 <HAL_RCC_GetSysClockFreq+0x160>)
 8007650:	fba5 0101 	umull	r0, r1, r5, r1
 8007654:	1853      	adds	r3, r2, r1
 8007656:	4619      	mov	r1, r3
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	f04f 0400 	mov.w	r4, #0
 800765e:	461a      	mov	r2, r3
 8007660:	4623      	mov	r3, r4
 8007662:	f7f8 fde5 	bl	8000230 <__aeabi_uldivmod>
 8007666:	4603      	mov	r3, r0
 8007668:	460c      	mov	r4, r1
 800766a:	60fb      	str	r3, [r7, #12]
 800766c:	e049      	b.n	8007702 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800766e:	4b30      	ldr	r3, [pc, #192]	; (8007730 <HAL_RCC_GetSysClockFreq+0x158>)
 8007670:	685b      	ldr	r3, [r3, #4]
 8007672:	099b      	lsrs	r3, r3, #6
 8007674:	f04f 0400 	mov.w	r4, #0
 8007678:	f240 11ff 	movw	r1, #511	; 0x1ff
 800767c:	f04f 0200 	mov.w	r2, #0
 8007680:	ea03 0501 	and.w	r5, r3, r1
 8007684:	ea04 0602 	and.w	r6, r4, r2
 8007688:	4629      	mov	r1, r5
 800768a:	4632      	mov	r2, r6
 800768c:	f04f 0300 	mov.w	r3, #0
 8007690:	f04f 0400 	mov.w	r4, #0
 8007694:	0154      	lsls	r4, r2, #5
 8007696:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800769a:	014b      	lsls	r3, r1, #5
 800769c:	4619      	mov	r1, r3
 800769e:	4622      	mov	r2, r4
 80076a0:	1b49      	subs	r1, r1, r5
 80076a2:	eb62 0206 	sbc.w	r2, r2, r6
 80076a6:	f04f 0300 	mov.w	r3, #0
 80076aa:	f04f 0400 	mov.w	r4, #0
 80076ae:	0194      	lsls	r4, r2, #6
 80076b0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80076b4:	018b      	lsls	r3, r1, #6
 80076b6:	1a5b      	subs	r3, r3, r1
 80076b8:	eb64 0402 	sbc.w	r4, r4, r2
 80076bc:	f04f 0100 	mov.w	r1, #0
 80076c0:	f04f 0200 	mov.w	r2, #0
 80076c4:	00e2      	lsls	r2, r4, #3
 80076c6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80076ca:	00d9      	lsls	r1, r3, #3
 80076cc:	460b      	mov	r3, r1
 80076ce:	4614      	mov	r4, r2
 80076d0:	195b      	adds	r3, r3, r5
 80076d2:	eb44 0406 	adc.w	r4, r4, r6
 80076d6:	f04f 0100 	mov.w	r1, #0
 80076da:	f04f 0200 	mov.w	r2, #0
 80076de:	02a2      	lsls	r2, r4, #10
 80076e0:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80076e4:	0299      	lsls	r1, r3, #10
 80076e6:	460b      	mov	r3, r1
 80076e8:	4614      	mov	r4, r2
 80076ea:	4618      	mov	r0, r3
 80076ec:	4621      	mov	r1, r4
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	f04f 0400 	mov.w	r4, #0
 80076f4:	461a      	mov	r2, r3
 80076f6:	4623      	mov	r3, r4
 80076f8:	f7f8 fd9a 	bl	8000230 <__aeabi_uldivmod>
 80076fc:	4603      	mov	r3, r0
 80076fe:	460c      	mov	r4, r1
 8007700:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007702:	4b0b      	ldr	r3, [pc, #44]	; (8007730 <HAL_RCC_GetSysClockFreq+0x158>)
 8007704:	685b      	ldr	r3, [r3, #4]
 8007706:	0c1b      	lsrs	r3, r3, #16
 8007708:	f003 0303 	and.w	r3, r3, #3
 800770c:	3301      	adds	r3, #1
 800770e:	005b      	lsls	r3, r3, #1
 8007710:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8007712:	68fa      	ldr	r2, [r7, #12]
 8007714:	683b      	ldr	r3, [r7, #0]
 8007716:	fbb2 f3f3 	udiv	r3, r2, r3
 800771a:	60bb      	str	r3, [r7, #8]
      break;
 800771c:	e002      	b.n	8007724 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800771e:	4b05      	ldr	r3, [pc, #20]	; (8007734 <HAL_RCC_GetSysClockFreq+0x15c>)
 8007720:	60bb      	str	r3, [r7, #8]
      break;
 8007722:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007724:	68bb      	ldr	r3, [r7, #8]
}
 8007726:	4618      	mov	r0, r3
 8007728:	3714      	adds	r7, #20
 800772a:	46bd      	mov	sp, r7
 800772c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800772e:	bf00      	nop
 8007730:	40023800 	.word	0x40023800
 8007734:	00f42400 	.word	0x00f42400
 8007738:	017d7840 	.word	0x017d7840

0800773c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800773c:	b480      	push	{r7}
 800773e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007740:	4b03      	ldr	r3, [pc, #12]	; (8007750 <HAL_RCC_GetHCLKFreq+0x14>)
 8007742:	681b      	ldr	r3, [r3, #0]
}
 8007744:	4618      	mov	r0, r3
 8007746:	46bd      	mov	sp, r7
 8007748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774c:	4770      	bx	lr
 800774e:	bf00      	nop
 8007750:	20000024 	.word	0x20000024

08007754 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007754:	b580      	push	{r7, lr}
 8007756:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007758:	f7ff fff0 	bl	800773c <HAL_RCC_GetHCLKFreq>
 800775c:	4601      	mov	r1, r0
 800775e:	4b05      	ldr	r3, [pc, #20]	; (8007774 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007760:	689b      	ldr	r3, [r3, #8]
 8007762:	0a9b      	lsrs	r3, r3, #10
 8007764:	f003 0307 	and.w	r3, r3, #7
 8007768:	4a03      	ldr	r2, [pc, #12]	; (8007778 <HAL_RCC_GetPCLK1Freq+0x24>)
 800776a:	5cd3      	ldrb	r3, [r2, r3]
 800776c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007770:	4618      	mov	r0, r3
 8007772:	bd80      	pop	{r7, pc}
 8007774:	40023800 	.word	0x40023800
 8007778:	08011120 	.word	0x08011120

0800777c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800777c:	b580      	push	{r7, lr}
 800777e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007780:	f7ff ffdc 	bl	800773c <HAL_RCC_GetHCLKFreq>
 8007784:	4601      	mov	r1, r0
 8007786:	4b05      	ldr	r3, [pc, #20]	; (800779c <HAL_RCC_GetPCLK2Freq+0x20>)
 8007788:	689b      	ldr	r3, [r3, #8]
 800778a:	0b5b      	lsrs	r3, r3, #13
 800778c:	f003 0307 	and.w	r3, r3, #7
 8007790:	4a03      	ldr	r2, [pc, #12]	; (80077a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007792:	5cd3      	ldrb	r3, [r2, r3]
 8007794:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007798:	4618      	mov	r0, r3
 800779a:	bd80      	pop	{r7, pc}
 800779c:	40023800 	.word	0x40023800
 80077a0:	08011120 	.word	0x08011120

080077a4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80077a4:	b480      	push	{r7}
 80077a6:	b083      	sub	sp, #12
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]
 80077ac:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	220f      	movs	r2, #15
 80077b2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80077b4:	4b12      	ldr	r3, [pc, #72]	; (8007800 <HAL_RCC_GetClockConfig+0x5c>)
 80077b6:	689b      	ldr	r3, [r3, #8]
 80077b8:	f003 0203 	and.w	r2, r3, #3
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80077c0:	4b0f      	ldr	r3, [pc, #60]	; (8007800 <HAL_RCC_GetClockConfig+0x5c>)
 80077c2:	689b      	ldr	r3, [r3, #8]
 80077c4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80077cc:	4b0c      	ldr	r3, [pc, #48]	; (8007800 <HAL_RCC_GetClockConfig+0x5c>)
 80077ce:	689b      	ldr	r3, [r3, #8]
 80077d0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80077d8:	4b09      	ldr	r3, [pc, #36]	; (8007800 <HAL_RCC_GetClockConfig+0x5c>)
 80077da:	689b      	ldr	r3, [r3, #8]
 80077dc:	08db      	lsrs	r3, r3, #3
 80077de:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80077e6:	4b07      	ldr	r3, [pc, #28]	; (8007804 <HAL_RCC_GetClockConfig+0x60>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	f003 020f 	and.w	r2, r3, #15
 80077ee:	683b      	ldr	r3, [r7, #0]
 80077f0:	601a      	str	r2, [r3, #0]
}
 80077f2:	bf00      	nop
 80077f4:	370c      	adds	r7, #12
 80077f6:	46bd      	mov	sp, r7
 80077f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fc:	4770      	bx	lr
 80077fe:	bf00      	nop
 8007800:	40023800 	.word	0x40023800
 8007804:	40023c00 	.word	0x40023c00

08007808 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b088      	sub	sp, #32
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007810:	2300      	movs	r3, #0
 8007812:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg1 = 0U;
 8007814:	2300      	movs	r3, #0
 8007816:	617b      	str	r3, [r7, #20]
#if defined(STM32F413xx) || defined(STM32F423xx)
  uint32_t plli2sq = 0U;
 8007818:	2300      	movs	r3, #0
 800781a:	613b      	str	r3, [r7, #16]
#endif /* STM32F413xx || STM32F423xx */
  uint32_t plli2sused = 0U;
 800781c:	2300      	movs	r3, #0
 800781e:	61fb      	str	r3, [r7, #28]

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S APB1 configuration ---------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f003 0301 	and.w	r3, r3, #1
 8007828:	2b00      	cmp	r3, #0
 800782a:	d010      	beq.n	800784e <HAL_RCCEx_PeriphCLKConfig+0x46>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 800782c:	4b7a      	ldr	r3, [pc, #488]	; (8007a18 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 800782e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007832:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	69db      	ldr	r3, [r3, #28]
 800783a:	4977      	ldr	r1, [pc, #476]	; (8007a18 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 800783c:	4313      	orrs	r3, r2
 800783e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	69db      	ldr	r3, [r3, #28]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d101      	bne.n	800784e <HAL_RCCEx_PeriphCLKConfig+0x46>
    {
      plli2sused = 1U;
 800784a:	2301      	movs	r3, #1
 800784c:	61fb      	str	r3, [r7, #28]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------------- I2S APB2 configuration ---------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	f003 0302 	and.w	r3, r3, #2
 8007856:	2b00      	cmp	r3, #0
 8007858:	d010      	beq.n	800787c <HAL_RCCEx_PeriphCLKConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 800785a:	4b6f      	ldr	r3, [pc, #444]	; (8007a18 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 800785c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007860:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	6a1b      	ldr	r3, [r3, #32]
 8007868:	496b      	ldr	r1, [pc, #428]	; (8007a18 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 800786a:	4313      	orrs	r3, r2
 800786c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	6a1b      	ldr	r3, [r3, #32]
 8007874:	2b00      	cmp	r3, #0
 8007876:	d101      	bne.n	800787c <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
      plli2sused = 1U;
 8007878:	2301      	movs	r3, #1
 800787a:	61fb      	str	r3, [r7, #28]
  }
  /*--------------------------------------------------------------------------*/

#if defined(STM32F413xx) || defined(STM32F423xx)
  /*----------------------- SAI1 Block A configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIA) == (RCC_PERIPHCLK_SAIA))
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007884:	2b00      	cmp	r3, #0
 8007886:	d022      	beq.n	80078ce <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAIACLKSOURCE(PeriphClkInit->SaiAClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI_BLOCKACLKSOURCE_CONFIG(PeriphClkInit->SaiAClockSelection);
 8007888:	4b63      	ldr	r3, [pc, #396]	; (8007a18 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 800788a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800788e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007896:	4960      	ldr	r1, [pc, #384]	; (8007a18 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8007898:	4313      	orrs	r3, r2
 800789a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLI2SR)
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d101      	bne.n	80078aa <HAL_RCCEx_PeriphCLKConfig+0xa2>
    {
      plli2sused = 1U;
 80078a6:	2301      	movs	r3, #1
 80078a8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLR)
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80078ae:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80078b2:	d10c      	bne.n	80078ce <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      /* Check for PLL/DIVR parameters */
      assert_param(IS_RCC_PLL_DIVR_VALUE(PeriphClkInit->PLLDivR));

      /* SAI_CLK_x = SAI_CLK(first level)/PLLDIVR */
      __HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLDivR);
 80078b4:	4b58      	ldr	r3, [pc, #352]	; (8007a18 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80078b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80078ba:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	695b      	ldr	r3, [r3, #20]
 80078c2:	3b01      	subs	r3, #1
 80078c4:	021b      	lsls	r3, r3, #8
 80078c6:	4954      	ldr	r1, [pc, #336]	; (8007a18 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80078c8:	4313      	orrs	r3, r2
 80078ca:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------- SAI1 Block B configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIB) == (RCC_PERIPHCLK_SAIB))
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d022      	beq.n	8007920 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAIBCLKSOURCE(PeriphClkInit->SaiBClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI_BLOCKBCLKSOURCE_CONFIG(PeriphClkInit->SaiBClockSelection);
 80078da:	4b4f      	ldr	r3, [pc, #316]	; (8007a18 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80078dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80078e0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80078e8:	494b      	ldr	r1, [pc, #300]	; (8007a18 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80078ea:	4313      	orrs	r3, r2
 80078ec:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLI2SR)
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d101      	bne.n	80078fc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 80078f8:	2301      	movs	r3, #1
 80078fa:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLR)
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007900:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007904:	d10c      	bne.n	8007920 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      /* Check for PLL/DIVR parameters */
      assert_param(IS_RCC_PLL_DIVR_VALUE(PeriphClkInit->PLLDivR));

      /* SAI_CLK_x = SAI_CLK(first level)/PLLDIVR */
      __HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLDivR);
 8007906:	4b44      	ldr	r3, [pc, #272]	; (8007a18 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8007908:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800790c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	695b      	ldr	r3, [r3, #20]
 8007914:	3b01      	subs	r3, #1
 8007916:	021b      	lsls	r3, r3, #8
 8007918:	493f      	ldr	r1, [pc, #252]	; (8007a18 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 800791a:	4313      	orrs	r3, r2
 800791c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  /*------------------------------------ RTC configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	f003 0308 	and.w	r3, r3, #8
 8007928:	2b00      	cmp	r3, #0
 800792a:	f000 808a 	beq.w	8007a42 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800792e:	2300      	movs	r3, #0
 8007930:	60fb      	str	r3, [r7, #12]
 8007932:	4b39      	ldr	r3, [pc, #228]	; (8007a18 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8007934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007936:	4a38      	ldr	r2, [pc, #224]	; (8007a18 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8007938:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800793c:	6413      	str	r3, [r2, #64]	; 0x40
 800793e:	4b36      	ldr	r3, [pc, #216]	; (8007a18 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8007940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007942:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007946:	60fb      	str	r3, [r7, #12]
 8007948:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800794a:	4b34      	ldr	r3, [pc, #208]	; (8007a1c <HAL_RCCEx_PeriphCLKConfig+0x214>)
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	4a33      	ldr	r2, [pc, #204]	; (8007a1c <HAL_RCCEx_PeriphCLKConfig+0x214>)
 8007950:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007954:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007956:	f7fc f965 	bl	8003c24 <HAL_GetTick>
 800795a:	61b8      	str	r0, [r7, #24]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800795c:	e008      	b.n	8007970 <HAL_RCCEx_PeriphCLKConfig+0x168>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800795e:	f7fc f961 	bl	8003c24 <HAL_GetTick>
 8007962:	4602      	mov	r2, r0
 8007964:	69bb      	ldr	r3, [r7, #24]
 8007966:	1ad3      	subs	r3, r2, r3
 8007968:	2b02      	cmp	r3, #2
 800796a:	d901      	bls.n	8007970 <HAL_RCCEx_PeriphCLKConfig+0x168>
      {
        return HAL_TIMEOUT;
 800796c:	2303      	movs	r3, #3
 800796e:	e1d1      	b.n	8007d14 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007970:	4b2a      	ldr	r3, [pc, #168]	; (8007a1c <HAL_RCCEx_PeriphCLKConfig+0x214>)
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007978:	2b00      	cmp	r3, #0
 800797a:	d0f0      	beq.n	800795e <HAL_RCCEx_PeriphCLKConfig+0x156>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800797c:	4b26      	ldr	r3, [pc, #152]	; (8007a18 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 800797e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007980:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007984:	617b      	str	r3, [r7, #20]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007986:	697b      	ldr	r3, [r7, #20]
 8007988:	2b00      	cmp	r3, #0
 800798a:	d02f      	beq.n	80079ec <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007990:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007994:	697a      	ldr	r2, [r7, #20]
 8007996:	429a      	cmp	r2, r3
 8007998:	d028      	beq.n	80079ec <HAL_RCCEx_PeriphCLKConfig+0x1e4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800799a:	4b1f      	ldr	r3, [pc, #124]	; (8007a18 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 800799c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800799e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80079a2:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80079a4:	4b1e      	ldr	r3, [pc, #120]	; (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 80079a6:	2201      	movs	r2, #1
 80079a8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80079aa:	4b1d      	ldr	r3, [pc, #116]	; (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 80079ac:	2200      	movs	r2, #0
 80079ae:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80079b0:	4a19      	ldr	r2, [pc, #100]	; (8007a18 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80079b2:	697b      	ldr	r3, [r7, #20]
 80079b4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80079b6:	4b18      	ldr	r3, [pc, #96]	; (8007a18 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80079b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079ba:	f003 0301 	and.w	r3, r3, #1
 80079be:	2b01      	cmp	r3, #1
 80079c0:	d114      	bne.n	80079ec <HAL_RCCEx_PeriphCLKConfig+0x1e4>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80079c2:	f7fc f92f 	bl	8003c24 <HAL_GetTick>
 80079c6:	61b8      	str	r0, [r7, #24]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80079c8:	e00a      	b.n	80079e0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80079ca:	f7fc f92b 	bl	8003c24 <HAL_GetTick>
 80079ce:	4602      	mov	r2, r0
 80079d0:	69bb      	ldr	r3, [r7, #24]
 80079d2:	1ad3      	subs	r3, r2, r3
 80079d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80079d8:	4293      	cmp	r3, r2
 80079da:	d901      	bls.n	80079e0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
          {
            return HAL_TIMEOUT;
 80079dc:	2303      	movs	r3, #3
 80079de:	e199      	b.n	8007d14 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80079e0:	4b0d      	ldr	r3, [pc, #52]	; (8007a18 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80079e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079e4:	f003 0302 	and.w	r3, r3, #2
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d0ee      	beq.n	80079ca <HAL_RCCEx_PeriphCLKConfig+0x1c2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079f0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80079f4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80079f8:	d114      	bne.n	8007a24 <HAL_RCCEx_PeriphCLKConfig+0x21c>
 80079fa:	4b07      	ldr	r3, [pc, #28]	; (8007a18 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80079fc:	689b      	ldr	r3, [r3, #8]
 80079fe:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a06:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007a0a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a0e:	4902      	ldr	r1, [pc, #8]	; (8007a18 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8007a10:	4313      	orrs	r3, r2
 8007a12:	608b      	str	r3, [r1, #8]
 8007a14:	e00c      	b.n	8007a30 <HAL_RCCEx_PeriphCLKConfig+0x228>
 8007a16:	bf00      	nop
 8007a18:	40023800 	.word	0x40023800
 8007a1c:	40007000 	.word	0x40007000
 8007a20:	42470e40 	.word	0x42470e40
 8007a24:	4b89      	ldr	r3, [pc, #548]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8007a26:	689b      	ldr	r3, [r3, #8]
 8007a28:	4a88      	ldr	r2, [pc, #544]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8007a2a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007a2e:	6093      	str	r3, [r2, #8]
 8007a30:	4b86      	ldr	r3, [pc, #536]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8007a32:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007a3c:	4983      	ldr	r1, [pc, #524]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8007a3e:	4313      	orrs	r3, r2
 8007a40:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------ TIM configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	f003 0304 	and.w	r3, r3, #4
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d004      	beq.n	8007a58 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
 8007a54:	4b7e      	ldr	r3, [pc, #504]	; (8007c50 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 8007a56:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- FMPI2C1 Configuration --------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	f003 0310 	and.w	r3, r3, #16
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d00a      	beq.n	8007a7a <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8007a64:	4b79      	ldr	r3, [pc, #484]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8007a66:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007a6a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a72:	4976      	ldr	r1, [pc, #472]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8007a74:	4313      	orrs	r3, r2
 8007a76:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- CLK48 Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	f003 0320 	and.w	r3, r3, #32
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d011      	beq.n	8007aaa <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8007a86:	4b71      	ldr	r3, [pc, #452]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8007a88:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007a8c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a94:	496d      	ldr	r1, [pc, #436]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8007a96:	4313      	orrs	r3, r2
 8007a98:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLI2S when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007aa0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007aa4:	d101      	bne.n	8007aaa <HAL_RCCEx_PeriphCLKConfig+0x2a2>
    {
      plli2sused = 1U;
 8007aa6:	2301      	movs	r3, #1
 8007aa8:	61fb      	str	r3, [r7, #28]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- SDIO Configuration -----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d00a      	beq.n	8007acc <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8007ab6:	4b65      	ldr	r3, [pc, #404]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8007ab8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007abc:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ac4:	4961      	ldr	r1, [pc, #388]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8007ac6:	4313      	orrs	r3, r2
 8007ac8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  /*--------------------------------------------------------------------------*/

  /*-------------------------------------- PLLI2S Configuration --------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : I2S on APB1 or
     I2S on APB2*/
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8007acc:	69fb      	ldr	r3, [r7, #28]
 8007ace:	2b01      	cmp	r3, #1
 8007ad0:	d004      	beq.n	8007adc <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	2b80      	cmp	r3, #128	; 0x80
 8007ad8:	f040 80c6 	bne.w	8007c68 <HAL_RCCEx_PeriphCLKConfig+0x460>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007adc:	4b5d      	ldr	r3, [pc, #372]	; (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x44c>)
 8007ade:	2200      	movs	r2, #0
 8007ae0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007ae2:	f7fc f89f 	bl	8003c24 <HAL_GetTick>
 8007ae6:	61b8      	str	r0, [r7, #24]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007ae8:	e008      	b.n	8007afc <HAL_RCCEx_PeriphCLKConfig+0x2f4>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007aea:	f7fc f89b 	bl	8003c24 <HAL_GetTick>
 8007aee:	4602      	mov	r2, r0
 8007af0:	69bb      	ldr	r3, [r7, #24]
 8007af2:	1ad3      	subs	r3, r2, r3
 8007af4:	2b02      	cmp	r3, #2
 8007af6:	d901      	bls.n	8007afc <HAL_RCCEx_PeriphCLKConfig+0x2f4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007af8:	2303      	movs	r3, #3
 8007afa:	e10b      	b.n	8007d14 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007afc:	4b53      	ldr	r3, [pc, #332]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d1f0      	bne.n	8007aea <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SCLKSOURCE(PeriphClkInit->PLLI2SSelection));
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
    /*-------------------- Set the PLL I2S clock -----------------------------*/
    __HAL_RCC_PLL_I2S_CONFIG(PeriphClkInit->PLLI2SSelection);
 8007b08:	4a53      	ldr	r2, [pc, #332]	; (8007c58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b0e:	6013      	str	r3, [r2, #0]

    /*------- In Case of PLLI2S is selected as source clock for I2S ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	f003 0301 	and.w	r3, r3, #1
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d003      	beq.n	8007b24 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	69db      	ldr	r3, [r3, #28]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d023      	beq.n	8007b6c <HAL_RCCEx_PeriphCLKConfig+0x364>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d003      	beq.n	8007b38 <HAL_RCCEx_PeriphCLKConfig+0x330>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	6a1b      	ldr	r3, [r3, #32]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d019      	beq.n	8007b6c <HAL_RCCEx_PeriphCLKConfig+0x364>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	f003 0320 	and.w	r3, r3, #32
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d004      	beq.n	8007b4e <HAL_RCCEx_PeriphCLKConfig+0x346>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b48:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007b4c:	d00e      	beq.n	8007b6c <HAL_RCCEx_PeriphCLKConfig+0x364>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	f003 0340 	and.w	r3, r3, #64	; 0x40
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d019      	beq.n	8007b8e <HAL_RCCEx_PeriphCLKConfig+0x386>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d115      	bne.n	8007b8e <HAL_RCCEx_PeriphCLKConfig+0x386>
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b66:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007b6a:	d110      	bne.n	8007b8e <HAL_RCCEx_PeriphCLKConfig+0x386>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	685a      	ldr	r2, [r3, #4]
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	689b      	ldr	r3, [r3, #8]
 8007b74:	019b      	lsls	r3, r3, #6
 8007b76:	431a      	orrs	r2, r3
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	68db      	ldr	r3, [r3, #12]
 8007b7c:	061b      	lsls	r3, r3, #24
 8007b7e:	431a      	orrs	r2, r3
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	691b      	ldr	r3, [r3, #16]
 8007b84:	071b      	lsls	r3, r3, #28
 8007b86:	4931      	ldr	r1, [pc, #196]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8007b88:	4313      	orrs	r3, r2
 8007b8a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

#if defined(STM32F413xx) || defined(STM32F423xx)
    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIA) == RCC_PERIPHCLK_SAIA) && (PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLI2SR)) ||
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d003      	beq.n	8007ba2 <HAL_RCCEx_PeriphCLKConfig+0x39a>
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d009      	beq.n	8007bb6 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIB) == RCC_PERIPHCLK_SAIB) && (PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLI2SR)))
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIA) == RCC_PERIPHCLK_SAIA) && (PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLI2SR)) ||
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d026      	beq.n	8007bfc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIB) == RCC_PERIPHCLK_SAIB) && (PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLI2SR)))
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d122      	bne.n	8007bfc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Check for PLLI2S/DIVR parameters */
      assert_param(IS_RCC_PLLI2S_DIVR_VALUE(PeriphClkInit->PLLI2SDivR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007bb6:	4b25      	ldr	r3, [pc, #148]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8007bb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007bbc:	0e1b      	lsrs	r3, r3, #24
 8007bbe:	f003 030f 	and.w	r3, r3, #15
 8007bc2:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	685a      	ldr	r2, [r3, #4]
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	689b      	ldr	r3, [r3, #8]
 8007bcc:	019b      	lsls	r3, r3, #6
 8007bce:	431a      	orrs	r2, r3
 8007bd0:	693b      	ldr	r3, [r7, #16]
 8007bd2:	061b      	lsls	r3, r3, #24
 8007bd4:	431a      	orrs	r2, r3
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	691b      	ldr	r3, [r3, #16]
 8007bda:	071b      	lsls	r3, r3, #28
 8007bdc:	491b      	ldr	r1, [pc, #108]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8007bde:	4313      	orrs	r3, r2
 8007be0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVR */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLI2SDivR);
 8007be4:	4b19      	ldr	r3, [pc, #100]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8007be6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007bea:	f023 021f 	bic.w	r2, r3, #31
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	699b      	ldr	r3, [r3, #24]
 8007bf2:	3b01      	subs	r3, #1
 8007bf4:	4915      	ldr	r1, [pc, #84]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8007bf6:	4313      	orrs	r3, r2
 8007bf8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F413xx || STM32F423xx */

    /*----------------- In Case of PLLI2S is just selected  ------------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d010      	beq.n	8007c2a <HAL_RCCEx_PeriphCLKConfig+0x422>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	685a      	ldr	r2, [r3, #4]
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	689b      	ldr	r3, [r3, #8]
 8007c10:	019b      	lsls	r3, r3, #6
 8007c12:	431a      	orrs	r2, r3
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	68db      	ldr	r3, [r3, #12]
 8007c18:	061b      	lsls	r3, r3, #24
 8007c1a:	431a      	orrs	r2, r3
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	691b      	ldr	r3, [r3, #16]
 8007c20:	071b      	lsls	r3, r3, #28
 8007c22:	490a      	ldr	r1, [pc, #40]	; (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8007c24:	4313      	orrs	r3, r2
 8007c26:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007c2a:	4b0a      	ldr	r3, [pc, #40]	; (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x44c>)
 8007c2c:	2201      	movs	r2, #1
 8007c2e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007c30:	f7fb fff8 	bl	8003c24 <HAL_GetTick>
 8007c34:	61b8      	str	r0, [r7, #24]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007c36:	e011      	b.n	8007c5c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007c38:	f7fb fff4 	bl	8003c24 <HAL_GetTick>
 8007c3c:	4602      	mov	r2, r0
 8007c3e:	69bb      	ldr	r3, [r7, #24]
 8007c40:	1ad3      	subs	r3, r2, r3
 8007c42:	2b02      	cmp	r3, #2
 8007c44:	d90a      	bls.n	8007c5c <HAL_RCCEx_PeriphCLKConfig+0x454>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007c46:	2303      	movs	r3, #3
 8007c48:	e064      	b.n	8007d14 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8007c4a:	bf00      	nop
 8007c4c:	40023800 	.word	0x40023800
 8007c50:	424711e0 	.word	0x424711e0
 8007c54:	42470068 	.word	0x42470068
 8007c58:	424710d8 	.word	0x424710d8
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007c5c:	4b2f      	ldr	r3, [pc, #188]	; (8007d1c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d0e7      	beq.n	8007c38 <HAL_RCCEx_PeriphCLKConfig+0x430>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d00a      	beq.n	8007c8a <HAL_RCCEx_PeriphCLKConfig+0x482>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007c74:	4b29      	ldr	r3, [pc, #164]	; (8007d1c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8007c76:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007c7a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c82:	4926      	ldr	r1, [pc, #152]	; (8007d1c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8007c84:	4313      	orrs	r3, r2
 8007c86:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 Audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d00a      	beq.n	8007cac <HAL_RCCEx_PeriphCLKConfig+0x4a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 Audio interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8007c96:	4b21      	ldr	r3, [pc, #132]	; (8007d1c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8007c98:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007c9c:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ca4:	491d      	ldr	r1, [pc, #116]	; (8007d1c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8007ca6:	4313      	orrs	r3, r2
 8007ca8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

#if defined(STM32F413xx) || defined(STM32F423xx)
  /*-------------------- DFSDM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d00a      	beq.n	8007cce <HAL_RCCEx_PeriphCLKConfig+0x4c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 8007cb8:	4b18      	ldr	r3, [pc, #96]	; (8007d1c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8007cba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007cbe:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007cc6:	4915      	ldr	r1, [pc, #84]	; (8007d1c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8007cc8:	4313      	orrs	r3, r2
 8007cca:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM2 Audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2_AUDIO) == RCC_PERIPHCLK_DFSDM2_AUDIO)
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d00a      	beq.n	8007cf0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2AUDIOCLKSOURCE(PeriphClkInit->Dfsdm2AudioClockSelection));

    /* Configure the DFSDM1 Audio interface clock source */
    __HAL_RCC_DFSDM2AUDIO_CONFIG(PeriphClkInit->Dfsdm2AudioClockSelection);
 8007cda:	4b10      	ldr	r3, [pc, #64]	; (8007d1c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8007cdc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007ce0:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ce8:	490c      	ldr	r1, [pc, #48]	; (8007d1c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8007cea:	4313      	orrs	r3, r2
 8007cec:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- LPTIM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d00a      	beq.n	8007d12 <HAL_RCCEx_PeriphCLKConfig+0x50a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007cfc:	4b07      	ldr	r3, [pc, #28]	; (8007d1c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8007cfe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007d02:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d0a:	4904      	ldr	r1, [pc, #16]	; (8007d1c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8007d0c:	4313      	orrs	r3, r2
 8007d0e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  return HAL_OK;
 8007d12:	2300      	movs	r3, #0
}
 8007d14:	4618      	mov	r0, r3
 8007d16:	3720      	adds	r7, #32
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	bd80      	pop	{r7, pc}
 8007d1c:	40023800 	.word	0x40023800

08007d20 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_I2S_APB1: I2S APB1 peripheral clock
  *            @arg RCC_PERIPHCLK_I2S_APB2: I2S APB2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007d20:	b480      	push	{r7}
 8007d22:	b087      	sub	sp, #28
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8007d28:	2300      	movs	r3, #0
 8007d2a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8007d30:	2300      	movs	r3, #0
 8007d32:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8007d34:	2300      	movs	r3, #0
 8007d36:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2b01      	cmp	r3, #1
 8007d3c:	d003      	beq.n	8007d46 <HAL_RCCEx_GetPeriphCLKFreq+0x26>
 8007d3e:	2b02      	cmp	r3, #2
 8007d40:	f000 8098 	beq.w	8007e74 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8007d44:	e12d      	b.n	8007fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
  {
  case RCC_PERIPHCLK_I2S_APB1:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB1_SOURCE();
 8007d46:	4b9a      	ldr	r3, [pc, #616]	; (8007fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007d48:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007d4c:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8007d50:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007d58:	d00c      	beq.n	8007d74 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
 8007d5a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007d5e:	d802      	bhi.n	8007d66 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d00a      	beq.n	8007d7a <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
 8007d64:	e082      	b.n	8007e6c <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
 8007d66:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007d6a:	d047      	beq.n	8007dfc <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8007d6c:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8007d70:	d06f      	beq.n	8007e52 <HAL_RCCEx_GetPeriphCLKFreq+0x132>
 8007d72:	e07b      	b.n	8007e6c <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8007d74:	4b8f      	ldr	r3, [pc, #572]	; (8007fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007d76:	617b      	str	r3, [r7, #20]
          break;
 8007d78:	e07b      	b.n	8007e72 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
        }
      /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_PLLI2S:
        {
          if((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SSRC) == RCC_PLLI2SCFGR_PLLI2SSRC)
 8007d7a:	4b8d      	ldr	r3, [pc, #564]	; (8007fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007d7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007d80:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007d84:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007d88:	d109      	bne.n	8007d9e <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(EXTERNAL_CLOCK_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8007d8a:	4b89      	ldr	r3, [pc, #548]	; (8007fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007d8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007d90:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007d94:	4a87      	ldr	r2, [pc, #540]	; (8007fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007d96:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d9a:	613b      	str	r3, [r7, #16]
 8007d9c:	e019      	b.n	8007dd2 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          }
          else
          {
            /* Configure the PLLI2S division factor */
            /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
            if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8007d9e:	4b84      	ldr	r3, [pc, #528]	; (8007fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007da0:	685b      	ldr	r3, [r3, #4]
 8007da2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007da6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007daa:	d109      	bne.n	8007dc0 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
            {
              /* Get the I2S source clock value */
              vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8007dac:	4b80      	ldr	r3, [pc, #512]	; (8007fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007dae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007db2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007db6:	4a80      	ldr	r2, [pc, #512]	; (8007fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8007db8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007dbc:	613b      	str	r3, [r7, #16]
 8007dbe:	e008      	b.n	8007dd2 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            }
            else
            {
              /* Get the I2S source clock value */
              vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8007dc0:	4b7b      	ldr	r3, [pc, #492]	; (8007fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007dc2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007dc6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007dca:	4a7c      	ldr	r2, [pc, #496]	; (8007fbc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8007dcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8007dd0:	613b      	str	r3, [r7, #16]
            }
          }
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8007dd2:	4b77      	ldr	r3, [pc, #476]	; (8007fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007dd4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007dd8:	099b      	lsrs	r3, r3, #6
 8007dda:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007dde:	693b      	ldr	r3, [r7, #16]
 8007de0:	fb02 f303 	mul.w	r3, r2, r3
 8007de4:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8007de6:	4b72      	ldr	r3, [pc, #456]	; (8007fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007de8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007dec:	0f1b      	lsrs	r3, r3, #28
 8007dee:	f003 0307 	and.w	r3, r3, #7
 8007df2:	68ba      	ldr	r2, [r7, #8]
 8007df4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007df8:	617b      	str	r3, [r7, #20]
          break;
 8007dfa:	e03a      	b.n	8007e72 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
      /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8007dfc:	4b6c      	ldr	r3, [pc, #432]	; (8007fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007dfe:	685b      	ldr	r3, [r3, #4]
 8007e00:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007e04:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007e08:	d108      	bne.n	8007e1c <HAL_RCCEx_GetPeriphCLKFreq+0xfc>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007e0a:	4b69      	ldr	r3, [pc, #420]	; (8007fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007e0c:	685b      	ldr	r3, [r3, #4]
 8007e0e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007e12:	4a69      	ldr	r2, [pc, #420]	; (8007fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8007e14:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e18:	613b      	str	r3, [r7, #16]
 8007e1a:	e007      	b.n	8007e2c <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007e1c:	4b64      	ldr	r3, [pc, #400]	; (8007fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007e1e:	685b      	ldr	r3, [r3, #4]
 8007e20:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007e24:	4a65      	ldr	r2, [pc, #404]	; (8007fbc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8007e26:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e2a:	613b      	str	r3, [r7, #16]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 8007e2c:	4b60      	ldr	r3, [pc, #384]	; (8007fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007e2e:	685b      	ldr	r3, [r3, #4]
 8007e30:	099b      	lsrs	r3, r3, #6
 8007e32:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007e36:	693b      	ldr	r3, [r7, #16]
 8007e38:	fb02 f303 	mul.w	r3, r2, r3
 8007e3c:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 8007e3e:	4b5c      	ldr	r3, [pc, #368]	; (8007fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007e40:	685b      	ldr	r3, [r3, #4]
 8007e42:	0f1b      	lsrs	r3, r3, #28
 8007e44:	f003 0307 	and.w	r3, r3, #7
 8007e48:	68ba      	ldr	r2, [r7, #8]
 8007e4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e4e:	617b      	str	r3, [r7, #20]
          break;
 8007e50:	e00f      	b.n	8007e72 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
        }
      /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
      case RCC_I2SAPB1CLKSOURCE_PLLSRC:
        {
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8007e52:	4b57      	ldr	r3, [pc, #348]	; (8007fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007e54:	685b      	ldr	r3, [r3, #4]
 8007e56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007e5a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007e5e:	d102      	bne.n	8007e66 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
          {
            frequency = HSE_VALUE;
 8007e60:	4b55      	ldr	r3, [pc, #340]	; (8007fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8007e62:	617b      	str	r3, [r7, #20]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 8007e64:	e005      	b.n	8007e72 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
            frequency = HSI_VALUE;
 8007e66:	4b55      	ldr	r3, [pc, #340]	; (8007fbc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8007e68:	617b      	str	r3, [r7, #20]
          break;
 8007e6a:	e002      	b.n	8007e72 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	617b      	str	r3, [r7, #20]
          break;
 8007e70:	bf00      	nop
        }
      }
      break;
 8007e72:	e096      	b.n	8007fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
    }
  case RCC_PERIPHCLK_I2S_APB2:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB2_SOURCE();
 8007e74:	4b4e      	ldr	r3, [pc, #312]	; (8007fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007e76:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007e7a:	f003 53c0 	and.w	r3, r3, #402653184	; 0x18000000
 8007e7e:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007e86:	d00c      	beq.n	8007ea2 <HAL_RCCEx_GetPeriphCLKFreq+0x182>
 8007e88:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007e8c:	d802      	bhi.n	8007e94 <HAL_RCCEx_GetPeriphCLKFreq+0x174>
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d00a      	beq.n	8007ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
 8007e92:	e082      	b.n	8007f9a <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 8007e94:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007e98:	d047      	beq.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 8007e9a:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 8007e9e:	d06f      	beq.n	8007f80 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
 8007ea0:	e07b      	b.n	8007f9a <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8007ea2:	4b44      	ldr	r3, [pc, #272]	; (8007fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007ea4:	617b      	str	r3, [r7, #20]
          break;
 8007ea6:	e07b      	b.n	8007fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
        }
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_PLLI2S:
        {
          if((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SSRC) == RCC_PLLI2SCFGR_PLLI2SSRC)
 8007ea8:	4b41      	ldr	r3, [pc, #260]	; (8007fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007eaa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007eae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007eb2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007eb6:	d109      	bne.n	8007ecc <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(EXTERNAL_CLOCK_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8007eb8:	4b3d      	ldr	r3, [pc, #244]	; (8007fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007eba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007ebe:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007ec2:	4a3c      	ldr	r2, [pc, #240]	; (8007fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007ec4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ec8:	613b      	str	r3, [r7, #16]
 8007eca:	e019      	b.n	8007f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
          }
          else
          {
            /* Configure the PLLI2S division factor */
            /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
            if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8007ecc:	4b38      	ldr	r3, [pc, #224]	; (8007fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007ece:	685b      	ldr	r3, [r3, #4]
 8007ed0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007ed4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007ed8:	d109      	bne.n	8007eee <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
            {
              /* Get the I2S source clock value */
              vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8007eda:	4b35      	ldr	r3, [pc, #212]	; (8007fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007edc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007ee0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007ee4:	4a34      	ldr	r2, [pc, #208]	; (8007fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8007ee6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007eea:	613b      	str	r3, [r7, #16]
 8007eec:	e008      	b.n	8007f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
            }
            else
            {
              /* Get the I2S source clock value */
              vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8007eee:	4b30      	ldr	r3, [pc, #192]	; (8007fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007ef0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007ef4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007ef8:	4a30      	ldr	r2, [pc, #192]	; (8007fbc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8007efa:	fbb2 f3f3 	udiv	r3, r2, r3
 8007efe:	613b      	str	r3, [r7, #16]
            }
          }
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8007f00:	4b2b      	ldr	r3, [pc, #172]	; (8007fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007f02:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007f06:	099b      	lsrs	r3, r3, #6
 8007f08:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007f0c:	693b      	ldr	r3, [r7, #16]
 8007f0e:	fb02 f303 	mul.w	r3, r2, r3
 8007f12:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8007f14:	4b26      	ldr	r3, [pc, #152]	; (8007fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007f16:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007f1a:	0f1b      	lsrs	r3, r3, #28
 8007f1c:	f003 0307 	and.w	r3, r3, #7
 8007f20:	68ba      	ldr	r2, [r7, #8]
 8007f22:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f26:	617b      	str	r3, [r7, #20]
          break;
 8007f28:	e03a      	b.n	8007fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
        /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8007f2a:	4b21      	ldr	r3, [pc, #132]	; (8007fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007f2c:	685b      	ldr	r3, [r3, #4]
 8007f2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007f32:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007f36:	d108      	bne.n	8007f4a <HAL_RCCEx_GetPeriphCLKFreq+0x22a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007f38:	4b1d      	ldr	r3, [pc, #116]	; (8007fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007f3a:	685b      	ldr	r3, [r3, #4]
 8007f3c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007f40:	4a1d      	ldr	r2, [pc, #116]	; (8007fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8007f42:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f46:	613b      	str	r3, [r7, #16]
 8007f48:	e007      	b.n	8007f5a <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007f4a:	4b19      	ldr	r3, [pc, #100]	; (8007fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007f4c:	685b      	ldr	r3, [r3, #4]
 8007f4e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007f52:	4a1a      	ldr	r2, [pc, #104]	; (8007fbc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8007f54:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f58:	613b      	str	r3, [r7, #16]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 8007f5a:	4b15      	ldr	r3, [pc, #84]	; (8007fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007f5c:	685b      	ldr	r3, [r3, #4]
 8007f5e:	099b      	lsrs	r3, r3, #6
 8007f60:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007f64:	693b      	ldr	r3, [r7, #16]
 8007f66:	fb02 f303 	mul.w	r3, r2, r3
 8007f6a:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 8007f6c:	4b10      	ldr	r3, [pc, #64]	; (8007fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007f6e:	685b      	ldr	r3, [r3, #4]
 8007f70:	0f1b      	lsrs	r3, r3, #28
 8007f72:	f003 0307 	and.w	r3, r3, #7
 8007f76:	68ba      	ldr	r2, [r7, #8]
 8007f78:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f7c:	617b      	str	r3, [r7, #20]
          break;
 8007f7e:	e00f      	b.n	8007fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
        }
        /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
      case RCC_I2SAPB2CLKSOURCE_PLLSRC:
        {
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8007f80:	4b0b      	ldr	r3, [pc, #44]	; (8007fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007f82:	685b      	ldr	r3, [r3, #4]
 8007f84:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007f88:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007f8c:	d102      	bne.n	8007f94 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
          {
            frequency = HSE_VALUE;
 8007f8e:	4b0a      	ldr	r3, [pc, #40]	; (8007fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8007f90:	617b      	str	r3, [r7, #20]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 8007f92:	e005      	b.n	8007fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
            frequency = HSI_VALUE;
 8007f94:	4b09      	ldr	r3, [pc, #36]	; (8007fbc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8007f96:	617b      	str	r3, [r7, #20]
          break;
 8007f98:	e002      	b.n	8007fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
        }
      /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8007f9a:	2300      	movs	r3, #0
 8007f9c:	617b      	str	r3, [r7, #20]
          break;
 8007f9e:	bf00      	nop
        }
      }
      break;
 8007fa0:	bf00      	nop
    }
  }
  return frequency;
 8007fa2:	697b      	ldr	r3, [r7, #20]
}
 8007fa4:	4618      	mov	r0, r3
 8007fa6:	371c      	adds	r7, #28
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fae:	4770      	bx	lr
 8007fb0:	40023800 	.word	0x40023800
 8007fb4:	00bb8000 	.word	0x00bb8000
 8007fb8:	017d7840 	.word	0x017d7840
 8007fbc:	00f42400 	.word	0x00f42400

08007fc0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b086      	sub	sp, #24
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007fc8:	2300      	movs	r3, #0
 8007fca:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	f003 0301 	and.w	r3, r3, #1
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d075      	beq.n	80080c4 <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8007fd8:	4ba2      	ldr	r3, [pc, #648]	; (8008264 <HAL_RCC_OscConfig+0x2a4>)
 8007fda:	689b      	ldr	r3, [r3, #8]
 8007fdc:	f003 030c 	and.w	r3, r3, #12
 8007fe0:	2b04      	cmp	r3, #4
 8007fe2:	d00c      	beq.n	8007ffe <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007fe4:	4b9f      	ldr	r3, [pc, #636]	; (8008264 <HAL_RCC_OscConfig+0x2a4>)
 8007fe6:	689b      	ldr	r3, [r3, #8]
 8007fe8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8007fec:	2b08      	cmp	r3, #8
 8007fee:	d112      	bne.n	8008016 <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007ff0:	4b9c      	ldr	r3, [pc, #624]	; (8008264 <HAL_RCC_OscConfig+0x2a4>)
 8007ff2:	685b      	ldr	r3, [r3, #4]
 8007ff4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007ff8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007ffc:	d10b      	bne.n	8008016 <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007ffe:	4b99      	ldr	r3, [pc, #612]	; (8008264 <HAL_RCC_OscConfig+0x2a4>)
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008006:	2b00      	cmp	r3, #0
 8008008:	d05b      	beq.n	80080c2 <HAL_RCC_OscConfig+0x102>
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	685b      	ldr	r3, [r3, #4]
 800800e:	2b00      	cmp	r3, #0
 8008010:	d157      	bne.n	80080c2 <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 8008012:	2301      	movs	r3, #1
 8008014:	e20b      	b.n	800842e <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	685b      	ldr	r3, [r3, #4]
 800801a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800801e:	d106      	bne.n	800802e <HAL_RCC_OscConfig+0x6e>
 8008020:	4b90      	ldr	r3, [pc, #576]	; (8008264 <HAL_RCC_OscConfig+0x2a4>)
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	4a8f      	ldr	r2, [pc, #572]	; (8008264 <HAL_RCC_OscConfig+0x2a4>)
 8008026:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800802a:	6013      	str	r3, [r2, #0]
 800802c:	e01d      	b.n	800806a <HAL_RCC_OscConfig+0xaa>
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	685b      	ldr	r3, [r3, #4]
 8008032:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008036:	d10c      	bne.n	8008052 <HAL_RCC_OscConfig+0x92>
 8008038:	4b8a      	ldr	r3, [pc, #552]	; (8008264 <HAL_RCC_OscConfig+0x2a4>)
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	4a89      	ldr	r2, [pc, #548]	; (8008264 <HAL_RCC_OscConfig+0x2a4>)
 800803e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008042:	6013      	str	r3, [r2, #0]
 8008044:	4b87      	ldr	r3, [pc, #540]	; (8008264 <HAL_RCC_OscConfig+0x2a4>)
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	4a86      	ldr	r2, [pc, #536]	; (8008264 <HAL_RCC_OscConfig+0x2a4>)
 800804a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800804e:	6013      	str	r3, [r2, #0]
 8008050:	e00b      	b.n	800806a <HAL_RCC_OscConfig+0xaa>
 8008052:	4b84      	ldr	r3, [pc, #528]	; (8008264 <HAL_RCC_OscConfig+0x2a4>)
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	4a83      	ldr	r2, [pc, #524]	; (8008264 <HAL_RCC_OscConfig+0x2a4>)
 8008058:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800805c:	6013      	str	r3, [r2, #0]
 800805e:	4b81      	ldr	r3, [pc, #516]	; (8008264 <HAL_RCC_OscConfig+0x2a4>)
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	4a80      	ldr	r2, [pc, #512]	; (8008264 <HAL_RCC_OscConfig+0x2a4>)
 8008064:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008068:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	685b      	ldr	r3, [r3, #4]
 800806e:	2b00      	cmp	r3, #0
 8008070:	d013      	beq.n	800809a <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008072:	f7fb fdd7 	bl	8003c24 <HAL_GetTick>
 8008076:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008078:	e008      	b.n	800808c <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800807a:	f7fb fdd3 	bl	8003c24 <HAL_GetTick>
 800807e:	4602      	mov	r2, r0
 8008080:	693b      	ldr	r3, [r7, #16]
 8008082:	1ad3      	subs	r3, r2, r3
 8008084:	2b64      	cmp	r3, #100	; 0x64
 8008086:	d901      	bls.n	800808c <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 8008088:	2303      	movs	r3, #3
 800808a:	e1d0      	b.n	800842e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800808c:	4b75      	ldr	r3, [pc, #468]	; (8008264 <HAL_RCC_OscConfig+0x2a4>)
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008094:	2b00      	cmp	r3, #0
 8008096:	d0f0      	beq.n	800807a <HAL_RCC_OscConfig+0xba>
 8008098:	e014      	b.n	80080c4 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800809a:	f7fb fdc3 	bl	8003c24 <HAL_GetTick>
 800809e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80080a0:	e008      	b.n	80080b4 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80080a2:	f7fb fdbf 	bl	8003c24 <HAL_GetTick>
 80080a6:	4602      	mov	r2, r0
 80080a8:	693b      	ldr	r3, [r7, #16]
 80080aa:	1ad3      	subs	r3, r2, r3
 80080ac:	2b64      	cmp	r3, #100	; 0x64
 80080ae:	d901      	bls.n	80080b4 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 80080b0:	2303      	movs	r3, #3
 80080b2:	e1bc      	b.n	800842e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80080b4:	4b6b      	ldr	r3, [pc, #428]	; (8008264 <HAL_RCC_OscConfig+0x2a4>)
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d1f0      	bne.n	80080a2 <HAL_RCC_OscConfig+0xe2>
 80080c0:	e000      	b.n	80080c4 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80080c2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	f003 0302 	and.w	r3, r3, #2
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d063      	beq.n	8008198 <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80080d0:	4b64      	ldr	r3, [pc, #400]	; (8008264 <HAL_RCC_OscConfig+0x2a4>)
 80080d2:	689b      	ldr	r3, [r3, #8]
 80080d4:	f003 030c 	and.w	r3, r3, #12
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d00b      	beq.n	80080f4 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80080dc:	4b61      	ldr	r3, [pc, #388]	; (8008264 <HAL_RCC_OscConfig+0x2a4>)
 80080de:	689b      	ldr	r3, [r3, #8]
 80080e0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80080e4:	2b08      	cmp	r3, #8
 80080e6:	d11c      	bne.n	8008122 <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80080e8:	4b5e      	ldr	r3, [pc, #376]	; (8008264 <HAL_RCC_OscConfig+0x2a4>)
 80080ea:	685b      	ldr	r3, [r3, #4]
 80080ec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d116      	bne.n	8008122 <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80080f4:	4b5b      	ldr	r3, [pc, #364]	; (8008264 <HAL_RCC_OscConfig+0x2a4>)
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	f003 0302 	and.w	r3, r3, #2
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d005      	beq.n	800810c <HAL_RCC_OscConfig+0x14c>
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	68db      	ldr	r3, [r3, #12]
 8008104:	2b01      	cmp	r3, #1
 8008106:	d001      	beq.n	800810c <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 8008108:	2301      	movs	r3, #1
 800810a:	e190      	b.n	800842e <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800810c:	4b55      	ldr	r3, [pc, #340]	; (8008264 <HAL_RCC_OscConfig+0x2a4>)
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	691b      	ldr	r3, [r3, #16]
 8008118:	00db      	lsls	r3, r3, #3
 800811a:	4952      	ldr	r1, [pc, #328]	; (8008264 <HAL_RCC_OscConfig+0x2a4>)
 800811c:	4313      	orrs	r3, r2
 800811e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008120:	e03a      	b.n	8008198 <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	68db      	ldr	r3, [r3, #12]
 8008126:	2b00      	cmp	r3, #0
 8008128:	d020      	beq.n	800816c <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800812a:	4b4f      	ldr	r3, [pc, #316]	; (8008268 <HAL_RCC_OscConfig+0x2a8>)
 800812c:	2201      	movs	r2, #1
 800812e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008130:	f7fb fd78 	bl	8003c24 <HAL_GetTick>
 8008134:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008136:	e008      	b.n	800814a <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008138:	f7fb fd74 	bl	8003c24 <HAL_GetTick>
 800813c:	4602      	mov	r2, r0
 800813e:	693b      	ldr	r3, [r7, #16]
 8008140:	1ad3      	subs	r3, r2, r3
 8008142:	2b02      	cmp	r3, #2
 8008144:	d901      	bls.n	800814a <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 8008146:	2303      	movs	r3, #3
 8008148:	e171      	b.n	800842e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800814a:	4b46      	ldr	r3, [pc, #280]	; (8008264 <HAL_RCC_OscConfig+0x2a4>)
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	f003 0302 	and.w	r3, r3, #2
 8008152:	2b00      	cmp	r3, #0
 8008154:	d0f0      	beq.n	8008138 <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008156:	4b43      	ldr	r3, [pc, #268]	; (8008264 <HAL_RCC_OscConfig+0x2a4>)
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	691b      	ldr	r3, [r3, #16]
 8008162:	00db      	lsls	r3, r3, #3
 8008164:	493f      	ldr	r1, [pc, #252]	; (8008264 <HAL_RCC_OscConfig+0x2a4>)
 8008166:	4313      	orrs	r3, r2
 8008168:	600b      	str	r3, [r1, #0]
 800816a:	e015      	b.n	8008198 <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800816c:	4b3e      	ldr	r3, [pc, #248]	; (8008268 <HAL_RCC_OscConfig+0x2a8>)
 800816e:	2200      	movs	r2, #0
 8008170:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008172:	f7fb fd57 	bl	8003c24 <HAL_GetTick>
 8008176:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008178:	e008      	b.n	800818c <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800817a:	f7fb fd53 	bl	8003c24 <HAL_GetTick>
 800817e:	4602      	mov	r2, r0
 8008180:	693b      	ldr	r3, [r7, #16]
 8008182:	1ad3      	subs	r3, r2, r3
 8008184:	2b02      	cmp	r3, #2
 8008186:	d901      	bls.n	800818c <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8008188:	2303      	movs	r3, #3
 800818a:	e150      	b.n	800842e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800818c:	4b35      	ldr	r3, [pc, #212]	; (8008264 <HAL_RCC_OscConfig+0x2a4>)
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	f003 0302 	and.w	r3, r3, #2
 8008194:	2b00      	cmp	r3, #0
 8008196:	d1f0      	bne.n	800817a <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	f003 0308 	and.w	r3, r3, #8
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d030      	beq.n	8008206 <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	695b      	ldr	r3, [r3, #20]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d016      	beq.n	80081da <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80081ac:	4b2f      	ldr	r3, [pc, #188]	; (800826c <HAL_RCC_OscConfig+0x2ac>)
 80081ae:	2201      	movs	r2, #1
 80081b0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80081b2:	f7fb fd37 	bl	8003c24 <HAL_GetTick>
 80081b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80081b8:	e008      	b.n	80081cc <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80081ba:	f7fb fd33 	bl	8003c24 <HAL_GetTick>
 80081be:	4602      	mov	r2, r0
 80081c0:	693b      	ldr	r3, [r7, #16]
 80081c2:	1ad3      	subs	r3, r2, r3
 80081c4:	2b02      	cmp	r3, #2
 80081c6:	d901      	bls.n	80081cc <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 80081c8:	2303      	movs	r3, #3
 80081ca:	e130      	b.n	800842e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80081cc:	4b25      	ldr	r3, [pc, #148]	; (8008264 <HAL_RCC_OscConfig+0x2a4>)
 80081ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80081d0:	f003 0302 	and.w	r3, r3, #2
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d0f0      	beq.n	80081ba <HAL_RCC_OscConfig+0x1fa>
 80081d8:	e015      	b.n	8008206 <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80081da:	4b24      	ldr	r3, [pc, #144]	; (800826c <HAL_RCC_OscConfig+0x2ac>)
 80081dc:	2200      	movs	r2, #0
 80081de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80081e0:	f7fb fd20 	bl	8003c24 <HAL_GetTick>
 80081e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80081e6:	e008      	b.n	80081fa <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80081e8:	f7fb fd1c 	bl	8003c24 <HAL_GetTick>
 80081ec:	4602      	mov	r2, r0
 80081ee:	693b      	ldr	r3, [r7, #16]
 80081f0:	1ad3      	subs	r3, r2, r3
 80081f2:	2b02      	cmp	r3, #2
 80081f4:	d901      	bls.n	80081fa <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 80081f6:	2303      	movs	r3, #3
 80081f8:	e119      	b.n	800842e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80081fa:	4b1a      	ldr	r3, [pc, #104]	; (8008264 <HAL_RCC_OscConfig+0x2a4>)
 80081fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80081fe:	f003 0302 	and.w	r3, r3, #2
 8008202:	2b00      	cmp	r3, #0
 8008204:	d1f0      	bne.n	80081e8 <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	f003 0304 	and.w	r3, r3, #4
 800820e:	2b00      	cmp	r3, #0
 8008210:	f000 809f 	beq.w	8008352 <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008214:	2300      	movs	r3, #0
 8008216:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008218:	4b12      	ldr	r3, [pc, #72]	; (8008264 <HAL_RCC_OscConfig+0x2a4>)
 800821a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800821c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008220:	2b00      	cmp	r3, #0
 8008222:	d10f      	bne.n	8008244 <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008224:	2300      	movs	r3, #0
 8008226:	60fb      	str	r3, [r7, #12]
 8008228:	4b0e      	ldr	r3, [pc, #56]	; (8008264 <HAL_RCC_OscConfig+0x2a4>)
 800822a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800822c:	4a0d      	ldr	r2, [pc, #52]	; (8008264 <HAL_RCC_OscConfig+0x2a4>)
 800822e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008232:	6413      	str	r3, [r2, #64]	; 0x40
 8008234:	4b0b      	ldr	r3, [pc, #44]	; (8008264 <HAL_RCC_OscConfig+0x2a4>)
 8008236:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008238:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800823c:	60fb      	str	r3, [r7, #12]
 800823e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8008240:	2301      	movs	r3, #1
 8008242:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008244:	4b0a      	ldr	r3, [pc, #40]	; (8008270 <HAL_RCC_OscConfig+0x2b0>)
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800824c:	2b00      	cmp	r3, #0
 800824e:	d120      	bne.n	8008292 <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008250:	4b07      	ldr	r3, [pc, #28]	; (8008270 <HAL_RCC_OscConfig+0x2b0>)
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	4a06      	ldr	r2, [pc, #24]	; (8008270 <HAL_RCC_OscConfig+0x2b0>)
 8008256:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800825a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800825c:	f7fb fce2 	bl	8003c24 <HAL_GetTick>
 8008260:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008262:	e010      	b.n	8008286 <HAL_RCC_OscConfig+0x2c6>
 8008264:	40023800 	.word	0x40023800
 8008268:	42470000 	.word	0x42470000
 800826c:	42470e80 	.word	0x42470e80
 8008270:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008274:	f7fb fcd6 	bl	8003c24 <HAL_GetTick>
 8008278:	4602      	mov	r2, r0
 800827a:	693b      	ldr	r3, [r7, #16]
 800827c:	1ad3      	subs	r3, r2, r3
 800827e:	2b02      	cmp	r3, #2
 8008280:	d901      	bls.n	8008286 <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 8008282:	2303      	movs	r3, #3
 8008284:	e0d3      	b.n	800842e <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008286:	4b6c      	ldr	r3, [pc, #432]	; (8008438 <HAL_RCC_OscConfig+0x478>)
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800828e:	2b00      	cmp	r3, #0
 8008290:	d0f0      	beq.n	8008274 <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	689b      	ldr	r3, [r3, #8]
 8008296:	2b01      	cmp	r3, #1
 8008298:	d106      	bne.n	80082a8 <HAL_RCC_OscConfig+0x2e8>
 800829a:	4b68      	ldr	r3, [pc, #416]	; (800843c <HAL_RCC_OscConfig+0x47c>)
 800829c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800829e:	4a67      	ldr	r2, [pc, #412]	; (800843c <HAL_RCC_OscConfig+0x47c>)
 80082a0:	f043 0301 	orr.w	r3, r3, #1
 80082a4:	6713      	str	r3, [r2, #112]	; 0x70
 80082a6:	e01c      	b.n	80082e2 <HAL_RCC_OscConfig+0x322>
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	689b      	ldr	r3, [r3, #8]
 80082ac:	2b05      	cmp	r3, #5
 80082ae:	d10c      	bne.n	80082ca <HAL_RCC_OscConfig+0x30a>
 80082b0:	4b62      	ldr	r3, [pc, #392]	; (800843c <HAL_RCC_OscConfig+0x47c>)
 80082b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082b4:	4a61      	ldr	r2, [pc, #388]	; (800843c <HAL_RCC_OscConfig+0x47c>)
 80082b6:	f043 0304 	orr.w	r3, r3, #4
 80082ba:	6713      	str	r3, [r2, #112]	; 0x70
 80082bc:	4b5f      	ldr	r3, [pc, #380]	; (800843c <HAL_RCC_OscConfig+0x47c>)
 80082be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082c0:	4a5e      	ldr	r2, [pc, #376]	; (800843c <HAL_RCC_OscConfig+0x47c>)
 80082c2:	f043 0301 	orr.w	r3, r3, #1
 80082c6:	6713      	str	r3, [r2, #112]	; 0x70
 80082c8:	e00b      	b.n	80082e2 <HAL_RCC_OscConfig+0x322>
 80082ca:	4b5c      	ldr	r3, [pc, #368]	; (800843c <HAL_RCC_OscConfig+0x47c>)
 80082cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082ce:	4a5b      	ldr	r2, [pc, #364]	; (800843c <HAL_RCC_OscConfig+0x47c>)
 80082d0:	f023 0301 	bic.w	r3, r3, #1
 80082d4:	6713      	str	r3, [r2, #112]	; 0x70
 80082d6:	4b59      	ldr	r3, [pc, #356]	; (800843c <HAL_RCC_OscConfig+0x47c>)
 80082d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082da:	4a58      	ldr	r2, [pc, #352]	; (800843c <HAL_RCC_OscConfig+0x47c>)
 80082dc:	f023 0304 	bic.w	r3, r3, #4
 80082e0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	689b      	ldr	r3, [r3, #8]
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d015      	beq.n	8008316 <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80082ea:	f7fb fc9b 	bl	8003c24 <HAL_GetTick>
 80082ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80082f0:	e00a      	b.n	8008308 <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80082f2:	f7fb fc97 	bl	8003c24 <HAL_GetTick>
 80082f6:	4602      	mov	r2, r0
 80082f8:	693b      	ldr	r3, [r7, #16]
 80082fa:	1ad3      	subs	r3, r2, r3
 80082fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8008300:	4293      	cmp	r3, r2
 8008302:	d901      	bls.n	8008308 <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 8008304:	2303      	movs	r3, #3
 8008306:	e092      	b.n	800842e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008308:	4b4c      	ldr	r3, [pc, #304]	; (800843c <HAL_RCC_OscConfig+0x47c>)
 800830a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800830c:	f003 0302 	and.w	r3, r3, #2
 8008310:	2b00      	cmp	r3, #0
 8008312:	d0ee      	beq.n	80082f2 <HAL_RCC_OscConfig+0x332>
 8008314:	e014      	b.n	8008340 <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008316:	f7fb fc85 	bl	8003c24 <HAL_GetTick>
 800831a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800831c:	e00a      	b.n	8008334 <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800831e:	f7fb fc81 	bl	8003c24 <HAL_GetTick>
 8008322:	4602      	mov	r2, r0
 8008324:	693b      	ldr	r3, [r7, #16]
 8008326:	1ad3      	subs	r3, r2, r3
 8008328:	f241 3288 	movw	r2, #5000	; 0x1388
 800832c:	4293      	cmp	r3, r2
 800832e:	d901      	bls.n	8008334 <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 8008330:	2303      	movs	r3, #3
 8008332:	e07c      	b.n	800842e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008334:	4b41      	ldr	r3, [pc, #260]	; (800843c <HAL_RCC_OscConfig+0x47c>)
 8008336:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008338:	f003 0302 	and.w	r3, r3, #2
 800833c:	2b00      	cmp	r3, #0
 800833e:	d1ee      	bne.n	800831e <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008340:	7dfb      	ldrb	r3, [r7, #23]
 8008342:	2b01      	cmp	r3, #1
 8008344:	d105      	bne.n	8008352 <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008346:	4b3d      	ldr	r3, [pc, #244]	; (800843c <HAL_RCC_OscConfig+0x47c>)
 8008348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800834a:	4a3c      	ldr	r2, [pc, #240]	; (800843c <HAL_RCC_OscConfig+0x47c>)
 800834c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008350:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	699b      	ldr	r3, [r3, #24]
 8008356:	2b00      	cmp	r3, #0
 8008358:	d068      	beq.n	800842c <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800835a:	4b38      	ldr	r3, [pc, #224]	; (800843c <HAL_RCC_OscConfig+0x47c>)
 800835c:	689b      	ldr	r3, [r3, #8]
 800835e:	f003 030c 	and.w	r3, r3, #12
 8008362:	2b08      	cmp	r3, #8
 8008364:	d060      	beq.n	8008428 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	699b      	ldr	r3, [r3, #24]
 800836a:	2b02      	cmp	r3, #2
 800836c:	d145      	bne.n	80083fa <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800836e:	4b34      	ldr	r3, [pc, #208]	; (8008440 <HAL_RCC_OscConfig+0x480>)
 8008370:	2200      	movs	r2, #0
 8008372:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008374:	f7fb fc56 	bl	8003c24 <HAL_GetTick>
 8008378:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800837a:	e008      	b.n	800838e <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800837c:	f7fb fc52 	bl	8003c24 <HAL_GetTick>
 8008380:	4602      	mov	r2, r0
 8008382:	693b      	ldr	r3, [r7, #16]
 8008384:	1ad3      	subs	r3, r2, r3
 8008386:	2b02      	cmp	r3, #2
 8008388:	d901      	bls.n	800838e <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 800838a:	2303      	movs	r3, #3
 800838c:	e04f      	b.n	800842e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800838e:	4b2b      	ldr	r3, [pc, #172]	; (800843c <HAL_RCC_OscConfig+0x47c>)
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008396:	2b00      	cmp	r3, #0
 8008398:	d1f0      	bne.n	800837c <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	69da      	ldr	r2, [r3, #28]
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	6a1b      	ldr	r3, [r3, #32]
 80083a2:	431a      	orrs	r2, r3
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083a8:	019b      	lsls	r3, r3, #6
 80083aa:	431a      	orrs	r2, r3
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083b0:	085b      	lsrs	r3, r3, #1
 80083b2:	3b01      	subs	r3, #1
 80083b4:	041b      	lsls	r3, r3, #16
 80083b6:	431a      	orrs	r2, r3
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083bc:	061b      	lsls	r3, r3, #24
 80083be:	431a      	orrs	r2, r3
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083c4:	071b      	lsls	r3, r3, #28
 80083c6:	491d      	ldr	r1, [pc, #116]	; (800843c <HAL_RCC_OscConfig+0x47c>)
 80083c8:	4313      	orrs	r3, r2
 80083ca:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80083cc:	4b1c      	ldr	r3, [pc, #112]	; (8008440 <HAL_RCC_OscConfig+0x480>)
 80083ce:	2201      	movs	r2, #1
 80083d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80083d2:	f7fb fc27 	bl	8003c24 <HAL_GetTick>
 80083d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80083d8:	e008      	b.n	80083ec <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80083da:	f7fb fc23 	bl	8003c24 <HAL_GetTick>
 80083de:	4602      	mov	r2, r0
 80083e0:	693b      	ldr	r3, [r7, #16]
 80083e2:	1ad3      	subs	r3, r2, r3
 80083e4:	2b02      	cmp	r3, #2
 80083e6:	d901      	bls.n	80083ec <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 80083e8:	2303      	movs	r3, #3
 80083ea:	e020      	b.n	800842e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80083ec:	4b13      	ldr	r3, [pc, #76]	; (800843c <HAL_RCC_OscConfig+0x47c>)
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d0f0      	beq.n	80083da <HAL_RCC_OscConfig+0x41a>
 80083f8:	e018      	b.n	800842c <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80083fa:	4b11      	ldr	r3, [pc, #68]	; (8008440 <HAL_RCC_OscConfig+0x480>)
 80083fc:	2200      	movs	r2, #0
 80083fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008400:	f7fb fc10 	bl	8003c24 <HAL_GetTick>
 8008404:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008406:	e008      	b.n	800841a <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008408:	f7fb fc0c 	bl	8003c24 <HAL_GetTick>
 800840c:	4602      	mov	r2, r0
 800840e:	693b      	ldr	r3, [r7, #16]
 8008410:	1ad3      	subs	r3, r2, r3
 8008412:	2b02      	cmp	r3, #2
 8008414:	d901      	bls.n	800841a <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8008416:	2303      	movs	r3, #3
 8008418:	e009      	b.n	800842e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800841a:	4b08      	ldr	r3, [pc, #32]	; (800843c <HAL_RCC_OscConfig+0x47c>)
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008422:	2b00      	cmp	r3, #0
 8008424:	d1f0      	bne.n	8008408 <HAL_RCC_OscConfig+0x448>
 8008426:	e001      	b.n	800842c <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8008428:	2301      	movs	r3, #1
 800842a:	e000      	b.n	800842e <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 800842c:	2300      	movs	r3, #0
}
 800842e:	4618      	mov	r0, r3
 8008430:	3718      	adds	r7, #24
 8008432:	46bd      	mov	sp, r7
 8008434:	bd80      	pop	{r7, pc}
 8008436:	bf00      	nop
 8008438:	40007000 	.word	0x40007000
 800843c:	40023800 	.word	0x40023800
 8008440:	42470060 	.word	0x42470060

08008444 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8008444:	b580      	push	{r7, lr}
 8008446:	b082      	sub	sp, #8
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2b00      	cmp	r3, #0
 8008450:	d101      	bne.n	8008456 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8008452:	2301      	movs	r3, #1
 8008454:	e022      	b.n	800849c <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800845c:	b2db      	uxtb	r3, r3
 800845e:	2b00      	cmp	r3, #0
 8008460:	d105      	bne.n	800846e <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	2200      	movs	r2, #0
 8008466:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8008468:	6878      	ldr	r0, [r7, #4]
 800846a:	f7f9 fe7b 	bl	8002164 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	2203      	movs	r2, #3
 8008472:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8008476:	6878      	ldr	r0, [r7, #4]
 8008478:	f000 f814 	bl	80084a4 <HAL_SD_InitCard>
 800847c:	4603      	mov	r3, r0
 800847e:	2b00      	cmp	r3, #0
 8008480:	d001      	beq.n	8008486 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8008482:	2301      	movs	r3, #1
 8008484:	e00a      	b.n	800849c <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	2200      	movs	r2, #0
 800848a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	2200      	movs	r2, #0
 8008490:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	2201      	movs	r2, #1
 8008496:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800849a:	2300      	movs	r3, #0
}
 800849c:	4618      	mov	r0, r3
 800849e:	3708      	adds	r7, #8
 80084a0:	46bd      	mov	sp, r7
 80084a2:	bd80      	pop	{r7, pc}

080084a4 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 80084a4:	b5b0      	push	{r4, r5, r7, lr}
 80084a6:	b08e      	sub	sp, #56	; 0x38
 80084a8:	af04      	add	r7, sp, #16
 80084aa:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 80084ac:	2300      	movs	r3, #0
 80084ae:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 80084b0:	2300      	movs	r3, #0
 80084b2:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80084b4:	2300      	movs	r3, #0
 80084b6:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 80084b8:	2300      	movs	r3, #0
 80084ba:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80084bc:	2300      	movs	r3, #0
 80084be:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 80084c0:	2376      	movs	r3, #118	; 0x76
 80084c2:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681d      	ldr	r5, [r3, #0]
 80084c8:	466c      	mov	r4, sp
 80084ca:	f107 0314 	add.w	r3, r7, #20
 80084ce:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80084d2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80084d6:	f107 0308 	add.w	r3, r7, #8
 80084da:	cb0e      	ldmia	r3, {r1, r2, r3}
 80084dc:	4628      	mov	r0, r5
 80084de:	f001 fc89 	bl	8009df4 <SDIO_Init>
 80084e2:	4603      	mov	r3, r0
 80084e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 80084e8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d001      	beq.n	80084f4 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 80084f0:	2301      	movs	r3, #1
 80084f2:	e031      	b.n	8008558 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 80084f4:	4b1a      	ldr	r3, [pc, #104]	; (8008560 <HAL_SD_InitCard+0xbc>)
 80084f6:	2200      	movs	r2, #0
 80084f8:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	4618      	mov	r0, r3
 8008500:	f001 fcb0 	bl	8009e64 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8008504:	4b16      	ldr	r3, [pc, #88]	; (8008560 <HAL_SD_InitCard+0xbc>)
 8008506:	2201      	movs	r2, #1
 8008508:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800850a:	6878      	ldr	r0, [r7, #4]
 800850c:	f000 fb18 	bl	8008b40 <SD_PowerON>
 8008510:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008512:	6a3b      	ldr	r3, [r7, #32]
 8008514:	2b00      	cmp	r3, #0
 8008516:	d00b      	beq.n	8008530 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	2201      	movs	r2, #1
 800851c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008524:	6a3b      	ldr	r3, [r7, #32]
 8008526:	431a      	orrs	r2, r3
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800852c:	2301      	movs	r3, #1
 800852e:	e013      	b.n	8008558 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8008530:	6878      	ldr	r0, [r7, #4]
 8008532:	f000 fa37 	bl	80089a4 <SD_InitCard>
 8008536:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008538:	6a3b      	ldr	r3, [r7, #32]
 800853a:	2b00      	cmp	r3, #0
 800853c:	d00b      	beq.n	8008556 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	2201      	movs	r2, #1
 8008542:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800854a:	6a3b      	ldr	r3, [r7, #32]
 800854c:	431a      	orrs	r2, r3
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008552:	2301      	movs	r3, #1
 8008554:	e000      	b.n	8008558 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 8008556:	2300      	movs	r3, #0
}
 8008558:	4618      	mov	r0, r3
 800855a:	3728      	adds	r7, #40	; 0x28
 800855c:	46bd      	mov	sp, r7
 800855e:	bdb0      	pop	{r4, r5, r7, pc}
 8008560:	422580a0 	.word	0x422580a0

08008564 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8008564:	b480      	push	{r7}
 8008566:	b083      	sub	sp, #12
 8008568:	af00      	add	r7, sp, #0
 800856a:	6078      	str	r0, [r7, #4]
 800856c:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008572:	0f9b      	lsrs	r3, r3, #30
 8008574:	b2da      	uxtb	r2, r3
 8008576:	683b      	ldr	r3, [r7, #0]
 8008578:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800857e:	0e9b      	lsrs	r3, r3, #26
 8008580:	b2db      	uxtb	r3, r3
 8008582:	f003 030f 	and.w	r3, r3, #15
 8008586:	b2da      	uxtb	r2, r3
 8008588:	683b      	ldr	r3, [r7, #0]
 800858a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008590:	0e1b      	lsrs	r3, r3, #24
 8008592:	b2db      	uxtb	r3, r3
 8008594:	f003 0303 	and.w	r3, r3, #3
 8008598:	b2da      	uxtb	r2, r3
 800859a:	683b      	ldr	r3, [r7, #0]
 800859c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80085a2:	0c1b      	lsrs	r3, r3, #16
 80085a4:	b2da      	uxtb	r2, r3
 80085a6:	683b      	ldr	r3, [r7, #0]
 80085a8:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80085ae:	0a1b      	lsrs	r3, r3, #8
 80085b0:	b2da      	uxtb	r2, r3
 80085b2:	683b      	ldr	r3, [r7, #0]
 80085b4:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80085ba:	b2da      	uxtb	r2, r3
 80085bc:	683b      	ldr	r3, [r7, #0]
 80085be:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80085c4:	0d1b      	lsrs	r3, r3, #20
 80085c6:	b29a      	uxth	r2, r3
 80085c8:	683b      	ldr	r3, [r7, #0]
 80085ca:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80085d0:	0c1b      	lsrs	r3, r3, #16
 80085d2:	b2db      	uxtb	r3, r3
 80085d4:	f003 030f 	and.w	r3, r3, #15
 80085d8:	b2da      	uxtb	r2, r3
 80085da:	683b      	ldr	r3, [r7, #0]
 80085dc:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80085e2:	0bdb      	lsrs	r3, r3, #15
 80085e4:	b2db      	uxtb	r3, r3
 80085e6:	f003 0301 	and.w	r3, r3, #1
 80085ea:	b2da      	uxtb	r2, r3
 80085ec:	683b      	ldr	r3, [r7, #0]
 80085ee:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80085f4:	0b9b      	lsrs	r3, r3, #14
 80085f6:	b2db      	uxtb	r3, r3
 80085f8:	f003 0301 	and.w	r3, r3, #1
 80085fc:	b2da      	uxtb	r2, r3
 80085fe:	683b      	ldr	r3, [r7, #0]
 8008600:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008606:	0b5b      	lsrs	r3, r3, #13
 8008608:	b2db      	uxtb	r3, r3
 800860a:	f003 0301 	and.w	r3, r3, #1
 800860e:	b2da      	uxtb	r2, r3
 8008610:	683b      	ldr	r3, [r7, #0]
 8008612:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008618:	0b1b      	lsrs	r3, r3, #12
 800861a:	b2db      	uxtb	r3, r3
 800861c:	f003 0301 	and.w	r3, r3, #1
 8008620:	b2da      	uxtb	r2, r3
 8008622:	683b      	ldr	r3, [r7, #0]
 8008624:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8008626:	683b      	ldr	r3, [r7, #0]
 8008628:	2200      	movs	r2, #0
 800862a:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008630:	2b00      	cmp	r3, #0
 8008632:	d163      	bne.n	80086fc <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008638:	009a      	lsls	r2, r3, #2
 800863a:	f640 73fc 	movw	r3, #4092	; 0xffc
 800863e:	4013      	ands	r3, r2
 8008640:	687a      	ldr	r2, [r7, #4]
 8008642:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8008644:	0f92      	lsrs	r2, r2, #30
 8008646:	431a      	orrs	r2, r3
 8008648:	683b      	ldr	r3, [r7, #0]
 800864a:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008650:	0edb      	lsrs	r3, r3, #27
 8008652:	b2db      	uxtb	r3, r3
 8008654:	f003 0307 	and.w	r3, r3, #7
 8008658:	b2da      	uxtb	r2, r3
 800865a:	683b      	ldr	r3, [r7, #0]
 800865c:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008662:	0e1b      	lsrs	r3, r3, #24
 8008664:	b2db      	uxtb	r3, r3
 8008666:	f003 0307 	and.w	r3, r3, #7
 800866a:	b2da      	uxtb	r2, r3
 800866c:	683b      	ldr	r3, [r7, #0]
 800866e:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008674:	0d5b      	lsrs	r3, r3, #21
 8008676:	b2db      	uxtb	r3, r3
 8008678:	f003 0307 	and.w	r3, r3, #7
 800867c:	b2da      	uxtb	r2, r3
 800867e:	683b      	ldr	r3, [r7, #0]
 8008680:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008686:	0c9b      	lsrs	r3, r3, #18
 8008688:	b2db      	uxtb	r3, r3
 800868a:	f003 0307 	and.w	r3, r3, #7
 800868e:	b2da      	uxtb	r2, r3
 8008690:	683b      	ldr	r3, [r7, #0]
 8008692:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008698:	0bdb      	lsrs	r3, r3, #15
 800869a:	b2db      	uxtb	r3, r3
 800869c:	f003 0307 	and.w	r3, r3, #7
 80086a0:	b2da      	uxtb	r2, r3
 80086a2:	683b      	ldr	r3, [r7, #0]
 80086a4:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80086a6:	683b      	ldr	r3, [r7, #0]
 80086a8:	691b      	ldr	r3, [r3, #16]
 80086aa:	1c5a      	adds	r2, r3, #1
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80086b0:	683b      	ldr	r3, [r7, #0]
 80086b2:	7e1b      	ldrb	r3, [r3, #24]
 80086b4:	b2db      	uxtb	r3, r3
 80086b6:	f003 0307 	and.w	r3, r3, #7
 80086ba:	3302      	adds	r3, #2
 80086bc:	2201      	movs	r2, #1
 80086be:	fa02 f303 	lsl.w	r3, r2, r3
 80086c2:	687a      	ldr	r2, [r7, #4]
 80086c4:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80086c6:	fb02 f203 	mul.w	r2, r2, r3
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80086ce:	683b      	ldr	r3, [r7, #0]
 80086d0:	7a1b      	ldrb	r3, [r3, #8]
 80086d2:	b2db      	uxtb	r3, r3
 80086d4:	f003 030f 	and.w	r3, r3, #15
 80086d8:	2201      	movs	r2, #1
 80086da:	409a      	lsls	r2, r3
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80086e4:	687a      	ldr	r2, [r7, #4]
 80086e6:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80086e8:	0a52      	lsrs	r2, r2, #9
 80086ea:	fb02 f203 	mul.w	r2, r2, r3
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80086f8:	661a      	str	r2, [r3, #96]	; 0x60
 80086fa:	e031      	b.n	8008760 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008700:	2b01      	cmp	r3, #1
 8008702:	d11d      	bne.n	8008740 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008708:	041b      	lsls	r3, r3, #16
 800870a:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008712:	0c1b      	lsrs	r3, r3, #16
 8008714:	431a      	orrs	r2, r3
 8008716:	683b      	ldr	r3, [r7, #0]
 8008718:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800871a:	683b      	ldr	r3, [r7, #0]
 800871c:	691b      	ldr	r3, [r3, #16]
 800871e:	3301      	adds	r3, #1
 8008720:	029a      	lsls	r2, r3, #10
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008734:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	661a      	str	r2, [r3, #96]	; 0x60
 800873e:	e00f      	b.n	8008760 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	4a58      	ldr	r2, [pc, #352]	; (80088a8 <HAL_SD_GetCardCSD+0x344>)
 8008746:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800874c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	2201      	movs	r2, #1
 8008758:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800875c:	2301      	movs	r3, #1
 800875e:	e09d      	b.n	800889c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008764:	0b9b      	lsrs	r3, r3, #14
 8008766:	b2db      	uxtb	r3, r3
 8008768:	f003 0301 	and.w	r3, r3, #1
 800876c:	b2da      	uxtb	r2, r3
 800876e:	683b      	ldr	r3, [r7, #0]
 8008770:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008776:	09db      	lsrs	r3, r3, #7
 8008778:	b2db      	uxtb	r3, r3
 800877a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800877e:	b2da      	uxtb	r2, r3
 8008780:	683b      	ldr	r3, [r7, #0]
 8008782:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008788:	b2db      	uxtb	r3, r3
 800878a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800878e:	b2da      	uxtb	r2, r3
 8008790:	683b      	ldr	r3, [r7, #0]
 8008792:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008798:	0fdb      	lsrs	r3, r3, #31
 800879a:	b2da      	uxtb	r2, r3
 800879c:	683b      	ldr	r3, [r7, #0]
 800879e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80087a4:	0f5b      	lsrs	r3, r3, #29
 80087a6:	b2db      	uxtb	r3, r3
 80087a8:	f003 0303 	and.w	r3, r3, #3
 80087ac:	b2da      	uxtb	r2, r3
 80087ae:	683b      	ldr	r3, [r7, #0]
 80087b0:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80087b6:	0e9b      	lsrs	r3, r3, #26
 80087b8:	b2db      	uxtb	r3, r3
 80087ba:	f003 0307 	and.w	r3, r3, #7
 80087be:	b2da      	uxtb	r2, r3
 80087c0:	683b      	ldr	r3, [r7, #0]
 80087c2:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80087c8:	0d9b      	lsrs	r3, r3, #22
 80087ca:	b2db      	uxtb	r3, r3
 80087cc:	f003 030f 	and.w	r3, r3, #15
 80087d0:	b2da      	uxtb	r2, r3
 80087d2:	683b      	ldr	r3, [r7, #0]
 80087d4:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80087da:	0d5b      	lsrs	r3, r3, #21
 80087dc:	b2db      	uxtb	r3, r3
 80087de:	f003 0301 	and.w	r3, r3, #1
 80087e2:	b2da      	uxtb	r2, r3
 80087e4:	683b      	ldr	r3, [r7, #0]
 80087e6:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 80087ea:	683b      	ldr	r3, [r7, #0]
 80087ec:	2200      	movs	r2, #0
 80087ee:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80087f6:	0c1b      	lsrs	r3, r3, #16
 80087f8:	b2db      	uxtb	r3, r3
 80087fa:	f003 0301 	and.w	r3, r3, #1
 80087fe:	b2da      	uxtb	r2, r3
 8008800:	683b      	ldr	r3, [r7, #0]
 8008802:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800880a:	0bdb      	lsrs	r3, r3, #15
 800880c:	b2db      	uxtb	r3, r3
 800880e:	f003 0301 	and.w	r3, r3, #1
 8008812:	b2da      	uxtb	r2, r3
 8008814:	683b      	ldr	r3, [r7, #0]
 8008816:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800881e:	0b9b      	lsrs	r3, r3, #14
 8008820:	b2db      	uxtb	r3, r3
 8008822:	f003 0301 	and.w	r3, r3, #1
 8008826:	b2da      	uxtb	r2, r3
 8008828:	683b      	ldr	r3, [r7, #0]
 800882a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008832:	0b5b      	lsrs	r3, r3, #13
 8008834:	b2db      	uxtb	r3, r3
 8008836:	f003 0301 	and.w	r3, r3, #1
 800883a:	b2da      	uxtb	r2, r3
 800883c:	683b      	ldr	r3, [r7, #0]
 800883e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008846:	0b1b      	lsrs	r3, r3, #12
 8008848:	b2db      	uxtb	r3, r3
 800884a:	f003 0301 	and.w	r3, r3, #1
 800884e:	b2da      	uxtb	r2, r3
 8008850:	683b      	ldr	r3, [r7, #0]
 8008852:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800885a:	0a9b      	lsrs	r3, r3, #10
 800885c:	b2db      	uxtb	r3, r3
 800885e:	f003 0303 	and.w	r3, r3, #3
 8008862:	b2da      	uxtb	r2, r3
 8008864:	683b      	ldr	r3, [r7, #0]
 8008866:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800886e:	0a1b      	lsrs	r3, r3, #8
 8008870:	b2db      	uxtb	r3, r3
 8008872:	f003 0303 	and.w	r3, r3, #3
 8008876:	b2da      	uxtb	r2, r3
 8008878:	683b      	ldr	r3, [r7, #0]
 800887a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008882:	085b      	lsrs	r3, r3, #1
 8008884:	b2db      	uxtb	r3, r3
 8008886:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800888a:	b2da      	uxtb	r2, r3
 800888c:	683b      	ldr	r3, [r7, #0]
 800888e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8008892:	683b      	ldr	r3, [r7, #0]
 8008894:	2201      	movs	r2, #1
 8008896:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800889a:	2300      	movs	r3, #0
}
 800889c:	4618      	mov	r0, r3
 800889e:	370c      	adds	r7, #12
 80088a0:	46bd      	mov	sp, r7
 80088a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a6:	4770      	bx	lr
 80088a8:	004005ff 	.word	0x004005ff

080088ac <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 80088ac:	b5b0      	push	{r4, r5, r7, lr}
 80088ae:	b08e      	sub	sp, #56	; 0x38
 80088b0:	af04      	add	r7, sp, #16
 80088b2:	6078      	str	r0, [r7, #4]
 80088b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	2203      	movs	r2, #3
 80088ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088c2:	2b03      	cmp	r3, #3
 80088c4:	d02e      	beq.n	8008924 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80088cc:	d106      	bne.n	80088dc <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088d2:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	639a      	str	r2, [r3, #56]	; 0x38
 80088da:	e029      	b.n	8008930 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 80088dc:	683b      	ldr	r3, [r7, #0]
 80088de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80088e2:	d10a      	bne.n	80088fa <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 80088e4:	6878      	ldr	r0, [r7, #4]
 80088e6:	f000 f9b9 	bl	8008c5c <SD_WideBus_Enable>
 80088ea:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80088f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088f2:	431a      	orrs	r2, r3
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	639a      	str	r2, [r3, #56]	; 0x38
 80088f8:	e01a      	b.n	8008930 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 80088fa:	683b      	ldr	r3, [r7, #0]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d10a      	bne.n	8008916 <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8008900:	6878      	ldr	r0, [r7, #4]
 8008902:	f000 f9f6 	bl	8008cf2 <SD_WideBus_Disable>
 8008906:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800890c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800890e:	431a      	orrs	r2, r3
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	639a      	str	r2, [r3, #56]	; 0x38
 8008914:	e00c      	b.n	8008930 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800891a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	639a      	str	r2, [r3, #56]	; 0x38
 8008922:	e005      	b.n	8008930 <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008928:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008934:	2b00      	cmp	r3, #0
 8008936:	d009      	beq.n	800894c <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	4a18      	ldr	r2, [pc, #96]	; (80089a0 <HAL_SD_ConfigWideBusOperation+0xf4>)
 800893e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	2201      	movs	r2, #1
 8008944:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8008948:	2301      	movs	r3, #1
 800894a:	e024      	b.n	8008996 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	685b      	ldr	r3, [r3, #4]
 8008950:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	689b      	ldr	r3, [r3, #8]
 8008956:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	68db      	ldr	r3, [r3, #12]
 800895c:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 800895e:	683b      	ldr	r3, [r7, #0]
 8008960:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	695b      	ldr	r3, [r3, #20]
 8008966:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	699b      	ldr	r3, [r3, #24]
 800896c:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681d      	ldr	r5, [r3, #0]
 8008972:	466c      	mov	r4, sp
 8008974:	f107 0318 	add.w	r3, r7, #24
 8008978:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800897c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008980:	f107 030c 	add.w	r3, r7, #12
 8008984:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008986:	4628      	mov	r0, r5
 8008988:	f001 fa34 	bl	8009df4 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	2201      	movs	r2, #1
 8008990:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8008994:	2300      	movs	r3, #0
}
 8008996:	4618      	mov	r0, r3
 8008998:	3728      	adds	r7, #40	; 0x28
 800899a:	46bd      	mov	sp, r7
 800899c:	bdb0      	pop	{r4, r5, r7, pc}
 800899e:	bf00      	nop
 80089a0:	004005ff 	.word	0x004005ff

080089a4 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80089a4:	b5b0      	push	{r4, r5, r7, lr}
 80089a6:	b094      	sub	sp, #80	; 0x50
 80089a8:	af04      	add	r7, sp, #16
 80089aa:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 80089ac:	2301      	movs	r3, #1
 80089ae:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	4618      	mov	r0, r3
 80089b6:	f001 fa64 	bl	8009e82 <SDIO_GetPowerState>
 80089ba:	4603      	mov	r3, r0
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d102      	bne.n	80089c6 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80089c0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80089c4:	e0b7      	b.n	8008b36 <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089ca:	2b03      	cmp	r3, #3
 80089cc:	d02f      	beq.n	8008a2e <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	4618      	mov	r0, r3
 80089d4:	f001 fbe3 	bl	800a19e <SDMMC_CmdSendCID>
 80089d8:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80089da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d001      	beq.n	80089e4 <SD_InitCard+0x40>
    {
      return errorstate;
 80089e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80089e2:	e0a8      	b.n	8008b36 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	2100      	movs	r1, #0
 80089ea:	4618      	mov	r0, r3
 80089ec:	f001 fa8e 	bl	8009f0c <SDIO_GetResponse>
 80089f0:	4602      	mov	r2, r0
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	2104      	movs	r1, #4
 80089fc:	4618      	mov	r0, r3
 80089fe:	f001 fa85 	bl	8009f0c <SDIO_GetResponse>
 8008a02:	4602      	mov	r2, r0
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	2108      	movs	r1, #8
 8008a0e:	4618      	mov	r0, r3
 8008a10:	f001 fa7c 	bl	8009f0c <SDIO_GetResponse>
 8008a14:	4602      	mov	r2, r0
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	210c      	movs	r1, #12
 8008a20:	4618      	mov	r0, r3
 8008a22:	f001 fa73 	bl	8009f0c <SDIO_GetResponse>
 8008a26:	4602      	mov	r2, r0
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a32:	2b03      	cmp	r3, #3
 8008a34:	d00d      	beq.n	8008a52 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	f107 020e 	add.w	r2, r7, #14
 8008a3e:	4611      	mov	r1, r2
 8008a40:	4618      	mov	r0, r3
 8008a42:	f001 fbe9 	bl	800a218 <SDMMC_CmdSetRelAdd>
 8008a46:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008a48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d001      	beq.n	8008a52 <SD_InitCard+0xae>
    {
      return errorstate;
 8008a4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a50:	e071      	b.n	8008b36 <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a56:	2b03      	cmp	r3, #3
 8008a58:	d036      	beq.n	8008ac8 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8008a5a:	89fb      	ldrh	r3, [r7, #14]
 8008a5c:	461a      	mov	r2, r3
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681a      	ldr	r2, [r3, #0]
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008a6a:	041b      	lsls	r3, r3, #16
 8008a6c:	4619      	mov	r1, r3
 8008a6e:	4610      	mov	r0, r2
 8008a70:	f001 fbb3 	bl	800a1da <SDMMC_CmdSendCSD>
 8008a74:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008a76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d001      	beq.n	8008a80 <SD_InitCard+0xdc>
    {
      return errorstate;
 8008a7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a7e:	e05a      	b.n	8008b36 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	2100      	movs	r1, #0
 8008a86:	4618      	mov	r0, r3
 8008a88:	f001 fa40 	bl	8009f0c <SDIO_GetResponse>
 8008a8c:	4602      	mov	r2, r0
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	2104      	movs	r1, #4
 8008a98:	4618      	mov	r0, r3
 8008a9a:	f001 fa37 	bl	8009f0c <SDIO_GetResponse>
 8008a9e:	4602      	mov	r2, r0
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	2108      	movs	r1, #8
 8008aaa:	4618      	mov	r0, r3
 8008aac:	f001 fa2e 	bl	8009f0c <SDIO_GetResponse>
 8008ab0:	4602      	mov	r2, r0
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	210c      	movs	r1, #12
 8008abc:	4618      	mov	r0, r3
 8008abe:	f001 fa25 	bl	8009f0c <SDIO_GetResponse>
 8008ac2:	4602      	mov	r2, r0
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	2104      	movs	r1, #4
 8008ace:	4618      	mov	r0, r3
 8008ad0:	f001 fa1c 	bl	8009f0c <SDIO_GetResponse>
 8008ad4:	4603      	mov	r3, r0
 8008ad6:	0d1a      	lsrs	r2, r3, #20
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8008adc:	f107 0310 	add.w	r3, r7, #16
 8008ae0:	4619      	mov	r1, r3
 8008ae2:	6878      	ldr	r0, [r7, #4]
 8008ae4:	f7ff fd3e 	bl	8008564 <HAL_SD_GetCardCSD>
 8008ae8:	4603      	mov	r3, r0
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d002      	beq.n	8008af4 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008aee:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008af2:	e020      	b.n	8008b36 <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	6819      	ldr	r1, [r3, #0]
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008afc:	041b      	lsls	r3, r3, #16
 8008afe:	f04f 0400 	mov.w	r4, #0
 8008b02:	461a      	mov	r2, r3
 8008b04:	4623      	mov	r3, r4
 8008b06:	4608      	mov	r0, r1
 8008b08:	f001 fa61 	bl	8009fce <SDMMC_CmdSelDesel>
 8008b0c:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8008b0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d001      	beq.n	8008b18 <SD_InitCard+0x174>
  {
    return errorstate;
 8008b14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b16:	e00e      	b.n	8008b36 <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	681d      	ldr	r5, [r3, #0]
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	466c      	mov	r4, sp
 8008b20:	f103 0210 	add.w	r2, r3, #16
 8008b24:	ca07      	ldmia	r2, {r0, r1, r2}
 8008b26:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008b2a:	3304      	adds	r3, #4
 8008b2c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008b2e:	4628      	mov	r0, r5
 8008b30:	f001 f960 	bl	8009df4 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8008b34:	2300      	movs	r3, #0
}
 8008b36:	4618      	mov	r0, r3
 8008b38:	3740      	adds	r7, #64	; 0x40
 8008b3a:	46bd      	mov	sp, r7
 8008b3c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08008b40 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8008b40:	b580      	push	{r7, lr}
 8008b42:	b086      	sub	sp, #24
 8008b44:	af00      	add	r7, sp, #0
 8008b46:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008b48:	2300      	movs	r3, #0
 8008b4a:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8008b4c:	2300      	movs	r3, #0
 8008b4e:	617b      	str	r3, [r7, #20]
 8008b50:	2300      	movs	r3, #0
 8008b52:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	4618      	mov	r0, r3
 8008b5a:	f001 fa5b 	bl	800a014 <SDMMC_CmdGoIdleState>
 8008b5e:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d001      	beq.n	8008b6a <SD_PowerON+0x2a>
  {
    return errorstate;
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	e072      	b.n	8008c50 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	4618      	mov	r0, r3
 8008b70:	f001 fa6e 	bl	800a050 <SDMMC_CmdOperCond>
 8008b74:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d00d      	beq.n	8008b98 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	2200      	movs	r2, #0
 8008b80:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	4618      	mov	r0, r3
 8008b88:	f001 fa44 	bl	800a014 <SDMMC_CmdGoIdleState>
 8008b8c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d004      	beq.n	8008b9e <SD_PowerON+0x5e>
    {
      return errorstate;
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	e05b      	b.n	8008c50 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	2201      	movs	r2, #1
 8008b9c:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008ba2:	2b01      	cmp	r3, #1
 8008ba4:	d137      	bne.n	8008c16 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	2100      	movs	r1, #0
 8008bac:	4618      	mov	r0, r3
 8008bae:	f001 fa6e 	bl	800a08e <SDMMC_CmdAppCommand>
 8008bb2:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d02d      	beq.n	8008c16 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008bba:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008bbe:	e047      	b.n	8008c50 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	2100      	movs	r1, #0
 8008bc6:	4618      	mov	r0, r3
 8008bc8:	f001 fa61 	bl	800a08e <SDMMC_CmdAppCommand>
 8008bcc:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d001      	beq.n	8008bd8 <SD_PowerON+0x98>
    {
      return errorstate;
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	e03b      	b.n	8008c50 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	491e      	ldr	r1, [pc, #120]	; (8008c58 <SD_PowerON+0x118>)
 8008bde:	4618      	mov	r0, r3
 8008be0:	f001 fa77 	bl	800a0d2 <SDMMC_CmdAppOperCommand>
 8008be4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d002      	beq.n	8008bf2 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008bec:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008bf0:	e02e      	b.n	8008c50 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	2100      	movs	r1, #0
 8008bf8:	4618      	mov	r0, r3
 8008bfa:	f001 f987 	bl	8009f0c <SDIO_GetResponse>
 8008bfe:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8008c00:	697b      	ldr	r3, [r7, #20]
 8008c02:	0fdb      	lsrs	r3, r3, #31
 8008c04:	2b01      	cmp	r3, #1
 8008c06:	d101      	bne.n	8008c0c <SD_PowerON+0xcc>
 8008c08:	2301      	movs	r3, #1
 8008c0a:	e000      	b.n	8008c0e <SD_PowerON+0xce>
 8008c0c:	2300      	movs	r3, #0
 8008c0e:	613b      	str	r3, [r7, #16]

    count++;
 8008c10:	68bb      	ldr	r3, [r7, #8]
 8008c12:	3301      	adds	r3, #1
 8008c14:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8008c16:	68bb      	ldr	r3, [r7, #8]
 8008c18:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8008c1c:	4293      	cmp	r3, r2
 8008c1e:	d802      	bhi.n	8008c26 <SD_PowerON+0xe6>
 8008c20:	693b      	ldr	r3, [r7, #16]
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d0cc      	beq.n	8008bc0 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8008c26:	68bb      	ldr	r3, [r7, #8]
 8008c28:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8008c2c:	4293      	cmp	r3, r2
 8008c2e:	d902      	bls.n	8008c36 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8008c30:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008c34:	e00c      	b.n	8008c50 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8008c36:	697b      	ldr	r3, [r7, #20]
 8008c38:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d003      	beq.n	8008c48 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	2201      	movs	r2, #1
 8008c44:	645a      	str	r2, [r3, #68]	; 0x44
 8008c46:	e002      	b.n	8008c4e <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	2200      	movs	r2, #0
 8008c4c:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8008c4e:	2300      	movs	r3, #0
}
 8008c50:	4618      	mov	r0, r3
 8008c52:	3718      	adds	r7, #24
 8008c54:	46bd      	mov	sp, r7
 8008c56:	bd80      	pop	{r7, pc}
 8008c58:	c1100000 	.word	0xc1100000

08008c5c <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8008c5c:	b580      	push	{r7, lr}
 8008c5e:	b086      	sub	sp, #24
 8008c60:	af00      	add	r7, sp, #0
 8008c62:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8008c64:	2300      	movs	r3, #0
 8008c66:	60fb      	str	r3, [r7, #12]
 8008c68:	2300      	movs	r3, #0
 8008c6a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	2100      	movs	r1, #0
 8008c72:	4618      	mov	r0, r3
 8008c74:	f001 f94a 	bl	8009f0c <SDIO_GetResponse>
 8008c78:	4603      	mov	r3, r0
 8008c7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008c7e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008c82:	d102      	bne.n	8008c8a <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8008c84:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008c88:	e02f      	b.n	8008cea <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8008c8a:	f107 030c 	add.w	r3, r7, #12
 8008c8e:	4619      	mov	r1, r3
 8008c90:	6878      	ldr	r0, [r7, #4]
 8008c92:	f000 f879 	bl	8008d88 <SD_FindSCR>
 8008c96:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008c98:	697b      	ldr	r3, [r7, #20]
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d001      	beq.n	8008ca2 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8008c9e:	697b      	ldr	r3, [r7, #20]
 8008ca0:	e023      	b.n	8008cea <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8008ca2:	693b      	ldr	r3, [r7, #16]
 8008ca4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d01c      	beq.n	8008ce6 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681a      	ldr	r2, [r3, #0]
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008cb4:	041b      	lsls	r3, r3, #16
 8008cb6:	4619      	mov	r1, r3
 8008cb8:	4610      	mov	r0, r2
 8008cba:	f001 f9e8 	bl	800a08e <SDMMC_CmdAppCommand>
 8008cbe:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008cc0:	697b      	ldr	r3, [r7, #20]
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d001      	beq.n	8008cca <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8008cc6:	697b      	ldr	r3, [r7, #20]
 8008cc8:	e00f      	b.n	8008cea <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	2102      	movs	r1, #2
 8008cd0:	4618      	mov	r0, r3
 8008cd2:	f001 fa21 	bl	800a118 <SDMMC_CmdBusWidth>
 8008cd6:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008cd8:	697b      	ldr	r3, [r7, #20]
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d001      	beq.n	8008ce2 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8008cde:	697b      	ldr	r3, [r7, #20]
 8008ce0:	e003      	b.n	8008cea <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8008ce2:	2300      	movs	r3, #0
 8008ce4:	e001      	b.n	8008cea <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008ce6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8008cea:	4618      	mov	r0, r3
 8008cec:	3718      	adds	r7, #24
 8008cee:	46bd      	mov	sp, r7
 8008cf0:	bd80      	pop	{r7, pc}

08008cf2 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8008cf2:	b580      	push	{r7, lr}
 8008cf4:	b086      	sub	sp, #24
 8008cf6:	af00      	add	r7, sp, #0
 8008cf8:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8008cfa:	2300      	movs	r3, #0
 8008cfc:	60fb      	str	r3, [r7, #12]
 8008cfe:	2300      	movs	r3, #0
 8008d00:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	2100      	movs	r1, #0
 8008d08:	4618      	mov	r0, r3
 8008d0a:	f001 f8ff 	bl	8009f0c <SDIO_GetResponse>
 8008d0e:	4603      	mov	r3, r0
 8008d10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008d14:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008d18:	d102      	bne.n	8008d20 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8008d1a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008d1e:	e02f      	b.n	8008d80 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8008d20:	f107 030c 	add.w	r3, r7, #12
 8008d24:	4619      	mov	r1, r3
 8008d26:	6878      	ldr	r0, [r7, #4]
 8008d28:	f000 f82e 	bl	8008d88 <SD_FindSCR>
 8008d2c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008d2e:	697b      	ldr	r3, [r7, #20]
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d001      	beq.n	8008d38 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8008d34:	697b      	ldr	r3, [r7, #20]
 8008d36:	e023      	b.n	8008d80 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8008d38:	693b      	ldr	r3, [r7, #16]
 8008d3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d01c      	beq.n	8008d7c <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681a      	ldr	r2, [r3, #0]
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008d4a:	041b      	lsls	r3, r3, #16
 8008d4c:	4619      	mov	r1, r3
 8008d4e:	4610      	mov	r0, r2
 8008d50:	f001 f99d 	bl	800a08e <SDMMC_CmdAppCommand>
 8008d54:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008d56:	697b      	ldr	r3, [r7, #20]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d001      	beq.n	8008d60 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8008d5c:	697b      	ldr	r3, [r7, #20]
 8008d5e:	e00f      	b.n	8008d80 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	2100      	movs	r1, #0
 8008d66:	4618      	mov	r0, r3
 8008d68:	f001 f9d6 	bl	800a118 <SDMMC_CmdBusWidth>
 8008d6c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008d6e:	697b      	ldr	r3, [r7, #20]
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d001      	beq.n	8008d78 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8008d74:	697b      	ldr	r3, [r7, #20]
 8008d76:	e003      	b.n	8008d80 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8008d78:	2300      	movs	r3, #0
 8008d7a:	e001      	b.n	8008d80 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008d7c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8008d80:	4618      	mov	r0, r3
 8008d82:	3718      	adds	r7, #24
 8008d84:	46bd      	mov	sp, r7
 8008d86:	bd80      	pop	{r7, pc}

08008d88 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8008d88:	b590      	push	{r4, r7, lr}
 8008d8a:	b08f      	sub	sp, #60	; 0x3c
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
 8008d90:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8008d92:	f7fa ff47 	bl	8003c24 <HAL_GetTick>
 8008d96:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8008d98:	2300      	movs	r3, #0
 8008d9a:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8008d9c:	2300      	movs	r3, #0
 8008d9e:	60bb      	str	r3, [r7, #8]
 8008da0:	2300      	movs	r3, #0
 8008da2:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8008da4:	683b      	ldr	r3, [r7, #0]
 8008da6:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	2108      	movs	r1, #8
 8008dae:	4618      	mov	r0, r3
 8008db0:	f001 f8eb 	bl	8009f8a <SDMMC_CmdBlockLength>
 8008db4:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8008db6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d001      	beq.n	8008dc0 <SD_FindSCR+0x38>
  {
    return errorstate;
 8008dbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dbe:	e0a9      	b.n	8008f14 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681a      	ldr	r2, [r3, #0]
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008dc8:	041b      	lsls	r3, r3, #16
 8008dca:	4619      	mov	r1, r3
 8008dcc:	4610      	mov	r0, r2
 8008dce:	f001 f95e 	bl	800a08e <SDMMC_CmdAppCommand>
 8008dd2:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8008dd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d001      	beq.n	8008dde <SD_FindSCR+0x56>
  {
    return errorstate;
 8008dda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ddc:	e09a      	b.n	8008f14 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008dde:	f04f 33ff 	mov.w	r3, #4294967295
 8008de2:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8008de4:	2308      	movs	r3, #8
 8008de6:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8008de8:	2330      	movs	r3, #48	; 0x30
 8008dea:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8008dec:	2302      	movs	r3, #2
 8008dee:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8008df0:	2300      	movs	r3, #0
 8008df2:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8008df4:	2301      	movs	r3, #1
 8008df6:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	f107 0210 	add.w	r2, r7, #16
 8008e00:	4611      	mov	r1, r2
 8008e02:	4618      	mov	r0, r3
 8008e04:	f001 f895 	bl	8009f32 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	4618      	mov	r0, r3
 8008e0e:	f001 f9a5 	bl	800a15c <SDMMC_CmdSendSCR>
 8008e12:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8008e14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d022      	beq.n	8008e60 <SD_FindSCR+0xd8>
  {
    return errorstate;
 8008e1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e1c:	e07a      	b.n	8008f14 <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e24:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d00e      	beq.n	8008e4a <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	6819      	ldr	r1, [r3, #0]
 8008e30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e32:	009b      	lsls	r3, r3, #2
 8008e34:	f107 0208 	add.w	r2, r7, #8
 8008e38:	18d4      	adds	r4, r2, r3
 8008e3a:	4608      	mov	r0, r1
 8008e3c:	f001 f805 	bl	8009e4a <SDIO_ReadFIFO>
 8008e40:	4603      	mov	r3, r0
 8008e42:	6023      	str	r3, [r4, #0]
      index++;
 8008e44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e46:	3301      	adds	r3, #1
 8008e48:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8008e4a:	f7fa feeb 	bl	8003c24 <HAL_GetTick>
 8008e4e:	4602      	mov	r2, r0
 8008e50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e52:	1ad3      	subs	r3, r2, r3
 8008e54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e58:	d102      	bne.n	8008e60 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8008e5a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008e5e:	e059      	b.n	8008f14 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008e66:	f240 432a 	movw	r3, #1066	; 0x42a
 8008e6a:	4013      	ands	r3, r2
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d0d6      	beq.n	8008e1e <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e76:	f003 0308 	and.w	r3, r3, #8
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d005      	beq.n	8008e8a <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	2208      	movs	r2, #8
 8008e84:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8008e86:	2308      	movs	r3, #8
 8008e88:	e044      	b.n	8008f14 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e90:	f003 0302 	and.w	r3, r3, #2
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d005      	beq.n	8008ea4 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	2202      	movs	r2, #2
 8008e9e:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8008ea0:	2302      	movs	r3, #2
 8008ea2:	e037      	b.n	8008f14 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008eaa:	f003 0320 	and.w	r3, r3, #32
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d005      	beq.n	8008ebe <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	2220      	movs	r2, #32
 8008eb8:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8008eba:	2320      	movs	r3, #32
 8008ebc:	e02a      	b.n	8008f14 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	f240 523a 	movw	r2, #1338	; 0x53a
 8008ec6:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	061a      	lsls	r2, r3, #24
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	021b      	lsls	r3, r3, #8
 8008ed0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008ed4:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	0a1b      	lsrs	r3, r3, #8
 8008eda:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8008ede:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	0e1b      	lsrs	r3, r3, #24
 8008ee4:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8008ee6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ee8:	601a      	str	r2, [r3, #0]
    scr++;
 8008eea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008eec:	3304      	adds	r3, #4
 8008eee:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8008ef0:	68bb      	ldr	r3, [r7, #8]
 8008ef2:	061a      	lsls	r2, r3, #24
 8008ef4:	68bb      	ldr	r3, [r7, #8]
 8008ef6:	021b      	lsls	r3, r3, #8
 8008ef8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008efc:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8008efe:	68bb      	ldr	r3, [r7, #8]
 8008f00:	0a1b      	lsrs	r3, r3, #8
 8008f02:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8008f06:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8008f08:	68bb      	ldr	r3, [r7, #8]
 8008f0a:	0e1b      	lsrs	r3, r3, #24
 8008f0c:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8008f0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f10:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8008f12:	2300      	movs	r3, #0
}
 8008f14:	4618      	mov	r0, r3
 8008f16:	373c      	adds	r7, #60	; 0x3c
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	bd90      	pop	{r4, r7, pc}

08008f1c <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8008f1c:	b580      	push	{r7, lr}
 8008f1e:	b084      	sub	sp, #16
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	60f8      	str	r0, [r7, #12]
 8008f24:	60b9      	str	r1, [r7, #8]
 8008f26:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d101      	bne.n	8008f32 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8008f2e:	2301      	movs	r3, #1
 8008f30:	e034      	b.n	8008f9c <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8008f38:	b2db      	uxtb	r3, r3
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d106      	bne.n	8008f4c <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	2200      	movs	r2, #0
 8008f42:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8008f46:	68f8      	ldr	r0, [r7, #12]
 8008f48:	f7f9 fa62 	bl	8002410 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	681a      	ldr	r2, [r3, #0]
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	3308      	adds	r3, #8
 8008f54:	4619      	mov	r1, r3
 8008f56:	4610      	mov	r0, r2
 8008f58:	f000 fe48 	bl	8009bec <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	6818      	ldr	r0, [r3, #0]
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	689b      	ldr	r3, [r3, #8]
 8008f64:	461a      	mov	r2, r3
 8008f66:	68b9      	ldr	r1, [r7, #8]
 8008f68:	f000 feb0 	bl	8009ccc <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	6858      	ldr	r0, [r3, #4]
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	689a      	ldr	r2, [r3, #8]
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f78:	6879      	ldr	r1, [r7, #4]
 8008f7a:	f000 fefb 	bl	8009d74 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	68fa      	ldr	r2, [r7, #12]
 8008f84:	6892      	ldr	r2, [r2, #8]
 8008f86:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	68fa      	ldr	r2, [r7, #12]
 8008f90:	6892      	ldr	r2, [r2, #8]
 8008f92:	f041 0101 	orr.w	r1, r1, #1
 8008f96:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8008f9a:	2300      	movs	r3, #0
}
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	3710      	adds	r7, #16
 8008fa0:	46bd      	mov	sp, r7
 8008fa2:	bd80      	pop	{r7, pc}

08008fa4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008fa4:	b580      	push	{r7, lr}
 8008fa6:	b082      	sub	sp, #8
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d101      	bne.n	8008fb6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008fb2:	2301      	movs	r3, #1
 8008fb4:	e01d      	b.n	8008ff2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008fbc:	b2db      	uxtb	r3, r3
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d106      	bne.n	8008fd0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	2200      	movs	r2, #0
 8008fc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008fca:	6878      	ldr	r0, [r7, #4]
 8008fcc:	f000 f815 	bl	8008ffa <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	2202      	movs	r2, #2
 8008fd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	681a      	ldr	r2, [r3, #0]
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	3304      	adds	r3, #4
 8008fe0:	4619      	mov	r1, r3
 8008fe2:	4610      	mov	r0, r2
 8008fe4:	f000 f968 	bl	80092b8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	2201      	movs	r2, #1
 8008fec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008ff0:	2300      	movs	r3, #0
}
 8008ff2:	4618      	mov	r0, r3
 8008ff4:	3708      	adds	r7, #8
 8008ff6:	46bd      	mov	sp, r7
 8008ff8:	bd80      	pop	{r7, pc}

08008ffa <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8008ffa:	b480      	push	{r7}
 8008ffc:	b083      	sub	sp, #12
 8008ffe:	af00      	add	r7, sp, #0
 8009000:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8009002:	bf00      	nop
 8009004:	370c      	adds	r7, #12
 8009006:	46bd      	mov	sp, r7
 8009008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800900c:	4770      	bx	lr

0800900e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800900e:	b480      	push	{r7}
 8009010:	b085      	sub	sp, #20
 8009012:	af00      	add	r7, sp, #0
 8009014:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	68da      	ldr	r2, [r3, #12]
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	f042 0201 	orr.w	r2, r2, #1
 8009024:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	689b      	ldr	r3, [r3, #8]
 800902c:	f003 0307 	and.w	r3, r3, #7
 8009030:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	2b06      	cmp	r3, #6
 8009036:	d007      	beq.n	8009048 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	681a      	ldr	r2, [r3, #0]
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	f042 0201 	orr.w	r2, r2, #1
 8009046:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009048:	2300      	movs	r3, #0
}
 800904a:	4618      	mov	r0, r3
 800904c:	3714      	adds	r7, #20
 800904e:	46bd      	mov	sp, r7
 8009050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009054:	4770      	bx	lr

08009056 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009056:	b580      	push	{r7, lr}
 8009058:	b082      	sub	sp, #8
 800905a:	af00      	add	r7, sp, #0
 800905c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	691b      	ldr	r3, [r3, #16]
 8009064:	f003 0302 	and.w	r3, r3, #2
 8009068:	2b02      	cmp	r3, #2
 800906a:	d122      	bne.n	80090b2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	68db      	ldr	r3, [r3, #12]
 8009072:	f003 0302 	and.w	r3, r3, #2
 8009076:	2b02      	cmp	r3, #2
 8009078:	d11b      	bne.n	80090b2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	f06f 0202 	mvn.w	r2, #2
 8009082:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	2201      	movs	r2, #1
 8009088:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	699b      	ldr	r3, [r3, #24]
 8009090:	f003 0303 	and.w	r3, r3, #3
 8009094:	2b00      	cmp	r3, #0
 8009096:	d003      	beq.n	80090a0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009098:	6878      	ldr	r0, [r7, #4]
 800909a:	f000 f8ee 	bl	800927a <HAL_TIM_IC_CaptureCallback>
 800909e:	e005      	b.n	80090ac <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80090a0:	6878      	ldr	r0, [r7, #4]
 80090a2:	f000 f8e0 	bl	8009266 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80090a6:	6878      	ldr	r0, [r7, #4]
 80090a8:	f000 f8f1 	bl	800928e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	2200      	movs	r2, #0
 80090b0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	691b      	ldr	r3, [r3, #16]
 80090b8:	f003 0304 	and.w	r3, r3, #4
 80090bc:	2b04      	cmp	r3, #4
 80090be:	d122      	bne.n	8009106 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	68db      	ldr	r3, [r3, #12]
 80090c6:	f003 0304 	and.w	r3, r3, #4
 80090ca:	2b04      	cmp	r3, #4
 80090cc:	d11b      	bne.n	8009106 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	f06f 0204 	mvn.w	r2, #4
 80090d6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	2202      	movs	r2, #2
 80090dc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	699b      	ldr	r3, [r3, #24]
 80090e4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d003      	beq.n	80090f4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80090ec:	6878      	ldr	r0, [r7, #4]
 80090ee:	f000 f8c4 	bl	800927a <HAL_TIM_IC_CaptureCallback>
 80090f2:	e005      	b.n	8009100 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80090f4:	6878      	ldr	r0, [r7, #4]
 80090f6:	f000 f8b6 	bl	8009266 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80090fa:	6878      	ldr	r0, [r7, #4]
 80090fc:	f000 f8c7 	bl	800928e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	2200      	movs	r2, #0
 8009104:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	691b      	ldr	r3, [r3, #16]
 800910c:	f003 0308 	and.w	r3, r3, #8
 8009110:	2b08      	cmp	r3, #8
 8009112:	d122      	bne.n	800915a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	68db      	ldr	r3, [r3, #12]
 800911a:	f003 0308 	and.w	r3, r3, #8
 800911e:	2b08      	cmp	r3, #8
 8009120:	d11b      	bne.n	800915a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	f06f 0208 	mvn.w	r2, #8
 800912a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	2204      	movs	r2, #4
 8009130:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	69db      	ldr	r3, [r3, #28]
 8009138:	f003 0303 	and.w	r3, r3, #3
 800913c:	2b00      	cmp	r3, #0
 800913e:	d003      	beq.n	8009148 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009140:	6878      	ldr	r0, [r7, #4]
 8009142:	f000 f89a 	bl	800927a <HAL_TIM_IC_CaptureCallback>
 8009146:	e005      	b.n	8009154 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009148:	6878      	ldr	r0, [r7, #4]
 800914a:	f000 f88c 	bl	8009266 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800914e:	6878      	ldr	r0, [r7, #4]
 8009150:	f000 f89d 	bl	800928e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	2200      	movs	r2, #0
 8009158:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	691b      	ldr	r3, [r3, #16]
 8009160:	f003 0310 	and.w	r3, r3, #16
 8009164:	2b10      	cmp	r3, #16
 8009166:	d122      	bne.n	80091ae <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	68db      	ldr	r3, [r3, #12]
 800916e:	f003 0310 	and.w	r3, r3, #16
 8009172:	2b10      	cmp	r3, #16
 8009174:	d11b      	bne.n	80091ae <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	f06f 0210 	mvn.w	r2, #16
 800917e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	2208      	movs	r2, #8
 8009184:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	69db      	ldr	r3, [r3, #28]
 800918c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009190:	2b00      	cmp	r3, #0
 8009192:	d003      	beq.n	800919c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009194:	6878      	ldr	r0, [r7, #4]
 8009196:	f000 f870 	bl	800927a <HAL_TIM_IC_CaptureCallback>
 800919a:	e005      	b.n	80091a8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800919c:	6878      	ldr	r0, [r7, #4]
 800919e:	f000 f862 	bl	8009266 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80091a2:	6878      	ldr	r0, [r7, #4]
 80091a4:	f000 f873 	bl	800928e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	2200      	movs	r2, #0
 80091ac:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	691b      	ldr	r3, [r3, #16]
 80091b4:	f003 0301 	and.w	r3, r3, #1
 80091b8:	2b01      	cmp	r3, #1
 80091ba:	d10e      	bne.n	80091da <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	68db      	ldr	r3, [r3, #12]
 80091c2:	f003 0301 	and.w	r3, r3, #1
 80091c6:	2b01      	cmp	r3, #1
 80091c8:	d107      	bne.n	80091da <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	f06f 0201 	mvn.w	r2, #1
 80091d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80091d4:	6878      	ldr	r0, [r7, #4]
 80091d6:	f7f8 fb95 	bl	8001904 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	691b      	ldr	r3, [r3, #16]
 80091e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80091e4:	2b80      	cmp	r3, #128	; 0x80
 80091e6:	d10e      	bne.n	8009206 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	68db      	ldr	r3, [r3, #12]
 80091ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80091f2:	2b80      	cmp	r3, #128	; 0x80
 80091f4:	d107      	bne.n	8009206 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80091fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009200:	6878      	ldr	r0, [r7, #4]
 8009202:	f000 f903 	bl	800940c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	691b      	ldr	r3, [r3, #16]
 800920c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009210:	2b40      	cmp	r3, #64	; 0x40
 8009212:	d10e      	bne.n	8009232 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	68db      	ldr	r3, [r3, #12]
 800921a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800921e:	2b40      	cmp	r3, #64	; 0x40
 8009220:	d107      	bne.n	8009232 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800922a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800922c:	6878      	ldr	r0, [r7, #4]
 800922e:	f000 f838 	bl	80092a2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	691b      	ldr	r3, [r3, #16]
 8009238:	f003 0320 	and.w	r3, r3, #32
 800923c:	2b20      	cmp	r3, #32
 800923e:	d10e      	bne.n	800925e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	68db      	ldr	r3, [r3, #12]
 8009246:	f003 0320 	and.w	r3, r3, #32
 800924a:	2b20      	cmp	r3, #32
 800924c:	d107      	bne.n	800925e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	f06f 0220 	mvn.w	r2, #32
 8009256:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009258:	6878      	ldr	r0, [r7, #4]
 800925a:	f000 f8cd 	bl	80093f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800925e:	bf00      	nop
 8009260:	3708      	adds	r7, #8
 8009262:	46bd      	mov	sp, r7
 8009264:	bd80      	pop	{r7, pc}

08009266 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009266:	b480      	push	{r7}
 8009268:	b083      	sub	sp, #12
 800926a:	af00      	add	r7, sp, #0
 800926c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800926e:	bf00      	nop
 8009270:	370c      	adds	r7, #12
 8009272:	46bd      	mov	sp, r7
 8009274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009278:	4770      	bx	lr

0800927a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800927a:	b480      	push	{r7}
 800927c:	b083      	sub	sp, #12
 800927e:	af00      	add	r7, sp, #0
 8009280:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009282:	bf00      	nop
 8009284:	370c      	adds	r7, #12
 8009286:	46bd      	mov	sp, r7
 8009288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800928c:	4770      	bx	lr

0800928e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800928e:	b480      	push	{r7}
 8009290:	b083      	sub	sp, #12
 8009292:	af00      	add	r7, sp, #0
 8009294:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009296:	bf00      	nop
 8009298:	370c      	adds	r7, #12
 800929a:	46bd      	mov	sp, r7
 800929c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a0:	4770      	bx	lr

080092a2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80092a2:	b480      	push	{r7}
 80092a4:	b083      	sub	sp, #12
 80092a6:	af00      	add	r7, sp, #0
 80092a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80092aa:	bf00      	nop
 80092ac:	370c      	adds	r7, #12
 80092ae:	46bd      	mov	sp, r7
 80092b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b4:	4770      	bx	lr
	...

080092b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80092b8:	b480      	push	{r7}
 80092ba:	b085      	sub	sp, #20
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
 80092c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	4a40      	ldr	r2, [pc, #256]	; (80093cc <TIM_Base_SetConfig+0x114>)
 80092cc:	4293      	cmp	r3, r2
 80092ce:	d013      	beq.n	80092f8 <TIM_Base_SetConfig+0x40>
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80092d6:	d00f      	beq.n	80092f8 <TIM_Base_SetConfig+0x40>
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	4a3d      	ldr	r2, [pc, #244]	; (80093d0 <TIM_Base_SetConfig+0x118>)
 80092dc:	4293      	cmp	r3, r2
 80092de:	d00b      	beq.n	80092f8 <TIM_Base_SetConfig+0x40>
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	4a3c      	ldr	r2, [pc, #240]	; (80093d4 <TIM_Base_SetConfig+0x11c>)
 80092e4:	4293      	cmp	r3, r2
 80092e6:	d007      	beq.n	80092f8 <TIM_Base_SetConfig+0x40>
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	4a3b      	ldr	r2, [pc, #236]	; (80093d8 <TIM_Base_SetConfig+0x120>)
 80092ec:	4293      	cmp	r3, r2
 80092ee:	d003      	beq.n	80092f8 <TIM_Base_SetConfig+0x40>
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	4a3a      	ldr	r2, [pc, #232]	; (80093dc <TIM_Base_SetConfig+0x124>)
 80092f4:	4293      	cmp	r3, r2
 80092f6:	d108      	bne.n	800930a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80092fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009300:	683b      	ldr	r3, [r7, #0]
 8009302:	685b      	ldr	r3, [r3, #4]
 8009304:	68fa      	ldr	r2, [r7, #12]
 8009306:	4313      	orrs	r3, r2
 8009308:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	4a2f      	ldr	r2, [pc, #188]	; (80093cc <TIM_Base_SetConfig+0x114>)
 800930e:	4293      	cmp	r3, r2
 8009310:	d02b      	beq.n	800936a <TIM_Base_SetConfig+0xb2>
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009318:	d027      	beq.n	800936a <TIM_Base_SetConfig+0xb2>
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	4a2c      	ldr	r2, [pc, #176]	; (80093d0 <TIM_Base_SetConfig+0x118>)
 800931e:	4293      	cmp	r3, r2
 8009320:	d023      	beq.n	800936a <TIM_Base_SetConfig+0xb2>
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	4a2b      	ldr	r2, [pc, #172]	; (80093d4 <TIM_Base_SetConfig+0x11c>)
 8009326:	4293      	cmp	r3, r2
 8009328:	d01f      	beq.n	800936a <TIM_Base_SetConfig+0xb2>
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	4a2a      	ldr	r2, [pc, #168]	; (80093d8 <TIM_Base_SetConfig+0x120>)
 800932e:	4293      	cmp	r3, r2
 8009330:	d01b      	beq.n	800936a <TIM_Base_SetConfig+0xb2>
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	4a29      	ldr	r2, [pc, #164]	; (80093dc <TIM_Base_SetConfig+0x124>)
 8009336:	4293      	cmp	r3, r2
 8009338:	d017      	beq.n	800936a <TIM_Base_SetConfig+0xb2>
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	4a28      	ldr	r2, [pc, #160]	; (80093e0 <TIM_Base_SetConfig+0x128>)
 800933e:	4293      	cmp	r3, r2
 8009340:	d013      	beq.n	800936a <TIM_Base_SetConfig+0xb2>
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	4a27      	ldr	r2, [pc, #156]	; (80093e4 <TIM_Base_SetConfig+0x12c>)
 8009346:	4293      	cmp	r3, r2
 8009348:	d00f      	beq.n	800936a <TIM_Base_SetConfig+0xb2>
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	4a26      	ldr	r2, [pc, #152]	; (80093e8 <TIM_Base_SetConfig+0x130>)
 800934e:	4293      	cmp	r3, r2
 8009350:	d00b      	beq.n	800936a <TIM_Base_SetConfig+0xb2>
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	4a25      	ldr	r2, [pc, #148]	; (80093ec <TIM_Base_SetConfig+0x134>)
 8009356:	4293      	cmp	r3, r2
 8009358:	d007      	beq.n	800936a <TIM_Base_SetConfig+0xb2>
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	4a24      	ldr	r2, [pc, #144]	; (80093f0 <TIM_Base_SetConfig+0x138>)
 800935e:	4293      	cmp	r3, r2
 8009360:	d003      	beq.n	800936a <TIM_Base_SetConfig+0xb2>
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	4a23      	ldr	r2, [pc, #140]	; (80093f4 <TIM_Base_SetConfig+0x13c>)
 8009366:	4293      	cmp	r3, r2
 8009368:	d108      	bne.n	800937c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009370:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009372:	683b      	ldr	r3, [r7, #0]
 8009374:	68db      	ldr	r3, [r3, #12]
 8009376:	68fa      	ldr	r2, [r7, #12]
 8009378:	4313      	orrs	r3, r2
 800937a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009382:	683b      	ldr	r3, [r7, #0]
 8009384:	695b      	ldr	r3, [r3, #20]
 8009386:	4313      	orrs	r3, r2
 8009388:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	68fa      	ldr	r2, [r7, #12]
 800938e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009390:	683b      	ldr	r3, [r7, #0]
 8009392:	689a      	ldr	r2, [r3, #8]
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009398:	683b      	ldr	r3, [r7, #0]
 800939a:	681a      	ldr	r2, [r3, #0]
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	4a0a      	ldr	r2, [pc, #40]	; (80093cc <TIM_Base_SetConfig+0x114>)
 80093a4:	4293      	cmp	r3, r2
 80093a6:	d003      	beq.n	80093b0 <TIM_Base_SetConfig+0xf8>
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	4a0c      	ldr	r2, [pc, #48]	; (80093dc <TIM_Base_SetConfig+0x124>)
 80093ac:	4293      	cmp	r3, r2
 80093ae:	d103      	bne.n	80093b8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80093b0:	683b      	ldr	r3, [r7, #0]
 80093b2:	691a      	ldr	r2, [r3, #16]
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	2201      	movs	r2, #1
 80093bc:	615a      	str	r2, [r3, #20]
}
 80093be:	bf00      	nop
 80093c0:	3714      	adds	r7, #20
 80093c2:	46bd      	mov	sp, r7
 80093c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093c8:	4770      	bx	lr
 80093ca:	bf00      	nop
 80093cc:	40010000 	.word	0x40010000
 80093d0:	40000400 	.word	0x40000400
 80093d4:	40000800 	.word	0x40000800
 80093d8:	40000c00 	.word	0x40000c00
 80093dc:	40010400 	.word	0x40010400
 80093e0:	40014000 	.word	0x40014000
 80093e4:	40014400 	.word	0x40014400
 80093e8:	40014800 	.word	0x40014800
 80093ec:	40001800 	.word	0x40001800
 80093f0:	40001c00 	.word	0x40001c00
 80093f4:	40002000 	.word	0x40002000

080093f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80093f8:	b480      	push	{r7}
 80093fa:	b083      	sub	sp, #12
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009400:	bf00      	nop
 8009402:	370c      	adds	r7, #12
 8009404:	46bd      	mov	sp, r7
 8009406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940a:	4770      	bx	lr

0800940c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800940c:	b480      	push	{r7}
 800940e:	b083      	sub	sp, #12
 8009410:	af00      	add	r7, sp, #0
 8009412:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009414:	bf00      	nop
 8009416:	370c      	adds	r7, #12
 8009418:	46bd      	mov	sp, r7
 800941a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800941e:	4770      	bx	lr

08009420 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009420:	b580      	push	{r7, lr}
 8009422:	b082      	sub	sp, #8
 8009424:	af00      	add	r7, sp, #0
 8009426:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	2b00      	cmp	r3, #0
 800942c:	d101      	bne.n	8009432 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800942e:	2301      	movs	r3, #1
 8009430:	e03f      	b.n	80094b2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009438:	b2db      	uxtb	r3, r3
 800943a:	2b00      	cmp	r3, #0
 800943c:	d106      	bne.n	800944c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	2200      	movs	r2, #0
 8009442:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009446:	6878      	ldr	r0, [r7, #4]
 8009448:	f7f8 fef4 	bl	8002234 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	2224      	movs	r2, #36	; 0x24
 8009450:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	68da      	ldr	r2, [r3, #12]
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009462:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009464:	6878      	ldr	r0, [r7, #4]
 8009466:	f000 f829 	bl	80094bc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	691a      	ldr	r2, [r3, #16]
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009478:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	695a      	ldr	r2, [r3, #20]
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009488:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	68da      	ldr	r2, [r3, #12]
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009498:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	2200      	movs	r2, #0
 800949e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	2220      	movs	r2, #32
 80094a4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	2220      	movs	r2, #32
 80094ac:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80094b0:	2300      	movs	r3, #0
}
 80094b2:	4618      	mov	r0, r3
 80094b4:	3708      	adds	r7, #8
 80094b6:	46bd      	mov	sp, r7
 80094b8:	bd80      	pop	{r7, pc}
	...

080094bc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80094bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094c0:	b085      	sub	sp, #20
 80094c2:	af00      	add	r7, sp, #0
 80094c4:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	691b      	ldr	r3, [r3, #16]
 80094cc:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	68da      	ldr	r2, [r3, #12]
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	430a      	orrs	r2, r1
 80094da:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	689a      	ldr	r2, [r3, #8]
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	691b      	ldr	r3, [r3, #16]
 80094e4:	431a      	orrs	r2, r3
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	695b      	ldr	r3, [r3, #20]
 80094ea:	431a      	orrs	r2, r3
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	69db      	ldr	r3, [r3, #28]
 80094f0:	4313      	orrs	r3, r2
 80094f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	68db      	ldr	r3, [r3, #12]
 80094fa:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80094fe:	f023 030c 	bic.w	r3, r3, #12
 8009502:	687a      	ldr	r2, [r7, #4]
 8009504:	6812      	ldr	r2, [r2, #0]
 8009506:	68f9      	ldr	r1, [r7, #12]
 8009508:	430b      	orrs	r3, r1
 800950a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	695b      	ldr	r3, [r3, #20]
 8009512:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	699a      	ldr	r2, [r3, #24]
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	430a      	orrs	r2, r1
 8009520:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	69db      	ldr	r3, [r3, #28]
 8009526:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800952a:	f040 8199 	bne.w	8009860 <UART_SetConfig+0x3a4>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) && defined(UART9) && defined(UART10)
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	4ac6      	ldr	r2, [pc, #792]	; (800984c <UART_SetConfig+0x390>)
 8009534:	4293      	cmp	r3, r2
 8009536:	d00f      	beq.n	8009558 <UART_SetConfig+0x9c>
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	4ac4      	ldr	r2, [pc, #784]	; (8009850 <UART_SetConfig+0x394>)
 800953e:	4293      	cmp	r3, r2
 8009540:	d00a      	beq.n	8009558 <UART_SetConfig+0x9c>
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	4ac3      	ldr	r2, [pc, #780]	; (8009854 <UART_SetConfig+0x398>)
 8009548:	4293      	cmp	r3, r2
 800954a:	d005      	beq.n	8009558 <UART_SetConfig+0x9c>
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	4ac1      	ldr	r2, [pc, #772]	; (8009858 <UART_SetConfig+0x39c>)
 8009552:	4293      	cmp	r3, r2
 8009554:	f040 80bd 	bne.w	80096d2 <UART_SetConfig+0x216>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009558:	f7fe f910 	bl	800777c <HAL_RCC_GetPCLK2Freq>
 800955c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800955e:	68bb      	ldr	r3, [r7, #8]
 8009560:	461d      	mov	r5, r3
 8009562:	f04f 0600 	mov.w	r6, #0
 8009566:	46a8      	mov	r8, r5
 8009568:	46b1      	mov	r9, r6
 800956a:	eb18 0308 	adds.w	r3, r8, r8
 800956e:	eb49 0409 	adc.w	r4, r9, r9
 8009572:	4698      	mov	r8, r3
 8009574:	46a1      	mov	r9, r4
 8009576:	eb18 0805 	adds.w	r8, r8, r5
 800957a:	eb49 0906 	adc.w	r9, r9, r6
 800957e:	f04f 0100 	mov.w	r1, #0
 8009582:	f04f 0200 	mov.w	r2, #0
 8009586:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800958a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800958e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8009592:	4688      	mov	r8, r1
 8009594:	4691      	mov	r9, r2
 8009596:	eb18 0005 	adds.w	r0, r8, r5
 800959a:	eb49 0106 	adc.w	r1, r9, r6
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	685b      	ldr	r3, [r3, #4]
 80095a2:	461d      	mov	r5, r3
 80095a4:	f04f 0600 	mov.w	r6, #0
 80095a8:	196b      	adds	r3, r5, r5
 80095aa:	eb46 0406 	adc.w	r4, r6, r6
 80095ae:	461a      	mov	r2, r3
 80095b0:	4623      	mov	r3, r4
 80095b2:	f7f6 fe3d 	bl	8000230 <__aeabi_uldivmod>
 80095b6:	4603      	mov	r3, r0
 80095b8:	460c      	mov	r4, r1
 80095ba:	461a      	mov	r2, r3
 80095bc:	4ba7      	ldr	r3, [pc, #668]	; (800985c <UART_SetConfig+0x3a0>)
 80095be:	fba3 2302 	umull	r2, r3, r3, r2
 80095c2:	095b      	lsrs	r3, r3, #5
 80095c4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80095c8:	68bb      	ldr	r3, [r7, #8]
 80095ca:	461d      	mov	r5, r3
 80095cc:	f04f 0600 	mov.w	r6, #0
 80095d0:	46a9      	mov	r9, r5
 80095d2:	46b2      	mov	sl, r6
 80095d4:	eb19 0309 	adds.w	r3, r9, r9
 80095d8:	eb4a 040a 	adc.w	r4, sl, sl
 80095dc:	4699      	mov	r9, r3
 80095de:	46a2      	mov	sl, r4
 80095e0:	eb19 0905 	adds.w	r9, r9, r5
 80095e4:	eb4a 0a06 	adc.w	sl, sl, r6
 80095e8:	f04f 0100 	mov.w	r1, #0
 80095ec:	f04f 0200 	mov.w	r2, #0
 80095f0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80095f4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80095f8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80095fc:	4689      	mov	r9, r1
 80095fe:	4692      	mov	sl, r2
 8009600:	eb19 0005 	adds.w	r0, r9, r5
 8009604:	eb4a 0106 	adc.w	r1, sl, r6
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	685b      	ldr	r3, [r3, #4]
 800960c:	461d      	mov	r5, r3
 800960e:	f04f 0600 	mov.w	r6, #0
 8009612:	196b      	adds	r3, r5, r5
 8009614:	eb46 0406 	adc.w	r4, r6, r6
 8009618:	461a      	mov	r2, r3
 800961a:	4623      	mov	r3, r4
 800961c:	f7f6 fe08 	bl	8000230 <__aeabi_uldivmod>
 8009620:	4603      	mov	r3, r0
 8009622:	460c      	mov	r4, r1
 8009624:	461a      	mov	r2, r3
 8009626:	4b8d      	ldr	r3, [pc, #564]	; (800985c <UART_SetConfig+0x3a0>)
 8009628:	fba3 1302 	umull	r1, r3, r3, r2
 800962c:	095b      	lsrs	r3, r3, #5
 800962e:	2164      	movs	r1, #100	; 0x64
 8009630:	fb01 f303 	mul.w	r3, r1, r3
 8009634:	1ad3      	subs	r3, r2, r3
 8009636:	00db      	lsls	r3, r3, #3
 8009638:	3332      	adds	r3, #50	; 0x32
 800963a:	4a88      	ldr	r2, [pc, #544]	; (800985c <UART_SetConfig+0x3a0>)
 800963c:	fba2 2303 	umull	r2, r3, r2, r3
 8009640:	095b      	lsrs	r3, r3, #5
 8009642:	005b      	lsls	r3, r3, #1
 8009644:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009648:	4498      	add	r8, r3
 800964a:	68bb      	ldr	r3, [r7, #8]
 800964c:	461d      	mov	r5, r3
 800964e:	f04f 0600 	mov.w	r6, #0
 8009652:	46a9      	mov	r9, r5
 8009654:	46b2      	mov	sl, r6
 8009656:	eb19 0309 	adds.w	r3, r9, r9
 800965a:	eb4a 040a 	adc.w	r4, sl, sl
 800965e:	4699      	mov	r9, r3
 8009660:	46a2      	mov	sl, r4
 8009662:	eb19 0905 	adds.w	r9, r9, r5
 8009666:	eb4a 0a06 	adc.w	sl, sl, r6
 800966a:	f04f 0100 	mov.w	r1, #0
 800966e:	f04f 0200 	mov.w	r2, #0
 8009672:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009676:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800967a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800967e:	4689      	mov	r9, r1
 8009680:	4692      	mov	sl, r2
 8009682:	eb19 0005 	adds.w	r0, r9, r5
 8009686:	eb4a 0106 	adc.w	r1, sl, r6
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	685b      	ldr	r3, [r3, #4]
 800968e:	461d      	mov	r5, r3
 8009690:	f04f 0600 	mov.w	r6, #0
 8009694:	196b      	adds	r3, r5, r5
 8009696:	eb46 0406 	adc.w	r4, r6, r6
 800969a:	461a      	mov	r2, r3
 800969c:	4623      	mov	r3, r4
 800969e:	f7f6 fdc7 	bl	8000230 <__aeabi_uldivmod>
 80096a2:	4603      	mov	r3, r0
 80096a4:	460c      	mov	r4, r1
 80096a6:	461a      	mov	r2, r3
 80096a8:	4b6c      	ldr	r3, [pc, #432]	; (800985c <UART_SetConfig+0x3a0>)
 80096aa:	fba3 1302 	umull	r1, r3, r3, r2
 80096ae:	095b      	lsrs	r3, r3, #5
 80096b0:	2164      	movs	r1, #100	; 0x64
 80096b2:	fb01 f303 	mul.w	r3, r1, r3
 80096b6:	1ad3      	subs	r3, r2, r3
 80096b8:	00db      	lsls	r3, r3, #3
 80096ba:	3332      	adds	r3, #50	; 0x32
 80096bc:	4a67      	ldr	r2, [pc, #412]	; (800985c <UART_SetConfig+0x3a0>)
 80096be:	fba2 2303 	umull	r2, r3, r2, r3
 80096c2:	095b      	lsrs	r3, r3, #5
 80096c4:	f003 0207 	and.w	r2, r3, #7
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	4442      	add	r2, r8
 80096ce:	609a      	str	r2, [r3, #8]
 80096d0:	e27d      	b.n	8009bce <UART_SetConfig+0x712>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80096d2:	f7fe f83f 	bl	8007754 <HAL_RCC_GetPCLK1Freq>
 80096d6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80096d8:	68bb      	ldr	r3, [r7, #8]
 80096da:	461d      	mov	r5, r3
 80096dc:	f04f 0600 	mov.w	r6, #0
 80096e0:	46a8      	mov	r8, r5
 80096e2:	46b1      	mov	r9, r6
 80096e4:	eb18 0308 	adds.w	r3, r8, r8
 80096e8:	eb49 0409 	adc.w	r4, r9, r9
 80096ec:	4698      	mov	r8, r3
 80096ee:	46a1      	mov	r9, r4
 80096f0:	eb18 0805 	adds.w	r8, r8, r5
 80096f4:	eb49 0906 	adc.w	r9, r9, r6
 80096f8:	f04f 0100 	mov.w	r1, #0
 80096fc:	f04f 0200 	mov.w	r2, #0
 8009700:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8009704:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8009708:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800970c:	4688      	mov	r8, r1
 800970e:	4691      	mov	r9, r2
 8009710:	eb18 0005 	adds.w	r0, r8, r5
 8009714:	eb49 0106 	adc.w	r1, r9, r6
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	685b      	ldr	r3, [r3, #4]
 800971c:	461d      	mov	r5, r3
 800971e:	f04f 0600 	mov.w	r6, #0
 8009722:	196b      	adds	r3, r5, r5
 8009724:	eb46 0406 	adc.w	r4, r6, r6
 8009728:	461a      	mov	r2, r3
 800972a:	4623      	mov	r3, r4
 800972c:	f7f6 fd80 	bl	8000230 <__aeabi_uldivmod>
 8009730:	4603      	mov	r3, r0
 8009732:	460c      	mov	r4, r1
 8009734:	461a      	mov	r2, r3
 8009736:	4b49      	ldr	r3, [pc, #292]	; (800985c <UART_SetConfig+0x3a0>)
 8009738:	fba3 2302 	umull	r2, r3, r3, r2
 800973c:	095b      	lsrs	r3, r3, #5
 800973e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8009742:	68bb      	ldr	r3, [r7, #8]
 8009744:	461d      	mov	r5, r3
 8009746:	f04f 0600 	mov.w	r6, #0
 800974a:	46a9      	mov	r9, r5
 800974c:	46b2      	mov	sl, r6
 800974e:	eb19 0309 	adds.w	r3, r9, r9
 8009752:	eb4a 040a 	adc.w	r4, sl, sl
 8009756:	4699      	mov	r9, r3
 8009758:	46a2      	mov	sl, r4
 800975a:	eb19 0905 	adds.w	r9, r9, r5
 800975e:	eb4a 0a06 	adc.w	sl, sl, r6
 8009762:	f04f 0100 	mov.w	r1, #0
 8009766:	f04f 0200 	mov.w	r2, #0
 800976a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800976e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009772:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009776:	4689      	mov	r9, r1
 8009778:	4692      	mov	sl, r2
 800977a:	eb19 0005 	adds.w	r0, r9, r5
 800977e:	eb4a 0106 	adc.w	r1, sl, r6
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	685b      	ldr	r3, [r3, #4]
 8009786:	461d      	mov	r5, r3
 8009788:	f04f 0600 	mov.w	r6, #0
 800978c:	196b      	adds	r3, r5, r5
 800978e:	eb46 0406 	adc.w	r4, r6, r6
 8009792:	461a      	mov	r2, r3
 8009794:	4623      	mov	r3, r4
 8009796:	f7f6 fd4b 	bl	8000230 <__aeabi_uldivmod>
 800979a:	4603      	mov	r3, r0
 800979c:	460c      	mov	r4, r1
 800979e:	461a      	mov	r2, r3
 80097a0:	4b2e      	ldr	r3, [pc, #184]	; (800985c <UART_SetConfig+0x3a0>)
 80097a2:	fba3 1302 	umull	r1, r3, r3, r2
 80097a6:	095b      	lsrs	r3, r3, #5
 80097a8:	2164      	movs	r1, #100	; 0x64
 80097aa:	fb01 f303 	mul.w	r3, r1, r3
 80097ae:	1ad3      	subs	r3, r2, r3
 80097b0:	00db      	lsls	r3, r3, #3
 80097b2:	3332      	adds	r3, #50	; 0x32
 80097b4:	4a29      	ldr	r2, [pc, #164]	; (800985c <UART_SetConfig+0x3a0>)
 80097b6:	fba2 2303 	umull	r2, r3, r2, r3
 80097ba:	095b      	lsrs	r3, r3, #5
 80097bc:	005b      	lsls	r3, r3, #1
 80097be:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80097c2:	4498      	add	r8, r3
 80097c4:	68bb      	ldr	r3, [r7, #8]
 80097c6:	461d      	mov	r5, r3
 80097c8:	f04f 0600 	mov.w	r6, #0
 80097cc:	46a9      	mov	r9, r5
 80097ce:	46b2      	mov	sl, r6
 80097d0:	eb19 0309 	adds.w	r3, r9, r9
 80097d4:	eb4a 040a 	adc.w	r4, sl, sl
 80097d8:	4699      	mov	r9, r3
 80097da:	46a2      	mov	sl, r4
 80097dc:	eb19 0905 	adds.w	r9, r9, r5
 80097e0:	eb4a 0a06 	adc.w	sl, sl, r6
 80097e4:	f04f 0100 	mov.w	r1, #0
 80097e8:	f04f 0200 	mov.w	r2, #0
 80097ec:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80097f0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80097f4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80097f8:	4689      	mov	r9, r1
 80097fa:	4692      	mov	sl, r2
 80097fc:	eb19 0005 	adds.w	r0, r9, r5
 8009800:	eb4a 0106 	adc.w	r1, sl, r6
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	685b      	ldr	r3, [r3, #4]
 8009808:	461d      	mov	r5, r3
 800980a:	f04f 0600 	mov.w	r6, #0
 800980e:	196b      	adds	r3, r5, r5
 8009810:	eb46 0406 	adc.w	r4, r6, r6
 8009814:	461a      	mov	r2, r3
 8009816:	4623      	mov	r3, r4
 8009818:	f7f6 fd0a 	bl	8000230 <__aeabi_uldivmod>
 800981c:	4603      	mov	r3, r0
 800981e:	460c      	mov	r4, r1
 8009820:	461a      	mov	r2, r3
 8009822:	4b0e      	ldr	r3, [pc, #56]	; (800985c <UART_SetConfig+0x3a0>)
 8009824:	fba3 1302 	umull	r1, r3, r3, r2
 8009828:	095b      	lsrs	r3, r3, #5
 800982a:	2164      	movs	r1, #100	; 0x64
 800982c:	fb01 f303 	mul.w	r3, r1, r3
 8009830:	1ad3      	subs	r3, r2, r3
 8009832:	00db      	lsls	r3, r3, #3
 8009834:	3332      	adds	r3, #50	; 0x32
 8009836:	4a09      	ldr	r2, [pc, #36]	; (800985c <UART_SetConfig+0x3a0>)
 8009838:	fba2 2303 	umull	r2, r3, r2, r3
 800983c:	095b      	lsrs	r3, r3, #5
 800983e:	f003 0207 	and.w	r2, r3, #7
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	4442      	add	r2, r8
 8009848:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800984a:	e1c0      	b.n	8009bce <UART_SetConfig+0x712>
 800984c:	40011000 	.word	0x40011000
 8009850:	40011400 	.word	0x40011400
 8009854:	40011800 	.word	0x40011800
 8009858:	40011c00 	.word	0x40011c00
 800985c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	4adc      	ldr	r2, [pc, #880]	; (8009bd8 <UART_SetConfig+0x71c>)
 8009866:	4293      	cmp	r3, r2
 8009868:	d00f      	beq.n	800988a <UART_SetConfig+0x3ce>
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	4adb      	ldr	r2, [pc, #876]	; (8009bdc <UART_SetConfig+0x720>)
 8009870:	4293      	cmp	r3, r2
 8009872:	d00a      	beq.n	800988a <UART_SetConfig+0x3ce>
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	4ad9      	ldr	r2, [pc, #868]	; (8009be0 <UART_SetConfig+0x724>)
 800987a:	4293      	cmp	r3, r2
 800987c:	d005      	beq.n	800988a <UART_SetConfig+0x3ce>
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	4ad8      	ldr	r2, [pc, #864]	; (8009be4 <UART_SetConfig+0x728>)
 8009884:	4293      	cmp	r3, r2
 8009886:	f040 80d1 	bne.w	8009a2c <UART_SetConfig+0x570>
      pclk = HAL_RCC_GetPCLK2Freq();
 800988a:	f7fd ff77 	bl	800777c <HAL_RCC_GetPCLK2Freq>
 800988e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009890:	68bb      	ldr	r3, [r7, #8]
 8009892:	469a      	mov	sl, r3
 8009894:	f04f 0b00 	mov.w	fp, #0
 8009898:	46d0      	mov	r8, sl
 800989a:	46d9      	mov	r9, fp
 800989c:	eb18 0308 	adds.w	r3, r8, r8
 80098a0:	eb49 0409 	adc.w	r4, r9, r9
 80098a4:	4698      	mov	r8, r3
 80098a6:	46a1      	mov	r9, r4
 80098a8:	eb18 080a 	adds.w	r8, r8, sl
 80098ac:	eb49 090b 	adc.w	r9, r9, fp
 80098b0:	f04f 0100 	mov.w	r1, #0
 80098b4:	f04f 0200 	mov.w	r2, #0
 80098b8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80098bc:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80098c0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80098c4:	4688      	mov	r8, r1
 80098c6:	4691      	mov	r9, r2
 80098c8:	eb1a 0508 	adds.w	r5, sl, r8
 80098cc:	eb4b 0609 	adc.w	r6, fp, r9
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	685b      	ldr	r3, [r3, #4]
 80098d4:	4619      	mov	r1, r3
 80098d6:	f04f 0200 	mov.w	r2, #0
 80098da:	f04f 0300 	mov.w	r3, #0
 80098de:	f04f 0400 	mov.w	r4, #0
 80098e2:	0094      	lsls	r4, r2, #2
 80098e4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80098e8:	008b      	lsls	r3, r1, #2
 80098ea:	461a      	mov	r2, r3
 80098ec:	4623      	mov	r3, r4
 80098ee:	4628      	mov	r0, r5
 80098f0:	4631      	mov	r1, r6
 80098f2:	f7f6 fc9d 	bl	8000230 <__aeabi_uldivmod>
 80098f6:	4603      	mov	r3, r0
 80098f8:	460c      	mov	r4, r1
 80098fa:	461a      	mov	r2, r3
 80098fc:	4bba      	ldr	r3, [pc, #744]	; (8009be8 <UART_SetConfig+0x72c>)
 80098fe:	fba3 2302 	umull	r2, r3, r3, r2
 8009902:	095b      	lsrs	r3, r3, #5
 8009904:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8009908:	68bb      	ldr	r3, [r7, #8]
 800990a:	469b      	mov	fp, r3
 800990c:	f04f 0c00 	mov.w	ip, #0
 8009910:	46d9      	mov	r9, fp
 8009912:	46e2      	mov	sl, ip
 8009914:	eb19 0309 	adds.w	r3, r9, r9
 8009918:	eb4a 040a 	adc.w	r4, sl, sl
 800991c:	4699      	mov	r9, r3
 800991e:	46a2      	mov	sl, r4
 8009920:	eb19 090b 	adds.w	r9, r9, fp
 8009924:	eb4a 0a0c 	adc.w	sl, sl, ip
 8009928:	f04f 0100 	mov.w	r1, #0
 800992c:	f04f 0200 	mov.w	r2, #0
 8009930:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009934:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009938:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800993c:	4689      	mov	r9, r1
 800993e:	4692      	mov	sl, r2
 8009940:	eb1b 0509 	adds.w	r5, fp, r9
 8009944:	eb4c 060a 	adc.w	r6, ip, sl
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	685b      	ldr	r3, [r3, #4]
 800994c:	4619      	mov	r1, r3
 800994e:	f04f 0200 	mov.w	r2, #0
 8009952:	f04f 0300 	mov.w	r3, #0
 8009956:	f04f 0400 	mov.w	r4, #0
 800995a:	0094      	lsls	r4, r2, #2
 800995c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009960:	008b      	lsls	r3, r1, #2
 8009962:	461a      	mov	r2, r3
 8009964:	4623      	mov	r3, r4
 8009966:	4628      	mov	r0, r5
 8009968:	4631      	mov	r1, r6
 800996a:	f7f6 fc61 	bl	8000230 <__aeabi_uldivmod>
 800996e:	4603      	mov	r3, r0
 8009970:	460c      	mov	r4, r1
 8009972:	461a      	mov	r2, r3
 8009974:	4b9c      	ldr	r3, [pc, #624]	; (8009be8 <UART_SetConfig+0x72c>)
 8009976:	fba3 1302 	umull	r1, r3, r3, r2
 800997a:	095b      	lsrs	r3, r3, #5
 800997c:	2164      	movs	r1, #100	; 0x64
 800997e:	fb01 f303 	mul.w	r3, r1, r3
 8009982:	1ad3      	subs	r3, r2, r3
 8009984:	011b      	lsls	r3, r3, #4
 8009986:	3332      	adds	r3, #50	; 0x32
 8009988:	4a97      	ldr	r2, [pc, #604]	; (8009be8 <UART_SetConfig+0x72c>)
 800998a:	fba2 2303 	umull	r2, r3, r2, r3
 800998e:	095b      	lsrs	r3, r3, #5
 8009990:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009994:	4498      	add	r8, r3
 8009996:	68bb      	ldr	r3, [r7, #8]
 8009998:	469b      	mov	fp, r3
 800999a:	f04f 0c00 	mov.w	ip, #0
 800999e:	46d9      	mov	r9, fp
 80099a0:	46e2      	mov	sl, ip
 80099a2:	eb19 0309 	adds.w	r3, r9, r9
 80099a6:	eb4a 040a 	adc.w	r4, sl, sl
 80099aa:	4699      	mov	r9, r3
 80099ac:	46a2      	mov	sl, r4
 80099ae:	eb19 090b 	adds.w	r9, r9, fp
 80099b2:	eb4a 0a0c 	adc.w	sl, sl, ip
 80099b6:	f04f 0100 	mov.w	r1, #0
 80099ba:	f04f 0200 	mov.w	r2, #0
 80099be:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80099c2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80099c6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80099ca:	4689      	mov	r9, r1
 80099cc:	4692      	mov	sl, r2
 80099ce:	eb1b 0509 	adds.w	r5, fp, r9
 80099d2:	eb4c 060a 	adc.w	r6, ip, sl
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	685b      	ldr	r3, [r3, #4]
 80099da:	4619      	mov	r1, r3
 80099dc:	f04f 0200 	mov.w	r2, #0
 80099e0:	f04f 0300 	mov.w	r3, #0
 80099e4:	f04f 0400 	mov.w	r4, #0
 80099e8:	0094      	lsls	r4, r2, #2
 80099ea:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80099ee:	008b      	lsls	r3, r1, #2
 80099f0:	461a      	mov	r2, r3
 80099f2:	4623      	mov	r3, r4
 80099f4:	4628      	mov	r0, r5
 80099f6:	4631      	mov	r1, r6
 80099f8:	f7f6 fc1a 	bl	8000230 <__aeabi_uldivmod>
 80099fc:	4603      	mov	r3, r0
 80099fe:	460c      	mov	r4, r1
 8009a00:	461a      	mov	r2, r3
 8009a02:	4b79      	ldr	r3, [pc, #484]	; (8009be8 <UART_SetConfig+0x72c>)
 8009a04:	fba3 1302 	umull	r1, r3, r3, r2
 8009a08:	095b      	lsrs	r3, r3, #5
 8009a0a:	2164      	movs	r1, #100	; 0x64
 8009a0c:	fb01 f303 	mul.w	r3, r1, r3
 8009a10:	1ad3      	subs	r3, r2, r3
 8009a12:	011b      	lsls	r3, r3, #4
 8009a14:	3332      	adds	r3, #50	; 0x32
 8009a16:	4a74      	ldr	r2, [pc, #464]	; (8009be8 <UART_SetConfig+0x72c>)
 8009a18:	fba2 2303 	umull	r2, r3, r2, r3
 8009a1c:	095b      	lsrs	r3, r3, #5
 8009a1e:	f003 020f 	and.w	r2, r3, #15
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	4442      	add	r2, r8
 8009a28:	609a      	str	r2, [r3, #8]
 8009a2a:	e0d0      	b.n	8009bce <UART_SetConfig+0x712>
      pclk = HAL_RCC_GetPCLK1Freq();
 8009a2c:	f7fd fe92 	bl	8007754 <HAL_RCC_GetPCLK1Freq>
 8009a30:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009a32:	68bb      	ldr	r3, [r7, #8]
 8009a34:	469a      	mov	sl, r3
 8009a36:	f04f 0b00 	mov.w	fp, #0
 8009a3a:	46d0      	mov	r8, sl
 8009a3c:	46d9      	mov	r9, fp
 8009a3e:	eb18 0308 	adds.w	r3, r8, r8
 8009a42:	eb49 0409 	adc.w	r4, r9, r9
 8009a46:	4698      	mov	r8, r3
 8009a48:	46a1      	mov	r9, r4
 8009a4a:	eb18 080a 	adds.w	r8, r8, sl
 8009a4e:	eb49 090b 	adc.w	r9, r9, fp
 8009a52:	f04f 0100 	mov.w	r1, #0
 8009a56:	f04f 0200 	mov.w	r2, #0
 8009a5a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8009a5e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8009a62:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8009a66:	4688      	mov	r8, r1
 8009a68:	4691      	mov	r9, r2
 8009a6a:	eb1a 0508 	adds.w	r5, sl, r8
 8009a6e:	eb4b 0609 	adc.w	r6, fp, r9
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	685b      	ldr	r3, [r3, #4]
 8009a76:	4619      	mov	r1, r3
 8009a78:	f04f 0200 	mov.w	r2, #0
 8009a7c:	f04f 0300 	mov.w	r3, #0
 8009a80:	f04f 0400 	mov.w	r4, #0
 8009a84:	0094      	lsls	r4, r2, #2
 8009a86:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009a8a:	008b      	lsls	r3, r1, #2
 8009a8c:	461a      	mov	r2, r3
 8009a8e:	4623      	mov	r3, r4
 8009a90:	4628      	mov	r0, r5
 8009a92:	4631      	mov	r1, r6
 8009a94:	f7f6 fbcc 	bl	8000230 <__aeabi_uldivmod>
 8009a98:	4603      	mov	r3, r0
 8009a9a:	460c      	mov	r4, r1
 8009a9c:	461a      	mov	r2, r3
 8009a9e:	4b52      	ldr	r3, [pc, #328]	; (8009be8 <UART_SetConfig+0x72c>)
 8009aa0:	fba3 2302 	umull	r2, r3, r3, r2
 8009aa4:	095b      	lsrs	r3, r3, #5
 8009aa6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8009aaa:	68bb      	ldr	r3, [r7, #8]
 8009aac:	469b      	mov	fp, r3
 8009aae:	f04f 0c00 	mov.w	ip, #0
 8009ab2:	46d9      	mov	r9, fp
 8009ab4:	46e2      	mov	sl, ip
 8009ab6:	eb19 0309 	adds.w	r3, r9, r9
 8009aba:	eb4a 040a 	adc.w	r4, sl, sl
 8009abe:	4699      	mov	r9, r3
 8009ac0:	46a2      	mov	sl, r4
 8009ac2:	eb19 090b 	adds.w	r9, r9, fp
 8009ac6:	eb4a 0a0c 	adc.w	sl, sl, ip
 8009aca:	f04f 0100 	mov.w	r1, #0
 8009ace:	f04f 0200 	mov.w	r2, #0
 8009ad2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009ad6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009ada:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009ade:	4689      	mov	r9, r1
 8009ae0:	4692      	mov	sl, r2
 8009ae2:	eb1b 0509 	adds.w	r5, fp, r9
 8009ae6:	eb4c 060a 	adc.w	r6, ip, sl
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	685b      	ldr	r3, [r3, #4]
 8009aee:	4619      	mov	r1, r3
 8009af0:	f04f 0200 	mov.w	r2, #0
 8009af4:	f04f 0300 	mov.w	r3, #0
 8009af8:	f04f 0400 	mov.w	r4, #0
 8009afc:	0094      	lsls	r4, r2, #2
 8009afe:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009b02:	008b      	lsls	r3, r1, #2
 8009b04:	461a      	mov	r2, r3
 8009b06:	4623      	mov	r3, r4
 8009b08:	4628      	mov	r0, r5
 8009b0a:	4631      	mov	r1, r6
 8009b0c:	f7f6 fb90 	bl	8000230 <__aeabi_uldivmod>
 8009b10:	4603      	mov	r3, r0
 8009b12:	460c      	mov	r4, r1
 8009b14:	461a      	mov	r2, r3
 8009b16:	4b34      	ldr	r3, [pc, #208]	; (8009be8 <UART_SetConfig+0x72c>)
 8009b18:	fba3 1302 	umull	r1, r3, r3, r2
 8009b1c:	095b      	lsrs	r3, r3, #5
 8009b1e:	2164      	movs	r1, #100	; 0x64
 8009b20:	fb01 f303 	mul.w	r3, r1, r3
 8009b24:	1ad3      	subs	r3, r2, r3
 8009b26:	011b      	lsls	r3, r3, #4
 8009b28:	3332      	adds	r3, #50	; 0x32
 8009b2a:	4a2f      	ldr	r2, [pc, #188]	; (8009be8 <UART_SetConfig+0x72c>)
 8009b2c:	fba2 2303 	umull	r2, r3, r2, r3
 8009b30:	095b      	lsrs	r3, r3, #5
 8009b32:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009b36:	4498      	add	r8, r3
 8009b38:	68bb      	ldr	r3, [r7, #8]
 8009b3a:	469b      	mov	fp, r3
 8009b3c:	f04f 0c00 	mov.w	ip, #0
 8009b40:	46d9      	mov	r9, fp
 8009b42:	46e2      	mov	sl, ip
 8009b44:	eb19 0309 	adds.w	r3, r9, r9
 8009b48:	eb4a 040a 	adc.w	r4, sl, sl
 8009b4c:	4699      	mov	r9, r3
 8009b4e:	46a2      	mov	sl, r4
 8009b50:	eb19 090b 	adds.w	r9, r9, fp
 8009b54:	eb4a 0a0c 	adc.w	sl, sl, ip
 8009b58:	f04f 0100 	mov.w	r1, #0
 8009b5c:	f04f 0200 	mov.w	r2, #0
 8009b60:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009b64:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009b68:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009b6c:	4689      	mov	r9, r1
 8009b6e:	4692      	mov	sl, r2
 8009b70:	eb1b 0509 	adds.w	r5, fp, r9
 8009b74:	eb4c 060a 	adc.w	r6, ip, sl
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	685b      	ldr	r3, [r3, #4]
 8009b7c:	4619      	mov	r1, r3
 8009b7e:	f04f 0200 	mov.w	r2, #0
 8009b82:	f04f 0300 	mov.w	r3, #0
 8009b86:	f04f 0400 	mov.w	r4, #0
 8009b8a:	0094      	lsls	r4, r2, #2
 8009b8c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009b90:	008b      	lsls	r3, r1, #2
 8009b92:	461a      	mov	r2, r3
 8009b94:	4623      	mov	r3, r4
 8009b96:	4628      	mov	r0, r5
 8009b98:	4631      	mov	r1, r6
 8009b9a:	f7f6 fb49 	bl	8000230 <__aeabi_uldivmod>
 8009b9e:	4603      	mov	r3, r0
 8009ba0:	460c      	mov	r4, r1
 8009ba2:	461a      	mov	r2, r3
 8009ba4:	4b10      	ldr	r3, [pc, #64]	; (8009be8 <UART_SetConfig+0x72c>)
 8009ba6:	fba3 1302 	umull	r1, r3, r3, r2
 8009baa:	095b      	lsrs	r3, r3, #5
 8009bac:	2164      	movs	r1, #100	; 0x64
 8009bae:	fb01 f303 	mul.w	r3, r1, r3
 8009bb2:	1ad3      	subs	r3, r2, r3
 8009bb4:	011b      	lsls	r3, r3, #4
 8009bb6:	3332      	adds	r3, #50	; 0x32
 8009bb8:	4a0b      	ldr	r2, [pc, #44]	; (8009be8 <UART_SetConfig+0x72c>)
 8009bba:	fba2 2303 	umull	r2, r3, r2, r3
 8009bbe:	095b      	lsrs	r3, r3, #5
 8009bc0:	f003 020f 	and.w	r2, r3, #15
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	4442      	add	r2, r8
 8009bca:	609a      	str	r2, [r3, #8]
}
 8009bcc:	e7ff      	b.n	8009bce <UART_SetConfig+0x712>
 8009bce:	bf00      	nop
 8009bd0:	3714      	adds	r7, #20
 8009bd2:	46bd      	mov	sp, r7
 8009bd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bd8:	40011000 	.word	0x40011000
 8009bdc:	40011400 	.word	0x40011400
 8009be0:	40011800 	.word	0x40011800
 8009be4:	40011c00 	.word	0x40011c00
 8009be8:	51eb851f 	.word	0x51eb851f

08009bec <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8009bec:	b480      	push	{r7}
 8009bee:	b085      	sub	sp, #20
 8009bf0:	af00      	add	r7, sp, #0
 8009bf2:	6078      	str	r0, [r7, #4]
 8009bf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8009bf6:	2300      	movs	r3, #0
 8009bf8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8009bfa:	683b      	ldr	r3, [r7, #0]
 8009bfc:	681a      	ldr	r2, [r3, #0]
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c04:	60fb      	str	r3, [r7, #12]
                     Init->WriteBurst
                     );
#else /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT,CPSIZE,  CBURSTRW, CCLKEN and WFDIS bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP      | \
 8009c06:	68fa      	ldr	r2, [r7, #12]
 8009c08:	4b2f      	ldr	r3, [pc, #188]	; (8009cc8 <FSMC_NORSRAM_Init+0xdc>)
 8009c0a:	4013      	ands	r3, r2
 8009c0c:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WAITCFG  | FSMC_BCR1_WREN      | \
                       FSMC_BCR1_WAITEN    | FSMC_BCR1_EXTMOD   | FSMC_BCR1_ASYNCWAIT | \
                       FSMC_BCR1_CPSIZE    | FSMC_BCR1_CBURSTRW | FSMC_BCR1_CCLKEN    | \
                       FSMC_BCR1_WFDIS));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8009c0e:	683b      	ldr	r3, [r7, #0]
 8009c10:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 8009c12:	683b      	ldr	r3, [r7, #0]
 8009c14:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8009c16:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8009c18:	683b      	ldr	r3, [r7, #0]
 8009c1a:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8009c1c:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 8009c1e:	683b      	ldr	r3, [r7, #0]
 8009c20:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 8009c22:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8009c24:	683b      	ldr	r3, [r7, #0]
 8009c26:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8009c28:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8009c2a:	683b      	ldr	r3, [r7, #0]
 8009c2c:	69db      	ldr	r3, [r3, #28]
                     Init->WaitSignalPolarity   |\
 8009c2e:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8009c30:	683b      	ldr	r3, [r7, #0]
 8009c32:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8009c34:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8009c36:	683b      	ldr	r3, [r7, #0]
 8009c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 8009c3a:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 8009c3c:	683b      	ldr	r3, [r7, #0]
 8009c3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 8009c40:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8009c42:	683b      	ldr	r3, [r7, #0]
 8009c44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 8009c46:	431a      	orrs	r2, r3
                     Init->WriteBurst           |\
 8009c48:	683b      	ldr	r3, [r7, #0]
 8009c4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->AsynchronousWait     |\
 8009c4c:	431a      	orrs	r2, r3
                     Init->ContinuousClock      |\
 8009c4e:	683b      	ldr	r3, [r7, #0]
 8009c50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                     Init->WriteBurst           |\
 8009c52:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 8009c54:	683b      	ldr	r3, [r7, #0]
 8009c56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->ContinuousClock      |\
 8009c58:	431a      	orrs	r2, r3
                     Init->WriteFifo);
 8009c5a:	683b      	ldr	r3, [r7, #0]
 8009c5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                     Init->PageSize             |\
 8009c5e:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8009c60:	68fa      	ldr	r2, [r7, #12]
 8009c62:	4313      	orrs	r3, r2
 8009c64:	60fb      	str	r3, [r7, #12]
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8009c66:	683b      	ldr	r3, [r7, #0]
 8009c68:	689b      	ldr	r3, [r3, #8]
 8009c6a:	2b08      	cmp	r3, #8
 8009c6c:	d103      	bne.n	8009c76 <FSMC_NORSRAM_Init+0x8a>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c74:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8009c76:	683b      	ldr	r3, [r7, #0]
 8009c78:	681a      	ldr	r2, [r3, #0]
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	68f9      	ldr	r1, [r7, #12]
 8009c7e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if((Init->ContinuousClock == FSMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FSMC_NORSRAM_BANK1))
 8009c82:	683b      	ldr	r3, [r7, #0]
 8009c84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c86:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009c8a:	d10a      	bne.n	8009ca2 <FSMC_NORSRAM_Init+0xb6>
 8009c8c:	683b      	ldr	r3, [r7, #0]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d006      	beq.n	8009ca2 <FSMC_NORSRAM_Init+0xb6>
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->ContinuousClock);
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681a      	ldr	r2, [r3, #0]
 8009c98:	683b      	ldr	r3, [r7, #0]
 8009c9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c9c:	431a      	orrs	r2, r3
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	601a      	str	r2, [r3, #0]
  }

  if(Init->NSBank != FSMC_NORSRAM_BANK1)
 8009ca2:	683b      	ldr	r3, [r7, #0]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d006      	beq.n	8009cb8 <FSMC_NORSRAM_Init+0xcc>
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	681a      	ldr	r2, [r3, #0]
 8009cae:	683b      	ldr	r3, [r7, #0]
 8009cb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009cb2:	431a      	orrs	r2, r3
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8009cb8:	2300      	movs	r3, #0
}
 8009cba:	4618      	mov	r0, r3
 8009cbc:	3714      	adds	r7, #20
 8009cbe:	46bd      	mov	sp, r7
 8009cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc4:	4770      	bx	lr
 8009cc6:	bf00      	nop
 8009cc8:	ffc00480 	.word	0xffc00480

08009ccc <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8009ccc:	b480      	push	{r7}
 8009cce:	b087      	sub	sp, #28
 8009cd0:	af00      	add	r7, sp, #0
 8009cd2:	60f8      	str	r0, [r7, #12]
 8009cd4:	60b9      	str	r1, [r7, #8]
 8009cd6:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8009cd8:	2300      	movs	r3, #0
 8009cda:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	1c5a      	adds	r2, r3, #1
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ce6:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8009ce8:	697b      	ldr	r3, [r7, #20]
 8009cea:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8009cee:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8009cf0:	68bb      	ldr	r3, [r7, #8]
 8009cf2:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 8009cf4:	68bb      	ldr	r3, [r7, #8]
 8009cf6:	685b      	ldr	r3, [r3, #4]
 8009cf8:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8009cfa:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8009cfc:	68bb      	ldr	r3, [r7, #8]
 8009cfe:	689b      	ldr	r3, [r3, #8]
 8009d00:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 8009d02:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8009d04:	68bb      	ldr	r3, [r7, #8]
 8009d06:	68db      	ldr	r3, [r3, #12]
 8009d08:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 8009d0a:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8009d0c:	68bb      	ldr	r3, [r7, #8]
 8009d0e:	691b      	ldr	r3, [r3, #16]
 8009d10:	3b01      	subs	r3, #1
 8009d12:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8009d14:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 8009d16:	68bb      	ldr	r3, [r7, #8]
 8009d18:	695b      	ldr	r3, [r3, #20]
 8009d1a:	3b02      	subs	r3, #2
 8009d1c:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8009d1e:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 8009d20:	68bb      	ldr	r3, [r7, #8]
 8009d22:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8009d24:	4313      	orrs	r3, r2
 8009d26:	697a      	ldr	r2, [r7, #20]
 8009d28:	4313      	orrs	r3, r2
 8009d2a:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	1c5a      	adds	r2, r3, #1
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	6979      	ldr	r1, [r7, #20]
 8009d34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if(HAL_IS_BIT_SET(Device->BTCR[FSMC_NORSRAM_BANK1], FSMC_BCR1_CCLKEN))
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009d40:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009d44:	d10e      	bne.n	8009d64 <FSMC_NORSRAM_Timing_Init+0x98>
  {
    tmpr = (uint32_t)(Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] & ~(0x0FU << 20U)); 
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	685b      	ldr	r3, [r3, #4]
 8009d4a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009d4e:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
 8009d50:	68bb      	ldr	r3, [r7, #8]
 8009d52:	691b      	ldr	r3, [r3, #16]
 8009d54:	3b01      	subs	r3, #1
 8009d56:	051b      	lsls	r3, r3, #20
 8009d58:	697a      	ldr	r2, [r7, #20]
 8009d5a:	4313      	orrs	r3, r2
 8009d5c:	617b      	str	r3, [r7, #20]
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	697a      	ldr	r2, [r7, #20]
 8009d62:	605a      	str	r2, [r3, #4]
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8009d64:	2300      	movs	r3, #0
}
 8009d66:	4618      	mov	r0, r3
 8009d68:	371c      	adds	r7, #28
 8009d6a:	46bd      	mov	sp, r7
 8009d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d70:	4770      	bx	lr
	...

08009d74 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8009d74:	b480      	push	{r7}
 8009d76:	b087      	sub	sp, #28
 8009d78:	af00      	add	r7, sp, #0
 8009d7a:	60f8      	str	r0, [r7, #12]
 8009d7c:	60b9      	str	r1, [r7, #8]
 8009d7e:	607a      	str	r2, [r7, #4]
 8009d80:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 8009d82:	2300      	movs	r3, #0
 8009d84:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8009d86:	683b      	ldr	r3, [r7, #0]
 8009d88:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009d8c:	d122      	bne.n	8009dd4 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	687a      	ldr	r2, [r7, #4]
 8009d92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d96:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8009d98:	697a      	ldr	r2, [r7, #20]
 8009d9a:	4b15      	ldr	r3, [pc, #84]	; (8009df0 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8009d9c:	4013      	ands	r3, r2
 8009d9e:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8009da0:	68bb      	ldr	r3, [r7, #8]
 8009da2:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8009da4:	68bb      	ldr	r3, [r7, #8]
 8009da6:	685b      	ldr	r3, [r3, #4]
 8009da8:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8009daa:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 8009dac:	68bb      	ldr	r3, [r7, #8]
 8009dae:	689b      	ldr	r3, [r3, #8]
 8009db0:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 8009db2:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8009db4:	68bb      	ldr	r3, [r7, #8]
 8009db6:	68db      	ldr	r3, [r3, #12]
 8009db8:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 8009dba:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 8009dbc:	68bb      	ldr	r3, [r7, #8]
 8009dbe:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8009dc0:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8009dc2:	697a      	ldr	r2, [r7, #20]
 8009dc4:	4313      	orrs	r3, r2
 8009dc6:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	687a      	ldr	r2, [r7, #4]
 8009dcc:	6979      	ldr	r1, [r7, #20]
 8009dce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8009dd2:	e005      	b.n	8009de0 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	687a      	ldr	r2, [r7, #4]
 8009dd8:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8009ddc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 8009de0:	2300      	movs	r3, #0
}
 8009de2:	4618      	mov	r0, r3
 8009de4:	371c      	adds	r7, #28
 8009de6:	46bd      	mov	sp, r7
 8009de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dec:	4770      	bx	lr
 8009dee:	bf00      	nop
 8009df0:	cff00000 	.word	0xcff00000

08009df4 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8009df4:	b084      	sub	sp, #16
 8009df6:	b480      	push	{r7}
 8009df8:	b085      	sub	sp, #20
 8009dfa:	af00      	add	r7, sp, #0
 8009dfc:	6078      	str	r0, [r7, #4]
 8009dfe:	f107 001c 	add.w	r0, r7, #28
 8009e02:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8009e06:	2300      	movs	r3, #0
 8009e08:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8009e0a:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8009e0c:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8009e0e:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8009e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8009e12:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8009e14:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8009e16:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8009e18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8009e1a:	431a      	orrs	r2, r3
             Init.ClockDiv
 8009e1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8009e1e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8009e20:	68fa      	ldr	r2, [r7, #12]
 8009e22:	4313      	orrs	r3, r2
 8009e24:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	685b      	ldr	r3, [r3, #4]
 8009e2a:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8009e2e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009e32:	68fa      	ldr	r2, [r7, #12]
 8009e34:	431a      	orrs	r2, r3
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8009e3a:	2300      	movs	r3, #0
}
 8009e3c:	4618      	mov	r0, r3
 8009e3e:	3714      	adds	r7, #20
 8009e40:	46bd      	mov	sp, r7
 8009e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e46:	b004      	add	sp, #16
 8009e48:	4770      	bx	lr

08009e4a <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8009e4a:	b480      	push	{r7}
 8009e4c:	b083      	sub	sp, #12
 8009e4e:	af00      	add	r7, sp, #0
 8009e50:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8009e58:	4618      	mov	r0, r3
 8009e5a:	370c      	adds	r7, #12
 8009e5c:	46bd      	mov	sp, r7
 8009e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e62:	4770      	bx	lr

08009e64 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8009e64:	b580      	push	{r7, lr}
 8009e66:	b082      	sub	sp, #8
 8009e68:	af00      	add	r7, sp, #0
 8009e6a:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	2203      	movs	r2, #3
 8009e70:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 8009e72:	2002      	movs	r0, #2
 8009e74:	f7f9 fee2 	bl	8003c3c <HAL_Delay>
  
  return HAL_OK;
 8009e78:	2300      	movs	r3, #0
}
 8009e7a:	4618      	mov	r0, r3
 8009e7c:	3708      	adds	r7, #8
 8009e7e:	46bd      	mov	sp, r7
 8009e80:	bd80      	pop	{r7, pc}

08009e82 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8009e82:	b480      	push	{r7}
 8009e84:	b083      	sub	sp, #12
 8009e86:	af00      	add	r7, sp, #0
 8009e88:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	f003 0303 	and.w	r3, r3, #3
}
 8009e92:	4618      	mov	r0, r3
 8009e94:	370c      	adds	r7, #12
 8009e96:	46bd      	mov	sp, r7
 8009e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e9c:	4770      	bx	lr

08009e9e <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8009e9e:	b480      	push	{r7}
 8009ea0:	b085      	sub	sp, #20
 8009ea2:	af00      	add	r7, sp, #0
 8009ea4:	6078      	str	r0, [r7, #4]
 8009ea6:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009ea8:	2300      	movs	r3, #0
 8009eaa:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8009eac:	683b      	ldr	r3, [r7, #0]
 8009eae:	681a      	ldr	r2, [r3, #0]
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009eb4:	683b      	ldr	r3, [r7, #0]
 8009eb6:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8009eb8:	683b      	ldr	r3, [r7, #0]
 8009eba:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009ebc:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8009ebe:	683b      	ldr	r3, [r7, #0]
 8009ec0:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8009ec2:	431a      	orrs	r2, r3
                       Command->CPSM);
 8009ec4:	683b      	ldr	r3, [r7, #0]
 8009ec6:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8009ec8:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009eca:	68fa      	ldr	r2, [r7, #12]
 8009ecc:	4313      	orrs	r3, r2
 8009ece:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	68db      	ldr	r3, [r3, #12]
 8009ed4:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8009ed8:	f023 030f 	bic.w	r3, r3, #15
 8009edc:	68fa      	ldr	r2, [r7, #12]
 8009ede:	431a      	orrs	r2, r3
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8009ee4:	2300      	movs	r3, #0
}
 8009ee6:	4618      	mov	r0, r3
 8009ee8:	3714      	adds	r7, #20
 8009eea:	46bd      	mov	sp, r7
 8009eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef0:	4770      	bx	lr

08009ef2 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8009ef2:	b480      	push	{r7}
 8009ef4:	b083      	sub	sp, #12
 8009ef6:	af00      	add	r7, sp, #0
 8009ef8:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	691b      	ldr	r3, [r3, #16]
 8009efe:	b2db      	uxtb	r3, r3
}
 8009f00:	4618      	mov	r0, r3
 8009f02:	370c      	adds	r7, #12
 8009f04:	46bd      	mov	sp, r7
 8009f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f0a:	4770      	bx	lr

08009f0c <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8009f0c:	b480      	push	{r7}
 8009f0e:	b085      	sub	sp, #20
 8009f10:	af00      	add	r7, sp, #0
 8009f12:	6078      	str	r0, [r7, #4]
 8009f14:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	3314      	adds	r3, #20
 8009f1a:	461a      	mov	r2, r3
 8009f1c:	683b      	ldr	r3, [r7, #0]
 8009f1e:	4413      	add	r3, r2
 8009f20:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	681b      	ldr	r3, [r3, #0]
}  
 8009f26:	4618      	mov	r0, r3
 8009f28:	3714      	adds	r7, #20
 8009f2a:	46bd      	mov	sp, r7
 8009f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f30:	4770      	bx	lr

08009f32 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8009f32:	b480      	push	{r7}
 8009f34:	b085      	sub	sp, #20
 8009f36:	af00      	add	r7, sp, #0
 8009f38:	6078      	str	r0, [r7, #4]
 8009f3a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009f3c:	2300      	movs	r3, #0
 8009f3e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8009f40:	683b      	ldr	r3, [r7, #0]
 8009f42:	681a      	ldr	r2, [r3, #0]
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8009f48:	683b      	ldr	r3, [r7, #0]
 8009f4a:	685a      	ldr	r2, [r3, #4]
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009f50:	683b      	ldr	r3, [r7, #0]
 8009f52:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8009f54:	683b      	ldr	r3, [r7, #0]
 8009f56:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009f58:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8009f5a:	683b      	ldr	r3, [r7, #0]
 8009f5c:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8009f5e:	431a      	orrs	r2, r3
                       Data->DPSM);
 8009f60:	683b      	ldr	r3, [r7, #0]
 8009f62:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8009f64:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009f66:	68fa      	ldr	r2, [r7, #12]
 8009f68:	4313      	orrs	r3, r2
 8009f6a:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f70:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	431a      	orrs	r2, r3
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8009f7c:	2300      	movs	r3, #0

}
 8009f7e:	4618      	mov	r0, r3
 8009f80:	3714      	adds	r7, #20
 8009f82:	46bd      	mov	sp, r7
 8009f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f88:	4770      	bx	lr

08009f8a <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8009f8a:	b580      	push	{r7, lr}
 8009f8c:	b088      	sub	sp, #32
 8009f8e:	af00      	add	r7, sp, #0
 8009f90:	6078      	str	r0, [r7, #4]
 8009f92:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8009f94:	683b      	ldr	r3, [r7, #0]
 8009f96:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8009f98:	2310      	movs	r3, #16
 8009f9a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009f9c:	2340      	movs	r3, #64	; 0x40
 8009f9e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009fa0:	2300      	movs	r3, #0
 8009fa2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009fa4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009fa8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009faa:	f107 0308 	add.w	r3, r7, #8
 8009fae:	4619      	mov	r1, r3
 8009fb0:	6878      	ldr	r0, [r7, #4]
 8009fb2:	f7ff ff74 	bl	8009e9e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8009fb6:	f241 3288 	movw	r2, #5000	; 0x1388
 8009fba:	2110      	movs	r1, #16
 8009fbc:	6878      	ldr	r0, [r7, #4]
 8009fbe:	f000 f975 	bl	800a2ac <SDMMC_GetCmdResp1>
 8009fc2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009fc4:	69fb      	ldr	r3, [r7, #28]
}
 8009fc6:	4618      	mov	r0, r3
 8009fc8:	3720      	adds	r7, #32
 8009fca:	46bd      	mov	sp, r7
 8009fcc:	bd80      	pop	{r7, pc}

08009fce <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8009fce:	b580      	push	{r7, lr}
 8009fd0:	b08a      	sub	sp, #40	; 0x28
 8009fd2:	af00      	add	r7, sp, #0
 8009fd4:	60f8      	str	r0, [r7, #12]
 8009fd6:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8009fda:	683b      	ldr	r3, [r7, #0]
 8009fdc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8009fde:	2307      	movs	r3, #7
 8009fe0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009fe2:	2340      	movs	r3, #64	; 0x40
 8009fe4:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009fe6:	2300      	movs	r3, #0
 8009fe8:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009fea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009fee:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009ff0:	f107 0310 	add.w	r3, r7, #16
 8009ff4:	4619      	mov	r1, r3
 8009ff6:	68f8      	ldr	r0, [r7, #12]
 8009ff8:	f7ff ff51 	bl	8009e9e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8009ffc:	f241 3288 	movw	r2, #5000	; 0x1388
 800a000:	2107      	movs	r1, #7
 800a002:	68f8      	ldr	r0, [r7, #12]
 800a004:	f000 f952 	bl	800a2ac <SDMMC_GetCmdResp1>
 800a008:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800a00a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a00c:	4618      	mov	r0, r3
 800a00e:	3728      	adds	r7, #40	; 0x28
 800a010:	46bd      	mov	sp, r7
 800a012:	bd80      	pop	{r7, pc}

0800a014 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800a014:	b580      	push	{r7, lr}
 800a016:	b088      	sub	sp, #32
 800a018:	af00      	add	r7, sp, #0
 800a01a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800a01c:	2300      	movs	r3, #0
 800a01e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800a020:	2300      	movs	r3, #0
 800a022:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800a024:	2300      	movs	r3, #0
 800a026:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a028:	2300      	movs	r3, #0
 800a02a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a02c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a030:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a032:	f107 0308 	add.w	r3, r7, #8
 800a036:	4619      	mov	r1, r3
 800a038:	6878      	ldr	r0, [r7, #4]
 800a03a:	f7ff ff30 	bl	8009e9e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800a03e:	6878      	ldr	r0, [r7, #4]
 800a040:	f000 f90c 	bl	800a25c <SDMMC_GetCmdError>
 800a044:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a046:	69fb      	ldr	r3, [r7, #28]
}
 800a048:	4618      	mov	r0, r3
 800a04a:	3720      	adds	r7, #32
 800a04c:	46bd      	mov	sp, r7
 800a04e:	bd80      	pop	{r7, pc}

0800a050 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800a050:	b580      	push	{r7, lr}
 800a052:	b088      	sub	sp, #32
 800a054:	af00      	add	r7, sp, #0
 800a056:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800a058:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800a05c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800a05e:	2308      	movs	r3, #8
 800a060:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a062:	2340      	movs	r3, #64	; 0x40
 800a064:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a066:	2300      	movs	r3, #0
 800a068:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a06a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a06e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a070:	f107 0308 	add.w	r3, r7, #8
 800a074:	4619      	mov	r1, r3
 800a076:	6878      	ldr	r0, [r7, #4]
 800a078:	f7ff ff11 	bl	8009e9e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800a07c:	6878      	ldr	r0, [r7, #4]
 800a07e:	f000 faf5 	bl	800a66c <SDMMC_GetCmdResp7>
 800a082:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a084:	69fb      	ldr	r3, [r7, #28]
}
 800a086:	4618      	mov	r0, r3
 800a088:	3720      	adds	r7, #32
 800a08a:	46bd      	mov	sp, r7
 800a08c:	bd80      	pop	{r7, pc}

0800a08e <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a08e:	b580      	push	{r7, lr}
 800a090:	b088      	sub	sp, #32
 800a092:	af00      	add	r7, sp, #0
 800a094:	6078      	str	r0, [r7, #4]
 800a096:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800a098:	683b      	ldr	r3, [r7, #0]
 800a09a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800a09c:	2337      	movs	r3, #55	; 0x37
 800a09e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a0a0:	2340      	movs	r3, #64	; 0x40
 800a0a2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a0a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a0ac:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a0ae:	f107 0308 	add.w	r3, r7, #8
 800a0b2:	4619      	mov	r1, r3
 800a0b4:	6878      	ldr	r0, [r7, #4]
 800a0b6:	f7ff fef2 	bl	8009e9e <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800a0ba:	f241 3288 	movw	r2, #5000	; 0x1388
 800a0be:	2137      	movs	r1, #55	; 0x37
 800a0c0:	6878      	ldr	r0, [r7, #4]
 800a0c2:	f000 f8f3 	bl	800a2ac <SDMMC_GetCmdResp1>
 800a0c6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a0c8:	69fb      	ldr	r3, [r7, #28]
}
 800a0ca:	4618      	mov	r0, r3
 800a0cc:	3720      	adds	r7, #32
 800a0ce:	46bd      	mov	sp, r7
 800a0d0:	bd80      	pop	{r7, pc}

0800a0d2 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a0d2:	b580      	push	{r7, lr}
 800a0d4:	b088      	sub	sp, #32
 800a0d6:	af00      	add	r7, sp, #0
 800a0d8:	6078      	str	r0, [r7, #4]
 800a0da:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800a0dc:	683b      	ldr	r3, [r7, #0]
 800a0de:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a0e2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a0e6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800a0e8:	2329      	movs	r3, #41	; 0x29
 800a0ea:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a0ec:	2340      	movs	r3, #64	; 0x40
 800a0ee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a0f0:	2300      	movs	r3, #0
 800a0f2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a0f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a0f8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a0fa:	f107 0308 	add.w	r3, r7, #8
 800a0fe:	4619      	mov	r1, r3
 800a100:	6878      	ldr	r0, [r7, #4]
 800a102:	f7ff fecc 	bl	8009e9e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800a106:	6878      	ldr	r0, [r7, #4]
 800a108:	f000 fa02 	bl	800a510 <SDMMC_GetCmdResp3>
 800a10c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a10e:	69fb      	ldr	r3, [r7, #28]
}
 800a110:	4618      	mov	r0, r3
 800a112:	3720      	adds	r7, #32
 800a114:	46bd      	mov	sp, r7
 800a116:	bd80      	pop	{r7, pc}

0800a118 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800a118:	b580      	push	{r7, lr}
 800a11a:	b088      	sub	sp, #32
 800a11c:	af00      	add	r7, sp, #0
 800a11e:	6078      	str	r0, [r7, #4]
 800a120:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800a122:	683b      	ldr	r3, [r7, #0]
 800a124:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800a126:	2306      	movs	r3, #6
 800a128:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a12a:	2340      	movs	r3, #64	; 0x40
 800a12c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a12e:	2300      	movs	r3, #0
 800a130:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a132:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a136:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a138:	f107 0308 	add.w	r3, r7, #8
 800a13c:	4619      	mov	r1, r3
 800a13e:	6878      	ldr	r0, [r7, #4]
 800a140:	f7ff fead 	bl	8009e9e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800a144:	f241 3288 	movw	r2, #5000	; 0x1388
 800a148:	2106      	movs	r1, #6
 800a14a:	6878      	ldr	r0, [r7, #4]
 800a14c:	f000 f8ae 	bl	800a2ac <SDMMC_GetCmdResp1>
 800a150:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a152:	69fb      	ldr	r3, [r7, #28]
}
 800a154:	4618      	mov	r0, r3
 800a156:	3720      	adds	r7, #32
 800a158:	46bd      	mov	sp, r7
 800a15a:	bd80      	pop	{r7, pc}

0800a15c <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800a15c:	b580      	push	{r7, lr}
 800a15e:	b088      	sub	sp, #32
 800a160:	af00      	add	r7, sp, #0
 800a162:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800a164:	2300      	movs	r3, #0
 800a166:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800a168:	2333      	movs	r3, #51	; 0x33
 800a16a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a16c:	2340      	movs	r3, #64	; 0x40
 800a16e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a170:	2300      	movs	r3, #0
 800a172:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a174:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a178:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a17a:	f107 0308 	add.w	r3, r7, #8
 800a17e:	4619      	mov	r1, r3
 800a180:	6878      	ldr	r0, [r7, #4]
 800a182:	f7ff fe8c 	bl	8009e9e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800a186:	f241 3288 	movw	r2, #5000	; 0x1388
 800a18a:	2133      	movs	r1, #51	; 0x33
 800a18c:	6878      	ldr	r0, [r7, #4]
 800a18e:	f000 f88d 	bl	800a2ac <SDMMC_GetCmdResp1>
 800a192:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a194:	69fb      	ldr	r3, [r7, #28]
}
 800a196:	4618      	mov	r0, r3
 800a198:	3720      	adds	r7, #32
 800a19a:	46bd      	mov	sp, r7
 800a19c:	bd80      	pop	{r7, pc}

0800a19e <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800a19e:	b580      	push	{r7, lr}
 800a1a0:	b088      	sub	sp, #32
 800a1a2:	af00      	add	r7, sp, #0
 800a1a4:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800a1a6:	2300      	movs	r3, #0
 800a1a8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800a1aa:	2302      	movs	r3, #2
 800a1ac:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800a1ae:	23c0      	movs	r3, #192	; 0xc0
 800a1b0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a1b2:	2300      	movs	r3, #0
 800a1b4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a1b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a1ba:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a1bc:	f107 0308 	add.w	r3, r7, #8
 800a1c0:	4619      	mov	r1, r3
 800a1c2:	6878      	ldr	r0, [r7, #4]
 800a1c4:	f7ff fe6b 	bl	8009e9e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800a1c8:	6878      	ldr	r0, [r7, #4]
 800a1ca:	f000 f95b 	bl	800a484 <SDMMC_GetCmdResp2>
 800a1ce:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a1d0:	69fb      	ldr	r3, [r7, #28]
}
 800a1d2:	4618      	mov	r0, r3
 800a1d4:	3720      	adds	r7, #32
 800a1d6:	46bd      	mov	sp, r7
 800a1d8:	bd80      	pop	{r7, pc}

0800a1da <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a1da:	b580      	push	{r7, lr}
 800a1dc:	b088      	sub	sp, #32
 800a1de:	af00      	add	r7, sp, #0
 800a1e0:	6078      	str	r0, [r7, #4]
 800a1e2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800a1e4:	683b      	ldr	r3, [r7, #0]
 800a1e6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800a1e8:	2309      	movs	r3, #9
 800a1ea:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800a1ec:	23c0      	movs	r3, #192	; 0xc0
 800a1ee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a1f0:	2300      	movs	r3, #0
 800a1f2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a1f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a1f8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a1fa:	f107 0308 	add.w	r3, r7, #8
 800a1fe:	4619      	mov	r1, r3
 800a200:	6878      	ldr	r0, [r7, #4]
 800a202:	f7ff fe4c 	bl	8009e9e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800a206:	6878      	ldr	r0, [r7, #4]
 800a208:	f000 f93c 	bl	800a484 <SDMMC_GetCmdResp2>
 800a20c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a20e:	69fb      	ldr	r3, [r7, #28]
}
 800a210:	4618      	mov	r0, r3
 800a212:	3720      	adds	r7, #32
 800a214:	46bd      	mov	sp, r7
 800a216:	bd80      	pop	{r7, pc}

0800a218 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800a218:	b580      	push	{r7, lr}
 800a21a:	b088      	sub	sp, #32
 800a21c:	af00      	add	r7, sp, #0
 800a21e:	6078      	str	r0, [r7, #4]
 800a220:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800a222:	2300      	movs	r3, #0
 800a224:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800a226:	2303      	movs	r3, #3
 800a228:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a22a:	2340      	movs	r3, #64	; 0x40
 800a22c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a22e:	2300      	movs	r3, #0
 800a230:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a232:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a236:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a238:	f107 0308 	add.w	r3, r7, #8
 800a23c:	4619      	mov	r1, r3
 800a23e:	6878      	ldr	r0, [r7, #4]
 800a240:	f7ff fe2d 	bl	8009e9e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800a244:	683a      	ldr	r2, [r7, #0]
 800a246:	2103      	movs	r1, #3
 800a248:	6878      	ldr	r0, [r7, #4]
 800a24a:	f000 f99b 	bl	800a584 <SDMMC_GetCmdResp6>
 800a24e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a250:	69fb      	ldr	r3, [r7, #28]
}
 800a252:	4618      	mov	r0, r3
 800a254:	3720      	adds	r7, #32
 800a256:	46bd      	mov	sp, r7
 800a258:	bd80      	pop	{r7, pc}
	...

0800a25c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800a25c:	b490      	push	{r4, r7}
 800a25e:	b082      	sub	sp, #8
 800a260:	af00      	add	r7, sp, #0
 800a262:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a264:	4b0f      	ldr	r3, [pc, #60]	; (800a2a4 <SDMMC_GetCmdError+0x48>)
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	4a0f      	ldr	r2, [pc, #60]	; (800a2a8 <SDMMC_GetCmdError+0x4c>)
 800a26a:	fba2 2303 	umull	r2, r3, r2, r3
 800a26e:	0a5b      	lsrs	r3, r3, #9
 800a270:	f241 3288 	movw	r2, #5000	; 0x1388
 800a274:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800a278:	4623      	mov	r3, r4
 800a27a:	1e5c      	subs	r4, r3, #1
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d102      	bne.n	800a286 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a280:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a284:	e009      	b.n	800a29a <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a28a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d0f2      	beq.n	800a278 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	22c5      	movs	r2, #197	; 0xc5
 800a296:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800a298:	2300      	movs	r3, #0
}
 800a29a:	4618      	mov	r0, r3
 800a29c:	3708      	adds	r7, #8
 800a29e:	46bd      	mov	sp, r7
 800a2a0:	bc90      	pop	{r4, r7}
 800a2a2:	4770      	bx	lr
 800a2a4:	20000024 	.word	0x20000024
 800a2a8:	10624dd3 	.word	0x10624dd3

0800a2ac <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800a2ac:	b590      	push	{r4, r7, lr}
 800a2ae:	b087      	sub	sp, #28
 800a2b0:	af00      	add	r7, sp, #0
 800a2b2:	60f8      	str	r0, [r7, #12]
 800a2b4:	460b      	mov	r3, r1
 800a2b6:	607a      	str	r2, [r7, #4]
 800a2b8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800a2ba:	4b6f      	ldr	r3, [pc, #444]	; (800a478 <SDMMC_GetCmdResp1+0x1cc>)
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	4a6f      	ldr	r2, [pc, #444]	; (800a47c <SDMMC_GetCmdResp1+0x1d0>)
 800a2c0:	fba2 2303 	umull	r2, r3, r2, r3
 800a2c4:	0a5b      	lsrs	r3, r3, #9
 800a2c6:	687a      	ldr	r2, [r7, #4]
 800a2c8:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800a2cc:	4623      	mov	r3, r4
 800a2ce:	1e5c      	subs	r4, r3, #1
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d102      	bne.n	800a2da <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a2d4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a2d8:	e0c9      	b.n	800a46e <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a2de:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a2e0:	697b      	ldr	r3, [r7, #20]
 800a2e2:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d0f0      	beq.n	800a2cc <SDMMC_GetCmdResp1+0x20>
 800a2ea:	697b      	ldr	r3, [r7, #20]
 800a2ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d1eb      	bne.n	800a2cc <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a2f8:	f003 0304 	and.w	r3, r3, #4
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d004      	beq.n	800a30a <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	2204      	movs	r2, #4
 800a304:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a306:	2304      	movs	r3, #4
 800a308:	e0b1      	b.n	800a46e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a30e:	f003 0301 	and.w	r3, r3, #1
 800a312:	2b00      	cmp	r3, #0
 800a314:	d004      	beq.n	800a320 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	2201      	movs	r2, #1
 800a31a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a31c:	2301      	movs	r3, #1
 800a31e:	e0a6      	b.n	800a46e <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	22c5      	movs	r2, #197	; 0xc5
 800a324:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800a326:	68f8      	ldr	r0, [r7, #12]
 800a328:	f7ff fde3 	bl	8009ef2 <SDIO_GetCommandResponse>
 800a32c:	4603      	mov	r3, r0
 800a32e:	461a      	mov	r2, r3
 800a330:	7afb      	ldrb	r3, [r7, #11]
 800a332:	4293      	cmp	r3, r2
 800a334:	d001      	beq.n	800a33a <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a336:	2301      	movs	r3, #1
 800a338:	e099      	b.n	800a46e <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800a33a:	2100      	movs	r1, #0
 800a33c:	68f8      	ldr	r0, [r7, #12]
 800a33e:	f7ff fde5 	bl	8009f0c <SDIO_GetResponse>
 800a342:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800a344:	693a      	ldr	r2, [r7, #16]
 800a346:	4b4e      	ldr	r3, [pc, #312]	; (800a480 <SDMMC_GetCmdResp1+0x1d4>)
 800a348:	4013      	ands	r3, r2
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d101      	bne.n	800a352 <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 800a34e:	2300      	movs	r3, #0
 800a350:	e08d      	b.n	800a46e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800a352:	693b      	ldr	r3, [r7, #16]
 800a354:	2b00      	cmp	r3, #0
 800a356:	da02      	bge.n	800a35e <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800a358:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800a35c:	e087      	b.n	800a46e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800a35e:	693b      	ldr	r3, [r7, #16]
 800a360:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800a364:	2b00      	cmp	r3, #0
 800a366:	d001      	beq.n	800a36c <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800a368:	2340      	movs	r3, #64	; 0x40
 800a36a:	e080      	b.n	800a46e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800a36c:	693b      	ldr	r3, [r7, #16]
 800a36e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a372:	2b00      	cmp	r3, #0
 800a374:	d001      	beq.n	800a37a <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800a376:	2380      	movs	r3, #128	; 0x80
 800a378:	e079      	b.n	800a46e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800a37a:	693b      	ldr	r3, [r7, #16]
 800a37c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a380:	2b00      	cmp	r3, #0
 800a382:	d002      	beq.n	800a38a <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800a384:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a388:	e071      	b.n	800a46e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800a38a:	693b      	ldr	r3, [r7, #16]
 800a38c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a390:	2b00      	cmp	r3, #0
 800a392:	d002      	beq.n	800a39a <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800a394:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a398:	e069      	b.n	800a46e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800a39a:	693b      	ldr	r3, [r7, #16]
 800a39c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d002      	beq.n	800a3aa <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800a3a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a3a8:	e061      	b.n	800a46e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800a3aa:	693b      	ldr	r3, [r7, #16]
 800a3ac:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d002      	beq.n	800a3ba <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800a3b4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800a3b8:	e059      	b.n	800a46e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800a3ba:	693b      	ldr	r3, [r7, #16]
 800a3bc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d002      	beq.n	800a3ca <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800a3c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a3c8:	e051      	b.n	800a46e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800a3ca:	693b      	ldr	r3, [r7, #16]
 800a3cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d002      	beq.n	800a3da <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800a3d4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a3d8:	e049      	b.n	800a46e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800a3da:	693b      	ldr	r3, [r7, #16]
 800a3dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d002      	beq.n	800a3ea <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800a3e4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800a3e8:	e041      	b.n	800a46e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800a3ea:	693b      	ldr	r3, [r7, #16]
 800a3ec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d002      	beq.n	800a3fa <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 800a3f4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a3f8:	e039      	b.n	800a46e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800a3fa:	693b      	ldr	r3, [r7, #16]
 800a3fc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a400:	2b00      	cmp	r3, #0
 800a402:	d002      	beq.n	800a40a <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800a404:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800a408:	e031      	b.n	800a46e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800a40a:	693b      	ldr	r3, [r7, #16]
 800a40c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a410:	2b00      	cmp	r3, #0
 800a412:	d002      	beq.n	800a41a <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800a414:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800a418:	e029      	b.n	800a46e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800a41a:	693b      	ldr	r3, [r7, #16]
 800a41c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a420:	2b00      	cmp	r3, #0
 800a422:	d002      	beq.n	800a42a <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800a424:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800a428:	e021      	b.n	800a46e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800a42a:	693b      	ldr	r3, [r7, #16]
 800a42c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a430:	2b00      	cmp	r3, #0
 800a432:	d002      	beq.n	800a43a <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800a434:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800a438:	e019      	b.n	800a46e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800a43a:	693b      	ldr	r3, [r7, #16]
 800a43c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a440:	2b00      	cmp	r3, #0
 800a442:	d002      	beq.n	800a44a <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800a444:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800a448:	e011      	b.n	800a46e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800a44a:	693b      	ldr	r3, [r7, #16]
 800a44c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a450:	2b00      	cmp	r3, #0
 800a452:	d002      	beq.n	800a45a <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800a454:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800a458:	e009      	b.n	800a46e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800a45a:	693b      	ldr	r3, [r7, #16]
 800a45c:	f003 0308 	and.w	r3, r3, #8
 800a460:	2b00      	cmp	r3, #0
 800a462:	d002      	beq.n	800a46a <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800a464:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800a468:	e001      	b.n	800a46e <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800a46a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800a46e:	4618      	mov	r0, r3
 800a470:	371c      	adds	r7, #28
 800a472:	46bd      	mov	sp, r7
 800a474:	bd90      	pop	{r4, r7, pc}
 800a476:	bf00      	nop
 800a478:	20000024 	.word	0x20000024
 800a47c:	10624dd3 	.word	0x10624dd3
 800a480:	fdffe008 	.word	0xfdffe008

0800a484 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800a484:	b490      	push	{r4, r7}
 800a486:	b084      	sub	sp, #16
 800a488:	af00      	add	r7, sp, #0
 800a48a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a48c:	4b1e      	ldr	r3, [pc, #120]	; (800a508 <SDMMC_GetCmdResp2+0x84>)
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	4a1e      	ldr	r2, [pc, #120]	; (800a50c <SDMMC_GetCmdResp2+0x88>)
 800a492:	fba2 2303 	umull	r2, r3, r2, r3
 800a496:	0a5b      	lsrs	r3, r3, #9
 800a498:	f241 3288 	movw	r2, #5000	; 0x1388
 800a49c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800a4a0:	4623      	mov	r3, r4
 800a4a2:	1e5c      	subs	r4, r3, #1
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d102      	bne.n	800a4ae <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a4a8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a4ac:	e026      	b.n	800a4fc <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a4b2:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d0f0      	beq.n	800a4a0 <SDMMC_GetCmdResp2+0x1c>
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d1eb      	bne.n	800a4a0 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a4cc:	f003 0304 	and.w	r3, r3, #4
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d004      	beq.n	800a4de <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	2204      	movs	r2, #4
 800a4d8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a4da:	2304      	movs	r3, #4
 800a4dc:	e00e      	b.n	800a4fc <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a4e2:	f003 0301 	and.w	r3, r3, #1
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d004      	beq.n	800a4f4 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	2201      	movs	r2, #1
 800a4ee:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a4f0:	2301      	movs	r3, #1
 800a4f2:	e003      	b.n	800a4fc <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	22c5      	movs	r2, #197	; 0xc5
 800a4f8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800a4fa:	2300      	movs	r3, #0
}
 800a4fc:	4618      	mov	r0, r3
 800a4fe:	3710      	adds	r7, #16
 800a500:	46bd      	mov	sp, r7
 800a502:	bc90      	pop	{r4, r7}
 800a504:	4770      	bx	lr
 800a506:	bf00      	nop
 800a508:	20000024 	.word	0x20000024
 800a50c:	10624dd3 	.word	0x10624dd3

0800a510 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800a510:	b490      	push	{r4, r7}
 800a512:	b084      	sub	sp, #16
 800a514:	af00      	add	r7, sp, #0
 800a516:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a518:	4b18      	ldr	r3, [pc, #96]	; (800a57c <SDMMC_GetCmdResp3+0x6c>)
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	4a18      	ldr	r2, [pc, #96]	; (800a580 <SDMMC_GetCmdResp3+0x70>)
 800a51e:	fba2 2303 	umull	r2, r3, r2, r3
 800a522:	0a5b      	lsrs	r3, r3, #9
 800a524:	f241 3288 	movw	r2, #5000	; 0x1388
 800a528:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800a52c:	4623      	mov	r3, r4
 800a52e:	1e5c      	subs	r4, r3, #1
 800a530:	2b00      	cmp	r3, #0
 800a532:	d102      	bne.n	800a53a <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a534:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a538:	e01b      	b.n	800a572 <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a53e:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a546:	2b00      	cmp	r3, #0
 800a548:	d0f0      	beq.n	800a52c <SDMMC_GetCmdResp3+0x1c>
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a550:	2b00      	cmp	r3, #0
 800a552:	d1eb      	bne.n	800a52c <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a558:	f003 0304 	and.w	r3, r3, #4
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d004      	beq.n	800a56a <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	2204      	movs	r2, #4
 800a564:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a566:	2304      	movs	r3, #4
 800a568:	e003      	b.n	800a572 <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	22c5      	movs	r2, #197	; 0xc5
 800a56e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800a570:	2300      	movs	r3, #0
}
 800a572:	4618      	mov	r0, r3
 800a574:	3710      	adds	r7, #16
 800a576:	46bd      	mov	sp, r7
 800a578:	bc90      	pop	{r4, r7}
 800a57a:	4770      	bx	lr
 800a57c:	20000024 	.word	0x20000024
 800a580:	10624dd3 	.word	0x10624dd3

0800a584 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800a584:	b590      	push	{r4, r7, lr}
 800a586:	b087      	sub	sp, #28
 800a588:	af00      	add	r7, sp, #0
 800a58a:	60f8      	str	r0, [r7, #12]
 800a58c:	460b      	mov	r3, r1
 800a58e:	607a      	str	r2, [r7, #4]
 800a590:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a592:	4b34      	ldr	r3, [pc, #208]	; (800a664 <SDMMC_GetCmdResp6+0xe0>)
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	4a34      	ldr	r2, [pc, #208]	; (800a668 <SDMMC_GetCmdResp6+0xe4>)
 800a598:	fba2 2303 	umull	r2, r3, r2, r3
 800a59c:	0a5b      	lsrs	r3, r3, #9
 800a59e:	f241 3288 	movw	r2, #5000	; 0x1388
 800a5a2:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800a5a6:	4623      	mov	r3, r4
 800a5a8:	1e5c      	subs	r4, r3, #1
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d102      	bne.n	800a5b4 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a5ae:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a5b2:	e052      	b.n	800a65a <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a5b8:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a5ba:	697b      	ldr	r3, [r7, #20]
 800a5bc:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d0f0      	beq.n	800a5a6 <SDMMC_GetCmdResp6+0x22>
 800a5c4:	697b      	ldr	r3, [r7, #20]
 800a5c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d1eb      	bne.n	800a5a6 <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a5d2:	f003 0304 	and.w	r3, r3, #4
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d004      	beq.n	800a5e4 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	2204      	movs	r2, #4
 800a5de:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a5e0:	2304      	movs	r3, #4
 800a5e2:	e03a      	b.n	800a65a <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a5e8:	f003 0301 	and.w	r3, r3, #1
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d004      	beq.n	800a5fa <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	2201      	movs	r2, #1
 800a5f4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a5f6:	2301      	movs	r3, #1
 800a5f8:	e02f      	b.n	800a65a <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800a5fa:	68f8      	ldr	r0, [r7, #12]
 800a5fc:	f7ff fc79 	bl	8009ef2 <SDIO_GetCommandResponse>
 800a600:	4603      	mov	r3, r0
 800a602:	461a      	mov	r2, r3
 800a604:	7afb      	ldrb	r3, [r7, #11]
 800a606:	4293      	cmp	r3, r2
 800a608:	d001      	beq.n	800a60e <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a60a:	2301      	movs	r3, #1
 800a60c:	e025      	b.n	800a65a <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	22c5      	movs	r2, #197	; 0xc5
 800a612:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800a614:	2100      	movs	r1, #0
 800a616:	68f8      	ldr	r0, [r7, #12]
 800a618:	f7ff fc78 	bl	8009f0c <SDIO_GetResponse>
 800a61c:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800a61e:	693b      	ldr	r3, [r7, #16]
 800a620:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800a624:	2b00      	cmp	r3, #0
 800a626:	d106      	bne.n	800a636 <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800a628:	693b      	ldr	r3, [r7, #16]
 800a62a:	0c1b      	lsrs	r3, r3, #16
 800a62c:	b29a      	uxth	r2, r3
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800a632:	2300      	movs	r3, #0
 800a634:	e011      	b.n	800a65a <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800a636:	693b      	ldr	r3, [r7, #16]
 800a638:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d002      	beq.n	800a646 <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800a640:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a644:	e009      	b.n	800a65a <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800a646:	693b      	ldr	r3, [r7, #16]
 800a648:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d002      	beq.n	800a656 <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800a650:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a654:	e001      	b.n	800a65a <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800a656:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800a65a:	4618      	mov	r0, r3
 800a65c:	371c      	adds	r7, #28
 800a65e:	46bd      	mov	sp, r7
 800a660:	bd90      	pop	{r4, r7, pc}
 800a662:	bf00      	nop
 800a664:	20000024 	.word	0x20000024
 800a668:	10624dd3 	.word	0x10624dd3

0800a66c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800a66c:	b490      	push	{r4, r7}
 800a66e:	b084      	sub	sp, #16
 800a670:	af00      	add	r7, sp, #0
 800a672:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a674:	4b21      	ldr	r3, [pc, #132]	; (800a6fc <SDMMC_GetCmdResp7+0x90>)
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	4a21      	ldr	r2, [pc, #132]	; (800a700 <SDMMC_GetCmdResp7+0x94>)
 800a67a:	fba2 2303 	umull	r2, r3, r2, r3
 800a67e:	0a5b      	lsrs	r3, r3, #9
 800a680:	f241 3288 	movw	r2, #5000	; 0x1388
 800a684:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800a688:	4623      	mov	r3, r4
 800a68a:	1e5c      	subs	r4, r3, #1
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d102      	bne.n	800a696 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a690:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a694:	e02c      	b.n	800a6f0 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a69a:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d0f0      	beq.n	800a688 <SDMMC_GetCmdResp7+0x1c>
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d1eb      	bne.n	800a688 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a6b4:	f003 0304 	and.w	r3, r3, #4
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d004      	beq.n	800a6c6 <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	2204      	movs	r2, #4
 800a6c0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a6c2:	2304      	movs	r3, #4
 800a6c4:	e014      	b.n	800a6f0 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a6ca:	f003 0301 	and.w	r3, r3, #1
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d004      	beq.n	800a6dc <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	2201      	movs	r2, #1
 800a6d6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a6d8:	2301      	movs	r3, #1
 800a6da:	e009      	b.n	800a6f0 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a6e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d002      	beq.n	800a6ee <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	2240      	movs	r2, #64	; 0x40
 800a6ec:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800a6ee:	2300      	movs	r3, #0
  
}
 800a6f0:	4618      	mov	r0, r3
 800a6f2:	3710      	adds	r7, #16
 800a6f4:	46bd      	mov	sp, r7
 800a6f6:	bc90      	pop	{r4, r7}
 800a6f8:	4770      	bx	lr
 800a6fa:	bf00      	nop
 800a6fc:	20000024 	.word	0x20000024
 800a700:	10624dd3 	.word	0x10624dd3

0800a704 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a704:	b084      	sub	sp, #16
 800a706:	b580      	push	{r7, lr}
 800a708:	b084      	sub	sp, #16
 800a70a:	af00      	add	r7, sp, #0
 800a70c:	6078      	str	r0, [r7, #4]
 800a70e:	f107 001c 	add.w	r0, r7, #28
 800a712:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a716:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a718:	2b01      	cmp	r3, #1
 800a71a:	d122      	bne.n	800a762 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a720:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	68db      	ldr	r3, [r3, #12]
 800a72c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800a730:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a734:	687a      	ldr	r2, [r7, #4]
 800a736:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	68db      	ldr	r3, [r3, #12]
 800a73c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a744:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a746:	2b01      	cmp	r3, #1
 800a748:	d105      	bne.n	800a756 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	68db      	ldr	r3, [r3, #12]
 800a74e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800a756:	6878      	ldr	r0, [r7, #4]
 800a758:	f000 f94a 	bl	800a9f0 <USB_CoreReset>
 800a75c:	4603      	mov	r3, r0
 800a75e:	73fb      	strb	r3, [r7, #15]
 800a760:	e01a      	b.n	800a798 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	68db      	ldr	r3, [r3, #12]
 800a766:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a76e:	6878      	ldr	r0, [r7, #4]
 800a770:	f000 f93e 	bl	800a9f0 <USB_CoreReset>
 800a774:	4603      	mov	r3, r0
 800a776:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800a778:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d106      	bne.n	800a78c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a782:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	639a      	str	r2, [r3, #56]	; 0x38
 800a78a:	e005      	b.n	800a798 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a790:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800a798:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a79a:	2b01      	cmp	r3, #1
 800a79c:	d10b      	bne.n	800a7b6 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	689b      	ldr	r3, [r3, #8]
 800a7a2:	f043 0206 	orr.w	r2, r3, #6
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	689b      	ldr	r3, [r3, #8]
 800a7ae:	f043 0220 	orr.w	r2, r3, #32
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a7b6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a7b8:	4618      	mov	r0, r3
 800a7ba:	3710      	adds	r7, #16
 800a7bc:	46bd      	mov	sp, r7
 800a7be:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a7c2:	b004      	add	sp, #16
 800a7c4:	4770      	bx	lr

0800a7c6 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a7c6:	b480      	push	{r7}
 800a7c8:	b083      	sub	sp, #12
 800a7ca:	af00      	add	r7, sp, #0
 800a7cc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	689b      	ldr	r3, [r3, #8]
 800a7d2:	f043 0201 	orr.w	r2, r3, #1
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a7da:	2300      	movs	r3, #0
}
 800a7dc:	4618      	mov	r0, r3
 800a7de:	370c      	adds	r7, #12
 800a7e0:	46bd      	mov	sp, r7
 800a7e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e6:	4770      	bx	lr

0800a7e8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a7e8:	b480      	push	{r7}
 800a7ea:	b083      	sub	sp, #12
 800a7ec:	af00      	add	r7, sp, #0
 800a7ee:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	689b      	ldr	r3, [r3, #8]
 800a7f4:	f023 0201 	bic.w	r2, r3, #1
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a7fc:	2300      	movs	r3, #0
}
 800a7fe:	4618      	mov	r0, r3
 800a800:	370c      	adds	r7, #12
 800a802:	46bd      	mov	sp, r7
 800a804:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a808:	4770      	bx	lr

0800a80a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a80a:	b580      	push	{r7, lr}
 800a80c:	b082      	sub	sp, #8
 800a80e:	af00      	add	r7, sp, #0
 800a810:	6078      	str	r0, [r7, #4]
 800a812:	460b      	mov	r3, r1
 800a814:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	68db      	ldr	r3, [r3, #12]
 800a81a:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a822:	78fb      	ldrb	r3, [r7, #3]
 800a824:	2b01      	cmp	r3, #1
 800a826:	d106      	bne.n	800a836 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	68db      	ldr	r3, [r3, #12]
 800a82c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	60da      	str	r2, [r3, #12]
 800a834:	e00b      	b.n	800a84e <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800a836:	78fb      	ldrb	r3, [r7, #3]
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d106      	bne.n	800a84a <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	68db      	ldr	r3, [r3, #12]
 800a840:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	60da      	str	r2, [r3, #12]
 800a848:	e001      	b.n	800a84e <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800a84a:	2301      	movs	r3, #1
 800a84c:	e003      	b.n	800a856 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800a84e:	2032      	movs	r0, #50	; 0x32
 800a850:	f7f9 f9f4 	bl	8003c3c <HAL_Delay>

  return HAL_OK;
 800a854:	2300      	movs	r3, #0
}
 800a856:	4618      	mov	r0, r3
 800a858:	3708      	adds	r7, #8
 800a85a:	46bd      	mov	sp, r7
 800a85c:	bd80      	pop	{r7, pc}
	...

0800a860 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a860:	b480      	push	{r7}
 800a862:	b085      	sub	sp, #20
 800a864:	af00      	add	r7, sp, #0
 800a866:	6078      	str	r0, [r7, #4]
 800a868:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800a86a:	2300      	movs	r3, #0
 800a86c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a86e:	683b      	ldr	r3, [r7, #0]
 800a870:	019b      	lsls	r3, r3, #6
 800a872:	f043 0220 	orr.w	r2, r3, #32
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	3301      	adds	r3, #1
 800a87e:	60fb      	str	r3, [r7, #12]
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	4a09      	ldr	r2, [pc, #36]	; (800a8a8 <USB_FlushTxFifo+0x48>)
 800a884:	4293      	cmp	r3, r2
 800a886:	d901      	bls.n	800a88c <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800a888:	2303      	movs	r3, #3
 800a88a:	e006      	b.n	800a89a <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	691b      	ldr	r3, [r3, #16]
 800a890:	f003 0320 	and.w	r3, r3, #32
 800a894:	2b20      	cmp	r3, #32
 800a896:	d0f0      	beq.n	800a87a <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800a898:	2300      	movs	r3, #0
}
 800a89a:	4618      	mov	r0, r3
 800a89c:	3714      	adds	r7, #20
 800a89e:	46bd      	mov	sp, r7
 800a8a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a4:	4770      	bx	lr
 800a8a6:	bf00      	nop
 800a8a8:	00030d40 	.word	0x00030d40

0800a8ac <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a8ac:	b480      	push	{r7}
 800a8ae:	b085      	sub	sp, #20
 800a8b0:	af00      	add	r7, sp, #0
 800a8b2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800a8b4:	2300      	movs	r3, #0
 800a8b6:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	2210      	movs	r2, #16
 800a8bc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	3301      	adds	r3, #1
 800a8c2:	60fb      	str	r3, [r7, #12]
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	4a09      	ldr	r2, [pc, #36]	; (800a8ec <USB_FlushRxFifo+0x40>)
 800a8c8:	4293      	cmp	r3, r2
 800a8ca:	d901      	bls.n	800a8d0 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800a8cc:	2303      	movs	r3, #3
 800a8ce:	e006      	b.n	800a8de <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	691b      	ldr	r3, [r3, #16]
 800a8d4:	f003 0310 	and.w	r3, r3, #16
 800a8d8:	2b10      	cmp	r3, #16
 800a8da:	d0f0      	beq.n	800a8be <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800a8dc:	2300      	movs	r3, #0
}
 800a8de:	4618      	mov	r0, r3
 800a8e0:	3714      	adds	r7, #20
 800a8e2:	46bd      	mov	sp, r7
 800a8e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8e8:	4770      	bx	lr
 800a8ea:	bf00      	nop
 800a8ec:	00030d40 	.word	0x00030d40

0800a8f0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800a8f0:	b480      	push	{r7}
 800a8f2:	b089      	sub	sp, #36	; 0x24
 800a8f4:	af00      	add	r7, sp, #0
 800a8f6:	60f8      	str	r0, [r7, #12]
 800a8f8:	60b9      	str	r1, [r7, #8]
 800a8fa:	4611      	mov	r1, r2
 800a8fc:	461a      	mov	r2, r3
 800a8fe:	460b      	mov	r3, r1
 800a900:	71fb      	strb	r3, [r7, #7]
 800a902:	4613      	mov	r3, r2
 800a904:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800a90a:	68bb      	ldr	r3, [r7, #8]
 800a90c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800a90e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a912:	2b00      	cmp	r3, #0
 800a914:	d11a      	bne.n	800a94c <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800a916:	88bb      	ldrh	r3, [r7, #4]
 800a918:	3303      	adds	r3, #3
 800a91a:	089b      	lsrs	r3, r3, #2
 800a91c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800a91e:	2300      	movs	r3, #0
 800a920:	61bb      	str	r3, [r7, #24]
 800a922:	e00f      	b.n	800a944 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800a924:	79fb      	ldrb	r3, [r7, #7]
 800a926:	031a      	lsls	r2, r3, #12
 800a928:	697b      	ldr	r3, [r7, #20]
 800a92a:	4413      	add	r3, r2
 800a92c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a930:	461a      	mov	r2, r3
 800a932:	69fb      	ldr	r3, [r7, #28]
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	6013      	str	r3, [r2, #0]
      pSrc++;
 800a938:	69fb      	ldr	r3, [r7, #28]
 800a93a:	3304      	adds	r3, #4
 800a93c:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800a93e:	69bb      	ldr	r3, [r7, #24]
 800a940:	3301      	adds	r3, #1
 800a942:	61bb      	str	r3, [r7, #24]
 800a944:	69ba      	ldr	r2, [r7, #24]
 800a946:	693b      	ldr	r3, [r7, #16]
 800a948:	429a      	cmp	r2, r3
 800a94a:	d3eb      	bcc.n	800a924 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800a94c:	2300      	movs	r3, #0
}
 800a94e:	4618      	mov	r0, r3
 800a950:	3724      	adds	r7, #36	; 0x24
 800a952:	46bd      	mov	sp, r7
 800a954:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a958:	4770      	bx	lr

0800a95a <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a95a:	b480      	push	{r7}
 800a95c:	b089      	sub	sp, #36	; 0x24
 800a95e:	af00      	add	r7, sp, #0
 800a960:	60f8      	str	r0, [r7, #12]
 800a962:	60b9      	str	r1, [r7, #8]
 800a964:	4613      	mov	r3, r2
 800a966:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800a96c:	68bb      	ldr	r3, [r7, #8]
 800a96e:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800a970:	88fb      	ldrh	r3, [r7, #6]
 800a972:	3303      	adds	r3, #3
 800a974:	089b      	lsrs	r3, r3, #2
 800a976:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800a978:	2300      	movs	r3, #0
 800a97a:	61bb      	str	r3, [r7, #24]
 800a97c:	e00b      	b.n	800a996 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a97e:	697b      	ldr	r3, [r7, #20]
 800a980:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a984:	681a      	ldr	r2, [r3, #0]
 800a986:	69fb      	ldr	r3, [r7, #28]
 800a988:	601a      	str	r2, [r3, #0]
    pDest++;
 800a98a:	69fb      	ldr	r3, [r7, #28]
 800a98c:	3304      	adds	r3, #4
 800a98e:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800a990:	69bb      	ldr	r3, [r7, #24]
 800a992:	3301      	adds	r3, #1
 800a994:	61bb      	str	r3, [r7, #24]
 800a996:	69ba      	ldr	r2, [r7, #24]
 800a998:	693b      	ldr	r3, [r7, #16]
 800a99a:	429a      	cmp	r2, r3
 800a99c:	d3ef      	bcc.n	800a97e <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800a99e:	69fb      	ldr	r3, [r7, #28]
}
 800a9a0:	4618      	mov	r0, r3
 800a9a2:	3724      	adds	r7, #36	; 0x24
 800a9a4:	46bd      	mov	sp, r7
 800a9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9aa:	4770      	bx	lr

0800a9ac <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800a9ac:	b480      	push	{r7}
 800a9ae:	b085      	sub	sp, #20
 800a9b0:	af00      	add	r7, sp, #0
 800a9b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	695b      	ldr	r3, [r3, #20]
 800a9b8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	699b      	ldr	r3, [r3, #24]
 800a9be:	68fa      	ldr	r2, [r7, #12]
 800a9c0:	4013      	ands	r3, r2
 800a9c2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a9c4:	68fb      	ldr	r3, [r7, #12]
}
 800a9c6:	4618      	mov	r0, r3
 800a9c8:	3714      	adds	r7, #20
 800a9ca:	46bd      	mov	sp, r7
 800a9cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9d0:	4770      	bx	lr

0800a9d2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800a9d2:	b480      	push	{r7}
 800a9d4:	b083      	sub	sp, #12
 800a9d6:	af00      	add	r7, sp, #0
 800a9d8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	695b      	ldr	r3, [r3, #20]
 800a9de:	f003 0301 	and.w	r3, r3, #1
}
 800a9e2:	4618      	mov	r0, r3
 800a9e4:	370c      	adds	r7, #12
 800a9e6:	46bd      	mov	sp, r7
 800a9e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ec:	4770      	bx	lr
	...

0800a9f0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a9f0:	b480      	push	{r7}
 800a9f2:	b085      	sub	sp, #20
 800a9f4:	af00      	add	r7, sp, #0
 800a9f6:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800a9f8:	2300      	movs	r3, #0
 800a9fa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800a9fc:	68fb      	ldr	r3, [r7, #12]
 800a9fe:	3301      	adds	r3, #1
 800aa00:	60fb      	str	r3, [r7, #12]
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	4a13      	ldr	r2, [pc, #76]	; (800aa54 <USB_CoreReset+0x64>)
 800aa06:	4293      	cmp	r3, r2
 800aa08:	d901      	bls.n	800aa0e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800aa0a:	2303      	movs	r3, #3
 800aa0c:	e01b      	b.n	800aa46 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	691b      	ldr	r3, [r3, #16]
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	daf2      	bge.n	800a9fc <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800aa16:	2300      	movs	r3, #0
 800aa18:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	691b      	ldr	r3, [r3, #16]
 800aa1e:	f043 0201 	orr.w	r2, r3, #1
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	3301      	adds	r3, #1
 800aa2a:	60fb      	str	r3, [r7, #12]
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	4a09      	ldr	r2, [pc, #36]	; (800aa54 <USB_CoreReset+0x64>)
 800aa30:	4293      	cmp	r3, r2
 800aa32:	d901      	bls.n	800aa38 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800aa34:	2303      	movs	r3, #3
 800aa36:	e006      	b.n	800aa46 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	691b      	ldr	r3, [r3, #16]
 800aa3c:	f003 0301 	and.w	r3, r3, #1
 800aa40:	2b01      	cmp	r3, #1
 800aa42:	d0f0      	beq.n	800aa26 <USB_CoreReset+0x36>

  return HAL_OK;
 800aa44:	2300      	movs	r3, #0
}
 800aa46:	4618      	mov	r0, r3
 800aa48:	3714      	adds	r7, #20
 800aa4a:	46bd      	mov	sp, r7
 800aa4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa50:	4770      	bx	lr
 800aa52:	bf00      	nop
 800aa54:	00030d40 	.word	0x00030d40

0800aa58 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800aa58:	b084      	sub	sp, #16
 800aa5a:	b580      	push	{r7, lr}
 800aa5c:	b084      	sub	sp, #16
 800aa5e:	af00      	add	r7, sp, #0
 800aa60:	6078      	str	r0, [r7, #4]
 800aa62:	f107 001c 	add.w	r0, r7, #28
 800aa66:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800aa6e:	68bb      	ldr	r3, [r7, #8]
 800aa70:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800aa74:	461a      	mov	r2, r3
 800aa76:	2300      	movs	r3, #0
 800aa78:	6013      	str	r3, [r2, #0]

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable HW VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa7e:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa8a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aa96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d018      	beq.n	800aad0 <USB_HostInit+0x78>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800aa9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aaa0:	2b01      	cmp	r3, #1
 800aaa2:	d10a      	bne.n	800aaba <USB_HostInit+0x62>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800aaa4:	68bb      	ldr	r3, [r7, #8]
 800aaa6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	68ba      	ldr	r2, [r7, #8]
 800aaae:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800aab2:	f043 0304 	orr.w	r3, r3, #4
 800aab6:	6013      	str	r3, [r2, #0]
 800aab8:	e014      	b.n	800aae4 <USB_HostInit+0x8c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800aaba:	68bb      	ldr	r3, [r7, #8]
 800aabc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	68ba      	ldr	r2, [r7, #8]
 800aac4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800aac8:	f023 0304 	bic.w	r3, r3, #4
 800aacc:	6013      	str	r3, [r2, #0]
 800aace:	e009      	b.n	800aae4 <USB_HostInit+0x8c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800aad0:	68bb      	ldr	r3, [r7, #8]
 800aad2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	68ba      	ldr	r2, [r7, #8]
 800aada:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800aade:	f023 0304 	bic.w	r3, r3, #4
 800aae2:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 800aae4:	2110      	movs	r1, #16
 800aae6:	6878      	ldr	r0, [r7, #4]
 800aae8:	f7ff feba 	bl	800a860 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800aaec:	6878      	ldr	r0, [r7, #4]
 800aaee:	f7ff fedd 	bl	800a8ac <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800aaf2:	2300      	movs	r3, #0
 800aaf4:	60fb      	str	r3, [r7, #12]
 800aaf6:	e015      	b.n	800ab24 <USB_HostInit+0xcc>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	015a      	lsls	r2, r3, #5
 800aafc:	68bb      	ldr	r3, [r7, #8]
 800aafe:	4413      	add	r3, r2
 800ab00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab04:	461a      	mov	r2, r3
 800ab06:	f04f 33ff 	mov.w	r3, #4294967295
 800ab0a:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	015a      	lsls	r2, r3, #5
 800ab10:	68bb      	ldr	r3, [r7, #8]
 800ab12:	4413      	add	r3, r2
 800ab14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab18:	461a      	mov	r2, r3
 800ab1a:	2300      	movs	r3, #0
 800ab1c:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	3301      	adds	r3, #1
 800ab22:	60fb      	str	r3, [r7, #12]
 800ab24:	6a3b      	ldr	r3, [r7, #32]
 800ab26:	68fa      	ldr	r2, [r7, #12]
 800ab28:	429a      	cmp	r2, r3
 800ab2a:	d3e5      	bcc.n	800aaf8 <USB_HostInit+0xa0>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 800ab2c:	2101      	movs	r1, #1
 800ab2e:	6878      	ldr	r0, [r7, #4]
 800ab30:	f000 f8ac 	bl	800ac8c <USB_DriveVbus>

  HAL_Delay(200U);
 800ab34:	20c8      	movs	r0, #200	; 0xc8
 800ab36:	f7f9 f881 	bl	8003c3c <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	2200      	movs	r2, #0
 800ab3e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	f04f 32ff 	mov.w	r2, #4294967295
 800ab46:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d00b      	beq.n	800ab6c <USB_HostInit+0x114>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ab5a:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	4a14      	ldr	r2, [pc, #80]	; (800abb0 <USB_HostInit+0x158>)
 800ab60:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	4a13      	ldr	r2, [pc, #76]	; (800abb4 <USB_HostInit+0x15c>)
 800ab66:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800ab6a:	e009      	b.n	800ab80 <USB_HostInit+0x128>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	2280      	movs	r2, #128	; 0x80
 800ab70:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	4a10      	ldr	r2, [pc, #64]	; (800abb8 <USB_HostInit+0x160>)
 800ab76:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	4a10      	ldr	r2, [pc, #64]	; (800abbc <USB_HostInit+0x164>)
 800ab7c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800ab80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d105      	bne.n	800ab92 <USB_HostInit+0x13a>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	699b      	ldr	r3, [r3, #24]
 800ab8a:	f043 0210 	orr.w	r2, r3, #16
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	699a      	ldr	r2, [r3, #24]
 800ab96:	4b0a      	ldr	r3, [pc, #40]	; (800abc0 <USB_HostInit+0x168>)
 800ab98:	4313      	orrs	r3, r2
 800ab9a:	687a      	ldr	r2, [r7, #4]
 800ab9c:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 800ab9e:	2300      	movs	r3, #0
}
 800aba0:	4618      	mov	r0, r3
 800aba2:	3710      	adds	r7, #16
 800aba4:	46bd      	mov	sp, r7
 800aba6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800abaa:	b004      	add	sp, #16
 800abac:	4770      	bx	lr
 800abae:	bf00      	nop
 800abb0:	01000200 	.word	0x01000200
 800abb4:	00e00300 	.word	0x00e00300
 800abb8:	00600080 	.word	0x00600080
 800abbc:	004000e0 	.word	0x004000e0
 800abc0:	a3200008 	.word	0xa3200008

0800abc4 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800abc4:	b480      	push	{r7}
 800abc6:	b085      	sub	sp, #20
 800abc8:	af00      	add	r7, sp, #0
 800abca:	6078      	str	r0, [r7, #4]
 800abcc:	460b      	mov	r3, r1
 800abce:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	68fa      	ldr	r2, [r7, #12]
 800abde:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800abe2:	f023 0303 	bic.w	r3, r3, #3
 800abe6:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800abee:	681a      	ldr	r2, [r3, #0]
 800abf0:	78fb      	ldrb	r3, [r7, #3]
 800abf2:	f003 0303 	and.w	r3, r3, #3
 800abf6:	68f9      	ldr	r1, [r7, #12]
 800abf8:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800abfc:	4313      	orrs	r3, r2
 800abfe:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800ac00:	78fb      	ldrb	r3, [r7, #3]
 800ac02:	2b01      	cmp	r3, #1
 800ac04:	d107      	bne.n	800ac16 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ac0c:	461a      	mov	r2, r3
 800ac0e:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800ac12:	6053      	str	r3, [r2, #4]
 800ac14:	e009      	b.n	800ac2a <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800ac16:	78fb      	ldrb	r3, [r7, #3]
 800ac18:	2b02      	cmp	r3, #2
 800ac1a:	d106      	bne.n	800ac2a <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ac22:	461a      	mov	r2, r3
 800ac24:	f241 7370 	movw	r3, #6000	; 0x1770
 800ac28:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800ac2a:	2300      	movs	r3, #0
}
 800ac2c:	4618      	mov	r0, r3
 800ac2e:	3714      	adds	r7, #20
 800ac30:	46bd      	mov	sp, r7
 800ac32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac36:	4770      	bx	lr

0800ac38 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 800ac38:	b580      	push	{r7, lr}
 800ac3a:	b084      	sub	sp, #16
 800ac3c:	af00      	add	r7, sp, #0
 800ac3e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800ac44:	2300      	movs	r3, #0
 800ac46:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800ac52:	68bb      	ldr	r3, [r7, #8]
 800ac54:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800ac58:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800ac5a:	68bb      	ldr	r3, [r7, #8]
 800ac5c:	68fa      	ldr	r2, [r7, #12]
 800ac5e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800ac62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ac66:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800ac68:	2064      	movs	r0, #100	; 0x64
 800ac6a:	f7f8 ffe7 	bl	8003c3c <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800ac6e:	68bb      	ldr	r3, [r7, #8]
 800ac70:	68fa      	ldr	r2, [r7, #12]
 800ac72:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800ac76:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ac7a:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800ac7c:	200a      	movs	r0, #10
 800ac7e:	f7f8 ffdd 	bl	8003c3c <HAL_Delay>

  return HAL_OK;
 800ac82:	2300      	movs	r3, #0
}
 800ac84:	4618      	mov	r0, r3
 800ac86:	3710      	adds	r7, #16
 800ac88:	46bd      	mov	sp, r7
 800ac8a:	bd80      	pop	{r7, pc}

0800ac8c <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800ac8c:	b480      	push	{r7}
 800ac8e:	b085      	sub	sp, #20
 800ac90:	af00      	add	r7, sp, #0
 800ac92:	6078      	str	r0, [r7, #4]
 800ac94:	460b      	mov	r3, r1
 800ac96:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800ac9c:	2300      	movs	r3, #0
 800ac9e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800acaa:	68bb      	ldr	r3, [r7, #8]
 800acac:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800acb0:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800acb2:	68bb      	ldr	r3, [r7, #8]
 800acb4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d109      	bne.n	800acd0 <USB_DriveVbus+0x44>
 800acbc:	78fb      	ldrb	r3, [r7, #3]
 800acbe:	2b01      	cmp	r3, #1
 800acc0:	d106      	bne.n	800acd0 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800acc2:	68bb      	ldr	r3, [r7, #8]
 800acc4:	68fa      	ldr	r2, [r7, #12]
 800acc6:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800acca:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800acce:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800acd0:	68bb      	ldr	r3, [r7, #8]
 800acd2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800acd6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800acda:	d109      	bne.n	800acf0 <USB_DriveVbus+0x64>
 800acdc:	78fb      	ldrb	r3, [r7, #3]
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d106      	bne.n	800acf0 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800ace2:	68bb      	ldr	r3, [r7, #8]
 800ace4:	68fa      	ldr	r2, [r7, #12]
 800ace6:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800acea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800acee:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800acf0:	2300      	movs	r3, #0
}
 800acf2:	4618      	mov	r0, r3
 800acf4:	3714      	adds	r7, #20
 800acf6:	46bd      	mov	sp, r7
 800acf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acfc:	4770      	bx	lr

0800acfe <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800acfe:	b480      	push	{r7}
 800ad00:	b085      	sub	sp, #20
 800ad02:	af00      	add	r7, sp, #0
 800ad04:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800ad0a:	2300      	movs	r3, #0
 800ad0c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800ad18:	68bb      	ldr	r3, [r7, #8]
 800ad1a:	0c5b      	lsrs	r3, r3, #17
 800ad1c:	f003 0303 	and.w	r3, r3, #3
}
 800ad20:	4618      	mov	r0, r3
 800ad22:	3714      	adds	r7, #20
 800ad24:	46bd      	mov	sp, r7
 800ad26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad2a:	4770      	bx	lr

0800ad2c <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 800ad2c:	b480      	push	{r7}
 800ad2e:	b085      	sub	sp, #20
 800ad30:	af00      	add	r7, sp, #0
 800ad32:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ad3e:	689b      	ldr	r3, [r3, #8]
 800ad40:	b29b      	uxth	r3, r3
}
 800ad42:	4618      	mov	r0, r3
 800ad44:	3714      	adds	r7, #20
 800ad46:	46bd      	mov	sp, r7
 800ad48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad4c:	4770      	bx	lr
	...

0800ad50 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800ad50:	b480      	push	{r7}
 800ad52:	b087      	sub	sp, #28
 800ad54:	af00      	add	r7, sp, #0
 800ad56:	6078      	str	r0, [r7, #4]
 800ad58:	4608      	mov	r0, r1
 800ad5a:	4611      	mov	r1, r2
 800ad5c:	461a      	mov	r2, r3
 800ad5e:	4603      	mov	r3, r0
 800ad60:	70fb      	strb	r3, [r7, #3]
 800ad62:	460b      	mov	r3, r1
 800ad64:	70bb      	strb	r3, [r7, #2]
 800ad66:	4613      	mov	r3, r2
 800ad68:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800ad72:	78fb      	ldrb	r3, [r7, #3]
 800ad74:	015a      	lsls	r2, r3, #5
 800ad76:	68bb      	ldr	r3, [r7, #8]
 800ad78:	4413      	add	r3, r2
 800ad7a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad7e:	461a      	mov	r2, r3
 800ad80:	f04f 33ff 	mov.w	r3, #4294967295
 800ad84:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800ad86:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800ad8a:	2b03      	cmp	r3, #3
 800ad8c:	d87e      	bhi.n	800ae8c <USB_HC_Init+0x13c>
 800ad8e:	a201      	add	r2, pc, #4	; (adr r2, 800ad94 <USB_HC_Init+0x44>)
 800ad90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad94:	0800ada5 	.word	0x0800ada5
 800ad98:	0800ae4f 	.word	0x0800ae4f
 800ad9c:	0800ada5 	.word	0x0800ada5
 800ada0:	0800ae11 	.word	0x0800ae11
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800ada4:	78fb      	ldrb	r3, [r7, #3]
 800ada6:	015a      	lsls	r2, r3, #5
 800ada8:	68bb      	ldr	r3, [r7, #8]
 800adaa:	4413      	add	r3, r2
 800adac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800adb0:	461a      	mov	r2, r3
 800adb2:	f240 439d 	movw	r3, #1181	; 0x49d
 800adb6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800adb8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	da10      	bge.n	800ade2 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800adc0:	78fb      	ldrb	r3, [r7, #3]
 800adc2:	015a      	lsls	r2, r3, #5
 800adc4:	68bb      	ldr	r3, [r7, #8]
 800adc6:	4413      	add	r3, r2
 800adc8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800adcc:	68db      	ldr	r3, [r3, #12]
 800adce:	78fa      	ldrb	r2, [r7, #3]
 800add0:	0151      	lsls	r1, r2, #5
 800add2:	68ba      	ldr	r2, [r7, #8]
 800add4:	440a      	add	r2, r1
 800add6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800adda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800adde:	60d3      	str	r3, [r2, #12]
        if ((USBx->CID & (0x1U << 8)) != 0U)
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
        }
      }
      break;
 800ade0:	e057      	b.n	800ae92 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ade6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800adea:	2b00      	cmp	r3, #0
 800adec:	d051      	beq.n	800ae92 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 800adee:	78fb      	ldrb	r3, [r7, #3]
 800adf0:	015a      	lsls	r2, r3, #5
 800adf2:	68bb      	ldr	r3, [r7, #8]
 800adf4:	4413      	add	r3, r2
 800adf6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800adfa:	68db      	ldr	r3, [r3, #12]
 800adfc:	78fa      	ldrb	r2, [r7, #3]
 800adfe:	0151      	lsls	r1, r2, #5
 800ae00:	68ba      	ldr	r2, [r7, #8]
 800ae02:	440a      	add	r2, r1
 800ae04:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ae08:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800ae0c:	60d3      	str	r3, [r2, #12]
      break;
 800ae0e:	e040      	b.n	800ae92 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800ae10:	78fb      	ldrb	r3, [r7, #3]
 800ae12:	015a      	lsls	r2, r3, #5
 800ae14:	68bb      	ldr	r3, [r7, #8]
 800ae16:	4413      	add	r3, r2
 800ae18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ae1c:	461a      	mov	r2, r3
 800ae1e:	f240 639d 	movw	r3, #1693	; 0x69d
 800ae22:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800ae24:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	da34      	bge.n	800ae96 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800ae2c:	78fb      	ldrb	r3, [r7, #3]
 800ae2e:	015a      	lsls	r2, r3, #5
 800ae30:	68bb      	ldr	r3, [r7, #8]
 800ae32:	4413      	add	r3, r2
 800ae34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ae38:	68db      	ldr	r3, [r3, #12]
 800ae3a:	78fa      	ldrb	r2, [r7, #3]
 800ae3c:	0151      	lsls	r1, r2, #5
 800ae3e:	68ba      	ldr	r2, [r7, #8]
 800ae40:	440a      	add	r2, r1
 800ae42:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ae46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ae4a:	60d3      	str	r3, [r2, #12]
      }

      break;
 800ae4c:	e023      	b.n	800ae96 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800ae4e:	78fb      	ldrb	r3, [r7, #3]
 800ae50:	015a      	lsls	r2, r3, #5
 800ae52:	68bb      	ldr	r3, [r7, #8]
 800ae54:	4413      	add	r3, r2
 800ae56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ae5a:	461a      	mov	r2, r3
 800ae5c:	f240 2325 	movw	r3, #549	; 0x225
 800ae60:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800ae62:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	da17      	bge.n	800ae9a <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800ae6a:	78fb      	ldrb	r3, [r7, #3]
 800ae6c:	015a      	lsls	r2, r3, #5
 800ae6e:	68bb      	ldr	r3, [r7, #8]
 800ae70:	4413      	add	r3, r2
 800ae72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ae76:	68db      	ldr	r3, [r3, #12]
 800ae78:	78fa      	ldrb	r2, [r7, #3]
 800ae7a:	0151      	lsls	r1, r2, #5
 800ae7c:	68ba      	ldr	r2, [r7, #8]
 800ae7e:	440a      	add	r2, r1
 800ae80:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ae84:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800ae88:	60d3      	str	r3, [r2, #12]
      }
      break;
 800ae8a:	e006      	b.n	800ae9a <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 800ae8c:	2301      	movs	r3, #1
 800ae8e:	75fb      	strb	r3, [r7, #23]
      break;
 800ae90:	e004      	b.n	800ae9c <USB_HC_Init+0x14c>
      break;
 800ae92:	bf00      	nop
 800ae94:	e002      	b.n	800ae9c <USB_HC_Init+0x14c>
      break;
 800ae96:	bf00      	nop
 800ae98:	e000      	b.n	800ae9c <USB_HC_Init+0x14c>
      break;
 800ae9a:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800ae9c:	68bb      	ldr	r3, [r7, #8]
 800ae9e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800aea2:	699a      	ldr	r2, [r3, #24]
 800aea4:	78fb      	ldrb	r3, [r7, #3]
 800aea6:	f003 030f 	and.w	r3, r3, #15
 800aeaa:	2101      	movs	r1, #1
 800aeac:	fa01 f303 	lsl.w	r3, r1, r3
 800aeb0:	68b9      	ldr	r1, [r7, #8]
 800aeb2:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800aeb6:	4313      	orrs	r3, r2
 800aeb8:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	699b      	ldr	r3, [r3, #24]
 800aebe:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800aec6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	da03      	bge.n	800aed6 <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800aece:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800aed2:	613b      	str	r3, [r7, #16]
 800aed4:	e001      	b.n	800aeda <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 800aed6:	2300      	movs	r3, #0
 800aed8:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 800aeda:	f897 3020 	ldrb.w	r3, [r7, #32]
 800aede:	2b02      	cmp	r3, #2
 800aee0:	d103      	bne.n	800aeea <USB_HC_Init+0x19a>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800aee2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800aee6:	60fb      	str	r3, [r7, #12]
 800aee8:	e001      	b.n	800aeee <USB_HC_Init+0x19e>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800aeea:	2300      	movs	r3, #0
 800aeec:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800aeee:	787b      	ldrb	r3, [r7, #1]
 800aef0:	059b      	lsls	r3, r3, #22
 800aef2:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800aef6:	78bb      	ldrb	r3, [r7, #2]
 800aef8:	02db      	lsls	r3, r3, #11
 800aefa:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800aefe:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800af00:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800af04:	049b      	lsls	r3, r3, #18
 800af06:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800af0a:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800af0c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800af0e:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800af12:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800af14:	693b      	ldr	r3, [r7, #16]
 800af16:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800af18:	78fb      	ldrb	r3, [r7, #3]
 800af1a:	0159      	lsls	r1, r3, #5
 800af1c:	68bb      	ldr	r3, [r7, #8]
 800af1e:	440b      	add	r3, r1
 800af20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800af24:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800af2a:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 800af2c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800af30:	2b03      	cmp	r3, #3
 800af32:	d10f      	bne.n	800af54 <USB_HC_Init+0x204>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 800af34:	78fb      	ldrb	r3, [r7, #3]
 800af36:	015a      	lsls	r2, r3, #5
 800af38:	68bb      	ldr	r3, [r7, #8]
 800af3a:	4413      	add	r3, r2
 800af3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	78fa      	ldrb	r2, [r7, #3]
 800af44:	0151      	lsls	r1, r2, #5
 800af46:	68ba      	ldr	r2, [r7, #8]
 800af48:	440a      	add	r2, r1
 800af4a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800af4e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800af52:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800af54:	7dfb      	ldrb	r3, [r7, #23]
}
 800af56:	4618      	mov	r0, r3
 800af58:	371c      	adds	r7, #28
 800af5a:	46bd      	mov	sp, r7
 800af5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af60:	4770      	bx	lr
 800af62:	bf00      	nop

0800af64 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800af64:	b580      	push	{r7, lr}
 800af66:	b08c      	sub	sp, #48	; 0x30
 800af68:	af02      	add	r7, sp, #8
 800af6a:	60f8      	str	r0, [r7, #12]
 800af6c:	60b9      	str	r1, [r7, #8]
 800af6e:	4613      	mov	r3, r2
 800af70:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800af76:	68bb      	ldr	r3, [r7, #8]
 800af78:	785b      	ldrb	r3, [r3, #1]
 800af7a:	61fb      	str	r3, [r7, #28]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 800af7c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800af80:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800af86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d028      	beq.n	800afe0 <USB_HC_StartXfer+0x7c>
 800af8e:	68bb      	ldr	r3, [r7, #8]
 800af90:	791b      	ldrb	r3, [r3, #4]
 800af92:	2b00      	cmp	r3, #0
 800af94:	d124      	bne.n	800afe0 <USB_HC_StartXfer+0x7c>
  {
    if ((dma == 0U) && (hc->do_ping == 1U))
 800af96:	79fb      	ldrb	r3, [r7, #7]
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d10b      	bne.n	800afb4 <USB_HC_StartXfer+0x50>
 800af9c:	68bb      	ldr	r3, [r7, #8]
 800af9e:	795b      	ldrb	r3, [r3, #5]
 800afa0:	2b01      	cmp	r3, #1
 800afa2:	d107      	bne.n	800afb4 <USB_HC_StartXfer+0x50>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 800afa4:	68bb      	ldr	r3, [r7, #8]
 800afa6:	785b      	ldrb	r3, [r3, #1]
 800afa8:	4619      	mov	r1, r3
 800afaa:	68f8      	ldr	r0, [r7, #12]
 800afac:	f000 fa30 	bl	800b410 <USB_DoPing>
      return HAL_OK;
 800afb0:	2300      	movs	r3, #0
 800afb2:	e114      	b.n	800b1de <USB_HC_StartXfer+0x27a>
    }
    else if (dma == 1U)
 800afb4:	79fb      	ldrb	r3, [r7, #7]
 800afb6:	2b01      	cmp	r3, #1
 800afb8:	d112      	bne.n	800afe0 <USB_HC_StartXfer+0x7c>
    {
      USBx_HC(ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 800afba:	69fb      	ldr	r3, [r7, #28]
 800afbc:	015a      	lsls	r2, r3, #5
 800afbe:	6a3b      	ldr	r3, [r7, #32]
 800afc0:	4413      	add	r3, r2
 800afc2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800afc6:	68db      	ldr	r3, [r3, #12]
 800afc8:	69fa      	ldr	r2, [r7, #28]
 800afca:	0151      	lsls	r1, r2, #5
 800afcc:	6a3a      	ldr	r2, [r7, #32]
 800afce:	440a      	add	r2, r1
 800afd0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800afd4:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800afd8:	60d3      	str	r3, [r2, #12]
      hc->do_ping = 0U;
 800afda:	68bb      	ldr	r3, [r7, #8]
 800afdc:	2200      	movs	r2, #0
 800afde:	715a      	strb	r2, [r3, #5]
      /* ... */
    }
  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800afe0:	68bb      	ldr	r3, [r7, #8]
 800afe2:	691b      	ldr	r3, [r3, #16]
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d018      	beq.n	800b01a <USB_HC_StartXfer+0xb6>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800afe8:	68bb      	ldr	r3, [r7, #8]
 800afea:	691b      	ldr	r3, [r3, #16]
 800afec:	68ba      	ldr	r2, [r7, #8]
 800afee:	8912      	ldrh	r2, [r2, #8]
 800aff0:	4413      	add	r3, r2
 800aff2:	3b01      	subs	r3, #1
 800aff4:	68ba      	ldr	r2, [r7, #8]
 800aff6:	8912      	ldrh	r2, [r2, #8]
 800aff8:	fbb3 f3f2 	udiv	r3, r3, r2
 800affc:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 800affe:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800b000:	8b7b      	ldrh	r3, [r7, #26]
 800b002:	429a      	cmp	r2, r3
 800b004:	d90b      	bls.n	800b01e <USB_HC_StartXfer+0xba>
    {
      num_packets = max_hc_pkt_count;
 800b006:	8b7b      	ldrh	r3, [r7, #26]
 800b008:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800b00a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b00c:	68ba      	ldr	r2, [r7, #8]
 800b00e:	8912      	ldrh	r2, [r2, #8]
 800b010:	fb02 f203 	mul.w	r2, r2, r3
 800b014:	68bb      	ldr	r3, [r7, #8]
 800b016:	611a      	str	r2, [r3, #16]
 800b018:	e001      	b.n	800b01e <USB_HC_StartXfer+0xba>
    }
  }
  else
  {
    num_packets = 1U;
 800b01a:	2301      	movs	r3, #1
 800b01c:	84fb      	strh	r3, [r7, #38]	; 0x26
  }
  if (hc->ep_is_in != 0U)
 800b01e:	68bb      	ldr	r3, [r7, #8]
 800b020:	78db      	ldrb	r3, [r3, #3]
 800b022:	2b00      	cmp	r3, #0
 800b024:	d006      	beq.n	800b034 <USB_HC_StartXfer+0xd0>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800b026:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b028:	68ba      	ldr	r2, [r7, #8]
 800b02a:	8912      	ldrh	r2, [r2, #8]
 800b02c:	fb02 f203 	mul.w	r2, r2, r3
 800b030:	68bb      	ldr	r3, [r7, #8]
 800b032:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800b034:	68bb      	ldr	r3, [r7, #8]
 800b036:	691b      	ldr	r3, [r3, #16]
 800b038:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800b03c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b03e:	04d9      	lsls	r1, r3, #19
 800b040:	4b69      	ldr	r3, [pc, #420]	; (800b1e8 <USB_HC_StartXfer+0x284>)
 800b042:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800b044:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800b046:	68bb      	ldr	r3, [r7, #8]
 800b048:	7a9b      	ldrb	r3, [r3, #10]
 800b04a:	075b      	lsls	r3, r3, #29
 800b04c:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800b050:	69f9      	ldr	r1, [r7, #28]
 800b052:	0148      	lsls	r0, r1, #5
 800b054:	6a39      	ldr	r1, [r7, #32]
 800b056:	4401      	add	r1, r0
 800b058:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800b05c:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800b05e:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800b060:	79fb      	ldrb	r3, [r7, #7]
 800b062:	2b00      	cmp	r3, #0
 800b064:	d009      	beq.n	800b07a <USB_HC_StartXfer+0x116>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800b066:	68bb      	ldr	r3, [r7, #8]
 800b068:	68d9      	ldr	r1, [r3, #12]
 800b06a:	69fb      	ldr	r3, [r7, #28]
 800b06c:	015a      	lsls	r2, r3, #5
 800b06e:	6a3b      	ldr	r3, [r7, #32]
 800b070:	4413      	add	r3, r2
 800b072:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b076:	460a      	mov	r2, r1
 800b078:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800b07a:	6a3b      	ldr	r3, [r7, #32]
 800b07c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b080:	689b      	ldr	r3, [r3, #8]
 800b082:	f003 0301 	and.w	r3, r3, #1
 800b086:	2b00      	cmp	r3, #0
 800b088:	bf0c      	ite	eq
 800b08a:	2301      	moveq	r3, #1
 800b08c:	2300      	movne	r3, #0
 800b08e:	b2db      	uxtb	r3, r3
 800b090:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800b092:	69fb      	ldr	r3, [r7, #28]
 800b094:	015a      	lsls	r2, r3, #5
 800b096:	6a3b      	ldr	r3, [r7, #32]
 800b098:	4413      	add	r3, r2
 800b09a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	69fa      	ldr	r2, [r7, #28]
 800b0a2:	0151      	lsls	r1, r2, #5
 800b0a4:	6a3a      	ldr	r2, [r7, #32]
 800b0a6:	440a      	add	r2, r1
 800b0a8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b0ac:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800b0b0:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800b0b2:	69fb      	ldr	r3, [r7, #28]
 800b0b4:	015a      	lsls	r2, r3, #5
 800b0b6:	6a3b      	ldr	r3, [r7, #32]
 800b0b8:	4413      	add	r3, r2
 800b0ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b0be:	681a      	ldr	r2, [r3, #0]
 800b0c0:	7e7b      	ldrb	r3, [r7, #25]
 800b0c2:	075b      	lsls	r3, r3, #29
 800b0c4:	69f9      	ldr	r1, [r7, #28]
 800b0c6:	0148      	lsls	r0, r1, #5
 800b0c8:	6a39      	ldr	r1, [r7, #32]
 800b0ca:	4401      	add	r1, r0
 800b0cc:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 800b0d0:	4313      	orrs	r3, r2
 800b0d2:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800b0d4:	69fb      	ldr	r3, [r7, #28]
 800b0d6:	015a      	lsls	r2, r3, #5
 800b0d8:	6a3b      	ldr	r3, [r7, #32]
 800b0da:	4413      	add	r3, r2
 800b0dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	4a42      	ldr	r2, [pc, #264]	; (800b1ec <USB_HC_StartXfer+0x288>)
 800b0e4:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800b0e6:	4b41      	ldr	r3, [pc, #260]	; (800b1ec <USB_HC_StartXfer+0x288>)
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b0ee:	4a3f      	ldr	r2, [pc, #252]	; (800b1ec <USB_HC_StartXfer+0x288>)
 800b0f0:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800b0f2:	68bb      	ldr	r3, [r7, #8]
 800b0f4:	78db      	ldrb	r3, [r3, #3]
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d006      	beq.n	800b108 <USB_HC_StartXfer+0x1a4>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800b0fa:	4b3c      	ldr	r3, [pc, #240]	; (800b1ec <USB_HC_StartXfer+0x288>)
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b102:	4a3a      	ldr	r2, [pc, #232]	; (800b1ec <USB_HC_StartXfer+0x288>)
 800b104:	6013      	str	r3, [r2, #0]
 800b106:	e005      	b.n	800b114 <USB_HC_StartXfer+0x1b0>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800b108:	4b38      	ldr	r3, [pc, #224]	; (800b1ec <USB_HC_StartXfer+0x288>)
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b110:	4a36      	ldr	r2, [pc, #216]	; (800b1ec <USB_HC_StartXfer+0x288>)
 800b112:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800b114:	4b35      	ldr	r3, [pc, #212]	; (800b1ec <USB_HC_StartXfer+0x288>)
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b11c:	4a33      	ldr	r2, [pc, #204]	; (800b1ec <USB_HC_StartXfer+0x288>)
 800b11e:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800b120:	69fb      	ldr	r3, [r7, #28]
 800b122:	015a      	lsls	r2, r3, #5
 800b124:	6a3b      	ldr	r3, [r7, #32]
 800b126:	4413      	add	r3, r2
 800b128:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b12c:	461a      	mov	r2, r3
 800b12e:	4b2f      	ldr	r3, [pc, #188]	; (800b1ec <USB_HC_StartXfer+0x288>)
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800b134:	79fb      	ldrb	r3, [r7, #7]
 800b136:	2b00      	cmp	r3, #0
 800b138:	d001      	beq.n	800b13e <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 800b13a:	2300      	movs	r3, #0
 800b13c:	e04f      	b.n	800b1de <USB_HC_StartXfer+0x27a>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800b13e:	68bb      	ldr	r3, [r7, #8]
 800b140:	78db      	ldrb	r3, [r3, #3]
 800b142:	2b00      	cmp	r3, #0
 800b144:	d14a      	bne.n	800b1dc <USB_HC_StartXfer+0x278>
 800b146:	68bb      	ldr	r3, [r7, #8]
 800b148:	691b      	ldr	r3, [r3, #16]
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d046      	beq.n	800b1dc <USB_HC_StartXfer+0x278>
  {
    switch (hc->ep_type)
 800b14e:	68bb      	ldr	r3, [r7, #8]
 800b150:	79db      	ldrb	r3, [r3, #7]
 800b152:	2b03      	cmp	r3, #3
 800b154:	d830      	bhi.n	800b1b8 <USB_HC_StartXfer+0x254>
 800b156:	a201      	add	r2, pc, #4	; (adr r2, 800b15c <USB_HC_StartXfer+0x1f8>)
 800b158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b15c:	0800b16d 	.word	0x0800b16d
 800b160:	0800b191 	.word	0x0800b191
 800b164:	0800b16d 	.word	0x0800b16d
 800b168:	0800b191 	.word	0x0800b191
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800b16c:	68bb      	ldr	r3, [r7, #8]
 800b16e:	691b      	ldr	r3, [r3, #16]
 800b170:	3303      	adds	r3, #3
 800b172:	089b      	lsrs	r3, r3, #2
 800b174:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800b176:	8afa      	ldrh	r2, [r7, #22]
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b17c:	b29b      	uxth	r3, r3
 800b17e:	429a      	cmp	r2, r3
 800b180:	d91c      	bls.n	800b1bc <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	699b      	ldr	r3, [r3, #24]
 800b186:	f043 0220 	orr.w	r2, r3, #32
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	619a      	str	r2, [r3, #24]
        }
        break;
 800b18e:	e015      	b.n	800b1bc <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800b190:	68bb      	ldr	r3, [r7, #8]
 800b192:	691b      	ldr	r3, [r3, #16]
 800b194:	3303      	adds	r3, #3
 800b196:	089b      	lsrs	r3, r3, #2
 800b198:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800b19a:	8afa      	ldrh	r2, [r7, #22]
 800b19c:	6a3b      	ldr	r3, [r7, #32]
 800b19e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b1a2:	691b      	ldr	r3, [r3, #16]
 800b1a4:	b29b      	uxth	r3, r3
 800b1a6:	429a      	cmp	r2, r3
 800b1a8:	d90a      	bls.n	800b1c0 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	699b      	ldr	r3, [r3, #24]
 800b1ae:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	619a      	str	r2, [r3, #24]
        }
        break;
 800b1b6:	e003      	b.n	800b1c0 <USB_HC_StartXfer+0x25c>

      default:
        break;
 800b1b8:	bf00      	nop
 800b1ba:	e002      	b.n	800b1c2 <USB_HC_StartXfer+0x25e>
        break;
 800b1bc:	bf00      	nop
 800b1be:	e000      	b.n	800b1c2 <USB_HC_StartXfer+0x25e>
        break;
 800b1c0:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800b1c2:	68bb      	ldr	r3, [r7, #8]
 800b1c4:	68d9      	ldr	r1, [r3, #12]
 800b1c6:	68bb      	ldr	r3, [r7, #8]
 800b1c8:	785a      	ldrb	r2, [r3, #1]
 800b1ca:	68bb      	ldr	r3, [r7, #8]
 800b1cc:	691b      	ldr	r3, [r3, #16]
 800b1ce:	b298      	uxth	r0, r3
 800b1d0:	2300      	movs	r3, #0
 800b1d2:	9300      	str	r3, [sp, #0]
 800b1d4:	4603      	mov	r3, r0
 800b1d6:	68f8      	ldr	r0, [r7, #12]
 800b1d8:	f7ff fb8a 	bl	800a8f0 <USB_WritePacket>
  }

  return HAL_OK;
 800b1dc:	2300      	movs	r3, #0
}
 800b1de:	4618      	mov	r0, r3
 800b1e0:	3728      	adds	r7, #40	; 0x28
 800b1e2:	46bd      	mov	sp, r7
 800b1e4:	bd80      	pop	{r7, pc}
 800b1e6:	bf00      	nop
 800b1e8:	1ff80000 	.word	0x1ff80000
 800b1ec:	200001bc 	.word	0x200001bc

0800b1f0 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b1f0:	b480      	push	{r7}
 800b1f2:	b085      	sub	sp, #20
 800b1f4:	af00      	add	r7, sp, #0
 800b1f6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b202:	695b      	ldr	r3, [r3, #20]
 800b204:	b29b      	uxth	r3, r3
}
 800b206:	4618      	mov	r0, r3
 800b208:	3714      	adds	r7, #20
 800b20a:	46bd      	mov	sp, r7
 800b20c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b210:	4770      	bx	lr

0800b212 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800b212:	b480      	push	{r7}
 800b214:	b087      	sub	sp, #28
 800b216:	af00      	add	r7, sp, #0
 800b218:	6078      	str	r0, [r7, #4]
 800b21a:	460b      	mov	r3, r1
 800b21c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 800b222:	78fb      	ldrb	r3, [r7, #3]
 800b224:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800b226:	2300      	movs	r3, #0
 800b228:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	015a      	lsls	r2, r3, #5
 800b22e:	693b      	ldr	r3, [r7, #16]
 800b230:	4413      	add	r3, r2
 800b232:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b236:	681b      	ldr	r3, [r3, #0]
 800b238:	0c9b      	lsrs	r3, r3, #18
 800b23a:	f003 0303 	and.w	r3, r3, #3
 800b23e:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800b240:	68bb      	ldr	r3, [r7, #8]
 800b242:	2b00      	cmp	r3, #0
 800b244:	d002      	beq.n	800b24c <USB_HC_Halt+0x3a>
 800b246:	68bb      	ldr	r3, [r7, #8]
 800b248:	2b02      	cmp	r3, #2
 800b24a:	d16c      	bne.n	800b326 <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	015a      	lsls	r2, r3, #5
 800b250:	693b      	ldr	r3, [r7, #16]
 800b252:	4413      	add	r3, r2
 800b254:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	68fa      	ldr	r2, [r7, #12]
 800b25c:	0151      	lsls	r1, r2, #5
 800b25e:	693a      	ldr	r2, [r7, #16]
 800b260:	440a      	add	r2, r1
 800b262:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b266:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b26a:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b270:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b274:	2b00      	cmp	r3, #0
 800b276:	d143      	bne.n	800b300 <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	015a      	lsls	r2, r3, #5
 800b27c:	693b      	ldr	r3, [r7, #16]
 800b27e:	4413      	add	r3, r2
 800b280:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	68fa      	ldr	r2, [r7, #12]
 800b288:	0151      	lsls	r1, r2, #5
 800b28a:	693a      	ldr	r2, [r7, #16]
 800b28c:	440a      	add	r2, r1
 800b28e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b292:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b296:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	015a      	lsls	r2, r3, #5
 800b29c:	693b      	ldr	r3, [r7, #16]
 800b29e:	4413      	add	r3, r2
 800b2a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	68fa      	ldr	r2, [r7, #12]
 800b2a8:	0151      	lsls	r1, r2, #5
 800b2aa:	693a      	ldr	r2, [r7, #16]
 800b2ac:	440a      	add	r2, r1
 800b2ae:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b2b2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b2b6:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	015a      	lsls	r2, r3, #5
 800b2bc:	693b      	ldr	r3, [r7, #16]
 800b2be:	4413      	add	r3, r2
 800b2c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	68fa      	ldr	r2, [r7, #12]
 800b2c8:	0151      	lsls	r1, r2, #5
 800b2ca:	693a      	ldr	r2, [r7, #16]
 800b2cc:	440a      	add	r2, r1
 800b2ce:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b2d2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b2d6:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800b2d8:	697b      	ldr	r3, [r7, #20]
 800b2da:	3301      	adds	r3, #1
 800b2dc:	617b      	str	r3, [r7, #20]
 800b2de:	697b      	ldr	r3, [r7, #20]
 800b2e0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b2e4:	d81d      	bhi.n	800b322 <USB_HC_Halt+0x110>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	015a      	lsls	r2, r3, #5
 800b2ea:	693b      	ldr	r3, [r7, #16]
 800b2ec:	4413      	add	r3, r2
 800b2ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b2f8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b2fc:	d0ec      	beq.n	800b2d8 <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800b2fe:	e080      	b.n	800b402 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	015a      	lsls	r2, r3, #5
 800b304:	693b      	ldr	r3, [r7, #16]
 800b306:	4413      	add	r3, r2
 800b308:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	68fa      	ldr	r2, [r7, #12]
 800b310:	0151      	lsls	r1, r2, #5
 800b312:	693a      	ldr	r2, [r7, #16]
 800b314:	440a      	add	r2, r1
 800b316:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b31a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b31e:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800b320:	e06f      	b.n	800b402 <USB_HC_Halt+0x1f0>
          break;
 800b322:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800b324:	e06d      	b.n	800b402 <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800b326:	68fb      	ldr	r3, [r7, #12]
 800b328:	015a      	lsls	r2, r3, #5
 800b32a:	693b      	ldr	r3, [r7, #16]
 800b32c:	4413      	add	r3, r2
 800b32e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	68fa      	ldr	r2, [r7, #12]
 800b336:	0151      	lsls	r1, r2, #5
 800b338:	693a      	ldr	r2, [r7, #16]
 800b33a:	440a      	add	r2, r1
 800b33c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b340:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b344:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800b346:	693b      	ldr	r3, [r7, #16]
 800b348:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b34c:	691b      	ldr	r3, [r3, #16]
 800b34e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b352:	2b00      	cmp	r3, #0
 800b354:	d143      	bne.n	800b3de <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	015a      	lsls	r2, r3, #5
 800b35a:	693b      	ldr	r3, [r7, #16]
 800b35c:	4413      	add	r3, r2
 800b35e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	68fa      	ldr	r2, [r7, #12]
 800b366:	0151      	lsls	r1, r2, #5
 800b368:	693a      	ldr	r2, [r7, #16]
 800b36a:	440a      	add	r2, r1
 800b36c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b370:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b374:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	015a      	lsls	r2, r3, #5
 800b37a:	693b      	ldr	r3, [r7, #16]
 800b37c:	4413      	add	r3, r2
 800b37e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b382:	681b      	ldr	r3, [r3, #0]
 800b384:	68fa      	ldr	r2, [r7, #12]
 800b386:	0151      	lsls	r1, r2, #5
 800b388:	693a      	ldr	r2, [r7, #16]
 800b38a:	440a      	add	r2, r1
 800b38c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b390:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b394:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	015a      	lsls	r2, r3, #5
 800b39a:	693b      	ldr	r3, [r7, #16]
 800b39c:	4413      	add	r3, r2
 800b39e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	68fa      	ldr	r2, [r7, #12]
 800b3a6:	0151      	lsls	r1, r2, #5
 800b3a8:	693a      	ldr	r2, [r7, #16]
 800b3aa:	440a      	add	r2, r1
 800b3ac:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b3b0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b3b4:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800b3b6:	697b      	ldr	r3, [r7, #20]
 800b3b8:	3301      	adds	r3, #1
 800b3ba:	617b      	str	r3, [r7, #20]
 800b3bc:	697b      	ldr	r3, [r7, #20]
 800b3be:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b3c2:	d81d      	bhi.n	800b400 <USB_HC_Halt+0x1ee>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	015a      	lsls	r2, r3, #5
 800b3c8:	693b      	ldr	r3, [r7, #16]
 800b3ca:	4413      	add	r3, r2
 800b3cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b3d6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b3da:	d0ec      	beq.n	800b3b6 <USB_HC_Halt+0x1a4>
 800b3dc:	e011      	b.n	800b402 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	015a      	lsls	r2, r3, #5
 800b3e2:	693b      	ldr	r3, [r7, #16]
 800b3e4:	4413      	add	r3, r2
 800b3e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	68fa      	ldr	r2, [r7, #12]
 800b3ee:	0151      	lsls	r1, r2, #5
 800b3f0:	693a      	ldr	r2, [r7, #16]
 800b3f2:	440a      	add	r2, r1
 800b3f4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b3f8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b3fc:	6013      	str	r3, [r2, #0]
 800b3fe:	e000      	b.n	800b402 <USB_HC_Halt+0x1f0>
          break;
 800b400:	bf00      	nop
    }
  }

  return HAL_OK;
 800b402:	2300      	movs	r3, #0
}
 800b404:	4618      	mov	r0, r3
 800b406:	371c      	adds	r7, #28
 800b408:	46bd      	mov	sp, r7
 800b40a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b40e:	4770      	bx	lr

0800b410 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800b410:	b480      	push	{r7}
 800b412:	b087      	sub	sp, #28
 800b414:	af00      	add	r7, sp, #0
 800b416:	6078      	str	r0, [r7, #4]
 800b418:	460b      	mov	r3, r1
 800b41a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800b420:	78fb      	ldrb	r3, [r7, #3]
 800b422:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800b424:	2301      	movs	r3, #1
 800b426:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	04da      	lsls	r2, r3, #19
 800b42c:	4b15      	ldr	r3, [pc, #84]	; (800b484 <USB_DoPing+0x74>)
 800b42e:	4013      	ands	r3, r2
 800b430:	693a      	ldr	r2, [r7, #16]
 800b432:	0151      	lsls	r1, r2, #5
 800b434:	697a      	ldr	r2, [r7, #20]
 800b436:	440a      	add	r2, r1
 800b438:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b43c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b440:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800b442:	693b      	ldr	r3, [r7, #16]
 800b444:	015a      	lsls	r2, r3, #5
 800b446:	697b      	ldr	r3, [r7, #20]
 800b448:	4413      	add	r3, r2
 800b44a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800b452:	68bb      	ldr	r3, [r7, #8]
 800b454:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b458:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800b45a:	68bb      	ldr	r3, [r7, #8]
 800b45c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b460:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800b462:	693b      	ldr	r3, [r7, #16]
 800b464:	015a      	lsls	r2, r3, #5
 800b466:	697b      	ldr	r3, [r7, #20]
 800b468:	4413      	add	r3, r2
 800b46a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b46e:	461a      	mov	r2, r3
 800b470:	68bb      	ldr	r3, [r7, #8]
 800b472:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800b474:	2300      	movs	r3, #0
}
 800b476:	4618      	mov	r0, r3
 800b478:	371c      	adds	r7, #28
 800b47a:	46bd      	mov	sp, r7
 800b47c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b480:	4770      	bx	lr
 800b482:	bf00      	nop
 800b484:	1ff80000 	.word	0x1ff80000

0800b488 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800b488:	b580      	push	{r7, lr}
 800b48a:	b086      	sub	sp, #24
 800b48c:	af00      	add	r7, sp, #0
 800b48e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800b494:	2300      	movs	r3, #0
 800b496:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800b498:	6878      	ldr	r0, [r7, #4]
 800b49a:	f7ff f9a5 	bl	800a7e8 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800b49e:	2110      	movs	r1, #16
 800b4a0:	6878      	ldr	r0, [r7, #4]
 800b4a2:	f7ff f9dd 	bl	800a860 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800b4a6:	6878      	ldr	r0, [r7, #4]
 800b4a8:	f7ff fa00 	bl	800a8ac <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800b4ac:	2300      	movs	r3, #0
 800b4ae:	613b      	str	r3, [r7, #16]
 800b4b0:	e01f      	b.n	800b4f2 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800b4b2:	693b      	ldr	r3, [r7, #16]
 800b4b4:	015a      	lsls	r2, r3, #5
 800b4b6:	68fb      	ldr	r3, [r7, #12]
 800b4b8:	4413      	add	r3, r2
 800b4ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b4be:	681b      	ldr	r3, [r3, #0]
 800b4c0:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800b4c2:	68bb      	ldr	r3, [r7, #8]
 800b4c4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b4c8:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800b4ca:	68bb      	ldr	r3, [r7, #8]
 800b4cc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b4d0:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800b4d2:	68bb      	ldr	r3, [r7, #8]
 800b4d4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b4d8:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800b4da:	693b      	ldr	r3, [r7, #16]
 800b4dc:	015a      	lsls	r2, r3, #5
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	4413      	add	r3, r2
 800b4e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b4e6:	461a      	mov	r2, r3
 800b4e8:	68bb      	ldr	r3, [r7, #8]
 800b4ea:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800b4ec:	693b      	ldr	r3, [r7, #16]
 800b4ee:	3301      	adds	r3, #1
 800b4f0:	613b      	str	r3, [r7, #16]
 800b4f2:	693b      	ldr	r3, [r7, #16]
 800b4f4:	2b0f      	cmp	r3, #15
 800b4f6:	d9dc      	bls.n	800b4b2 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800b4f8:	2300      	movs	r3, #0
 800b4fa:	613b      	str	r3, [r7, #16]
 800b4fc:	e034      	b.n	800b568 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 800b4fe:	693b      	ldr	r3, [r7, #16]
 800b500:	015a      	lsls	r2, r3, #5
 800b502:	68fb      	ldr	r3, [r7, #12]
 800b504:	4413      	add	r3, r2
 800b506:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 800b50e:	68bb      	ldr	r3, [r7, #8]
 800b510:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b514:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800b516:	68bb      	ldr	r3, [r7, #8]
 800b518:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b51c:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800b51e:	68bb      	ldr	r3, [r7, #8]
 800b520:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b524:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800b526:	693b      	ldr	r3, [r7, #16]
 800b528:	015a      	lsls	r2, r3, #5
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	4413      	add	r3, r2
 800b52e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b532:	461a      	mov	r2, r3
 800b534:	68bb      	ldr	r3, [r7, #8]
 800b536:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 800b538:	697b      	ldr	r3, [r7, #20]
 800b53a:	3301      	adds	r3, #1
 800b53c:	617b      	str	r3, [r7, #20]
 800b53e:	697b      	ldr	r3, [r7, #20]
 800b540:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b544:	d80c      	bhi.n	800b560 <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b546:	693b      	ldr	r3, [r7, #16]
 800b548:	015a      	lsls	r2, r3, #5
 800b54a:	68fb      	ldr	r3, [r7, #12]
 800b54c:	4413      	add	r3, r2
 800b54e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b558:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b55c:	d0ec      	beq.n	800b538 <USB_StopHost+0xb0>
 800b55e:	e000      	b.n	800b562 <USB_StopHost+0xda>
        break;
 800b560:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800b562:	693b      	ldr	r3, [r7, #16]
 800b564:	3301      	adds	r3, #1
 800b566:	613b      	str	r3, [r7, #16]
 800b568:	693b      	ldr	r3, [r7, #16]
 800b56a:	2b0f      	cmp	r3, #15
 800b56c:	d9c7      	bls.n	800b4fe <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b574:	461a      	mov	r2, r3
 800b576:	f04f 33ff 	mov.w	r3, #4294967295
 800b57a:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	f04f 32ff 	mov.w	r2, #4294967295
 800b582:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800b584:	6878      	ldr	r0, [r7, #4]
 800b586:	f7ff f91e 	bl	800a7c6 <USB_EnableGlobalInt>

  return HAL_OK;
 800b58a:	2300      	movs	r3, #0
}
 800b58c:	4618      	mov	r0, r3
 800b58e:	3718      	adds	r7, #24
 800b590:	46bd      	mov	sp, r7
 800b592:	bd80      	pop	{r7, pc}

0800b594 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800b594:	b590      	push	{r4, r7, lr}
 800b596:	b089      	sub	sp, #36	; 0x24
 800b598:	af04      	add	r7, sp, #16
 800b59a:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800b59c:	2301      	movs	r3, #1
 800b59e:	2202      	movs	r2, #2
 800b5a0:	2102      	movs	r1, #2
 800b5a2:	6878      	ldr	r0, [r7, #4]
 800b5a4:	f000 fcb4 	bl	800bf10 <USBH_FindInterface>
 800b5a8:	4603      	mov	r3, r0
 800b5aa:	73fb      	strb	r3, [r7, #15]
                                 ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800b5ac:	7bfb      	ldrb	r3, [r7, #15]
 800b5ae:	2bff      	cmp	r3, #255	; 0xff
 800b5b0:	d002      	beq.n	800b5b8 <USBH_CDC_InterfaceInit+0x24>
 800b5b2:	7bfb      	ldrb	r3, [r7, #15]
 800b5b4:	2b01      	cmp	r3, #1
 800b5b6:	d901      	bls.n	800b5bc <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800b5b8:	2302      	movs	r3, #2
 800b5ba:	e13d      	b.n	800b838 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800b5bc:	7bfb      	ldrb	r3, [r7, #15]
 800b5be:	4619      	mov	r1, r3
 800b5c0:	6878      	ldr	r0, [r7, #4]
 800b5c2:	f000 fc89 	bl	800bed8 <USBH_SelectInterface>
 800b5c6:	4603      	mov	r3, r0
 800b5c8:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800b5ca:	7bbb      	ldrb	r3, [r7, #14]
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d001      	beq.n	800b5d4 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 800b5d0:	2302      	movs	r3, #2
 800b5d2:	e131      	b.n	800b838 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 800b5da:	2050      	movs	r0, #80	; 0x50
 800b5dc:	f005 fb62 	bl	8010ca4 <malloc>
 800b5e0:	4603      	mov	r3, r0
 800b5e2:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b5ea:	69db      	ldr	r3, [r3, #28]
 800b5ec:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800b5ee:	68bb      	ldr	r3, [r7, #8]
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d101      	bne.n	800b5f8 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800b5f4:	2302      	movs	r3, #2
 800b5f6:	e11f      	b.n	800b838 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800b5f8:	2250      	movs	r2, #80	; 0x50
 800b5fa:	2100      	movs	r1, #0
 800b5fc:	68b8      	ldr	r0, [r7, #8]
 800b5fe:	f005 fb6c 	bl	8010cda <memset>

  /*Collect the notification endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800b602:	7bfb      	ldrb	r3, [r7, #15]
 800b604:	687a      	ldr	r2, [r7, #4]
 800b606:	211a      	movs	r1, #26
 800b608:	fb01 f303 	mul.w	r3, r1, r3
 800b60c:	4413      	add	r3, r2
 800b60e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800b612:	781b      	ldrb	r3, [r3, #0]
 800b614:	b25b      	sxtb	r3, r3
 800b616:	2b00      	cmp	r3, #0
 800b618:	da15      	bge.n	800b646 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800b61a:	7bfb      	ldrb	r3, [r7, #15]
 800b61c:	687a      	ldr	r2, [r7, #4]
 800b61e:	211a      	movs	r1, #26
 800b620:	fb01 f303 	mul.w	r3, r1, r3
 800b624:	4413      	add	r3, r2
 800b626:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800b62a:	781a      	ldrb	r2, [r3, #0]
 800b62c:	68bb      	ldr	r3, [r7, #8]
 800b62e:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800b630:	7bfb      	ldrb	r3, [r7, #15]
 800b632:	687a      	ldr	r2, [r7, #4]
 800b634:	211a      	movs	r1, #26
 800b636:	fb01 f303 	mul.w	r3, r1, r3
 800b63a:	4413      	add	r3, r2
 800b63c:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800b640:	881a      	ldrh	r2, [r3, #0]
 800b642:	68bb      	ldr	r3, [r7, #8]
 800b644:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800b646:	68bb      	ldr	r3, [r7, #8]
 800b648:	785b      	ldrb	r3, [r3, #1]
 800b64a:	4619      	mov	r1, r3
 800b64c:	6878      	ldr	r0, [r7, #4]
 800b64e:	f002 f890 	bl	800d772 <USBH_AllocPipe>
 800b652:	4603      	mov	r3, r0
 800b654:	461a      	mov	r2, r3
 800b656:	68bb      	ldr	r3, [r7, #8]
 800b658:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800b65a:	68bb      	ldr	r3, [r7, #8]
 800b65c:	7819      	ldrb	r1, [r3, #0]
 800b65e:	68bb      	ldr	r3, [r7, #8]
 800b660:	7858      	ldrb	r0, [r3, #1]
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b66e:	68ba      	ldr	r2, [r7, #8]
 800b670:	8952      	ldrh	r2, [r2, #10]
 800b672:	9202      	str	r2, [sp, #8]
 800b674:	2203      	movs	r2, #3
 800b676:	9201      	str	r2, [sp, #4]
 800b678:	9300      	str	r3, [sp, #0]
 800b67a:	4623      	mov	r3, r4
 800b67c:	4602      	mov	r2, r0
 800b67e:	6878      	ldr	r0, [r7, #4]
 800b680:	f002 f848 	bl	800d714 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                CDC_Handle->CommItf.NotifEpSize);

  USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800b684:	68bb      	ldr	r3, [r7, #8]
 800b686:	781b      	ldrb	r3, [r3, #0]
 800b688:	2200      	movs	r2, #0
 800b68a:	4619      	mov	r1, r3
 800b68c:	6878      	ldr	r0, [r7, #4]
 800b68e:	f005 fa59 	bl	8010b44 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800b692:	2300      	movs	r3, #0
 800b694:	2200      	movs	r2, #0
 800b696:	210a      	movs	r1, #10
 800b698:	6878      	ldr	r0, [r7, #4]
 800b69a:	f000 fc39 	bl	800bf10 <USBH_FindInterface>
 800b69e:	4603      	mov	r3, r0
 800b6a0:	73fb      	strb	r3, [r7, #15]
                                 RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800b6a2:	7bfb      	ldrb	r3, [r7, #15]
 800b6a4:	2bff      	cmp	r3, #255	; 0xff
 800b6a6:	d002      	beq.n	800b6ae <USBH_CDC_InterfaceInit+0x11a>
 800b6a8:	7bfb      	ldrb	r3, [r7, #15]
 800b6aa:	2b01      	cmp	r3, #1
 800b6ac:	d901      	bls.n	800b6b2 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800b6ae:	2302      	movs	r3, #2
 800b6b0:	e0c2      	b.n	800b838 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800b6b2:	7bfb      	ldrb	r3, [r7, #15]
 800b6b4:	687a      	ldr	r2, [r7, #4]
 800b6b6:	211a      	movs	r1, #26
 800b6b8:	fb01 f303 	mul.w	r3, r1, r3
 800b6bc:	4413      	add	r3, r2
 800b6be:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800b6c2:	781b      	ldrb	r3, [r3, #0]
 800b6c4:	b25b      	sxtb	r3, r3
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	da16      	bge.n	800b6f8 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800b6ca:	7bfb      	ldrb	r3, [r7, #15]
 800b6cc:	687a      	ldr	r2, [r7, #4]
 800b6ce:	211a      	movs	r1, #26
 800b6d0:	fb01 f303 	mul.w	r3, r1, r3
 800b6d4:	4413      	add	r3, r2
 800b6d6:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800b6da:	781a      	ldrb	r2, [r3, #0]
 800b6dc:	68bb      	ldr	r3, [r7, #8]
 800b6de:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800b6e0:	7bfb      	ldrb	r3, [r7, #15]
 800b6e2:	687a      	ldr	r2, [r7, #4]
 800b6e4:	211a      	movs	r1, #26
 800b6e6:	fb01 f303 	mul.w	r3, r1, r3
 800b6ea:	4413      	add	r3, r2
 800b6ec:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800b6f0:	881a      	ldrh	r2, [r3, #0]
 800b6f2:	68bb      	ldr	r3, [r7, #8]
 800b6f4:	835a      	strh	r2, [r3, #26]
 800b6f6:	e015      	b.n	800b724 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800b6f8:	7bfb      	ldrb	r3, [r7, #15]
 800b6fa:	687a      	ldr	r2, [r7, #4]
 800b6fc:	211a      	movs	r1, #26
 800b6fe:	fb01 f303 	mul.w	r3, r1, r3
 800b702:	4413      	add	r3, r2
 800b704:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800b708:	781a      	ldrb	r2, [r3, #0]
 800b70a:	68bb      	ldr	r3, [r7, #8]
 800b70c:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800b70e:	7bfb      	ldrb	r3, [r7, #15]
 800b710:	687a      	ldr	r2, [r7, #4]
 800b712:	211a      	movs	r1, #26
 800b714:	fb01 f303 	mul.w	r3, r1, r3
 800b718:	4413      	add	r3, r2
 800b71a:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800b71e:	881a      	ldrh	r2, [r3, #0]
 800b720:	68bb      	ldr	r3, [r7, #8]
 800b722:	831a      	strh	r2, [r3, #24]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 800b724:	7bfb      	ldrb	r3, [r7, #15]
 800b726:	687a      	ldr	r2, [r7, #4]
 800b728:	211a      	movs	r1, #26
 800b72a:	fb01 f303 	mul.w	r3, r1, r3
 800b72e:	4413      	add	r3, r2
 800b730:	f203 3356 	addw	r3, r3, #854	; 0x356
 800b734:	781b      	ldrb	r3, [r3, #0]
 800b736:	b25b      	sxtb	r3, r3
 800b738:	2b00      	cmp	r3, #0
 800b73a:	da16      	bge.n	800b76a <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800b73c:	7bfb      	ldrb	r3, [r7, #15]
 800b73e:	687a      	ldr	r2, [r7, #4]
 800b740:	211a      	movs	r1, #26
 800b742:	fb01 f303 	mul.w	r3, r1, r3
 800b746:	4413      	add	r3, r2
 800b748:	f203 3356 	addw	r3, r3, #854	; 0x356
 800b74c:	781a      	ldrb	r2, [r3, #0]
 800b74e:	68bb      	ldr	r3, [r7, #8]
 800b750:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800b752:	7bfb      	ldrb	r3, [r7, #15]
 800b754:	687a      	ldr	r2, [r7, #4]
 800b756:	211a      	movs	r1, #26
 800b758:	fb01 f303 	mul.w	r3, r1, r3
 800b75c:	4413      	add	r3, r2
 800b75e:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800b762:	881a      	ldrh	r2, [r3, #0]
 800b764:	68bb      	ldr	r3, [r7, #8]
 800b766:	835a      	strh	r2, [r3, #26]
 800b768:	e015      	b.n	800b796 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800b76a:	7bfb      	ldrb	r3, [r7, #15]
 800b76c:	687a      	ldr	r2, [r7, #4]
 800b76e:	211a      	movs	r1, #26
 800b770:	fb01 f303 	mul.w	r3, r1, r3
 800b774:	4413      	add	r3, r2
 800b776:	f203 3356 	addw	r3, r3, #854	; 0x356
 800b77a:	781a      	ldrb	r2, [r3, #0]
 800b77c:	68bb      	ldr	r3, [r7, #8]
 800b77e:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800b780:	7bfb      	ldrb	r3, [r7, #15]
 800b782:	687a      	ldr	r2, [r7, #4]
 800b784:	211a      	movs	r1, #26
 800b786:	fb01 f303 	mul.w	r3, r1, r3
 800b78a:	4413      	add	r3, r2
 800b78c:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800b790:	881a      	ldrh	r2, [r3, #0]
 800b792:	68bb      	ldr	r3, [r7, #8]
 800b794:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800b796:	68bb      	ldr	r3, [r7, #8]
 800b798:	7b9b      	ldrb	r3, [r3, #14]
 800b79a:	4619      	mov	r1, r3
 800b79c:	6878      	ldr	r0, [r7, #4]
 800b79e:	f001 ffe8 	bl	800d772 <USBH_AllocPipe>
 800b7a2:	4603      	mov	r3, r0
 800b7a4:	461a      	mov	r2, r3
 800b7a6:	68bb      	ldr	r3, [r7, #8]
 800b7a8:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800b7aa:	68bb      	ldr	r3, [r7, #8]
 800b7ac:	7bdb      	ldrb	r3, [r3, #15]
 800b7ae:	4619      	mov	r1, r3
 800b7b0:	6878      	ldr	r0, [r7, #4]
 800b7b2:	f001 ffde 	bl	800d772 <USBH_AllocPipe>
 800b7b6:	4603      	mov	r3, r0
 800b7b8:	461a      	mov	r2, r3
 800b7ba:	68bb      	ldr	r3, [r7, #8]
 800b7bc:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800b7be:	68bb      	ldr	r3, [r7, #8]
 800b7c0:	7b59      	ldrb	r1, [r3, #13]
 800b7c2:	68bb      	ldr	r3, [r7, #8]
 800b7c4:	7b98      	ldrb	r0, [r3, #14]
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b7d2:	68ba      	ldr	r2, [r7, #8]
 800b7d4:	8b12      	ldrh	r2, [r2, #24]
 800b7d6:	9202      	str	r2, [sp, #8]
 800b7d8:	2202      	movs	r2, #2
 800b7da:	9201      	str	r2, [sp, #4]
 800b7dc:	9300      	str	r3, [sp, #0]
 800b7de:	4623      	mov	r3, r4
 800b7e0:	4602      	mov	r2, r0
 800b7e2:	6878      	ldr	r0, [r7, #4]
 800b7e4:	f001 ff96 	bl	800d714 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800b7e8:	68bb      	ldr	r3, [r7, #8]
 800b7ea:	7b19      	ldrb	r1, [r3, #12]
 800b7ec:	68bb      	ldr	r3, [r7, #8]
 800b7ee:	7bd8      	ldrb	r0, [r3, #15]
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b7fc:	68ba      	ldr	r2, [r7, #8]
 800b7fe:	8b52      	ldrh	r2, [r2, #26]
 800b800:	9202      	str	r2, [sp, #8]
 800b802:	2202      	movs	r2, #2
 800b804:	9201      	str	r2, [sp, #4]
 800b806:	9300      	str	r3, [sp, #0]
 800b808:	4623      	mov	r3, r4
 800b80a:	4602      	mov	r2, r0
 800b80c:	6878      	ldr	r0, [r7, #4]
 800b80e:	f001 ff81 	bl	800d714 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800b812:	68bb      	ldr	r3, [r7, #8]
 800b814:	2200      	movs	r2, #0
 800b816:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800b81a:	68bb      	ldr	r3, [r7, #8]
 800b81c:	7b5b      	ldrb	r3, [r3, #13]
 800b81e:	2200      	movs	r2, #0
 800b820:	4619      	mov	r1, r3
 800b822:	6878      	ldr	r0, [r7, #4]
 800b824:	f005 f98e 	bl	8010b44 <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800b828:	68bb      	ldr	r3, [r7, #8]
 800b82a:	7b1b      	ldrb	r3, [r3, #12]
 800b82c:	2200      	movs	r2, #0
 800b82e:	4619      	mov	r1, r3
 800b830:	6878      	ldr	r0, [r7, #4]
 800b832:	f005 f987 	bl	8010b44 <USBH_LL_SetToggle>

  return USBH_OK;
 800b836:	2300      	movs	r3, #0
}
 800b838:	4618      	mov	r0, r3
 800b83a:	3714      	adds	r7, #20
 800b83c:	46bd      	mov	sp, r7
 800b83e:	bd90      	pop	{r4, r7, pc}

0800b840 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800b840:	b580      	push	{r7, lr}
 800b842:	b084      	sub	sp, #16
 800b844:	af00      	add	r7, sp, #0
 800b846:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b84e:	69db      	ldr	r3, [r3, #28]
 800b850:	60fb      	str	r3, [r7, #12]

  if (CDC_Handle->CommItf.NotifPipe)
 800b852:	68fb      	ldr	r3, [r7, #12]
 800b854:	781b      	ldrb	r3, [r3, #0]
 800b856:	2b00      	cmp	r3, #0
 800b858:	d00e      	beq.n	800b878 <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	781b      	ldrb	r3, [r3, #0]
 800b85e:	4619      	mov	r1, r3
 800b860:	6878      	ldr	r0, [r7, #4]
 800b862:	f001 ff76 	bl	800d752 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800b866:	68fb      	ldr	r3, [r7, #12]
 800b868:	781b      	ldrb	r3, [r3, #0]
 800b86a:	4619      	mov	r1, r3
 800b86c:	6878      	ldr	r0, [r7, #4]
 800b86e:	f001 ffa1 	bl	800d7b4 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800b872:	68fb      	ldr	r3, [r7, #12]
 800b874:	2200      	movs	r2, #0
 800b876:	701a      	strb	r2, [r3, #0]
  }

  if (CDC_Handle->DataItf.InPipe)
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	7b1b      	ldrb	r3, [r3, #12]
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d00e      	beq.n	800b89e <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800b880:	68fb      	ldr	r3, [r7, #12]
 800b882:	7b1b      	ldrb	r3, [r3, #12]
 800b884:	4619      	mov	r1, r3
 800b886:	6878      	ldr	r0, [r7, #4]
 800b888:	f001 ff63 	bl	800d752 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 800b88c:	68fb      	ldr	r3, [r7, #12]
 800b88e:	7b1b      	ldrb	r3, [r3, #12]
 800b890:	4619      	mov	r1, r3
 800b892:	6878      	ldr	r0, [r7, #4]
 800b894:	f001 ff8e 	bl	800d7b4 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800b898:	68fb      	ldr	r3, [r7, #12]
 800b89a:	2200      	movs	r2, #0
 800b89c:	731a      	strb	r2, [r3, #12]
  }

  if (CDC_Handle->DataItf.OutPipe)
 800b89e:	68fb      	ldr	r3, [r7, #12]
 800b8a0:	7b5b      	ldrb	r3, [r3, #13]
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	d00e      	beq.n	800b8c4 <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800b8a6:	68fb      	ldr	r3, [r7, #12]
 800b8a8:	7b5b      	ldrb	r3, [r3, #13]
 800b8aa:	4619      	mov	r1, r3
 800b8ac:	6878      	ldr	r0, [r7, #4]
 800b8ae:	f001 ff50 	bl	800d752 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	7b5b      	ldrb	r3, [r3, #13]
 800b8b6:	4619      	mov	r1, r3
 800b8b8:	6878      	ldr	r0, [r7, #4]
 800b8ba:	f001 ff7b 	bl	800d7b4 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	2200      	movs	r2, #0
 800b8c2:	735a      	strb	r2, [r3, #13]
  }

  if (phost->pActiveClass->pData)
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b8ca:	69db      	ldr	r3, [r3, #28]
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	d00b      	beq.n	800b8e8 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b8d6:	69db      	ldr	r3, [r3, #28]
 800b8d8:	4618      	mov	r0, r3
 800b8da:	f005 f9eb 	bl	8010cb4 <free>
    phost->pActiveClass->pData = 0U;
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b8e4:	2200      	movs	r2, #0
 800b8e6:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800b8e8:	2300      	movs	r3, #0
}
 800b8ea:	4618      	mov	r0, r3
 800b8ec:	3710      	adds	r7, #16
 800b8ee:	46bd      	mov	sp, r7
 800b8f0:	bd80      	pop	{r7, pc}

0800b8f2 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800b8f2:	b580      	push	{r7, lr}
 800b8f4:	b084      	sub	sp, #16
 800b8f6:	af00      	add	r7, sp, #0
 800b8f8:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b900:	69db      	ldr	r3, [r3, #28]
 800b902:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800b904:	68fb      	ldr	r3, [r7, #12]
 800b906:	3340      	adds	r3, #64	; 0x40
 800b908:	4619      	mov	r1, r3
 800b90a:	6878      	ldr	r0, [r7, #4]
 800b90c:	f000 f8b1 	bl	800ba72 <GetLineCoding>
 800b910:	4603      	mov	r3, r0
 800b912:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800b914:	7afb      	ldrb	r3, [r7, #11]
 800b916:	2b00      	cmp	r3, #0
 800b918:	d105      	bne.n	800b926 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b920:	2102      	movs	r1, #2
 800b922:	6878      	ldr	r0, [r7, #4]
 800b924:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800b926:	7afb      	ldrb	r3, [r7, #11]
}
 800b928:	4618      	mov	r0, r3
 800b92a:	3710      	adds	r7, #16
 800b92c:	46bd      	mov	sp, r7
 800b92e:	bd80      	pop	{r7, pc}

0800b930 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 800b930:	b580      	push	{r7, lr}
 800b932:	b084      	sub	sp, #16
 800b934:	af00      	add	r7, sp, #0
 800b936:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800b938:	2301      	movs	r3, #1
 800b93a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800b93c:	2300      	movs	r3, #0
 800b93e:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b946:	69db      	ldr	r3, [r3, #28]
 800b948:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800b94a:	68bb      	ldr	r3, [r7, #8]
 800b94c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800b950:	2b04      	cmp	r3, #4
 800b952:	d877      	bhi.n	800ba44 <USBH_CDC_Process+0x114>
 800b954:	a201      	add	r2, pc, #4	; (adr r2, 800b95c <USBH_CDC_Process+0x2c>)
 800b956:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b95a:	bf00      	nop
 800b95c:	0800b971 	.word	0x0800b971
 800b960:	0800b977 	.word	0x0800b977
 800b964:	0800b9a7 	.word	0x0800b9a7
 800b968:	0800ba1b 	.word	0x0800ba1b
 800b96c:	0800ba29 	.word	0x0800ba29
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 800b970:	2300      	movs	r3, #0
 800b972:	73fb      	strb	r3, [r7, #15]
      break;
 800b974:	e06d      	b.n	800ba52 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800b976:	68bb      	ldr	r3, [r7, #8]
 800b978:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b97a:	4619      	mov	r1, r3
 800b97c:	6878      	ldr	r0, [r7, #4]
 800b97e:	f000 f897 	bl	800bab0 <SetLineCoding>
 800b982:	4603      	mov	r3, r0
 800b984:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800b986:	7bbb      	ldrb	r3, [r7, #14]
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d104      	bne.n	800b996 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800b98c:	68bb      	ldr	r3, [r7, #8]
 800b98e:	2202      	movs	r2, #2
 800b990:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800b994:	e058      	b.n	800ba48 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800b996:	7bbb      	ldrb	r3, [r7, #14]
 800b998:	2b01      	cmp	r3, #1
 800b99a:	d055      	beq.n	800ba48 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 800b99c:	68bb      	ldr	r3, [r7, #8]
 800b99e:	2204      	movs	r2, #4
 800b9a0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 800b9a4:	e050      	b.n	800ba48 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800b9a6:	68bb      	ldr	r3, [r7, #8]
 800b9a8:	3340      	adds	r3, #64	; 0x40
 800b9aa:	4619      	mov	r1, r3
 800b9ac:	6878      	ldr	r0, [r7, #4]
 800b9ae:	f000 f860 	bl	800ba72 <GetLineCoding>
 800b9b2:	4603      	mov	r3, r0
 800b9b4:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800b9b6:	7bbb      	ldrb	r3, [r7, #14]
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d126      	bne.n	800ba0a <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800b9bc:	68bb      	ldr	r3, [r7, #8]
 800b9be:	2200      	movs	r2, #0
 800b9c0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800b9c4:	68bb      	ldr	r3, [r7, #8]
 800b9c6:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800b9ca:	68bb      	ldr	r3, [r7, #8]
 800b9cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b9ce:	791b      	ldrb	r3, [r3, #4]
 800b9d0:	429a      	cmp	r2, r3
 800b9d2:	d13b      	bne.n	800ba4c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800b9d4:	68bb      	ldr	r3, [r7, #8]
 800b9d6:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 800b9da:	68bb      	ldr	r3, [r7, #8]
 800b9dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b9de:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800b9e0:	429a      	cmp	r2, r3
 800b9e2:	d133      	bne.n	800ba4c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800b9e4:	68bb      	ldr	r3, [r7, #8]
 800b9e6:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 800b9ea:	68bb      	ldr	r3, [r7, #8]
 800b9ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b9ee:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800b9f0:	429a      	cmp	r2, r3
 800b9f2:	d12b      	bne.n	800ba4c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800b9f4:	68bb      	ldr	r3, [r7, #8]
 800b9f6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b9f8:	68bb      	ldr	r3, [r7, #8]
 800b9fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b9fc:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800b9fe:	429a      	cmp	r2, r3
 800ba00:	d124      	bne.n	800ba4c <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800ba02:	6878      	ldr	r0, [r7, #4]
 800ba04:	f000 f984 	bl	800bd10 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800ba08:	e020      	b.n	800ba4c <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800ba0a:	7bbb      	ldrb	r3, [r7, #14]
 800ba0c:	2b01      	cmp	r3, #1
 800ba0e:	d01d      	beq.n	800ba4c <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800ba10:	68bb      	ldr	r3, [r7, #8]
 800ba12:	2204      	movs	r2, #4
 800ba14:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 800ba18:	e018      	b.n	800ba4c <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800ba1a:	6878      	ldr	r0, [r7, #4]
 800ba1c:	f000 f867 	bl	800baee <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 800ba20:	6878      	ldr	r0, [r7, #4]
 800ba22:	f000 f8f8 	bl	800bc16 <CDC_ProcessReception>
      break;
 800ba26:	e014      	b.n	800ba52 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800ba28:	2100      	movs	r1, #0
 800ba2a:	6878      	ldr	r0, [r7, #4]
 800ba2c:	f001 f94f 	bl	800ccce <USBH_ClrFeature>
 800ba30:	4603      	mov	r3, r0
 800ba32:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800ba34:	7bbb      	ldrb	r3, [r7, #14]
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d10a      	bne.n	800ba50 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800ba3a:	68bb      	ldr	r3, [r7, #8]
 800ba3c:	2200      	movs	r2, #0
 800ba3e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 800ba42:	e005      	b.n	800ba50 <USBH_CDC_Process+0x120>

    default:
      break;
 800ba44:	bf00      	nop
 800ba46:	e004      	b.n	800ba52 <USBH_CDC_Process+0x122>
      break;
 800ba48:	bf00      	nop
 800ba4a:	e002      	b.n	800ba52 <USBH_CDC_Process+0x122>
      break;
 800ba4c:	bf00      	nop
 800ba4e:	e000      	b.n	800ba52 <USBH_CDC_Process+0x122>
      break;
 800ba50:	bf00      	nop

  }

  return status;
 800ba52:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba54:	4618      	mov	r0, r3
 800ba56:	3710      	adds	r7, #16
 800ba58:	46bd      	mov	sp, r7
 800ba5a:	bd80      	pop	{r7, pc}

0800ba5c <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800ba5c:	b480      	push	{r7}
 800ba5e:	b083      	sub	sp, #12
 800ba60:	af00      	add	r7, sp, #0
 800ba62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800ba64:	2300      	movs	r3, #0
}
 800ba66:	4618      	mov	r0, r3
 800ba68:	370c      	adds	r7, #12
 800ba6a:	46bd      	mov	sp, r7
 800ba6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba70:	4770      	bx	lr

0800ba72 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800ba72:	b580      	push	{r7, lr}
 800ba74:	b082      	sub	sp, #8
 800ba76:	af00      	add	r7, sp, #0
 800ba78:	6078      	str	r0, [r7, #4]
 800ba7a:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	22a1      	movs	r2, #161	; 0xa1
 800ba80:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	2221      	movs	r2, #33	; 0x21
 800ba86:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	2200      	movs	r2, #0
 800ba8c:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	2200      	movs	r2, #0
 800ba92:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	2207      	movs	r2, #7
 800ba98:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800ba9a:	683b      	ldr	r3, [r7, #0]
 800ba9c:	2207      	movs	r2, #7
 800ba9e:	4619      	mov	r1, r3
 800baa0:	6878      	ldr	r0, [r7, #4]
 800baa2:	f001 faf4 	bl	800d08e <USBH_CtlReq>
 800baa6:	4603      	mov	r3, r0
}
 800baa8:	4618      	mov	r0, r3
 800baaa:	3708      	adds	r7, #8
 800baac:	46bd      	mov	sp, r7
 800baae:	bd80      	pop	{r7, pc}

0800bab0 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800bab0:	b580      	push	{r7, lr}
 800bab2:	b082      	sub	sp, #8
 800bab4:	af00      	add	r7, sp, #0
 800bab6:	6078      	str	r0, [r7, #4]
 800bab8:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	2221      	movs	r2, #33	; 0x21
 800babe:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	2220      	movs	r2, #32
 800bac4:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	2200      	movs	r2, #0
 800baca:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	2200      	movs	r2, #0
 800bad0:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	2207      	movs	r2, #7
 800bad6:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800bad8:	683b      	ldr	r3, [r7, #0]
 800bada:	2207      	movs	r2, #7
 800badc:	4619      	mov	r1, r3
 800bade:	6878      	ldr	r0, [r7, #4]
 800bae0:	f001 fad5 	bl	800d08e <USBH_CtlReq>
 800bae4:	4603      	mov	r3, r0
}
 800bae6:	4618      	mov	r0, r3
 800bae8:	3708      	adds	r7, #8
 800baea:	46bd      	mov	sp, r7
 800baec:	bd80      	pop	{r7, pc}

0800baee <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800baee:	b580      	push	{r7, lr}
 800baf0:	b086      	sub	sp, #24
 800baf2:	af02      	add	r7, sp, #8
 800baf4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bafc:	69db      	ldr	r3, [r3, #28]
 800bafe:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800bb00:	2300      	movs	r3, #0
 800bb02:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800bb0a:	2b01      	cmp	r3, #1
 800bb0c:	d002      	beq.n	800bb14 <CDC_ProcessTransmission+0x26>
 800bb0e:	2b02      	cmp	r3, #2
 800bb10:	d025      	beq.n	800bb5e <CDC_ProcessTransmission+0x70>
        }
      }
      break;

    default:
      break;
 800bb12:	e07c      	b.n	800bc0e <CDC_ProcessTransmission+0x120>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800bb14:	68fb      	ldr	r3, [r7, #12]
 800bb16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb18:	68fa      	ldr	r2, [r7, #12]
 800bb1a:	8b12      	ldrh	r2, [r2, #24]
 800bb1c:	4293      	cmp	r3, r2
 800bb1e:	d90c      	bls.n	800bb3a <CDC_ProcessTransmission+0x4c>
        USBH_BulkSendData(phost,
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	69d9      	ldr	r1, [r3, #28]
 800bb24:	68fb      	ldr	r3, [r7, #12]
 800bb26:	8b1a      	ldrh	r2, [r3, #24]
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	7b58      	ldrb	r0, [r3, #13]
 800bb2c:	2301      	movs	r3, #1
 800bb2e:	9300      	str	r3, [sp, #0]
 800bb30:	4603      	mov	r3, r0
 800bb32:	6878      	ldr	r0, [r7, #4]
 800bb34:	f001 fdab 	bl	800d68e <USBH_BulkSendData>
 800bb38:	e00c      	b.n	800bb54 <CDC_ProcessTransmission+0x66>
        USBH_BulkSendData(phost,
 800bb3a:	68fb      	ldr	r3, [r7, #12]
 800bb3c:	69d9      	ldr	r1, [r3, #28]
                          (uint16_t)CDC_Handle->TxDataLength,
 800bb3e:	68fb      	ldr	r3, [r7, #12]
 800bb40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        USBH_BulkSendData(phost,
 800bb42:	b29a      	uxth	r2, r3
 800bb44:	68fb      	ldr	r3, [r7, #12]
 800bb46:	7b58      	ldrb	r0, [r3, #13]
 800bb48:	2301      	movs	r3, #1
 800bb4a:	9300      	str	r3, [sp, #0]
 800bb4c:	4603      	mov	r3, r0
 800bb4e:	6878      	ldr	r0, [r7, #4]
 800bb50:	f001 fd9d 	bl	800d68e <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	2202      	movs	r2, #2
 800bb58:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800bb5c:	e057      	b.n	800bc0e <CDC_ProcessTransmission+0x120>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800bb5e:	68fb      	ldr	r3, [r7, #12]
 800bb60:	7b5b      	ldrb	r3, [r3, #13]
 800bb62:	4619      	mov	r1, r3
 800bb64:	6878      	ldr	r0, [r7, #4]
 800bb66:	f004 ffc3 	bl	8010af0 <USBH_LL_GetURBState>
 800bb6a:	4603      	mov	r3, r0
 800bb6c:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800bb6e:	7afb      	ldrb	r3, [r7, #11]
 800bb70:	2b01      	cmp	r3, #1
 800bb72:	d136      	bne.n	800bbe2 <CDC_ProcessTransmission+0xf4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb78:	68fa      	ldr	r2, [r7, #12]
 800bb7a:	8b12      	ldrh	r2, [r2, #24]
 800bb7c:	4293      	cmp	r3, r2
 800bb7e:	d90e      	bls.n	800bb9e <CDC_ProcessTransmission+0xb0>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800bb80:	68fb      	ldr	r3, [r7, #12]
 800bb82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb84:	68fa      	ldr	r2, [r7, #12]
 800bb86:	8b12      	ldrh	r2, [r2, #24]
 800bb88:	1a9a      	subs	r2, r3, r2
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	69db      	ldr	r3, [r3, #28]
 800bb92:	68fa      	ldr	r2, [r7, #12]
 800bb94:	8b12      	ldrh	r2, [r2, #24]
 800bb96:	441a      	add	r2, r3
 800bb98:	68fb      	ldr	r3, [r7, #12]
 800bb9a:	61da      	str	r2, [r3, #28]
 800bb9c:	e002      	b.n	800bba4 <CDC_ProcessTransmission+0xb6>
          CDC_Handle->TxDataLength = 0U;
 800bb9e:	68fb      	ldr	r3, [r7, #12]
 800bba0:	2200      	movs	r2, #0
 800bba2:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 800bba4:	68fb      	ldr	r3, [r7, #12]
 800bba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	d004      	beq.n	800bbb6 <CDC_ProcessTransmission+0xc8>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800bbac:	68fb      	ldr	r3, [r7, #12]
 800bbae:	2201      	movs	r2, #1
 800bbb0:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
 800bbb4:	e006      	b.n	800bbc4 <CDC_ProcessTransmission+0xd6>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800bbb6:	68fb      	ldr	r3, [r7, #12]
 800bbb8:	2200      	movs	r2, #0
 800bbba:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 800bbbe:	6878      	ldr	r0, [r7, #4]
 800bbc0:	f000 f892 	bl	800bce8 <USBH_CDC_TransmitCallback>
        phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	2204      	movs	r2, #4
 800bbc8:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800bbd8:	2300      	movs	r3, #0
 800bbda:	2200      	movs	r2, #0
 800bbdc:	f001 ffca 	bl	800db74 <osMessageQueuePut>
      break;
 800bbe0:	e014      	b.n	800bc0c <CDC_ProcessTransmission+0x11e>
        if (URB_Status == USBH_URB_NOTREADY)
 800bbe2:	7afb      	ldrb	r3, [r7, #11]
 800bbe4:	2b02      	cmp	r3, #2
 800bbe6:	d111      	bne.n	800bc0c <CDC_ProcessTransmission+0x11e>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800bbe8:	68fb      	ldr	r3, [r7, #12]
 800bbea:	2201      	movs	r2, #1
 800bbec:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	2204      	movs	r2, #4
 800bbf4:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800bc04:	2300      	movs	r3, #0
 800bc06:	2200      	movs	r2, #0
 800bc08:	f001 ffb4 	bl	800db74 <osMessageQueuePut>
      break;
 800bc0c:	bf00      	nop
  }
}
 800bc0e:	bf00      	nop
 800bc10:	3710      	adds	r7, #16
 800bc12:	46bd      	mov	sp, r7
 800bc14:	bd80      	pop	{r7, pc}

0800bc16 <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800bc16:	b580      	push	{r7, lr}
 800bc18:	b086      	sub	sp, #24
 800bc1a:	af00      	add	r7, sp, #0
 800bc1c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bc24:	69db      	ldr	r3, [r3, #28]
 800bc26:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800bc28:	2300      	movs	r3, #0
 800bc2a:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800bc2c:	697b      	ldr	r3, [r7, #20]
 800bc2e:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 800bc32:	2b03      	cmp	r3, #3
 800bc34:	d002      	beq.n	800bc3c <CDC_ProcessReception+0x26>
 800bc36:	2b04      	cmp	r3, #4
 800bc38:	d00e      	beq.n	800bc58 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 800bc3a:	e051      	b.n	800bce0 <CDC_ProcessReception+0xca>
      USBH_BulkReceiveData(phost,
 800bc3c:	697b      	ldr	r3, [r7, #20]
 800bc3e:	6a19      	ldr	r1, [r3, #32]
 800bc40:	697b      	ldr	r3, [r7, #20]
 800bc42:	8b5a      	ldrh	r2, [r3, #26]
 800bc44:	697b      	ldr	r3, [r7, #20]
 800bc46:	7b1b      	ldrb	r3, [r3, #12]
 800bc48:	6878      	ldr	r0, [r7, #4]
 800bc4a:	f001 fd45 	bl	800d6d8 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800bc4e:	697b      	ldr	r3, [r7, #20]
 800bc50:	2204      	movs	r2, #4
 800bc52:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 800bc56:	e043      	b.n	800bce0 <CDC_ProcessReception+0xca>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800bc58:	697b      	ldr	r3, [r7, #20]
 800bc5a:	7b1b      	ldrb	r3, [r3, #12]
 800bc5c:	4619      	mov	r1, r3
 800bc5e:	6878      	ldr	r0, [r7, #4]
 800bc60:	f004 ff46 	bl	8010af0 <USBH_LL_GetURBState>
 800bc64:	4603      	mov	r3, r0
 800bc66:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800bc68:	7cfb      	ldrb	r3, [r7, #19]
 800bc6a:	2b01      	cmp	r3, #1
 800bc6c:	d137      	bne.n	800bcde <CDC_ProcessReception+0xc8>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800bc6e:	697b      	ldr	r3, [r7, #20]
 800bc70:	7b1b      	ldrb	r3, [r3, #12]
 800bc72:	4619      	mov	r1, r3
 800bc74:	6878      	ldr	r0, [r7, #4]
 800bc76:	f004 fea9 	bl	80109cc <USBH_LL_GetLastXferSize>
 800bc7a:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 800bc7c:	697b      	ldr	r3, [r7, #20]
 800bc7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bc80:	68fa      	ldr	r2, [r7, #12]
 800bc82:	429a      	cmp	r2, r3
 800bc84:	d016      	beq.n	800bcb4 <CDC_ProcessReception+0x9e>
 800bc86:	697b      	ldr	r3, [r7, #20]
 800bc88:	8b5b      	ldrh	r3, [r3, #26]
 800bc8a:	461a      	mov	r2, r3
 800bc8c:	68fb      	ldr	r3, [r7, #12]
 800bc8e:	4293      	cmp	r3, r2
 800bc90:	d910      	bls.n	800bcb4 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 800bc92:	697b      	ldr	r3, [r7, #20]
 800bc94:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800bc96:	68fb      	ldr	r3, [r7, #12]
 800bc98:	1ad2      	subs	r2, r2, r3
 800bc9a:	697b      	ldr	r3, [r7, #20]
 800bc9c:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 800bc9e:	697b      	ldr	r3, [r7, #20]
 800bca0:	6a1a      	ldr	r2, [r3, #32]
 800bca2:	68fb      	ldr	r3, [r7, #12]
 800bca4:	441a      	add	r2, r3
 800bca6:	697b      	ldr	r3, [r7, #20]
 800bca8:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800bcaa:	697b      	ldr	r3, [r7, #20]
 800bcac:	2203      	movs	r2, #3
 800bcae:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
 800bcb2:	e006      	b.n	800bcc2 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800bcb4:	697b      	ldr	r3, [r7, #20]
 800bcb6:	2200      	movs	r2, #0
 800bcb8:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800bcbc:	6878      	ldr	r0, [r7, #4]
 800bcbe:	f000 f81d 	bl	800bcfc <USBH_CDC_ReceiveCallback>
        phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	2204      	movs	r2, #4
 800bcc6:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800bcd6:	2300      	movs	r3, #0
 800bcd8:	2200      	movs	r2, #0
 800bcda:	f001 ff4b 	bl	800db74 <osMessageQueuePut>
      break;
 800bcde:	bf00      	nop
  }
}
 800bce0:	bf00      	nop
 800bce2:	3718      	adds	r7, #24
 800bce4:	46bd      	mov	sp, r7
 800bce6:	bd80      	pop	{r7, pc}

0800bce8 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800bce8:	b480      	push	{r7}
 800bcea:	b083      	sub	sp, #12
 800bcec:	af00      	add	r7, sp, #0
 800bcee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800bcf0:	bf00      	nop
 800bcf2:	370c      	adds	r7, #12
 800bcf4:	46bd      	mov	sp, r7
 800bcf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcfa:	4770      	bx	lr

0800bcfc <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800bcfc:	b480      	push	{r7}
 800bcfe:	b083      	sub	sp, #12
 800bd00:	af00      	add	r7, sp, #0
 800bd02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800bd04:	bf00      	nop
 800bd06:	370c      	adds	r7, #12
 800bd08:	46bd      	mov	sp, r7
 800bd0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd0e:	4770      	bx	lr

0800bd10 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800bd10:	b480      	push	{r7}
 800bd12:	b083      	sub	sp, #12
 800bd14:	af00      	add	r7, sp, #0
 800bd16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800bd18:	bf00      	nop
 800bd1a:	370c      	adds	r7, #12
 800bd1c:	46bd      	mov	sp, r7
 800bd1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd22:	4770      	bx	lr

0800bd24 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 800bd24:	b580      	push	{r7, lr}
 800bd26:	b084      	sub	sp, #16
 800bd28:	af00      	add	r7, sp, #0
 800bd2a:	60f8      	str	r0, [r7, #12]
 800bd2c:	60b9      	str	r1, [r7, #8]
 800bd2e:	4613      	mov	r3, r2
 800bd30:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800bd32:	68fb      	ldr	r3, [r7, #12]
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	d101      	bne.n	800bd3c <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800bd38:	2302      	movs	r3, #2
 800bd3a:	e044      	b.n	800bdc6 <USBH_Init+0xa2>
  }

  /* Set DRiver ID */
  phost->id = id;
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	79fa      	ldrb	r2, [r7, #7]
 800bd40:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800bd44:	68fb      	ldr	r3, [r7, #12]
 800bd46:	2200      	movs	r2, #0
 800bd48:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	2200      	movs	r2, #0
 800bd50:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 800bd54:	68f8      	ldr	r0, [r7, #12]
 800bd56:	f000 f841 	bl	800bddc <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800bd5a:	68fb      	ldr	r3, [r7, #12]
 800bd5c:	2200      	movs	r2, #0
 800bd5e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	2200      	movs	r2, #0
 800bd66:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	2200      	movs	r2, #0
 800bd6e:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800bd72:	68fb      	ldr	r3, [r7, #12]
 800bd74:	2200      	movs	r2, #0
 800bd76:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800bd7a:	68bb      	ldr	r3, [r7, #8]
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	d003      	beq.n	800bd88 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800bd80:	68fb      	ldr	r3, [r7, #12]
 800bd82:	68ba      	ldr	r2, [r7, #8]
 800bd84:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4
  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);

#else

  /* Create USB Host Queue */
  phost->os_event = osMessageQueueNew(MSGQUEUE_OBJECTS, sizeof(uint32_t), NULL);
 800bd88:	2200      	movs	r2, #0
 800bd8a:	2104      	movs	r1, #4
 800bd8c:	2010      	movs	r0, #16
 800bd8e:	f001 fe6b 	bl	800da68 <osMessageQueueNew>
 800bd92:	4602      	mov	r2, r0
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8

  /* Create USB Host Task */
  USBH_Thread_Atrr.name = "USBH_Queue";
 800bd9a:	4b0d      	ldr	r3, [pc, #52]	; (800bdd0 <USBH_Init+0xac>)
 800bd9c:	4a0d      	ldr	r2, [pc, #52]	; (800bdd4 <USBH_Init+0xb0>)
 800bd9e:	601a      	str	r2, [r3, #0]

#if defined (USBH_PROCESS_STACK_SIZE)
  USBH_Thread_Atrr.stack_size = USBH_PROCESS_STACK_SIZE;
 800bda0:	4b0b      	ldr	r3, [pc, #44]	; (800bdd0 <USBH_Init+0xac>)
 800bda2:	2280      	movs	r2, #128	; 0x80
 800bda4:	615a      	str	r2, [r3, #20]
#else
  USBH_Thread_Atrr.stack_size = (8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  USBH_Thread_Atrr.priority = USBH_PROCESS_PRIO;
 800bda6:	4b0a      	ldr	r3, [pc, #40]	; (800bdd0 <USBH_Init+0xac>)
 800bda8:	2218      	movs	r2, #24
 800bdaa:	619a      	str	r2, [r3, #24]
  phost->thread = osThreadNew(USBH_Process_OS, phost, &USBH_Thread_Atrr);
 800bdac:	4a08      	ldr	r2, [pc, #32]	; (800bdd0 <USBH_Init+0xac>)
 800bdae:	68f9      	ldr	r1, [r7, #12]
 800bdb0:	4809      	ldr	r0, [pc, #36]	; (800bdd8 <USBH_Init+0xb4>)
 800bdb2:	f001 fdb3 	bl	800d91c <osThreadNew>
 800bdb6:	4602      	mov	r2, r0
 800bdb8:	68fb      	ldr	r3, [r7, #12]
 800bdba:	f8c3 23dc 	str.w	r2, [r3, #988]	; 0x3dc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 800bdbe:	68f8      	ldr	r0, [r7, #12]
 800bdc0:	f004 fd52 	bl	8010868 <USBH_LL_Init>

  return USBH_OK;
 800bdc4:	2300      	movs	r3, #0
}
 800bdc6:	4618      	mov	r0, r3
 800bdc8:	3710      	adds	r7, #16
 800bdca:	46bd      	mov	sp, r7
 800bdcc:	bd80      	pop	{r7, pc}
 800bdce:	bf00      	nop
 800bdd0:	20004fb0 	.word	0x20004fb0
 800bdd4:	08010f64 	.word	0x08010f64
 800bdd8:	0800ca45 	.word	0x0800ca45

0800bddc <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800bddc:	b480      	push	{r7}
 800bdde:	b085      	sub	sp, #20
 800bde0:	af00      	add	r7, sp, #0
 800bde2:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800bde4:	2300      	movs	r3, #0
 800bde6:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800bde8:	2300      	movs	r3, #0
 800bdea:	60fb      	str	r3, [r7, #12]
 800bdec:	e009      	b.n	800be02 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800bdee:	687a      	ldr	r2, [r7, #4]
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	33e0      	adds	r3, #224	; 0xe0
 800bdf4:	009b      	lsls	r3, r3, #2
 800bdf6:	4413      	add	r3, r2
 800bdf8:	2200      	movs	r2, #0
 800bdfa:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	3301      	adds	r3, #1
 800be00:	60fb      	str	r3, [r7, #12]
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	2b0e      	cmp	r3, #14
 800be06:	d9f2      	bls.n	800bdee <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800be08:	2300      	movs	r3, #0
 800be0a:	60fb      	str	r3, [r7, #12]
 800be0c:	e009      	b.n	800be22 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800be0e:	687a      	ldr	r2, [r7, #4]
 800be10:	68fb      	ldr	r3, [r7, #12]
 800be12:	4413      	add	r3, r2
 800be14:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800be18:	2200      	movs	r2, #0
 800be1a:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	3301      	adds	r3, #1
 800be20:	60fb      	str	r3, [r7, #12]
 800be22:	68fb      	ldr	r3, [r7, #12]
 800be24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800be28:	d3f1      	bcc.n	800be0e <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	2200      	movs	r2, #0
 800be2e:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	2200      	movs	r2, #0
 800be34:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	2201      	movs	r2, #1
 800be3a:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	2200      	movs	r2, #0
 800be40:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	2201      	movs	r2, #1
 800be48:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	2240      	movs	r2, #64	; 0x40
 800be4e:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	2200      	movs	r2, #0
 800be54:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	2200      	movs	r2, #0
 800be5a:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	2201      	movs	r2, #1
 800be62:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	2200      	movs	r2, #0
 800be6a:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	2200      	movs	r2, #0
 800be72:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 800be76:	2300      	movs	r3, #0
}
 800be78:	4618      	mov	r0, r3
 800be7a:	3714      	adds	r7, #20
 800be7c:	46bd      	mov	sp, r7
 800be7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be82:	4770      	bx	lr

0800be84 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800be84:	b480      	push	{r7}
 800be86:	b085      	sub	sp, #20
 800be88:	af00      	add	r7, sp, #0
 800be8a:	6078      	str	r0, [r7, #4]
 800be8c:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800be8e:	2300      	movs	r3, #0
 800be90:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800be92:	683b      	ldr	r3, [r7, #0]
 800be94:	2b00      	cmp	r3, #0
 800be96:	d016      	beq.n	800bec6 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d10e      	bne.n	800bec0 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800bea8:	1c59      	adds	r1, r3, #1
 800beaa:	687a      	ldr	r2, [r7, #4]
 800beac:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 800beb0:	687a      	ldr	r2, [r7, #4]
 800beb2:	33de      	adds	r3, #222	; 0xde
 800beb4:	6839      	ldr	r1, [r7, #0]
 800beb6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800beba:	2300      	movs	r3, #0
 800bebc:	73fb      	strb	r3, [r7, #15]
 800bebe:	e004      	b.n	800beca <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800bec0:	2302      	movs	r3, #2
 800bec2:	73fb      	strb	r3, [r7, #15]
 800bec4:	e001      	b.n	800beca <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800bec6:	2302      	movs	r3, #2
 800bec8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800beca:	7bfb      	ldrb	r3, [r7, #15]
}
 800becc:	4618      	mov	r0, r3
 800bece:	3714      	adds	r7, #20
 800bed0:	46bd      	mov	sp, r7
 800bed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bed6:	4770      	bx	lr

0800bed8 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800bed8:	b480      	push	{r7}
 800beda:	b085      	sub	sp, #20
 800bedc:	af00      	add	r7, sp, #0
 800bede:	6078      	str	r0, [r7, #4]
 800bee0:	460b      	mov	r3, r1
 800bee2:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800bee4:	2300      	movs	r3, #0
 800bee6:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800beee:	78fa      	ldrb	r2, [r7, #3]
 800bef0:	429a      	cmp	r2, r3
 800bef2:	d204      	bcs.n	800befe <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	78fa      	ldrb	r2, [r7, #3]
 800bef8:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 800befc:	e001      	b.n	800bf02 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800befe:	2302      	movs	r3, #2
 800bf00:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800bf02:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf04:	4618      	mov	r0, r3
 800bf06:	3714      	adds	r7, #20
 800bf08:	46bd      	mov	sp, r7
 800bf0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf0e:	4770      	bx	lr

0800bf10 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800bf10:	b480      	push	{r7}
 800bf12:	b087      	sub	sp, #28
 800bf14:	af00      	add	r7, sp, #0
 800bf16:	6078      	str	r0, [r7, #4]
 800bf18:	4608      	mov	r0, r1
 800bf1a:	4611      	mov	r1, r2
 800bf1c:	461a      	mov	r2, r3
 800bf1e:	4603      	mov	r3, r0
 800bf20:	70fb      	strb	r3, [r7, #3]
 800bf22:	460b      	mov	r3, r1
 800bf24:	70bb      	strb	r3, [r7, #2]
 800bf26:	4613      	mov	r3, r2
 800bf28:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800bf2a:	2300      	movs	r3, #0
 800bf2c:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 800bf2e:	2300      	movs	r3, #0
 800bf30:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800bf38:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800bf3a:	e025      	b.n	800bf88 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800bf3c:	7dfb      	ldrb	r3, [r7, #23]
 800bf3e:	221a      	movs	r2, #26
 800bf40:	fb02 f303 	mul.w	r3, r2, r3
 800bf44:	3308      	adds	r3, #8
 800bf46:	68fa      	ldr	r2, [r7, #12]
 800bf48:	4413      	add	r3, r2
 800bf4a:	3302      	adds	r3, #2
 800bf4c:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800bf4e:	693b      	ldr	r3, [r7, #16]
 800bf50:	795b      	ldrb	r3, [r3, #5]
 800bf52:	78fa      	ldrb	r2, [r7, #3]
 800bf54:	429a      	cmp	r2, r3
 800bf56:	d002      	beq.n	800bf5e <USBH_FindInterface+0x4e>
 800bf58:	78fb      	ldrb	r3, [r7, #3]
 800bf5a:	2bff      	cmp	r3, #255	; 0xff
 800bf5c:	d111      	bne.n	800bf82 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800bf5e:	693b      	ldr	r3, [r7, #16]
 800bf60:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800bf62:	78ba      	ldrb	r2, [r7, #2]
 800bf64:	429a      	cmp	r2, r3
 800bf66:	d002      	beq.n	800bf6e <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800bf68:	78bb      	ldrb	r3, [r7, #2]
 800bf6a:	2bff      	cmp	r3, #255	; 0xff
 800bf6c:	d109      	bne.n	800bf82 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800bf6e:	693b      	ldr	r3, [r7, #16]
 800bf70:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800bf72:	787a      	ldrb	r2, [r7, #1]
 800bf74:	429a      	cmp	r2, r3
 800bf76:	d002      	beq.n	800bf7e <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800bf78:	787b      	ldrb	r3, [r7, #1]
 800bf7a:	2bff      	cmp	r3, #255	; 0xff
 800bf7c:	d101      	bne.n	800bf82 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800bf7e:	7dfb      	ldrb	r3, [r7, #23]
 800bf80:	e006      	b.n	800bf90 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800bf82:	7dfb      	ldrb	r3, [r7, #23]
 800bf84:	3301      	adds	r3, #1
 800bf86:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800bf88:	7dfb      	ldrb	r3, [r7, #23]
 800bf8a:	2b01      	cmp	r3, #1
 800bf8c:	d9d6      	bls.n	800bf3c <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800bf8e:	23ff      	movs	r3, #255	; 0xff
}
 800bf90:	4618      	mov	r0, r3
 800bf92:	371c      	adds	r7, #28
 800bf94:	46bd      	mov	sp, r7
 800bf96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf9a:	4770      	bx	lr

0800bf9c <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 800bf9c:	b580      	push	{r7, lr}
 800bf9e:	b082      	sub	sp, #8
 800bfa0:	af00      	add	r7, sp, #0
 800bfa2:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800bfa4:	6878      	ldr	r0, [r7, #4]
 800bfa6:	f004 fc9b 	bl	80108e0 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 800bfaa:	2101      	movs	r1, #1
 800bfac:	6878      	ldr	r0, [r7, #4]
 800bfae:	f004 fdb2 	bl	8010b16 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800bfb2:	2300      	movs	r3, #0
}
 800bfb4:	4618      	mov	r0, r3
 800bfb6:	3708      	adds	r7, #8
 800bfb8:	46bd      	mov	sp, r7
 800bfba:	bd80      	pop	{r7, pc}

0800bfbc <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 800bfbc:	b580      	push	{r7, lr}
 800bfbe:	b088      	sub	sp, #32
 800bfc0:	af04      	add	r7, sp, #16
 800bfc2:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800bfc4:	2302      	movs	r3, #2
 800bfc6:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800bfc8:	2300      	movs	r3, #0
 800bfca:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 800bfd2:	b2db      	uxtb	r3, r3
 800bfd4:	2b01      	cmp	r3, #1
 800bfd6:	d102      	bne.n	800bfde <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	2203      	movs	r2, #3
 800bfdc:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	781b      	ldrb	r3, [r3, #0]
 800bfe2:	b2db      	uxtb	r3, r3
 800bfe4:	2b0b      	cmp	r3, #11
 800bfe6:	f200 823c 	bhi.w	800c462 <USBH_Process+0x4a6>
 800bfea:	a201      	add	r2, pc, #4	; (adr r2, 800bff0 <USBH_Process+0x34>)
 800bfec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bff0:	0800c021 	.word	0x0800c021
 800bff4:	0800c06f 	.word	0x0800c06f
 800bff8:	0800c0f3 	.word	0x0800c0f3
 800bffc:	0800c3e1 	.word	0x0800c3e1
 800c000:	0800c463 	.word	0x0800c463
 800c004:	0800c1b3 	.word	0x0800c1b3
 800c008:	0800c36b 	.word	0x0800c36b
 800c00c:	0800c205 	.word	0x0800c205
 800c010:	0800c241 	.word	0x0800c241
 800c014:	0800c27b 	.word	0x0800c27b
 800c018:	0800c2c3 	.word	0x0800c2c3
 800c01c:	0800c3c9 	.word	0x0800c3c9
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800c026:	b2db      	uxtb	r3, r3
 800c028:	2b00      	cmp	r3, #0
 800c02a:	f000 821c 	beq.w	800c466 <USBH_Process+0x4aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	2201      	movs	r2, #1
 800c032:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800c034:	20c8      	movs	r0, #200	; 0xc8
 800c036:	f004 fdb8 	bl	8010baa <USBH_Delay>
        USBH_LL_ResetPort(phost);
 800c03a:	6878      	ldr	r0, [r7, #4]
 800c03c:	f004 fcab 	bl	8010996 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	2200      	movs	r2, #0
 800c044:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	2200      	movs	r2, #0
 800c04c:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	2201      	movs	r2, #1
 800c054:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800c064:	2300      	movs	r3, #0
 800c066:	2200      	movs	r2, #0
 800c068:	f001 fd84 	bl	800db74 <osMessageQueuePut>
#endif
#endif
      }
      break;
 800c06c:	e1fb      	b.n	800c466 <USBH_Process+0x4aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 800c074:	2b01      	cmp	r3, #1
 800c076:	d107      	bne.n	800c088 <USBH_Process+0xcc>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	2200      	movs	r2, #0
 800c07c:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	2202      	movs	r2, #2
 800c084:	701a      	strb	r2, [r3, #0]
 800c086:	e025      	b.n	800c0d4 <USBH_Process+0x118>
      }
      else
      {
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800c08e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c092:	d914      	bls.n	800c0be <USBH_Process+0x102>
        {
          phost->device.RstCnt++;
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800c09a:	3301      	adds	r3, #1
 800c09c:	b2da      	uxtb	r2, r3
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800c0aa:	2b03      	cmp	r3, #3
 800c0ac:	d903      	bls.n	800c0b6 <USBH_Process+0xfa>
          {
            /* Buggy Device can't complete reset */
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
            phost->gState = HOST_ABORT_STATE;
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	220d      	movs	r2, #13
 800c0b2:	701a      	strb	r2, [r3, #0]
 800c0b4:	e00e      	b.n	800c0d4 <USBH_Process+0x118>
          }
          else
          {
            phost->gState = HOST_IDLE;
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	2200      	movs	r2, #0
 800c0ba:	701a      	strb	r2, [r3, #0]
 800c0bc:	e00a      	b.n	800c0d4 <USBH_Process+0x118>
          }
        }
        else
        {
          phost->Timeout += 10U;
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800c0c4:	f103 020a 	add.w	r2, r3, #10
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 800c0ce:	200a      	movs	r0, #10
 800c0d0:	f004 fd6b 	bl	8010baa <USBH_Delay>
        }
      }
#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	2201      	movs	r2, #1
 800c0d8:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800c0e8:	2300      	movs	r3, #0
 800c0ea:	2200      	movs	r2, #0
 800c0ec:	f001 fd42 	bl	800db74 <osMessageQueuePut>
#endif
#endif
      break;
 800c0f0:	e1c0      	b.n	800c474 <USBH_Process+0x4b8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c0f8:	2b00      	cmp	r3, #0
 800c0fa:	d005      	beq.n	800c108 <USBH_Process+0x14c>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c102:	2104      	movs	r1, #4
 800c104:	6878      	ldr	r0, [r7, #4]
 800c106:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800c108:	2064      	movs	r0, #100	; 0x64
 800c10a:	f004 fd4e 	bl	8010baa <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 800c10e:	6878      	ldr	r0, [r7, #4]
 800c110:	f004 fc1c 	bl	801094c <USBH_LL_GetSpeed>
 800c114:	4603      	mov	r3, r0
 800c116:	461a      	mov	r2, r3
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	2205      	movs	r2, #5
 800c122:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800c124:	2100      	movs	r1, #0
 800c126:	6878      	ldr	r0, [r7, #4]
 800c128:	f001 fb23 	bl	800d772 <USBH_AllocPipe>
 800c12c:	4603      	mov	r3, r0
 800c12e:	461a      	mov	r2, r3
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800c134:	2180      	movs	r1, #128	; 0x80
 800c136:	6878      	ldr	r0, [r7, #4]
 800c138:	f001 fb1b 	bl	800d772 <USBH_AllocPipe>
 800c13c:	4603      	mov	r3, r0
 800c13e:	461a      	mov	r2, r3
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	7919      	ldrb	r1, [r3, #4]
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800c154:	687a      	ldr	r2, [r7, #4]
 800c156:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800c158:	b292      	uxth	r2, r2
 800c15a:	9202      	str	r2, [sp, #8]
 800c15c:	2200      	movs	r2, #0
 800c15e:	9201      	str	r2, [sp, #4]
 800c160:	9300      	str	r3, [sp, #0]
 800c162:	4603      	mov	r3, r0
 800c164:	2280      	movs	r2, #128	; 0x80
 800c166:	6878      	ldr	r0, [r7, #4]
 800c168:	f001 fad4 	bl	800d714 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	7959      	ldrb	r1, [r3, #5]
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800c17c:	687a      	ldr	r2, [r7, #4]
 800c17e:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800c180:	b292      	uxth	r2, r2
 800c182:	9202      	str	r2, [sp, #8]
 800c184:	2200      	movs	r2, #0
 800c186:	9201      	str	r2, [sp, #4]
 800c188:	9300      	str	r3, [sp, #0]
 800c18a:	4603      	mov	r3, r0
 800c18c:	2200      	movs	r2, #0
 800c18e:	6878      	ldr	r0, [r7, #4]
 800c190:	f001 fac0 	bl	800d714 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	2201      	movs	r2, #1
 800c198:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800c1a8:	2300      	movs	r3, #0
 800c1aa:	2200      	movs	r2, #0
 800c1ac:	f001 fce2 	bl	800db74 <osMessageQueuePut>
#endif
#endif
      break;
 800c1b0:	e160      	b.n	800c474 <USBH_Process+0x4b8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800c1b2:	6878      	ldr	r0, [r7, #4]
 800c1b4:	f000 f964 	bl	800c480 <USBH_HandleEnum>
 800c1b8:	4603      	mov	r3, r0
 800c1ba:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800c1bc:	7bbb      	ldrb	r3, [r7, #14]
 800c1be:	b2db      	uxtb	r3, r3
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	f040 8152 	bne.w	800c46a <USBH_Process+0x4ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	2200      	movs	r2, #0
 800c1ca:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 800c1d4:	2b01      	cmp	r3, #1
 800c1d6:	d103      	bne.n	800c1e0 <USBH_Process+0x224>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	2208      	movs	r2, #8
 800c1dc:	701a      	strb	r2, [r3, #0]
 800c1de:	e002      	b.n	800c1e6 <USBH_Process+0x22a>
        }
        else
        {
          phost->gState = HOST_INPUT;
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	2207      	movs	r2, #7
 800c1e4:	701a      	strb	r2, [r3, #0]
        }
#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	2205      	movs	r2, #5
 800c1ea:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800c1fa:	2300      	movs	r3, #0
 800c1fc:	2200      	movs	r2, #0
 800c1fe:	f001 fcb9 	bl	800db74 <osMessageQueuePut>
#endif
#endif
      }
      break;
 800c202:	e132      	b.n	800c46a <USBH_Process+0x4ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	f000 812f 	beq.w	800c46e <USBH_Process+0x4b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c216:	2101      	movs	r1, #1
 800c218:	6878      	ldr	r0, [r7, #4]
 800c21a:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	2208      	movs	r2, #8
 800c220:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	2205      	movs	r2, #5
 800c226:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800c236:	2300      	movs	r3, #0
 800c238:	2200      	movs	r2, #0
 800c23a:	f001 fc9b 	bl	800db74 <osMessageQueuePut>
#endif
#endif
      }
    }
    break;
 800c23e:	e116      	b.n	800c46e <USBH_Process+0x4b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800c246:	b29b      	uxth	r3, r3
 800c248:	4619      	mov	r1, r3
 800c24a:	6878      	ldr	r0, [r7, #4]
 800c24c:	f000 fcf8 	bl	800cc40 <USBH_SetCfg>
 800c250:	4603      	mov	r3, r0
 800c252:	2b00      	cmp	r3, #0
 800c254:	d102      	bne.n	800c25c <USBH_Process+0x2a0>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	2209      	movs	r2, #9
 800c25a:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	2201      	movs	r2, #1
 800c260:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800c270:	2300      	movs	r3, #0
 800c272:	2200      	movs	r2, #0
 800c274:	f001 fc7e 	bl	800db74 <osMessageQueuePut>
#endif
#endif
      break;
 800c278:	e0fc      	b.n	800c474 <USBH_Process+0x4b8>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800c280:	f003 0320 	and.w	r3, r3, #32
 800c284:	2b00      	cmp	r3, #0
 800c286:	d00a      	beq.n	800c29e <USBH_Process+0x2e2>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 800c288:	2101      	movs	r1, #1
 800c28a:	6878      	ldr	r0, [r7, #4]
 800c28c:	f000 fcfb 	bl	800cc86 <USBH_SetFeature>
 800c290:	4603      	mov	r3, r0
 800c292:	2b00      	cmp	r3, #0
 800c294:	d106      	bne.n	800c2a4 <USBH_Process+0x2e8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	220a      	movs	r2, #10
 800c29a:	701a      	strb	r2, [r3, #0]
 800c29c:	e002      	b.n	800c2a4 <USBH_Process+0x2e8>
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	220a      	movs	r2, #10
 800c2a2:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	2201      	movs	r2, #1
 800c2a8:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800c2b8:	2300      	movs	r3, #0
 800c2ba:	2200      	movs	r2, #0
 800c2bc:	f001 fc5a 	bl	800db74 <osMessageQueuePut>
#endif
#endif
      break;
 800c2c0:	e0d8      	b.n	800c474 <USBH_Process+0x4b8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d03f      	beq.n	800c34c <USBH_Process+0x390>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	2200      	movs	r2, #0
 800c2d0:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800c2d4:	2300      	movs	r3, #0
 800c2d6:	73fb      	strb	r3, [r7, #15]
 800c2d8:	e016      	b.n	800c308 <USBH_Process+0x34c>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800c2da:	7bfa      	ldrb	r2, [r7, #15]
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	32de      	adds	r2, #222	; 0xde
 800c2e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c2e4:	791a      	ldrb	r2, [r3, #4]
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 800c2ec:	429a      	cmp	r2, r3
 800c2ee:	d108      	bne.n	800c302 <USBH_Process+0x346>
          {
            phost->pActiveClass = phost->pClass[idx];
 800c2f0:	7bfa      	ldrb	r2, [r7, #15]
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	32de      	adds	r2, #222	; 0xde
 800c2f6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 800c300:	e005      	b.n	800c30e <USBH_Process+0x352>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800c302:	7bfb      	ldrb	r3, [r7, #15]
 800c304:	3301      	adds	r3, #1
 800c306:	73fb      	strb	r3, [r7, #15]
 800c308:	7bfb      	ldrb	r3, [r7, #15]
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	d0e5      	beq.n	800c2da <USBH_Process+0x31e>
          }
        }

        if (phost->pActiveClass != NULL)
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c314:	2b00      	cmp	r3, #0
 800c316:	d016      	beq.n	800c346 <USBH_Process+0x38a>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c31e:	689b      	ldr	r3, [r3, #8]
 800c320:	6878      	ldr	r0, [r7, #4]
 800c322:	4798      	blx	r3
 800c324:	4603      	mov	r3, r0
 800c326:	2b00      	cmp	r3, #0
 800c328:	d109      	bne.n	800c33e <USBH_Process+0x382>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	2206      	movs	r2, #6
 800c32e:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c336:	2103      	movs	r1, #3
 800c338:	6878      	ldr	r0, [r7, #4]
 800c33a:	4798      	blx	r3
 800c33c:	e006      	b.n	800c34c <USBH_Process+0x390>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	220d      	movs	r2, #13
 800c342:	701a      	strb	r2, [r3, #0]
 800c344:	e002      	b.n	800c34c <USBH_Process+0x390>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	220d      	movs	r2, #13
 800c34a:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	2205      	movs	r2, #5
 800c350:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800c360:	2300      	movs	r3, #0
 800c362:	2200      	movs	r2, #0
 800c364:	f001 fc06 	bl	800db74 <osMessageQueuePut>
#endif
#endif
      break;
 800c368:	e084      	b.n	800c474 <USBH_Process+0x4b8>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c370:	2b00      	cmp	r3, #0
 800c372:	d017      	beq.n	800c3a4 <USBH_Process+0x3e8>
      {
        status = phost->pActiveClass->Requests(phost);
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c37a:	691b      	ldr	r3, [r3, #16]
 800c37c:	6878      	ldr	r0, [r7, #4]
 800c37e:	4798      	blx	r3
 800c380:	4603      	mov	r3, r0
 800c382:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800c384:	7bbb      	ldrb	r3, [r7, #14]
 800c386:	b2db      	uxtb	r3, r3
 800c388:	2b00      	cmp	r3, #0
 800c38a:	d103      	bne.n	800c394 <USBH_Process+0x3d8>
        {
          phost->gState = HOST_CLASS;
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	220b      	movs	r2, #11
 800c390:	701a      	strb	r2, [r3, #0]
 800c392:	e00a      	b.n	800c3aa <USBH_Process+0x3ee>
        }
        else if (status == USBH_FAIL)
 800c394:	7bbb      	ldrb	r3, [r7, #14]
 800c396:	b2db      	uxtb	r3, r3
 800c398:	2b02      	cmp	r3, #2
 800c39a:	d106      	bne.n	800c3aa <USBH_Process+0x3ee>
        {
          phost->gState = HOST_ABORT_STATE;
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	220d      	movs	r2, #13
 800c3a0:	701a      	strb	r2, [r3, #0]
 800c3a2:	e002      	b.n	800c3aa <USBH_Process+0x3ee>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_ABORT_STATE;
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	220d      	movs	r2, #13
 800c3a8:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
      }
#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	2205      	movs	r2, #5
 800c3ae:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800c3be:	2300      	movs	r3, #0
 800c3c0:	2200      	movs	r2, #0
 800c3c2:	f001 fbd7 	bl	800db74 <osMessageQueuePut>
#endif
#endif
      break;
 800c3c6:	e055      	b.n	800c474 <USBH_Process+0x4b8>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	d04f      	beq.n	800c472 <USBH_Process+0x4b6>
      {
        phost->pActiveClass->BgndProcess(phost);
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c3d8:	695b      	ldr	r3, [r3, #20]
 800c3da:	6878      	ldr	r0, [r7, #4]
 800c3dc:	4798      	blx	r3
      }
      break;
 800c3de:	e048      	b.n	800c472 <USBH_Process+0x4b6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	2200      	movs	r2, #0
 800c3e4:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 800c3e8:	6878      	ldr	r0, [r7, #4]
 800c3ea:	f7ff fcf7 	bl	800bddc <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d009      	beq.n	800c40c <USBH_Process+0x450>
      {
        phost->pActiveClass->DeInit(phost);
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c3fe:	68db      	ldr	r3, [r3, #12]
 800c400:	6878      	ldr	r0, [r7, #4]
 800c402:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	2200      	movs	r2, #0
 800c408:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c412:	2b00      	cmp	r3, #0
 800c414:	d005      	beq.n	800c422 <USBH_Process+0x466>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c41c:	2105      	movs	r1, #5
 800c41e:	6878      	ldr	r0, [r7, #4]
 800c420:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800c428:	b2db      	uxtb	r3, r3
 800c42a:	2b01      	cmp	r3, #1
 800c42c:	d107      	bne.n	800c43e <USBH_Process+0x482>
      {
        phost->device.is_ReEnumerated = 0U;
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	2200      	movs	r2, #0
 800c432:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 800c436:	6878      	ldr	r0, [r7, #4]
 800c438:	f7ff fdb0 	bl	800bf9c <USBH_Start>
 800c43c:	e002      	b.n	800c444 <USBH_Process+0x488>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        USBH_LL_Start(phost);
 800c43e:	6878      	ldr	r0, [r7, #4]
 800c440:	f004 fa4e 	bl	80108e0 <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	2201      	movs	r2, #1
 800c448:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800c458:	2300      	movs	r3, #0
 800c45a:	2200      	movs	r2, #0
 800c45c:	f001 fb8a 	bl	800db74 <osMessageQueuePut>
#endif
#endif
      break;
 800c460:	e008      	b.n	800c474 <USBH_Process+0x4b8>

    case HOST_ABORT_STATE:
    default :
      break;
 800c462:	bf00      	nop
 800c464:	e006      	b.n	800c474 <USBH_Process+0x4b8>
      break;
 800c466:	bf00      	nop
 800c468:	e004      	b.n	800c474 <USBH_Process+0x4b8>
      break;
 800c46a:	bf00      	nop
 800c46c:	e002      	b.n	800c474 <USBH_Process+0x4b8>
    break;
 800c46e:	bf00      	nop
 800c470:	e000      	b.n	800c474 <USBH_Process+0x4b8>
      break;
 800c472:	bf00      	nop
  }
  return USBH_OK;
 800c474:	2300      	movs	r3, #0
}
 800c476:	4618      	mov	r0, r3
 800c478:	3710      	adds	r7, #16
 800c47a:	46bd      	mov	sp, r7
 800c47c:	bd80      	pop	{r7, pc}
 800c47e:	bf00      	nop

0800c480 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800c480:	b580      	push	{r7, lr}
 800c482:	b088      	sub	sp, #32
 800c484:	af04      	add	r7, sp, #16
 800c486:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800c488:	2301      	movs	r3, #1
 800c48a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800c48c:	2301      	movs	r3, #1
 800c48e:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	785b      	ldrb	r3, [r3, #1]
 800c494:	2b07      	cmp	r3, #7
 800c496:	f200 8208 	bhi.w	800c8aa <USBH_HandleEnum+0x42a>
 800c49a:	a201      	add	r2, pc, #4	; (adr r2, 800c4a0 <USBH_HandleEnum+0x20>)
 800c49c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c4a0:	0800c4c1 	.word	0x0800c4c1
 800c4a4:	0800c57f 	.word	0x0800c57f
 800c4a8:	0800c5e9 	.word	0x0800c5e9
 800c4ac:	0800c677 	.word	0x0800c677
 800c4b0:	0800c6e1 	.word	0x0800c6e1
 800c4b4:	0800c751 	.word	0x0800c751
 800c4b8:	0800c7ed 	.word	0x0800c7ed
 800c4bc:	0800c86b 	.word	0x0800c86b
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800c4c0:	2108      	movs	r1, #8
 800c4c2:	6878      	ldr	r0, [r7, #4]
 800c4c4:	f000 faec 	bl	800caa0 <USBH_Get_DevDesc>
 800c4c8:	4603      	mov	r3, r0
 800c4ca:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800c4cc:	7bbb      	ldrb	r3, [r7, #14]
 800c4ce:	2b00      	cmp	r3, #0
 800c4d0:	d130      	bne.n	800c534 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	2201      	movs	r2, #1
 800c4e0:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	7919      	ldrb	r1, [r3, #4]
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800c4f2:	687a      	ldr	r2, [r7, #4]
 800c4f4:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800c4f6:	b292      	uxth	r2, r2
 800c4f8:	9202      	str	r2, [sp, #8]
 800c4fa:	2200      	movs	r2, #0
 800c4fc:	9201      	str	r2, [sp, #4]
 800c4fe:	9300      	str	r3, [sp, #0]
 800c500:	4603      	mov	r3, r0
 800c502:	2280      	movs	r2, #128	; 0x80
 800c504:	6878      	ldr	r0, [r7, #4]
 800c506:	f001 f905 	bl	800d714 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	7959      	ldrb	r1, [r3, #5]
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800c51a:	687a      	ldr	r2, [r7, #4]
 800c51c:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800c51e:	b292      	uxth	r2, r2
 800c520:	9202      	str	r2, [sp, #8]
 800c522:	2200      	movs	r2, #0
 800c524:	9201      	str	r2, [sp, #4]
 800c526:	9300      	str	r3, [sp, #0]
 800c528:	4603      	mov	r3, r0
 800c52a:	2200      	movs	r2, #0
 800c52c:	6878      	ldr	r0, [r7, #4]
 800c52e:	f001 f8f1 	bl	800d714 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800c532:	e1bc      	b.n	800c8ae <USBH_HandleEnum+0x42e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c534:	7bbb      	ldrb	r3, [r7, #14]
 800c536:	2b03      	cmp	r3, #3
 800c538:	f040 81b9 	bne.w	800c8ae <USBH_HandleEnum+0x42e>
        phost->device.EnumCnt++;
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800c542:	3301      	adds	r3, #1
 800c544:	b2da      	uxtb	r2, r3
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800c552:	2b03      	cmp	r3, #3
 800c554:	d903      	bls.n	800c55e <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	220d      	movs	r2, #13
 800c55a:	701a      	strb	r2, [r3, #0]
      break;
 800c55c:	e1a7      	b.n	800c8ae <USBH_HandleEnum+0x42e>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	795b      	ldrb	r3, [r3, #5]
 800c562:	4619      	mov	r1, r3
 800c564:	6878      	ldr	r0, [r7, #4]
 800c566:	f001 f925 	bl	800d7b4 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	791b      	ldrb	r3, [r3, #4]
 800c56e:	4619      	mov	r1, r3
 800c570:	6878      	ldr	r0, [r7, #4]
 800c572:	f001 f91f 	bl	800d7b4 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	2200      	movs	r2, #0
 800c57a:	701a      	strb	r2, [r3, #0]
      break;
 800c57c:	e197      	b.n	800c8ae <USBH_HandleEnum+0x42e>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800c57e:	2112      	movs	r1, #18
 800c580:	6878      	ldr	r0, [r7, #4]
 800c582:	f000 fa8d 	bl	800caa0 <USBH_Get_DevDesc>
 800c586:	4603      	mov	r3, r0
 800c588:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800c58a:	7bbb      	ldrb	r3, [r7, #14]
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	d103      	bne.n	800c598 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	2202      	movs	r2, #2
 800c594:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800c596:	e18c      	b.n	800c8b2 <USBH_HandleEnum+0x432>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c598:	7bbb      	ldrb	r3, [r7, #14]
 800c59a:	2b03      	cmp	r3, #3
 800c59c:	f040 8189 	bne.w	800c8b2 <USBH_HandleEnum+0x432>
        phost->device.EnumCnt++;
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800c5a6:	3301      	adds	r3, #1
 800c5a8:	b2da      	uxtb	r2, r3
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800c5b6:	2b03      	cmp	r3, #3
 800c5b8:	d903      	bls.n	800c5c2 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	220d      	movs	r2, #13
 800c5be:	701a      	strb	r2, [r3, #0]
      break;
 800c5c0:	e177      	b.n	800c8b2 <USBH_HandleEnum+0x432>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	795b      	ldrb	r3, [r3, #5]
 800c5c6:	4619      	mov	r1, r3
 800c5c8:	6878      	ldr	r0, [r7, #4]
 800c5ca:	f001 f8f3 	bl	800d7b4 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	791b      	ldrb	r3, [r3, #4]
 800c5d2:	4619      	mov	r1, r3
 800c5d4:	6878      	ldr	r0, [r7, #4]
 800c5d6:	f001 f8ed 	bl	800d7b4 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	2200      	movs	r2, #0
 800c5de:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	2200      	movs	r2, #0
 800c5e4:	701a      	strb	r2, [r3, #0]
      break;
 800c5e6:	e164      	b.n	800c8b2 <USBH_HandleEnum+0x432>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800c5e8:	2101      	movs	r1, #1
 800c5ea:	6878      	ldr	r0, [r7, #4]
 800c5ec:	f000 fb04 	bl	800cbf8 <USBH_SetAddress>
 800c5f0:	4603      	mov	r3, r0
 800c5f2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800c5f4:	7bbb      	ldrb	r3, [r7, #14]
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	d132      	bne.n	800c660 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 800c5fa:	2002      	movs	r0, #2
 800c5fc:	f004 fad5 	bl	8010baa <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	2201      	movs	r2, #1
 800c604:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	2203      	movs	r2, #3
 800c60c:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	7919      	ldrb	r1, [r3, #4]
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800c61e:	687a      	ldr	r2, [r7, #4]
 800c620:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800c622:	b292      	uxth	r2, r2
 800c624:	9202      	str	r2, [sp, #8]
 800c626:	2200      	movs	r2, #0
 800c628:	9201      	str	r2, [sp, #4]
 800c62a:	9300      	str	r3, [sp, #0]
 800c62c:	4603      	mov	r3, r0
 800c62e:	2280      	movs	r2, #128	; 0x80
 800c630:	6878      	ldr	r0, [r7, #4]
 800c632:	f001 f86f 	bl	800d714 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	7959      	ldrb	r1, [r3, #5]
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800c646:	687a      	ldr	r2, [r7, #4]
 800c648:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800c64a:	b292      	uxth	r2, r2
 800c64c:	9202      	str	r2, [sp, #8]
 800c64e:	2200      	movs	r2, #0
 800c650:	9201      	str	r2, [sp, #4]
 800c652:	9300      	str	r3, [sp, #0]
 800c654:	4603      	mov	r3, r0
 800c656:	2200      	movs	r2, #0
 800c658:	6878      	ldr	r0, [r7, #4]
 800c65a:	f001 f85b 	bl	800d714 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800c65e:	e12a      	b.n	800c8b6 <USBH_HandleEnum+0x436>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c660:	7bbb      	ldrb	r3, [r7, #14]
 800c662:	2b03      	cmp	r3, #3
 800c664:	f040 8127 	bne.w	800c8b6 <USBH_HandleEnum+0x436>
        phost->gState = HOST_ABORT_STATE;
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	220d      	movs	r2, #13
 800c66c:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	2200      	movs	r2, #0
 800c672:	705a      	strb	r2, [r3, #1]
      break;
 800c674:	e11f      	b.n	800c8b6 <USBH_HandleEnum+0x436>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800c676:	2109      	movs	r1, #9
 800c678:	6878      	ldr	r0, [r7, #4]
 800c67a:	f000 fa39 	bl	800caf0 <USBH_Get_CfgDesc>
 800c67e:	4603      	mov	r3, r0
 800c680:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800c682:	7bbb      	ldrb	r3, [r7, #14]
 800c684:	2b00      	cmp	r3, #0
 800c686:	d103      	bne.n	800c690 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	2204      	movs	r2, #4
 800c68c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800c68e:	e114      	b.n	800c8ba <USBH_HandleEnum+0x43a>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c690:	7bbb      	ldrb	r3, [r7, #14]
 800c692:	2b03      	cmp	r3, #3
 800c694:	f040 8111 	bne.w	800c8ba <USBH_HandleEnum+0x43a>
        phost->device.EnumCnt++;
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800c69e:	3301      	adds	r3, #1
 800c6a0:	b2da      	uxtb	r2, r3
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800c6ae:	2b03      	cmp	r3, #3
 800c6b0:	d903      	bls.n	800c6ba <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	220d      	movs	r2, #13
 800c6b6:	701a      	strb	r2, [r3, #0]
      break;
 800c6b8:	e0ff      	b.n	800c8ba <USBH_HandleEnum+0x43a>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	795b      	ldrb	r3, [r3, #5]
 800c6be:	4619      	mov	r1, r3
 800c6c0:	6878      	ldr	r0, [r7, #4]
 800c6c2:	f001 f877 	bl	800d7b4 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	791b      	ldrb	r3, [r3, #4]
 800c6ca:	4619      	mov	r1, r3
 800c6cc:	6878      	ldr	r0, [r7, #4]
 800c6ce:	f001 f871 	bl	800d7b4 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	2200      	movs	r2, #0
 800c6d6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	2200      	movs	r2, #0
 800c6dc:	701a      	strb	r2, [r3, #0]
      break;
 800c6de:	e0ec      	b.n	800c8ba <USBH_HandleEnum+0x43a>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800c6e6:	4619      	mov	r1, r3
 800c6e8:	6878      	ldr	r0, [r7, #4]
 800c6ea:	f000 fa01 	bl	800caf0 <USBH_Get_CfgDesc>
 800c6ee:	4603      	mov	r3, r0
 800c6f0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800c6f2:	7bbb      	ldrb	r3, [r7, #14]
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d103      	bne.n	800c700 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	2205      	movs	r2, #5
 800c6fc:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800c6fe:	e0de      	b.n	800c8be <USBH_HandleEnum+0x43e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c700:	7bbb      	ldrb	r3, [r7, #14]
 800c702:	2b03      	cmp	r3, #3
 800c704:	f040 80db 	bne.w	800c8be <USBH_HandleEnum+0x43e>
        phost->device.EnumCnt++;
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800c70e:	3301      	adds	r3, #1
 800c710:	b2da      	uxtb	r2, r3
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800c71e:	2b03      	cmp	r3, #3
 800c720:	d903      	bls.n	800c72a <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	220d      	movs	r2, #13
 800c726:	701a      	strb	r2, [r3, #0]
      break;
 800c728:	e0c9      	b.n	800c8be <USBH_HandleEnum+0x43e>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	795b      	ldrb	r3, [r3, #5]
 800c72e:	4619      	mov	r1, r3
 800c730:	6878      	ldr	r0, [r7, #4]
 800c732:	f001 f83f 	bl	800d7b4 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	791b      	ldrb	r3, [r3, #4]
 800c73a:	4619      	mov	r1, r3
 800c73c:	6878      	ldr	r0, [r7, #4]
 800c73e:	f001 f839 	bl	800d7b4 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	2200      	movs	r2, #0
 800c746:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	2200      	movs	r2, #0
 800c74c:	701a      	strb	r2, [r3, #0]
      break;
 800c74e:	e0b6      	b.n	800c8be <USBH_HandleEnum+0x43e>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800c756:	2b00      	cmp	r3, #0
 800c758:	d036      	beq.n	800c7c8 <USBH_HandleEnum+0x348>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800c766:	23ff      	movs	r3, #255	; 0xff
 800c768:	6878      	ldr	r0, [r7, #4]
 800c76a:	f000 f9e5 	bl	800cb38 <USBH_Get_StringDesc>
 800c76e:	4603      	mov	r3, r0
 800c770:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800c772:	7bbb      	ldrb	r3, [r7, #14]
 800c774:	2b00      	cmp	r3, #0
 800c776:	d111      	bne.n	800c79c <USBH_HandleEnum+0x31c>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	2206      	movs	r2, #6
 800c77c:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	2205      	movs	r2, #5
 800c782:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800c792:	2300      	movs	r3, #0
 800c794:	2200      	movs	r2, #0
 800c796:	f001 f9ed 	bl	800db74 <osMessageQueuePut>
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800c79a:	e092      	b.n	800c8c2 <USBH_HandleEnum+0x442>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c79c:	7bbb      	ldrb	r3, [r7, #14]
 800c79e:	2b03      	cmp	r3, #3
 800c7a0:	f040 808f 	bne.w	800c8c2 <USBH_HandleEnum+0x442>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	2206      	movs	r2, #6
 800c7a8:	705a      	strb	r2, [r3, #1]
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	2205      	movs	r2, #5
 800c7ae:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800c7be:	2300      	movs	r3, #0
 800c7c0:	2200      	movs	r2, #0
 800c7c2:	f001 f9d7 	bl	800db74 <osMessageQueuePut>
      break;
 800c7c6:	e07c      	b.n	800c8c2 <USBH_HandleEnum+0x442>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	2206      	movs	r2, #6
 800c7cc:	705a      	strb	r2, [r3, #1]
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	2205      	movs	r2, #5
 800c7d2:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800c7e2:	2300      	movs	r3, #0
 800c7e4:	2200      	movs	r2, #0
 800c7e6:	f001 f9c5 	bl	800db74 <osMessageQueuePut>
      break;
 800c7ea:	e06a      	b.n	800c8c2 <USBH_HandleEnum+0x442>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800c7f2:	2b00      	cmp	r3, #0
 800c7f4:	d027      	beq.n	800c846 <USBH_HandleEnum+0x3c6>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800c802:	23ff      	movs	r3, #255	; 0xff
 800c804:	6878      	ldr	r0, [r7, #4]
 800c806:	f000 f997 	bl	800cb38 <USBH_Get_StringDesc>
 800c80a:	4603      	mov	r3, r0
 800c80c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800c80e:	7bbb      	ldrb	r3, [r7, #14]
 800c810:	2b00      	cmp	r3, #0
 800c812:	d103      	bne.n	800c81c <USBH_HandleEnum+0x39c>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	2207      	movs	r2, #7
 800c818:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800c81a:	e054      	b.n	800c8c6 <USBH_HandleEnum+0x446>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c81c:	7bbb      	ldrb	r3, [r7, #14]
 800c81e:	2b03      	cmp	r3, #3
 800c820:	d151      	bne.n	800c8c6 <USBH_HandleEnum+0x446>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	2207      	movs	r2, #7
 800c826:	705a      	strb	r2, [r3, #1]
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	2205      	movs	r2, #5
 800c82c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800c83c:	2300      	movs	r3, #0
 800c83e:	2200      	movs	r2, #0
 800c840:	f001 f998 	bl	800db74 <osMessageQueuePut>
      break;
 800c844:	e03f      	b.n	800c8c6 <USBH_HandleEnum+0x446>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	2207      	movs	r2, #7
 800c84a:	705a      	strb	r2, [r3, #1]
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	2205      	movs	r2, #5
 800c850:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800c860:	2300      	movs	r3, #0
 800c862:	2200      	movs	r2, #0
 800c864:	f001 f986 	bl	800db74 <osMessageQueuePut>
      break;
 800c868:	e02d      	b.n	800c8c6 <USBH_HandleEnum+0x446>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800c870:	2b00      	cmp	r3, #0
 800c872:	d017      	beq.n	800c8a4 <USBH_HandleEnum+0x424>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800c880:	23ff      	movs	r3, #255	; 0xff
 800c882:	6878      	ldr	r0, [r7, #4]
 800c884:	f000 f958 	bl	800cb38 <USBH_Get_StringDesc>
 800c888:	4603      	mov	r3, r0
 800c88a:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800c88c:	7bbb      	ldrb	r3, [r7, #14]
 800c88e:	2b00      	cmp	r3, #0
 800c890:	d102      	bne.n	800c898 <USBH_HandleEnum+0x418>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800c892:	2300      	movs	r3, #0
 800c894:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800c896:	e018      	b.n	800c8ca <USBH_HandleEnum+0x44a>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c898:	7bbb      	ldrb	r3, [r7, #14]
 800c89a:	2b03      	cmp	r3, #3
 800c89c:	d115      	bne.n	800c8ca <USBH_HandleEnum+0x44a>
          Status = USBH_OK;
 800c89e:	2300      	movs	r3, #0
 800c8a0:	73fb      	strb	r3, [r7, #15]
      break;
 800c8a2:	e012      	b.n	800c8ca <USBH_HandleEnum+0x44a>
        Status = USBH_OK;
 800c8a4:	2300      	movs	r3, #0
 800c8a6:	73fb      	strb	r3, [r7, #15]
      break;
 800c8a8:	e00f      	b.n	800c8ca <USBH_HandleEnum+0x44a>

    default:
      break;
 800c8aa:	bf00      	nop
 800c8ac:	e00e      	b.n	800c8cc <USBH_HandleEnum+0x44c>
      break;
 800c8ae:	bf00      	nop
 800c8b0:	e00c      	b.n	800c8cc <USBH_HandleEnum+0x44c>
      break;
 800c8b2:	bf00      	nop
 800c8b4:	e00a      	b.n	800c8cc <USBH_HandleEnum+0x44c>
      break;
 800c8b6:	bf00      	nop
 800c8b8:	e008      	b.n	800c8cc <USBH_HandleEnum+0x44c>
      break;
 800c8ba:	bf00      	nop
 800c8bc:	e006      	b.n	800c8cc <USBH_HandleEnum+0x44c>
      break;
 800c8be:	bf00      	nop
 800c8c0:	e004      	b.n	800c8cc <USBH_HandleEnum+0x44c>
      break;
 800c8c2:	bf00      	nop
 800c8c4:	e002      	b.n	800c8cc <USBH_HandleEnum+0x44c>
      break;
 800c8c6:	bf00      	nop
 800c8c8:	e000      	b.n	800c8cc <USBH_HandleEnum+0x44c>
      break;
 800c8ca:	bf00      	nop
  }
  return Status;
 800c8cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800c8ce:	4618      	mov	r0, r3
 800c8d0:	3710      	adds	r7, #16
 800c8d2:	46bd      	mov	sp, r7
 800c8d4:	bd80      	pop	{r7, pc}
 800c8d6:	bf00      	nop

0800c8d8 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800c8d8:	b480      	push	{r7}
 800c8da:	b083      	sub	sp, #12
 800c8dc:	af00      	add	r7, sp, #0
 800c8de:	6078      	str	r0, [r7, #4]
 800c8e0:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	683a      	ldr	r2, [r7, #0]
 800c8e6:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800c8ea:	bf00      	nop
 800c8ec:	370c      	adds	r7, #12
 800c8ee:	46bd      	mov	sp, r7
 800c8f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8f4:	4770      	bx	lr

0800c8f6 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800c8f6:	b580      	push	{r7, lr}
 800c8f8:	b082      	sub	sp, #8
 800c8fa:	af00      	add	r7, sp, #0
 800c8fc:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c904:	1c5a      	adds	r2, r3, #1
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800c90c:	6878      	ldr	r0, [r7, #4]
 800c90e:	f000 f804 	bl	800c91a <USBH_HandleSof>
}
 800c912:	bf00      	nop
 800c914:	3708      	adds	r7, #8
 800c916:	46bd      	mov	sp, r7
 800c918:	bd80      	pop	{r7, pc}

0800c91a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800c91a:	b580      	push	{r7, lr}
 800c91c:	b082      	sub	sp, #8
 800c91e:	af00      	add	r7, sp, #0
 800c920:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	781b      	ldrb	r3, [r3, #0]
 800c926:	b2db      	uxtb	r3, r3
 800c928:	2b0b      	cmp	r3, #11
 800c92a:	d10a      	bne.n	800c942 <USBH_HandleSof+0x28>
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c932:	2b00      	cmp	r3, #0
 800c934:	d005      	beq.n	800c942 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c93c:	699b      	ldr	r3, [r3, #24]
 800c93e:	6878      	ldr	r0, [r7, #4]
 800c940:	4798      	blx	r3
  }
}
 800c942:	bf00      	nop
 800c944:	3708      	adds	r7, #8
 800c946:	46bd      	mov	sp, r7
 800c948:	bd80      	pop	{r7, pc}

0800c94a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800c94a:	b580      	push	{r7, lr}
 800c94c:	b082      	sub	sp, #8
 800c94e:	af00      	add	r7, sp, #0
 800c950:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	2201      	movs	r2, #1
 800c956:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	2201      	movs	r2, #1
 800c95e:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800c96e:	2300      	movs	r3, #0
 800c970:	2200      	movs	r2, #0
 800c972:	f001 f8ff 	bl	800db74 <osMessageQueuePut>
#endif
#endif

  return;
 800c976:	bf00      	nop
}
 800c978:	3708      	adds	r7, #8
 800c97a:	46bd      	mov	sp, r7
 800c97c:	bd80      	pop	{r7, pc}

0800c97e <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800c97e:	b480      	push	{r7}
 800c980:	b083      	sub	sp, #12
 800c982:	af00      	add	r7, sp, #0
 800c984:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	2200      	movs	r2, #0
 800c98a:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800c98e:	bf00      	nop
}
 800c990:	370c      	adds	r7, #12
 800c992:	46bd      	mov	sp, r7
 800c994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c998:	4770      	bx	lr

0800c99a <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800c99a:	b580      	push	{r7, lr}
 800c99c:	b082      	sub	sp, #8
 800c99e:	af00      	add	r7, sp, #0
 800c9a0:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	2201      	movs	r2, #1
 800c9a6:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	2200      	movs	r2, #0
 800c9ae:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	2200      	movs	r2, #0
 800c9b6:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322


#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	2201      	movs	r2, #1
 800c9be:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800c9ce:	2300      	movs	r3, #0
 800c9d0:	2200      	movs	r2, #0
 800c9d2:	f001 f8cf 	bl	800db74 <osMessageQueuePut>
#endif
#endif

  return USBH_OK;
 800c9d6:	2300      	movs	r3, #0
}
 800c9d8:	4618      	mov	r0, r3
 800c9da:	3708      	adds	r7, #8
 800c9dc:	46bd      	mov	sp, r7
 800c9de:	bd80      	pop	{r7, pc}

0800c9e0 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800c9e0:	b580      	push	{r7, lr}
 800c9e2:	b082      	sub	sp, #8
 800c9e4:	af00      	add	r7, sp, #0
 800c9e6:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	2201      	movs	r2, #1
 800c9ec:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	2200      	movs	r2, #0
 800c9f4:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	2200      	movs	r2, #0
 800c9fc:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 800ca00:	6878      	ldr	r0, [r7, #4]
 800ca02:	f003 ff88 	bl	8010916 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	791b      	ldrb	r3, [r3, #4]
 800ca0a:	4619      	mov	r1, r3
 800ca0c:	6878      	ldr	r0, [r7, #4]
 800ca0e:	f000 fed1 	bl	800d7b4 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	795b      	ldrb	r3, [r3, #5]
 800ca16:	4619      	mov	r1, r3
 800ca18:	6878      	ldr	r0, [r7, #4]
 800ca1a:	f000 fecb 	bl	800d7b4 <USBH_FreePipe>
#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	2201      	movs	r2, #1
 800ca22:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800ca32:	2300      	movs	r3, #0
 800ca34:	2200      	movs	r2, #0
 800ca36:	f001 f89d 	bl	800db74 <osMessageQueuePut>
#endif
#endif

  return USBH_OK;
 800ca3a:	2300      	movs	r3, #0
}
 800ca3c:	4618      	mov	r0, r3
 800ca3e:	3708      	adds	r7, #8
 800ca40:	46bd      	mov	sp, r7
 800ca42:	bd80      	pop	{r7, pc}

0800ca44 <USBH_Process_OS>:
    }
  }
}
#else
static void USBH_Process_OS(void *argument)
{
 800ca44:	b580      	push	{r7, lr}
 800ca46:	b084      	sub	sp, #16
 800ca48:	af00      	add	r7, sp, #0
 800ca4a:	6078      	str	r0, [r7, #4]
  osStatus_t status;

  for (;;)
  {
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
                               &((USBH_HandleTypeDef *)argument)->os_msg, NULL, osWaitForever);
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 800ca58:	f04f 33ff 	mov.w	r3, #4294967295
 800ca5c:	2200      	movs	r2, #0
 800ca5e:	f001 f8fd 	bl	800dc5c <osMessageQueueGet>
 800ca62:	60f8      	str	r0, [r7, #12]
    if (status == osOK)
 800ca64:	68fb      	ldr	r3, [r7, #12]
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	d1f0      	bne.n	800ca4c <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 800ca6a:	6878      	ldr	r0, [r7, #4]
 800ca6c:	f7ff faa6 	bl	800bfbc <USBH_Process>
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 800ca70:	e7ec      	b.n	800ca4c <USBH_Process_OS+0x8>

0800ca72 <USBH_LL_NotifyURBChange>:
*         Notify URB state Change
* @param  phost: Host handle
* @retval USBH Status
*/
USBH_StatusTypeDef  USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 800ca72:	b580      	push	{r7, lr}
 800ca74:	b082      	sub	sp, #8
 800ca76:	af00      	add	r7, sp, #0
 800ca78:	6078      	str	r0, [r7, #4]
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	2201      	movs	r2, #1
 800ca7e:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0

#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800ca8e:	2300      	movs	r3, #0
 800ca90:	2200      	movs	r2, #0
 800ca92:	f001 f86f 	bl	800db74 <osMessageQueuePut>
#endif

  return USBH_OK;
 800ca96:	2300      	movs	r3, #0
}
 800ca98:	4618      	mov	r0, r3
 800ca9a:	3708      	adds	r7, #8
 800ca9c:	46bd      	mov	sp, r7
 800ca9e:	bd80      	pop	{r7, pc}

0800caa0 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800caa0:	b580      	push	{r7, lr}
 800caa2:	b086      	sub	sp, #24
 800caa4:	af02      	add	r7, sp, #8
 800caa6:	6078      	str	r0, [r7, #4]
 800caa8:	460b      	mov	r3, r1
 800caaa:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800cab2:	78fb      	ldrb	r3, [r7, #3]
 800cab4:	b29b      	uxth	r3, r3
 800cab6:	9300      	str	r3, [sp, #0]
 800cab8:	4613      	mov	r3, r2
 800caba:	f44f 7280 	mov.w	r2, #256	; 0x100
 800cabe:	2100      	movs	r1, #0
 800cac0:	6878      	ldr	r0, [r7, #4]
 800cac2:	f000 f864 	bl	800cb8e <USBH_GetDescriptor>
 800cac6:	4603      	mov	r3, r0
 800cac8:	73fb      	strb	r3, [r7, #15]
 800caca:	7bfb      	ldrb	r3, [r7, #15]
 800cacc:	2b00      	cmp	r3, #0
 800cace:	d10a      	bne.n	800cae6 <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	f203 3026 	addw	r0, r3, #806	; 0x326
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800cadc:	78fa      	ldrb	r2, [r7, #3]
 800cade:	b292      	uxth	r2, r2
 800cae0:	4619      	mov	r1, r3
 800cae2:	f000 f918 	bl	800cd16 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800cae6:	7bfb      	ldrb	r3, [r7, #15]
}
 800cae8:	4618      	mov	r0, r3
 800caea:	3710      	adds	r7, #16
 800caec:	46bd      	mov	sp, r7
 800caee:	bd80      	pop	{r7, pc}

0800caf0 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 800caf0:	b580      	push	{r7, lr}
 800caf2:	b086      	sub	sp, #24
 800caf4:	af02      	add	r7, sp, #8
 800caf6:	6078      	str	r0, [r7, #4]
 800caf8:	460b      	mov	r3, r1
 800cafa:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	331c      	adds	r3, #28
 800cb00:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800cb02:	887b      	ldrh	r3, [r7, #2]
 800cb04:	9300      	str	r3, [sp, #0]
 800cb06:	68fb      	ldr	r3, [r7, #12]
 800cb08:	f44f 7200 	mov.w	r2, #512	; 0x200
 800cb0c:	2100      	movs	r1, #0
 800cb0e:	6878      	ldr	r0, [r7, #4]
 800cb10:	f000 f83d 	bl	800cb8e <USBH_GetDescriptor>
 800cb14:	4603      	mov	r3, r0
 800cb16:	72fb      	strb	r3, [r7, #11]
 800cb18:	7afb      	ldrb	r3, [r7, #11]
 800cb1a:	2b00      	cmp	r3, #0
 800cb1c:	d107      	bne.n	800cb2e <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800cb24:	887a      	ldrh	r2, [r7, #2]
 800cb26:	68f9      	ldr	r1, [r7, #12]
 800cb28:	4618      	mov	r0, r3
 800cb2a:	f000 f964 	bl	800cdf6 <USBH_ParseCfgDesc>
  }

  return status;
 800cb2e:	7afb      	ldrb	r3, [r7, #11]
}
 800cb30:	4618      	mov	r0, r3
 800cb32:	3710      	adds	r7, #16
 800cb34:	46bd      	mov	sp, r7
 800cb36:	bd80      	pop	{r7, pc}

0800cb38 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 800cb38:	b580      	push	{r7, lr}
 800cb3a:	b088      	sub	sp, #32
 800cb3c:	af02      	add	r7, sp, #8
 800cb3e:	60f8      	str	r0, [r7, #12]
 800cb40:	607a      	str	r2, [r7, #4]
 800cb42:	461a      	mov	r2, r3
 800cb44:	460b      	mov	r3, r1
 800cb46:	72fb      	strb	r3, [r7, #11]
 800cb48:	4613      	mov	r3, r2
 800cb4a:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 800cb4c:	7afb      	ldrb	r3, [r7, #11]
 800cb4e:	b29b      	uxth	r3, r3
 800cb50:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800cb54:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 800cb56:	68fb      	ldr	r3, [r7, #12]
 800cb58:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800cb5c:	893b      	ldrh	r3, [r7, #8]
 800cb5e:	9300      	str	r3, [sp, #0]
 800cb60:	460b      	mov	r3, r1
 800cb62:	2100      	movs	r1, #0
 800cb64:	68f8      	ldr	r0, [r7, #12]
 800cb66:	f000 f812 	bl	800cb8e <USBH_GetDescriptor>
 800cb6a:	4603      	mov	r3, r0
 800cb6c:	75fb      	strb	r3, [r7, #23]
 800cb6e:	7dfb      	ldrb	r3, [r7, #23]
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	d107      	bne.n	800cb84 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800cb74:	68fb      	ldr	r3, [r7, #12]
 800cb76:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800cb7a:	893a      	ldrh	r2, [r7, #8]
 800cb7c:	6879      	ldr	r1, [r7, #4]
 800cb7e:	4618      	mov	r0, r3
 800cb80:	f000 fa37 	bl	800cff2 <USBH_ParseStringDesc>
  }

  return status;
 800cb84:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb86:	4618      	mov	r0, r3
 800cb88:	3718      	adds	r7, #24
 800cb8a:	46bd      	mov	sp, r7
 800cb8c:	bd80      	pop	{r7, pc}

0800cb8e <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800cb8e:	b580      	push	{r7, lr}
 800cb90:	b084      	sub	sp, #16
 800cb92:	af00      	add	r7, sp, #0
 800cb94:	60f8      	str	r0, [r7, #12]
 800cb96:	607b      	str	r3, [r7, #4]
 800cb98:	460b      	mov	r3, r1
 800cb9a:	72fb      	strb	r3, [r7, #11]
 800cb9c:	4613      	mov	r3, r2
 800cb9e:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800cba0:	68fb      	ldr	r3, [r7, #12]
 800cba2:	789b      	ldrb	r3, [r3, #2]
 800cba4:	2b01      	cmp	r3, #1
 800cba6:	d11c      	bne.n	800cbe2 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800cba8:	7afb      	ldrb	r3, [r7, #11]
 800cbaa:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800cbae:	b2da      	uxtb	r2, r3
 800cbb0:	68fb      	ldr	r3, [r7, #12]
 800cbb2:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800cbb4:	68fb      	ldr	r3, [r7, #12]
 800cbb6:	2206      	movs	r2, #6
 800cbb8:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800cbba:	68fb      	ldr	r3, [r7, #12]
 800cbbc:	893a      	ldrh	r2, [r7, #8]
 800cbbe:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800cbc0:	893b      	ldrh	r3, [r7, #8]
 800cbc2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800cbc6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800cbca:	d104      	bne.n	800cbd6 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	f240 4209 	movw	r2, #1033	; 0x409
 800cbd2:	829a      	strh	r2, [r3, #20]
 800cbd4:	e002      	b.n	800cbdc <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800cbd6:	68fb      	ldr	r3, [r7, #12]
 800cbd8:	2200      	movs	r2, #0
 800cbda:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800cbdc:	68fb      	ldr	r3, [r7, #12]
 800cbde:	8b3a      	ldrh	r2, [r7, #24]
 800cbe0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800cbe2:	8b3b      	ldrh	r3, [r7, #24]
 800cbe4:	461a      	mov	r2, r3
 800cbe6:	6879      	ldr	r1, [r7, #4]
 800cbe8:	68f8      	ldr	r0, [r7, #12]
 800cbea:	f000 fa50 	bl	800d08e <USBH_CtlReq>
 800cbee:	4603      	mov	r3, r0
}
 800cbf0:	4618      	mov	r0, r3
 800cbf2:	3710      	adds	r7, #16
 800cbf4:	46bd      	mov	sp, r7
 800cbf6:	bd80      	pop	{r7, pc}

0800cbf8 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800cbf8:	b580      	push	{r7, lr}
 800cbfa:	b082      	sub	sp, #8
 800cbfc:	af00      	add	r7, sp, #0
 800cbfe:	6078      	str	r0, [r7, #4]
 800cc00:	460b      	mov	r3, r1
 800cc02:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	789b      	ldrb	r3, [r3, #2]
 800cc08:	2b01      	cmp	r3, #1
 800cc0a:	d10f      	bne.n	800cc2c <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	2200      	movs	r2, #0
 800cc10:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	2205      	movs	r2, #5
 800cc16:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800cc18:	78fb      	ldrb	r3, [r7, #3]
 800cc1a:	b29a      	uxth	r2, r3
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	2200      	movs	r2, #0
 800cc24:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	2200      	movs	r2, #0
 800cc2a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800cc2c:	2200      	movs	r2, #0
 800cc2e:	2100      	movs	r1, #0
 800cc30:	6878      	ldr	r0, [r7, #4]
 800cc32:	f000 fa2c 	bl	800d08e <USBH_CtlReq>
 800cc36:	4603      	mov	r3, r0
}
 800cc38:	4618      	mov	r0, r3
 800cc3a:	3708      	adds	r7, #8
 800cc3c:	46bd      	mov	sp, r7
 800cc3e:	bd80      	pop	{r7, pc}

0800cc40 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800cc40:	b580      	push	{r7, lr}
 800cc42:	b082      	sub	sp, #8
 800cc44:	af00      	add	r7, sp, #0
 800cc46:	6078      	str	r0, [r7, #4]
 800cc48:	460b      	mov	r3, r1
 800cc4a:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	789b      	ldrb	r3, [r3, #2]
 800cc50:	2b01      	cmp	r3, #1
 800cc52:	d10e      	bne.n	800cc72 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	2200      	movs	r2, #0
 800cc58:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	2209      	movs	r2, #9
 800cc5e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	887a      	ldrh	r2, [r7, #2]
 800cc64:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	2200      	movs	r2, #0
 800cc6a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	2200      	movs	r2, #0
 800cc70:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800cc72:	2200      	movs	r2, #0
 800cc74:	2100      	movs	r1, #0
 800cc76:	6878      	ldr	r0, [r7, #4]
 800cc78:	f000 fa09 	bl	800d08e <USBH_CtlReq>
 800cc7c:	4603      	mov	r3, r0
}
 800cc7e:	4618      	mov	r0, r3
 800cc80:	3708      	adds	r7, #8
 800cc82:	46bd      	mov	sp, r7
 800cc84:	bd80      	pop	{r7, pc}

0800cc86 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800cc86:	b580      	push	{r7, lr}
 800cc88:	b082      	sub	sp, #8
 800cc8a:	af00      	add	r7, sp, #0
 800cc8c:	6078      	str	r0, [r7, #4]
 800cc8e:	460b      	mov	r3, r1
 800cc90:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	789b      	ldrb	r3, [r3, #2]
 800cc96:	2b01      	cmp	r3, #1
 800cc98:	d10f      	bne.n	800ccba <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	2200      	movs	r2, #0
 800cc9e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	2203      	movs	r2, #3
 800cca4:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800cca6:	78fb      	ldrb	r3, [r7, #3]
 800cca8:	b29a      	uxth	r2, r3
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	2200      	movs	r2, #0
 800ccb2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	2200      	movs	r2, #0
 800ccb8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800ccba:	2200      	movs	r2, #0
 800ccbc:	2100      	movs	r1, #0
 800ccbe:	6878      	ldr	r0, [r7, #4]
 800ccc0:	f000 f9e5 	bl	800d08e <USBH_CtlReq>
 800ccc4:	4603      	mov	r3, r0
}
 800ccc6:	4618      	mov	r0, r3
 800ccc8:	3708      	adds	r7, #8
 800ccca:	46bd      	mov	sp, r7
 800cccc:	bd80      	pop	{r7, pc}

0800ccce <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800ccce:	b580      	push	{r7, lr}
 800ccd0:	b082      	sub	sp, #8
 800ccd2:	af00      	add	r7, sp, #0
 800ccd4:	6078      	str	r0, [r7, #4]
 800ccd6:	460b      	mov	r3, r1
 800ccd8:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	789b      	ldrb	r3, [r3, #2]
 800ccde:	2b01      	cmp	r3, #1
 800cce0:	d10f      	bne.n	800cd02 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	2202      	movs	r2, #2
 800cce6:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	2201      	movs	r2, #1
 800ccec:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	2200      	movs	r2, #0
 800ccf2:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800ccf4:	78fb      	ldrb	r3, [r7, #3]
 800ccf6:	b29a      	uxth	r2, r3
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	2200      	movs	r2, #0
 800cd00:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 800cd02:	2200      	movs	r2, #0
 800cd04:	2100      	movs	r1, #0
 800cd06:	6878      	ldr	r0, [r7, #4]
 800cd08:	f000 f9c1 	bl	800d08e <USBH_CtlReq>
 800cd0c:	4603      	mov	r3, r0
}
 800cd0e:	4618      	mov	r0, r3
 800cd10:	3708      	adds	r7, #8
 800cd12:	46bd      	mov	sp, r7
 800cd14:	bd80      	pop	{r7, pc}

0800cd16 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800cd16:	b480      	push	{r7}
 800cd18:	b085      	sub	sp, #20
 800cd1a:	af00      	add	r7, sp, #0
 800cd1c:	60f8      	str	r0, [r7, #12]
 800cd1e:	60b9      	str	r1, [r7, #8]
 800cd20:	4613      	mov	r3, r2
 800cd22:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800cd24:	68bb      	ldr	r3, [r7, #8]
 800cd26:	781a      	ldrb	r2, [r3, #0]
 800cd28:	68fb      	ldr	r3, [r7, #12]
 800cd2a:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800cd2c:	68bb      	ldr	r3, [r7, #8]
 800cd2e:	785a      	ldrb	r2, [r3, #1]
 800cd30:	68fb      	ldr	r3, [r7, #12]
 800cd32:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800cd34:	68bb      	ldr	r3, [r7, #8]
 800cd36:	3302      	adds	r3, #2
 800cd38:	781b      	ldrb	r3, [r3, #0]
 800cd3a:	b29a      	uxth	r2, r3
 800cd3c:	68bb      	ldr	r3, [r7, #8]
 800cd3e:	3303      	adds	r3, #3
 800cd40:	781b      	ldrb	r3, [r3, #0]
 800cd42:	b29b      	uxth	r3, r3
 800cd44:	021b      	lsls	r3, r3, #8
 800cd46:	b29b      	uxth	r3, r3
 800cd48:	4313      	orrs	r3, r2
 800cd4a:	b29a      	uxth	r2, r3
 800cd4c:	68fb      	ldr	r3, [r7, #12]
 800cd4e:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800cd50:	68bb      	ldr	r3, [r7, #8]
 800cd52:	791a      	ldrb	r2, [r3, #4]
 800cd54:	68fb      	ldr	r3, [r7, #12]
 800cd56:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800cd58:	68bb      	ldr	r3, [r7, #8]
 800cd5a:	795a      	ldrb	r2, [r3, #5]
 800cd5c:	68fb      	ldr	r3, [r7, #12]
 800cd5e:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800cd60:	68bb      	ldr	r3, [r7, #8]
 800cd62:	799a      	ldrb	r2, [r3, #6]
 800cd64:	68fb      	ldr	r3, [r7, #12]
 800cd66:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800cd68:	68bb      	ldr	r3, [r7, #8]
 800cd6a:	79da      	ldrb	r2, [r3, #7]
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 800cd70:	88fb      	ldrh	r3, [r7, #6]
 800cd72:	2b08      	cmp	r3, #8
 800cd74:	d939      	bls.n	800cdea <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800cd76:	68bb      	ldr	r3, [r7, #8]
 800cd78:	3308      	adds	r3, #8
 800cd7a:	781b      	ldrb	r3, [r3, #0]
 800cd7c:	b29a      	uxth	r2, r3
 800cd7e:	68bb      	ldr	r3, [r7, #8]
 800cd80:	3309      	adds	r3, #9
 800cd82:	781b      	ldrb	r3, [r3, #0]
 800cd84:	b29b      	uxth	r3, r3
 800cd86:	021b      	lsls	r3, r3, #8
 800cd88:	b29b      	uxth	r3, r3
 800cd8a:	4313      	orrs	r3, r2
 800cd8c:	b29a      	uxth	r2, r3
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800cd92:	68bb      	ldr	r3, [r7, #8]
 800cd94:	330a      	adds	r3, #10
 800cd96:	781b      	ldrb	r3, [r3, #0]
 800cd98:	b29a      	uxth	r2, r3
 800cd9a:	68bb      	ldr	r3, [r7, #8]
 800cd9c:	330b      	adds	r3, #11
 800cd9e:	781b      	ldrb	r3, [r3, #0]
 800cda0:	b29b      	uxth	r3, r3
 800cda2:	021b      	lsls	r3, r3, #8
 800cda4:	b29b      	uxth	r3, r3
 800cda6:	4313      	orrs	r3, r2
 800cda8:	b29a      	uxth	r2, r3
 800cdaa:	68fb      	ldr	r3, [r7, #12]
 800cdac:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800cdae:	68bb      	ldr	r3, [r7, #8]
 800cdb0:	330c      	adds	r3, #12
 800cdb2:	781b      	ldrb	r3, [r3, #0]
 800cdb4:	b29a      	uxth	r2, r3
 800cdb6:	68bb      	ldr	r3, [r7, #8]
 800cdb8:	330d      	adds	r3, #13
 800cdba:	781b      	ldrb	r3, [r3, #0]
 800cdbc:	b29b      	uxth	r3, r3
 800cdbe:	021b      	lsls	r3, r3, #8
 800cdc0:	b29b      	uxth	r3, r3
 800cdc2:	4313      	orrs	r3, r2
 800cdc4:	b29a      	uxth	r2, r3
 800cdc6:	68fb      	ldr	r3, [r7, #12]
 800cdc8:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800cdca:	68bb      	ldr	r3, [r7, #8]
 800cdcc:	7b9a      	ldrb	r2, [r3, #14]
 800cdce:	68fb      	ldr	r3, [r7, #12]
 800cdd0:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800cdd2:	68bb      	ldr	r3, [r7, #8]
 800cdd4:	7bda      	ldrb	r2, [r3, #15]
 800cdd6:	68fb      	ldr	r3, [r7, #12]
 800cdd8:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800cdda:	68bb      	ldr	r3, [r7, #8]
 800cddc:	7c1a      	ldrb	r2, [r3, #16]
 800cdde:	68fb      	ldr	r3, [r7, #12]
 800cde0:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800cde2:	68bb      	ldr	r3, [r7, #8]
 800cde4:	7c5a      	ldrb	r2, [r3, #17]
 800cde6:	68fb      	ldr	r3, [r7, #12]
 800cde8:	745a      	strb	r2, [r3, #17]
  }
}
 800cdea:	bf00      	nop
 800cdec:	3714      	adds	r7, #20
 800cdee:	46bd      	mov	sp, r7
 800cdf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdf4:	4770      	bx	lr

0800cdf6 <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 800cdf6:	b580      	push	{r7, lr}
 800cdf8:	b08a      	sub	sp, #40	; 0x28
 800cdfa:	af00      	add	r7, sp, #0
 800cdfc:	60f8      	str	r0, [r7, #12]
 800cdfe:	60b9      	str	r1, [r7, #8]
 800ce00:	4613      	mov	r3, r2
 800ce02:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800ce04:	68bb      	ldr	r3, [r7, #8]
 800ce06:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800ce08:	2300      	movs	r3, #0
 800ce0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 800ce0e:	2300      	movs	r3, #0
 800ce10:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800ce14:	68bb      	ldr	r3, [r7, #8]
 800ce16:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800ce18:	68bb      	ldr	r3, [r7, #8]
 800ce1a:	781a      	ldrb	r2, [r3, #0]
 800ce1c:	68fb      	ldr	r3, [r7, #12]
 800ce1e:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800ce20:	68bb      	ldr	r3, [r7, #8]
 800ce22:	785a      	ldrb	r2, [r3, #1]
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 800ce28:	68bb      	ldr	r3, [r7, #8]
 800ce2a:	3302      	adds	r3, #2
 800ce2c:	781b      	ldrb	r3, [r3, #0]
 800ce2e:	b29a      	uxth	r2, r3
 800ce30:	68bb      	ldr	r3, [r7, #8]
 800ce32:	3303      	adds	r3, #3
 800ce34:	781b      	ldrb	r3, [r3, #0]
 800ce36:	b29b      	uxth	r3, r3
 800ce38:	021b      	lsls	r3, r3, #8
 800ce3a:	b29b      	uxth	r3, r3
 800ce3c:	4313      	orrs	r3, r2
 800ce3e:	b29a      	uxth	r2, r3
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800ce44:	68bb      	ldr	r3, [r7, #8]
 800ce46:	791a      	ldrb	r2, [r3, #4]
 800ce48:	68fb      	ldr	r3, [r7, #12]
 800ce4a:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800ce4c:	68bb      	ldr	r3, [r7, #8]
 800ce4e:	795a      	ldrb	r2, [r3, #5]
 800ce50:	68fb      	ldr	r3, [r7, #12]
 800ce52:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800ce54:	68bb      	ldr	r3, [r7, #8]
 800ce56:	799a      	ldrb	r2, [r3, #6]
 800ce58:	68fb      	ldr	r3, [r7, #12]
 800ce5a:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800ce5c:	68bb      	ldr	r3, [r7, #8]
 800ce5e:	79da      	ldrb	r2, [r3, #7]
 800ce60:	68fb      	ldr	r3, [r7, #12]
 800ce62:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800ce64:	68bb      	ldr	r3, [r7, #8]
 800ce66:	7a1a      	ldrb	r2, [r3, #8]
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800ce6c:	88fb      	ldrh	r3, [r7, #6]
 800ce6e:	2b09      	cmp	r3, #9
 800ce70:	d95f      	bls.n	800cf32 <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 800ce72:	2309      	movs	r3, #9
 800ce74:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 800ce76:	2300      	movs	r3, #0
 800ce78:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800ce7a:	e051      	b.n	800cf20 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800ce7c:	f107 0316 	add.w	r3, r7, #22
 800ce80:	4619      	mov	r1, r3
 800ce82:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ce84:	f000 f8e8 	bl	800d058 <USBH_GetNextDesc>
 800ce88:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 800ce8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce8c:	785b      	ldrb	r3, [r3, #1]
 800ce8e:	2b04      	cmp	r3, #4
 800ce90:	d146      	bne.n	800cf20 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 800ce92:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800ce96:	221a      	movs	r2, #26
 800ce98:	fb02 f303 	mul.w	r3, r2, r3
 800ce9c:	3308      	adds	r3, #8
 800ce9e:	68fa      	ldr	r2, [r7, #12]
 800cea0:	4413      	add	r3, r2
 800cea2:	3302      	adds	r3, #2
 800cea4:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800cea6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800cea8:	69f8      	ldr	r0, [r7, #28]
 800ceaa:	f000 f846 	bl	800cf3a <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800ceae:	2300      	movs	r3, #0
 800ceb0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 800ceb4:	2300      	movs	r3, #0
 800ceb6:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800ceb8:	e022      	b.n	800cf00 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800ceba:	f107 0316 	add.w	r3, r7, #22
 800cebe:	4619      	mov	r1, r3
 800cec0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800cec2:	f000 f8c9 	bl	800d058 <USBH_GetNextDesc>
 800cec6:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 800cec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ceca:	785b      	ldrb	r3, [r3, #1]
 800cecc:	2b05      	cmp	r3, #5
 800cece:	d117      	bne.n	800cf00 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800ced0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800ced4:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800ced8:	3201      	adds	r2, #1
 800ceda:	00d2      	lsls	r2, r2, #3
 800cedc:	211a      	movs	r1, #26
 800cede:	fb01 f303 	mul.w	r3, r1, r3
 800cee2:	4413      	add	r3, r2
 800cee4:	3308      	adds	r3, #8
 800cee6:	68fa      	ldr	r2, [r7, #12]
 800cee8:	4413      	add	r3, r2
 800ceea:	3304      	adds	r3, #4
 800ceec:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 800ceee:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800cef0:	69b8      	ldr	r0, [r7, #24]
 800cef2:	f000 f851 	bl	800cf98 <USBH_ParseEPDesc>
            ep_ix++;
 800cef6:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800cefa:	3301      	adds	r3, #1
 800cefc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800cf00:	69fb      	ldr	r3, [r7, #28]
 800cf02:	791b      	ldrb	r3, [r3, #4]
 800cf04:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800cf08:	429a      	cmp	r2, r3
 800cf0a:	d204      	bcs.n	800cf16 <USBH_ParseCfgDesc+0x120>
 800cf0c:	68fb      	ldr	r3, [r7, #12]
 800cf0e:	885a      	ldrh	r2, [r3, #2]
 800cf10:	8afb      	ldrh	r3, [r7, #22]
 800cf12:	429a      	cmp	r2, r3
 800cf14:	d8d1      	bhi.n	800ceba <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 800cf16:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800cf1a:	3301      	adds	r3, #1
 800cf1c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800cf20:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800cf24:	2b01      	cmp	r3, #1
 800cf26:	d804      	bhi.n	800cf32 <USBH_ParseCfgDesc+0x13c>
 800cf28:	68fb      	ldr	r3, [r7, #12]
 800cf2a:	885a      	ldrh	r2, [r3, #2]
 800cf2c:	8afb      	ldrh	r3, [r7, #22]
 800cf2e:	429a      	cmp	r2, r3
 800cf30:	d8a4      	bhi.n	800ce7c <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 800cf32:	bf00      	nop
 800cf34:	3728      	adds	r7, #40	; 0x28
 800cf36:	46bd      	mov	sp, r7
 800cf38:	bd80      	pop	{r7, pc}

0800cf3a <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800cf3a:	b480      	push	{r7}
 800cf3c:	b083      	sub	sp, #12
 800cf3e:	af00      	add	r7, sp, #0
 800cf40:	6078      	str	r0, [r7, #4]
 800cf42:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800cf44:	683b      	ldr	r3, [r7, #0]
 800cf46:	781a      	ldrb	r2, [r3, #0]
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800cf4c:	683b      	ldr	r3, [r7, #0]
 800cf4e:	785a      	ldrb	r2, [r3, #1]
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800cf54:	683b      	ldr	r3, [r7, #0]
 800cf56:	789a      	ldrb	r2, [r3, #2]
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800cf5c:	683b      	ldr	r3, [r7, #0]
 800cf5e:	78da      	ldrb	r2, [r3, #3]
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800cf64:	683b      	ldr	r3, [r7, #0]
 800cf66:	791a      	ldrb	r2, [r3, #4]
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800cf6c:	683b      	ldr	r3, [r7, #0]
 800cf6e:	795a      	ldrb	r2, [r3, #5]
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800cf74:	683b      	ldr	r3, [r7, #0]
 800cf76:	799a      	ldrb	r2, [r3, #6]
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800cf7c:	683b      	ldr	r3, [r7, #0]
 800cf7e:	79da      	ldrb	r2, [r3, #7]
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800cf84:	683b      	ldr	r3, [r7, #0]
 800cf86:	7a1a      	ldrb	r2, [r3, #8]
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	721a      	strb	r2, [r3, #8]
}
 800cf8c:	bf00      	nop
 800cf8e:	370c      	adds	r7, #12
 800cf90:	46bd      	mov	sp, r7
 800cf92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf96:	4770      	bx	lr

0800cf98 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 800cf98:	b480      	push	{r7}
 800cf9a:	b083      	sub	sp, #12
 800cf9c:	af00      	add	r7, sp, #0
 800cf9e:	6078      	str	r0, [r7, #4]
 800cfa0:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800cfa2:	683b      	ldr	r3, [r7, #0]
 800cfa4:	781a      	ldrb	r2, [r3, #0]
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800cfaa:	683b      	ldr	r3, [r7, #0]
 800cfac:	785a      	ldrb	r2, [r3, #1]
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800cfb2:	683b      	ldr	r3, [r7, #0]
 800cfb4:	789a      	ldrb	r2, [r3, #2]
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800cfba:	683b      	ldr	r3, [r7, #0]
 800cfbc:	78da      	ldrb	r2, [r3, #3]
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800cfc2:	683b      	ldr	r3, [r7, #0]
 800cfc4:	3304      	adds	r3, #4
 800cfc6:	781b      	ldrb	r3, [r3, #0]
 800cfc8:	b29a      	uxth	r2, r3
 800cfca:	683b      	ldr	r3, [r7, #0]
 800cfcc:	3305      	adds	r3, #5
 800cfce:	781b      	ldrb	r3, [r3, #0]
 800cfd0:	b29b      	uxth	r3, r3
 800cfd2:	021b      	lsls	r3, r3, #8
 800cfd4:	b29b      	uxth	r3, r3
 800cfd6:	4313      	orrs	r3, r2
 800cfd8:	b29a      	uxth	r2, r3
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800cfde:	683b      	ldr	r3, [r7, #0]
 800cfe0:	799a      	ldrb	r2, [r3, #6]
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	719a      	strb	r2, [r3, #6]
}
 800cfe6:	bf00      	nop
 800cfe8:	370c      	adds	r7, #12
 800cfea:	46bd      	mov	sp, r7
 800cfec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cff0:	4770      	bx	lr

0800cff2 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800cff2:	b480      	push	{r7}
 800cff4:	b087      	sub	sp, #28
 800cff6:	af00      	add	r7, sp, #0
 800cff8:	60f8      	str	r0, [r7, #12]
 800cffa:	60b9      	str	r1, [r7, #8]
 800cffc:	4613      	mov	r3, r2
 800cffe:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	3301      	adds	r3, #1
 800d004:	781b      	ldrb	r3, [r3, #0]
 800d006:	2b03      	cmp	r3, #3
 800d008:	d120      	bne.n	800d04c <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800d00a:	68fb      	ldr	r3, [r7, #12]
 800d00c:	781b      	ldrb	r3, [r3, #0]
 800d00e:	1e9a      	subs	r2, r3, #2
 800d010:	88fb      	ldrh	r3, [r7, #6]
 800d012:	4293      	cmp	r3, r2
 800d014:	bf28      	it	cs
 800d016:	4613      	movcs	r3, r2
 800d018:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800d01a:	68fb      	ldr	r3, [r7, #12]
 800d01c:	3302      	adds	r3, #2
 800d01e:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800d020:	2300      	movs	r3, #0
 800d022:	82fb      	strh	r3, [r7, #22]
 800d024:	e00b      	b.n	800d03e <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800d026:	8afb      	ldrh	r3, [r7, #22]
 800d028:	68fa      	ldr	r2, [r7, #12]
 800d02a:	4413      	add	r3, r2
 800d02c:	781a      	ldrb	r2, [r3, #0]
 800d02e:	68bb      	ldr	r3, [r7, #8]
 800d030:	701a      	strb	r2, [r3, #0]
      pdest++;
 800d032:	68bb      	ldr	r3, [r7, #8]
 800d034:	3301      	adds	r3, #1
 800d036:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800d038:	8afb      	ldrh	r3, [r7, #22]
 800d03a:	3302      	adds	r3, #2
 800d03c:	82fb      	strh	r3, [r7, #22]
 800d03e:	8afa      	ldrh	r2, [r7, #22]
 800d040:	8abb      	ldrh	r3, [r7, #20]
 800d042:	429a      	cmp	r2, r3
 800d044:	d3ef      	bcc.n	800d026 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800d046:	68bb      	ldr	r3, [r7, #8]
 800d048:	2200      	movs	r2, #0
 800d04a:	701a      	strb	r2, [r3, #0]
  }
}
 800d04c:	bf00      	nop
 800d04e:	371c      	adds	r7, #28
 800d050:	46bd      	mov	sp, r7
 800d052:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d056:	4770      	bx	lr

0800d058 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800d058:	b480      	push	{r7}
 800d05a:	b085      	sub	sp, #20
 800d05c:	af00      	add	r7, sp, #0
 800d05e:	6078      	str	r0, [r7, #4]
 800d060:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800d062:	683b      	ldr	r3, [r7, #0]
 800d064:	881a      	ldrh	r2, [r3, #0]
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	781b      	ldrb	r3, [r3, #0]
 800d06a:	b29b      	uxth	r3, r3
 800d06c:	4413      	add	r3, r2
 800d06e:	b29a      	uxth	r2, r3
 800d070:	683b      	ldr	r3, [r7, #0]
 800d072:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	781b      	ldrb	r3, [r3, #0]
 800d078:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	4413      	add	r3, r2
 800d07e:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800d080:	68fb      	ldr	r3, [r7, #12]
}
 800d082:	4618      	mov	r0, r3
 800d084:	3714      	adds	r7, #20
 800d086:	46bd      	mov	sp, r7
 800d088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d08c:	4770      	bx	lr

0800d08e <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800d08e:	b580      	push	{r7, lr}
 800d090:	b086      	sub	sp, #24
 800d092:	af00      	add	r7, sp, #0
 800d094:	60f8      	str	r0, [r7, #12]
 800d096:	60b9      	str	r1, [r7, #8]
 800d098:	4613      	mov	r3, r2
 800d09a:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800d09c:	2301      	movs	r3, #1
 800d09e:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800d0a0:	68fb      	ldr	r3, [r7, #12]
 800d0a2:	789b      	ldrb	r3, [r3, #2]
 800d0a4:	2b01      	cmp	r3, #1
 800d0a6:	d002      	beq.n	800d0ae <USBH_CtlReq+0x20>
 800d0a8:	2b02      	cmp	r3, #2
 800d0aa:	d01d      	beq.n	800d0e8 <USBH_CtlReq+0x5a>
#endif
#endif
      break;

    default:
      break;
 800d0ac:	e043      	b.n	800d136 <USBH_CtlReq+0xa8>
      phost->Control.buff = buff;
 800d0ae:	68fb      	ldr	r3, [r7, #12]
 800d0b0:	68ba      	ldr	r2, [r7, #8]
 800d0b2:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800d0b4:	68fb      	ldr	r3, [r7, #12]
 800d0b6:	88fa      	ldrh	r2, [r7, #6]
 800d0b8:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800d0ba:	68fb      	ldr	r3, [r7, #12]
 800d0bc:	2201      	movs	r2, #1
 800d0be:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800d0c0:	68fb      	ldr	r3, [r7, #12]
 800d0c2:	2202      	movs	r2, #2
 800d0c4:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800d0c6:	2301      	movs	r3, #1
 800d0c8:	75fb      	strb	r3, [r7, #23]
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800d0ca:	68fb      	ldr	r3, [r7, #12]
 800d0cc:	2203      	movs	r2, #3
 800d0ce:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800d0d2:	68fb      	ldr	r3, [r7, #12]
 800d0d4:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800d0d8:	68fb      	ldr	r3, [r7, #12]
 800d0da:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800d0de:	2300      	movs	r3, #0
 800d0e0:	2200      	movs	r2, #0
 800d0e2:	f000 fd47 	bl	800db74 <osMessageQueuePut>
      break;
 800d0e6:	e026      	b.n	800d136 <USBH_CtlReq+0xa8>
      status = USBH_HandleControl(phost);
 800d0e8:	68f8      	ldr	r0, [r7, #12]
 800d0ea:	f000 f829 	bl	800d140 <USBH_HandleControl>
 800d0ee:	4603      	mov	r3, r0
 800d0f0:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800d0f2:	7dfb      	ldrb	r3, [r7, #23]
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d002      	beq.n	800d0fe <USBH_CtlReq+0x70>
 800d0f8:	7dfb      	ldrb	r3, [r7, #23]
 800d0fa:	2b03      	cmp	r3, #3
 800d0fc:	d106      	bne.n	800d10c <USBH_CtlReq+0x7e>
        phost->RequestState = CMD_SEND;
 800d0fe:	68fb      	ldr	r3, [r7, #12]
 800d100:	2201      	movs	r2, #1
 800d102:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800d104:	68fb      	ldr	r3, [r7, #12]
 800d106:	2200      	movs	r2, #0
 800d108:	761a      	strb	r2, [r3, #24]
 800d10a:	e005      	b.n	800d118 <USBH_CtlReq+0x8a>
      else if (status == USBH_FAIL)
 800d10c:	7dfb      	ldrb	r3, [r7, #23]
 800d10e:	2b02      	cmp	r3, #2
 800d110:	d102      	bne.n	800d118 <USBH_CtlReq+0x8a>
        phost->RequestState = CMD_SEND;
 800d112:	68fb      	ldr	r3, [r7, #12]
 800d114:	2201      	movs	r2, #1
 800d116:	709a      	strb	r2, [r3, #2]
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800d118:	68fb      	ldr	r3, [r7, #12]
 800d11a:	2203      	movs	r2, #3
 800d11c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800d120:	68fb      	ldr	r3, [r7, #12]
 800d122:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800d126:	68fb      	ldr	r3, [r7, #12]
 800d128:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800d12c:	2300      	movs	r3, #0
 800d12e:	2200      	movs	r2, #0
 800d130:	f000 fd20 	bl	800db74 <osMessageQueuePut>
      break;
 800d134:	bf00      	nop
  }
  return status;
 800d136:	7dfb      	ldrb	r3, [r7, #23]
}
 800d138:	4618      	mov	r0, r3
 800d13a:	3718      	adds	r7, #24
 800d13c:	46bd      	mov	sp, r7
 800d13e:	bd80      	pop	{r7, pc}

0800d140 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800d140:	b580      	push	{r7, lr}
 800d142:	b086      	sub	sp, #24
 800d144:	af02      	add	r7, sp, #8
 800d146:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800d148:	2301      	movs	r3, #1
 800d14a:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800d14c:	2300      	movs	r3, #0
 800d14e:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	7e1b      	ldrb	r3, [r3, #24]
 800d154:	3b01      	subs	r3, #1
 800d156:	2b0a      	cmp	r3, #10
 800d158:	f200 822b 	bhi.w	800d5b2 <USBH_HandleControl+0x472>
 800d15c:	a201      	add	r2, pc, #4	; (adr r2, 800d164 <USBH_HandleControl+0x24>)
 800d15e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d162:	bf00      	nop
 800d164:	0800d191 	.word	0x0800d191
 800d168:	0800d1ab 	.word	0x0800d1ab
 800d16c:	0800d24d 	.word	0x0800d24d
 800d170:	0800d273 	.word	0x0800d273
 800d174:	0800d2ff 	.word	0x0800d2ff
 800d178:	0800d32b 	.word	0x0800d32b
 800d17c:	0800d3ed 	.word	0x0800d3ed
 800d180:	0800d40f 	.word	0x0800d40f
 800d184:	0800d4a1 	.word	0x0800d4a1
 800d188:	0800d4c9 	.word	0x0800d4c9
 800d18c:	0800d55b 	.word	0x0800d55b
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	f103 0110 	add.w	r1, r3, #16
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	795b      	ldrb	r3, [r3, #5]
 800d19a:	461a      	mov	r2, r3
 800d19c:	6878      	ldr	r0, [r7, #4]
 800d19e:	f000 fa19 	bl	800d5d4 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	2202      	movs	r2, #2
 800d1a6:	761a      	strb	r2, [r3, #24]
      break;
 800d1a8:	e20e      	b.n	800d5c8 <USBH_HandleControl+0x488>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800d1aa:	687b      	ldr	r3, [r7, #4]
 800d1ac:	795b      	ldrb	r3, [r3, #5]
 800d1ae:	4619      	mov	r1, r3
 800d1b0:	6878      	ldr	r0, [r7, #4]
 800d1b2:	f003 fc9d 	bl	8010af0 <USBH_LL_GetURBState>
 800d1b6:	4603      	mov	r3, r0
 800d1b8:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800d1ba:	7bbb      	ldrb	r3, [r7, #14]
 800d1bc:	2b01      	cmp	r3, #1
 800d1be:	d12c      	bne.n	800d21a <USBH_HandleControl+0xda>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	7c1b      	ldrb	r3, [r3, #16]
 800d1c4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800d1c8:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	8adb      	ldrh	r3, [r3, #22]
 800d1ce:	2b00      	cmp	r3, #0
 800d1d0:	d00a      	beq.n	800d1e8 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800d1d2:	7b7b      	ldrb	r3, [r7, #13]
 800d1d4:	2b80      	cmp	r3, #128	; 0x80
 800d1d6:	d103      	bne.n	800d1e0 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	2203      	movs	r2, #3
 800d1dc:	761a      	strb	r2, [r3, #24]
 800d1de:	e00d      	b.n	800d1fc <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	2205      	movs	r2, #5
 800d1e4:	761a      	strb	r2, [r3, #24]
 800d1e6:	e009      	b.n	800d1fc <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 800d1e8:	7b7b      	ldrb	r3, [r7, #13]
 800d1ea:	2b80      	cmp	r3, #128	; 0x80
 800d1ec:	d103      	bne.n	800d1f6 <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	2209      	movs	r2, #9
 800d1f2:	761a      	strb	r2, [r3, #24]
 800d1f4:	e002      	b.n	800d1fc <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	2207      	movs	r2, #7
 800d1fa:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	2203      	movs	r2, #3
 800d200:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800d20a:	687b      	ldr	r3, [r7, #4]
 800d20c:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800d210:	2300      	movs	r3, #0
 800d212:	2200      	movs	r2, #0
 800d214:	f000 fcae 	bl	800db74 <osMessageQueuePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800d218:	e1cd      	b.n	800d5b6 <USBH_HandleControl+0x476>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800d21a:	7bbb      	ldrb	r3, [r7, #14]
 800d21c:	2b04      	cmp	r3, #4
 800d21e:	d003      	beq.n	800d228 <USBH_HandleControl+0xe8>
 800d220:	7bbb      	ldrb	r3, [r7, #14]
 800d222:	2b02      	cmp	r3, #2
 800d224:	f040 81c7 	bne.w	800d5b6 <USBH_HandleControl+0x476>
          phost->Control.state = CTRL_ERROR;
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	220b      	movs	r2, #11
 800d22c:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	2203      	movs	r2, #3
 800d232:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800d242:	2300      	movs	r3, #0
 800d244:	2200      	movs	r2, #0
 800d246:	f000 fc95 	bl	800db74 <osMessageQueuePut>
      break;
 800d24a:	e1b4      	b.n	800d5b6 <USBH_HandleControl+0x476>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800d252:	b29a      	uxth	r2, r3
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	6899      	ldr	r1, [r3, #8]
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	899a      	ldrh	r2, [r3, #12]
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	791b      	ldrb	r3, [r3, #4]
 800d264:	6878      	ldr	r0, [r7, #4]
 800d266:	f000 f9f4 	bl	800d652 <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	2204      	movs	r2, #4
 800d26e:	761a      	strb	r2, [r3, #24]
      break;
 800d270:	e1aa      	b.n	800d5c8 <USBH_HandleControl+0x488>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	791b      	ldrb	r3, [r3, #4]
 800d276:	4619      	mov	r1, r3
 800d278:	6878      	ldr	r0, [r7, #4]
 800d27a:	f003 fc39 	bl	8010af0 <USBH_LL_GetURBState>
 800d27e:	4603      	mov	r3, r0
 800d280:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800d282:	7bbb      	ldrb	r3, [r7, #14]
 800d284:	2b01      	cmp	r3, #1
 800d286:	d110      	bne.n	800d2aa <USBH_HandleControl+0x16a>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	2209      	movs	r2, #9
 800d28c:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	2203      	movs	r2, #3
 800d292:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800d296:	687b      	ldr	r3, [r7, #4]
 800d298:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800d2a2:	2300      	movs	r3, #0
 800d2a4:	2200      	movs	r2, #0
 800d2a6:	f000 fc65 	bl	800db74 <osMessageQueuePut>
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800d2aa:	7bbb      	ldrb	r3, [r7, #14]
 800d2ac:	2b05      	cmp	r3, #5
 800d2ae:	d110      	bne.n	800d2d2 <USBH_HandleControl+0x192>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800d2b0:	2303      	movs	r3, #3
 800d2b2:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	2203      	movs	r2, #3
 800d2b8:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800d2c8:	2300      	movs	r3, #0
 800d2ca:	2200      	movs	r2, #0
 800d2cc:	f000 fc52 	bl	800db74 <osMessageQueuePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800d2d0:	e173      	b.n	800d5ba <USBH_HandleControl+0x47a>
        if (URB_Status == USBH_URB_ERROR)
 800d2d2:	7bbb      	ldrb	r3, [r7, #14]
 800d2d4:	2b04      	cmp	r3, #4
 800d2d6:	f040 8170 	bne.w	800d5ba <USBH_HandleControl+0x47a>
          phost->Control.state = CTRL_ERROR;
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	220b      	movs	r2, #11
 800d2de:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	2203      	movs	r2, #3
 800d2e4:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800d2f4:	2300      	movs	r3, #0
 800d2f6:	2200      	movs	r2, #0
 800d2f8:	f000 fc3c 	bl	800db74 <osMessageQueuePut>
      break;
 800d2fc:	e15d      	b.n	800d5ba <USBH_HandleControl+0x47a>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	6899      	ldr	r1, [r3, #8]
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	899a      	ldrh	r2, [r3, #12]
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	7958      	ldrb	r0, [r3, #5]
 800d30a:	2301      	movs	r3, #1
 800d30c:	9300      	str	r3, [sp, #0]
 800d30e:	4603      	mov	r3, r0
 800d310:	6878      	ldr	r0, [r7, #4]
 800d312:	f000 f979 	bl	800d608 <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800d31c:	b29a      	uxth	r2, r3
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	2206      	movs	r2, #6
 800d326:	761a      	strb	r2, [r3, #24]
      break;
 800d328:	e14e      	b.n	800d5c8 <USBH_HandleControl+0x488>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	795b      	ldrb	r3, [r3, #5]
 800d32e:	4619      	mov	r1, r3
 800d330:	6878      	ldr	r0, [r7, #4]
 800d332:	f003 fbdd 	bl	8010af0 <USBH_LL_GetURBState>
 800d336:	4603      	mov	r3, r0
 800d338:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800d33a:	7bbb      	ldrb	r3, [r7, #14]
 800d33c:	2b01      	cmp	r3, #1
 800d33e:	d111      	bne.n	800d364 <USBH_HandleControl+0x224>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	2207      	movs	r2, #7
 800d344:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	2203      	movs	r2, #3
 800d34a:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800d35a:	2300      	movs	r3, #0
 800d35c:	2200      	movs	r2, #0
 800d35e:	f000 fc09 	bl	800db74 <osMessageQueuePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800d362:	e12c      	b.n	800d5be <USBH_HandleControl+0x47e>
      else if (URB_Status == USBH_URB_STALL)
 800d364:	7bbb      	ldrb	r3, [r7, #14]
 800d366:	2b05      	cmp	r3, #5
 800d368:	d113      	bne.n	800d392 <USBH_HandleControl+0x252>
        phost->Control.state = CTRL_STALLED;
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	220c      	movs	r2, #12
 800d36e:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800d370:	2303      	movs	r3, #3
 800d372:	73fb      	strb	r3, [r7, #15]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	2203      	movs	r2, #3
 800d378:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800d388:	2300      	movs	r3, #0
 800d38a:	2200      	movs	r2, #0
 800d38c:	f000 fbf2 	bl	800db74 <osMessageQueuePut>
      break;
 800d390:	e115      	b.n	800d5be <USBH_HandleControl+0x47e>
      else if (URB_Status == USBH_URB_NOTREADY)
 800d392:	7bbb      	ldrb	r3, [r7, #14]
 800d394:	2b02      	cmp	r3, #2
 800d396:	d111      	bne.n	800d3bc <USBH_HandleControl+0x27c>
        phost->Control.state = CTRL_DATA_OUT;
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	2205      	movs	r2, #5
 800d39c:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	2203      	movs	r2, #3
 800d3a2:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800d3b2:	2300      	movs	r3, #0
 800d3b4:	2200      	movs	r2, #0
 800d3b6:	f000 fbdd 	bl	800db74 <osMessageQueuePut>
      break;
 800d3ba:	e100      	b.n	800d5be <USBH_HandleControl+0x47e>
        if (URB_Status == USBH_URB_ERROR)
 800d3bc:	7bbb      	ldrb	r3, [r7, #14]
 800d3be:	2b04      	cmp	r3, #4
 800d3c0:	f040 80fd 	bne.w	800d5be <USBH_HandleControl+0x47e>
          phost->Control.state = CTRL_ERROR;
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	220b      	movs	r2, #11
 800d3c8:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800d3ca:	2302      	movs	r3, #2
 800d3cc:	73fb      	strb	r3, [r7, #15]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	2203      	movs	r2, #3
 800d3d2:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800d3e2:	2300      	movs	r3, #0
 800d3e4:	2200      	movs	r2, #0
 800d3e6:	f000 fbc5 	bl	800db74 <osMessageQueuePut>
      break;
 800d3ea:	e0e8      	b.n	800d5be <USBH_HandleControl+0x47e>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	791b      	ldrb	r3, [r3, #4]
 800d3f0:	2200      	movs	r2, #0
 800d3f2:	2100      	movs	r1, #0
 800d3f4:	6878      	ldr	r0, [r7, #4]
 800d3f6:	f000 f92c 	bl	800d652 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800d400:	b29a      	uxth	r2, r3
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	2208      	movs	r2, #8
 800d40a:	761a      	strb	r2, [r3, #24]

      break;
 800d40c:	e0dc      	b.n	800d5c8 <USBH_HandleControl+0x488>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	791b      	ldrb	r3, [r3, #4]
 800d412:	4619      	mov	r1, r3
 800d414:	6878      	ldr	r0, [r7, #4]
 800d416:	f003 fb6b 	bl	8010af0 <USBH_LL_GetURBState>
 800d41a:	4603      	mov	r3, r0
 800d41c:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800d41e:	7bbb      	ldrb	r3, [r7, #14]
 800d420:	2b01      	cmp	r3, #1
 800d422:	d113      	bne.n	800d44c <USBH_HandleControl+0x30c>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	220d      	movs	r2, #13
 800d428:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800d42a:	2300      	movs	r3, #0
 800d42c:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	2203      	movs	r2, #3
 800d432:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800d442:	2300      	movs	r3, #0
 800d444:	2200      	movs	r2, #0
 800d446:	f000 fb95 	bl	800db74 <osMessageQueuePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800d44a:	e0ba      	b.n	800d5c2 <USBH_HandleControl+0x482>
      else if (URB_Status == USBH_URB_ERROR)
 800d44c:	7bbb      	ldrb	r3, [r7, #14]
 800d44e:	2b04      	cmp	r3, #4
 800d450:	d111      	bne.n	800d476 <USBH_HandleControl+0x336>
        phost->Control.state = CTRL_ERROR;
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	220b      	movs	r2, #11
 800d456:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	2203      	movs	r2, #3
 800d45c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800d46c:	2300      	movs	r3, #0
 800d46e:	2200      	movs	r2, #0
 800d470:	f000 fb80 	bl	800db74 <osMessageQueuePut>
      break;
 800d474:	e0a5      	b.n	800d5c2 <USBH_HandleControl+0x482>
        if (URB_Status == USBH_URB_STALL)
 800d476:	7bbb      	ldrb	r3, [r7, #14]
 800d478:	2b05      	cmp	r3, #5
 800d47a:	f040 80a2 	bne.w	800d5c2 <USBH_HandleControl+0x482>
          status = USBH_NOT_SUPPORTED;
 800d47e:	2303      	movs	r3, #3
 800d480:	73fb      	strb	r3, [r7, #15]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	2203      	movs	r2, #3
 800d486:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800d496:	2300      	movs	r3, #0
 800d498:	2200      	movs	r2, #0
 800d49a:	f000 fb6b 	bl	800db74 <osMessageQueuePut>
      break;
 800d49e:	e090      	b.n	800d5c2 <USBH_HandleControl+0x482>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	795a      	ldrb	r2, [r3, #5]
 800d4a4:	2301      	movs	r3, #1
 800d4a6:	9300      	str	r3, [sp, #0]
 800d4a8:	4613      	mov	r3, r2
 800d4aa:	2200      	movs	r2, #0
 800d4ac:	2100      	movs	r1, #0
 800d4ae:	6878      	ldr	r0, [r7, #4]
 800d4b0:	f000 f8aa 	bl	800d608 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800d4b4:	687b      	ldr	r3, [r7, #4]
 800d4b6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800d4ba:	b29a      	uxth	r2, r3
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	220a      	movs	r2, #10
 800d4c4:	761a      	strb	r2, [r3, #24]
      break;
 800d4c6:	e07f      	b.n	800d5c8 <USBH_HandleControl+0x488>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	795b      	ldrb	r3, [r3, #5]
 800d4cc:	4619      	mov	r1, r3
 800d4ce:	6878      	ldr	r0, [r7, #4]
 800d4d0:	f003 fb0e 	bl	8010af0 <USBH_LL_GetURBState>
 800d4d4:	4603      	mov	r3, r0
 800d4d6:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800d4d8:	7bbb      	ldrb	r3, [r7, #14]
 800d4da:	2b01      	cmp	r3, #1
 800d4dc:	d113      	bne.n	800d506 <USBH_HandleControl+0x3c6>
      {
        status = USBH_OK;
 800d4de:	2300      	movs	r3, #0
 800d4e0:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	220d      	movs	r2, #13
 800d4e6:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	2203      	movs	r2, #3
 800d4ec:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800d4fc:	2300      	movs	r3, #0
 800d4fe:	2200      	movs	r2, #0
 800d500:	f000 fb38 	bl	800db74 <osMessageQueuePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800d504:	e05f      	b.n	800d5c6 <USBH_HandleControl+0x486>
      else if (URB_Status == USBH_URB_NOTREADY)
 800d506:	7bbb      	ldrb	r3, [r7, #14]
 800d508:	2b02      	cmp	r3, #2
 800d50a:	d111      	bne.n	800d530 <USBH_HandleControl+0x3f0>
        phost->Control.state = CTRL_STATUS_OUT;
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	2209      	movs	r2, #9
 800d510:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	2203      	movs	r2, #3
 800d516:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800d526:	2300      	movs	r3, #0
 800d528:	2200      	movs	r2, #0
 800d52a:	f000 fb23 	bl	800db74 <osMessageQueuePut>
      break;
 800d52e:	e04a      	b.n	800d5c6 <USBH_HandleControl+0x486>
        if (URB_Status == USBH_URB_ERROR)
 800d530:	7bbb      	ldrb	r3, [r7, #14]
 800d532:	2b04      	cmp	r3, #4
 800d534:	d147      	bne.n	800d5c6 <USBH_HandleControl+0x486>
          phost->Control.state = CTRL_ERROR;
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	220b      	movs	r2, #11
 800d53a:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	2203      	movs	r2, #3
 800d540:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800d550:	2300      	movs	r3, #0
 800d552:	2200      	movs	r2, #0
 800d554:	f000 fb0e 	bl	800db74 <osMessageQueuePut>
      break;
 800d558:	e035      	b.n	800d5c6 <USBH_HandleControl+0x486>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	7e5b      	ldrb	r3, [r3, #25]
 800d55e:	3301      	adds	r3, #1
 800d560:	b2da      	uxtb	r2, r3
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	765a      	strb	r2, [r3, #25]
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	7e5b      	ldrb	r3, [r3, #25]
 800d56a:	2b02      	cmp	r3, #2
 800d56c:	d806      	bhi.n	800d57c <USBH_HandleControl+0x43c>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	2201      	movs	r2, #1
 800d572:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	2201      	movs	r2, #1
 800d578:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800d57a:	e025      	b.n	800d5c8 <USBH_HandleControl+0x488>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800d582:	2106      	movs	r1, #6
 800d584:	6878      	ldr	r0, [r7, #4]
 800d586:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	2200      	movs	r2, #0
 800d58c:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	795b      	ldrb	r3, [r3, #5]
 800d592:	4619      	mov	r1, r3
 800d594:	6878      	ldr	r0, [r7, #4]
 800d596:	f000 f90d 	bl	800d7b4 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	791b      	ldrb	r3, [r3, #4]
 800d59e:	4619      	mov	r1, r3
 800d5a0:	6878      	ldr	r0, [r7, #4]
 800d5a2:	f000 f907 	bl	800d7b4 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	2200      	movs	r2, #0
 800d5aa:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800d5ac:	2302      	movs	r3, #2
 800d5ae:	73fb      	strb	r3, [r7, #15]
      break;
 800d5b0:	e00a      	b.n	800d5c8 <USBH_HandleControl+0x488>

    default:
      break;
 800d5b2:	bf00      	nop
 800d5b4:	e008      	b.n	800d5c8 <USBH_HandleControl+0x488>
      break;
 800d5b6:	bf00      	nop
 800d5b8:	e006      	b.n	800d5c8 <USBH_HandleControl+0x488>
      break;
 800d5ba:	bf00      	nop
 800d5bc:	e004      	b.n	800d5c8 <USBH_HandleControl+0x488>
      break;
 800d5be:	bf00      	nop
 800d5c0:	e002      	b.n	800d5c8 <USBH_HandleControl+0x488>
      break;
 800d5c2:	bf00      	nop
 800d5c4:	e000      	b.n	800d5c8 <USBH_HandleControl+0x488>
      break;
 800d5c6:	bf00      	nop
  }

  return status;
 800d5c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d5ca:	4618      	mov	r0, r3
 800d5cc:	3710      	adds	r7, #16
 800d5ce:	46bd      	mov	sp, r7
 800d5d0:	bd80      	pop	{r7, pc}
 800d5d2:	bf00      	nop

0800d5d4 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800d5d4:	b580      	push	{r7, lr}
 800d5d6:	b088      	sub	sp, #32
 800d5d8:	af04      	add	r7, sp, #16
 800d5da:	60f8      	str	r0, [r7, #12]
 800d5dc:	60b9      	str	r1, [r7, #8]
 800d5de:	4613      	mov	r3, r2
 800d5e0:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800d5e2:	79f9      	ldrb	r1, [r7, #7]
 800d5e4:	2300      	movs	r3, #0
 800d5e6:	9303      	str	r3, [sp, #12]
 800d5e8:	2308      	movs	r3, #8
 800d5ea:	9302      	str	r3, [sp, #8]
 800d5ec:	68bb      	ldr	r3, [r7, #8]
 800d5ee:	9301      	str	r3, [sp, #4]
 800d5f0:	2300      	movs	r3, #0
 800d5f2:	9300      	str	r3, [sp, #0]
 800d5f4:	2300      	movs	r3, #0
 800d5f6:	2200      	movs	r2, #0
 800d5f8:	68f8      	ldr	r0, [r7, #12]
 800d5fa:	f003 fa48 	bl	8010a8e <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 800d5fe:	2300      	movs	r3, #0
}
 800d600:	4618      	mov	r0, r3
 800d602:	3710      	adds	r7, #16
 800d604:	46bd      	mov	sp, r7
 800d606:	bd80      	pop	{r7, pc}

0800d608 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800d608:	b580      	push	{r7, lr}
 800d60a:	b088      	sub	sp, #32
 800d60c:	af04      	add	r7, sp, #16
 800d60e:	60f8      	str	r0, [r7, #12]
 800d610:	60b9      	str	r1, [r7, #8]
 800d612:	4611      	mov	r1, r2
 800d614:	461a      	mov	r2, r3
 800d616:	460b      	mov	r3, r1
 800d618:	80fb      	strh	r3, [r7, #6]
 800d61a:	4613      	mov	r3, r2
 800d61c:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800d61e:	68fb      	ldr	r3, [r7, #12]
 800d620:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800d624:	2b00      	cmp	r3, #0
 800d626:	d001      	beq.n	800d62c <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800d628:	2300      	movs	r3, #0
 800d62a:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800d62c:	7979      	ldrb	r1, [r7, #5]
 800d62e:	7e3b      	ldrb	r3, [r7, #24]
 800d630:	9303      	str	r3, [sp, #12]
 800d632:	88fb      	ldrh	r3, [r7, #6]
 800d634:	9302      	str	r3, [sp, #8]
 800d636:	68bb      	ldr	r3, [r7, #8]
 800d638:	9301      	str	r3, [sp, #4]
 800d63a:	2301      	movs	r3, #1
 800d63c:	9300      	str	r3, [sp, #0]
 800d63e:	2300      	movs	r3, #0
 800d640:	2200      	movs	r2, #0
 800d642:	68f8      	ldr	r0, [r7, #12]
 800d644:	f003 fa23 	bl	8010a8e <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800d648:	2300      	movs	r3, #0
}
 800d64a:	4618      	mov	r0, r3
 800d64c:	3710      	adds	r7, #16
 800d64e:	46bd      	mov	sp, r7
 800d650:	bd80      	pop	{r7, pc}

0800d652 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800d652:	b580      	push	{r7, lr}
 800d654:	b088      	sub	sp, #32
 800d656:	af04      	add	r7, sp, #16
 800d658:	60f8      	str	r0, [r7, #12]
 800d65a:	60b9      	str	r1, [r7, #8]
 800d65c:	4611      	mov	r1, r2
 800d65e:	461a      	mov	r2, r3
 800d660:	460b      	mov	r3, r1
 800d662:	80fb      	strh	r3, [r7, #6]
 800d664:	4613      	mov	r3, r2
 800d666:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800d668:	7979      	ldrb	r1, [r7, #5]
 800d66a:	2300      	movs	r3, #0
 800d66c:	9303      	str	r3, [sp, #12]
 800d66e:	88fb      	ldrh	r3, [r7, #6]
 800d670:	9302      	str	r3, [sp, #8]
 800d672:	68bb      	ldr	r3, [r7, #8]
 800d674:	9301      	str	r3, [sp, #4]
 800d676:	2301      	movs	r3, #1
 800d678:	9300      	str	r3, [sp, #0]
 800d67a:	2300      	movs	r3, #0
 800d67c:	2201      	movs	r2, #1
 800d67e:	68f8      	ldr	r0, [r7, #12]
 800d680:	f003 fa05 	bl	8010a8e <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800d684:	2300      	movs	r3, #0

}
 800d686:	4618      	mov	r0, r3
 800d688:	3710      	adds	r7, #16
 800d68a:	46bd      	mov	sp, r7
 800d68c:	bd80      	pop	{r7, pc}

0800d68e <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800d68e:	b580      	push	{r7, lr}
 800d690:	b088      	sub	sp, #32
 800d692:	af04      	add	r7, sp, #16
 800d694:	60f8      	str	r0, [r7, #12]
 800d696:	60b9      	str	r1, [r7, #8]
 800d698:	4611      	mov	r1, r2
 800d69a:	461a      	mov	r2, r3
 800d69c:	460b      	mov	r3, r1
 800d69e:	80fb      	strh	r3, [r7, #6]
 800d6a0:	4613      	mov	r3, r2
 800d6a2:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800d6a4:	68fb      	ldr	r3, [r7, #12]
 800d6a6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800d6aa:	2b00      	cmp	r3, #0
 800d6ac:	d001      	beq.n	800d6b2 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800d6ae:	2300      	movs	r3, #0
 800d6b0:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800d6b2:	7979      	ldrb	r1, [r7, #5]
 800d6b4:	7e3b      	ldrb	r3, [r7, #24]
 800d6b6:	9303      	str	r3, [sp, #12]
 800d6b8:	88fb      	ldrh	r3, [r7, #6]
 800d6ba:	9302      	str	r3, [sp, #8]
 800d6bc:	68bb      	ldr	r3, [r7, #8]
 800d6be:	9301      	str	r3, [sp, #4]
 800d6c0:	2301      	movs	r3, #1
 800d6c2:	9300      	str	r3, [sp, #0]
 800d6c4:	2302      	movs	r3, #2
 800d6c6:	2200      	movs	r2, #0
 800d6c8:	68f8      	ldr	r0, [r7, #12]
 800d6ca:	f003 f9e0 	bl	8010a8e <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800d6ce:	2300      	movs	r3, #0
}
 800d6d0:	4618      	mov	r0, r3
 800d6d2:	3710      	adds	r7, #16
 800d6d4:	46bd      	mov	sp, r7
 800d6d6:	bd80      	pop	{r7, pc}

0800d6d8 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800d6d8:	b580      	push	{r7, lr}
 800d6da:	b088      	sub	sp, #32
 800d6dc:	af04      	add	r7, sp, #16
 800d6de:	60f8      	str	r0, [r7, #12]
 800d6e0:	60b9      	str	r1, [r7, #8]
 800d6e2:	4611      	mov	r1, r2
 800d6e4:	461a      	mov	r2, r3
 800d6e6:	460b      	mov	r3, r1
 800d6e8:	80fb      	strh	r3, [r7, #6]
 800d6ea:	4613      	mov	r3, r2
 800d6ec:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800d6ee:	7979      	ldrb	r1, [r7, #5]
 800d6f0:	2300      	movs	r3, #0
 800d6f2:	9303      	str	r3, [sp, #12]
 800d6f4:	88fb      	ldrh	r3, [r7, #6]
 800d6f6:	9302      	str	r3, [sp, #8]
 800d6f8:	68bb      	ldr	r3, [r7, #8]
 800d6fa:	9301      	str	r3, [sp, #4]
 800d6fc:	2301      	movs	r3, #1
 800d6fe:	9300      	str	r3, [sp, #0]
 800d700:	2302      	movs	r3, #2
 800d702:	2201      	movs	r2, #1
 800d704:	68f8      	ldr	r0, [r7, #12]
 800d706:	f003 f9c2 	bl	8010a8e <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800d70a:	2300      	movs	r3, #0
}
 800d70c:	4618      	mov	r0, r3
 800d70e:	3710      	adds	r7, #16
 800d710:	46bd      	mov	sp, r7
 800d712:	bd80      	pop	{r7, pc}

0800d714 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800d714:	b580      	push	{r7, lr}
 800d716:	b086      	sub	sp, #24
 800d718:	af04      	add	r7, sp, #16
 800d71a:	6078      	str	r0, [r7, #4]
 800d71c:	4608      	mov	r0, r1
 800d71e:	4611      	mov	r1, r2
 800d720:	461a      	mov	r2, r3
 800d722:	4603      	mov	r3, r0
 800d724:	70fb      	strb	r3, [r7, #3]
 800d726:	460b      	mov	r3, r1
 800d728:	70bb      	strb	r3, [r7, #2]
 800d72a:	4613      	mov	r3, r2
 800d72c:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800d72e:	7878      	ldrb	r0, [r7, #1]
 800d730:	78ba      	ldrb	r2, [r7, #2]
 800d732:	78f9      	ldrb	r1, [r7, #3]
 800d734:	8b3b      	ldrh	r3, [r7, #24]
 800d736:	9302      	str	r3, [sp, #8]
 800d738:	7d3b      	ldrb	r3, [r7, #20]
 800d73a:	9301      	str	r3, [sp, #4]
 800d73c:	7c3b      	ldrb	r3, [r7, #16]
 800d73e:	9300      	str	r3, [sp, #0]
 800d740:	4603      	mov	r3, r0
 800d742:	6878      	ldr	r0, [r7, #4]
 800d744:	f003 f955 	bl	80109f2 <USBH_LL_OpenPipe>

  return USBH_OK;
 800d748:	2300      	movs	r3, #0
}
 800d74a:	4618      	mov	r0, r3
 800d74c:	3708      	adds	r7, #8
 800d74e:	46bd      	mov	sp, r7
 800d750:	bd80      	pop	{r7, pc}

0800d752 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800d752:	b580      	push	{r7, lr}
 800d754:	b082      	sub	sp, #8
 800d756:	af00      	add	r7, sp, #0
 800d758:	6078      	str	r0, [r7, #4]
 800d75a:	460b      	mov	r3, r1
 800d75c:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 800d75e:	78fb      	ldrb	r3, [r7, #3]
 800d760:	4619      	mov	r1, r3
 800d762:	6878      	ldr	r0, [r7, #4]
 800d764:	f003 f974 	bl	8010a50 <USBH_LL_ClosePipe>

  return USBH_OK;
 800d768:	2300      	movs	r3, #0
}
 800d76a:	4618      	mov	r0, r3
 800d76c:	3708      	adds	r7, #8
 800d76e:	46bd      	mov	sp, r7
 800d770:	bd80      	pop	{r7, pc}

0800d772 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800d772:	b580      	push	{r7, lr}
 800d774:	b084      	sub	sp, #16
 800d776:	af00      	add	r7, sp, #0
 800d778:	6078      	str	r0, [r7, #4]
 800d77a:	460b      	mov	r3, r1
 800d77c:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800d77e:	6878      	ldr	r0, [r7, #4]
 800d780:	f000 f836 	bl	800d7f0 <USBH_GetFreePipe>
 800d784:	4603      	mov	r3, r0
 800d786:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800d788:	89fb      	ldrh	r3, [r7, #14]
 800d78a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d78e:	4293      	cmp	r3, r2
 800d790:	d00a      	beq.n	800d7a8 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 800d792:	78fa      	ldrb	r2, [r7, #3]
 800d794:	89fb      	ldrh	r3, [r7, #14]
 800d796:	f003 030f 	and.w	r3, r3, #15
 800d79a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d79e:	6879      	ldr	r1, [r7, #4]
 800d7a0:	33e0      	adds	r3, #224	; 0xe0
 800d7a2:	009b      	lsls	r3, r3, #2
 800d7a4:	440b      	add	r3, r1
 800d7a6:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800d7a8:	89fb      	ldrh	r3, [r7, #14]
 800d7aa:	b2db      	uxtb	r3, r3
}
 800d7ac:	4618      	mov	r0, r3
 800d7ae:	3710      	adds	r7, #16
 800d7b0:	46bd      	mov	sp, r7
 800d7b2:	bd80      	pop	{r7, pc}

0800d7b4 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800d7b4:	b480      	push	{r7}
 800d7b6:	b083      	sub	sp, #12
 800d7b8:	af00      	add	r7, sp, #0
 800d7ba:	6078      	str	r0, [r7, #4]
 800d7bc:	460b      	mov	r3, r1
 800d7be:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 800d7c0:	78fb      	ldrb	r3, [r7, #3]
 800d7c2:	2b0a      	cmp	r3, #10
 800d7c4:	d80d      	bhi.n	800d7e2 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800d7c6:	78fb      	ldrb	r3, [r7, #3]
 800d7c8:	687a      	ldr	r2, [r7, #4]
 800d7ca:	33e0      	adds	r3, #224	; 0xe0
 800d7cc:	009b      	lsls	r3, r3, #2
 800d7ce:	4413      	add	r3, r2
 800d7d0:	685a      	ldr	r2, [r3, #4]
 800d7d2:	78fb      	ldrb	r3, [r7, #3]
 800d7d4:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800d7d8:	6879      	ldr	r1, [r7, #4]
 800d7da:	33e0      	adds	r3, #224	; 0xe0
 800d7dc:	009b      	lsls	r3, r3, #2
 800d7de:	440b      	add	r3, r1
 800d7e0:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800d7e2:	2300      	movs	r3, #0
}
 800d7e4:	4618      	mov	r0, r3
 800d7e6:	370c      	adds	r7, #12
 800d7e8:	46bd      	mov	sp, r7
 800d7ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ee:	4770      	bx	lr

0800d7f0 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800d7f0:	b480      	push	{r7}
 800d7f2:	b085      	sub	sp, #20
 800d7f4:	af00      	add	r7, sp, #0
 800d7f6:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800d7f8:	2300      	movs	r3, #0
 800d7fa:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800d7fc:	2300      	movs	r3, #0
 800d7fe:	73fb      	strb	r3, [r7, #15]
 800d800:	e00f      	b.n	800d822 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800d802:	7bfb      	ldrb	r3, [r7, #15]
 800d804:	687a      	ldr	r2, [r7, #4]
 800d806:	33e0      	adds	r3, #224	; 0xe0
 800d808:	009b      	lsls	r3, r3, #2
 800d80a:	4413      	add	r3, r2
 800d80c:	685b      	ldr	r3, [r3, #4]
 800d80e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d812:	2b00      	cmp	r3, #0
 800d814:	d102      	bne.n	800d81c <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800d816:	7bfb      	ldrb	r3, [r7, #15]
 800d818:	b29b      	uxth	r3, r3
 800d81a:	e007      	b.n	800d82c <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 800d81c:	7bfb      	ldrb	r3, [r7, #15]
 800d81e:	3301      	adds	r3, #1
 800d820:	73fb      	strb	r3, [r7, #15]
 800d822:	7bfb      	ldrb	r3, [r7, #15]
 800d824:	2b0a      	cmp	r3, #10
 800d826:	d9ec      	bls.n	800d802 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800d828:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800d82c:	4618      	mov	r0, r3
 800d82e:	3714      	adds	r7, #20
 800d830:	46bd      	mov	sp, r7
 800d832:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d836:	4770      	bx	lr

0800d838 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800d838:	b480      	push	{r7}
 800d83a:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 800d83c:	bf00      	nop
 800d83e:	46bd      	mov	sp, r7
 800d840:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d844:	4770      	bx	lr
	...

0800d848 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800d848:	b480      	push	{r7}
 800d84a:	b085      	sub	sp, #20
 800d84c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d84e:	f3ef 8305 	mrs	r3, IPSR
 800d852:	60bb      	str	r3, [r7, #8]
  return(result);
 800d854:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d856:	2b00      	cmp	r3, #0
 800d858:	d10f      	bne.n	800d87a <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d85a:	f3ef 8310 	mrs	r3, PRIMASK
 800d85e:	607b      	str	r3, [r7, #4]
  return(result);
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	2b00      	cmp	r3, #0
 800d864:	d105      	bne.n	800d872 <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800d866:	f3ef 8311 	mrs	r3, BASEPRI
 800d86a:	603b      	str	r3, [r7, #0]
  return(result);
 800d86c:	683b      	ldr	r3, [r7, #0]
 800d86e:	2b00      	cmp	r3, #0
 800d870:	d007      	beq.n	800d882 <osKernelInitialize+0x3a>
 800d872:	4b0e      	ldr	r3, [pc, #56]	; (800d8ac <osKernelInitialize+0x64>)
 800d874:	681b      	ldr	r3, [r3, #0]
 800d876:	2b02      	cmp	r3, #2
 800d878:	d103      	bne.n	800d882 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800d87a:	f06f 0305 	mvn.w	r3, #5
 800d87e:	60fb      	str	r3, [r7, #12]
 800d880:	e00c      	b.n	800d89c <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800d882:	4b0a      	ldr	r3, [pc, #40]	; (800d8ac <osKernelInitialize+0x64>)
 800d884:	681b      	ldr	r3, [r3, #0]
 800d886:	2b00      	cmp	r3, #0
 800d888:	d105      	bne.n	800d896 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800d88a:	4b08      	ldr	r3, [pc, #32]	; (800d8ac <osKernelInitialize+0x64>)
 800d88c:	2201      	movs	r2, #1
 800d88e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800d890:	2300      	movs	r3, #0
 800d892:	60fb      	str	r3, [r7, #12]
 800d894:	e002      	b.n	800d89c <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800d896:	f04f 33ff 	mov.w	r3, #4294967295
 800d89a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800d89c:	68fb      	ldr	r3, [r7, #12]
}
 800d89e:	4618      	mov	r0, r3
 800d8a0:	3714      	adds	r7, #20
 800d8a2:	46bd      	mov	sp, r7
 800d8a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8a8:	4770      	bx	lr
 800d8aa:	bf00      	nop
 800d8ac:	200001c0 	.word	0x200001c0

0800d8b0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800d8b0:	b580      	push	{r7, lr}
 800d8b2:	b084      	sub	sp, #16
 800d8b4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d8b6:	f3ef 8305 	mrs	r3, IPSR
 800d8ba:	60bb      	str	r3, [r7, #8]
  return(result);
 800d8bc:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d8be:	2b00      	cmp	r3, #0
 800d8c0:	d10f      	bne.n	800d8e2 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d8c2:	f3ef 8310 	mrs	r3, PRIMASK
 800d8c6:	607b      	str	r3, [r7, #4]
  return(result);
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	2b00      	cmp	r3, #0
 800d8cc:	d105      	bne.n	800d8da <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800d8ce:	f3ef 8311 	mrs	r3, BASEPRI
 800d8d2:	603b      	str	r3, [r7, #0]
  return(result);
 800d8d4:	683b      	ldr	r3, [r7, #0]
 800d8d6:	2b00      	cmp	r3, #0
 800d8d8:	d007      	beq.n	800d8ea <osKernelStart+0x3a>
 800d8da:	4b0f      	ldr	r3, [pc, #60]	; (800d918 <osKernelStart+0x68>)
 800d8dc:	681b      	ldr	r3, [r3, #0]
 800d8de:	2b02      	cmp	r3, #2
 800d8e0:	d103      	bne.n	800d8ea <osKernelStart+0x3a>
    stat = osErrorISR;
 800d8e2:	f06f 0305 	mvn.w	r3, #5
 800d8e6:	60fb      	str	r3, [r7, #12]
 800d8e8:	e010      	b.n	800d90c <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800d8ea:	4b0b      	ldr	r3, [pc, #44]	; (800d918 <osKernelStart+0x68>)
 800d8ec:	681b      	ldr	r3, [r3, #0]
 800d8ee:	2b01      	cmp	r3, #1
 800d8f0:	d109      	bne.n	800d906 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800d8f2:	f7ff ffa1 	bl	800d838 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800d8f6:	4b08      	ldr	r3, [pc, #32]	; (800d918 <osKernelStart+0x68>)
 800d8f8:	2202      	movs	r2, #2
 800d8fa:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800d8fc:	f001 fa38 	bl	800ed70 <vTaskStartScheduler>
      stat = osOK;
 800d900:	2300      	movs	r3, #0
 800d902:	60fb      	str	r3, [r7, #12]
 800d904:	e002      	b.n	800d90c <osKernelStart+0x5c>
    } else {
      stat = osError;
 800d906:	f04f 33ff 	mov.w	r3, #4294967295
 800d90a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800d90c:	68fb      	ldr	r3, [r7, #12]
}
 800d90e:	4618      	mov	r0, r3
 800d910:	3710      	adds	r7, #16
 800d912:	46bd      	mov	sp, r7
 800d914:	bd80      	pop	{r7, pc}
 800d916:	bf00      	nop
 800d918:	200001c0 	.word	0x200001c0

0800d91c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800d91c:	b580      	push	{r7, lr}
 800d91e:	b090      	sub	sp, #64	; 0x40
 800d920:	af04      	add	r7, sp, #16
 800d922:	60f8      	str	r0, [r7, #12]
 800d924:	60b9      	str	r1, [r7, #8]
 800d926:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800d928:	2300      	movs	r3, #0
 800d92a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d92c:	f3ef 8305 	mrs	r3, IPSR
 800d930:	61fb      	str	r3, [r7, #28]
  return(result);
 800d932:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 800d934:	2b00      	cmp	r3, #0
 800d936:	f040 808f 	bne.w	800da58 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d93a:	f3ef 8310 	mrs	r3, PRIMASK
 800d93e:	61bb      	str	r3, [r7, #24]
  return(result);
 800d940:	69bb      	ldr	r3, [r7, #24]
 800d942:	2b00      	cmp	r3, #0
 800d944:	d105      	bne.n	800d952 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800d946:	f3ef 8311 	mrs	r3, BASEPRI
 800d94a:	617b      	str	r3, [r7, #20]
  return(result);
 800d94c:	697b      	ldr	r3, [r7, #20]
 800d94e:	2b00      	cmp	r3, #0
 800d950:	d003      	beq.n	800d95a <osThreadNew+0x3e>
 800d952:	4b44      	ldr	r3, [pc, #272]	; (800da64 <osThreadNew+0x148>)
 800d954:	681b      	ldr	r3, [r3, #0]
 800d956:	2b02      	cmp	r3, #2
 800d958:	d07e      	beq.n	800da58 <osThreadNew+0x13c>
 800d95a:	68fb      	ldr	r3, [r7, #12]
 800d95c:	2b00      	cmp	r3, #0
 800d95e:	d07b      	beq.n	800da58 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 800d960:	2380      	movs	r3, #128	; 0x80
 800d962:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 800d964:	2318      	movs	r3, #24
 800d966:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 800d968:	2300      	movs	r3, #0
 800d96a:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 800d96c:	f04f 33ff 	mov.w	r3, #4294967295
 800d970:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	2b00      	cmp	r3, #0
 800d976:	d045      	beq.n	800da04 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	681b      	ldr	r3, [r3, #0]
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	d002      	beq.n	800d986 <osThreadNew+0x6a>
        name = attr->name;
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	681b      	ldr	r3, [r3, #0]
 800d984:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	699b      	ldr	r3, [r3, #24]
 800d98a:	2b00      	cmp	r3, #0
 800d98c:	d002      	beq.n	800d994 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	699b      	ldr	r3, [r3, #24]
 800d992:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800d994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d996:	2b00      	cmp	r3, #0
 800d998:	d008      	beq.n	800d9ac <osThreadNew+0x90>
 800d99a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d99c:	2b38      	cmp	r3, #56	; 0x38
 800d99e:	d805      	bhi.n	800d9ac <osThreadNew+0x90>
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	685b      	ldr	r3, [r3, #4]
 800d9a4:	f003 0301 	and.w	r3, r3, #1
 800d9a8:	2b00      	cmp	r3, #0
 800d9aa:	d001      	beq.n	800d9b0 <osThreadNew+0x94>
        return (NULL);
 800d9ac:	2300      	movs	r3, #0
 800d9ae:	e054      	b.n	800da5a <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	695b      	ldr	r3, [r3, #20]
 800d9b4:	2b00      	cmp	r3, #0
 800d9b6:	d003      	beq.n	800d9c0 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	695b      	ldr	r3, [r3, #20]
 800d9bc:	089b      	lsrs	r3, r3, #2
 800d9be:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	689b      	ldr	r3, [r3, #8]
 800d9c4:	2b00      	cmp	r3, #0
 800d9c6:	d00e      	beq.n	800d9e6 <osThreadNew+0xca>
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	68db      	ldr	r3, [r3, #12]
 800d9cc:	2b5b      	cmp	r3, #91	; 0x5b
 800d9ce:	d90a      	bls.n	800d9e6 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800d9d4:	2b00      	cmp	r3, #0
 800d9d6:	d006      	beq.n	800d9e6 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	695b      	ldr	r3, [r3, #20]
 800d9dc:	2b00      	cmp	r3, #0
 800d9de:	d002      	beq.n	800d9e6 <osThreadNew+0xca>
        mem = 1;
 800d9e0:	2301      	movs	r3, #1
 800d9e2:	623b      	str	r3, [r7, #32]
 800d9e4:	e010      	b.n	800da08 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	689b      	ldr	r3, [r3, #8]
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	d10c      	bne.n	800da08 <osThreadNew+0xec>
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	68db      	ldr	r3, [r3, #12]
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d108      	bne.n	800da08 <osThreadNew+0xec>
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	691b      	ldr	r3, [r3, #16]
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	d104      	bne.n	800da08 <osThreadNew+0xec>
          mem = 0;
 800d9fe:	2300      	movs	r3, #0
 800da00:	623b      	str	r3, [r7, #32]
 800da02:	e001      	b.n	800da08 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 800da04:	2300      	movs	r3, #0
 800da06:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800da08:	6a3b      	ldr	r3, [r7, #32]
 800da0a:	2b01      	cmp	r3, #1
 800da0c:	d110      	bne.n	800da30 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800da12:	687a      	ldr	r2, [r7, #4]
 800da14:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800da16:	9202      	str	r2, [sp, #8]
 800da18:	9301      	str	r3, [sp, #4]
 800da1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da1c:	9300      	str	r3, [sp, #0]
 800da1e:	68bb      	ldr	r3, [r7, #8]
 800da20:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800da22:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800da24:	68f8      	ldr	r0, [r7, #12]
 800da26:	f001 f805 	bl	800ea34 <xTaskCreateStatic>
 800da2a:	4603      	mov	r3, r0
 800da2c:	613b      	str	r3, [r7, #16]
 800da2e:	e013      	b.n	800da58 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 800da30:	6a3b      	ldr	r3, [r7, #32]
 800da32:	2b00      	cmp	r3, #0
 800da34:	d110      	bne.n	800da58 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800da36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da38:	b29a      	uxth	r2, r3
 800da3a:	f107 0310 	add.w	r3, r7, #16
 800da3e:	9301      	str	r3, [sp, #4]
 800da40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da42:	9300      	str	r3, [sp, #0]
 800da44:	68bb      	ldr	r3, [r7, #8]
 800da46:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800da48:	68f8      	ldr	r0, [r7, #12]
 800da4a:	f001 f84d 	bl	800eae8 <xTaskCreate>
 800da4e:	4603      	mov	r3, r0
 800da50:	2b01      	cmp	r3, #1
 800da52:	d001      	beq.n	800da58 <osThreadNew+0x13c>
          hTask = NULL;
 800da54:	2300      	movs	r3, #0
 800da56:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800da58:	693b      	ldr	r3, [r7, #16]
}
 800da5a:	4618      	mov	r0, r3
 800da5c:	3730      	adds	r7, #48	; 0x30
 800da5e:	46bd      	mov	sp, r7
 800da60:	bd80      	pop	{r7, pc}
 800da62:	bf00      	nop
 800da64:	200001c0 	.word	0x200001c0

0800da68 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800da68:	b580      	push	{r7, lr}
 800da6a:	b08c      	sub	sp, #48	; 0x30
 800da6c:	af02      	add	r7, sp, #8
 800da6e:	60f8      	str	r0, [r7, #12]
 800da70:	60b9      	str	r1, [r7, #8]
 800da72:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800da74:	2300      	movs	r3, #0
 800da76:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800da78:	f3ef 8305 	mrs	r3, IPSR
 800da7c:	61bb      	str	r3, [r7, #24]
  return(result);
 800da7e:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800da80:	2b00      	cmp	r3, #0
 800da82:	d170      	bne.n	800db66 <osMessageQueueNew+0xfe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800da84:	f3ef 8310 	mrs	r3, PRIMASK
 800da88:	617b      	str	r3, [r7, #20]
  return(result);
 800da8a:	697b      	ldr	r3, [r7, #20]
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	d105      	bne.n	800da9c <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800da90:	f3ef 8311 	mrs	r3, BASEPRI
 800da94:	613b      	str	r3, [r7, #16]
  return(result);
 800da96:	693b      	ldr	r3, [r7, #16]
 800da98:	2b00      	cmp	r3, #0
 800da9a:	d003      	beq.n	800daa4 <osMessageQueueNew+0x3c>
 800da9c:	4b34      	ldr	r3, [pc, #208]	; (800db70 <osMessageQueueNew+0x108>)
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	2b02      	cmp	r3, #2
 800daa2:	d060      	beq.n	800db66 <osMessageQueueNew+0xfe>
 800daa4:	68fb      	ldr	r3, [r7, #12]
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	d05d      	beq.n	800db66 <osMessageQueueNew+0xfe>
 800daaa:	68bb      	ldr	r3, [r7, #8]
 800daac:	2b00      	cmp	r3, #0
 800daae:	d05a      	beq.n	800db66 <osMessageQueueNew+0xfe>
    mem = -1;
 800dab0:	f04f 33ff 	mov.w	r3, #4294967295
 800dab4:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	2b00      	cmp	r3, #0
 800daba:	d029      	beq.n	800db10 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	689b      	ldr	r3, [r3, #8]
 800dac0:	2b00      	cmp	r3, #0
 800dac2:	d012      	beq.n	800daea <osMessageQueueNew+0x82>
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	68db      	ldr	r3, [r3, #12]
 800dac8:	2b4f      	cmp	r3, #79	; 0x4f
 800daca:	d90e      	bls.n	800daea <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800dad0:	2b00      	cmp	r3, #0
 800dad2:	d00a      	beq.n	800daea <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	695a      	ldr	r2, [r3, #20]
 800dad8:	68fb      	ldr	r3, [r7, #12]
 800dada:	68b9      	ldr	r1, [r7, #8]
 800dadc:	fb01 f303 	mul.w	r3, r1, r3
 800dae0:	429a      	cmp	r2, r3
 800dae2:	d302      	bcc.n	800daea <osMessageQueueNew+0x82>
        mem = 1;
 800dae4:	2301      	movs	r3, #1
 800dae6:	623b      	str	r3, [r7, #32]
 800dae8:	e014      	b.n	800db14 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	689b      	ldr	r3, [r3, #8]
 800daee:	2b00      	cmp	r3, #0
 800daf0:	d110      	bne.n	800db14 <osMessageQueueNew+0xac>
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	68db      	ldr	r3, [r3, #12]
 800daf6:	2b00      	cmp	r3, #0
 800daf8:	d10c      	bne.n	800db14 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800dafa:	687b      	ldr	r3, [r7, #4]
 800dafc:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800dafe:	2b00      	cmp	r3, #0
 800db00:	d108      	bne.n	800db14 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	695b      	ldr	r3, [r3, #20]
 800db06:	2b00      	cmp	r3, #0
 800db08:	d104      	bne.n	800db14 <osMessageQueueNew+0xac>
          mem = 0;
 800db0a:	2300      	movs	r3, #0
 800db0c:	623b      	str	r3, [r7, #32]
 800db0e:	e001      	b.n	800db14 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 800db10:	2300      	movs	r3, #0
 800db12:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800db14:	6a3b      	ldr	r3, [r7, #32]
 800db16:	2b01      	cmp	r3, #1
 800db18:	d10c      	bne.n	800db34 <osMessageQueueNew+0xcc>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	691a      	ldr	r2, [r3, #16]
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	6899      	ldr	r1, [r3, #8]
 800db22:	2300      	movs	r3, #0
 800db24:	9300      	str	r3, [sp, #0]
 800db26:	460b      	mov	r3, r1
 800db28:	68b9      	ldr	r1, [r7, #8]
 800db2a:	68f8      	ldr	r0, [r7, #12]
 800db2c:	f000 fa58 	bl	800dfe0 <xQueueGenericCreateStatic>
 800db30:	6278      	str	r0, [r7, #36]	; 0x24
 800db32:	e008      	b.n	800db46 <osMessageQueueNew+0xde>
    }
    else {
      if (mem == 0) {
 800db34:	6a3b      	ldr	r3, [r7, #32]
 800db36:	2b00      	cmp	r3, #0
 800db38:	d105      	bne.n	800db46 <osMessageQueueNew+0xde>
        hQueue = xQueueCreate (msg_count, msg_size);
 800db3a:	2200      	movs	r2, #0
 800db3c:	68b9      	ldr	r1, [r7, #8]
 800db3e:	68f8      	ldr	r0, [r7, #12]
 800db40:	f000 fac1 	bl	800e0c6 <xQueueGenericCreate>
 800db44:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800db46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db48:	2b00      	cmp	r3, #0
 800db4a:	d00c      	beq.n	800db66 <osMessageQueueNew+0xfe>
      if (attr != NULL) {
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	2b00      	cmp	r3, #0
 800db50:	d003      	beq.n	800db5a <osMessageQueueNew+0xf2>
        name = attr->name;
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	681b      	ldr	r3, [r3, #0]
 800db56:	61fb      	str	r3, [r7, #28]
 800db58:	e001      	b.n	800db5e <osMessageQueueNew+0xf6>
      } else {
        name = NULL;
 800db5a:	2300      	movs	r3, #0
 800db5c:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 800db5e:	69f9      	ldr	r1, [r7, #28]
 800db60:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800db62:	f000 ff0b 	bl	800e97c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800db66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800db68:	4618      	mov	r0, r3
 800db6a:	3728      	adds	r7, #40	; 0x28
 800db6c:	46bd      	mov	sp, r7
 800db6e:	bd80      	pop	{r7, pc}
 800db70:	200001c0 	.word	0x200001c0

0800db74 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800db74:	b580      	push	{r7, lr}
 800db76:	b08a      	sub	sp, #40	; 0x28
 800db78:	af00      	add	r7, sp, #0
 800db7a:	60f8      	str	r0, [r7, #12]
 800db7c:	60b9      	str	r1, [r7, #8]
 800db7e:	603b      	str	r3, [r7, #0]
 800db80:	4613      	mov	r3, r2
 800db82:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800db84:	68fb      	ldr	r3, [r7, #12]
 800db86:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800db88:	2300      	movs	r3, #0
 800db8a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800db8c:	f3ef 8305 	mrs	r3, IPSR
 800db90:	61fb      	str	r3, [r7, #28]
  return(result);
 800db92:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 800db94:	2b00      	cmp	r3, #0
 800db96:	d10f      	bne.n	800dbb8 <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800db98:	f3ef 8310 	mrs	r3, PRIMASK
 800db9c:	61bb      	str	r3, [r7, #24]
  return(result);
 800db9e:	69bb      	ldr	r3, [r7, #24]
 800dba0:	2b00      	cmp	r3, #0
 800dba2:	d105      	bne.n	800dbb0 <osMessageQueuePut+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800dba4:	f3ef 8311 	mrs	r3, BASEPRI
 800dba8:	617b      	str	r3, [r7, #20]
  return(result);
 800dbaa:	697b      	ldr	r3, [r7, #20]
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	d02c      	beq.n	800dc0a <osMessageQueuePut+0x96>
 800dbb0:	4b28      	ldr	r3, [pc, #160]	; (800dc54 <osMessageQueuePut+0xe0>)
 800dbb2:	681b      	ldr	r3, [r3, #0]
 800dbb4:	2b02      	cmp	r3, #2
 800dbb6:	d128      	bne.n	800dc0a <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800dbb8:	6a3b      	ldr	r3, [r7, #32]
 800dbba:	2b00      	cmp	r3, #0
 800dbbc:	d005      	beq.n	800dbca <osMessageQueuePut+0x56>
 800dbbe:	68bb      	ldr	r3, [r7, #8]
 800dbc0:	2b00      	cmp	r3, #0
 800dbc2:	d002      	beq.n	800dbca <osMessageQueuePut+0x56>
 800dbc4:	683b      	ldr	r3, [r7, #0]
 800dbc6:	2b00      	cmp	r3, #0
 800dbc8:	d003      	beq.n	800dbd2 <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 800dbca:	f06f 0303 	mvn.w	r3, #3
 800dbce:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800dbd0:	e039      	b.n	800dc46 <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 800dbd2:	2300      	movs	r3, #0
 800dbd4:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800dbd6:	f107 0210 	add.w	r2, r7, #16
 800dbda:	2300      	movs	r3, #0
 800dbdc:	68b9      	ldr	r1, [r7, #8]
 800dbde:	6a38      	ldr	r0, [r7, #32]
 800dbe0:	f000 fbce 	bl	800e380 <xQueueGenericSendFromISR>
 800dbe4:	4603      	mov	r3, r0
 800dbe6:	2b01      	cmp	r3, #1
 800dbe8:	d003      	beq.n	800dbf2 <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 800dbea:	f06f 0302 	mvn.w	r3, #2
 800dbee:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800dbf0:	e029      	b.n	800dc46 <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 800dbf2:	693b      	ldr	r3, [r7, #16]
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	d026      	beq.n	800dc46 <osMessageQueuePut+0xd2>
 800dbf8:	4b17      	ldr	r3, [pc, #92]	; (800dc58 <osMessageQueuePut+0xe4>)
 800dbfa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dbfe:	601a      	str	r2, [r3, #0]
 800dc00:	f3bf 8f4f 	dsb	sy
 800dc04:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800dc08:	e01d      	b.n	800dc46 <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800dc0a:	6a3b      	ldr	r3, [r7, #32]
 800dc0c:	2b00      	cmp	r3, #0
 800dc0e:	d002      	beq.n	800dc16 <osMessageQueuePut+0xa2>
 800dc10:	68bb      	ldr	r3, [r7, #8]
 800dc12:	2b00      	cmp	r3, #0
 800dc14:	d103      	bne.n	800dc1e <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 800dc16:	f06f 0303 	mvn.w	r3, #3
 800dc1a:	627b      	str	r3, [r7, #36]	; 0x24
 800dc1c:	e014      	b.n	800dc48 <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800dc1e:	2300      	movs	r3, #0
 800dc20:	683a      	ldr	r2, [r7, #0]
 800dc22:	68b9      	ldr	r1, [r7, #8]
 800dc24:	6a38      	ldr	r0, [r7, #32]
 800dc26:	f000 fab1 	bl	800e18c <xQueueGenericSend>
 800dc2a:	4603      	mov	r3, r0
 800dc2c:	2b01      	cmp	r3, #1
 800dc2e:	d00b      	beq.n	800dc48 <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 800dc30:	683b      	ldr	r3, [r7, #0]
 800dc32:	2b00      	cmp	r3, #0
 800dc34:	d003      	beq.n	800dc3e <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 800dc36:	f06f 0301 	mvn.w	r3, #1
 800dc3a:	627b      	str	r3, [r7, #36]	; 0x24
 800dc3c:	e004      	b.n	800dc48 <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 800dc3e:	f06f 0302 	mvn.w	r3, #2
 800dc42:	627b      	str	r3, [r7, #36]	; 0x24
 800dc44:	e000      	b.n	800dc48 <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800dc46:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 800dc48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800dc4a:	4618      	mov	r0, r3
 800dc4c:	3728      	adds	r7, #40	; 0x28
 800dc4e:	46bd      	mov	sp, r7
 800dc50:	bd80      	pop	{r7, pc}
 800dc52:	bf00      	nop
 800dc54:	200001c0 	.word	0x200001c0
 800dc58:	e000ed04 	.word	0xe000ed04

0800dc5c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800dc5c:	b580      	push	{r7, lr}
 800dc5e:	b08a      	sub	sp, #40	; 0x28
 800dc60:	af00      	add	r7, sp, #0
 800dc62:	60f8      	str	r0, [r7, #12]
 800dc64:	60b9      	str	r1, [r7, #8]
 800dc66:	607a      	str	r2, [r7, #4]
 800dc68:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800dc6a:	68fb      	ldr	r3, [r7, #12]
 800dc6c:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800dc6e:	2300      	movs	r3, #0
 800dc70:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800dc72:	f3ef 8305 	mrs	r3, IPSR
 800dc76:	61fb      	str	r3, [r7, #28]
  return(result);
 800dc78:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 800dc7a:	2b00      	cmp	r3, #0
 800dc7c:	d10f      	bne.n	800dc9e <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dc7e:	f3ef 8310 	mrs	r3, PRIMASK
 800dc82:	61bb      	str	r3, [r7, #24]
  return(result);
 800dc84:	69bb      	ldr	r3, [r7, #24]
 800dc86:	2b00      	cmp	r3, #0
 800dc88:	d105      	bne.n	800dc96 <osMessageQueueGet+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800dc8a:	f3ef 8311 	mrs	r3, BASEPRI
 800dc8e:	617b      	str	r3, [r7, #20]
  return(result);
 800dc90:	697b      	ldr	r3, [r7, #20]
 800dc92:	2b00      	cmp	r3, #0
 800dc94:	d02c      	beq.n	800dcf0 <osMessageQueueGet+0x94>
 800dc96:	4b28      	ldr	r3, [pc, #160]	; (800dd38 <osMessageQueueGet+0xdc>)
 800dc98:	681b      	ldr	r3, [r3, #0]
 800dc9a:	2b02      	cmp	r3, #2
 800dc9c:	d128      	bne.n	800dcf0 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800dc9e:	6a3b      	ldr	r3, [r7, #32]
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	d005      	beq.n	800dcb0 <osMessageQueueGet+0x54>
 800dca4:	68bb      	ldr	r3, [r7, #8]
 800dca6:	2b00      	cmp	r3, #0
 800dca8:	d002      	beq.n	800dcb0 <osMessageQueueGet+0x54>
 800dcaa:	683b      	ldr	r3, [r7, #0]
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	d003      	beq.n	800dcb8 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 800dcb0:	f06f 0303 	mvn.w	r3, #3
 800dcb4:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800dcb6:	e038      	b.n	800dd2a <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 800dcb8:	2300      	movs	r3, #0
 800dcba:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800dcbc:	f107 0310 	add.w	r3, r7, #16
 800dcc0:	461a      	mov	r2, r3
 800dcc2:	68b9      	ldr	r1, [r7, #8]
 800dcc4:	6a38      	ldr	r0, [r7, #32]
 800dcc6:	f000 fccb 	bl	800e660 <xQueueReceiveFromISR>
 800dcca:	4603      	mov	r3, r0
 800dccc:	2b01      	cmp	r3, #1
 800dcce:	d003      	beq.n	800dcd8 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 800dcd0:	f06f 0302 	mvn.w	r3, #2
 800dcd4:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800dcd6:	e028      	b.n	800dd2a <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 800dcd8:	693b      	ldr	r3, [r7, #16]
 800dcda:	2b00      	cmp	r3, #0
 800dcdc:	d025      	beq.n	800dd2a <osMessageQueueGet+0xce>
 800dcde:	4b17      	ldr	r3, [pc, #92]	; (800dd3c <osMessageQueueGet+0xe0>)
 800dce0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dce4:	601a      	str	r2, [r3, #0]
 800dce6:	f3bf 8f4f 	dsb	sy
 800dcea:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800dcee:	e01c      	b.n	800dd2a <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800dcf0:	6a3b      	ldr	r3, [r7, #32]
 800dcf2:	2b00      	cmp	r3, #0
 800dcf4:	d002      	beq.n	800dcfc <osMessageQueueGet+0xa0>
 800dcf6:	68bb      	ldr	r3, [r7, #8]
 800dcf8:	2b00      	cmp	r3, #0
 800dcfa:	d103      	bne.n	800dd04 <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 800dcfc:	f06f 0303 	mvn.w	r3, #3
 800dd00:	627b      	str	r3, [r7, #36]	; 0x24
 800dd02:	e013      	b.n	800dd2c <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800dd04:	683a      	ldr	r2, [r7, #0]
 800dd06:	68b9      	ldr	r1, [r7, #8]
 800dd08:	6a38      	ldr	r0, [r7, #32]
 800dd0a:	f000 fbcd 	bl	800e4a8 <xQueueReceive>
 800dd0e:	4603      	mov	r3, r0
 800dd10:	2b01      	cmp	r3, #1
 800dd12:	d00b      	beq.n	800dd2c <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 800dd14:	683b      	ldr	r3, [r7, #0]
 800dd16:	2b00      	cmp	r3, #0
 800dd18:	d003      	beq.n	800dd22 <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 800dd1a:	f06f 0301 	mvn.w	r3, #1
 800dd1e:	627b      	str	r3, [r7, #36]	; 0x24
 800dd20:	e004      	b.n	800dd2c <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 800dd22:	f06f 0302 	mvn.w	r3, #2
 800dd26:	627b      	str	r3, [r7, #36]	; 0x24
 800dd28:	e000      	b.n	800dd2c <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800dd2a:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 800dd2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800dd2e:	4618      	mov	r0, r3
 800dd30:	3728      	adds	r7, #40	; 0x28
 800dd32:	46bd      	mov	sp, r7
 800dd34:	bd80      	pop	{r7, pc}
 800dd36:	bf00      	nop
 800dd38:	200001c0 	.word	0x200001c0
 800dd3c:	e000ed04 	.word	0xe000ed04

0800dd40 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800dd40:	b480      	push	{r7}
 800dd42:	b085      	sub	sp, #20
 800dd44:	af00      	add	r7, sp, #0
 800dd46:	60f8      	str	r0, [r7, #12]
 800dd48:	60b9      	str	r1, [r7, #8]
 800dd4a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800dd4c:	68fb      	ldr	r3, [r7, #12]
 800dd4e:	4a07      	ldr	r2, [pc, #28]	; (800dd6c <vApplicationGetIdleTaskMemory+0x2c>)
 800dd50:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800dd52:	68bb      	ldr	r3, [r7, #8]
 800dd54:	4a06      	ldr	r2, [pc, #24]	; (800dd70 <vApplicationGetIdleTaskMemory+0x30>)
 800dd56:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	2280      	movs	r2, #128	; 0x80
 800dd5c:	601a      	str	r2, [r3, #0]
}
 800dd5e:	bf00      	nop
 800dd60:	3714      	adds	r7, #20
 800dd62:	46bd      	mov	sp, r7
 800dd64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd68:	4770      	bx	lr
 800dd6a:	bf00      	nop
 800dd6c:	200001c4 	.word	0x200001c4
 800dd70:	20000220 	.word	0x20000220

0800dd74 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800dd74:	b480      	push	{r7}
 800dd76:	b085      	sub	sp, #20
 800dd78:	af00      	add	r7, sp, #0
 800dd7a:	60f8      	str	r0, [r7, #12]
 800dd7c:	60b9      	str	r1, [r7, #8]
 800dd7e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800dd80:	68fb      	ldr	r3, [r7, #12]
 800dd82:	4a07      	ldr	r2, [pc, #28]	; (800dda0 <vApplicationGetTimerTaskMemory+0x2c>)
 800dd84:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800dd86:	68bb      	ldr	r3, [r7, #8]
 800dd88:	4a06      	ldr	r2, [pc, #24]	; (800dda4 <vApplicationGetTimerTaskMemory+0x30>)
 800dd8a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800dd92:	601a      	str	r2, [r3, #0]
}
 800dd94:	bf00      	nop
 800dd96:	3714      	adds	r7, #20
 800dd98:	46bd      	mov	sp, r7
 800dd9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd9e:	4770      	bx	lr
 800dda0:	20000420 	.word	0x20000420
 800dda4:	2000047c 	.word	0x2000047c

0800dda8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800dda8:	b480      	push	{r7}
 800ddaa:	b083      	sub	sp, #12
 800ddac:	af00      	add	r7, sp, #0
 800ddae:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	f103 0208 	add.w	r2, r3, #8
 800ddb6:	687b      	ldr	r3, [r7, #4]
 800ddb8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	f04f 32ff 	mov.w	r2, #4294967295
 800ddc0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	f103 0208 	add.w	r2, r3, #8
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ddcc:	687b      	ldr	r3, [r7, #4]
 800ddce:	f103 0208 	add.w	r2, r3, #8
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	2200      	movs	r2, #0
 800ddda:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800dddc:	bf00      	nop
 800ddde:	370c      	adds	r7, #12
 800dde0:	46bd      	mov	sp, r7
 800dde2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dde6:	4770      	bx	lr

0800dde8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800dde8:	b480      	push	{r7}
 800ddea:	b083      	sub	sp, #12
 800ddec:	af00      	add	r7, sp, #0
 800ddee:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	2200      	movs	r2, #0
 800ddf4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800ddf6:	bf00      	nop
 800ddf8:	370c      	adds	r7, #12
 800ddfa:	46bd      	mov	sp, r7
 800ddfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de00:	4770      	bx	lr

0800de02 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800de02:	b480      	push	{r7}
 800de04:	b085      	sub	sp, #20
 800de06:	af00      	add	r7, sp, #0
 800de08:	6078      	str	r0, [r7, #4]
 800de0a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	685b      	ldr	r3, [r3, #4]
 800de10:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800de12:	683b      	ldr	r3, [r7, #0]
 800de14:	68fa      	ldr	r2, [r7, #12]
 800de16:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800de18:	68fb      	ldr	r3, [r7, #12]
 800de1a:	689a      	ldr	r2, [r3, #8]
 800de1c:	683b      	ldr	r3, [r7, #0]
 800de1e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800de20:	68fb      	ldr	r3, [r7, #12]
 800de22:	689b      	ldr	r3, [r3, #8]
 800de24:	683a      	ldr	r2, [r7, #0]
 800de26:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800de28:	68fb      	ldr	r3, [r7, #12]
 800de2a:	683a      	ldr	r2, [r7, #0]
 800de2c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800de2e:	683b      	ldr	r3, [r7, #0]
 800de30:	687a      	ldr	r2, [r7, #4]
 800de32:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	681b      	ldr	r3, [r3, #0]
 800de38:	1c5a      	adds	r2, r3, #1
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	601a      	str	r2, [r3, #0]
}
 800de3e:	bf00      	nop
 800de40:	3714      	adds	r7, #20
 800de42:	46bd      	mov	sp, r7
 800de44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de48:	4770      	bx	lr

0800de4a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800de4a:	b480      	push	{r7}
 800de4c:	b085      	sub	sp, #20
 800de4e:	af00      	add	r7, sp, #0
 800de50:	6078      	str	r0, [r7, #4]
 800de52:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800de54:	683b      	ldr	r3, [r7, #0]
 800de56:	681b      	ldr	r3, [r3, #0]
 800de58:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800de5a:	68bb      	ldr	r3, [r7, #8]
 800de5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de60:	d103      	bne.n	800de6a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	691b      	ldr	r3, [r3, #16]
 800de66:	60fb      	str	r3, [r7, #12]
 800de68:	e00c      	b.n	800de84 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	3308      	adds	r3, #8
 800de6e:	60fb      	str	r3, [r7, #12]
 800de70:	e002      	b.n	800de78 <vListInsert+0x2e>
 800de72:	68fb      	ldr	r3, [r7, #12]
 800de74:	685b      	ldr	r3, [r3, #4]
 800de76:	60fb      	str	r3, [r7, #12]
 800de78:	68fb      	ldr	r3, [r7, #12]
 800de7a:	685b      	ldr	r3, [r3, #4]
 800de7c:	681b      	ldr	r3, [r3, #0]
 800de7e:	68ba      	ldr	r2, [r7, #8]
 800de80:	429a      	cmp	r2, r3
 800de82:	d2f6      	bcs.n	800de72 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800de84:	68fb      	ldr	r3, [r7, #12]
 800de86:	685a      	ldr	r2, [r3, #4]
 800de88:	683b      	ldr	r3, [r7, #0]
 800de8a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800de8c:	683b      	ldr	r3, [r7, #0]
 800de8e:	685b      	ldr	r3, [r3, #4]
 800de90:	683a      	ldr	r2, [r7, #0]
 800de92:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800de94:	683b      	ldr	r3, [r7, #0]
 800de96:	68fa      	ldr	r2, [r7, #12]
 800de98:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800de9a:	68fb      	ldr	r3, [r7, #12]
 800de9c:	683a      	ldr	r2, [r7, #0]
 800de9e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800dea0:	683b      	ldr	r3, [r7, #0]
 800dea2:	687a      	ldr	r2, [r7, #4]
 800dea4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800dea6:	687b      	ldr	r3, [r7, #4]
 800dea8:	681b      	ldr	r3, [r3, #0]
 800deaa:	1c5a      	adds	r2, r3, #1
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	601a      	str	r2, [r3, #0]
}
 800deb0:	bf00      	nop
 800deb2:	3714      	adds	r7, #20
 800deb4:	46bd      	mov	sp, r7
 800deb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800deba:	4770      	bx	lr

0800debc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800debc:	b480      	push	{r7}
 800debe:	b085      	sub	sp, #20
 800dec0:	af00      	add	r7, sp, #0
 800dec2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	691b      	ldr	r3, [r3, #16]
 800dec8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800deca:	687b      	ldr	r3, [r7, #4]
 800decc:	685b      	ldr	r3, [r3, #4]
 800dece:	687a      	ldr	r2, [r7, #4]
 800ded0:	6892      	ldr	r2, [r2, #8]
 800ded2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	689b      	ldr	r3, [r3, #8]
 800ded8:	687a      	ldr	r2, [r7, #4]
 800deda:	6852      	ldr	r2, [r2, #4]
 800dedc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800dede:	68fb      	ldr	r3, [r7, #12]
 800dee0:	685b      	ldr	r3, [r3, #4]
 800dee2:	687a      	ldr	r2, [r7, #4]
 800dee4:	429a      	cmp	r2, r3
 800dee6:	d103      	bne.n	800def0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	689a      	ldr	r2, [r3, #8]
 800deec:	68fb      	ldr	r3, [r7, #12]
 800deee:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	2200      	movs	r2, #0
 800def4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800def6:	68fb      	ldr	r3, [r7, #12]
 800def8:	681b      	ldr	r3, [r3, #0]
 800defa:	1e5a      	subs	r2, r3, #1
 800defc:	68fb      	ldr	r3, [r7, #12]
 800defe:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800df00:	68fb      	ldr	r3, [r7, #12]
 800df02:	681b      	ldr	r3, [r3, #0]
}
 800df04:	4618      	mov	r0, r3
 800df06:	3714      	adds	r7, #20
 800df08:	46bd      	mov	sp, r7
 800df0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df0e:	4770      	bx	lr

0800df10 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800df10:	b580      	push	{r7, lr}
 800df12:	b084      	sub	sp, #16
 800df14:	af00      	add	r7, sp, #0
 800df16:	6078      	str	r0, [r7, #4]
 800df18:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800df1e:	68fb      	ldr	r3, [r7, #12]
 800df20:	2b00      	cmp	r3, #0
 800df22:	d109      	bne.n	800df38 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800df24:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df28:	f383 8811 	msr	BASEPRI, r3
 800df2c:	f3bf 8f6f 	isb	sy
 800df30:	f3bf 8f4f 	dsb	sy
 800df34:	60bb      	str	r3, [r7, #8]
 800df36:	e7fe      	b.n	800df36 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 800df38:	f002 f898 	bl	801006c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800df3c:	68fb      	ldr	r3, [r7, #12]
 800df3e:	681a      	ldr	r2, [r3, #0]
 800df40:	68fb      	ldr	r3, [r7, #12]
 800df42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800df44:	68f9      	ldr	r1, [r7, #12]
 800df46:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800df48:	fb01 f303 	mul.w	r3, r1, r3
 800df4c:	441a      	add	r2, r3
 800df4e:	68fb      	ldr	r3, [r7, #12]
 800df50:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800df52:	68fb      	ldr	r3, [r7, #12]
 800df54:	2200      	movs	r2, #0
 800df56:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800df58:	68fb      	ldr	r3, [r7, #12]
 800df5a:	681a      	ldr	r2, [r3, #0]
 800df5c:	68fb      	ldr	r3, [r7, #12]
 800df5e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800df60:	68fb      	ldr	r3, [r7, #12]
 800df62:	681a      	ldr	r2, [r3, #0]
 800df64:	68fb      	ldr	r3, [r7, #12]
 800df66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800df68:	3b01      	subs	r3, #1
 800df6a:	68f9      	ldr	r1, [r7, #12]
 800df6c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800df6e:	fb01 f303 	mul.w	r3, r1, r3
 800df72:	441a      	add	r2, r3
 800df74:	68fb      	ldr	r3, [r7, #12]
 800df76:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800df78:	68fb      	ldr	r3, [r7, #12]
 800df7a:	22ff      	movs	r2, #255	; 0xff
 800df7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800df80:	68fb      	ldr	r3, [r7, #12]
 800df82:	22ff      	movs	r2, #255	; 0xff
 800df84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800df88:	683b      	ldr	r3, [r7, #0]
 800df8a:	2b00      	cmp	r3, #0
 800df8c:	d114      	bne.n	800dfb8 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800df8e:	68fb      	ldr	r3, [r7, #12]
 800df90:	691b      	ldr	r3, [r3, #16]
 800df92:	2b00      	cmp	r3, #0
 800df94:	d01a      	beq.n	800dfcc <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800df96:	68fb      	ldr	r3, [r7, #12]
 800df98:	3310      	adds	r3, #16
 800df9a:	4618      	mov	r0, r3
 800df9c:	f001 f968 	bl	800f270 <xTaskRemoveFromEventList>
 800dfa0:	4603      	mov	r3, r0
 800dfa2:	2b00      	cmp	r3, #0
 800dfa4:	d012      	beq.n	800dfcc <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800dfa6:	4b0d      	ldr	r3, [pc, #52]	; (800dfdc <xQueueGenericReset+0xcc>)
 800dfa8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dfac:	601a      	str	r2, [r3, #0]
 800dfae:	f3bf 8f4f 	dsb	sy
 800dfb2:	f3bf 8f6f 	isb	sy
 800dfb6:	e009      	b.n	800dfcc <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800dfb8:	68fb      	ldr	r3, [r7, #12]
 800dfba:	3310      	adds	r3, #16
 800dfbc:	4618      	mov	r0, r3
 800dfbe:	f7ff fef3 	bl	800dda8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800dfc2:	68fb      	ldr	r3, [r7, #12]
 800dfc4:	3324      	adds	r3, #36	; 0x24
 800dfc6:	4618      	mov	r0, r3
 800dfc8:	f7ff feee 	bl	800dda8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800dfcc:	f002 f87c 	bl	80100c8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800dfd0:	2301      	movs	r3, #1
}
 800dfd2:	4618      	mov	r0, r3
 800dfd4:	3710      	adds	r7, #16
 800dfd6:	46bd      	mov	sp, r7
 800dfd8:	bd80      	pop	{r7, pc}
 800dfda:	bf00      	nop
 800dfdc:	e000ed04 	.word	0xe000ed04

0800dfe0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800dfe0:	b580      	push	{r7, lr}
 800dfe2:	b08e      	sub	sp, #56	; 0x38
 800dfe4:	af02      	add	r7, sp, #8
 800dfe6:	60f8      	str	r0, [r7, #12]
 800dfe8:	60b9      	str	r1, [r7, #8]
 800dfea:	607a      	str	r2, [r7, #4]
 800dfec:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800dfee:	68fb      	ldr	r3, [r7, #12]
 800dff0:	2b00      	cmp	r3, #0
 800dff2:	d109      	bne.n	800e008 <xQueueGenericCreateStatic+0x28>
 800dff4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dff8:	f383 8811 	msr	BASEPRI, r3
 800dffc:	f3bf 8f6f 	isb	sy
 800e000:	f3bf 8f4f 	dsb	sy
 800e004:	62bb      	str	r3, [r7, #40]	; 0x28
 800e006:	e7fe      	b.n	800e006 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800e008:	683b      	ldr	r3, [r7, #0]
 800e00a:	2b00      	cmp	r3, #0
 800e00c:	d109      	bne.n	800e022 <xQueueGenericCreateStatic+0x42>
 800e00e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e012:	f383 8811 	msr	BASEPRI, r3
 800e016:	f3bf 8f6f 	isb	sy
 800e01a:	f3bf 8f4f 	dsb	sy
 800e01e:	627b      	str	r3, [r7, #36]	; 0x24
 800e020:	e7fe      	b.n	800e020 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	2b00      	cmp	r3, #0
 800e026:	d002      	beq.n	800e02e <xQueueGenericCreateStatic+0x4e>
 800e028:	68bb      	ldr	r3, [r7, #8]
 800e02a:	2b00      	cmp	r3, #0
 800e02c:	d001      	beq.n	800e032 <xQueueGenericCreateStatic+0x52>
 800e02e:	2301      	movs	r3, #1
 800e030:	e000      	b.n	800e034 <xQueueGenericCreateStatic+0x54>
 800e032:	2300      	movs	r3, #0
 800e034:	2b00      	cmp	r3, #0
 800e036:	d109      	bne.n	800e04c <xQueueGenericCreateStatic+0x6c>
 800e038:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e03c:	f383 8811 	msr	BASEPRI, r3
 800e040:	f3bf 8f6f 	isb	sy
 800e044:	f3bf 8f4f 	dsb	sy
 800e048:	623b      	str	r3, [r7, #32]
 800e04a:	e7fe      	b.n	800e04a <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	2b00      	cmp	r3, #0
 800e050:	d102      	bne.n	800e058 <xQueueGenericCreateStatic+0x78>
 800e052:	68bb      	ldr	r3, [r7, #8]
 800e054:	2b00      	cmp	r3, #0
 800e056:	d101      	bne.n	800e05c <xQueueGenericCreateStatic+0x7c>
 800e058:	2301      	movs	r3, #1
 800e05a:	e000      	b.n	800e05e <xQueueGenericCreateStatic+0x7e>
 800e05c:	2300      	movs	r3, #0
 800e05e:	2b00      	cmp	r3, #0
 800e060:	d109      	bne.n	800e076 <xQueueGenericCreateStatic+0x96>
 800e062:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e066:	f383 8811 	msr	BASEPRI, r3
 800e06a:	f3bf 8f6f 	isb	sy
 800e06e:	f3bf 8f4f 	dsb	sy
 800e072:	61fb      	str	r3, [r7, #28]
 800e074:	e7fe      	b.n	800e074 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800e076:	2350      	movs	r3, #80	; 0x50
 800e078:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800e07a:	697b      	ldr	r3, [r7, #20]
 800e07c:	2b50      	cmp	r3, #80	; 0x50
 800e07e:	d009      	beq.n	800e094 <xQueueGenericCreateStatic+0xb4>
 800e080:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e084:	f383 8811 	msr	BASEPRI, r3
 800e088:	f3bf 8f6f 	isb	sy
 800e08c:	f3bf 8f4f 	dsb	sy
 800e090:	61bb      	str	r3, [r7, #24]
 800e092:	e7fe      	b.n	800e092 <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800e094:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800e096:	683b      	ldr	r3, [r7, #0]
 800e098:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800e09a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e09c:	2b00      	cmp	r3, #0
 800e09e:	d00d      	beq.n	800e0bc <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800e0a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e0a2:	2201      	movs	r2, #1
 800e0a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800e0a8:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800e0ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e0ae:	9300      	str	r3, [sp, #0]
 800e0b0:	4613      	mov	r3, r2
 800e0b2:	687a      	ldr	r2, [r7, #4]
 800e0b4:	68b9      	ldr	r1, [r7, #8]
 800e0b6:	68f8      	ldr	r0, [r7, #12]
 800e0b8:	f000 f844 	bl	800e144 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800e0bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800e0be:	4618      	mov	r0, r3
 800e0c0:	3730      	adds	r7, #48	; 0x30
 800e0c2:	46bd      	mov	sp, r7
 800e0c4:	bd80      	pop	{r7, pc}

0800e0c6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800e0c6:	b580      	push	{r7, lr}
 800e0c8:	b08a      	sub	sp, #40	; 0x28
 800e0ca:	af02      	add	r7, sp, #8
 800e0cc:	60f8      	str	r0, [r7, #12]
 800e0ce:	60b9      	str	r1, [r7, #8]
 800e0d0:	4613      	mov	r3, r2
 800e0d2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800e0d4:	68fb      	ldr	r3, [r7, #12]
 800e0d6:	2b00      	cmp	r3, #0
 800e0d8:	d109      	bne.n	800e0ee <xQueueGenericCreate+0x28>
 800e0da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e0de:	f383 8811 	msr	BASEPRI, r3
 800e0e2:	f3bf 8f6f 	isb	sy
 800e0e6:	f3bf 8f4f 	dsb	sy
 800e0ea:	613b      	str	r3, [r7, #16]
 800e0ec:	e7fe      	b.n	800e0ec <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800e0ee:	68bb      	ldr	r3, [r7, #8]
 800e0f0:	2b00      	cmp	r3, #0
 800e0f2:	d102      	bne.n	800e0fa <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800e0f4:	2300      	movs	r3, #0
 800e0f6:	61fb      	str	r3, [r7, #28]
 800e0f8:	e004      	b.n	800e104 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e0fa:	68fb      	ldr	r3, [r7, #12]
 800e0fc:	68ba      	ldr	r2, [r7, #8]
 800e0fe:	fb02 f303 	mul.w	r3, r2, r3
 800e102:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800e104:	69fb      	ldr	r3, [r7, #28]
 800e106:	3350      	adds	r3, #80	; 0x50
 800e108:	4618      	mov	r0, r3
 800e10a:	f002 f8c9 	bl	80102a0 <pvPortMalloc>
 800e10e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800e110:	69bb      	ldr	r3, [r7, #24]
 800e112:	2b00      	cmp	r3, #0
 800e114:	d011      	beq.n	800e13a <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800e116:	69bb      	ldr	r3, [r7, #24]
 800e118:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800e11a:	697b      	ldr	r3, [r7, #20]
 800e11c:	3350      	adds	r3, #80	; 0x50
 800e11e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800e120:	69bb      	ldr	r3, [r7, #24]
 800e122:	2200      	movs	r2, #0
 800e124:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800e128:	79fa      	ldrb	r2, [r7, #7]
 800e12a:	69bb      	ldr	r3, [r7, #24]
 800e12c:	9300      	str	r3, [sp, #0]
 800e12e:	4613      	mov	r3, r2
 800e130:	697a      	ldr	r2, [r7, #20]
 800e132:	68b9      	ldr	r1, [r7, #8]
 800e134:	68f8      	ldr	r0, [r7, #12]
 800e136:	f000 f805 	bl	800e144 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800e13a:	69bb      	ldr	r3, [r7, #24]
	}
 800e13c:	4618      	mov	r0, r3
 800e13e:	3720      	adds	r7, #32
 800e140:	46bd      	mov	sp, r7
 800e142:	bd80      	pop	{r7, pc}

0800e144 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800e144:	b580      	push	{r7, lr}
 800e146:	b084      	sub	sp, #16
 800e148:	af00      	add	r7, sp, #0
 800e14a:	60f8      	str	r0, [r7, #12]
 800e14c:	60b9      	str	r1, [r7, #8]
 800e14e:	607a      	str	r2, [r7, #4]
 800e150:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800e152:	68bb      	ldr	r3, [r7, #8]
 800e154:	2b00      	cmp	r3, #0
 800e156:	d103      	bne.n	800e160 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800e158:	69bb      	ldr	r3, [r7, #24]
 800e15a:	69ba      	ldr	r2, [r7, #24]
 800e15c:	601a      	str	r2, [r3, #0]
 800e15e:	e002      	b.n	800e166 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800e160:	69bb      	ldr	r3, [r7, #24]
 800e162:	687a      	ldr	r2, [r7, #4]
 800e164:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800e166:	69bb      	ldr	r3, [r7, #24]
 800e168:	68fa      	ldr	r2, [r7, #12]
 800e16a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800e16c:	69bb      	ldr	r3, [r7, #24]
 800e16e:	68ba      	ldr	r2, [r7, #8]
 800e170:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800e172:	2101      	movs	r1, #1
 800e174:	69b8      	ldr	r0, [r7, #24]
 800e176:	f7ff fecb 	bl	800df10 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800e17a:	69bb      	ldr	r3, [r7, #24]
 800e17c:	78fa      	ldrb	r2, [r7, #3]
 800e17e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800e182:	bf00      	nop
 800e184:	3710      	adds	r7, #16
 800e186:	46bd      	mov	sp, r7
 800e188:	bd80      	pop	{r7, pc}
	...

0800e18c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800e18c:	b580      	push	{r7, lr}
 800e18e:	b08e      	sub	sp, #56	; 0x38
 800e190:	af00      	add	r7, sp, #0
 800e192:	60f8      	str	r0, [r7, #12]
 800e194:	60b9      	str	r1, [r7, #8]
 800e196:	607a      	str	r2, [r7, #4]
 800e198:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800e19a:	2300      	movs	r3, #0
 800e19c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e19e:	68fb      	ldr	r3, [r7, #12]
 800e1a0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800e1a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e1a4:	2b00      	cmp	r3, #0
 800e1a6:	d109      	bne.n	800e1bc <xQueueGenericSend+0x30>
 800e1a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e1ac:	f383 8811 	msr	BASEPRI, r3
 800e1b0:	f3bf 8f6f 	isb	sy
 800e1b4:	f3bf 8f4f 	dsb	sy
 800e1b8:	62bb      	str	r3, [r7, #40]	; 0x28
 800e1ba:	e7fe      	b.n	800e1ba <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e1bc:	68bb      	ldr	r3, [r7, #8]
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	d103      	bne.n	800e1ca <xQueueGenericSend+0x3e>
 800e1c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e1c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e1c6:	2b00      	cmp	r3, #0
 800e1c8:	d101      	bne.n	800e1ce <xQueueGenericSend+0x42>
 800e1ca:	2301      	movs	r3, #1
 800e1cc:	e000      	b.n	800e1d0 <xQueueGenericSend+0x44>
 800e1ce:	2300      	movs	r3, #0
 800e1d0:	2b00      	cmp	r3, #0
 800e1d2:	d109      	bne.n	800e1e8 <xQueueGenericSend+0x5c>
 800e1d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e1d8:	f383 8811 	msr	BASEPRI, r3
 800e1dc:	f3bf 8f6f 	isb	sy
 800e1e0:	f3bf 8f4f 	dsb	sy
 800e1e4:	627b      	str	r3, [r7, #36]	; 0x24
 800e1e6:	e7fe      	b.n	800e1e6 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800e1e8:	683b      	ldr	r3, [r7, #0]
 800e1ea:	2b02      	cmp	r3, #2
 800e1ec:	d103      	bne.n	800e1f6 <xQueueGenericSend+0x6a>
 800e1ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e1f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e1f2:	2b01      	cmp	r3, #1
 800e1f4:	d101      	bne.n	800e1fa <xQueueGenericSend+0x6e>
 800e1f6:	2301      	movs	r3, #1
 800e1f8:	e000      	b.n	800e1fc <xQueueGenericSend+0x70>
 800e1fa:	2300      	movs	r3, #0
 800e1fc:	2b00      	cmp	r3, #0
 800e1fe:	d109      	bne.n	800e214 <xQueueGenericSend+0x88>
 800e200:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e204:	f383 8811 	msr	BASEPRI, r3
 800e208:	f3bf 8f6f 	isb	sy
 800e20c:	f3bf 8f4f 	dsb	sy
 800e210:	623b      	str	r3, [r7, #32]
 800e212:	e7fe      	b.n	800e212 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e214:	f001 f9e2 	bl	800f5dc <xTaskGetSchedulerState>
 800e218:	4603      	mov	r3, r0
 800e21a:	2b00      	cmp	r3, #0
 800e21c:	d102      	bne.n	800e224 <xQueueGenericSend+0x98>
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	2b00      	cmp	r3, #0
 800e222:	d101      	bne.n	800e228 <xQueueGenericSend+0x9c>
 800e224:	2301      	movs	r3, #1
 800e226:	e000      	b.n	800e22a <xQueueGenericSend+0x9e>
 800e228:	2300      	movs	r3, #0
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	d109      	bne.n	800e242 <xQueueGenericSend+0xb6>
 800e22e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e232:	f383 8811 	msr	BASEPRI, r3
 800e236:	f3bf 8f6f 	isb	sy
 800e23a:	f3bf 8f4f 	dsb	sy
 800e23e:	61fb      	str	r3, [r7, #28]
 800e240:	e7fe      	b.n	800e240 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e242:	f001 ff13 	bl	801006c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800e246:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e248:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e24a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e24c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e24e:	429a      	cmp	r2, r3
 800e250:	d302      	bcc.n	800e258 <xQueueGenericSend+0xcc>
 800e252:	683b      	ldr	r3, [r7, #0]
 800e254:	2b02      	cmp	r3, #2
 800e256:	d129      	bne.n	800e2ac <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800e258:	683a      	ldr	r2, [r7, #0]
 800e25a:	68b9      	ldr	r1, [r7, #8]
 800e25c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e25e:	f000 fa7c 	bl	800e75a <prvCopyDataToQueue>
 800e262:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e264:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e268:	2b00      	cmp	r3, #0
 800e26a:	d010      	beq.n	800e28e <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e26c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e26e:	3324      	adds	r3, #36	; 0x24
 800e270:	4618      	mov	r0, r3
 800e272:	f000 fffd 	bl	800f270 <xTaskRemoveFromEventList>
 800e276:	4603      	mov	r3, r0
 800e278:	2b00      	cmp	r3, #0
 800e27a:	d013      	beq.n	800e2a4 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800e27c:	4b3f      	ldr	r3, [pc, #252]	; (800e37c <xQueueGenericSend+0x1f0>)
 800e27e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e282:	601a      	str	r2, [r3, #0]
 800e284:	f3bf 8f4f 	dsb	sy
 800e288:	f3bf 8f6f 	isb	sy
 800e28c:	e00a      	b.n	800e2a4 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800e28e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e290:	2b00      	cmp	r3, #0
 800e292:	d007      	beq.n	800e2a4 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800e294:	4b39      	ldr	r3, [pc, #228]	; (800e37c <xQueueGenericSend+0x1f0>)
 800e296:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e29a:	601a      	str	r2, [r3, #0]
 800e29c:	f3bf 8f4f 	dsb	sy
 800e2a0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800e2a4:	f001 ff10 	bl	80100c8 <vPortExitCritical>
				return pdPASS;
 800e2a8:	2301      	movs	r3, #1
 800e2aa:	e063      	b.n	800e374 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	2b00      	cmp	r3, #0
 800e2b0:	d103      	bne.n	800e2ba <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800e2b2:	f001 ff09 	bl	80100c8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800e2b6:	2300      	movs	r3, #0
 800e2b8:	e05c      	b.n	800e374 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e2ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e2bc:	2b00      	cmp	r3, #0
 800e2be:	d106      	bne.n	800e2ce <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e2c0:	f107 0314 	add.w	r3, r7, #20
 800e2c4:	4618      	mov	r0, r3
 800e2c6:	f001 f835 	bl	800f334 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e2ca:	2301      	movs	r3, #1
 800e2cc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e2ce:	f001 fefb 	bl	80100c8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e2d2:	f000 fdb1 	bl	800ee38 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e2d6:	f001 fec9 	bl	801006c <vPortEnterCritical>
 800e2da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e2dc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e2e0:	b25b      	sxtb	r3, r3
 800e2e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e2e6:	d103      	bne.n	800e2f0 <xQueueGenericSend+0x164>
 800e2e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e2ea:	2200      	movs	r2, #0
 800e2ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e2f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e2f2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e2f6:	b25b      	sxtb	r3, r3
 800e2f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e2fc:	d103      	bne.n	800e306 <xQueueGenericSend+0x17a>
 800e2fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e300:	2200      	movs	r2, #0
 800e302:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e306:	f001 fedf 	bl	80100c8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e30a:	1d3a      	adds	r2, r7, #4
 800e30c:	f107 0314 	add.w	r3, r7, #20
 800e310:	4611      	mov	r1, r2
 800e312:	4618      	mov	r0, r3
 800e314:	f001 f824 	bl	800f360 <xTaskCheckForTimeOut>
 800e318:	4603      	mov	r3, r0
 800e31a:	2b00      	cmp	r3, #0
 800e31c:	d124      	bne.n	800e368 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800e31e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e320:	f000 fb13 	bl	800e94a <prvIsQueueFull>
 800e324:	4603      	mov	r3, r0
 800e326:	2b00      	cmp	r3, #0
 800e328:	d018      	beq.n	800e35c <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800e32a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e32c:	3310      	adds	r3, #16
 800e32e:	687a      	ldr	r2, [r7, #4]
 800e330:	4611      	mov	r1, r2
 800e332:	4618      	mov	r0, r3
 800e334:	f000 ff4e 	bl	800f1d4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800e338:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e33a:	f000 fa9e 	bl	800e87a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800e33e:	f000 fd89 	bl	800ee54 <xTaskResumeAll>
 800e342:	4603      	mov	r3, r0
 800e344:	2b00      	cmp	r3, #0
 800e346:	f47f af7c 	bne.w	800e242 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800e34a:	4b0c      	ldr	r3, [pc, #48]	; (800e37c <xQueueGenericSend+0x1f0>)
 800e34c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e350:	601a      	str	r2, [r3, #0]
 800e352:	f3bf 8f4f 	dsb	sy
 800e356:	f3bf 8f6f 	isb	sy
 800e35a:	e772      	b.n	800e242 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800e35c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e35e:	f000 fa8c 	bl	800e87a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e362:	f000 fd77 	bl	800ee54 <xTaskResumeAll>
 800e366:	e76c      	b.n	800e242 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800e368:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e36a:	f000 fa86 	bl	800e87a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e36e:	f000 fd71 	bl	800ee54 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800e372:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800e374:	4618      	mov	r0, r3
 800e376:	3738      	adds	r7, #56	; 0x38
 800e378:	46bd      	mov	sp, r7
 800e37a:	bd80      	pop	{r7, pc}
 800e37c:	e000ed04 	.word	0xe000ed04

0800e380 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800e380:	b580      	push	{r7, lr}
 800e382:	b08e      	sub	sp, #56	; 0x38
 800e384:	af00      	add	r7, sp, #0
 800e386:	60f8      	str	r0, [r7, #12]
 800e388:	60b9      	str	r1, [r7, #8]
 800e38a:	607a      	str	r2, [r7, #4]
 800e38c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800e38e:	68fb      	ldr	r3, [r7, #12]
 800e390:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800e392:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e394:	2b00      	cmp	r3, #0
 800e396:	d109      	bne.n	800e3ac <xQueueGenericSendFromISR+0x2c>
 800e398:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e39c:	f383 8811 	msr	BASEPRI, r3
 800e3a0:	f3bf 8f6f 	isb	sy
 800e3a4:	f3bf 8f4f 	dsb	sy
 800e3a8:	627b      	str	r3, [r7, #36]	; 0x24
 800e3aa:	e7fe      	b.n	800e3aa <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e3ac:	68bb      	ldr	r3, [r7, #8]
 800e3ae:	2b00      	cmp	r3, #0
 800e3b0:	d103      	bne.n	800e3ba <xQueueGenericSendFromISR+0x3a>
 800e3b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e3b6:	2b00      	cmp	r3, #0
 800e3b8:	d101      	bne.n	800e3be <xQueueGenericSendFromISR+0x3e>
 800e3ba:	2301      	movs	r3, #1
 800e3bc:	e000      	b.n	800e3c0 <xQueueGenericSendFromISR+0x40>
 800e3be:	2300      	movs	r3, #0
 800e3c0:	2b00      	cmp	r3, #0
 800e3c2:	d109      	bne.n	800e3d8 <xQueueGenericSendFromISR+0x58>
 800e3c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e3c8:	f383 8811 	msr	BASEPRI, r3
 800e3cc:	f3bf 8f6f 	isb	sy
 800e3d0:	f3bf 8f4f 	dsb	sy
 800e3d4:	623b      	str	r3, [r7, #32]
 800e3d6:	e7fe      	b.n	800e3d6 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800e3d8:	683b      	ldr	r3, [r7, #0]
 800e3da:	2b02      	cmp	r3, #2
 800e3dc:	d103      	bne.n	800e3e6 <xQueueGenericSendFromISR+0x66>
 800e3de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e3e2:	2b01      	cmp	r3, #1
 800e3e4:	d101      	bne.n	800e3ea <xQueueGenericSendFromISR+0x6a>
 800e3e6:	2301      	movs	r3, #1
 800e3e8:	e000      	b.n	800e3ec <xQueueGenericSendFromISR+0x6c>
 800e3ea:	2300      	movs	r3, #0
 800e3ec:	2b00      	cmp	r3, #0
 800e3ee:	d109      	bne.n	800e404 <xQueueGenericSendFromISR+0x84>
 800e3f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e3f4:	f383 8811 	msr	BASEPRI, r3
 800e3f8:	f3bf 8f6f 	isb	sy
 800e3fc:	f3bf 8f4f 	dsb	sy
 800e400:	61fb      	str	r3, [r7, #28]
 800e402:	e7fe      	b.n	800e402 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e404:	f001 ff0e 	bl	8010224 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800e408:	f3ef 8211 	mrs	r2, BASEPRI
 800e40c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e410:	f383 8811 	msr	BASEPRI, r3
 800e414:	f3bf 8f6f 	isb	sy
 800e418:	f3bf 8f4f 	dsb	sy
 800e41c:	61ba      	str	r2, [r7, #24]
 800e41e:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800e420:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800e422:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800e424:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e426:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e428:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e42a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e42c:	429a      	cmp	r2, r3
 800e42e:	d302      	bcc.n	800e436 <xQueueGenericSendFromISR+0xb6>
 800e430:	683b      	ldr	r3, [r7, #0]
 800e432:	2b02      	cmp	r3, #2
 800e434:	d12c      	bne.n	800e490 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800e436:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e438:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e43c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800e440:	683a      	ldr	r2, [r7, #0]
 800e442:	68b9      	ldr	r1, [r7, #8]
 800e444:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e446:	f000 f988 	bl	800e75a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800e44a:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800e44e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e452:	d112      	bne.n	800e47a <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e454:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e458:	2b00      	cmp	r3, #0
 800e45a:	d016      	beq.n	800e48a <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e45c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e45e:	3324      	adds	r3, #36	; 0x24
 800e460:	4618      	mov	r0, r3
 800e462:	f000 ff05 	bl	800f270 <xTaskRemoveFromEventList>
 800e466:	4603      	mov	r3, r0
 800e468:	2b00      	cmp	r3, #0
 800e46a:	d00e      	beq.n	800e48a <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800e46c:	687b      	ldr	r3, [r7, #4]
 800e46e:	2b00      	cmp	r3, #0
 800e470:	d00b      	beq.n	800e48a <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	2201      	movs	r2, #1
 800e476:	601a      	str	r2, [r3, #0]
 800e478:	e007      	b.n	800e48a <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800e47a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800e47e:	3301      	adds	r3, #1
 800e480:	b2db      	uxtb	r3, r3
 800e482:	b25a      	sxtb	r2, r3
 800e484:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e486:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800e48a:	2301      	movs	r3, #1
 800e48c:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800e48e:	e001      	b.n	800e494 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800e490:	2300      	movs	r3, #0
 800e492:	637b      	str	r3, [r7, #52]	; 0x34
 800e494:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e496:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800e498:	693b      	ldr	r3, [r7, #16]
 800e49a:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e49e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800e4a0:	4618      	mov	r0, r3
 800e4a2:	3738      	adds	r7, #56	; 0x38
 800e4a4:	46bd      	mov	sp, r7
 800e4a6:	bd80      	pop	{r7, pc}

0800e4a8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800e4a8:	b580      	push	{r7, lr}
 800e4aa:	b08c      	sub	sp, #48	; 0x30
 800e4ac:	af00      	add	r7, sp, #0
 800e4ae:	60f8      	str	r0, [r7, #12]
 800e4b0:	60b9      	str	r1, [r7, #8]
 800e4b2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800e4b4:	2300      	movs	r3, #0
 800e4b6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e4b8:	68fb      	ldr	r3, [r7, #12]
 800e4ba:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800e4bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4be:	2b00      	cmp	r3, #0
 800e4c0:	d109      	bne.n	800e4d6 <xQueueReceive+0x2e>
	__asm volatile
 800e4c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4c6:	f383 8811 	msr	BASEPRI, r3
 800e4ca:	f3bf 8f6f 	isb	sy
 800e4ce:	f3bf 8f4f 	dsb	sy
 800e4d2:	623b      	str	r3, [r7, #32]
 800e4d4:	e7fe      	b.n	800e4d4 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e4d6:	68bb      	ldr	r3, [r7, #8]
 800e4d8:	2b00      	cmp	r3, #0
 800e4da:	d103      	bne.n	800e4e4 <xQueueReceive+0x3c>
 800e4dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e4e0:	2b00      	cmp	r3, #0
 800e4e2:	d101      	bne.n	800e4e8 <xQueueReceive+0x40>
 800e4e4:	2301      	movs	r3, #1
 800e4e6:	e000      	b.n	800e4ea <xQueueReceive+0x42>
 800e4e8:	2300      	movs	r3, #0
 800e4ea:	2b00      	cmp	r3, #0
 800e4ec:	d109      	bne.n	800e502 <xQueueReceive+0x5a>
 800e4ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4f2:	f383 8811 	msr	BASEPRI, r3
 800e4f6:	f3bf 8f6f 	isb	sy
 800e4fa:	f3bf 8f4f 	dsb	sy
 800e4fe:	61fb      	str	r3, [r7, #28]
 800e500:	e7fe      	b.n	800e500 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e502:	f001 f86b 	bl	800f5dc <xTaskGetSchedulerState>
 800e506:	4603      	mov	r3, r0
 800e508:	2b00      	cmp	r3, #0
 800e50a:	d102      	bne.n	800e512 <xQueueReceive+0x6a>
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	2b00      	cmp	r3, #0
 800e510:	d101      	bne.n	800e516 <xQueueReceive+0x6e>
 800e512:	2301      	movs	r3, #1
 800e514:	e000      	b.n	800e518 <xQueueReceive+0x70>
 800e516:	2300      	movs	r3, #0
 800e518:	2b00      	cmp	r3, #0
 800e51a:	d109      	bne.n	800e530 <xQueueReceive+0x88>
 800e51c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e520:	f383 8811 	msr	BASEPRI, r3
 800e524:	f3bf 8f6f 	isb	sy
 800e528:	f3bf 8f4f 	dsb	sy
 800e52c:	61bb      	str	r3, [r7, #24]
 800e52e:	e7fe      	b.n	800e52e <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e530:	f001 fd9c 	bl	801006c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e534:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e536:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e538:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e53a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	d01f      	beq.n	800e580 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800e540:	68b9      	ldr	r1, [r7, #8]
 800e542:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e544:	f000 f973 	bl	800e82e <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800e548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e54a:	1e5a      	subs	r2, r3, #1
 800e54c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e54e:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e550:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e552:	691b      	ldr	r3, [r3, #16]
 800e554:	2b00      	cmp	r3, #0
 800e556:	d00f      	beq.n	800e578 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e558:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e55a:	3310      	adds	r3, #16
 800e55c:	4618      	mov	r0, r3
 800e55e:	f000 fe87 	bl	800f270 <xTaskRemoveFromEventList>
 800e562:	4603      	mov	r3, r0
 800e564:	2b00      	cmp	r3, #0
 800e566:	d007      	beq.n	800e578 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800e568:	4b3c      	ldr	r3, [pc, #240]	; (800e65c <xQueueReceive+0x1b4>)
 800e56a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e56e:	601a      	str	r2, [r3, #0]
 800e570:	f3bf 8f4f 	dsb	sy
 800e574:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800e578:	f001 fda6 	bl	80100c8 <vPortExitCritical>
				return pdPASS;
 800e57c:	2301      	movs	r3, #1
 800e57e:	e069      	b.n	800e654 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e580:	687b      	ldr	r3, [r7, #4]
 800e582:	2b00      	cmp	r3, #0
 800e584:	d103      	bne.n	800e58e <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800e586:	f001 fd9f 	bl	80100c8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800e58a:	2300      	movs	r3, #0
 800e58c:	e062      	b.n	800e654 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e58e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e590:	2b00      	cmp	r3, #0
 800e592:	d106      	bne.n	800e5a2 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e594:	f107 0310 	add.w	r3, r7, #16
 800e598:	4618      	mov	r0, r3
 800e59a:	f000 fecb 	bl	800f334 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e59e:	2301      	movs	r3, #1
 800e5a0:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e5a2:	f001 fd91 	bl	80100c8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e5a6:	f000 fc47 	bl	800ee38 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e5aa:	f001 fd5f 	bl	801006c <vPortEnterCritical>
 800e5ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e5b0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e5b4:	b25b      	sxtb	r3, r3
 800e5b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e5ba:	d103      	bne.n	800e5c4 <xQueueReceive+0x11c>
 800e5bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e5be:	2200      	movs	r2, #0
 800e5c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e5c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e5c6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e5ca:	b25b      	sxtb	r3, r3
 800e5cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e5d0:	d103      	bne.n	800e5da <xQueueReceive+0x132>
 800e5d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e5d4:	2200      	movs	r2, #0
 800e5d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e5da:	f001 fd75 	bl	80100c8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e5de:	1d3a      	adds	r2, r7, #4
 800e5e0:	f107 0310 	add.w	r3, r7, #16
 800e5e4:	4611      	mov	r1, r2
 800e5e6:	4618      	mov	r0, r3
 800e5e8:	f000 feba 	bl	800f360 <xTaskCheckForTimeOut>
 800e5ec:	4603      	mov	r3, r0
 800e5ee:	2b00      	cmp	r3, #0
 800e5f0:	d123      	bne.n	800e63a <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e5f2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e5f4:	f000 f993 	bl	800e91e <prvIsQueueEmpty>
 800e5f8:	4603      	mov	r3, r0
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	d017      	beq.n	800e62e <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800e5fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e600:	3324      	adds	r3, #36	; 0x24
 800e602:	687a      	ldr	r2, [r7, #4]
 800e604:	4611      	mov	r1, r2
 800e606:	4618      	mov	r0, r3
 800e608:	f000 fde4 	bl	800f1d4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800e60c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e60e:	f000 f934 	bl	800e87a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800e612:	f000 fc1f 	bl	800ee54 <xTaskResumeAll>
 800e616:	4603      	mov	r3, r0
 800e618:	2b00      	cmp	r3, #0
 800e61a:	d189      	bne.n	800e530 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 800e61c:	4b0f      	ldr	r3, [pc, #60]	; (800e65c <xQueueReceive+0x1b4>)
 800e61e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e622:	601a      	str	r2, [r3, #0]
 800e624:	f3bf 8f4f 	dsb	sy
 800e628:	f3bf 8f6f 	isb	sy
 800e62c:	e780      	b.n	800e530 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800e62e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e630:	f000 f923 	bl	800e87a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e634:	f000 fc0e 	bl	800ee54 <xTaskResumeAll>
 800e638:	e77a      	b.n	800e530 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800e63a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e63c:	f000 f91d 	bl	800e87a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e640:	f000 fc08 	bl	800ee54 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e644:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e646:	f000 f96a 	bl	800e91e <prvIsQueueEmpty>
 800e64a:	4603      	mov	r3, r0
 800e64c:	2b00      	cmp	r3, #0
 800e64e:	f43f af6f 	beq.w	800e530 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800e652:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800e654:	4618      	mov	r0, r3
 800e656:	3730      	adds	r7, #48	; 0x30
 800e658:	46bd      	mov	sp, r7
 800e65a:	bd80      	pop	{r7, pc}
 800e65c:	e000ed04 	.word	0xe000ed04

0800e660 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800e660:	b580      	push	{r7, lr}
 800e662:	b08e      	sub	sp, #56	; 0x38
 800e664:	af00      	add	r7, sp, #0
 800e666:	60f8      	str	r0, [r7, #12]
 800e668:	60b9      	str	r1, [r7, #8]
 800e66a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800e66c:	68fb      	ldr	r3, [r7, #12]
 800e66e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800e670:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e672:	2b00      	cmp	r3, #0
 800e674:	d109      	bne.n	800e68a <xQueueReceiveFromISR+0x2a>
 800e676:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e67a:	f383 8811 	msr	BASEPRI, r3
 800e67e:	f3bf 8f6f 	isb	sy
 800e682:	f3bf 8f4f 	dsb	sy
 800e686:	623b      	str	r3, [r7, #32]
 800e688:	e7fe      	b.n	800e688 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e68a:	68bb      	ldr	r3, [r7, #8]
 800e68c:	2b00      	cmp	r3, #0
 800e68e:	d103      	bne.n	800e698 <xQueueReceiveFromISR+0x38>
 800e690:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e692:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e694:	2b00      	cmp	r3, #0
 800e696:	d101      	bne.n	800e69c <xQueueReceiveFromISR+0x3c>
 800e698:	2301      	movs	r3, #1
 800e69a:	e000      	b.n	800e69e <xQueueReceiveFromISR+0x3e>
 800e69c:	2300      	movs	r3, #0
 800e69e:	2b00      	cmp	r3, #0
 800e6a0:	d109      	bne.n	800e6b6 <xQueueReceiveFromISR+0x56>
 800e6a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e6a6:	f383 8811 	msr	BASEPRI, r3
 800e6aa:	f3bf 8f6f 	isb	sy
 800e6ae:	f3bf 8f4f 	dsb	sy
 800e6b2:	61fb      	str	r3, [r7, #28]
 800e6b4:	e7fe      	b.n	800e6b4 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e6b6:	f001 fdb5 	bl	8010224 <vPortValidateInterruptPriority>
	__asm volatile
 800e6ba:	f3ef 8211 	mrs	r2, BASEPRI
 800e6be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e6c2:	f383 8811 	msr	BASEPRI, r3
 800e6c6:	f3bf 8f6f 	isb	sy
 800e6ca:	f3bf 8f4f 	dsb	sy
 800e6ce:	61ba      	str	r2, [r7, #24]
 800e6d0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800e6d2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800e6d4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e6d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e6d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e6da:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e6dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e6de:	2b00      	cmp	r3, #0
 800e6e0:	d02f      	beq.n	800e742 <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800e6e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e6e4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e6e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800e6ec:	68b9      	ldr	r1, [r7, #8]
 800e6ee:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e6f0:	f000 f89d 	bl	800e82e <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800e6f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e6f6:	1e5a      	subs	r2, r3, #1
 800e6f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e6fa:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800e6fc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800e700:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e704:	d112      	bne.n	800e72c <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e706:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e708:	691b      	ldr	r3, [r3, #16]
 800e70a:	2b00      	cmp	r3, #0
 800e70c:	d016      	beq.n	800e73c <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e70e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e710:	3310      	adds	r3, #16
 800e712:	4618      	mov	r0, r3
 800e714:	f000 fdac 	bl	800f270 <xTaskRemoveFromEventList>
 800e718:	4603      	mov	r3, r0
 800e71a:	2b00      	cmp	r3, #0
 800e71c:	d00e      	beq.n	800e73c <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800e71e:	687b      	ldr	r3, [r7, #4]
 800e720:	2b00      	cmp	r3, #0
 800e722:	d00b      	beq.n	800e73c <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800e724:	687b      	ldr	r3, [r7, #4]
 800e726:	2201      	movs	r2, #1
 800e728:	601a      	str	r2, [r3, #0]
 800e72a:	e007      	b.n	800e73c <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800e72c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e730:	3301      	adds	r3, #1
 800e732:	b2db      	uxtb	r3, r3
 800e734:	b25a      	sxtb	r2, r3
 800e736:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e738:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800e73c:	2301      	movs	r3, #1
 800e73e:	637b      	str	r3, [r7, #52]	; 0x34
 800e740:	e001      	b.n	800e746 <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 800e742:	2300      	movs	r3, #0
 800e744:	637b      	str	r3, [r7, #52]	; 0x34
 800e746:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e748:	613b      	str	r3, [r7, #16]
	__asm volatile
 800e74a:	693b      	ldr	r3, [r7, #16]
 800e74c:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e750:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800e752:	4618      	mov	r0, r3
 800e754:	3738      	adds	r7, #56	; 0x38
 800e756:	46bd      	mov	sp, r7
 800e758:	bd80      	pop	{r7, pc}

0800e75a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800e75a:	b580      	push	{r7, lr}
 800e75c:	b086      	sub	sp, #24
 800e75e:	af00      	add	r7, sp, #0
 800e760:	60f8      	str	r0, [r7, #12]
 800e762:	60b9      	str	r1, [r7, #8]
 800e764:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800e766:	2300      	movs	r3, #0
 800e768:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e76a:	68fb      	ldr	r3, [r7, #12]
 800e76c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e76e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800e770:	68fb      	ldr	r3, [r7, #12]
 800e772:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e774:	2b00      	cmp	r3, #0
 800e776:	d10d      	bne.n	800e794 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800e778:	68fb      	ldr	r3, [r7, #12]
 800e77a:	681b      	ldr	r3, [r3, #0]
 800e77c:	2b00      	cmp	r3, #0
 800e77e:	d14d      	bne.n	800e81c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800e780:	68fb      	ldr	r3, [r7, #12]
 800e782:	689b      	ldr	r3, [r3, #8]
 800e784:	4618      	mov	r0, r3
 800e786:	f000 ff47 	bl	800f618 <xTaskPriorityDisinherit>
 800e78a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800e78c:	68fb      	ldr	r3, [r7, #12]
 800e78e:	2200      	movs	r2, #0
 800e790:	609a      	str	r2, [r3, #8]
 800e792:	e043      	b.n	800e81c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800e794:	687b      	ldr	r3, [r7, #4]
 800e796:	2b00      	cmp	r3, #0
 800e798:	d119      	bne.n	800e7ce <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800e79a:	68fb      	ldr	r3, [r7, #12]
 800e79c:	6858      	ldr	r0, [r3, #4]
 800e79e:	68fb      	ldr	r3, [r7, #12]
 800e7a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e7a2:	461a      	mov	r2, r3
 800e7a4:	68b9      	ldr	r1, [r7, #8]
 800e7a6:	f002 fa8d 	bl	8010cc4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800e7aa:	68fb      	ldr	r3, [r7, #12]
 800e7ac:	685a      	ldr	r2, [r3, #4]
 800e7ae:	68fb      	ldr	r3, [r7, #12]
 800e7b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e7b2:	441a      	add	r2, r3
 800e7b4:	68fb      	ldr	r3, [r7, #12]
 800e7b6:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e7b8:	68fb      	ldr	r3, [r7, #12]
 800e7ba:	685a      	ldr	r2, [r3, #4]
 800e7bc:	68fb      	ldr	r3, [r7, #12]
 800e7be:	689b      	ldr	r3, [r3, #8]
 800e7c0:	429a      	cmp	r2, r3
 800e7c2:	d32b      	bcc.n	800e81c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800e7c4:	68fb      	ldr	r3, [r7, #12]
 800e7c6:	681a      	ldr	r2, [r3, #0]
 800e7c8:	68fb      	ldr	r3, [r7, #12]
 800e7ca:	605a      	str	r2, [r3, #4]
 800e7cc:	e026      	b.n	800e81c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800e7ce:	68fb      	ldr	r3, [r7, #12]
 800e7d0:	68d8      	ldr	r0, [r3, #12]
 800e7d2:	68fb      	ldr	r3, [r7, #12]
 800e7d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e7d6:	461a      	mov	r2, r3
 800e7d8:	68b9      	ldr	r1, [r7, #8]
 800e7da:	f002 fa73 	bl	8010cc4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800e7de:	68fb      	ldr	r3, [r7, #12]
 800e7e0:	68da      	ldr	r2, [r3, #12]
 800e7e2:	68fb      	ldr	r3, [r7, #12]
 800e7e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e7e6:	425b      	negs	r3, r3
 800e7e8:	441a      	add	r2, r3
 800e7ea:	68fb      	ldr	r3, [r7, #12]
 800e7ec:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e7ee:	68fb      	ldr	r3, [r7, #12]
 800e7f0:	68da      	ldr	r2, [r3, #12]
 800e7f2:	68fb      	ldr	r3, [r7, #12]
 800e7f4:	681b      	ldr	r3, [r3, #0]
 800e7f6:	429a      	cmp	r2, r3
 800e7f8:	d207      	bcs.n	800e80a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800e7fa:	68fb      	ldr	r3, [r7, #12]
 800e7fc:	689a      	ldr	r2, [r3, #8]
 800e7fe:	68fb      	ldr	r3, [r7, #12]
 800e800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e802:	425b      	negs	r3, r3
 800e804:	441a      	add	r2, r3
 800e806:	68fb      	ldr	r3, [r7, #12]
 800e808:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800e80a:	687b      	ldr	r3, [r7, #4]
 800e80c:	2b02      	cmp	r3, #2
 800e80e:	d105      	bne.n	800e81c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e810:	693b      	ldr	r3, [r7, #16]
 800e812:	2b00      	cmp	r3, #0
 800e814:	d002      	beq.n	800e81c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800e816:	693b      	ldr	r3, [r7, #16]
 800e818:	3b01      	subs	r3, #1
 800e81a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800e81c:	693b      	ldr	r3, [r7, #16]
 800e81e:	1c5a      	adds	r2, r3, #1
 800e820:	68fb      	ldr	r3, [r7, #12]
 800e822:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800e824:	697b      	ldr	r3, [r7, #20]
}
 800e826:	4618      	mov	r0, r3
 800e828:	3718      	adds	r7, #24
 800e82a:	46bd      	mov	sp, r7
 800e82c:	bd80      	pop	{r7, pc}

0800e82e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800e82e:	b580      	push	{r7, lr}
 800e830:	b082      	sub	sp, #8
 800e832:	af00      	add	r7, sp, #0
 800e834:	6078      	str	r0, [r7, #4]
 800e836:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e83c:	2b00      	cmp	r3, #0
 800e83e:	d018      	beq.n	800e872 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	68da      	ldr	r2, [r3, #12]
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e848:	441a      	add	r2, r3
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800e84e:	687b      	ldr	r3, [r7, #4]
 800e850:	68da      	ldr	r2, [r3, #12]
 800e852:	687b      	ldr	r3, [r7, #4]
 800e854:	689b      	ldr	r3, [r3, #8]
 800e856:	429a      	cmp	r2, r3
 800e858:	d303      	bcc.n	800e862 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	681a      	ldr	r2, [r3, #0]
 800e85e:	687b      	ldr	r3, [r7, #4]
 800e860:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	68d9      	ldr	r1, [r3, #12]
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e86a:	461a      	mov	r2, r3
 800e86c:	6838      	ldr	r0, [r7, #0]
 800e86e:	f002 fa29 	bl	8010cc4 <memcpy>
	}
}
 800e872:	bf00      	nop
 800e874:	3708      	adds	r7, #8
 800e876:	46bd      	mov	sp, r7
 800e878:	bd80      	pop	{r7, pc}

0800e87a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800e87a:	b580      	push	{r7, lr}
 800e87c:	b084      	sub	sp, #16
 800e87e:	af00      	add	r7, sp, #0
 800e880:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800e882:	f001 fbf3 	bl	801006c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e88c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e88e:	e011      	b.n	800e8b4 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e894:	2b00      	cmp	r3, #0
 800e896:	d012      	beq.n	800e8be <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	3324      	adds	r3, #36	; 0x24
 800e89c:	4618      	mov	r0, r3
 800e89e:	f000 fce7 	bl	800f270 <xTaskRemoveFromEventList>
 800e8a2:	4603      	mov	r3, r0
 800e8a4:	2b00      	cmp	r3, #0
 800e8a6:	d001      	beq.n	800e8ac <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800e8a8:	f000 fdba 	bl	800f420 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800e8ac:	7bfb      	ldrb	r3, [r7, #15]
 800e8ae:	3b01      	subs	r3, #1
 800e8b0:	b2db      	uxtb	r3, r3
 800e8b2:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e8b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e8b8:	2b00      	cmp	r3, #0
 800e8ba:	dce9      	bgt.n	800e890 <prvUnlockQueue+0x16>
 800e8bc:	e000      	b.n	800e8c0 <prvUnlockQueue+0x46>
					break;
 800e8be:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800e8c0:	687b      	ldr	r3, [r7, #4]
 800e8c2:	22ff      	movs	r2, #255	; 0xff
 800e8c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800e8c8:	f001 fbfe 	bl	80100c8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800e8cc:	f001 fbce 	bl	801006c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e8d6:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e8d8:	e011      	b.n	800e8fe <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	691b      	ldr	r3, [r3, #16]
 800e8de:	2b00      	cmp	r3, #0
 800e8e0:	d012      	beq.n	800e908 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e8e2:	687b      	ldr	r3, [r7, #4]
 800e8e4:	3310      	adds	r3, #16
 800e8e6:	4618      	mov	r0, r3
 800e8e8:	f000 fcc2 	bl	800f270 <xTaskRemoveFromEventList>
 800e8ec:	4603      	mov	r3, r0
 800e8ee:	2b00      	cmp	r3, #0
 800e8f0:	d001      	beq.n	800e8f6 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800e8f2:	f000 fd95 	bl	800f420 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800e8f6:	7bbb      	ldrb	r3, [r7, #14]
 800e8f8:	3b01      	subs	r3, #1
 800e8fa:	b2db      	uxtb	r3, r3
 800e8fc:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e8fe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e902:	2b00      	cmp	r3, #0
 800e904:	dce9      	bgt.n	800e8da <prvUnlockQueue+0x60>
 800e906:	e000      	b.n	800e90a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800e908:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	22ff      	movs	r2, #255	; 0xff
 800e90e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800e912:	f001 fbd9 	bl	80100c8 <vPortExitCritical>
}
 800e916:	bf00      	nop
 800e918:	3710      	adds	r7, #16
 800e91a:	46bd      	mov	sp, r7
 800e91c:	bd80      	pop	{r7, pc}

0800e91e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800e91e:	b580      	push	{r7, lr}
 800e920:	b084      	sub	sp, #16
 800e922:	af00      	add	r7, sp, #0
 800e924:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e926:	f001 fba1 	bl	801006c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e92e:	2b00      	cmp	r3, #0
 800e930:	d102      	bne.n	800e938 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800e932:	2301      	movs	r3, #1
 800e934:	60fb      	str	r3, [r7, #12]
 800e936:	e001      	b.n	800e93c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800e938:	2300      	movs	r3, #0
 800e93a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800e93c:	f001 fbc4 	bl	80100c8 <vPortExitCritical>

	return xReturn;
 800e940:	68fb      	ldr	r3, [r7, #12]
}
 800e942:	4618      	mov	r0, r3
 800e944:	3710      	adds	r7, #16
 800e946:	46bd      	mov	sp, r7
 800e948:	bd80      	pop	{r7, pc}

0800e94a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800e94a:	b580      	push	{r7, lr}
 800e94c:	b084      	sub	sp, #16
 800e94e:	af00      	add	r7, sp, #0
 800e950:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e952:	f001 fb8b 	bl	801006c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800e956:	687b      	ldr	r3, [r7, #4]
 800e958:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e95e:	429a      	cmp	r2, r3
 800e960:	d102      	bne.n	800e968 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800e962:	2301      	movs	r3, #1
 800e964:	60fb      	str	r3, [r7, #12]
 800e966:	e001      	b.n	800e96c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800e968:	2300      	movs	r3, #0
 800e96a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800e96c:	f001 fbac 	bl	80100c8 <vPortExitCritical>

	return xReturn;
 800e970:	68fb      	ldr	r3, [r7, #12]
}
 800e972:	4618      	mov	r0, r3
 800e974:	3710      	adds	r7, #16
 800e976:	46bd      	mov	sp, r7
 800e978:	bd80      	pop	{r7, pc}
	...

0800e97c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800e97c:	b480      	push	{r7}
 800e97e:	b085      	sub	sp, #20
 800e980:	af00      	add	r7, sp, #0
 800e982:	6078      	str	r0, [r7, #4]
 800e984:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e986:	2300      	movs	r3, #0
 800e988:	60fb      	str	r3, [r7, #12]
 800e98a:	e014      	b.n	800e9b6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800e98c:	4a0e      	ldr	r2, [pc, #56]	; (800e9c8 <vQueueAddToRegistry+0x4c>)
 800e98e:	68fb      	ldr	r3, [r7, #12]
 800e990:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800e994:	2b00      	cmp	r3, #0
 800e996:	d10b      	bne.n	800e9b0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800e998:	490b      	ldr	r1, [pc, #44]	; (800e9c8 <vQueueAddToRegistry+0x4c>)
 800e99a:	68fb      	ldr	r3, [r7, #12]
 800e99c:	683a      	ldr	r2, [r7, #0]
 800e99e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800e9a2:	4a09      	ldr	r2, [pc, #36]	; (800e9c8 <vQueueAddToRegistry+0x4c>)
 800e9a4:	68fb      	ldr	r3, [r7, #12]
 800e9a6:	00db      	lsls	r3, r3, #3
 800e9a8:	4413      	add	r3, r2
 800e9aa:	687a      	ldr	r2, [r7, #4]
 800e9ac:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800e9ae:	e005      	b.n	800e9bc <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e9b0:	68fb      	ldr	r3, [r7, #12]
 800e9b2:	3301      	adds	r3, #1
 800e9b4:	60fb      	str	r3, [r7, #12]
 800e9b6:	68fb      	ldr	r3, [r7, #12]
 800e9b8:	2b07      	cmp	r3, #7
 800e9ba:	d9e7      	bls.n	800e98c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800e9bc:	bf00      	nop
 800e9be:	3714      	adds	r7, #20
 800e9c0:	46bd      	mov	sp, r7
 800e9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9c6:	4770      	bx	lr
 800e9c8:	20004fd4 	.word	0x20004fd4

0800e9cc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800e9cc:	b580      	push	{r7, lr}
 800e9ce:	b086      	sub	sp, #24
 800e9d0:	af00      	add	r7, sp, #0
 800e9d2:	60f8      	str	r0, [r7, #12]
 800e9d4:	60b9      	str	r1, [r7, #8]
 800e9d6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800e9d8:	68fb      	ldr	r3, [r7, #12]
 800e9da:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800e9dc:	f001 fb46 	bl	801006c <vPortEnterCritical>
 800e9e0:	697b      	ldr	r3, [r7, #20]
 800e9e2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e9e6:	b25b      	sxtb	r3, r3
 800e9e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e9ec:	d103      	bne.n	800e9f6 <vQueueWaitForMessageRestricted+0x2a>
 800e9ee:	697b      	ldr	r3, [r7, #20]
 800e9f0:	2200      	movs	r2, #0
 800e9f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e9f6:	697b      	ldr	r3, [r7, #20]
 800e9f8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e9fc:	b25b      	sxtb	r3, r3
 800e9fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea02:	d103      	bne.n	800ea0c <vQueueWaitForMessageRestricted+0x40>
 800ea04:	697b      	ldr	r3, [r7, #20]
 800ea06:	2200      	movs	r2, #0
 800ea08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ea0c:	f001 fb5c 	bl	80100c8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800ea10:	697b      	ldr	r3, [r7, #20]
 800ea12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ea14:	2b00      	cmp	r3, #0
 800ea16:	d106      	bne.n	800ea26 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800ea18:	697b      	ldr	r3, [r7, #20]
 800ea1a:	3324      	adds	r3, #36	; 0x24
 800ea1c:	687a      	ldr	r2, [r7, #4]
 800ea1e:	68b9      	ldr	r1, [r7, #8]
 800ea20:	4618      	mov	r0, r3
 800ea22:	f000 fbfb 	bl	800f21c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800ea26:	6978      	ldr	r0, [r7, #20]
 800ea28:	f7ff ff27 	bl	800e87a <prvUnlockQueue>
	}
 800ea2c:	bf00      	nop
 800ea2e:	3718      	adds	r7, #24
 800ea30:	46bd      	mov	sp, r7
 800ea32:	bd80      	pop	{r7, pc}

0800ea34 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800ea34:	b580      	push	{r7, lr}
 800ea36:	b08e      	sub	sp, #56	; 0x38
 800ea38:	af04      	add	r7, sp, #16
 800ea3a:	60f8      	str	r0, [r7, #12]
 800ea3c:	60b9      	str	r1, [r7, #8]
 800ea3e:	607a      	str	r2, [r7, #4]
 800ea40:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800ea42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ea44:	2b00      	cmp	r3, #0
 800ea46:	d109      	bne.n	800ea5c <xTaskCreateStatic+0x28>
	__asm volatile
 800ea48:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea4c:	f383 8811 	msr	BASEPRI, r3
 800ea50:	f3bf 8f6f 	isb	sy
 800ea54:	f3bf 8f4f 	dsb	sy
 800ea58:	623b      	str	r3, [r7, #32]
 800ea5a:	e7fe      	b.n	800ea5a <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800ea5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea5e:	2b00      	cmp	r3, #0
 800ea60:	d109      	bne.n	800ea76 <xTaskCreateStatic+0x42>
 800ea62:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea66:	f383 8811 	msr	BASEPRI, r3
 800ea6a:	f3bf 8f6f 	isb	sy
 800ea6e:	f3bf 8f4f 	dsb	sy
 800ea72:	61fb      	str	r3, [r7, #28]
 800ea74:	e7fe      	b.n	800ea74 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800ea76:	235c      	movs	r3, #92	; 0x5c
 800ea78:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800ea7a:	693b      	ldr	r3, [r7, #16]
 800ea7c:	2b5c      	cmp	r3, #92	; 0x5c
 800ea7e:	d009      	beq.n	800ea94 <xTaskCreateStatic+0x60>
 800ea80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea84:	f383 8811 	msr	BASEPRI, r3
 800ea88:	f3bf 8f6f 	isb	sy
 800ea8c:	f3bf 8f4f 	dsb	sy
 800ea90:	61bb      	str	r3, [r7, #24]
 800ea92:	e7fe      	b.n	800ea92 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800ea94:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800ea96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea98:	2b00      	cmp	r3, #0
 800ea9a:	d01e      	beq.n	800eada <xTaskCreateStatic+0xa6>
 800ea9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ea9e:	2b00      	cmp	r3, #0
 800eaa0:	d01b      	beq.n	800eada <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800eaa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eaa4:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800eaa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eaa8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800eaaa:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800eaac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eaae:	2202      	movs	r2, #2
 800eab0:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800eab4:	2300      	movs	r3, #0
 800eab6:	9303      	str	r3, [sp, #12]
 800eab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eaba:	9302      	str	r3, [sp, #8]
 800eabc:	f107 0314 	add.w	r3, r7, #20
 800eac0:	9301      	str	r3, [sp, #4]
 800eac2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eac4:	9300      	str	r3, [sp, #0]
 800eac6:	683b      	ldr	r3, [r7, #0]
 800eac8:	687a      	ldr	r2, [r7, #4]
 800eaca:	68b9      	ldr	r1, [r7, #8]
 800eacc:	68f8      	ldr	r0, [r7, #12]
 800eace:	f000 f850 	bl	800eb72 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ead2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ead4:	f000 f8dc 	bl	800ec90 <prvAddNewTaskToReadyList>
 800ead8:	e001      	b.n	800eade <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 800eada:	2300      	movs	r3, #0
 800eadc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800eade:	697b      	ldr	r3, [r7, #20]
	}
 800eae0:	4618      	mov	r0, r3
 800eae2:	3728      	adds	r7, #40	; 0x28
 800eae4:	46bd      	mov	sp, r7
 800eae6:	bd80      	pop	{r7, pc}

0800eae8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800eae8:	b580      	push	{r7, lr}
 800eaea:	b08c      	sub	sp, #48	; 0x30
 800eaec:	af04      	add	r7, sp, #16
 800eaee:	60f8      	str	r0, [r7, #12]
 800eaf0:	60b9      	str	r1, [r7, #8]
 800eaf2:	603b      	str	r3, [r7, #0]
 800eaf4:	4613      	mov	r3, r2
 800eaf6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800eaf8:	88fb      	ldrh	r3, [r7, #6]
 800eafa:	009b      	lsls	r3, r3, #2
 800eafc:	4618      	mov	r0, r3
 800eafe:	f001 fbcf 	bl	80102a0 <pvPortMalloc>
 800eb02:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800eb04:	697b      	ldr	r3, [r7, #20]
 800eb06:	2b00      	cmp	r3, #0
 800eb08:	d00e      	beq.n	800eb28 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800eb0a:	205c      	movs	r0, #92	; 0x5c
 800eb0c:	f001 fbc8 	bl	80102a0 <pvPortMalloc>
 800eb10:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800eb12:	69fb      	ldr	r3, [r7, #28]
 800eb14:	2b00      	cmp	r3, #0
 800eb16:	d003      	beq.n	800eb20 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800eb18:	69fb      	ldr	r3, [r7, #28]
 800eb1a:	697a      	ldr	r2, [r7, #20]
 800eb1c:	631a      	str	r2, [r3, #48]	; 0x30
 800eb1e:	e005      	b.n	800eb2c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800eb20:	6978      	ldr	r0, [r7, #20]
 800eb22:	f001 fc7f 	bl	8010424 <vPortFree>
 800eb26:	e001      	b.n	800eb2c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800eb28:	2300      	movs	r3, #0
 800eb2a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800eb2c:	69fb      	ldr	r3, [r7, #28]
 800eb2e:	2b00      	cmp	r3, #0
 800eb30:	d017      	beq.n	800eb62 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800eb32:	69fb      	ldr	r3, [r7, #28]
 800eb34:	2200      	movs	r2, #0
 800eb36:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800eb3a:	88fa      	ldrh	r2, [r7, #6]
 800eb3c:	2300      	movs	r3, #0
 800eb3e:	9303      	str	r3, [sp, #12]
 800eb40:	69fb      	ldr	r3, [r7, #28]
 800eb42:	9302      	str	r3, [sp, #8]
 800eb44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eb46:	9301      	str	r3, [sp, #4]
 800eb48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb4a:	9300      	str	r3, [sp, #0]
 800eb4c:	683b      	ldr	r3, [r7, #0]
 800eb4e:	68b9      	ldr	r1, [r7, #8]
 800eb50:	68f8      	ldr	r0, [r7, #12]
 800eb52:	f000 f80e 	bl	800eb72 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800eb56:	69f8      	ldr	r0, [r7, #28]
 800eb58:	f000 f89a 	bl	800ec90 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800eb5c:	2301      	movs	r3, #1
 800eb5e:	61bb      	str	r3, [r7, #24]
 800eb60:	e002      	b.n	800eb68 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800eb62:	f04f 33ff 	mov.w	r3, #4294967295
 800eb66:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800eb68:	69bb      	ldr	r3, [r7, #24]
	}
 800eb6a:	4618      	mov	r0, r3
 800eb6c:	3720      	adds	r7, #32
 800eb6e:	46bd      	mov	sp, r7
 800eb70:	bd80      	pop	{r7, pc}

0800eb72 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800eb72:	b580      	push	{r7, lr}
 800eb74:	b088      	sub	sp, #32
 800eb76:	af00      	add	r7, sp, #0
 800eb78:	60f8      	str	r0, [r7, #12]
 800eb7a:	60b9      	str	r1, [r7, #8]
 800eb7c:	607a      	str	r2, [r7, #4]
 800eb7e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800eb80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb82:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800eb84:	687b      	ldr	r3, [r7, #4]
 800eb86:	009b      	lsls	r3, r3, #2
 800eb88:	461a      	mov	r2, r3
 800eb8a:	21a5      	movs	r1, #165	; 0xa5
 800eb8c:	f002 f8a5 	bl	8010cda <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800eb90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb92:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800eb9a:	3b01      	subs	r3, #1
 800eb9c:	009b      	lsls	r3, r3, #2
 800eb9e:	4413      	add	r3, r2
 800eba0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800eba2:	69bb      	ldr	r3, [r7, #24]
 800eba4:	f023 0307 	bic.w	r3, r3, #7
 800eba8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800ebaa:	69bb      	ldr	r3, [r7, #24]
 800ebac:	f003 0307 	and.w	r3, r3, #7
 800ebb0:	2b00      	cmp	r3, #0
 800ebb2:	d009      	beq.n	800ebc8 <prvInitialiseNewTask+0x56>
 800ebb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ebb8:	f383 8811 	msr	BASEPRI, r3
 800ebbc:	f3bf 8f6f 	isb	sy
 800ebc0:	f3bf 8f4f 	dsb	sy
 800ebc4:	617b      	str	r3, [r7, #20]
 800ebc6:	e7fe      	b.n	800ebc6 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800ebc8:	68bb      	ldr	r3, [r7, #8]
 800ebca:	2b00      	cmp	r3, #0
 800ebcc:	d01f      	beq.n	800ec0e <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ebce:	2300      	movs	r3, #0
 800ebd0:	61fb      	str	r3, [r7, #28]
 800ebd2:	e012      	b.n	800ebfa <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800ebd4:	68ba      	ldr	r2, [r7, #8]
 800ebd6:	69fb      	ldr	r3, [r7, #28]
 800ebd8:	4413      	add	r3, r2
 800ebda:	7819      	ldrb	r1, [r3, #0]
 800ebdc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ebde:	69fb      	ldr	r3, [r7, #28]
 800ebe0:	4413      	add	r3, r2
 800ebe2:	3334      	adds	r3, #52	; 0x34
 800ebe4:	460a      	mov	r2, r1
 800ebe6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800ebe8:	68ba      	ldr	r2, [r7, #8]
 800ebea:	69fb      	ldr	r3, [r7, #28]
 800ebec:	4413      	add	r3, r2
 800ebee:	781b      	ldrb	r3, [r3, #0]
 800ebf0:	2b00      	cmp	r3, #0
 800ebf2:	d006      	beq.n	800ec02 <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ebf4:	69fb      	ldr	r3, [r7, #28]
 800ebf6:	3301      	adds	r3, #1
 800ebf8:	61fb      	str	r3, [r7, #28]
 800ebfa:	69fb      	ldr	r3, [r7, #28]
 800ebfc:	2b0f      	cmp	r3, #15
 800ebfe:	d9e9      	bls.n	800ebd4 <prvInitialiseNewTask+0x62>
 800ec00:	e000      	b.n	800ec04 <prvInitialiseNewTask+0x92>
			{
				break;
 800ec02:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800ec04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec06:	2200      	movs	r2, #0
 800ec08:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800ec0c:	e003      	b.n	800ec16 <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800ec0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec10:	2200      	movs	r2, #0
 800ec12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800ec16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec18:	2b37      	cmp	r3, #55	; 0x37
 800ec1a:	d901      	bls.n	800ec20 <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800ec1c:	2337      	movs	r3, #55	; 0x37
 800ec1e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800ec20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec22:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ec24:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800ec26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec28:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ec2a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800ec2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec2e:	2200      	movs	r2, #0
 800ec30:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ec32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec34:	3304      	adds	r3, #4
 800ec36:	4618      	mov	r0, r3
 800ec38:	f7ff f8d6 	bl	800dde8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ec3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec3e:	3318      	adds	r3, #24
 800ec40:	4618      	mov	r0, r3
 800ec42:	f7ff f8d1 	bl	800dde8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800ec46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec48:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ec4a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ec4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec4e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800ec52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec54:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800ec56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec58:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ec5a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800ec5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec5e:	2200      	movs	r2, #0
 800ec60:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ec62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec64:	2200      	movs	r2, #0
 800ec66:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800ec6a:	683a      	ldr	r2, [r7, #0]
 800ec6c:	68f9      	ldr	r1, [r7, #12]
 800ec6e:	69b8      	ldr	r0, [r7, #24]
 800ec70:	f001 f8d8 	bl	800fe24 <pxPortInitialiseStack>
 800ec74:	4602      	mov	r2, r0
 800ec76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec78:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800ec7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec7c:	2b00      	cmp	r3, #0
 800ec7e:	d002      	beq.n	800ec86 <prvInitialiseNewTask+0x114>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800ec80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec82:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ec84:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ec86:	bf00      	nop
 800ec88:	3720      	adds	r7, #32
 800ec8a:	46bd      	mov	sp, r7
 800ec8c:	bd80      	pop	{r7, pc}
	...

0800ec90 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800ec90:	b580      	push	{r7, lr}
 800ec92:	b082      	sub	sp, #8
 800ec94:	af00      	add	r7, sp, #0
 800ec96:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800ec98:	f001 f9e8 	bl	801006c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800ec9c:	4b2d      	ldr	r3, [pc, #180]	; (800ed54 <prvAddNewTaskToReadyList+0xc4>)
 800ec9e:	681b      	ldr	r3, [r3, #0]
 800eca0:	3301      	adds	r3, #1
 800eca2:	4a2c      	ldr	r2, [pc, #176]	; (800ed54 <prvAddNewTaskToReadyList+0xc4>)
 800eca4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800eca6:	4b2c      	ldr	r3, [pc, #176]	; (800ed58 <prvAddNewTaskToReadyList+0xc8>)
 800eca8:	681b      	ldr	r3, [r3, #0]
 800ecaa:	2b00      	cmp	r3, #0
 800ecac:	d109      	bne.n	800ecc2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800ecae:	4a2a      	ldr	r2, [pc, #168]	; (800ed58 <prvAddNewTaskToReadyList+0xc8>)
 800ecb0:	687b      	ldr	r3, [r7, #4]
 800ecb2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800ecb4:	4b27      	ldr	r3, [pc, #156]	; (800ed54 <prvAddNewTaskToReadyList+0xc4>)
 800ecb6:	681b      	ldr	r3, [r3, #0]
 800ecb8:	2b01      	cmp	r3, #1
 800ecba:	d110      	bne.n	800ecde <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800ecbc:	f000 fbd4 	bl	800f468 <prvInitialiseTaskLists>
 800ecc0:	e00d      	b.n	800ecde <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800ecc2:	4b26      	ldr	r3, [pc, #152]	; (800ed5c <prvAddNewTaskToReadyList+0xcc>)
 800ecc4:	681b      	ldr	r3, [r3, #0]
 800ecc6:	2b00      	cmp	r3, #0
 800ecc8:	d109      	bne.n	800ecde <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ecca:	4b23      	ldr	r3, [pc, #140]	; (800ed58 <prvAddNewTaskToReadyList+0xc8>)
 800eccc:	681b      	ldr	r3, [r3, #0]
 800ecce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ecd0:	687b      	ldr	r3, [r7, #4]
 800ecd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ecd4:	429a      	cmp	r2, r3
 800ecd6:	d802      	bhi.n	800ecde <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800ecd8:	4a1f      	ldr	r2, [pc, #124]	; (800ed58 <prvAddNewTaskToReadyList+0xc8>)
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800ecde:	4b20      	ldr	r3, [pc, #128]	; (800ed60 <prvAddNewTaskToReadyList+0xd0>)
 800ece0:	681b      	ldr	r3, [r3, #0]
 800ece2:	3301      	adds	r3, #1
 800ece4:	4a1e      	ldr	r2, [pc, #120]	; (800ed60 <prvAddNewTaskToReadyList+0xd0>)
 800ece6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800ece8:	4b1d      	ldr	r3, [pc, #116]	; (800ed60 <prvAddNewTaskToReadyList+0xd0>)
 800ecea:	681a      	ldr	r2, [r3, #0]
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ecf0:	687b      	ldr	r3, [r7, #4]
 800ecf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ecf4:	4b1b      	ldr	r3, [pc, #108]	; (800ed64 <prvAddNewTaskToReadyList+0xd4>)
 800ecf6:	681b      	ldr	r3, [r3, #0]
 800ecf8:	429a      	cmp	r2, r3
 800ecfa:	d903      	bls.n	800ed04 <prvAddNewTaskToReadyList+0x74>
 800ecfc:	687b      	ldr	r3, [r7, #4]
 800ecfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ed00:	4a18      	ldr	r2, [pc, #96]	; (800ed64 <prvAddNewTaskToReadyList+0xd4>)
 800ed02:	6013      	str	r3, [r2, #0]
 800ed04:	687b      	ldr	r3, [r7, #4]
 800ed06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ed08:	4613      	mov	r3, r2
 800ed0a:	009b      	lsls	r3, r3, #2
 800ed0c:	4413      	add	r3, r2
 800ed0e:	009b      	lsls	r3, r3, #2
 800ed10:	4a15      	ldr	r2, [pc, #84]	; (800ed68 <prvAddNewTaskToReadyList+0xd8>)
 800ed12:	441a      	add	r2, r3
 800ed14:	687b      	ldr	r3, [r7, #4]
 800ed16:	3304      	adds	r3, #4
 800ed18:	4619      	mov	r1, r3
 800ed1a:	4610      	mov	r0, r2
 800ed1c:	f7ff f871 	bl	800de02 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800ed20:	f001 f9d2 	bl	80100c8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800ed24:	4b0d      	ldr	r3, [pc, #52]	; (800ed5c <prvAddNewTaskToReadyList+0xcc>)
 800ed26:	681b      	ldr	r3, [r3, #0]
 800ed28:	2b00      	cmp	r3, #0
 800ed2a:	d00e      	beq.n	800ed4a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ed2c:	4b0a      	ldr	r3, [pc, #40]	; (800ed58 <prvAddNewTaskToReadyList+0xc8>)
 800ed2e:	681b      	ldr	r3, [r3, #0]
 800ed30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ed32:	687b      	ldr	r3, [r7, #4]
 800ed34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ed36:	429a      	cmp	r2, r3
 800ed38:	d207      	bcs.n	800ed4a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800ed3a:	4b0c      	ldr	r3, [pc, #48]	; (800ed6c <prvAddNewTaskToReadyList+0xdc>)
 800ed3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ed40:	601a      	str	r2, [r3, #0]
 800ed42:	f3bf 8f4f 	dsb	sy
 800ed46:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ed4a:	bf00      	nop
 800ed4c:	3708      	adds	r7, #8
 800ed4e:	46bd      	mov	sp, r7
 800ed50:	bd80      	pop	{r7, pc}
 800ed52:	bf00      	nop
 800ed54:	20000d50 	.word	0x20000d50
 800ed58:	2000087c 	.word	0x2000087c
 800ed5c:	20000d5c 	.word	0x20000d5c
 800ed60:	20000d6c 	.word	0x20000d6c
 800ed64:	20000d58 	.word	0x20000d58
 800ed68:	20000880 	.word	0x20000880
 800ed6c:	e000ed04 	.word	0xe000ed04

0800ed70 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800ed70:	b580      	push	{r7, lr}
 800ed72:	b08a      	sub	sp, #40	; 0x28
 800ed74:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800ed76:	2300      	movs	r3, #0
 800ed78:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800ed7a:	2300      	movs	r3, #0
 800ed7c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800ed7e:	463a      	mov	r2, r7
 800ed80:	1d39      	adds	r1, r7, #4
 800ed82:	f107 0308 	add.w	r3, r7, #8
 800ed86:	4618      	mov	r0, r3
 800ed88:	f7fe ffda 	bl	800dd40 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800ed8c:	6839      	ldr	r1, [r7, #0]
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	68ba      	ldr	r2, [r7, #8]
 800ed92:	9202      	str	r2, [sp, #8]
 800ed94:	9301      	str	r3, [sp, #4]
 800ed96:	2300      	movs	r3, #0
 800ed98:	9300      	str	r3, [sp, #0]
 800ed9a:	2300      	movs	r3, #0
 800ed9c:	460a      	mov	r2, r1
 800ed9e:	4920      	ldr	r1, [pc, #128]	; (800ee20 <vTaskStartScheduler+0xb0>)
 800eda0:	4820      	ldr	r0, [pc, #128]	; (800ee24 <vTaskStartScheduler+0xb4>)
 800eda2:	f7ff fe47 	bl	800ea34 <xTaskCreateStatic>
 800eda6:	4602      	mov	r2, r0
 800eda8:	4b1f      	ldr	r3, [pc, #124]	; (800ee28 <vTaskStartScheduler+0xb8>)
 800edaa:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800edac:	4b1e      	ldr	r3, [pc, #120]	; (800ee28 <vTaskStartScheduler+0xb8>)
 800edae:	681b      	ldr	r3, [r3, #0]
 800edb0:	2b00      	cmp	r3, #0
 800edb2:	d002      	beq.n	800edba <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800edb4:	2301      	movs	r3, #1
 800edb6:	617b      	str	r3, [r7, #20]
 800edb8:	e001      	b.n	800edbe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800edba:	2300      	movs	r3, #0
 800edbc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800edbe:	697b      	ldr	r3, [r7, #20]
 800edc0:	2b01      	cmp	r3, #1
 800edc2:	d102      	bne.n	800edca <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800edc4:	f000 fce8 	bl	800f798 <xTimerCreateTimerTask>
 800edc8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800edca:	697b      	ldr	r3, [r7, #20]
 800edcc:	2b01      	cmp	r3, #1
 800edce:	d115      	bne.n	800edfc <vTaskStartScheduler+0x8c>
 800edd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800edd4:	f383 8811 	msr	BASEPRI, r3
 800edd8:	f3bf 8f6f 	isb	sy
 800eddc:	f3bf 8f4f 	dsb	sy
 800ede0:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800ede2:	4b12      	ldr	r3, [pc, #72]	; (800ee2c <vTaskStartScheduler+0xbc>)
 800ede4:	f04f 32ff 	mov.w	r2, #4294967295
 800ede8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800edea:	4b11      	ldr	r3, [pc, #68]	; (800ee30 <vTaskStartScheduler+0xc0>)
 800edec:	2201      	movs	r2, #1
 800edee:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800edf0:	4b10      	ldr	r3, [pc, #64]	; (800ee34 <vTaskStartScheduler+0xc4>)
 800edf2:	2200      	movs	r2, #0
 800edf4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800edf6:	f001 f89b 	bl	800ff30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800edfa:	e00d      	b.n	800ee18 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800edfc:	697b      	ldr	r3, [r7, #20]
 800edfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee02:	d109      	bne.n	800ee18 <vTaskStartScheduler+0xa8>
 800ee04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee08:	f383 8811 	msr	BASEPRI, r3
 800ee0c:	f3bf 8f6f 	isb	sy
 800ee10:	f3bf 8f4f 	dsb	sy
 800ee14:	60fb      	str	r3, [r7, #12]
 800ee16:	e7fe      	b.n	800ee16 <vTaskStartScheduler+0xa6>
}
 800ee18:	bf00      	nop
 800ee1a:	3718      	adds	r7, #24
 800ee1c:	46bd      	mov	sp, r7
 800ee1e:	bd80      	pop	{r7, pc}
 800ee20:	08010f70 	.word	0x08010f70
 800ee24:	0800f439 	.word	0x0800f439
 800ee28:	20000d74 	.word	0x20000d74
 800ee2c:	20000d70 	.word	0x20000d70
 800ee30:	20000d5c 	.word	0x20000d5c
 800ee34:	20000d54 	.word	0x20000d54

0800ee38 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800ee38:	b480      	push	{r7}
 800ee3a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800ee3c:	4b04      	ldr	r3, [pc, #16]	; (800ee50 <vTaskSuspendAll+0x18>)
 800ee3e:	681b      	ldr	r3, [r3, #0]
 800ee40:	3301      	adds	r3, #1
 800ee42:	4a03      	ldr	r2, [pc, #12]	; (800ee50 <vTaskSuspendAll+0x18>)
 800ee44:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800ee46:	bf00      	nop
 800ee48:	46bd      	mov	sp, r7
 800ee4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee4e:	4770      	bx	lr
 800ee50:	20000d78 	.word	0x20000d78

0800ee54 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800ee54:	b580      	push	{r7, lr}
 800ee56:	b084      	sub	sp, #16
 800ee58:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800ee5a:	2300      	movs	r3, #0
 800ee5c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800ee5e:	2300      	movs	r3, #0
 800ee60:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800ee62:	4b41      	ldr	r3, [pc, #260]	; (800ef68 <xTaskResumeAll+0x114>)
 800ee64:	681b      	ldr	r3, [r3, #0]
 800ee66:	2b00      	cmp	r3, #0
 800ee68:	d109      	bne.n	800ee7e <xTaskResumeAll+0x2a>
 800ee6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee6e:	f383 8811 	msr	BASEPRI, r3
 800ee72:	f3bf 8f6f 	isb	sy
 800ee76:	f3bf 8f4f 	dsb	sy
 800ee7a:	603b      	str	r3, [r7, #0]
 800ee7c:	e7fe      	b.n	800ee7c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800ee7e:	f001 f8f5 	bl	801006c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800ee82:	4b39      	ldr	r3, [pc, #228]	; (800ef68 <xTaskResumeAll+0x114>)
 800ee84:	681b      	ldr	r3, [r3, #0]
 800ee86:	3b01      	subs	r3, #1
 800ee88:	4a37      	ldr	r2, [pc, #220]	; (800ef68 <xTaskResumeAll+0x114>)
 800ee8a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ee8c:	4b36      	ldr	r3, [pc, #216]	; (800ef68 <xTaskResumeAll+0x114>)
 800ee8e:	681b      	ldr	r3, [r3, #0]
 800ee90:	2b00      	cmp	r3, #0
 800ee92:	d162      	bne.n	800ef5a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800ee94:	4b35      	ldr	r3, [pc, #212]	; (800ef6c <xTaskResumeAll+0x118>)
 800ee96:	681b      	ldr	r3, [r3, #0]
 800ee98:	2b00      	cmp	r3, #0
 800ee9a:	d05e      	beq.n	800ef5a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ee9c:	e02f      	b.n	800eefe <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ee9e:	4b34      	ldr	r3, [pc, #208]	; (800ef70 <xTaskResumeAll+0x11c>)
 800eea0:	68db      	ldr	r3, [r3, #12]
 800eea2:	68db      	ldr	r3, [r3, #12]
 800eea4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800eea6:	68fb      	ldr	r3, [r7, #12]
 800eea8:	3318      	adds	r3, #24
 800eeaa:	4618      	mov	r0, r3
 800eeac:	f7ff f806 	bl	800debc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800eeb0:	68fb      	ldr	r3, [r7, #12]
 800eeb2:	3304      	adds	r3, #4
 800eeb4:	4618      	mov	r0, r3
 800eeb6:	f7ff f801 	bl	800debc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800eeba:	68fb      	ldr	r3, [r7, #12]
 800eebc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eebe:	4b2d      	ldr	r3, [pc, #180]	; (800ef74 <xTaskResumeAll+0x120>)
 800eec0:	681b      	ldr	r3, [r3, #0]
 800eec2:	429a      	cmp	r2, r3
 800eec4:	d903      	bls.n	800eece <xTaskResumeAll+0x7a>
 800eec6:	68fb      	ldr	r3, [r7, #12]
 800eec8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eeca:	4a2a      	ldr	r2, [pc, #168]	; (800ef74 <xTaskResumeAll+0x120>)
 800eecc:	6013      	str	r3, [r2, #0]
 800eece:	68fb      	ldr	r3, [r7, #12]
 800eed0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eed2:	4613      	mov	r3, r2
 800eed4:	009b      	lsls	r3, r3, #2
 800eed6:	4413      	add	r3, r2
 800eed8:	009b      	lsls	r3, r3, #2
 800eeda:	4a27      	ldr	r2, [pc, #156]	; (800ef78 <xTaskResumeAll+0x124>)
 800eedc:	441a      	add	r2, r3
 800eede:	68fb      	ldr	r3, [r7, #12]
 800eee0:	3304      	adds	r3, #4
 800eee2:	4619      	mov	r1, r3
 800eee4:	4610      	mov	r0, r2
 800eee6:	f7fe ff8c 	bl	800de02 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800eeea:	68fb      	ldr	r3, [r7, #12]
 800eeec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eeee:	4b23      	ldr	r3, [pc, #140]	; (800ef7c <xTaskResumeAll+0x128>)
 800eef0:	681b      	ldr	r3, [r3, #0]
 800eef2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eef4:	429a      	cmp	r2, r3
 800eef6:	d302      	bcc.n	800eefe <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800eef8:	4b21      	ldr	r3, [pc, #132]	; (800ef80 <xTaskResumeAll+0x12c>)
 800eefa:	2201      	movs	r2, #1
 800eefc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800eefe:	4b1c      	ldr	r3, [pc, #112]	; (800ef70 <xTaskResumeAll+0x11c>)
 800ef00:	681b      	ldr	r3, [r3, #0]
 800ef02:	2b00      	cmp	r3, #0
 800ef04:	d1cb      	bne.n	800ee9e <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800ef06:	68fb      	ldr	r3, [r7, #12]
 800ef08:	2b00      	cmp	r3, #0
 800ef0a:	d001      	beq.n	800ef10 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800ef0c:	f000 fb46 	bl	800f59c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800ef10:	4b1c      	ldr	r3, [pc, #112]	; (800ef84 <xTaskResumeAll+0x130>)
 800ef12:	681b      	ldr	r3, [r3, #0]
 800ef14:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800ef16:	687b      	ldr	r3, [r7, #4]
 800ef18:	2b00      	cmp	r3, #0
 800ef1a:	d010      	beq.n	800ef3e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800ef1c:	f000 f846 	bl	800efac <xTaskIncrementTick>
 800ef20:	4603      	mov	r3, r0
 800ef22:	2b00      	cmp	r3, #0
 800ef24:	d002      	beq.n	800ef2c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800ef26:	4b16      	ldr	r3, [pc, #88]	; (800ef80 <xTaskResumeAll+0x12c>)
 800ef28:	2201      	movs	r2, #1
 800ef2a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	3b01      	subs	r3, #1
 800ef30:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800ef32:	687b      	ldr	r3, [r7, #4]
 800ef34:	2b00      	cmp	r3, #0
 800ef36:	d1f1      	bne.n	800ef1c <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 800ef38:	4b12      	ldr	r3, [pc, #72]	; (800ef84 <xTaskResumeAll+0x130>)
 800ef3a:	2200      	movs	r2, #0
 800ef3c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800ef3e:	4b10      	ldr	r3, [pc, #64]	; (800ef80 <xTaskResumeAll+0x12c>)
 800ef40:	681b      	ldr	r3, [r3, #0]
 800ef42:	2b00      	cmp	r3, #0
 800ef44:	d009      	beq.n	800ef5a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800ef46:	2301      	movs	r3, #1
 800ef48:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800ef4a:	4b0f      	ldr	r3, [pc, #60]	; (800ef88 <xTaskResumeAll+0x134>)
 800ef4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ef50:	601a      	str	r2, [r3, #0]
 800ef52:	f3bf 8f4f 	dsb	sy
 800ef56:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ef5a:	f001 f8b5 	bl	80100c8 <vPortExitCritical>

	return xAlreadyYielded;
 800ef5e:	68bb      	ldr	r3, [r7, #8]
}
 800ef60:	4618      	mov	r0, r3
 800ef62:	3710      	adds	r7, #16
 800ef64:	46bd      	mov	sp, r7
 800ef66:	bd80      	pop	{r7, pc}
 800ef68:	20000d78 	.word	0x20000d78
 800ef6c:	20000d50 	.word	0x20000d50
 800ef70:	20000d10 	.word	0x20000d10
 800ef74:	20000d58 	.word	0x20000d58
 800ef78:	20000880 	.word	0x20000880
 800ef7c:	2000087c 	.word	0x2000087c
 800ef80:	20000d64 	.word	0x20000d64
 800ef84:	20000d60 	.word	0x20000d60
 800ef88:	e000ed04 	.word	0xe000ed04

0800ef8c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800ef8c:	b480      	push	{r7}
 800ef8e:	b083      	sub	sp, #12
 800ef90:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800ef92:	4b05      	ldr	r3, [pc, #20]	; (800efa8 <xTaskGetTickCount+0x1c>)
 800ef94:	681b      	ldr	r3, [r3, #0]
 800ef96:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800ef98:	687b      	ldr	r3, [r7, #4]
}
 800ef9a:	4618      	mov	r0, r3
 800ef9c:	370c      	adds	r7, #12
 800ef9e:	46bd      	mov	sp, r7
 800efa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efa4:	4770      	bx	lr
 800efa6:	bf00      	nop
 800efa8:	20000d54 	.word	0x20000d54

0800efac <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800efac:	b580      	push	{r7, lr}
 800efae:	b086      	sub	sp, #24
 800efb0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800efb2:	2300      	movs	r3, #0
 800efb4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800efb6:	4b4e      	ldr	r3, [pc, #312]	; (800f0f0 <xTaskIncrementTick+0x144>)
 800efb8:	681b      	ldr	r3, [r3, #0]
 800efba:	2b00      	cmp	r3, #0
 800efbc:	f040 8088 	bne.w	800f0d0 <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800efc0:	4b4c      	ldr	r3, [pc, #304]	; (800f0f4 <xTaskIncrementTick+0x148>)
 800efc2:	681b      	ldr	r3, [r3, #0]
 800efc4:	3301      	adds	r3, #1
 800efc6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800efc8:	4a4a      	ldr	r2, [pc, #296]	; (800f0f4 <xTaskIncrementTick+0x148>)
 800efca:	693b      	ldr	r3, [r7, #16]
 800efcc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800efce:	693b      	ldr	r3, [r7, #16]
 800efd0:	2b00      	cmp	r3, #0
 800efd2:	d11f      	bne.n	800f014 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800efd4:	4b48      	ldr	r3, [pc, #288]	; (800f0f8 <xTaskIncrementTick+0x14c>)
 800efd6:	681b      	ldr	r3, [r3, #0]
 800efd8:	681b      	ldr	r3, [r3, #0]
 800efda:	2b00      	cmp	r3, #0
 800efdc:	d009      	beq.n	800eff2 <xTaskIncrementTick+0x46>
 800efde:	f04f 0350 	mov.w	r3, #80	; 0x50
 800efe2:	f383 8811 	msr	BASEPRI, r3
 800efe6:	f3bf 8f6f 	isb	sy
 800efea:	f3bf 8f4f 	dsb	sy
 800efee:	603b      	str	r3, [r7, #0]
 800eff0:	e7fe      	b.n	800eff0 <xTaskIncrementTick+0x44>
 800eff2:	4b41      	ldr	r3, [pc, #260]	; (800f0f8 <xTaskIncrementTick+0x14c>)
 800eff4:	681b      	ldr	r3, [r3, #0]
 800eff6:	60fb      	str	r3, [r7, #12]
 800eff8:	4b40      	ldr	r3, [pc, #256]	; (800f0fc <xTaskIncrementTick+0x150>)
 800effa:	681b      	ldr	r3, [r3, #0]
 800effc:	4a3e      	ldr	r2, [pc, #248]	; (800f0f8 <xTaskIncrementTick+0x14c>)
 800effe:	6013      	str	r3, [r2, #0]
 800f000:	4a3e      	ldr	r2, [pc, #248]	; (800f0fc <xTaskIncrementTick+0x150>)
 800f002:	68fb      	ldr	r3, [r7, #12]
 800f004:	6013      	str	r3, [r2, #0]
 800f006:	4b3e      	ldr	r3, [pc, #248]	; (800f100 <xTaskIncrementTick+0x154>)
 800f008:	681b      	ldr	r3, [r3, #0]
 800f00a:	3301      	adds	r3, #1
 800f00c:	4a3c      	ldr	r2, [pc, #240]	; (800f100 <xTaskIncrementTick+0x154>)
 800f00e:	6013      	str	r3, [r2, #0]
 800f010:	f000 fac4 	bl	800f59c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800f014:	4b3b      	ldr	r3, [pc, #236]	; (800f104 <xTaskIncrementTick+0x158>)
 800f016:	681b      	ldr	r3, [r3, #0]
 800f018:	693a      	ldr	r2, [r7, #16]
 800f01a:	429a      	cmp	r2, r3
 800f01c:	d349      	bcc.n	800f0b2 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f01e:	4b36      	ldr	r3, [pc, #216]	; (800f0f8 <xTaskIncrementTick+0x14c>)
 800f020:	681b      	ldr	r3, [r3, #0]
 800f022:	681b      	ldr	r3, [r3, #0]
 800f024:	2b00      	cmp	r3, #0
 800f026:	d104      	bne.n	800f032 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f028:	4b36      	ldr	r3, [pc, #216]	; (800f104 <xTaskIncrementTick+0x158>)
 800f02a:	f04f 32ff 	mov.w	r2, #4294967295
 800f02e:	601a      	str	r2, [r3, #0]
					break;
 800f030:	e03f      	b.n	800f0b2 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f032:	4b31      	ldr	r3, [pc, #196]	; (800f0f8 <xTaskIncrementTick+0x14c>)
 800f034:	681b      	ldr	r3, [r3, #0]
 800f036:	68db      	ldr	r3, [r3, #12]
 800f038:	68db      	ldr	r3, [r3, #12]
 800f03a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800f03c:	68bb      	ldr	r3, [r7, #8]
 800f03e:	685b      	ldr	r3, [r3, #4]
 800f040:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800f042:	693a      	ldr	r2, [r7, #16]
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	429a      	cmp	r2, r3
 800f048:	d203      	bcs.n	800f052 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800f04a:	4a2e      	ldr	r2, [pc, #184]	; (800f104 <xTaskIncrementTick+0x158>)
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800f050:	e02f      	b.n	800f0b2 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f052:	68bb      	ldr	r3, [r7, #8]
 800f054:	3304      	adds	r3, #4
 800f056:	4618      	mov	r0, r3
 800f058:	f7fe ff30 	bl	800debc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800f05c:	68bb      	ldr	r3, [r7, #8]
 800f05e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f060:	2b00      	cmp	r3, #0
 800f062:	d004      	beq.n	800f06e <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800f064:	68bb      	ldr	r3, [r7, #8]
 800f066:	3318      	adds	r3, #24
 800f068:	4618      	mov	r0, r3
 800f06a:	f7fe ff27 	bl	800debc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800f06e:	68bb      	ldr	r3, [r7, #8]
 800f070:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f072:	4b25      	ldr	r3, [pc, #148]	; (800f108 <xTaskIncrementTick+0x15c>)
 800f074:	681b      	ldr	r3, [r3, #0]
 800f076:	429a      	cmp	r2, r3
 800f078:	d903      	bls.n	800f082 <xTaskIncrementTick+0xd6>
 800f07a:	68bb      	ldr	r3, [r7, #8]
 800f07c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f07e:	4a22      	ldr	r2, [pc, #136]	; (800f108 <xTaskIncrementTick+0x15c>)
 800f080:	6013      	str	r3, [r2, #0]
 800f082:	68bb      	ldr	r3, [r7, #8]
 800f084:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f086:	4613      	mov	r3, r2
 800f088:	009b      	lsls	r3, r3, #2
 800f08a:	4413      	add	r3, r2
 800f08c:	009b      	lsls	r3, r3, #2
 800f08e:	4a1f      	ldr	r2, [pc, #124]	; (800f10c <xTaskIncrementTick+0x160>)
 800f090:	441a      	add	r2, r3
 800f092:	68bb      	ldr	r3, [r7, #8]
 800f094:	3304      	adds	r3, #4
 800f096:	4619      	mov	r1, r3
 800f098:	4610      	mov	r0, r2
 800f09a:	f7fe feb2 	bl	800de02 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800f09e:	68bb      	ldr	r3, [r7, #8]
 800f0a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f0a2:	4b1b      	ldr	r3, [pc, #108]	; (800f110 <xTaskIncrementTick+0x164>)
 800f0a4:	681b      	ldr	r3, [r3, #0]
 800f0a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f0a8:	429a      	cmp	r2, r3
 800f0aa:	d3b8      	bcc.n	800f01e <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800f0ac:	2301      	movs	r3, #1
 800f0ae:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f0b0:	e7b5      	b.n	800f01e <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800f0b2:	4b17      	ldr	r3, [pc, #92]	; (800f110 <xTaskIncrementTick+0x164>)
 800f0b4:	681b      	ldr	r3, [r3, #0]
 800f0b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f0b8:	4914      	ldr	r1, [pc, #80]	; (800f10c <xTaskIncrementTick+0x160>)
 800f0ba:	4613      	mov	r3, r2
 800f0bc:	009b      	lsls	r3, r3, #2
 800f0be:	4413      	add	r3, r2
 800f0c0:	009b      	lsls	r3, r3, #2
 800f0c2:	440b      	add	r3, r1
 800f0c4:	681b      	ldr	r3, [r3, #0]
 800f0c6:	2b01      	cmp	r3, #1
 800f0c8:	d907      	bls.n	800f0da <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 800f0ca:	2301      	movs	r3, #1
 800f0cc:	617b      	str	r3, [r7, #20]
 800f0ce:	e004      	b.n	800f0da <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800f0d0:	4b10      	ldr	r3, [pc, #64]	; (800f114 <xTaskIncrementTick+0x168>)
 800f0d2:	681b      	ldr	r3, [r3, #0]
 800f0d4:	3301      	adds	r3, #1
 800f0d6:	4a0f      	ldr	r2, [pc, #60]	; (800f114 <xTaskIncrementTick+0x168>)
 800f0d8:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800f0da:	4b0f      	ldr	r3, [pc, #60]	; (800f118 <xTaskIncrementTick+0x16c>)
 800f0dc:	681b      	ldr	r3, [r3, #0]
 800f0de:	2b00      	cmp	r3, #0
 800f0e0:	d001      	beq.n	800f0e6 <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 800f0e2:	2301      	movs	r3, #1
 800f0e4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800f0e6:	697b      	ldr	r3, [r7, #20]
}
 800f0e8:	4618      	mov	r0, r3
 800f0ea:	3718      	adds	r7, #24
 800f0ec:	46bd      	mov	sp, r7
 800f0ee:	bd80      	pop	{r7, pc}
 800f0f0:	20000d78 	.word	0x20000d78
 800f0f4:	20000d54 	.word	0x20000d54
 800f0f8:	20000d08 	.word	0x20000d08
 800f0fc:	20000d0c 	.word	0x20000d0c
 800f100:	20000d68 	.word	0x20000d68
 800f104:	20000d70 	.word	0x20000d70
 800f108:	20000d58 	.word	0x20000d58
 800f10c:	20000880 	.word	0x20000880
 800f110:	2000087c 	.word	0x2000087c
 800f114:	20000d60 	.word	0x20000d60
 800f118:	20000d64 	.word	0x20000d64

0800f11c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800f11c:	b480      	push	{r7}
 800f11e:	b085      	sub	sp, #20
 800f120:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800f122:	4b27      	ldr	r3, [pc, #156]	; (800f1c0 <vTaskSwitchContext+0xa4>)
 800f124:	681b      	ldr	r3, [r3, #0]
 800f126:	2b00      	cmp	r3, #0
 800f128:	d003      	beq.n	800f132 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800f12a:	4b26      	ldr	r3, [pc, #152]	; (800f1c4 <vTaskSwitchContext+0xa8>)
 800f12c:	2201      	movs	r2, #1
 800f12e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800f130:	e040      	b.n	800f1b4 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800f132:	4b24      	ldr	r3, [pc, #144]	; (800f1c4 <vTaskSwitchContext+0xa8>)
 800f134:	2200      	movs	r2, #0
 800f136:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f138:	4b23      	ldr	r3, [pc, #140]	; (800f1c8 <vTaskSwitchContext+0xac>)
 800f13a:	681b      	ldr	r3, [r3, #0]
 800f13c:	60fb      	str	r3, [r7, #12]
 800f13e:	e00f      	b.n	800f160 <vTaskSwitchContext+0x44>
 800f140:	68fb      	ldr	r3, [r7, #12]
 800f142:	2b00      	cmp	r3, #0
 800f144:	d109      	bne.n	800f15a <vTaskSwitchContext+0x3e>
 800f146:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f14a:	f383 8811 	msr	BASEPRI, r3
 800f14e:	f3bf 8f6f 	isb	sy
 800f152:	f3bf 8f4f 	dsb	sy
 800f156:	607b      	str	r3, [r7, #4]
 800f158:	e7fe      	b.n	800f158 <vTaskSwitchContext+0x3c>
 800f15a:	68fb      	ldr	r3, [r7, #12]
 800f15c:	3b01      	subs	r3, #1
 800f15e:	60fb      	str	r3, [r7, #12]
 800f160:	491a      	ldr	r1, [pc, #104]	; (800f1cc <vTaskSwitchContext+0xb0>)
 800f162:	68fa      	ldr	r2, [r7, #12]
 800f164:	4613      	mov	r3, r2
 800f166:	009b      	lsls	r3, r3, #2
 800f168:	4413      	add	r3, r2
 800f16a:	009b      	lsls	r3, r3, #2
 800f16c:	440b      	add	r3, r1
 800f16e:	681b      	ldr	r3, [r3, #0]
 800f170:	2b00      	cmp	r3, #0
 800f172:	d0e5      	beq.n	800f140 <vTaskSwitchContext+0x24>
 800f174:	68fa      	ldr	r2, [r7, #12]
 800f176:	4613      	mov	r3, r2
 800f178:	009b      	lsls	r3, r3, #2
 800f17a:	4413      	add	r3, r2
 800f17c:	009b      	lsls	r3, r3, #2
 800f17e:	4a13      	ldr	r2, [pc, #76]	; (800f1cc <vTaskSwitchContext+0xb0>)
 800f180:	4413      	add	r3, r2
 800f182:	60bb      	str	r3, [r7, #8]
 800f184:	68bb      	ldr	r3, [r7, #8]
 800f186:	685b      	ldr	r3, [r3, #4]
 800f188:	685a      	ldr	r2, [r3, #4]
 800f18a:	68bb      	ldr	r3, [r7, #8]
 800f18c:	605a      	str	r2, [r3, #4]
 800f18e:	68bb      	ldr	r3, [r7, #8]
 800f190:	685a      	ldr	r2, [r3, #4]
 800f192:	68bb      	ldr	r3, [r7, #8]
 800f194:	3308      	adds	r3, #8
 800f196:	429a      	cmp	r2, r3
 800f198:	d104      	bne.n	800f1a4 <vTaskSwitchContext+0x88>
 800f19a:	68bb      	ldr	r3, [r7, #8]
 800f19c:	685b      	ldr	r3, [r3, #4]
 800f19e:	685a      	ldr	r2, [r3, #4]
 800f1a0:	68bb      	ldr	r3, [r7, #8]
 800f1a2:	605a      	str	r2, [r3, #4]
 800f1a4:	68bb      	ldr	r3, [r7, #8]
 800f1a6:	685b      	ldr	r3, [r3, #4]
 800f1a8:	68db      	ldr	r3, [r3, #12]
 800f1aa:	4a09      	ldr	r2, [pc, #36]	; (800f1d0 <vTaskSwitchContext+0xb4>)
 800f1ac:	6013      	str	r3, [r2, #0]
 800f1ae:	4a06      	ldr	r2, [pc, #24]	; (800f1c8 <vTaskSwitchContext+0xac>)
 800f1b0:	68fb      	ldr	r3, [r7, #12]
 800f1b2:	6013      	str	r3, [r2, #0]
}
 800f1b4:	bf00      	nop
 800f1b6:	3714      	adds	r7, #20
 800f1b8:	46bd      	mov	sp, r7
 800f1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1be:	4770      	bx	lr
 800f1c0:	20000d78 	.word	0x20000d78
 800f1c4:	20000d64 	.word	0x20000d64
 800f1c8:	20000d58 	.word	0x20000d58
 800f1cc:	20000880 	.word	0x20000880
 800f1d0:	2000087c 	.word	0x2000087c

0800f1d4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800f1d4:	b580      	push	{r7, lr}
 800f1d6:	b084      	sub	sp, #16
 800f1d8:	af00      	add	r7, sp, #0
 800f1da:	6078      	str	r0, [r7, #4]
 800f1dc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	2b00      	cmp	r3, #0
 800f1e2:	d109      	bne.n	800f1f8 <vTaskPlaceOnEventList+0x24>
 800f1e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f1e8:	f383 8811 	msr	BASEPRI, r3
 800f1ec:	f3bf 8f6f 	isb	sy
 800f1f0:	f3bf 8f4f 	dsb	sy
 800f1f4:	60fb      	str	r3, [r7, #12]
 800f1f6:	e7fe      	b.n	800f1f6 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800f1f8:	4b07      	ldr	r3, [pc, #28]	; (800f218 <vTaskPlaceOnEventList+0x44>)
 800f1fa:	681b      	ldr	r3, [r3, #0]
 800f1fc:	3318      	adds	r3, #24
 800f1fe:	4619      	mov	r1, r3
 800f200:	6878      	ldr	r0, [r7, #4]
 800f202:	f7fe fe22 	bl	800de4a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800f206:	2101      	movs	r1, #1
 800f208:	6838      	ldr	r0, [r7, #0]
 800f20a:	f000 fa71 	bl	800f6f0 <prvAddCurrentTaskToDelayedList>
}
 800f20e:	bf00      	nop
 800f210:	3710      	adds	r7, #16
 800f212:	46bd      	mov	sp, r7
 800f214:	bd80      	pop	{r7, pc}
 800f216:	bf00      	nop
 800f218:	2000087c 	.word	0x2000087c

0800f21c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800f21c:	b580      	push	{r7, lr}
 800f21e:	b086      	sub	sp, #24
 800f220:	af00      	add	r7, sp, #0
 800f222:	60f8      	str	r0, [r7, #12]
 800f224:	60b9      	str	r1, [r7, #8]
 800f226:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800f228:	68fb      	ldr	r3, [r7, #12]
 800f22a:	2b00      	cmp	r3, #0
 800f22c:	d109      	bne.n	800f242 <vTaskPlaceOnEventListRestricted+0x26>
 800f22e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f232:	f383 8811 	msr	BASEPRI, r3
 800f236:	f3bf 8f6f 	isb	sy
 800f23a:	f3bf 8f4f 	dsb	sy
 800f23e:	617b      	str	r3, [r7, #20]
 800f240:	e7fe      	b.n	800f240 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800f242:	4b0a      	ldr	r3, [pc, #40]	; (800f26c <vTaskPlaceOnEventListRestricted+0x50>)
 800f244:	681b      	ldr	r3, [r3, #0]
 800f246:	3318      	adds	r3, #24
 800f248:	4619      	mov	r1, r3
 800f24a:	68f8      	ldr	r0, [r7, #12]
 800f24c:	f7fe fdd9 	bl	800de02 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	2b00      	cmp	r3, #0
 800f254:	d002      	beq.n	800f25c <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 800f256:	f04f 33ff 	mov.w	r3, #4294967295
 800f25a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800f25c:	6879      	ldr	r1, [r7, #4]
 800f25e:	68b8      	ldr	r0, [r7, #8]
 800f260:	f000 fa46 	bl	800f6f0 <prvAddCurrentTaskToDelayedList>
	}
 800f264:	bf00      	nop
 800f266:	3718      	adds	r7, #24
 800f268:	46bd      	mov	sp, r7
 800f26a:	bd80      	pop	{r7, pc}
 800f26c:	2000087c 	.word	0x2000087c

0800f270 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800f270:	b580      	push	{r7, lr}
 800f272:	b086      	sub	sp, #24
 800f274:	af00      	add	r7, sp, #0
 800f276:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f278:	687b      	ldr	r3, [r7, #4]
 800f27a:	68db      	ldr	r3, [r3, #12]
 800f27c:	68db      	ldr	r3, [r3, #12]
 800f27e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800f280:	693b      	ldr	r3, [r7, #16]
 800f282:	2b00      	cmp	r3, #0
 800f284:	d109      	bne.n	800f29a <xTaskRemoveFromEventList+0x2a>
 800f286:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f28a:	f383 8811 	msr	BASEPRI, r3
 800f28e:	f3bf 8f6f 	isb	sy
 800f292:	f3bf 8f4f 	dsb	sy
 800f296:	60fb      	str	r3, [r7, #12]
 800f298:	e7fe      	b.n	800f298 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800f29a:	693b      	ldr	r3, [r7, #16]
 800f29c:	3318      	adds	r3, #24
 800f29e:	4618      	mov	r0, r3
 800f2a0:	f7fe fe0c 	bl	800debc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f2a4:	4b1d      	ldr	r3, [pc, #116]	; (800f31c <xTaskRemoveFromEventList+0xac>)
 800f2a6:	681b      	ldr	r3, [r3, #0]
 800f2a8:	2b00      	cmp	r3, #0
 800f2aa:	d11d      	bne.n	800f2e8 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800f2ac:	693b      	ldr	r3, [r7, #16]
 800f2ae:	3304      	adds	r3, #4
 800f2b0:	4618      	mov	r0, r3
 800f2b2:	f7fe fe03 	bl	800debc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800f2b6:	693b      	ldr	r3, [r7, #16]
 800f2b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f2ba:	4b19      	ldr	r3, [pc, #100]	; (800f320 <xTaskRemoveFromEventList+0xb0>)
 800f2bc:	681b      	ldr	r3, [r3, #0]
 800f2be:	429a      	cmp	r2, r3
 800f2c0:	d903      	bls.n	800f2ca <xTaskRemoveFromEventList+0x5a>
 800f2c2:	693b      	ldr	r3, [r7, #16]
 800f2c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f2c6:	4a16      	ldr	r2, [pc, #88]	; (800f320 <xTaskRemoveFromEventList+0xb0>)
 800f2c8:	6013      	str	r3, [r2, #0]
 800f2ca:	693b      	ldr	r3, [r7, #16]
 800f2cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f2ce:	4613      	mov	r3, r2
 800f2d0:	009b      	lsls	r3, r3, #2
 800f2d2:	4413      	add	r3, r2
 800f2d4:	009b      	lsls	r3, r3, #2
 800f2d6:	4a13      	ldr	r2, [pc, #76]	; (800f324 <xTaskRemoveFromEventList+0xb4>)
 800f2d8:	441a      	add	r2, r3
 800f2da:	693b      	ldr	r3, [r7, #16]
 800f2dc:	3304      	adds	r3, #4
 800f2de:	4619      	mov	r1, r3
 800f2e0:	4610      	mov	r0, r2
 800f2e2:	f7fe fd8e 	bl	800de02 <vListInsertEnd>
 800f2e6:	e005      	b.n	800f2f4 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800f2e8:	693b      	ldr	r3, [r7, #16]
 800f2ea:	3318      	adds	r3, #24
 800f2ec:	4619      	mov	r1, r3
 800f2ee:	480e      	ldr	r0, [pc, #56]	; (800f328 <xTaskRemoveFromEventList+0xb8>)
 800f2f0:	f7fe fd87 	bl	800de02 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800f2f4:	693b      	ldr	r3, [r7, #16]
 800f2f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f2f8:	4b0c      	ldr	r3, [pc, #48]	; (800f32c <xTaskRemoveFromEventList+0xbc>)
 800f2fa:	681b      	ldr	r3, [r3, #0]
 800f2fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f2fe:	429a      	cmp	r2, r3
 800f300:	d905      	bls.n	800f30e <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800f302:	2301      	movs	r3, #1
 800f304:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800f306:	4b0a      	ldr	r3, [pc, #40]	; (800f330 <xTaskRemoveFromEventList+0xc0>)
 800f308:	2201      	movs	r2, #1
 800f30a:	601a      	str	r2, [r3, #0]
 800f30c:	e001      	b.n	800f312 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800f30e:	2300      	movs	r3, #0
 800f310:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800f312:	697b      	ldr	r3, [r7, #20]
}
 800f314:	4618      	mov	r0, r3
 800f316:	3718      	adds	r7, #24
 800f318:	46bd      	mov	sp, r7
 800f31a:	bd80      	pop	{r7, pc}
 800f31c:	20000d78 	.word	0x20000d78
 800f320:	20000d58 	.word	0x20000d58
 800f324:	20000880 	.word	0x20000880
 800f328:	20000d10 	.word	0x20000d10
 800f32c:	2000087c 	.word	0x2000087c
 800f330:	20000d64 	.word	0x20000d64

0800f334 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800f334:	b480      	push	{r7}
 800f336:	b083      	sub	sp, #12
 800f338:	af00      	add	r7, sp, #0
 800f33a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800f33c:	4b06      	ldr	r3, [pc, #24]	; (800f358 <vTaskInternalSetTimeOutState+0x24>)
 800f33e:	681a      	ldr	r2, [r3, #0]
 800f340:	687b      	ldr	r3, [r7, #4]
 800f342:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800f344:	4b05      	ldr	r3, [pc, #20]	; (800f35c <vTaskInternalSetTimeOutState+0x28>)
 800f346:	681a      	ldr	r2, [r3, #0]
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	605a      	str	r2, [r3, #4]
}
 800f34c:	bf00      	nop
 800f34e:	370c      	adds	r7, #12
 800f350:	46bd      	mov	sp, r7
 800f352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f356:	4770      	bx	lr
 800f358:	20000d68 	.word	0x20000d68
 800f35c:	20000d54 	.word	0x20000d54

0800f360 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800f360:	b580      	push	{r7, lr}
 800f362:	b088      	sub	sp, #32
 800f364:	af00      	add	r7, sp, #0
 800f366:	6078      	str	r0, [r7, #4]
 800f368:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	2b00      	cmp	r3, #0
 800f36e:	d109      	bne.n	800f384 <xTaskCheckForTimeOut+0x24>
 800f370:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f374:	f383 8811 	msr	BASEPRI, r3
 800f378:	f3bf 8f6f 	isb	sy
 800f37c:	f3bf 8f4f 	dsb	sy
 800f380:	613b      	str	r3, [r7, #16]
 800f382:	e7fe      	b.n	800f382 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 800f384:	683b      	ldr	r3, [r7, #0]
 800f386:	2b00      	cmp	r3, #0
 800f388:	d109      	bne.n	800f39e <xTaskCheckForTimeOut+0x3e>
 800f38a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f38e:	f383 8811 	msr	BASEPRI, r3
 800f392:	f3bf 8f6f 	isb	sy
 800f396:	f3bf 8f4f 	dsb	sy
 800f39a:	60fb      	str	r3, [r7, #12]
 800f39c:	e7fe      	b.n	800f39c <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800f39e:	f000 fe65 	bl	801006c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800f3a2:	4b1d      	ldr	r3, [pc, #116]	; (800f418 <xTaskCheckForTimeOut+0xb8>)
 800f3a4:	681b      	ldr	r3, [r3, #0]
 800f3a6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	685b      	ldr	r3, [r3, #4]
 800f3ac:	69ba      	ldr	r2, [r7, #24]
 800f3ae:	1ad3      	subs	r3, r2, r3
 800f3b0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800f3b2:	683b      	ldr	r3, [r7, #0]
 800f3b4:	681b      	ldr	r3, [r3, #0]
 800f3b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f3ba:	d102      	bne.n	800f3c2 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800f3bc:	2300      	movs	r3, #0
 800f3be:	61fb      	str	r3, [r7, #28]
 800f3c0:	e023      	b.n	800f40a <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	681a      	ldr	r2, [r3, #0]
 800f3c6:	4b15      	ldr	r3, [pc, #84]	; (800f41c <xTaskCheckForTimeOut+0xbc>)
 800f3c8:	681b      	ldr	r3, [r3, #0]
 800f3ca:	429a      	cmp	r2, r3
 800f3cc:	d007      	beq.n	800f3de <xTaskCheckForTimeOut+0x7e>
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	685b      	ldr	r3, [r3, #4]
 800f3d2:	69ba      	ldr	r2, [r7, #24]
 800f3d4:	429a      	cmp	r2, r3
 800f3d6:	d302      	bcc.n	800f3de <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800f3d8:	2301      	movs	r3, #1
 800f3da:	61fb      	str	r3, [r7, #28]
 800f3dc:	e015      	b.n	800f40a <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800f3de:	683b      	ldr	r3, [r7, #0]
 800f3e0:	681b      	ldr	r3, [r3, #0]
 800f3e2:	697a      	ldr	r2, [r7, #20]
 800f3e4:	429a      	cmp	r2, r3
 800f3e6:	d20b      	bcs.n	800f400 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800f3e8:	683b      	ldr	r3, [r7, #0]
 800f3ea:	681a      	ldr	r2, [r3, #0]
 800f3ec:	697b      	ldr	r3, [r7, #20]
 800f3ee:	1ad2      	subs	r2, r2, r3
 800f3f0:	683b      	ldr	r3, [r7, #0]
 800f3f2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800f3f4:	6878      	ldr	r0, [r7, #4]
 800f3f6:	f7ff ff9d 	bl	800f334 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800f3fa:	2300      	movs	r3, #0
 800f3fc:	61fb      	str	r3, [r7, #28]
 800f3fe:	e004      	b.n	800f40a <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 800f400:	683b      	ldr	r3, [r7, #0]
 800f402:	2200      	movs	r2, #0
 800f404:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800f406:	2301      	movs	r3, #1
 800f408:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800f40a:	f000 fe5d 	bl	80100c8 <vPortExitCritical>

	return xReturn;
 800f40e:	69fb      	ldr	r3, [r7, #28]
}
 800f410:	4618      	mov	r0, r3
 800f412:	3720      	adds	r7, #32
 800f414:	46bd      	mov	sp, r7
 800f416:	bd80      	pop	{r7, pc}
 800f418:	20000d54 	.word	0x20000d54
 800f41c:	20000d68 	.word	0x20000d68

0800f420 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800f420:	b480      	push	{r7}
 800f422:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800f424:	4b03      	ldr	r3, [pc, #12]	; (800f434 <vTaskMissedYield+0x14>)
 800f426:	2201      	movs	r2, #1
 800f428:	601a      	str	r2, [r3, #0]
}
 800f42a:	bf00      	nop
 800f42c:	46bd      	mov	sp, r7
 800f42e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f432:	4770      	bx	lr
 800f434:	20000d64 	.word	0x20000d64

0800f438 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800f438:	b580      	push	{r7, lr}
 800f43a:	b082      	sub	sp, #8
 800f43c:	af00      	add	r7, sp, #0
 800f43e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800f440:	f000 f852 	bl	800f4e8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800f444:	4b06      	ldr	r3, [pc, #24]	; (800f460 <prvIdleTask+0x28>)
 800f446:	681b      	ldr	r3, [r3, #0]
 800f448:	2b01      	cmp	r3, #1
 800f44a:	d9f9      	bls.n	800f440 <prvIdleTask+0x8>
			{
				taskYIELD();
 800f44c:	4b05      	ldr	r3, [pc, #20]	; (800f464 <prvIdleTask+0x2c>)
 800f44e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f452:	601a      	str	r2, [r3, #0]
 800f454:	f3bf 8f4f 	dsb	sy
 800f458:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800f45c:	e7f0      	b.n	800f440 <prvIdleTask+0x8>
 800f45e:	bf00      	nop
 800f460:	20000880 	.word	0x20000880
 800f464:	e000ed04 	.word	0xe000ed04

0800f468 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800f468:	b580      	push	{r7, lr}
 800f46a:	b082      	sub	sp, #8
 800f46c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800f46e:	2300      	movs	r3, #0
 800f470:	607b      	str	r3, [r7, #4]
 800f472:	e00c      	b.n	800f48e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800f474:	687a      	ldr	r2, [r7, #4]
 800f476:	4613      	mov	r3, r2
 800f478:	009b      	lsls	r3, r3, #2
 800f47a:	4413      	add	r3, r2
 800f47c:	009b      	lsls	r3, r3, #2
 800f47e:	4a12      	ldr	r2, [pc, #72]	; (800f4c8 <prvInitialiseTaskLists+0x60>)
 800f480:	4413      	add	r3, r2
 800f482:	4618      	mov	r0, r3
 800f484:	f7fe fc90 	bl	800dda8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	3301      	adds	r3, #1
 800f48c:	607b      	str	r3, [r7, #4]
 800f48e:	687b      	ldr	r3, [r7, #4]
 800f490:	2b37      	cmp	r3, #55	; 0x37
 800f492:	d9ef      	bls.n	800f474 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800f494:	480d      	ldr	r0, [pc, #52]	; (800f4cc <prvInitialiseTaskLists+0x64>)
 800f496:	f7fe fc87 	bl	800dda8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800f49a:	480d      	ldr	r0, [pc, #52]	; (800f4d0 <prvInitialiseTaskLists+0x68>)
 800f49c:	f7fe fc84 	bl	800dda8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800f4a0:	480c      	ldr	r0, [pc, #48]	; (800f4d4 <prvInitialiseTaskLists+0x6c>)
 800f4a2:	f7fe fc81 	bl	800dda8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800f4a6:	480c      	ldr	r0, [pc, #48]	; (800f4d8 <prvInitialiseTaskLists+0x70>)
 800f4a8:	f7fe fc7e 	bl	800dda8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800f4ac:	480b      	ldr	r0, [pc, #44]	; (800f4dc <prvInitialiseTaskLists+0x74>)
 800f4ae:	f7fe fc7b 	bl	800dda8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800f4b2:	4b0b      	ldr	r3, [pc, #44]	; (800f4e0 <prvInitialiseTaskLists+0x78>)
 800f4b4:	4a05      	ldr	r2, [pc, #20]	; (800f4cc <prvInitialiseTaskLists+0x64>)
 800f4b6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800f4b8:	4b0a      	ldr	r3, [pc, #40]	; (800f4e4 <prvInitialiseTaskLists+0x7c>)
 800f4ba:	4a05      	ldr	r2, [pc, #20]	; (800f4d0 <prvInitialiseTaskLists+0x68>)
 800f4bc:	601a      	str	r2, [r3, #0]
}
 800f4be:	bf00      	nop
 800f4c0:	3708      	adds	r7, #8
 800f4c2:	46bd      	mov	sp, r7
 800f4c4:	bd80      	pop	{r7, pc}
 800f4c6:	bf00      	nop
 800f4c8:	20000880 	.word	0x20000880
 800f4cc:	20000ce0 	.word	0x20000ce0
 800f4d0:	20000cf4 	.word	0x20000cf4
 800f4d4:	20000d10 	.word	0x20000d10
 800f4d8:	20000d24 	.word	0x20000d24
 800f4dc:	20000d3c 	.word	0x20000d3c
 800f4e0:	20000d08 	.word	0x20000d08
 800f4e4:	20000d0c 	.word	0x20000d0c

0800f4e8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800f4e8:	b580      	push	{r7, lr}
 800f4ea:	b082      	sub	sp, #8
 800f4ec:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800f4ee:	e019      	b.n	800f524 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800f4f0:	f000 fdbc 	bl	801006c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f4f4:	4b0f      	ldr	r3, [pc, #60]	; (800f534 <prvCheckTasksWaitingTermination+0x4c>)
 800f4f6:	68db      	ldr	r3, [r3, #12]
 800f4f8:	68db      	ldr	r3, [r3, #12]
 800f4fa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	3304      	adds	r3, #4
 800f500:	4618      	mov	r0, r3
 800f502:	f7fe fcdb 	bl	800debc <uxListRemove>
				--uxCurrentNumberOfTasks;
 800f506:	4b0c      	ldr	r3, [pc, #48]	; (800f538 <prvCheckTasksWaitingTermination+0x50>)
 800f508:	681b      	ldr	r3, [r3, #0]
 800f50a:	3b01      	subs	r3, #1
 800f50c:	4a0a      	ldr	r2, [pc, #40]	; (800f538 <prvCheckTasksWaitingTermination+0x50>)
 800f50e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800f510:	4b0a      	ldr	r3, [pc, #40]	; (800f53c <prvCheckTasksWaitingTermination+0x54>)
 800f512:	681b      	ldr	r3, [r3, #0]
 800f514:	3b01      	subs	r3, #1
 800f516:	4a09      	ldr	r2, [pc, #36]	; (800f53c <prvCheckTasksWaitingTermination+0x54>)
 800f518:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800f51a:	f000 fdd5 	bl	80100c8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800f51e:	6878      	ldr	r0, [r7, #4]
 800f520:	f000 f80e 	bl	800f540 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800f524:	4b05      	ldr	r3, [pc, #20]	; (800f53c <prvCheckTasksWaitingTermination+0x54>)
 800f526:	681b      	ldr	r3, [r3, #0]
 800f528:	2b00      	cmp	r3, #0
 800f52a:	d1e1      	bne.n	800f4f0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800f52c:	bf00      	nop
 800f52e:	3708      	adds	r7, #8
 800f530:	46bd      	mov	sp, r7
 800f532:	bd80      	pop	{r7, pc}
 800f534:	20000d24 	.word	0x20000d24
 800f538:	20000d50 	.word	0x20000d50
 800f53c:	20000d38 	.word	0x20000d38

0800f540 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800f540:	b580      	push	{r7, lr}
 800f542:	b084      	sub	sp, #16
 800f544:	af00      	add	r7, sp, #0
 800f546:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800f548:	687b      	ldr	r3, [r7, #4]
 800f54a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800f54e:	2b00      	cmp	r3, #0
 800f550:	d108      	bne.n	800f564 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f556:	4618      	mov	r0, r3
 800f558:	f000 ff64 	bl	8010424 <vPortFree>
				vPortFree( pxTCB );
 800f55c:	6878      	ldr	r0, [r7, #4]
 800f55e:	f000 ff61 	bl	8010424 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800f562:	e017      	b.n	800f594 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800f56a:	2b01      	cmp	r3, #1
 800f56c:	d103      	bne.n	800f576 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800f56e:	6878      	ldr	r0, [r7, #4]
 800f570:	f000 ff58 	bl	8010424 <vPortFree>
	}
 800f574:	e00e      	b.n	800f594 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800f576:	687b      	ldr	r3, [r7, #4]
 800f578:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800f57c:	2b02      	cmp	r3, #2
 800f57e:	d009      	beq.n	800f594 <prvDeleteTCB+0x54>
 800f580:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f584:	f383 8811 	msr	BASEPRI, r3
 800f588:	f3bf 8f6f 	isb	sy
 800f58c:	f3bf 8f4f 	dsb	sy
 800f590:	60fb      	str	r3, [r7, #12]
 800f592:	e7fe      	b.n	800f592 <prvDeleteTCB+0x52>
	}
 800f594:	bf00      	nop
 800f596:	3710      	adds	r7, #16
 800f598:	46bd      	mov	sp, r7
 800f59a:	bd80      	pop	{r7, pc}

0800f59c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800f59c:	b480      	push	{r7}
 800f59e:	b083      	sub	sp, #12
 800f5a0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f5a2:	4b0c      	ldr	r3, [pc, #48]	; (800f5d4 <prvResetNextTaskUnblockTime+0x38>)
 800f5a4:	681b      	ldr	r3, [r3, #0]
 800f5a6:	681b      	ldr	r3, [r3, #0]
 800f5a8:	2b00      	cmp	r3, #0
 800f5aa:	d104      	bne.n	800f5b6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800f5ac:	4b0a      	ldr	r3, [pc, #40]	; (800f5d8 <prvResetNextTaskUnblockTime+0x3c>)
 800f5ae:	f04f 32ff 	mov.w	r2, #4294967295
 800f5b2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800f5b4:	e008      	b.n	800f5c8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f5b6:	4b07      	ldr	r3, [pc, #28]	; (800f5d4 <prvResetNextTaskUnblockTime+0x38>)
 800f5b8:	681b      	ldr	r3, [r3, #0]
 800f5ba:	68db      	ldr	r3, [r3, #12]
 800f5bc:	68db      	ldr	r3, [r3, #12]
 800f5be:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800f5c0:	687b      	ldr	r3, [r7, #4]
 800f5c2:	685b      	ldr	r3, [r3, #4]
 800f5c4:	4a04      	ldr	r2, [pc, #16]	; (800f5d8 <prvResetNextTaskUnblockTime+0x3c>)
 800f5c6:	6013      	str	r3, [r2, #0]
}
 800f5c8:	bf00      	nop
 800f5ca:	370c      	adds	r7, #12
 800f5cc:	46bd      	mov	sp, r7
 800f5ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5d2:	4770      	bx	lr
 800f5d4:	20000d08 	.word	0x20000d08
 800f5d8:	20000d70 	.word	0x20000d70

0800f5dc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800f5dc:	b480      	push	{r7}
 800f5de:	b083      	sub	sp, #12
 800f5e0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800f5e2:	4b0b      	ldr	r3, [pc, #44]	; (800f610 <xTaskGetSchedulerState+0x34>)
 800f5e4:	681b      	ldr	r3, [r3, #0]
 800f5e6:	2b00      	cmp	r3, #0
 800f5e8:	d102      	bne.n	800f5f0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800f5ea:	2301      	movs	r3, #1
 800f5ec:	607b      	str	r3, [r7, #4]
 800f5ee:	e008      	b.n	800f602 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f5f0:	4b08      	ldr	r3, [pc, #32]	; (800f614 <xTaskGetSchedulerState+0x38>)
 800f5f2:	681b      	ldr	r3, [r3, #0]
 800f5f4:	2b00      	cmp	r3, #0
 800f5f6:	d102      	bne.n	800f5fe <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800f5f8:	2302      	movs	r3, #2
 800f5fa:	607b      	str	r3, [r7, #4]
 800f5fc:	e001      	b.n	800f602 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800f5fe:	2300      	movs	r3, #0
 800f600:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800f602:	687b      	ldr	r3, [r7, #4]
	}
 800f604:	4618      	mov	r0, r3
 800f606:	370c      	adds	r7, #12
 800f608:	46bd      	mov	sp, r7
 800f60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f60e:	4770      	bx	lr
 800f610:	20000d5c 	.word	0x20000d5c
 800f614:	20000d78 	.word	0x20000d78

0800f618 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800f618:	b580      	push	{r7, lr}
 800f61a:	b086      	sub	sp, #24
 800f61c:	af00      	add	r7, sp, #0
 800f61e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800f620:	687b      	ldr	r3, [r7, #4]
 800f622:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800f624:	2300      	movs	r3, #0
 800f626:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800f628:	687b      	ldr	r3, [r7, #4]
 800f62a:	2b00      	cmp	r3, #0
 800f62c:	d054      	beq.n	800f6d8 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800f62e:	4b2d      	ldr	r3, [pc, #180]	; (800f6e4 <xTaskPriorityDisinherit+0xcc>)
 800f630:	681b      	ldr	r3, [r3, #0]
 800f632:	693a      	ldr	r2, [r7, #16]
 800f634:	429a      	cmp	r2, r3
 800f636:	d009      	beq.n	800f64c <xTaskPriorityDisinherit+0x34>
 800f638:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f63c:	f383 8811 	msr	BASEPRI, r3
 800f640:	f3bf 8f6f 	isb	sy
 800f644:	f3bf 8f4f 	dsb	sy
 800f648:	60fb      	str	r3, [r7, #12]
 800f64a:	e7fe      	b.n	800f64a <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 800f64c:	693b      	ldr	r3, [r7, #16]
 800f64e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f650:	2b00      	cmp	r3, #0
 800f652:	d109      	bne.n	800f668 <xTaskPriorityDisinherit+0x50>
 800f654:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f658:	f383 8811 	msr	BASEPRI, r3
 800f65c:	f3bf 8f6f 	isb	sy
 800f660:	f3bf 8f4f 	dsb	sy
 800f664:	60bb      	str	r3, [r7, #8]
 800f666:	e7fe      	b.n	800f666 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 800f668:	693b      	ldr	r3, [r7, #16]
 800f66a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f66c:	1e5a      	subs	r2, r3, #1
 800f66e:	693b      	ldr	r3, [r7, #16]
 800f670:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800f672:	693b      	ldr	r3, [r7, #16]
 800f674:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f676:	693b      	ldr	r3, [r7, #16]
 800f678:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f67a:	429a      	cmp	r2, r3
 800f67c:	d02c      	beq.n	800f6d8 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800f67e:	693b      	ldr	r3, [r7, #16]
 800f680:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f682:	2b00      	cmp	r3, #0
 800f684:	d128      	bne.n	800f6d8 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f686:	693b      	ldr	r3, [r7, #16]
 800f688:	3304      	adds	r3, #4
 800f68a:	4618      	mov	r0, r3
 800f68c:	f7fe fc16 	bl	800debc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800f690:	693b      	ldr	r3, [r7, #16]
 800f692:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800f694:	693b      	ldr	r3, [r7, #16]
 800f696:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f698:	693b      	ldr	r3, [r7, #16]
 800f69a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f69c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800f6a0:	693b      	ldr	r3, [r7, #16]
 800f6a2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800f6a4:	693b      	ldr	r3, [r7, #16]
 800f6a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f6a8:	4b0f      	ldr	r3, [pc, #60]	; (800f6e8 <xTaskPriorityDisinherit+0xd0>)
 800f6aa:	681b      	ldr	r3, [r3, #0]
 800f6ac:	429a      	cmp	r2, r3
 800f6ae:	d903      	bls.n	800f6b8 <xTaskPriorityDisinherit+0xa0>
 800f6b0:	693b      	ldr	r3, [r7, #16]
 800f6b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f6b4:	4a0c      	ldr	r2, [pc, #48]	; (800f6e8 <xTaskPriorityDisinherit+0xd0>)
 800f6b6:	6013      	str	r3, [r2, #0]
 800f6b8:	693b      	ldr	r3, [r7, #16]
 800f6ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f6bc:	4613      	mov	r3, r2
 800f6be:	009b      	lsls	r3, r3, #2
 800f6c0:	4413      	add	r3, r2
 800f6c2:	009b      	lsls	r3, r3, #2
 800f6c4:	4a09      	ldr	r2, [pc, #36]	; (800f6ec <xTaskPriorityDisinherit+0xd4>)
 800f6c6:	441a      	add	r2, r3
 800f6c8:	693b      	ldr	r3, [r7, #16]
 800f6ca:	3304      	adds	r3, #4
 800f6cc:	4619      	mov	r1, r3
 800f6ce:	4610      	mov	r0, r2
 800f6d0:	f7fe fb97 	bl	800de02 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800f6d4:	2301      	movs	r3, #1
 800f6d6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800f6d8:	697b      	ldr	r3, [r7, #20]
	}
 800f6da:	4618      	mov	r0, r3
 800f6dc:	3718      	adds	r7, #24
 800f6de:	46bd      	mov	sp, r7
 800f6e0:	bd80      	pop	{r7, pc}
 800f6e2:	bf00      	nop
 800f6e4:	2000087c 	.word	0x2000087c
 800f6e8:	20000d58 	.word	0x20000d58
 800f6ec:	20000880 	.word	0x20000880

0800f6f0 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800f6f0:	b580      	push	{r7, lr}
 800f6f2:	b084      	sub	sp, #16
 800f6f4:	af00      	add	r7, sp, #0
 800f6f6:	6078      	str	r0, [r7, #4]
 800f6f8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800f6fa:	4b21      	ldr	r3, [pc, #132]	; (800f780 <prvAddCurrentTaskToDelayedList+0x90>)
 800f6fc:	681b      	ldr	r3, [r3, #0]
 800f6fe:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f700:	4b20      	ldr	r3, [pc, #128]	; (800f784 <prvAddCurrentTaskToDelayedList+0x94>)
 800f702:	681b      	ldr	r3, [r3, #0]
 800f704:	3304      	adds	r3, #4
 800f706:	4618      	mov	r0, r3
 800f708:	f7fe fbd8 	bl	800debc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800f70c:	687b      	ldr	r3, [r7, #4]
 800f70e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f712:	d10a      	bne.n	800f72a <prvAddCurrentTaskToDelayedList+0x3a>
 800f714:	683b      	ldr	r3, [r7, #0]
 800f716:	2b00      	cmp	r3, #0
 800f718:	d007      	beq.n	800f72a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f71a:	4b1a      	ldr	r3, [pc, #104]	; (800f784 <prvAddCurrentTaskToDelayedList+0x94>)
 800f71c:	681b      	ldr	r3, [r3, #0]
 800f71e:	3304      	adds	r3, #4
 800f720:	4619      	mov	r1, r3
 800f722:	4819      	ldr	r0, [pc, #100]	; (800f788 <prvAddCurrentTaskToDelayedList+0x98>)
 800f724:	f7fe fb6d 	bl	800de02 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800f728:	e026      	b.n	800f778 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800f72a:	68fa      	ldr	r2, [r7, #12]
 800f72c:	687b      	ldr	r3, [r7, #4]
 800f72e:	4413      	add	r3, r2
 800f730:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800f732:	4b14      	ldr	r3, [pc, #80]	; (800f784 <prvAddCurrentTaskToDelayedList+0x94>)
 800f734:	681b      	ldr	r3, [r3, #0]
 800f736:	68ba      	ldr	r2, [r7, #8]
 800f738:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800f73a:	68ba      	ldr	r2, [r7, #8]
 800f73c:	68fb      	ldr	r3, [r7, #12]
 800f73e:	429a      	cmp	r2, r3
 800f740:	d209      	bcs.n	800f756 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f742:	4b12      	ldr	r3, [pc, #72]	; (800f78c <prvAddCurrentTaskToDelayedList+0x9c>)
 800f744:	681a      	ldr	r2, [r3, #0]
 800f746:	4b0f      	ldr	r3, [pc, #60]	; (800f784 <prvAddCurrentTaskToDelayedList+0x94>)
 800f748:	681b      	ldr	r3, [r3, #0]
 800f74a:	3304      	adds	r3, #4
 800f74c:	4619      	mov	r1, r3
 800f74e:	4610      	mov	r0, r2
 800f750:	f7fe fb7b 	bl	800de4a <vListInsert>
}
 800f754:	e010      	b.n	800f778 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f756:	4b0e      	ldr	r3, [pc, #56]	; (800f790 <prvAddCurrentTaskToDelayedList+0xa0>)
 800f758:	681a      	ldr	r2, [r3, #0]
 800f75a:	4b0a      	ldr	r3, [pc, #40]	; (800f784 <prvAddCurrentTaskToDelayedList+0x94>)
 800f75c:	681b      	ldr	r3, [r3, #0]
 800f75e:	3304      	adds	r3, #4
 800f760:	4619      	mov	r1, r3
 800f762:	4610      	mov	r0, r2
 800f764:	f7fe fb71 	bl	800de4a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800f768:	4b0a      	ldr	r3, [pc, #40]	; (800f794 <prvAddCurrentTaskToDelayedList+0xa4>)
 800f76a:	681b      	ldr	r3, [r3, #0]
 800f76c:	68ba      	ldr	r2, [r7, #8]
 800f76e:	429a      	cmp	r2, r3
 800f770:	d202      	bcs.n	800f778 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800f772:	4a08      	ldr	r2, [pc, #32]	; (800f794 <prvAddCurrentTaskToDelayedList+0xa4>)
 800f774:	68bb      	ldr	r3, [r7, #8]
 800f776:	6013      	str	r3, [r2, #0]
}
 800f778:	bf00      	nop
 800f77a:	3710      	adds	r7, #16
 800f77c:	46bd      	mov	sp, r7
 800f77e:	bd80      	pop	{r7, pc}
 800f780:	20000d54 	.word	0x20000d54
 800f784:	2000087c 	.word	0x2000087c
 800f788:	20000d3c 	.word	0x20000d3c
 800f78c:	20000d0c 	.word	0x20000d0c
 800f790:	20000d08 	.word	0x20000d08
 800f794:	20000d70 	.word	0x20000d70

0800f798 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800f798:	b580      	push	{r7, lr}
 800f79a:	b08a      	sub	sp, #40	; 0x28
 800f79c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800f79e:	2300      	movs	r3, #0
 800f7a0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800f7a2:	f000 faff 	bl	800fda4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800f7a6:	4b1c      	ldr	r3, [pc, #112]	; (800f818 <xTimerCreateTimerTask+0x80>)
 800f7a8:	681b      	ldr	r3, [r3, #0]
 800f7aa:	2b00      	cmp	r3, #0
 800f7ac:	d021      	beq.n	800f7f2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800f7ae:	2300      	movs	r3, #0
 800f7b0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800f7b2:	2300      	movs	r3, #0
 800f7b4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800f7b6:	1d3a      	adds	r2, r7, #4
 800f7b8:	f107 0108 	add.w	r1, r7, #8
 800f7bc:	f107 030c 	add.w	r3, r7, #12
 800f7c0:	4618      	mov	r0, r3
 800f7c2:	f7fe fad7 	bl	800dd74 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800f7c6:	6879      	ldr	r1, [r7, #4]
 800f7c8:	68bb      	ldr	r3, [r7, #8]
 800f7ca:	68fa      	ldr	r2, [r7, #12]
 800f7cc:	9202      	str	r2, [sp, #8]
 800f7ce:	9301      	str	r3, [sp, #4]
 800f7d0:	2302      	movs	r3, #2
 800f7d2:	9300      	str	r3, [sp, #0]
 800f7d4:	2300      	movs	r3, #0
 800f7d6:	460a      	mov	r2, r1
 800f7d8:	4910      	ldr	r1, [pc, #64]	; (800f81c <xTimerCreateTimerTask+0x84>)
 800f7da:	4811      	ldr	r0, [pc, #68]	; (800f820 <xTimerCreateTimerTask+0x88>)
 800f7dc:	f7ff f92a 	bl	800ea34 <xTaskCreateStatic>
 800f7e0:	4602      	mov	r2, r0
 800f7e2:	4b10      	ldr	r3, [pc, #64]	; (800f824 <xTimerCreateTimerTask+0x8c>)
 800f7e4:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800f7e6:	4b0f      	ldr	r3, [pc, #60]	; (800f824 <xTimerCreateTimerTask+0x8c>)
 800f7e8:	681b      	ldr	r3, [r3, #0]
 800f7ea:	2b00      	cmp	r3, #0
 800f7ec:	d001      	beq.n	800f7f2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800f7ee:	2301      	movs	r3, #1
 800f7f0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800f7f2:	697b      	ldr	r3, [r7, #20]
 800f7f4:	2b00      	cmp	r3, #0
 800f7f6:	d109      	bne.n	800f80c <xTimerCreateTimerTask+0x74>
 800f7f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f7fc:	f383 8811 	msr	BASEPRI, r3
 800f800:	f3bf 8f6f 	isb	sy
 800f804:	f3bf 8f4f 	dsb	sy
 800f808:	613b      	str	r3, [r7, #16]
 800f80a:	e7fe      	b.n	800f80a <xTimerCreateTimerTask+0x72>
	return xReturn;
 800f80c:	697b      	ldr	r3, [r7, #20]
}
 800f80e:	4618      	mov	r0, r3
 800f810:	3718      	adds	r7, #24
 800f812:	46bd      	mov	sp, r7
 800f814:	bd80      	pop	{r7, pc}
 800f816:	bf00      	nop
 800f818:	20000dac 	.word	0x20000dac
 800f81c:	08010f78 	.word	0x08010f78
 800f820:	0800f959 	.word	0x0800f959
 800f824:	20000db0 	.word	0x20000db0

0800f828 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800f828:	b580      	push	{r7, lr}
 800f82a:	b08a      	sub	sp, #40	; 0x28
 800f82c:	af00      	add	r7, sp, #0
 800f82e:	60f8      	str	r0, [r7, #12]
 800f830:	60b9      	str	r1, [r7, #8]
 800f832:	607a      	str	r2, [r7, #4]
 800f834:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800f836:	2300      	movs	r3, #0
 800f838:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800f83a:	68fb      	ldr	r3, [r7, #12]
 800f83c:	2b00      	cmp	r3, #0
 800f83e:	d109      	bne.n	800f854 <xTimerGenericCommand+0x2c>
 800f840:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f844:	f383 8811 	msr	BASEPRI, r3
 800f848:	f3bf 8f6f 	isb	sy
 800f84c:	f3bf 8f4f 	dsb	sy
 800f850:	623b      	str	r3, [r7, #32]
 800f852:	e7fe      	b.n	800f852 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800f854:	4b19      	ldr	r3, [pc, #100]	; (800f8bc <xTimerGenericCommand+0x94>)
 800f856:	681b      	ldr	r3, [r3, #0]
 800f858:	2b00      	cmp	r3, #0
 800f85a:	d02a      	beq.n	800f8b2 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800f85c:	68bb      	ldr	r3, [r7, #8]
 800f85e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800f860:	687b      	ldr	r3, [r7, #4]
 800f862:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800f864:	68fb      	ldr	r3, [r7, #12]
 800f866:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800f868:	68bb      	ldr	r3, [r7, #8]
 800f86a:	2b05      	cmp	r3, #5
 800f86c:	dc18      	bgt.n	800f8a0 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800f86e:	f7ff feb5 	bl	800f5dc <xTaskGetSchedulerState>
 800f872:	4603      	mov	r3, r0
 800f874:	2b02      	cmp	r3, #2
 800f876:	d109      	bne.n	800f88c <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800f878:	4b10      	ldr	r3, [pc, #64]	; (800f8bc <xTimerGenericCommand+0x94>)
 800f87a:	6818      	ldr	r0, [r3, #0]
 800f87c:	f107 0110 	add.w	r1, r7, #16
 800f880:	2300      	movs	r3, #0
 800f882:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f884:	f7fe fc82 	bl	800e18c <xQueueGenericSend>
 800f888:	6278      	str	r0, [r7, #36]	; 0x24
 800f88a:	e012      	b.n	800f8b2 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800f88c:	4b0b      	ldr	r3, [pc, #44]	; (800f8bc <xTimerGenericCommand+0x94>)
 800f88e:	6818      	ldr	r0, [r3, #0]
 800f890:	f107 0110 	add.w	r1, r7, #16
 800f894:	2300      	movs	r3, #0
 800f896:	2200      	movs	r2, #0
 800f898:	f7fe fc78 	bl	800e18c <xQueueGenericSend>
 800f89c:	6278      	str	r0, [r7, #36]	; 0x24
 800f89e:	e008      	b.n	800f8b2 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800f8a0:	4b06      	ldr	r3, [pc, #24]	; (800f8bc <xTimerGenericCommand+0x94>)
 800f8a2:	6818      	ldr	r0, [r3, #0]
 800f8a4:	f107 0110 	add.w	r1, r7, #16
 800f8a8:	2300      	movs	r3, #0
 800f8aa:	683a      	ldr	r2, [r7, #0]
 800f8ac:	f7fe fd68 	bl	800e380 <xQueueGenericSendFromISR>
 800f8b0:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800f8b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800f8b4:	4618      	mov	r0, r3
 800f8b6:	3728      	adds	r7, #40	; 0x28
 800f8b8:	46bd      	mov	sp, r7
 800f8ba:	bd80      	pop	{r7, pc}
 800f8bc:	20000dac 	.word	0x20000dac

0800f8c0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800f8c0:	b580      	push	{r7, lr}
 800f8c2:	b088      	sub	sp, #32
 800f8c4:	af02      	add	r7, sp, #8
 800f8c6:	6078      	str	r0, [r7, #4]
 800f8c8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f8ca:	4b22      	ldr	r3, [pc, #136]	; (800f954 <prvProcessExpiredTimer+0x94>)
 800f8cc:	681b      	ldr	r3, [r3, #0]
 800f8ce:	68db      	ldr	r3, [r3, #12]
 800f8d0:	68db      	ldr	r3, [r3, #12]
 800f8d2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f8d4:	697b      	ldr	r3, [r7, #20]
 800f8d6:	3304      	adds	r3, #4
 800f8d8:	4618      	mov	r0, r3
 800f8da:	f7fe faef 	bl	800debc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f8de:	697b      	ldr	r3, [r7, #20]
 800f8e0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f8e4:	f003 0304 	and.w	r3, r3, #4
 800f8e8:	2b00      	cmp	r3, #0
 800f8ea:	d021      	beq.n	800f930 <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800f8ec:	697b      	ldr	r3, [r7, #20]
 800f8ee:	699a      	ldr	r2, [r3, #24]
 800f8f0:	687b      	ldr	r3, [r7, #4]
 800f8f2:	18d1      	adds	r1, r2, r3
 800f8f4:	687b      	ldr	r3, [r7, #4]
 800f8f6:	683a      	ldr	r2, [r7, #0]
 800f8f8:	6978      	ldr	r0, [r7, #20]
 800f8fa:	f000 f8d1 	bl	800faa0 <prvInsertTimerInActiveList>
 800f8fe:	4603      	mov	r3, r0
 800f900:	2b00      	cmp	r3, #0
 800f902:	d01e      	beq.n	800f942 <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800f904:	2300      	movs	r3, #0
 800f906:	9300      	str	r3, [sp, #0]
 800f908:	2300      	movs	r3, #0
 800f90a:	687a      	ldr	r2, [r7, #4]
 800f90c:	2100      	movs	r1, #0
 800f90e:	6978      	ldr	r0, [r7, #20]
 800f910:	f7ff ff8a 	bl	800f828 <xTimerGenericCommand>
 800f914:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800f916:	693b      	ldr	r3, [r7, #16]
 800f918:	2b00      	cmp	r3, #0
 800f91a:	d112      	bne.n	800f942 <prvProcessExpiredTimer+0x82>
 800f91c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f920:	f383 8811 	msr	BASEPRI, r3
 800f924:	f3bf 8f6f 	isb	sy
 800f928:	f3bf 8f4f 	dsb	sy
 800f92c:	60fb      	str	r3, [r7, #12]
 800f92e:	e7fe      	b.n	800f92e <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f930:	697b      	ldr	r3, [r7, #20]
 800f932:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f936:	f023 0301 	bic.w	r3, r3, #1
 800f93a:	b2da      	uxtb	r2, r3
 800f93c:	697b      	ldr	r3, [r7, #20]
 800f93e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f942:	697b      	ldr	r3, [r7, #20]
 800f944:	6a1b      	ldr	r3, [r3, #32]
 800f946:	6978      	ldr	r0, [r7, #20]
 800f948:	4798      	blx	r3
}
 800f94a:	bf00      	nop
 800f94c:	3718      	adds	r7, #24
 800f94e:	46bd      	mov	sp, r7
 800f950:	bd80      	pop	{r7, pc}
 800f952:	bf00      	nop
 800f954:	20000da4 	.word	0x20000da4

0800f958 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800f958:	b580      	push	{r7, lr}
 800f95a:	b084      	sub	sp, #16
 800f95c:	af00      	add	r7, sp, #0
 800f95e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f960:	f107 0308 	add.w	r3, r7, #8
 800f964:	4618      	mov	r0, r3
 800f966:	f000 f857 	bl	800fa18 <prvGetNextExpireTime>
 800f96a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800f96c:	68bb      	ldr	r3, [r7, #8]
 800f96e:	4619      	mov	r1, r3
 800f970:	68f8      	ldr	r0, [r7, #12]
 800f972:	f000 f803 	bl	800f97c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800f976:	f000 f8d5 	bl	800fb24 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f97a:	e7f1      	b.n	800f960 <prvTimerTask+0x8>

0800f97c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800f97c:	b580      	push	{r7, lr}
 800f97e:	b084      	sub	sp, #16
 800f980:	af00      	add	r7, sp, #0
 800f982:	6078      	str	r0, [r7, #4]
 800f984:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800f986:	f7ff fa57 	bl	800ee38 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f98a:	f107 0308 	add.w	r3, r7, #8
 800f98e:	4618      	mov	r0, r3
 800f990:	f000 f866 	bl	800fa60 <prvSampleTimeNow>
 800f994:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800f996:	68bb      	ldr	r3, [r7, #8]
 800f998:	2b00      	cmp	r3, #0
 800f99a:	d130      	bne.n	800f9fe <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800f99c:	683b      	ldr	r3, [r7, #0]
 800f99e:	2b00      	cmp	r3, #0
 800f9a0:	d10a      	bne.n	800f9b8 <prvProcessTimerOrBlockTask+0x3c>
 800f9a2:	687a      	ldr	r2, [r7, #4]
 800f9a4:	68fb      	ldr	r3, [r7, #12]
 800f9a6:	429a      	cmp	r2, r3
 800f9a8:	d806      	bhi.n	800f9b8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800f9aa:	f7ff fa53 	bl	800ee54 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800f9ae:	68f9      	ldr	r1, [r7, #12]
 800f9b0:	6878      	ldr	r0, [r7, #4]
 800f9b2:	f7ff ff85 	bl	800f8c0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800f9b6:	e024      	b.n	800fa02 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800f9b8:	683b      	ldr	r3, [r7, #0]
 800f9ba:	2b00      	cmp	r3, #0
 800f9bc:	d008      	beq.n	800f9d0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800f9be:	4b13      	ldr	r3, [pc, #76]	; (800fa0c <prvProcessTimerOrBlockTask+0x90>)
 800f9c0:	681b      	ldr	r3, [r3, #0]
 800f9c2:	681b      	ldr	r3, [r3, #0]
 800f9c4:	2b00      	cmp	r3, #0
 800f9c6:	d101      	bne.n	800f9cc <prvProcessTimerOrBlockTask+0x50>
 800f9c8:	2301      	movs	r3, #1
 800f9ca:	e000      	b.n	800f9ce <prvProcessTimerOrBlockTask+0x52>
 800f9cc:	2300      	movs	r3, #0
 800f9ce:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800f9d0:	4b0f      	ldr	r3, [pc, #60]	; (800fa10 <prvProcessTimerOrBlockTask+0x94>)
 800f9d2:	6818      	ldr	r0, [r3, #0]
 800f9d4:	687a      	ldr	r2, [r7, #4]
 800f9d6:	68fb      	ldr	r3, [r7, #12]
 800f9d8:	1ad3      	subs	r3, r2, r3
 800f9da:	683a      	ldr	r2, [r7, #0]
 800f9dc:	4619      	mov	r1, r3
 800f9de:	f7fe fff5 	bl	800e9cc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800f9e2:	f7ff fa37 	bl	800ee54 <xTaskResumeAll>
 800f9e6:	4603      	mov	r3, r0
 800f9e8:	2b00      	cmp	r3, #0
 800f9ea:	d10a      	bne.n	800fa02 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800f9ec:	4b09      	ldr	r3, [pc, #36]	; (800fa14 <prvProcessTimerOrBlockTask+0x98>)
 800f9ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f9f2:	601a      	str	r2, [r3, #0]
 800f9f4:	f3bf 8f4f 	dsb	sy
 800f9f8:	f3bf 8f6f 	isb	sy
}
 800f9fc:	e001      	b.n	800fa02 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800f9fe:	f7ff fa29 	bl	800ee54 <xTaskResumeAll>
}
 800fa02:	bf00      	nop
 800fa04:	3710      	adds	r7, #16
 800fa06:	46bd      	mov	sp, r7
 800fa08:	bd80      	pop	{r7, pc}
 800fa0a:	bf00      	nop
 800fa0c:	20000da8 	.word	0x20000da8
 800fa10:	20000dac 	.word	0x20000dac
 800fa14:	e000ed04 	.word	0xe000ed04

0800fa18 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800fa18:	b480      	push	{r7}
 800fa1a:	b085      	sub	sp, #20
 800fa1c:	af00      	add	r7, sp, #0
 800fa1e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800fa20:	4b0e      	ldr	r3, [pc, #56]	; (800fa5c <prvGetNextExpireTime+0x44>)
 800fa22:	681b      	ldr	r3, [r3, #0]
 800fa24:	681b      	ldr	r3, [r3, #0]
 800fa26:	2b00      	cmp	r3, #0
 800fa28:	d101      	bne.n	800fa2e <prvGetNextExpireTime+0x16>
 800fa2a:	2201      	movs	r2, #1
 800fa2c:	e000      	b.n	800fa30 <prvGetNextExpireTime+0x18>
 800fa2e:	2200      	movs	r2, #0
 800fa30:	687b      	ldr	r3, [r7, #4]
 800fa32:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800fa34:	687b      	ldr	r3, [r7, #4]
 800fa36:	681b      	ldr	r3, [r3, #0]
 800fa38:	2b00      	cmp	r3, #0
 800fa3a:	d105      	bne.n	800fa48 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800fa3c:	4b07      	ldr	r3, [pc, #28]	; (800fa5c <prvGetNextExpireTime+0x44>)
 800fa3e:	681b      	ldr	r3, [r3, #0]
 800fa40:	68db      	ldr	r3, [r3, #12]
 800fa42:	681b      	ldr	r3, [r3, #0]
 800fa44:	60fb      	str	r3, [r7, #12]
 800fa46:	e001      	b.n	800fa4c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800fa48:	2300      	movs	r3, #0
 800fa4a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800fa4c:	68fb      	ldr	r3, [r7, #12]
}
 800fa4e:	4618      	mov	r0, r3
 800fa50:	3714      	adds	r7, #20
 800fa52:	46bd      	mov	sp, r7
 800fa54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa58:	4770      	bx	lr
 800fa5a:	bf00      	nop
 800fa5c:	20000da4 	.word	0x20000da4

0800fa60 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800fa60:	b580      	push	{r7, lr}
 800fa62:	b084      	sub	sp, #16
 800fa64:	af00      	add	r7, sp, #0
 800fa66:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800fa68:	f7ff fa90 	bl	800ef8c <xTaskGetTickCount>
 800fa6c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800fa6e:	4b0b      	ldr	r3, [pc, #44]	; (800fa9c <prvSampleTimeNow+0x3c>)
 800fa70:	681b      	ldr	r3, [r3, #0]
 800fa72:	68fa      	ldr	r2, [r7, #12]
 800fa74:	429a      	cmp	r2, r3
 800fa76:	d205      	bcs.n	800fa84 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800fa78:	f000 f930 	bl	800fcdc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800fa7c:	687b      	ldr	r3, [r7, #4]
 800fa7e:	2201      	movs	r2, #1
 800fa80:	601a      	str	r2, [r3, #0]
 800fa82:	e002      	b.n	800fa8a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800fa84:	687b      	ldr	r3, [r7, #4]
 800fa86:	2200      	movs	r2, #0
 800fa88:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800fa8a:	4a04      	ldr	r2, [pc, #16]	; (800fa9c <prvSampleTimeNow+0x3c>)
 800fa8c:	68fb      	ldr	r3, [r7, #12]
 800fa8e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800fa90:	68fb      	ldr	r3, [r7, #12]
}
 800fa92:	4618      	mov	r0, r3
 800fa94:	3710      	adds	r7, #16
 800fa96:	46bd      	mov	sp, r7
 800fa98:	bd80      	pop	{r7, pc}
 800fa9a:	bf00      	nop
 800fa9c:	20000db4 	.word	0x20000db4

0800faa0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800faa0:	b580      	push	{r7, lr}
 800faa2:	b086      	sub	sp, #24
 800faa4:	af00      	add	r7, sp, #0
 800faa6:	60f8      	str	r0, [r7, #12]
 800faa8:	60b9      	str	r1, [r7, #8]
 800faaa:	607a      	str	r2, [r7, #4]
 800faac:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800faae:	2300      	movs	r3, #0
 800fab0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800fab2:	68fb      	ldr	r3, [r7, #12]
 800fab4:	68ba      	ldr	r2, [r7, #8]
 800fab6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800fab8:	68fb      	ldr	r3, [r7, #12]
 800faba:	68fa      	ldr	r2, [r7, #12]
 800fabc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800fabe:	68ba      	ldr	r2, [r7, #8]
 800fac0:	687b      	ldr	r3, [r7, #4]
 800fac2:	429a      	cmp	r2, r3
 800fac4:	d812      	bhi.n	800faec <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fac6:	687a      	ldr	r2, [r7, #4]
 800fac8:	683b      	ldr	r3, [r7, #0]
 800faca:	1ad2      	subs	r2, r2, r3
 800facc:	68fb      	ldr	r3, [r7, #12]
 800face:	699b      	ldr	r3, [r3, #24]
 800fad0:	429a      	cmp	r2, r3
 800fad2:	d302      	bcc.n	800fada <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800fad4:	2301      	movs	r3, #1
 800fad6:	617b      	str	r3, [r7, #20]
 800fad8:	e01b      	b.n	800fb12 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800fada:	4b10      	ldr	r3, [pc, #64]	; (800fb1c <prvInsertTimerInActiveList+0x7c>)
 800fadc:	681a      	ldr	r2, [r3, #0]
 800fade:	68fb      	ldr	r3, [r7, #12]
 800fae0:	3304      	adds	r3, #4
 800fae2:	4619      	mov	r1, r3
 800fae4:	4610      	mov	r0, r2
 800fae6:	f7fe f9b0 	bl	800de4a <vListInsert>
 800faea:	e012      	b.n	800fb12 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800faec:	687a      	ldr	r2, [r7, #4]
 800faee:	683b      	ldr	r3, [r7, #0]
 800faf0:	429a      	cmp	r2, r3
 800faf2:	d206      	bcs.n	800fb02 <prvInsertTimerInActiveList+0x62>
 800faf4:	68ba      	ldr	r2, [r7, #8]
 800faf6:	683b      	ldr	r3, [r7, #0]
 800faf8:	429a      	cmp	r2, r3
 800fafa:	d302      	bcc.n	800fb02 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800fafc:	2301      	movs	r3, #1
 800fafe:	617b      	str	r3, [r7, #20]
 800fb00:	e007      	b.n	800fb12 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800fb02:	4b07      	ldr	r3, [pc, #28]	; (800fb20 <prvInsertTimerInActiveList+0x80>)
 800fb04:	681a      	ldr	r2, [r3, #0]
 800fb06:	68fb      	ldr	r3, [r7, #12]
 800fb08:	3304      	adds	r3, #4
 800fb0a:	4619      	mov	r1, r3
 800fb0c:	4610      	mov	r0, r2
 800fb0e:	f7fe f99c 	bl	800de4a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800fb12:	697b      	ldr	r3, [r7, #20]
}
 800fb14:	4618      	mov	r0, r3
 800fb16:	3718      	adds	r7, #24
 800fb18:	46bd      	mov	sp, r7
 800fb1a:	bd80      	pop	{r7, pc}
 800fb1c:	20000da8 	.word	0x20000da8
 800fb20:	20000da4 	.word	0x20000da4

0800fb24 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800fb24:	b580      	push	{r7, lr}
 800fb26:	b08e      	sub	sp, #56	; 0x38
 800fb28:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800fb2a:	e0c6      	b.n	800fcba <prvProcessReceivedCommands+0x196>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800fb2c:	687b      	ldr	r3, [r7, #4]
 800fb2e:	2b00      	cmp	r3, #0
 800fb30:	da17      	bge.n	800fb62 <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800fb32:	1d3b      	adds	r3, r7, #4
 800fb34:	3304      	adds	r3, #4
 800fb36:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800fb38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fb3a:	2b00      	cmp	r3, #0
 800fb3c:	d109      	bne.n	800fb52 <prvProcessReceivedCommands+0x2e>
 800fb3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb42:	f383 8811 	msr	BASEPRI, r3
 800fb46:	f3bf 8f6f 	isb	sy
 800fb4a:	f3bf 8f4f 	dsb	sy
 800fb4e:	61fb      	str	r3, [r7, #28]
 800fb50:	e7fe      	b.n	800fb50 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800fb52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fb54:	681b      	ldr	r3, [r3, #0]
 800fb56:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fb58:	6850      	ldr	r0, [r2, #4]
 800fb5a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fb5c:	6892      	ldr	r2, [r2, #8]
 800fb5e:	4611      	mov	r1, r2
 800fb60:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800fb62:	687b      	ldr	r3, [r7, #4]
 800fb64:	2b00      	cmp	r3, #0
 800fb66:	f2c0 80a7 	blt.w	800fcb8 <prvProcessReceivedCommands+0x194>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800fb6a:	68fb      	ldr	r3, [r7, #12]
 800fb6c:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800fb6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fb70:	695b      	ldr	r3, [r3, #20]
 800fb72:	2b00      	cmp	r3, #0
 800fb74:	d004      	beq.n	800fb80 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800fb76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fb78:	3304      	adds	r3, #4
 800fb7a:	4618      	mov	r0, r3
 800fb7c:	f7fe f99e 	bl	800debc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800fb80:	463b      	mov	r3, r7
 800fb82:	4618      	mov	r0, r3
 800fb84:	f7ff ff6c 	bl	800fa60 <prvSampleTimeNow>
 800fb88:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800fb8a:	687b      	ldr	r3, [r7, #4]
 800fb8c:	2b09      	cmp	r3, #9
 800fb8e:	f200 8094 	bhi.w	800fcba <prvProcessReceivedCommands+0x196>
 800fb92:	a201      	add	r2, pc, #4	; (adr r2, 800fb98 <prvProcessReceivedCommands+0x74>)
 800fb94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fb98:	0800fbc1 	.word	0x0800fbc1
 800fb9c:	0800fbc1 	.word	0x0800fbc1
 800fba0:	0800fbc1 	.word	0x0800fbc1
 800fba4:	0800fc33 	.word	0x0800fc33
 800fba8:	0800fc47 	.word	0x0800fc47
 800fbac:	0800fc8f 	.word	0x0800fc8f
 800fbb0:	0800fbc1 	.word	0x0800fbc1
 800fbb4:	0800fbc1 	.word	0x0800fbc1
 800fbb8:	0800fc33 	.word	0x0800fc33
 800fbbc:	0800fc47 	.word	0x0800fc47
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800fbc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fbc2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fbc6:	f043 0301 	orr.w	r3, r3, #1
 800fbca:	b2da      	uxtb	r2, r3
 800fbcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fbce:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800fbd2:	68ba      	ldr	r2, [r7, #8]
 800fbd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fbd6:	699b      	ldr	r3, [r3, #24]
 800fbd8:	18d1      	adds	r1, r2, r3
 800fbda:	68bb      	ldr	r3, [r7, #8]
 800fbdc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fbde:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fbe0:	f7ff ff5e 	bl	800faa0 <prvInsertTimerInActiveList>
 800fbe4:	4603      	mov	r3, r0
 800fbe6:	2b00      	cmp	r3, #0
 800fbe8:	d067      	beq.n	800fcba <prvProcessReceivedCommands+0x196>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800fbea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fbec:	6a1b      	ldr	r3, [r3, #32]
 800fbee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fbf0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800fbf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fbf4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fbf8:	f003 0304 	and.w	r3, r3, #4
 800fbfc:	2b00      	cmp	r3, #0
 800fbfe:	d05c      	beq.n	800fcba <prvProcessReceivedCommands+0x196>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800fc00:	68ba      	ldr	r2, [r7, #8]
 800fc02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc04:	699b      	ldr	r3, [r3, #24]
 800fc06:	441a      	add	r2, r3
 800fc08:	2300      	movs	r3, #0
 800fc0a:	9300      	str	r3, [sp, #0]
 800fc0c:	2300      	movs	r3, #0
 800fc0e:	2100      	movs	r1, #0
 800fc10:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fc12:	f7ff fe09 	bl	800f828 <xTimerGenericCommand>
 800fc16:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800fc18:	6a3b      	ldr	r3, [r7, #32]
 800fc1a:	2b00      	cmp	r3, #0
 800fc1c:	d14d      	bne.n	800fcba <prvProcessReceivedCommands+0x196>
 800fc1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc22:	f383 8811 	msr	BASEPRI, r3
 800fc26:	f3bf 8f6f 	isb	sy
 800fc2a:	f3bf 8f4f 	dsb	sy
 800fc2e:	61bb      	str	r3, [r7, #24]
 800fc30:	e7fe      	b.n	800fc30 <prvProcessReceivedCommands+0x10c>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800fc32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc34:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fc38:	f023 0301 	bic.w	r3, r3, #1
 800fc3c:	b2da      	uxtb	r2, r3
 800fc3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc40:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800fc44:	e039      	b.n	800fcba <prvProcessReceivedCommands+0x196>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800fc46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc48:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fc4c:	f043 0301 	orr.w	r3, r3, #1
 800fc50:	b2da      	uxtb	r2, r3
 800fc52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc54:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800fc58:	68ba      	ldr	r2, [r7, #8]
 800fc5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc5c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800fc5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc60:	699b      	ldr	r3, [r3, #24]
 800fc62:	2b00      	cmp	r3, #0
 800fc64:	d109      	bne.n	800fc7a <prvProcessReceivedCommands+0x156>
 800fc66:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc6a:	f383 8811 	msr	BASEPRI, r3
 800fc6e:	f3bf 8f6f 	isb	sy
 800fc72:	f3bf 8f4f 	dsb	sy
 800fc76:	617b      	str	r3, [r7, #20]
 800fc78:	e7fe      	b.n	800fc78 <prvProcessReceivedCommands+0x154>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800fc7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc7c:	699a      	ldr	r2, [r3, #24]
 800fc7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc80:	18d1      	adds	r1, r2, r3
 800fc82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fc86:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fc88:	f7ff ff0a 	bl	800faa0 <prvInsertTimerInActiveList>
					break;
 800fc8c:	e015      	b.n	800fcba <prvProcessReceivedCommands+0x196>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800fc8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc90:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fc94:	f003 0302 	and.w	r3, r3, #2
 800fc98:	2b00      	cmp	r3, #0
 800fc9a:	d103      	bne.n	800fca4 <prvProcessReceivedCommands+0x180>
						{
							vPortFree( pxTimer );
 800fc9c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fc9e:	f000 fbc1 	bl	8010424 <vPortFree>
 800fca2:	e00a      	b.n	800fcba <prvProcessReceivedCommands+0x196>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800fca4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fca6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fcaa:	f023 0301 	bic.w	r3, r3, #1
 800fcae:	b2da      	uxtb	r2, r3
 800fcb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fcb2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800fcb6:	e000      	b.n	800fcba <prvProcessReceivedCommands+0x196>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800fcb8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800fcba:	4b07      	ldr	r3, [pc, #28]	; (800fcd8 <prvProcessReceivedCommands+0x1b4>)
 800fcbc:	681b      	ldr	r3, [r3, #0]
 800fcbe:	1d39      	adds	r1, r7, #4
 800fcc0:	2200      	movs	r2, #0
 800fcc2:	4618      	mov	r0, r3
 800fcc4:	f7fe fbf0 	bl	800e4a8 <xQueueReceive>
 800fcc8:	4603      	mov	r3, r0
 800fcca:	2b00      	cmp	r3, #0
 800fccc:	f47f af2e 	bne.w	800fb2c <prvProcessReceivedCommands+0x8>
	}
}
 800fcd0:	bf00      	nop
 800fcd2:	3730      	adds	r7, #48	; 0x30
 800fcd4:	46bd      	mov	sp, r7
 800fcd6:	bd80      	pop	{r7, pc}
 800fcd8:	20000dac 	.word	0x20000dac

0800fcdc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800fcdc:	b580      	push	{r7, lr}
 800fcde:	b088      	sub	sp, #32
 800fce0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800fce2:	e047      	b.n	800fd74 <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800fce4:	4b2d      	ldr	r3, [pc, #180]	; (800fd9c <prvSwitchTimerLists+0xc0>)
 800fce6:	681b      	ldr	r3, [r3, #0]
 800fce8:	68db      	ldr	r3, [r3, #12]
 800fcea:	681b      	ldr	r3, [r3, #0]
 800fcec:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fcee:	4b2b      	ldr	r3, [pc, #172]	; (800fd9c <prvSwitchTimerLists+0xc0>)
 800fcf0:	681b      	ldr	r3, [r3, #0]
 800fcf2:	68db      	ldr	r3, [r3, #12]
 800fcf4:	68db      	ldr	r3, [r3, #12]
 800fcf6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800fcf8:	68fb      	ldr	r3, [r7, #12]
 800fcfa:	3304      	adds	r3, #4
 800fcfc:	4618      	mov	r0, r3
 800fcfe:	f7fe f8dd 	bl	800debc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800fd02:	68fb      	ldr	r3, [r7, #12]
 800fd04:	6a1b      	ldr	r3, [r3, #32]
 800fd06:	68f8      	ldr	r0, [r7, #12]
 800fd08:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800fd0a:	68fb      	ldr	r3, [r7, #12]
 800fd0c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fd10:	f003 0304 	and.w	r3, r3, #4
 800fd14:	2b00      	cmp	r3, #0
 800fd16:	d02d      	beq.n	800fd74 <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800fd18:	68fb      	ldr	r3, [r7, #12]
 800fd1a:	699b      	ldr	r3, [r3, #24]
 800fd1c:	693a      	ldr	r2, [r7, #16]
 800fd1e:	4413      	add	r3, r2
 800fd20:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800fd22:	68ba      	ldr	r2, [r7, #8]
 800fd24:	693b      	ldr	r3, [r7, #16]
 800fd26:	429a      	cmp	r2, r3
 800fd28:	d90e      	bls.n	800fd48 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800fd2a:	68fb      	ldr	r3, [r7, #12]
 800fd2c:	68ba      	ldr	r2, [r7, #8]
 800fd2e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800fd30:	68fb      	ldr	r3, [r7, #12]
 800fd32:	68fa      	ldr	r2, [r7, #12]
 800fd34:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800fd36:	4b19      	ldr	r3, [pc, #100]	; (800fd9c <prvSwitchTimerLists+0xc0>)
 800fd38:	681a      	ldr	r2, [r3, #0]
 800fd3a:	68fb      	ldr	r3, [r7, #12]
 800fd3c:	3304      	adds	r3, #4
 800fd3e:	4619      	mov	r1, r3
 800fd40:	4610      	mov	r0, r2
 800fd42:	f7fe f882 	bl	800de4a <vListInsert>
 800fd46:	e015      	b.n	800fd74 <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800fd48:	2300      	movs	r3, #0
 800fd4a:	9300      	str	r3, [sp, #0]
 800fd4c:	2300      	movs	r3, #0
 800fd4e:	693a      	ldr	r2, [r7, #16]
 800fd50:	2100      	movs	r1, #0
 800fd52:	68f8      	ldr	r0, [r7, #12]
 800fd54:	f7ff fd68 	bl	800f828 <xTimerGenericCommand>
 800fd58:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800fd5a:	687b      	ldr	r3, [r7, #4]
 800fd5c:	2b00      	cmp	r3, #0
 800fd5e:	d109      	bne.n	800fd74 <prvSwitchTimerLists+0x98>
 800fd60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fd64:	f383 8811 	msr	BASEPRI, r3
 800fd68:	f3bf 8f6f 	isb	sy
 800fd6c:	f3bf 8f4f 	dsb	sy
 800fd70:	603b      	str	r3, [r7, #0]
 800fd72:	e7fe      	b.n	800fd72 <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800fd74:	4b09      	ldr	r3, [pc, #36]	; (800fd9c <prvSwitchTimerLists+0xc0>)
 800fd76:	681b      	ldr	r3, [r3, #0]
 800fd78:	681b      	ldr	r3, [r3, #0]
 800fd7a:	2b00      	cmp	r3, #0
 800fd7c:	d1b2      	bne.n	800fce4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800fd7e:	4b07      	ldr	r3, [pc, #28]	; (800fd9c <prvSwitchTimerLists+0xc0>)
 800fd80:	681b      	ldr	r3, [r3, #0]
 800fd82:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800fd84:	4b06      	ldr	r3, [pc, #24]	; (800fda0 <prvSwitchTimerLists+0xc4>)
 800fd86:	681b      	ldr	r3, [r3, #0]
 800fd88:	4a04      	ldr	r2, [pc, #16]	; (800fd9c <prvSwitchTimerLists+0xc0>)
 800fd8a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800fd8c:	4a04      	ldr	r2, [pc, #16]	; (800fda0 <prvSwitchTimerLists+0xc4>)
 800fd8e:	697b      	ldr	r3, [r7, #20]
 800fd90:	6013      	str	r3, [r2, #0]
}
 800fd92:	bf00      	nop
 800fd94:	3718      	adds	r7, #24
 800fd96:	46bd      	mov	sp, r7
 800fd98:	bd80      	pop	{r7, pc}
 800fd9a:	bf00      	nop
 800fd9c:	20000da4 	.word	0x20000da4
 800fda0:	20000da8 	.word	0x20000da8

0800fda4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800fda4:	b580      	push	{r7, lr}
 800fda6:	b082      	sub	sp, #8
 800fda8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800fdaa:	f000 f95f 	bl	801006c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800fdae:	4b15      	ldr	r3, [pc, #84]	; (800fe04 <prvCheckForValidListAndQueue+0x60>)
 800fdb0:	681b      	ldr	r3, [r3, #0]
 800fdb2:	2b00      	cmp	r3, #0
 800fdb4:	d120      	bne.n	800fdf8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800fdb6:	4814      	ldr	r0, [pc, #80]	; (800fe08 <prvCheckForValidListAndQueue+0x64>)
 800fdb8:	f7fd fff6 	bl	800dda8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800fdbc:	4813      	ldr	r0, [pc, #76]	; (800fe0c <prvCheckForValidListAndQueue+0x68>)
 800fdbe:	f7fd fff3 	bl	800dda8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800fdc2:	4b13      	ldr	r3, [pc, #76]	; (800fe10 <prvCheckForValidListAndQueue+0x6c>)
 800fdc4:	4a10      	ldr	r2, [pc, #64]	; (800fe08 <prvCheckForValidListAndQueue+0x64>)
 800fdc6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800fdc8:	4b12      	ldr	r3, [pc, #72]	; (800fe14 <prvCheckForValidListAndQueue+0x70>)
 800fdca:	4a10      	ldr	r2, [pc, #64]	; (800fe0c <prvCheckForValidListAndQueue+0x68>)
 800fdcc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800fdce:	2300      	movs	r3, #0
 800fdd0:	9300      	str	r3, [sp, #0]
 800fdd2:	4b11      	ldr	r3, [pc, #68]	; (800fe18 <prvCheckForValidListAndQueue+0x74>)
 800fdd4:	4a11      	ldr	r2, [pc, #68]	; (800fe1c <prvCheckForValidListAndQueue+0x78>)
 800fdd6:	2110      	movs	r1, #16
 800fdd8:	200a      	movs	r0, #10
 800fdda:	f7fe f901 	bl	800dfe0 <xQueueGenericCreateStatic>
 800fdde:	4602      	mov	r2, r0
 800fde0:	4b08      	ldr	r3, [pc, #32]	; (800fe04 <prvCheckForValidListAndQueue+0x60>)
 800fde2:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800fde4:	4b07      	ldr	r3, [pc, #28]	; (800fe04 <prvCheckForValidListAndQueue+0x60>)
 800fde6:	681b      	ldr	r3, [r3, #0]
 800fde8:	2b00      	cmp	r3, #0
 800fdea:	d005      	beq.n	800fdf8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800fdec:	4b05      	ldr	r3, [pc, #20]	; (800fe04 <prvCheckForValidListAndQueue+0x60>)
 800fdee:	681b      	ldr	r3, [r3, #0]
 800fdf0:	490b      	ldr	r1, [pc, #44]	; (800fe20 <prvCheckForValidListAndQueue+0x7c>)
 800fdf2:	4618      	mov	r0, r3
 800fdf4:	f7fe fdc2 	bl	800e97c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800fdf8:	f000 f966 	bl	80100c8 <vPortExitCritical>
}
 800fdfc:	bf00      	nop
 800fdfe:	46bd      	mov	sp, r7
 800fe00:	bd80      	pop	{r7, pc}
 800fe02:	bf00      	nop
 800fe04:	20000dac 	.word	0x20000dac
 800fe08:	20000d7c 	.word	0x20000d7c
 800fe0c:	20000d90 	.word	0x20000d90
 800fe10:	20000da4 	.word	0x20000da4
 800fe14:	20000da8 	.word	0x20000da8
 800fe18:	20000e58 	.word	0x20000e58
 800fe1c:	20000db8 	.word	0x20000db8
 800fe20:	08010f80 	.word	0x08010f80

0800fe24 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800fe24:	b480      	push	{r7}
 800fe26:	b085      	sub	sp, #20
 800fe28:	af00      	add	r7, sp, #0
 800fe2a:	60f8      	str	r0, [r7, #12]
 800fe2c:	60b9      	str	r1, [r7, #8]
 800fe2e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800fe30:	68fb      	ldr	r3, [r7, #12]
 800fe32:	3b04      	subs	r3, #4
 800fe34:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800fe36:	68fb      	ldr	r3, [r7, #12]
 800fe38:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800fe3c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800fe3e:	68fb      	ldr	r3, [r7, #12]
 800fe40:	3b04      	subs	r3, #4
 800fe42:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800fe44:	68bb      	ldr	r3, [r7, #8]
 800fe46:	f023 0201 	bic.w	r2, r3, #1
 800fe4a:	68fb      	ldr	r3, [r7, #12]
 800fe4c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800fe4e:	68fb      	ldr	r3, [r7, #12]
 800fe50:	3b04      	subs	r3, #4
 800fe52:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800fe54:	4a0c      	ldr	r2, [pc, #48]	; (800fe88 <pxPortInitialiseStack+0x64>)
 800fe56:	68fb      	ldr	r3, [r7, #12]
 800fe58:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800fe5a:	68fb      	ldr	r3, [r7, #12]
 800fe5c:	3b14      	subs	r3, #20
 800fe5e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800fe60:	687a      	ldr	r2, [r7, #4]
 800fe62:	68fb      	ldr	r3, [r7, #12]
 800fe64:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800fe66:	68fb      	ldr	r3, [r7, #12]
 800fe68:	3b04      	subs	r3, #4
 800fe6a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800fe6c:	68fb      	ldr	r3, [r7, #12]
 800fe6e:	f06f 0202 	mvn.w	r2, #2
 800fe72:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800fe74:	68fb      	ldr	r3, [r7, #12]
 800fe76:	3b20      	subs	r3, #32
 800fe78:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800fe7a:	68fb      	ldr	r3, [r7, #12]
}
 800fe7c:	4618      	mov	r0, r3
 800fe7e:	3714      	adds	r7, #20
 800fe80:	46bd      	mov	sp, r7
 800fe82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe86:	4770      	bx	lr
 800fe88:	0800fe8d 	.word	0x0800fe8d

0800fe8c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800fe8c:	b480      	push	{r7}
 800fe8e:	b085      	sub	sp, #20
 800fe90:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800fe92:	2300      	movs	r3, #0
 800fe94:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800fe96:	4b11      	ldr	r3, [pc, #68]	; (800fedc <prvTaskExitError+0x50>)
 800fe98:	681b      	ldr	r3, [r3, #0]
 800fe9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fe9e:	d009      	beq.n	800feb4 <prvTaskExitError+0x28>
 800fea0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fea4:	f383 8811 	msr	BASEPRI, r3
 800fea8:	f3bf 8f6f 	isb	sy
 800feac:	f3bf 8f4f 	dsb	sy
 800feb0:	60fb      	str	r3, [r7, #12]
 800feb2:	e7fe      	b.n	800feb2 <prvTaskExitError+0x26>
 800feb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800feb8:	f383 8811 	msr	BASEPRI, r3
 800febc:	f3bf 8f6f 	isb	sy
 800fec0:	f3bf 8f4f 	dsb	sy
 800fec4:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800fec6:	bf00      	nop
 800fec8:	687b      	ldr	r3, [r7, #4]
 800feca:	2b00      	cmp	r3, #0
 800fecc:	d0fc      	beq.n	800fec8 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800fece:	bf00      	nop
 800fed0:	3714      	adds	r7, #20
 800fed2:	46bd      	mov	sp, r7
 800fed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fed8:	4770      	bx	lr
 800feda:	bf00      	nop
 800fedc:	200000b0 	.word	0x200000b0

0800fee0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800fee0:	4b07      	ldr	r3, [pc, #28]	; (800ff00 <pxCurrentTCBConst2>)
 800fee2:	6819      	ldr	r1, [r3, #0]
 800fee4:	6808      	ldr	r0, [r1, #0]
 800fee6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800feea:	f380 8809 	msr	PSP, r0
 800feee:	f3bf 8f6f 	isb	sy
 800fef2:	f04f 0000 	mov.w	r0, #0
 800fef6:	f380 8811 	msr	BASEPRI, r0
 800fefa:	4770      	bx	lr
 800fefc:	f3af 8000 	nop.w

0800ff00 <pxCurrentTCBConst2>:
 800ff00:	2000087c 	.word	0x2000087c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ff04:	bf00      	nop
 800ff06:	bf00      	nop

0800ff08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ff08:	4808      	ldr	r0, [pc, #32]	; (800ff2c <prvPortStartFirstTask+0x24>)
 800ff0a:	6800      	ldr	r0, [r0, #0]
 800ff0c:	6800      	ldr	r0, [r0, #0]
 800ff0e:	f380 8808 	msr	MSP, r0
 800ff12:	f04f 0000 	mov.w	r0, #0
 800ff16:	f380 8814 	msr	CONTROL, r0
 800ff1a:	b662      	cpsie	i
 800ff1c:	b661      	cpsie	f
 800ff1e:	f3bf 8f4f 	dsb	sy
 800ff22:	f3bf 8f6f 	isb	sy
 800ff26:	df00      	svc	0
 800ff28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ff2a:	bf00      	nop
 800ff2c:	e000ed08 	.word	0xe000ed08

0800ff30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ff30:	b580      	push	{r7, lr}
 800ff32:	b086      	sub	sp, #24
 800ff34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ff36:	4b44      	ldr	r3, [pc, #272]	; (8010048 <xPortStartScheduler+0x118>)
 800ff38:	681b      	ldr	r3, [r3, #0]
 800ff3a:	4a44      	ldr	r2, [pc, #272]	; (801004c <xPortStartScheduler+0x11c>)
 800ff3c:	4293      	cmp	r3, r2
 800ff3e:	d109      	bne.n	800ff54 <xPortStartScheduler+0x24>
 800ff40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ff44:	f383 8811 	msr	BASEPRI, r3
 800ff48:	f3bf 8f6f 	isb	sy
 800ff4c:	f3bf 8f4f 	dsb	sy
 800ff50:	613b      	str	r3, [r7, #16]
 800ff52:	e7fe      	b.n	800ff52 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800ff54:	4b3c      	ldr	r3, [pc, #240]	; (8010048 <xPortStartScheduler+0x118>)
 800ff56:	681b      	ldr	r3, [r3, #0]
 800ff58:	4a3d      	ldr	r2, [pc, #244]	; (8010050 <xPortStartScheduler+0x120>)
 800ff5a:	4293      	cmp	r3, r2
 800ff5c:	d109      	bne.n	800ff72 <xPortStartScheduler+0x42>
 800ff5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ff62:	f383 8811 	msr	BASEPRI, r3
 800ff66:	f3bf 8f6f 	isb	sy
 800ff6a:	f3bf 8f4f 	dsb	sy
 800ff6e:	60fb      	str	r3, [r7, #12]
 800ff70:	e7fe      	b.n	800ff70 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ff72:	4b38      	ldr	r3, [pc, #224]	; (8010054 <xPortStartScheduler+0x124>)
 800ff74:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ff76:	697b      	ldr	r3, [r7, #20]
 800ff78:	781b      	ldrb	r3, [r3, #0]
 800ff7a:	b2db      	uxtb	r3, r3
 800ff7c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ff7e:	697b      	ldr	r3, [r7, #20]
 800ff80:	22ff      	movs	r2, #255	; 0xff
 800ff82:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ff84:	697b      	ldr	r3, [r7, #20]
 800ff86:	781b      	ldrb	r3, [r3, #0]
 800ff88:	b2db      	uxtb	r3, r3
 800ff8a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ff8c:	78fb      	ldrb	r3, [r7, #3]
 800ff8e:	b2db      	uxtb	r3, r3
 800ff90:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800ff94:	b2da      	uxtb	r2, r3
 800ff96:	4b30      	ldr	r3, [pc, #192]	; (8010058 <xPortStartScheduler+0x128>)
 800ff98:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ff9a:	4b30      	ldr	r3, [pc, #192]	; (801005c <xPortStartScheduler+0x12c>)
 800ff9c:	2207      	movs	r2, #7
 800ff9e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ffa0:	e009      	b.n	800ffb6 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 800ffa2:	4b2e      	ldr	r3, [pc, #184]	; (801005c <xPortStartScheduler+0x12c>)
 800ffa4:	681b      	ldr	r3, [r3, #0]
 800ffa6:	3b01      	subs	r3, #1
 800ffa8:	4a2c      	ldr	r2, [pc, #176]	; (801005c <xPortStartScheduler+0x12c>)
 800ffaa:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ffac:	78fb      	ldrb	r3, [r7, #3]
 800ffae:	b2db      	uxtb	r3, r3
 800ffb0:	005b      	lsls	r3, r3, #1
 800ffb2:	b2db      	uxtb	r3, r3
 800ffb4:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ffb6:	78fb      	ldrb	r3, [r7, #3]
 800ffb8:	b2db      	uxtb	r3, r3
 800ffba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ffbe:	2b80      	cmp	r3, #128	; 0x80
 800ffc0:	d0ef      	beq.n	800ffa2 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ffc2:	4b26      	ldr	r3, [pc, #152]	; (801005c <xPortStartScheduler+0x12c>)
 800ffc4:	681b      	ldr	r3, [r3, #0]
 800ffc6:	f1c3 0307 	rsb	r3, r3, #7
 800ffca:	2b04      	cmp	r3, #4
 800ffcc:	d009      	beq.n	800ffe2 <xPortStartScheduler+0xb2>
 800ffce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ffd2:	f383 8811 	msr	BASEPRI, r3
 800ffd6:	f3bf 8f6f 	isb	sy
 800ffda:	f3bf 8f4f 	dsb	sy
 800ffde:	60bb      	str	r3, [r7, #8]
 800ffe0:	e7fe      	b.n	800ffe0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ffe2:	4b1e      	ldr	r3, [pc, #120]	; (801005c <xPortStartScheduler+0x12c>)
 800ffe4:	681b      	ldr	r3, [r3, #0]
 800ffe6:	021b      	lsls	r3, r3, #8
 800ffe8:	4a1c      	ldr	r2, [pc, #112]	; (801005c <xPortStartScheduler+0x12c>)
 800ffea:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ffec:	4b1b      	ldr	r3, [pc, #108]	; (801005c <xPortStartScheduler+0x12c>)
 800ffee:	681b      	ldr	r3, [r3, #0]
 800fff0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800fff4:	4a19      	ldr	r2, [pc, #100]	; (801005c <xPortStartScheduler+0x12c>)
 800fff6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800fff8:	687b      	ldr	r3, [r7, #4]
 800fffa:	b2da      	uxtb	r2, r3
 800fffc:	697b      	ldr	r3, [r7, #20]
 800fffe:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8010000:	4b17      	ldr	r3, [pc, #92]	; (8010060 <xPortStartScheduler+0x130>)
 8010002:	681b      	ldr	r3, [r3, #0]
 8010004:	4a16      	ldr	r2, [pc, #88]	; (8010060 <xPortStartScheduler+0x130>)
 8010006:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 801000a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 801000c:	4b14      	ldr	r3, [pc, #80]	; (8010060 <xPortStartScheduler+0x130>)
 801000e:	681b      	ldr	r3, [r3, #0]
 8010010:	4a13      	ldr	r2, [pc, #76]	; (8010060 <xPortStartScheduler+0x130>)
 8010012:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8010016:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8010018:	f000 f8d6 	bl	80101c8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 801001c:	4b11      	ldr	r3, [pc, #68]	; (8010064 <xPortStartScheduler+0x134>)
 801001e:	2200      	movs	r2, #0
 8010020:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8010022:	f000 f8f5 	bl	8010210 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8010026:	4b10      	ldr	r3, [pc, #64]	; (8010068 <xPortStartScheduler+0x138>)
 8010028:	681b      	ldr	r3, [r3, #0]
 801002a:	4a0f      	ldr	r2, [pc, #60]	; (8010068 <xPortStartScheduler+0x138>)
 801002c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8010030:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8010032:	f7ff ff69 	bl	800ff08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8010036:	f7ff f871 	bl	800f11c <vTaskSwitchContext>
	prvTaskExitError();
 801003a:	f7ff ff27 	bl	800fe8c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801003e:	2300      	movs	r3, #0
}
 8010040:	4618      	mov	r0, r3
 8010042:	3718      	adds	r7, #24
 8010044:	46bd      	mov	sp, r7
 8010046:	bd80      	pop	{r7, pc}
 8010048:	e000ed00 	.word	0xe000ed00
 801004c:	410fc271 	.word	0x410fc271
 8010050:	410fc270 	.word	0x410fc270
 8010054:	e000e400 	.word	0xe000e400
 8010058:	20000ea8 	.word	0x20000ea8
 801005c:	20000eac 	.word	0x20000eac
 8010060:	e000ed20 	.word	0xe000ed20
 8010064:	200000b0 	.word	0x200000b0
 8010068:	e000ef34 	.word	0xe000ef34

0801006c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 801006c:	b480      	push	{r7}
 801006e:	b083      	sub	sp, #12
 8010070:	af00      	add	r7, sp, #0
 8010072:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010076:	f383 8811 	msr	BASEPRI, r3
 801007a:	f3bf 8f6f 	isb	sy
 801007e:	f3bf 8f4f 	dsb	sy
 8010082:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8010084:	4b0e      	ldr	r3, [pc, #56]	; (80100c0 <vPortEnterCritical+0x54>)
 8010086:	681b      	ldr	r3, [r3, #0]
 8010088:	3301      	adds	r3, #1
 801008a:	4a0d      	ldr	r2, [pc, #52]	; (80100c0 <vPortEnterCritical+0x54>)
 801008c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801008e:	4b0c      	ldr	r3, [pc, #48]	; (80100c0 <vPortEnterCritical+0x54>)
 8010090:	681b      	ldr	r3, [r3, #0]
 8010092:	2b01      	cmp	r3, #1
 8010094:	d10e      	bne.n	80100b4 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8010096:	4b0b      	ldr	r3, [pc, #44]	; (80100c4 <vPortEnterCritical+0x58>)
 8010098:	681b      	ldr	r3, [r3, #0]
 801009a:	b2db      	uxtb	r3, r3
 801009c:	2b00      	cmp	r3, #0
 801009e:	d009      	beq.n	80100b4 <vPortEnterCritical+0x48>
 80100a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80100a4:	f383 8811 	msr	BASEPRI, r3
 80100a8:	f3bf 8f6f 	isb	sy
 80100ac:	f3bf 8f4f 	dsb	sy
 80100b0:	603b      	str	r3, [r7, #0]
 80100b2:	e7fe      	b.n	80100b2 <vPortEnterCritical+0x46>
	}
}
 80100b4:	bf00      	nop
 80100b6:	370c      	adds	r7, #12
 80100b8:	46bd      	mov	sp, r7
 80100ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100be:	4770      	bx	lr
 80100c0:	200000b0 	.word	0x200000b0
 80100c4:	e000ed04 	.word	0xe000ed04

080100c8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80100c8:	b480      	push	{r7}
 80100ca:	b083      	sub	sp, #12
 80100cc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80100ce:	4b11      	ldr	r3, [pc, #68]	; (8010114 <vPortExitCritical+0x4c>)
 80100d0:	681b      	ldr	r3, [r3, #0]
 80100d2:	2b00      	cmp	r3, #0
 80100d4:	d109      	bne.n	80100ea <vPortExitCritical+0x22>
 80100d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80100da:	f383 8811 	msr	BASEPRI, r3
 80100de:	f3bf 8f6f 	isb	sy
 80100e2:	f3bf 8f4f 	dsb	sy
 80100e6:	607b      	str	r3, [r7, #4]
 80100e8:	e7fe      	b.n	80100e8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 80100ea:	4b0a      	ldr	r3, [pc, #40]	; (8010114 <vPortExitCritical+0x4c>)
 80100ec:	681b      	ldr	r3, [r3, #0]
 80100ee:	3b01      	subs	r3, #1
 80100f0:	4a08      	ldr	r2, [pc, #32]	; (8010114 <vPortExitCritical+0x4c>)
 80100f2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80100f4:	4b07      	ldr	r3, [pc, #28]	; (8010114 <vPortExitCritical+0x4c>)
 80100f6:	681b      	ldr	r3, [r3, #0]
 80100f8:	2b00      	cmp	r3, #0
 80100fa:	d104      	bne.n	8010106 <vPortExitCritical+0x3e>
 80100fc:	2300      	movs	r3, #0
 80100fe:	603b      	str	r3, [r7, #0]
	__asm volatile
 8010100:	683b      	ldr	r3, [r7, #0]
 8010102:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8010106:	bf00      	nop
 8010108:	370c      	adds	r7, #12
 801010a:	46bd      	mov	sp, r7
 801010c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010110:	4770      	bx	lr
 8010112:	bf00      	nop
 8010114:	200000b0 	.word	0x200000b0
	...

08010120 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8010120:	f3ef 8009 	mrs	r0, PSP
 8010124:	f3bf 8f6f 	isb	sy
 8010128:	4b15      	ldr	r3, [pc, #84]	; (8010180 <pxCurrentTCBConst>)
 801012a:	681a      	ldr	r2, [r3, #0]
 801012c:	f01e 0f10 	tst.w	lr, #16
 8010130:	bf08      	it	eq
 8010132:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8010136:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801013a:	6010      	str	r0, [r2, #0]
 801013c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8010140:	f04f 0050 	mov.w	r0, #80	; 0x50
 8010144:	f380 8811 	msr	BASEPRI, r0
 8010148:	f3bf 8f4f 	dsb	sy
 801014c:	f3bf 8f6f 	isb	sy
 8010150:	f7fe ffe4 	bl	800f11c <vTaskSwitchContext>
 8010154:	f04f 0000 	mov.w	r0, #0
 8010158:	f380 8811 	msr	BASEPRI, r0
 801015c:	bc09      	pop	{r0, r3}
 801015e:	6819      	ldr	r1, [r3, #0]
 8010160:	6808      	ldr	r0, [r1, #0]
 8010162:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010166:	f01e 0f10 	tst.w	lr, #16
 801016a:	bf08      	it	eq
 801016c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8010170:	f380 8809 	msr	PSP, r0
 8010174:	f3bf 8f6f 	isb	sy
 8010178:	4770      	bx	lr
 801017a:	bf00      	nop
 801017c:	f3af 8000 	nop.w

08010180 <pxCurrentTCBConst>:
 8010180:	2000087c 	.word	0x2000087c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8010184:	bf00      	nop
 8010186:	bf00      	nop

08010188 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8010188:	b580      	push	{r7, lr}
 801018a:	b082      	sub	sp, #8
 801018c:	af00      	add	r7, sp, #0
	__asm volatile
 801018e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010192:	f383 8811 	msr	BASEPRI, r3
 8010196:	f3bf 8f6f 	isb	sy
 801019a:	f3bf 8f4f 	dsb	sy
 801019e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80101a0:	f7fe ff04 	bl	800efac <xTaskIncrementTick>
 80101a4:	4603      	mov	r3, r0
 80101a6:	2b00      	cmp	r3, #0
 80101a8:	d003      	beq.n	80101b2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80101aa:	4b06      	ldr	r3, [pc, #24]	; (80101c4 <SysTick_Handler+0x3c>)
 80101ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80101b0:	601a      	str	r2, [r3, #0]
 80101b2:	2300      	movs	r3, #0
 80101b4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80101b6:	683b      	ldr	r3, [r7, #0]
 80101b8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80101bc:	bf00      	nop
 80101be:	3708      	adds	r7, #8
 80101c0:	46bd      	mov	sp, r7
 80101c2:	bd80      	pop	{r7, pc}
 80101c4:	e000ed04 	.word	0xe000ed04

080101c8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80101c8:	b480      	push	{r7}
 80101ca:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80101cc:	4b0b      	ldr	r3, [pc, #44]	; (80101fc <vPortSetupTimerInterrupt+0x34>)
 80101ce:	2200      	movs	r2, #0
 80101d0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80101d2:	4b0b      	ldr	r3, [pc, #44]	; (8010200 <vPortSetupTimerInterrupt+0x38>)
 80101d4:	2200      	movs	r2, #0
 80101d6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80101d8:	4b0a      	ldr	r3, [pc, #40]	; (8010204 <vPortSetupTimerInterrupt+0x3c>)
 80101da:	681b      	ldr	r3, [r3, #0]
 80101dc:	4a0a      	ldr	r2, [pc, #40]	; (8010208 <vPortSetupTimerInterrupt+0x40>)
 80101de:	fba2 2303 	umull	r2, r3, r2, r3
 80101e2:	099b      	lsrs	r3, r3, #6
 80101e4:	4a09      	ldr	r2, [pc, #36]	; (801020c <vPortSetupTimerInterrupt+0x44>)
 80101e6:	3b01      	subs	r3, #1
 80101e8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80101ea:	4b04      	ldr	r3, [pc, #16]	; (80101fc <vPortSetupTimerInterrupt+0x34>)
 80101ec:	2207      	movs	r2, #7
 80101ee:	601a      	str	r2, [r3, #0]
}
 80101f0:	bf00      	nop
 80101f2:	46bd      	mov	sp, r7
 80101f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101f8:	4770      	bx	lr
 80101fa:	bf00      	nop
 80101fc:	e000e010 	.word	0xe000e010
 8010200:	e000e018 	.word	0xe000e018
 8010204:	20000024 	.word	0x20000024
 8010208:	10624dd3 	.word	0x10624dd3
 801020c:	e000e014 	.word	0xe000e014

08010210 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8010210:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8010220 <vPortEnableVFP+0x10>
 8010214:	6801      	ldr	r1, [r0, #0]
 8010216:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 801021a:	6001      	str	r1, [r0, #0]
 801021c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 801021e:	bf00      	nop
 8010220:	e000ed88 	.word	0xe000ed88

08010224 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8010224:	b480      	push	{r7}
 8010226:	b085      	sub	sp, #20
 8010228:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801022a:	f3ef 8305 	mrs	r3, IPSR
 801022e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8010230:	68fb      	ldr	r3, [r7, #12]
 8010232:	2b0f      	cmp	r3, #15
 8010234:	d913      	bls.n	801025e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8010236:	4a16      	ldr	r2, [pc, #88]	; (8010290 <vPortValidateInterruptPriority+0x6c>)
 8010238:	68fb      	ldr	r3, [r7, #12]
 801023a:	4413      	add	r3, r2
 801023c:	781b      	ldrb	r3, [r3, #0]
 801023e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8010240:	4b14      	ldr	r3, [pc, #80]	; (8010294 <vPortValidateInterruptPriority+0x70>)
 8010242:	781b      	ldrb	r3, [r3, #0]
 8010244:	7afa      	ldrb	r2, [r7, #11]
 8010246:	429a      	cmp	r2, r3
 8010248:	d209      	bcs.n	801025e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 801024a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801024e:	f383 8811 	msr	BASEPRI, r3
 8010252:	f3bf 8f6f 	isb	sy
 8010256:	f3bf 8f4f 	dsb	sy
 801025a:	607b      	str	r3, [r7, #4]
 801025c:	e7fe      	b.n	801025c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 801025e:	4b0e      	ldr	r3, [pc, #56]	; (8010298 <vPortValidateInterruptPriority+0x74>)
 8010260:	681b      	ldr	r3, [r3, #0]
 8010262:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8010266:	4b0d      	ldr	r3, [pc, #52]	; (801029c <vPortValidateInterruptPriority+0x78>)
 8010268:	681b      	ldr	r3, [r3, #0]
 801026a:	429a      	cmp	r2, r3
 801026c:	d909      	bls.n	8010282 <vPortValidateInterruptPriority+0x5e>
 801026e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010272:	f383 8811 	msr	BASEPRI, r3
 8010276:	f3bf 8f6f 	isb	sy
 801027a:	f3bf 8f4f 	dsb	sy
 801027e:	603b      	str	r3, [r7, #0]
 8010280:	e7fe      	b.n	8010280 <vPortValidateInterruptPriority+0x5c>
	}
 8010282:	bf00      	nop
 8010284:	3714      	adds	r7, #20
 8010286:	46bd      	mov	sp, r7
 8010288:	f85d 7b04 	ldr.w	r7, [sp], #4
 801028c:	4770      	bx	lr
 801028e:	bf00      	nop
 8010290:	e000e3f0 	.word	0xe000e3f0
 8010294:	20000ea8 	.word	0x20000ea8
 8010298:	e000ed0c 	.word	0xe000ed0c
 801029c:	20000eac 	.word	0x20000eac

080102a0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80102a0:	b580      	push	{r7, lr}
 80102a2:	b08a      	sub	sp, #40	; 0x28
 80102a4:	af00      	add	r7, sp, #0
 80102a6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80102a8:	2300      	movs	r3, #0
 80102aa:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80102ac:	f7fe fdc4 	bl	800ee38 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80102b0:	4b57      	ldr	r3, [pc, #348]	; (8010410 <pvPortMalloc+0x170>)
 80102b2:	681b      	ldr	r3, [r3, #0]
 80102b4:	2b00      	cmp	r3, #0
 80102b6:	d101      	bne.n	80102bc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80102b8:	f000 f90c 	bl	80104d4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80102bc:	4b55      	ldr	r3, [pc, #340]	; (8010414 <pvPortMalloc+0x174>)
 80102be:	681a      	ldr	r2, [r3, #0]
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	4013      	ands	r3, r2
 80102c4:	2b00      	cmp	r3, #0
 80102c6:	f040 808c 	bne.w	80103e2 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80102ca:	687b      	ldr	r3, [r7, #4]
 80102cc:	2b00      	cmp	r3, #0
 80102ce:	d01c      	beq.n	801030a <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 80102d0:	2208      	movs	r2, #8
 80102d2:	687b      	ldr	r3, [r7, #4]
 80102d4:	4413      	add	r3, r2
 80102d6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	f003 0307 	and.w	r3, r3, #7
 80102de:	2b00      	cmp	r3, #0
 80102e0:	d013      	beq.n	801030a <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80102e2:	687b      	ldr	r3, [r7, #4]
 80102e4:	f023 0307 	bic.w	r3, r3, #7
 80102e8:	3308      	adds	r3, #8
 80102ea:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80102ec:	687b      	ldr	r3, [r7, #4]
 80102ee:	f003 0307 	and.w	r3, r3, #7
 80102f2:	2b00      	cmp	r3, #0
 80102f4:	d009      	beq.n	801030a <pvPortMalloc+0x6a>
 80102f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80102fa:	f383 8811 	msr	BASEPRI, r3
 80102fe:	f3bf 8f6f 	isb	sy
 8010302:	f3bf 8f4f 	dsb	sy
 8010306:	617b      	str	r3, [r7, #20]
 8010308:	e7fe      	b.n	8010308 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801030a:	687b      	ldr	r3, [r7, #4]
 801030c:	2b00      	cmp	r3, #0
 801030e:	d068      	beq.n	80103e2 <pvPortMalloc+0x142>
 8010310:	4b41      	ldr	r3, [pc, #260]	; (8010418 <pvPortMalloc+0x178>)
 8010312:	681b      	ldr	r3, [r3, #0]
 8010314:	687a      	ldr	r2, [r7, #4]
 8010316:	429a      	cmp	r2, r3
 8010318:	d863      	bhi.n	80103e2 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801031a:	4b40      	ldr	r3, [pc, #256]	; (801041c <pvPortMalloc+0x17c>)
 801031c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801031e:	4b3f      	ldr	r3, [pc, #252]	; (801041c <pvPortMalloc+0x17c>)
 8010320:	681b      	ldr	r3, [r3, #0]
 8010322:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8010324:	e004      	b.n	8010330 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8010326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010328:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801032a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801032c:	681b      	ldr	r3, [r3, #0]
 801032e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8010330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010332:	685b      	ldr	r3, [r3, #4]
 8010334:	687a      	ldr	r2, [r7, #4]
 8010336:	429a      	cmp	r2, r3
 8010338:	d903      	bls.n	8010342 <pvPortMalloc+0xa2>
 801033a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801033c:	681b      	ldr	r3, [r3, #0]
 801033e:	2b00      	cmp	r3, #0
 8010340:	d1f1      	bne.n	8010326 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8010342:	4b33      	ldr	r3, [pc, #204]	; (8010410 <pvPortMalloc+0x170>)
 8010344:	681b      	ldr	r3, [r3, #0]
 8010346:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010348:	429a      	cmp	r2, r3
 801034a:	d04a      	beq.n	80103e2 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801034c:	6a3b      	ldr	r3, [r7, #32]
 801034e:	681b      	ldr	r3, [r3, #0]
 8010350:	2208      	movs	r2, #8
 8010352:	4413      	add	r3, r2
 8010354:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8010356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010358:	681a      	ldr	r2, [r3, #0]
 801035a:	6a3b      	ldr	r3, [r7, #32]
 801035c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801035e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010360:	685a      	ldr	r2, [r3, #4]
 8010362:	687b      	ldr	r3, [r7, #4]
 8010364:	1ad2      	subs	r2, r2, r3
 8010366:	2308      	movs	r3, #8
 8010368:	005b      	lsls	r3, r3, #1
 801036a:	429a      	cmp	r2, r3
 801036c:	d91e      	bls.n	80103ac <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801036e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010370:	687b      	ldr	r3, [r7, #4]
 8010372:	4413      	add	r3, r2
 8010374:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8010376:	69bb      	ldr	r3, [r7, #24]
 8010378:	f003 0307 	and.w	r3, r3, #7
 801037c:	2b00      	cmp	r3, #0
 801037e:	d009      	beq.n	8010394 <pvPortMalloc+0xf4>
 8010380:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010384:	f383 8811 	msr	BASEPRI, r3
 8010388:	f3bf 8f6f 	isb	sy
 801038c:	f3bf 8f4f 	dsb	sy
 8010390:	613b      	str	r3, [r7, #16]
 8010392:	e7fe      	b.n	8010392 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8010394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010396:	685a      	ldr	r2, [r3, #4]
 8010398:	687b      	ldr	r3, [r7, #4]
 801039a:	1ad2      	subs	r2, r2, r3
 801039c:	69bb      	ldr	r3, [r7, #24]
 801039e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80103a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80103a2:	687a      	ldr	r2, [r7, #4]
 80103a4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80103a6:	69b8      	ldr	r0, [r7, #24]
 80103a8:	f000 f8f6 	bl	8010598 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80103ac:	4b1a      	ldr	r3, [pc, #104]	; (8010418 <pvPortMalloc+0x178>)
 80103ae:	681a      	ldr	r2, [r3, #0]
 80103b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80103b2:	685b      	ldr	r3, [r3, #4]
 80103b4:	1ad3      	subs	r3, r2, r3
 80103b6:	4a18      	ldr	r2, [pc, #96]	; (8010418 <pvPortMalloc+0x178>)
 80103b8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80103ba:	4b17      	ldr	r3, [pc, #92]	; (8010418 <pvPortMalloc+0x178>)
 80103bc:	681a      	ldr	r2, [r3, #0]
 80103be:	4b18      	ldr	r3, [pc, #96]	; (8010420 <pvPortMalloc+0x180>)
 80103c0:	681b      	ldr	r3, [r3, #0]
 80103c2:	429a      	cmp	r2, r3
 80103c4:	d203      	bcs.n	80103ce <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80103c6:	4b14      	ldr	r3, [pc, #80]	; (8010418 <pvPortMalloc+0x178>)
 80103c8:	681b      	ldr	r3, [r3, #0]
 80103ca:	4a15      	ldr	r2, [pc, #84]	; (8010420 <pvPortMalloc+0x180>)
 80103cc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80103ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80103d0:	685a      	ldr	r2, [r3, #4]
 80103d2:	4b10      	ldr	r3, [pc, #64]	; (8010414 <pvPortMalloc+0x174>)
 80103d4:	681b      	ldr	r3, [r3, #0]
 80103d6:	431a      	orrs	r2, r3
 80103d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80103da:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80103dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80103de:	2200      	movs	r2, #0
 80103e0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80103e2:	f7fe fd37 	bl	800ee54 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80103e6:	69fb      	ldr	r3, [r7, #28]
 80103e8:	f003 0307 	and.w	r3, r3, #7
 80103ec:	2b00      	cmp	r3, #0
 80103ee:	d009      	beq.n	8010404 <pvPortMalloc+0x164>
 80103f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80103f4:	f383 8811 	msr	BASEPRI, r3
 80103f8:	f3bf 8f6f 	isb	sy
 80103fc:	f3bf 8f4f 	dsb	sy
 8010400:	60fb      	str	r3, [r7, #12]
 8010402:	e7fe      	b.n	8010402 <pvPortMalloc+0x162>
	return pvReturn;
 8010404:	69fb      	ldr	r3, [r7, #28]
}
 8010406:	4618      	mov	r0, r3
 8010408:	3728      	adds	r7, #40	; 0x28
 801040a:	46bd      	mov	sp, r7
 801040c:	bd80      	pop	{r7, pc}
 801040e:	bf00      	nop
 8010410:	20004ab8 	.word	0x20004ab8
 8010414:	20004ac4 	.word	0x20004ac4
 8010418:	20004abc 	.word	0x20004abc
 801041c:	20004ab0 	.word	0x20004ab0
 8010420:	20004ac0 	.word	0x20004ac0

08010424 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8010424:	b580      	push	{r7, lr}
 8010426:	b086      	sub	sp, #24
 8010428:	af00      	add	r7, sp, #0
 801042a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 801042c:	687b      	ldr	r3, [r7, #4]
 801042e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8010430:	687b      	ldr	r3, [r7, #4]
 8010432:	2b00      	cmp	r3, #0
 8010434:	d046      	beq.n	80104c4 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8010436:	2308      	movs	r3, #8
 8010438:	425b      	negs	r3, r3
 801043a:	697a      	ldr	r2, [r7, #20]
 801043c:	4413      	add	r3, r2
 801043e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8010440:	697b      	ldr	r3, [r7, #20]
 8010442:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8010444:	693b      	ldr	r3, [r7, #16]
 8010446:	685a      	ldr	r2, [r3, #4]
 8010448:	4b20      	ldr	r3, [pc, #128]	; (80104cc <vPortFree+0xa8>)
 801044a:	681b      	ldr	r3, [r3, #0]
 801044c:	4013      	ands	r3, r2
 801044e:	2b00      	cmp	r3, #0
 8010450:	d109      	bne.n	8010466 <vPortFree+0x42>
 8010452:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010456:	f383 8811 	msr	BASEPRI, r3
 801045a:	f3bf 8f6f 	isb	sy
 801045e:	f3bf 8f4f 	dsb	sy
 8010462:	60fb      	str	r3, [r7, #12]
 8010464:	e7fe      	b.n	8010464 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8010466:	693b      	ldr	r3, [r7, #16]
 8010468:	681b      	ldr	r3, [r3, #0]
 801046a:	2b00      	cmp	r3, #0
 801046c:	d009      	beq.n	8010482 <vPortFree+0x5e>
 801046e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010472:	f383 8811 	msr	BASEPRI, r3
 8010476:	f3bf 8f6f 	isb	sy
 801047a:	f3bf 8f4f 	dsb	sy
 801047e:	60bb      	str	r3, [r7, #8]
 8010480:	e7fe      	b.n	8010480 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8010482:	693b      	ldr	r3, [r7, #16]
 8010484:	685a      	ldr	r2, [r3, #4]
 8010486:	4b11      	ldr	r3, [pc, #68]	; (80104cc <vPortFree+0xa8>)
 8010488:	681b      	ldr	r3, [r3, #0]
 801048a:	4013      	ands	r3, r2
 801048c:	2b00      	cmp	r3, #0
 801048e:	d019      	beq.n	80104c4 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8010490:	693b      	ldr	r3, [r7, #16]
 8010492:	681b      	ldr	r3, [r3, #0]
 8010494:	2b00      	cmp	r3, #0
 8010496:	d115      	bne.n	80104c4 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8010498:	693b      	ldr	r3, [r7, #16]
 801049a:	685a      	ldr	r2, [r3, #4]
 801049c:	4b0b      	ldr	r3, [pc, #44]	; (80104cc <vPortFree+0xa8>)
 801049e:	681b      	ldr	r3, [r3, #0]
 80104a0:	43db      	mvns	r3, r3
 80104a2:	401a      	ands	r2, r3
 80104a4:	693b      	ldr	r3, [r7, #16]
 80104a6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80104a8:	f7fe fcc6 	bl	800ee38 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80104ac:	693b      	ldr	r3, [r7, #16]
 80104ae:	685a      	ldr	r2, [r3, #4]
 80104b0:	4b07      	ldr	r3, [pc, #28]	; (80104d0 <vPortFree+0xac>)
 80104b2:	681b      	ldr	r3, [r3, #0]
 80104b4:	4413      	add	r3, r2
 80104b6:	4a06      	ldr	r2, [pc, #24]	; (80104d0 <vPortFree+0xac>)
 80104b8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80104ba:	6938      	ldr	r0, [r7, #16]
 80104bc:	f000 f86c 	bl	8010598 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80104c0:	f7fe fcc8 	bl	800ee54 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80104c4:	bf00      	nop
 80104c6:	3718      	adds	r7, #24
 80104c8:	46bd      	mov	sp, r7
 80104ca:	bd80      	pop	{r7, pc}
 80104cc:	20004ac4 	.word	0x20004ac4
 80104d0:	20004abc 	.word	0x20004abc

080104d4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80104d4:	b480      	push	{r7}
 80104d6:	b085      	sub	sp, #20
 80104d8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80104da:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80104de:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80104e0:	4b27      	ldr	r3, [pc, #156]	; (8010580 <prvHeapInit+0xac>)
 80104e2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80104e4:	68fb      	ldr	r3, [r7, #12]
 80104e6:	f003 0307 	and.w	r3, r3, #7
 80104ea:	2b00      	cmp	r3, #0
 80104ec:	d00c      	beq.n	8010508 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80104ee:	68fb      	ldr	r3, [r7, #12]
 80104f0:	3307      	adds	r3, #7
 80104f2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80104f4:	68fb      	ldr	r3, [r7, #12]
 80104f6:	f023 0307 	bic.w	r3, r3, #7
 80104fa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80104fc:	68ba      	ldr	r2, [r7, #8]
 80104fe:	68fb      	ldr	r3, [r7, #12]
 8010500:	1ad3      	subs	r3, r2, r3
 8010502:	4a1f      	ldr	r2, [pc, #124]	; (8010580 <prvHeapInit+0xac>)
 8010504:	4413      	add	r3, r2
 8010506:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8010508:	68fb      	ldr	r3, [r7, #12]
 801050a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 801050c:	4a1d      	ldr	r2, [pc, #116]	; (8010584 <prvHeapInit+0xb0>)
 801050e:	687b      	ldr	r3, [r7, #4]
 8010510:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8010512:	4b1c      	ldr	r3, [pc, #112]	; (8010584 <prvHeapInit+0xb0>)
 8010514:	2200      	movs	r2, #0
 8010516:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8010518:	687b      	ldr	r3, [r7, #4]
 801051a:	68ba      	ldr	r2, [r7, #8]
 801051c:	4413      	add	r3, r2
 801051e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8010520:	2208      	movs	r2, #8
 8010522:	68fb      	ldr	r3, [r7, #12]
 8010524:	1a9b      	subs	r3, r3, r2
 8010526:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010528:	68fb      	ldr	r3, [r7, #12]
 801052a:	f023 0307 	bic.w	r3, r3, #7
 801052e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8010530:	68fb      	ldr	r3, [r7, #12]
 8010532:	4a15      	ldr	r2, [pc, #84]	; (8010588 <prvHeapInit+0xb4>)
 8010534:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8010536:	4b14      	ldr	r3, [pc, #80]	; (8010588 <prvHeapInit+0xb4>)
 8010538:	681b      	ldr	r3, [r3, #0]
 801053a:	2200      	movs	r2, #0
 801053c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801053e:	4b12      	ldr	r3, [pc, #72]	; (8010588 <prvHeapInit+0xb4>)
 8010540:	681b      	ldr	r3, [r3, #0]
 8010542:	2200      	movs	r2, #0
 8010544:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8010546:	687b      	ldr	r3, [r7, #4]
 8010548:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801054a:	683b      	ldr	r3, [r7, #0]
 801054c:	68fa      	ldr	r2, [r7, #12]
 801054e:	1ad2      	subs	r2, r2, r3
 8010550:	683b      	ldr	r3, [r7, #0]
 8010552:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8010554:	4b0c      	ldr	r3, [pc, #48]	; (8010588 <prvHeapInit+0xb4>)
 8010556:	681a      	ldr	r2, [r3, #0]
 8010558:	683b      	ldr	r3, [r7, #0]
 801055a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801055c:	683b      	ldr	r3, [r7, #0]
 801055e:	685b      	ldr	r3, [r3, #4]
 8010560:	4a0a      	ldr	r2, [pc, #40]	; (801058c <prvHeapInit+0xb8>)
 8010562:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8010564:	683b      	ldr	r3, [r7, #0]
 8010566:	685b      	ldr	r3, [r3, #4]
 8010568:	4a09      	ldr	r2, [pc, #36]	; (8010590 <prvHeapInit+0xbc>)
 801056a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 801056c:	4b09      	ldr	r3, [pc, #36]	; (8010594 <prvHeapInit+0xc0>)
 801056e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8010572:	601a      	str	r2, [r3, #0]
}
 8010574:	bf00      	nop
 8010576:	3714      	adds	r7, #20
 8010578:	46bd      	mov	sp, r7
 801057a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801057e:	4770      	bx	lr
 8010580:	20000eb0 	.word	0x20000eb0
 8010584:	20004ab0 	.word	0x20004ab0
 8010588:	20004ab8 	.word	0x20004ab8
 801058c:	20004ac0 	.word	0x20004ac0
 8010590:	20004abc 	.word	0x20004abc
 8010594:	20004ac4 	.word	0x20004ac4

08010598 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8010598:	b480      	push	{r7}
 801059a:	b085      	sub	sp, #20
 801059c:	af00      	add	r7, sp, #0
 801059e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80105a0:	4b28      	ldr	r3, [pc, #160]	; (8010644 <prvInsertBlockIntoFreeList+0xac>)
 80105a2:	60fb      	str	r3, [r7, #12]
 80105a4:	e002      	b.n	80105ac <prvInsertBlockIntoFreeList+0x14>
 80105a6:	68fb      	ldr	r3, [r7, #12]
 80105a8:	681b      	ldr	r3, [r3, #0]
 80105aa:	60fb      	str	r3, [r7, #12]
 80105ac:	68fb      	ldr	r3, [r7, #12]
 80105ae:	681b      	ldr	r3, [r3, #0]
 80105b0:	687a      	ldr	r2, [r7, #4]
 80105b2:	429a      	cmp	r2, r3
 80105b4:	d8f7      	bhi.n	80105a6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80105b6:	68fb      	ldr	r3, [r7, #12]
 80105b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80105ba:	68fb      	ldr	r3, [r7, #12]
 80105bc:	685b      	ldr	r3, [r3, #4]
 80105be:	68ba      	ldr	r2, [r7, #8]
 80105c0:	4413      	add	r3, r2
 80105c2:	687a      	ldr	r2, [r7, #4]
 80105c4:	429a      	cmp	r2, r3
 80105c6:	d108      	bne.n	80105da <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80105c8:	68fb      	ldr	r3, [r7, #12]
 80105ca:	685a      	ldr	r2, [r3, #4]
 80105cc:	687b      	ldr	r3, [r7, #4]
 80105ce:	685b      	ldr	r3, [r3, #4]
 80105d0:	441a      	add	r2, r3
 80105d2:	68fb      	ldr	r3, [r7, #12]
 80105d4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80105d6:	68fb      	ldr	r3, [r7, #12]
 80105d8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80105da:	687b      	ldr	r3, [r7, #4]
 80105dc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80105de:	687b      	ldr	r3, [r7, #4]
 80105e0:	685b      	ldr	r3, [r3, #4]
 80105e2:	68ba      	ldr	r2, [r7, #8]
 80105e4:	441a      	add	r2, r3
 80105e6:	68fb      	ldr	r3, [r7, #12]
 80105e8:	681b      	ldr	r3, [r3, #0]
 80105ea:	429a      	cmp	r2, r3
 80105ec:	d118      	bne.n	8010620 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80105ee:	68fb      	ldr	r3, [r7, #12]
 80105f0:	681a      	ldr	r2, [r3, #0]
 80105f2:	4b15      	ldr	r3, [pc, #84]	; (8010648 <prvInsertBlockIntoFreeList+0xb0>)
 80105f4:	681b      	ldr	r3, [r3, #0]
 80105f6:	429a      	cmp	r2, r3
 80105f8:	d00d      	beq.n	8010616 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80105fa:	687b      	ldr	r3, [r7, #4]
 80105fc:	685a      	ldr	r2, [r3, #4]
 80105fe:	68fb      	ldr	r3, [r7, #12]
 8010600:	681b      	ldr	r3, [r3, #0]
 8010602:	685b      	ldr	r3, [r3, #4]
 8010604:	441a      	add	r2, r3
 8010606:	687b      	ldr	r3, [r7, #4]
 8010608:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801060a:	68fb      	ldr	r3, [r7, #12]
 801060c:	681b      	ldr	r3, [r3, #0]
 801060e:	681a      	ldr	r2, [r3, #0]
 8010610:	687b      	ldr	r3, [r7, #4]
 8010612:	601a      	str	r2, [r3, #0]
 8010614:	e008      	b.n	8010628 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8010616:	4b0c      	ldr	r3, [pc, #48]	; (8010648 <prvInsertBlockIntoFreeList+0xb0>)
 8010618:	681a      	ldr	r2, [r3, #0]
 801061a:	687b      	ldr	r3, [r7, #4]
 801061c:	601a      	str	r2, [r3, #0]
 801061e:	e003      	b.n	8010628 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8010620:	68fb      	ldr	r3, [r7, #12]
 8010622:	681a      	ldr	r2, [r3, #0]
 8010624:	687b      	ldr	r3, [r7, #4]
 8010626:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8010628:	68fa      	ldr	r2, [r7, #12]
 801062a:	687b      	ldr	r3, [r7, #4]
 801062c:	429a      	cmp	r2, r3
 801062e:	d002      	beq.n	8010636 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8010630:	68fb      	ldr	r3, [r7, #12]
 8010632:	687a      	ldr	r2, [r7, #4]
 8010634:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010636:	bf00      	nop
 8010638:	3714      	adds	r7, #20
 801063a:	46bd      	mov	sp, r7
 801063c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010640:	4770      	bx	lr
 8010642:	bf00      	nop
 8010644:	20004ab0 	.word	0x20004ab0
 8010648:	20004ab8 	.word	0x20004ab8

0801064c <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 801064c:	b580      	push	{r7, lr}
 801064e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8010650:	2201      	movs	r2, #1
 8010652:	490e      	ldr	r1, [pc, #56]	; (801068c <MX_USB_HOST_Init+0x40>)
 8010654:	480e      	ldr	r0, [pc, #56]	; (8010690 <MX_USB_HOST_Init+0x44>)
 8010656:	f7fb fb65 	bl	800bd24 <USBH_Init>
 801065a:	4603      	mov	r3, r0
 801065c:	2b00      	cmp	r3, #0
 801065e:	d001      	beq.n	8010664 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8010660:	f7f1 f962 	bl	8001928 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8010664:	490b      	ldr	r1, [pc, #44]	; (8010694 <MX_USB_HOST_Init+0x48>)
 8010666:	480a      	ldr	r0, [pc, #40]	; (8010690 <MX_USB_HOST_Init+0x44>)
 8010668:	f7fb fc0c 	bl	800be84 <USBH_RegisterClass>
 801066c:	4603      	mov	r3, r0
 801066e:	2b00      	cmp	r3, #0
 8010670:	d001      	beq.n	8010676 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8010672:	f7f1 f959 	bl	8001928 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8010676:	4806      	ldr	r0, [pc, #24]	; (8010690 <MX_USB_HOST_Init+0x44>)
 8010678:	f7fb fc90 	bl	800bf9c <USBH_Start>
 801067c:	4603      	mov	r3, r0
 801067e:	2b00      	cmp	r3, #0
 8010680:	d001      	beq.n	8010686 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8010682:	f7f1 f951 	bl	8001928 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8010686:	bf00      	nop
 8010688:	bd80      	pop	{r7, pc}
 801068a:	bf00      	nop
 801068c:	08010699 	.word	0x08010699
 8010690:	20005014 	.word	0x20005014
 8010694:	20000090 	.word	0x20000090

08010698 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8010698:	b480      	push	{r7}
 801069a:	b083      	sub	sp, #12
 801069c:	af00      	add	r7, sp, #0
 801069e:	6078      	str	r0, [r7, #4]
 80106a0:	460b      	mov	r3, r1
 80106a2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 80106a4:	78fb      	ldrb	r3, [r7, #3]
 80106a6:	3b01      	subs	r3, #1
 80106a8:	2b04      	cmp	r3, #4
 80106aa:	d819      	bhi.n	80106e0 <USBH_UserProcess+0x48>
 80106ac:	a201      	add	r2, pc, #4	; (adr r2, 80106b4 <USBH_UserProcess+0x1c>)
 80106ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80106b2:	bf00      	nop
 80106b4:	080106e1 	.word	0x080106e1
 80106b8:	080106d1 	.word	0x080106d1
 80106bc:	080106e1 	.word	0x080106e1
 80106c0:	080106d9 	.word	0x080106d9
 80106c4:	080106c9 	.word	0x080106c9
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 80106c8:	4b09      	ldr	r3, [pc, #36]	; (80106f0 <USBH_UserProcess+0x58>)
 80106ca:	2203      	movs	r2, #3
 80106cc:	701a      	strb	r2, [r3, #0]
  break;
 80106ce:	e008      	b.n	80106e2 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 80106d0:	4b07      	ldr	r3, [pc, #28]	; (80106f0 <USBH_UserProcess+0x58>)
 80106d2:	2202      	movs	r2, #2
 80106d4:	701a      	strb	r2, [r3, #0]
  break;
 80106d6:	e004      	b.n	80106e2 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 80106d8:	4b05      	ldr	r3, [pc, #20]	; (80106f0 <USBH_UserProcess+0x58>)
 80106da:	2201      	movs	r2, #1
 80106dc:	701a      	strb	r2, [r3, #0]
  break;
 80106de:	e000      	b.n	80106e2 <USBH_UserProcess+0x4a>

  default:
  break;
 80106e0:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 80106e2:	bf00      	nop
 80106e4:	370c      	adds	r7, #12
 80106e6:	46bd      	mov	sp, r7
 80106e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106ec:	4770      	bx	lr
 80106ee:	bf00      	nop
 80106f0:	20004ac8 	.word	0x20004ac8

080106f4 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 80106f4:	b580      	push	{r7, lr}
 80106f6:	b08a      	sub	sp, #40	; 0x28
 80106f8:	af00      	add	r7, sp, #0
 80106fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80106fc:	f107 0314 	add.w	r3, r7, #20
 8010700:	2200      	movs	r2, #0
 8010702:	601a      	str	r2, [r3, #0]
 8010704:	605a      	str	r2, [r3, #4]
 8010706:	609a      	str	r2, [r3, #8]
 8010708:	60da      	str	r2, [r3, #12]
 801070a:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 801070c:	687b      	ldr	r3, [r7, #4]
 801070e:	681b      	ldr	r3, [r3, #0]
 8010710:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8010714:	d147      	bne.n	80107a6 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8010716:	2300      	movs	r3, #0
 8010718:	613b      	str	r3, [r7, #16]
 801071a:	4b25      	ldr	r3, [pc, #148]	; (80107b0 <HAL_HCD_MspInit+0xbc>)
 801071c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801071e:	4a24      	ldr	r2, [pc, #144]	; (80107b0 <HAL_HCD_MspInit+0xbc>)
 8010720:	f043 0301 	orr.w	r3, r3, #1
 8010724:	6313      	str	r3, [r2, #48]	; 0x30
 8010726:	4b22      	ldr	r3, [pc, #136]	; (80107b0 <HAL_HCD_MspInit+0xbc>)
 8010728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801072a:	f003 0301 	and.w	r3, r3, #1
 801072e:	613b      	str	r3, [r7, #16]
 8010730:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8010732:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010736:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8010738:	2300      	movs	r3, #0
 801073a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801073c:	2300      	movs	r3, #0
 801073e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8010740:	f107 0314 	add.w	r3, r7, #20
 8010744:	4619      	mov	r1, r3
 8010746:	481b      	ldr	r0, [pc, #108]	; (80107b4 <HAL_HCD_MspInit+0xc0>)
 8010748:	f7f4 f8ea 	bl	8004920 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 801074c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8010750:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010752:	2302      	movs	r3, #2
 8010754:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010756:	2300      	movs	r3, #0
 8010758:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801075a:	2303      	movs	r3, #3
 801075c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 801075e:	230a      	movs	r3, #10
 8010760:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010762:	f107 0314 	add.w	r3, r7, #20
 8010766:	4619      	mov	r1, r3
 8010768:	4812      	ldr	r0, [pc, #72]	; (80107b4 <HAL_HCD_MspInit+0xc0>)
 801076a:	f7f4 f8d9 	bl	8004920 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 801076e:	4b10      	ldr	r3, [pc, #64]	; (80107b0 <HAL_HCD_MspInit+0xbc>)
 8010770:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010772:	4a0f      	ldr	r2, [pc, #60]	; (80107b0 <HAL_HCD_MspInit+0xbc>)
 8010774:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010778:	6353      	str	r3, [r2, #52]	; 0x34
 801077a:	2300      	movs	r3, #0
 801077c:	60fb      	str	r3, [r7, #12]
 801077e:	4b0c      	ldr	r3, [pc, #48]	; (80107b0 <HAL_HCD_MspInit+0xbc>)
 8010780:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010782:	4a0b      	ldr	r2, [pc, #44]	; (80107b0 <HAL_HCD_MspInit+0xbc>)
 8010784:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8010788:	6453      	str	r3, [r2, #68]	; 0x44
 801078a:	4b09      	ldr	r3, [pc, #36]	; (80107b0 <HAL_HCD_MspInit+0xbc>)
 801078c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801078e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010792:	60fb      	str	r3, [r7, #12]
 8010794:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8010796:	2200      	movs	r2, #0
 8010798:	2100      	movs	r1, #0
 801079a:	2043      	movs	r0, #67	; 0x43
 801079c:	f7f3 fd9a 	bl	80042d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80107a0:	2043      	movs	r0, #67	; 0x43
 80107a2:	f7f3 fdb3 	bl	800430c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80107a6:	bf00      	nop
 80107a8:	3728      	adds	r7, #40	; 0x28
 80107aa:	46bd      	mov	sp, r7
 80107ac:	bd80      	pop	{r7, pc}
 80107ae:	bf00      	nop
 80107b0:	40023800 	.word	0x40023800
 80107b4:	40020000 	.word	0x40020000

080107b8 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 80107b8:	b580      	push	{r7, lr}
 80107ba:	b082      	sub	sp, #8
 80107bc:	af00      	add	r7, sp, #0
 80107be:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 80107c0:	687b      	ldr	r3, [r7, #4]
 80107c2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80107c6:	4618      	mov	r0, r3
 80107c8:	f7fc f895 	bl	800c8f6 <USBH_LL_IncTimer>
}
 80107cc:	bf00      	nop
 80107ce:	3708      	adds	r7, #8
 80107d0:	46bd      	mov	sp, r7
 80107d2:	bd80      	pop	{r7, pc}

080107d4 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 80107d4:	b580      	push	{r7, lr}
 80107d6:	b082      	sub	sp, #8
 80107d8:	af00      	add	r7, sp, #0
 80107da:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 80107dc:	687b      	ldr	r3, [r7, #4]
 80107de:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80107e2:	4618      	mov	r0, r3
 80107e4:	f7fc f8d9 	bl	800c99a <USBH_LL_Connect>
}
 80107e8:	bf00      	nop
 80107ea:	3708      	adds	r7, #8
 80107ec:	46bd      	mov	sp, r7
 80107ee:	bd80      	pop	{r7, pc}

080107f0 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 80107f0:	b580      	push	{r7, lr}
 80107f2:	b082      	sub	sp, #8
 80107f4:	af00      	add	r7, sp, #0
 80107f6:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 80107f8:	687b      	ldr	r3, [r7, #4]
 80107fa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80107fe:	4618      	mov	r0, r3
 8010800:	f7fc f8ee 	bl	800c9e0 <USBH_LL_Disconnect>
}
 8010804:	bf00      	nop
 8010806:	3708      	adds	r7, #8
 8010808:	46bd      	mov	sp, r7
 801080a:	bd80      	pop	{r7, pc}

0801080c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 801080c:	b580      	push	{r7, lr}
 801080e:	b082      	sub	sp, #8
 8010810:	af00      	add	r7, sp, #0
 8010812:	6078      	str	r0, [r7, #4]
 8010814:	460b      	mov	r3, r1
 8010816:	70fb      	strb	r3, [r7, #3]
 8010818:	4613      	mov	r3, r2
 801081a:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 801081c:	687b      	ldr	r3, [r7, #4]
 801081e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8010822:	4618      	mov	r0, r3
 8010824:	f7fc f925 	bl	800ca72 <USBH_LL_NotifyURBChange>
#endif
}
 8010828:	bf00      	nop
 801082a:	3708      	adds	r7, #8
 801082c:	46bd      	mov	sp, r7
 801082e:	bd80      	pop	{r7, pc}

08010830 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8010830:	b580      	push	{r7, lr}
 8010832:	b082      	sub	sp, #8
 8010834:	af00      	add	r7, sp, #0
 8010836:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8010838:	687b      	ldr	r3, [r7, #4]
 801083a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801083e:	4618      	mov	r0, r3
 8010840:	f7fc f883 	bl	800c94a <USBH_LL_PortEnabled>
}
 8010844:	bf00      	nop
 8010846:	3708      	adds	r7, #8
 8010848:	46bd      	mov	sp, r7
 801084a:	bd80      	pop	{r7, pc}

0801084c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 801084c:	b580      	push	{r7, lr}
 801084e:	b082      	sub	sp, #8
 8010850:	af00      	add	r7, sp, #0
 8010852:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8010854:	687b      	ldr	r3, [r7, #4]
 8010856:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801085a:	4618      	mov	r0, r3
 801085c:	f7fc f88f 	bl	800c97e <USBH_LL_PortDisabled>
}
 8010860:	bf00      	nop
 8010862:	3708      	adds	r7, #8
 8010864:	46bd      	mov	sp, r7
 8010866:	bd80      	pop	{r7, pc}

08010868 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8010868:	b580      	push	{r7, lr}
 801086a:	b082      	sub	sp, #8
 801086c:	af00      	add	r7, sp, #0
 801086e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8010870:	687b      	ldr	r3, [r7, #4]
 8010872:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8010876:	2b01      	cmp	r3, #1
 8010878:	d12a      	bne.n	80108d0 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 801087a:	4a18      	ldr	r2, [pc, #96]	; (80108dc <USBH_LL_Init+0x74>)
 801087c:	687b      	ldr	r3, [r7, #4]
 801087e:	f8c2 32c0 	str.w	r3, [r2, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_FS;
 8010882:	687b      	ldr	r3, [r7, #4]
 8010884:	4a15      	ldr	r2, [pc, #84]	; (80108dc <USBH_LL_Init+0x74>)
 8010886:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 801088a:	4b14      	ldr	r3, [pc, #80]	; (80108dc <USBH_LL_Init+0x74>)
 801088c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8010890:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 12;
 8010892:	4b12      	ldr	r3, [pc, #72]	; (80108dc <USBH_LL_Init+0x74>)
 8010894:	220c      	movs	r2, #12
 8010896:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8010898:	4b10      	ldr	r3, [pc, #64]	; (80108dc <USBH_LL_Init+0x74>)
 801089a:	2201      	movs	r2, #1
 801089c:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 801089e:	4b0f      	ldr	r3, [pc, #60]	; (80108dc <USBH_LL_Init+0x74>)
 80108a0:	2200      	movs	r2, #0
 80108a2:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 80108a4:	4b0d      	ldr	r3, [pc, #52]	; (80108dc <USBH_LL_Init+0x74>)
 80108a6:	2202      	movs	r2, #2
 80108a8:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80108aa:	4b0c      	ldr	r3, [pc, #48]	; (80108dc <USBH_LL_Init+0x74>)
 80108ac:	2200      	movs	r2, #0
 80108ae:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 80108b0:	480a      	ldr	r0, [pc, #40]	; (80108dc <USBH_LL_Init+0x74>)
 80108b2:	f7f4 fa1c 	bl	8004cee <HAL_HCD_Init>
 80108b6:	4603      	mov	r3, r0
 80108b8:	2b00      	cmp	r3, #0
 80108ba:	d001      	beq.n	80108c0 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 80108bc:	f7f1 f834 	bl	8001928 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 80108c0:	4806      	ldr	r0, [pc, #24]	; (80108dc <USBH_LL_Init+0x74>)
 80108c2:	f7f4 fe1f 	bl	8005504 <HAL_HCD_GetCurrentFrame>
 80108c6:	4603      	mov	r3, r0
 80108c8:	4619      	mov	r1, r3
 80108ca:	6878      	ldr	r0, [r7, #4]
 80108cc:	f7fc f804 	bl	800c8d8 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 80108d0:	2300      	movs	r3, #0
}
 80108d2:	4618      	mov	r0, r3
 80108d4:	3708      	adds	r7, #8
 80108d6:	46bd      	mov	sp, r7
 80108d8:	bd80      	pop	{r7, pc}
 80108da:	bf00      	nop
 80108dc:	200053f8 	.word	0x200053f8

080108e0 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 80108e0:	b580      	push	{r7, lr}
 80108e2:	b084      	sub	sp, #16
 80108e4:	af00      	add	r7, sp, #0
 80108e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80108e8:	2300      	movs	r3, #0
 80108ea:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80108ec:	2300      	movs	r3, #0
 80108ee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 80108f0:	687b      	ldr	r3, [r7, #4]
 80108f2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80108f6:	4618      	mov	r0, r3
 80108f8:	f7f4 fd8c 	bl	8005414 <HAL_HCD_Start>
 80108fc:	4603      	mov	r3, r0
 80108fe:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8010900:	7bfb      	ldrb	r3, [r7, #15]
 8010902:	4618      	mov	r0, r3
 8010904:	f000 f95c 	bl	8010bc0 <USBH_Get_USB_Status>
 8010908:	4603      	mov	r3, r0
 801090a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801090c:	7bbb      	ldrb	r3, [r7, #14]
}
 801090e:	4618      	mov	r0, r3
 8010910:	3710      	adds	r7, #16
 8010912:	46bd      	mov	sp, r7
 8010914:	bd80      	pop	{r7, pc}

08010916 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8010916:	b580      	push	{r7, lr}
 8010918:	b084      	sub	sp, #16
 801091a:	af00      	add	r7, sp, #0
 801091c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801091e:	2300      	movs	r3, #0
 8010920:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8010922:	2300      	movs	r3, #0
 8010924:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8010926:	687b      	ldr	r3, [r7, #4]
 8010928:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 801092c:	4618      	mov	r0, r3
 801092e:	f7f4 fd94 	bl	800545a <HAL_HCD_Stop>
 8010932:	4603      	mov	r3, r0
 8010934:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8010936:	7bfb      	ldrb	r3, [r7, #15]
 8010938:	4618      	mov	r0, r3
 801093a:	f000 f941 	bl	8010bc0 <USBH_Get_USB_Status>
 801093e:	4603      	mov	r3, r0
 8010940:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010942:	7bbb      	ldrb	r3, [r7, #14]
}
 8010944:	4618      	mov	r0, r3
 8010946:	3710      	adds	r7, #16
 8010948:	46bd      	mov	sp, r7
 801094a:	bd80      	pop	{r7, pc}

0801094c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 801094c:	b580      	push	{r7, lr}
 801094e:	b084      	sub	sp, #16
 8010950:	af00      	add	r7, sp, #0
 8010952:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8010954:	2301      	movs	r3, #1
 8010956:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8010958:	687b      	ldr	r3, [r7, #4]
 801095a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 801095e:	4618      	mov	r0, r3
 8010960:	f7f4 fdde 	bl	8005520 <HAL_HCD_GetCurrentSpeed>
 8010964:	4603      	mov	r3, r0
 8010966:	2b01      	cmp	r3, #1
 8010968:	d007      	beq.n	801097a <USBH_LL_GetSpeed+0x2e>
 801096a:	2b01      	cmp	r3, #1
 801096c:	d302      	bcc.n	8010974 <USBH_LL_GetSpeed+0x28>
 801096e:	2b02      	cmp	r3, #2
 8010970:	d006      	beq.n	8010980 <USBH_LL_GetSpeed+0x34>
 8010972:	e008      	b.n	8010986 <USBH_LL_GetSpeed+0x3a>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8010974:	2300      	movs	r3, #0
 8010976:	73fb      	strb	r3, [r7, #15]
    break;
 8010978:	e008      	b.n	801098c <USBH_LL_GetSpeed+0x40>

  case 1 :
    speed = USBH_SPEED_FULL;
 801097a:	2301      	movs	r3, #1
 801097c:	73fb      	strb	r3, [r7, #15]
    break;
 801097e:	e005      	b.n	801098c <USBH_LL_GetSpeed+0x40>

  case 2 :
    speed = USBH_SPEED_LOW;
 8010980:	2302      	movs	r3, #2
 8010982:	73fb      	strb	r3, [r7, #15]
    break;
 8010984:	e002      	b.n	801098c <USBH_LL_GetSpeed+0x40>

  default:
   speed = USBH_SPEED_FULL;
 8010986:	2301      	movs	r3, #1
 8010988:	73fb      	strb	r3, [r7, #15]
    break;
 801098a:	bf00      	nop
  }
  return  speed;
 801098c:	7bfb      	ldrb	r3, [r7, #15]
}
 801098e:	4618      	mov	r0, r3
 8010990:	3710      	adds	r7, #16
 8010992:	46bd      	mov	sp, r7
 8010994:	bd80      	pop	{r7, pc}

08010996 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8010996:	b580      	push	{r7, lr}
 8010998:	b084      	sub	sp, #16
 801099a:	af00      	add	r7, sp, #0
 801099c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801099e:	2300      	movs	r3, #0
 80109a0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80109a2:	2300      	movs	r3, #0
 80109a4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 80109a6:	687b      	ldr	r3, [r7, #4]
 80109a8:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80109ac:	4618      	mov	r0, r3
 80109ae:	f7f4 fd71 	bl	8005494 <HAL_HCD_ResetPort>
 80109b2:	4603      	mov	r3, r0
 80109b4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80109b6:	7bfb      	ldrb	r3, [r7, #15]
 80109b8:	4618      	mov	r0, r3
 80109ba:	f000 f901 	bl	8010bc0 <USBH_Get_USB_Status>
 80109be:	4603      	mov	r3, r0
 80109c0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80109c2:	7bbb      	ldrb	r3, [r7, #14]
}
 80109c4:	4618      	mov	r0, r3
 80109c6:	3710      	adds	r7, #16
 80109c8:	46bd      	mov	sp, r7
 80109ca:	bd80      	pop	{r7, pc}

080109cc <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80109cc:	b580      	push	{r7, lr}
 80109ce:	b082      	sub	sp, #8
 80109d0:	af00      	add	r7, sp, #0
 80109d2:	6078      	str	r0, [r7, #4]
 80109d4:	460b      	mov	r3, r1
 80109d6:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 80109d8:	687b      	ldr	r3, [r7, #4]
 80109da:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80109de:	78fa      	ldrb	r2, [r7, #3]
 80109e0:	4611      	mov	r1, r2
 80109e2:	4618      	mov	r0, r3
 80109e4:	f7f4 fd79 	bl	80054da <HAL_HCD_HC_GetXferCount>
 80109e8:	4603      	mov	r3, r0
}
 80109ea:	4618      	mov	r0, r3
 80109ec:	3708      	adds	r7, #8
 80109ee:	46bd      	mov	sp, r7
 80109f0:	bd80      	pop	{r7, pc}

080109f2 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80109f2:	b590      	push	{r4, r7, lr}
 80109f4:	b089      	sub	sp, #36	; 0x24
 80109f6:	af04      	add	r7, sp, #16
 80109f8:	6078      	str	r0, [r7, #4]
 80109fa:	4608      	mov	r0, r1
 80109fc:	4611      	mov	r1, r2
 80109fe:	461a      	mov	r2, r3
 8010a00:	4603      	mov	r3, r0
 8010a02:	70fb      	strb	r3, [r7, #3]
 8010a04:	460b      	mov	r3, r1
 8010a06:	70bb      	strb	r3, [r7, #2]
 8010a08:	4613      	mov	r3, r2
 8010a0a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010a0c:	2300      	movs	r3, #0
 8010a0e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8010a10:	2300      	movs	r3, #0
 8010a12:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8010a14:	687b      	ldr	r3, [r7, #4]
 8010a16:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8010a1a:	787c      	ldrb	r4, [r7, #1]
 8010a1c:	78ba      	ldrb	r2, [r7, #2]
 8010a1e:	78f9      	ldrb	r1, [r7, #3]
 8010a20:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8010a22:	9302      	str	r3, [sp, #8]
 8010a24:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8010a28:	9301      	str	r3, [sp, #4]
 8010a2a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8010a2e:	9300      	str	r3, [sp, #0]
 8010a30:	4623      	mov	r3, r4
 8010a32:	f7f4 f9be 	bl	8004db2 <HAL_HCD_HC_Init>
 8010a36:	4603      	mov	r3, r0
 8010a38:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8010a3a:	7bfb      	ldrb	r3, [r7, #15]
 8010a3c:	4618      	mov	r0, r3
 8010a3e:	f000 f8bf 	bl	8010bc0 <USBH_Get_USB_Status>
 8010a42:	4603      	mov	r3, r0
 8010a44:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010a46:	7bbb      	ldrb	r3, [r7, #14]
}
 8010a48:	4618      	mov	r0, r3
 8010a4a:	3714      	adds	r7, #20
 8010a4c:	46bd      	mov	sp, r7
 8010a4e:	bd90      	pop	{r4, r7, pc}

08010a50 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8010a50:	b580      	push	{r7, lr}
 8010a52:	b084      	sub	sp, #16
 8010a54:	af00      	add	r7, sp, #0
 8010a56:	6078      	str	r0, [r7, #4]
 8010a58:	460b      	mov	r3, r1
 8010a5a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010a5c:	2300      	movs	r3, #0
 8010a5e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8010a60:	2300      	movs	r3, #0
 8010a62:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8010a64:	687b      	ldr	r3, [r7, #4]
 8010a66:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8010a6a:	78fa      	ldrb	r2, [r7, #3]
 8010a6c:	4611      	mov	r1, r2
 8010a6e:	4618      	mov	r0, r3
 8010a70:	f7f4 fa37 	bl	8004ee2 <HAL_HCD_HC_Halt>
 8010a74:	4603      	mov	r3, r0
 8010a76:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8010a78:	7bfb      	ldrb	r3, [r7, #15]
 8010a7a:	4618      	mov	r0, r3
 8010a7c:	f000 f8a0 	bl	8010bc0 <USBH_Get_USB_Status>
 8010a80:	4603      	mov	r3, r0
 8010a82:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010a84:	7bbb      	ldrb	r3, [r7, #14]
}
 8010a86:	4618      	mov	r0, r3
 8010a88:	3710      	adds	r7, #16
 8010a8a:	46bd      	mov	sp, r7
 8010a8c:	bd80      	pop	{r7, pc}

08010a8e <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8010a8e:	b590      	push	{r4, r7, lr}
 8010a90:	b089      	sub	sp, #36	; 0x24
 8010a92:	af04      	add	r7, sp, #16
 8010a94:	6078      	str	r0, [r7, #4]
 8010a96:	4608      	mov	r0, r1
 8010a98:	4611      	mov	r1, r2
 8010a9a:	461a      	mov	r2, r3
 8010a9c:	4603      	mov	r3, r0
 8010a9e:	70fb      	strb	r3, [r7, #3]
 8010aa0:	460b      	mov	r3, r1
 8010aa2:	70bb      	strb	r3, [r7, #2]
 8010aa4:	4613      	mov	r3, r2
 8010aa6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010aa8:	2300      	movs	r3, #0
 8010aaa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8010aac:	2300      	movs	r3, #0
 8010aae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8010ab0:	687b      	ldr	r3, [r7, #4]
 8010ab2:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8010ab6:	787c      	ldrb	r4, [r7, #1]
 8010ab8:	78ba      	ldrb	r2, [r7, #2]
 8010aba:	78f9      	ldrb	r1, [r7, #3]
 8010abc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8010ac0:	9303      	str	r3, [sp, #12]
 8010ac2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8010ac4:	9302      	str	r3, [sp, #8]
 8010ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010ac8:	9301      	str	r3, [sp, #4]
 8010aca:	f897 3020 	ldrb.w	r3, [r7, #32]
 8010ace:	9300      	str	r3, [sp, #0]
 8010ad0:	4623      	mov	r3, r4
 8010ad2:	f7f4 fa29 	bl	8004f28 <HAL_HCD_HC_SubmitRequest>
 8010ad6:	4603      	mov	r3, r0
 8010ad8:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8010ada:	7bfb      	ldrb	r3, [r7, #15]
 8010adc:	4618      	mov	r0, r3
 8010ade:	f000 f86f 	bl	8010bc0 <USBH_Get_USB_Status>
 8010ae2:	4603      	mov	r3, r0
 8010ae4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010ae6:	7bbb      	ldrb	r3, [r7, #14]
}
 8010ae8:	4618      	mov	r0, r3
 8010aea:	3714      	adds	r7, #20
 8010aec:	46bd      	mov	sp, r7
 8010aee:	bd90      	pop	{r4, r7, pc}

08010af0 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8010af0:	b580      	push	{r7, lr}
 8010af2:	b082      	sub	sp, #8
 8010af4:	af00      	add	r7, sp, #0
 8010af6:	6078      	str	r0, [r7, #4]
 8010af8:	460b      	mov	r3, r1
 8010afa:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8010afc:	687b      	ldr	r3, [r7, #4]
 8010afe:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8010b02:	78fa      	ldrb	r2, [r7, #3]
 8010b04:	4611      	mov	r1, r2
 8010b06:	4618      	mov	r0, r3
 8010b08:	f7f4 fcd2 	bl	80054b0 <HAL_HCD_HC_GetURBState>
 8010b0c:	4603      	mov	r3, r0
}
 8010b0e:	4618      	mov	r0, r3
 8010b10:	3708      	adds	r7, #8
 8010b12:	46bd      	mov	sp, r7
 8010b14:	bd80      	pop	{r7, pc}

08010b16 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8010b16:	b580      	push	{r7, lr}
 8010b18:	b082      	sub	sp, #8
 8010b1a:	af00      	add	r7, sp, #0
 8010b1c:	6078      	str	r0, [r7, #4]
 8010b1e:	460b      	mov	r3, r1
 8010b20:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8010b22:	687b      	ldr	r3, [r7, #4]
 8010b24:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8010b28:	2b01      	cmp	r3, #1
 8010b2a:	d103      	bne.n	8010b34 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8010b2c:	78fb      	ldrb	r3, [r7, #3]
 8010b2e:	4618      	mov	r0, r3
 8010b30:	f000 f872 	bl	8010c18 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8010b34:	20c8      	movs	r0, #200	; 0xc8
 8010b36:	f7f3 f881 	bl	8003c3c <HAL_Delay>
  return USBH_OK;
 8010b3a:	2300      	movs	r3, #0
}
 8010b3c:	4618      	mov	r0, r3
 8010b3e:	3708      	adds	r7, #8
 8010b40:	46bd      	mov	sp, r7
 8010b42:	bd80      	pop	{r7, pc}

08010b44 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8010b44:	b480      	push	{r7}
 8010b46:	b085      	sub	sp, #20
 8010b48:	af00      	add	r7, sp, #0
 8010b4a:	6078      	str	r0, [r7, #4]
 8010b4c:	460b      	mov	r3, r1
 8010b4e:	70fb      	strb	r3, [r7, #3]
 8010b50:	4613      	mov	r3, r2
 8010b52:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8010b54:	687b      	ldr	r3, [r7, #4]
 8010b56:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8010b5a:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8010b5c:	78fa      	ldrb	r2, [r7, #3]
 8010b5e:	68f9      	ldr	r1, [r7, #12]
 8010b60:	4613      	mov	r3, r2
 8010b62:	009b      	lsls	r3, r3, #2
 8010b64:	4413      	add	r3, r2
 8010b66:	00db      	lsls	r3, r3, #3
 8010b68:	440b      	add	r3, r1
 8010b6a:	333b      	adds	r3, #59	; 0x3b
 8010b6c:	781b      	ldrb	r3, [r3, #0]
 8010b6e:	2b00      	cmp	r3, #0
 8010b70:	d00a      	beq.n	8010b88 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8010b72:	78fa      	ldrb	r2, [r7, #3]
 8010b74:	68f9      	ldr	r1, [r7, #12]
 8010b76:	4613      	mov	r3, r2
 8010b78:	009b      	lsls	r3, r3, #2
 8010b7a:	4413      	add	r3, r2
 8010b7c:	00db      	lsls	r3, r3, #3
 8010b7e:	440b      	add	r3, r1
 8010b80:	3350      	adds	r3, #80	; 0x50
 8010b82:	78ba      	ldrb	r2, [r7, #2]
 8010b84:	701a      	strb	r2, [r3, #0]
 8010b86:	e009      	b.n	8010b9c <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8010b88:	78fa      	ldrb	r2, [r7, #3]
 8010b8a:	68f9      	ldr	r1, [r7, #12]
 8010b8c:	4613      	mov	r3, r2
 8010b8e:	009b      	lsls	r3, r3, #2
 8010b90:	4413      	add	r3, r2
 8010b92:	00db      	lsls	r3, r3, #3
 8010b94:	440b      	add	r3, r1
 8010b96:	3351      	adds	r3, #81	; 0x51
 8010b98:	78ba      	ldrb	r2, [r7, #2]
 8010b9a:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8010b9c:	2300      	movs	r3, #0
}
 8010b9e:	4618      	mov	r0, r3
 8010ba0:	3714      	adds	r7, #20
 8010ba2:	46bd      	mov	sp, r7
 8010ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ba8:	4770      	bx	lr

08010baa <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8010baa:	b580      	push	{r7, lr}
 8010bac:	b082      	sub	sp, #8
 8010bae:	af00      	add	r7, sp, #0
 8010bb0:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8010bb2:	6878      	ldr	r0, [r7, #4]
 8010bb4:	f7f3 f842 	bl	8003c3c <HAL_Delay>
}
 8010bb8:	bf00      	nop
 8010bba:	3708      	adds	r7, #8
 8010bbc:	46bd      	mov	sp, r7
 8010bbe:	bd80      	pop	{r7, pc}

08010bc0 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8010bc0:	b480      	push	{r7}
 8010bc2:	b085      	sub	sp, #20
 8010bc4:	af00      	add	r7, sp, #0
 8010bc6:	4603      	mov	r3, r0
 8010bc8:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8010bca:	2300      	movs	r3, #0
 8010bcc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8010bce:	79fb      	ldrb	r3, [r7, #7]
 8010bd0:	2b03      	cmp	r3, #3
 8010bd2:	d817      	bhi.n	8010c04 <USBH_Get_USB_Status+0x44>
 8010bd4:	a201      	add	r2, pc, #4	; (adr r2, 8010bdc <USBH_Get_USB_Status+0x1c>)
 8010bd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010bda:	bf00      	nop
 8010bdc:	08010bed 	.word	0x08010bed
 8010be0:	08010bf3 	.word	0x08010bf3
 8010be4:	08010bf9 	.word	0x08010bf9
 8010be8:	08010bff 	.word	0x08010bff
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8010bec:	2300      	movs	r3, #0
 8010bee:	73fb      	strb	r3, [r7, #15]
    break;
 8010bf0:	e00b      	b.n	8010c0a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8010bf2:	2302      	movs	r3, #2
 8010bf4:	73fb      	strb	r3, [r7, #15]
    break;
 8010bf6:	e008      	b.n	8010c0a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8010bf8:	2301      	movs	r3, #1
 8010bfa:	73fb      	strb	r3, [r7, #15]
    break;
 8010bfc:	e005      	b.n	8010c0a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8010bfe:	2302      	movs	r3, #2
 8010c00:	73fb      	strb	r3, [r7, #15]
    break;
 8010c02:	e002      	b.n	8010c0a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8010c04:	2302      	movs	r3, #2
 8010c06:	73fb      	strb	r3, [r7, #15]
    break;
 8010c08:	bf00      	nop
  }
  return usb_status;
 8010c0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8010c0c:	4618      	mov	r0, r3
 8010c0e:	3714      	adds	r7, #20
 8010c10:	46bd      	mov	sp, r7
 8010c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c16:	4770      	bx	lr

08010c18 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8010c18:	b580      	push	{r7, lr}
 8010c1a:	b084      	sub	sp, #16
 8010c1c:	af00      	add	r7, sp, #0
 8010c1e:	4603      	mov	r3, r0
 8010c20:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8010c22:	79fb      	ldrb	r3, [r7, #7]
 8010c24:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8010c26:	79fb      	ldrb	r3, [r7, #7]
 8010c28:	2b00      	cmp	r3, #0
 8010c2a:	d102      	bne.n	8010c32 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 8010c2c:	2301      	movs	r3, #1
 8010c2e:	73fb      	strb	r3, [r7, #15]
 8010c30:	e001      	b.n	8010c36 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 8010c32:	2300      	movs	r3, #0
 8010c34:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOG,GPIO_PIN_8,(GPIO_PinState)data);
 8010c36:	7bfb      	ldrb	r3, [r7, #15]
 8010c38:	461a      	mov	r2, r3
 8010c3a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8010c3e:	4803      	ldr	r0, [pc, #12]	; (8010c4c <MX_DriverVbusFS+0x34>)
 8010c40:	f7f4 f818 	bl	8004c74 <HAL_GPIO_WritePin>
}
 8010c44:	bf00      	nop
 8010c46:	3710      	adds	r7, #16
 8010c48:	46bd      	mov	sp, r7
 8010c4a:	bd80      	pop	{r7, pc}
 8010c4c:	40021800 	.word	0x40021800

08010c50 <__errno>:
 8010c50:	4b01      	ldr	r3, [pc, #4]	; (8010c58 <__errno+0x8>)
 8010c52:	6818      	ldr	r0, [r3, #0]
 8010c54:	4770      	bx	lr
 8010c56:	bf00      	nop
 8010c58:	200000b4 	.word	0x200000b4

08010c5c <__libc_init_array>:
 8010c5c:	b570      	push	{r4, r5, r6, lr}
 8010c5e:	4e0d      	ldr	r6, [pc, #52]	; (8010c94 <__libc_init_array+0x38>)
 8010c60:	4c0d      	ldr	r4, [pc, #52]	; (8010c98 <__libc_init_array+0x3c>)
 8010c62:	1ba4      	subs	r4, r4, r6
 8010c64:	10a4      	asrs	r4, r4, #2
 8010c66:	2500      	movs	r5, #0
 8010c68:	42a5      	cmp	r5, r4
 8010c6a:	d109      	bne.n	8010c80 <__libc_init_array+0x24>
 8010c6c:	4e0b      	ldr	r6, [pc, #44]	; (8010c9c <__libc_init_array+0x40>)
 8010c6e:	4c0c      	ldr	r4, [pc, #48]	; (8010ca0 <__libc_init_array+0x44>)
 8010c70:	f000 f92a 	bl	8010ec8 <_init>
 8010c74:	1ba4      	subs	r4, r4, r6
 8010c76:	10a4      	asrs	r4, r4, #2
 8010c78:	2500      	movs	r5, #0
 8010c7a:	42a5      	cmp	r5, r4
 8010c7c:	d105      	bne.n	8010c8a <__libc_init_array+0x2e>
 8010c7e:	bd70      	pop	{r4, r5, r6, pc}
 8010c80:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8010c84:	4798      	blx	r3
 8010c86:	3501      	adds	r5, #1
 8010c88:	e7ee      	b.n	8010c68 <__libc_init_array+0xc>
 8010c8a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8010c8e:	4798      	blx	r3
 8010c90:	3501      	adds	r5, #1
 8010c92:	e7f2      	b.n	8010c7a <__libc_init_array+0x1e>
 8010c94:	08014b14 	.word	0x08014b14
 8010c98:	08014b14 	.word	0x08014b14
 8010c9c:	08014b14 	.word	0x08014b14
 8010ca0:	08014b18 	.word	0x08014b18

08010ca4 <malloc>:
 8010ca4:	4b02      	ldr	r3, [pc, #8]	; (8010cb0 <malloc+0xc>)
 8010ca6:	4601      	mov	r1, r0
 8010ca8:	6818      	ldr	r0, [r3, #0]
 8010caa:	f000 b86d 	b.w	8010d88 <_malloc_r>
 8010cae:	bf00      	nop
 8010cb0:	200000b4 	.word	0x200000b4

08010cb4 <free>:
 8010cb4:	4b02      	ldr	r3, [pc, #8]	; (8010cc0 <free+0xc>)
 8010cb6:	4601      	mov	r1, r0
 8010cb8:	6818      	ldr	r0, [r3, #0]
 8010cba:	f000 b817 	b.w	8010cec <_free_r>
 8010cbe:	bf00      	nop
 8010cc0:	200000b4 	.word	0x200000b4

08010cc4 <memcpy>:
 8010cc4:	b510      	push	{r4, lr}
 8010cc6:	1e43      	subs	r3, r0, #1
 8010cc8:	440a      	add	r2, r1
 8010cca:	4291      	cmp	r1, r2
 8010ccc:	d100      	bne.n	8010cd0 <memcpy+0xc>
 8010cce:	bd10      	pop	{r4, pc}
 8010cd0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010cd4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010cd8:	e7f7      	b.n	8010cca <memcpy+0x6>

08010cda <memset>:
 8010cda:	4402      	add	r2, r0
 8010cdc:	4603      	mov	r3, r0
 8010cde:	4293      	cmp	r3, r2
 8010ce0:	d100      	bne.n	8010ce4 <memset+0xa>
 8010ce2:	4770      	bx	lr
 8010ce4:	f803 1b01 	strb.w	r1, [r3], #1
 8010ce8:	e7f9      	b.n	8010cde <memset+0x4>
	...

08010cec <_free_r>:
 8010cec:	b538      	push	{r3, r4, r5, lr}
 8010cee:	4605      	mov	r5, r0
 8010cf0:	2900      	cmp	r1, #0
 8010cf2:	d045      	beq.n	8010d80 <_free_r+0x94>
 8010cf4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010cf8:	1f0c      	subs	r4, r1, #4
 8010cfa:	2b00      	cmp	r3, #0
 8010cfc:	bfb8      	it	lt
 8010cfe:	18e4      	addlt	r4, r4, r3
 8010d00:	f000 f8e0 	bl	8010ec4 <__malloc_lock>
 8010d04:	4a1f      	ldr	r2, [pc, #124]	; (8010d84 <_free_r+0x98>)
 8010d06:	6813      	ldr	r3, [r2, #0]
 8010d08:	4610      	mov	r0, r2
 8010d0a:	b933      	cbnz	r3, 8010d1a <_free_r+0x2e>
 8010d0c:	6063      	str	r3, [r4, #4]
 8010d0e:	6014      	str	r4, [r2, #0]
 8010d10:	4628      	mov	r0, r5
 8010d12:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010d16:	f000 b8d6 	b.w	8010ec6 <__malloc_unlock>
 8010d1a:	42a3      	cmp	r3, r4
 8010d1c:	d90c      	bls.n	8010d38 <_free_r+0x4c>
 8010d1e:	6821      	ldr	r1, [r4, #0]
 8010d20:	1862      	adds	r2, r4, r1
 8010d22:	4293      	cmp	r3, r2
 8010d24:	bf04      	itt	eq
 8010d26:	681a      	ldreq	r2, [r3, #0]
 8010d28:	685b      	ldreq	r3, [r3, #4]
 8010d2a:	6063      	str	r3, [r4, #4]
 8010d2c:	bf04      	itt	eq
 8010d2e:	1852      	addeq	r2, r2, r1
 8010d30:	6022      	streq	r2, [r4, #0]
 8010d32:	6004      	str	r4, [r0, #0]
 8010d34:	e7ec      	b.n	8010d10 <_free_r+0x24>
 8010d36:	4613      	mov	r3, r2
 8010d38:	685a      	ldr	r2, [r3, #4]
 8010d3a:	b10a      	cbz	r2, 8010d40 <_free_r+0x54>
 8010d3c:	42a2      	cmp	r2, r4
 8010d3e:	d9fa      	bls.n	8010d36 <_free_r+0x4a>
 8010d40:	6819      	ldr	r1, [r3, #0]
 8010d42:	1858      	adds	r0, r3, r1
 8010d44:	42a0      	cmp	r0, r4
 8010d46:	d10b      	bne.n	8010d60 <_free_r+0x74>
 8010d48:	6820      	ldr	r0, [r4, #0]
 8010d4a:	4401      	add	r1, r0
 8010d4c:	1858      	adds	r0, r3, r1
 8010d4e:	4282      	cmp	r2, r0
 8010d50:	6019      	str	r1, [r3, #0]
 8010d52:	d1dd      	bne.n	8010d10 <_free_r+0x24>
 8010d54:	6810      	ldr	r0, [r2, #0]
 8010d56:	6852      	ldr	r2, [r2, #4]
 8010d58:	605a      	str	r2, [r3, #4]
 8010d5a:	4401      	add	r1, r0
 8010d5c:	6019      	str	r1, [r3, #0]
 8010d5e:	e7d7      	b.n	8010d10 <_free_r+0x24>
 8010d60:	d902      	bls.n	8010d68 <_free_r+0x7c>
 8010d62:	230c      	movs	r3, #12
 8010d64:	602b      	str	r3, [r5, #0]
 8010d66:	e7d3      	b.n	8010d10 <_free_r+0x24>
 8010d68:	6820      	ldr	r0, [r4, #0]
 8010d6a:	1821      	adds	r1, r4, r0
 8010d6c:	428a      	cmp	r2, r1
 8010d6e:	bf04      	itt	eq
 8010d70:	6811      	ldreq	r1, [r2, #0]
 8010d72:	6852      	ldreq	r2, [r2, #4]
 8010d74:	6062      	str	r2, [r4, #4]
 8010d76:	bf04      	itt	eq
 8010d78:	1809      	addeq	r1, r1, r0
 8010d7a:	6021      	streq	r1, [r4, #0]
 8010d7c:	605c      	str	r4, [r3, #4]
 8010d7e:	e7c7      	b.n	8010d10 <_free_r+0x24>
 8010d80:	bd38      	pop	{r3, r4, r5, pc}
 8010d82:	bf00      	nop
 8010d84:	20004acc 	.word	0x20004acc

08010d88 <_malloc_r>:
 8010d88:	b570      	push	{r4, r5, r6, lr}
 8010d8a:	1ccd      	adds	r5, r1, #3
 8010d8c:	f025 0503 	bic.w	r5, r5, #3
 8010d90:	3508      	adds	r5, #8
 8010d92:	2d0c      	cmp	r5, #12
 8010d94:	bf38      	it	cc
 8010d96:	250c      	movcc	r5, #12
 8010d98:	2d00      	cmp	r5, #0
 8010d9a:	4606      	mov	r6, r0
 8010d9c:	db01      	blt.n	8010da2 <_malloc_r+0x1a>
 8010d9e:	42a9      	cmp	r1, r5
 8010da0:	d903      	bls.n	8010daa <_malloc_r+0x22>
 8010da2:	230c      	movs	r3, #12
 8010da4:	6033      	str	r3, [r6, #0]
 8010da6:	2000      	movs	r0, #0
 8010da8:	bd70      	pop	{r4, r5, r6, pc}
 8010daa:	f000 f88b 	bl	8010ec4 <__malloc_lock>
 8010dae:	4a21      	ldr	r2, [pc, #132]	; (8010e34 <_malloc_r+0xac>)
 8010db0:	6814      	ldr	r4, [r2, #0]
 8010db2:	4621      	mov	r1, r4
 8010db4:	b991      	cbnz	r1, 8010ddc <_malloc_r+0x54>
 8010db6:	4c20      	ldr	r4, [pc, #128]	; (8010e38 <_malloc_r+0xb0>)
 8010db8:	6823      	ldr	r3, [r4, #0]
 8010dba:	b91b      	cbnz	r3, 8010dc4 <_malloc_r+0x3c>
 8010dbc:	4630      	mov	r0, r6
 8010dbe:	f000 f871 	bl	8010ea4 <_sbrk_r>
 8010dc2:	6020      	str	r0, [r4, #0]
 8010dc4:	4629      	mov	r1, r5
 8010dc6:	4630      	mov	r0, r6
 8010dc8:	f000 f86c 	bl	8010ea4 <_sbrk_r>
 8010dcc:	1c43      	adds	r3, r0, #1
 8010dce:	d124      	bne.n	8010e1a <_malloc_r+0x92>
 8010dd0:	230c      	movs	r3, #12
 8010dd2:	6033      	str	r3, [r6, #0]
 8010dd4:	4630      	mov	r0, r6
 8010dd6:	f000 f876 	bl	8010ec6 <__malloc_unlock>
 8010dda:	e7e4      	b.n	8010da6 <_malloc_r+0x1e>
 8010ddc:	680b      	ldr	r3, [r1, #0]
 8010dde:	1b5b      	subs	r3, r3, r5
 8010de0:	d418      	bmi.n	8010e14 <_malloc_r+0x8c>
 8010de2:	2b0b      	cmp	r3, #11
 8010de4:	d90f      	bls.n	8010e06 <_malloc_r+0x7e>
 8010de6:	600b      	str	r3, [r1, #0]
 8010de8:	50cd      	str	r5, [r1, r3]
 8010dea:	18cc      	adds	r4, r1, r3
 8010dec:	4630      	mov	r0, r6
 8010dee:	f000 f86a 	bl	8010ec6 <__malloc_unlock>
 8010df2:	f104 000b 	add.w	r0, r4, #11
 8010df6:	1d23      	adds	r3, r4, #4
 8010df8:	f020 0007 	bic.w	r0, r0, #7
 8010dfc:	1ac3      	subs	r3, r0, r3
 8010dfe:	d0d3      	beq.n	8010da8 <_malloc_r+0x20>
 8010e00:	425a      	negs	r2, r3
 8010e02:	50e2      	str	r2, [r4, r3]
 8010e04:	e7d0      	b.n	8010da8 <_malloc_r+0x20>
 8010e06:	428c      	cmp	r4, r1
 8010e08:	684b      	ldr	r3, [r1, #4]
 8010e0a:	bf16      	itet	ne
 8010e0c:	6063      	strne	r3, [r4, #4]
 8010e0e:	6013      	streq	r3, [r2, #0]
 8010e10:	460c      	movne	r4, r1
 8010e12:	e7eb      	b.n	8010dec <_malloc_r+0x64>
 8010e14:	460c      	mov	r4, r1
 8010e16:	6849      	ldr	r1, [r1, #4]
 8010e18:	e7cc      	b.n	8010db4 <_malloc_r+0x2c>
 8010e1a:	1cc4      	adds	r4, r0, #3
 8010e1c:	f024 0403 	bic.w	r4, r4, #3
 8010e20:	42a0      	cmp	r0, r4
 8010e22:	d005      	beq.n	8010e30 <_malloc_r+0xa8>
 8010e24:	1a21      	subs	r1, r4, r0
 8010e26:	4630      	mov	r0, r6
 8010e28:	f000 f83c 	bl	8010ea4 <_sbrk_r>
 8010e2c:	3001      	adds	r0, #1
 8010e2e:	d0cf      	beq.n	8010dd0 <_malloc_r+0x48>
 8010e30:	6025      	str	r5, [r4, #0]
 8010e32:	e7db      	b.n	8010dec <_malloc_r+0x64>
 8010e34:	20004acc 	.word	0x20004acc
 8010e38:	20004ad0 	.word	0x20004ad0

08010e3c <rand>:
 8010e3c:	b538      	push	{r3, r4, r5, lr}
 8010e3e:	4b13      	ldr	r3, [pc, #76]	; (8010e8c <rand+0x50>)
 8010e40:	681c      	ldr	r4, [r3, #0]
 8010e42:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8010e44:	b97b      	cbnz	r3, 8010e66 <rand+0x2a>
 8010e46:	2018      	movs	r0, #24
 8010e48:	f7ff ff2c 	bl	8010ca4 <malloc>
 8010e4c:	4a10      	ldr	r2, [pc, #64]	; (8010e90 <rand+0x54>)
 8010e4e:	4b11      	ldr	r3, [pc, #68]	; (8010e94 <rand+0x58>)
 8010e50:	63a0      	str	r0, [r4, #56]	; 0x38
 8010e52:	e9c0 2300 	strd	r2, r3, [r0]
 8010e56:	4b10      	ldr	r3, [pc, #64]	; (8010e98 <rand+0x5c>)
 8010e58:	6083      	str	r3, [r0, #8]
 8010e5a:	230b      	movs	r3, #11
 8010e5c:	8183      	strh	r3, [r0, #12]
 8010e5e:	2201      	movs	r2, #1
 8010e60:	2300      	movs	r3, #0
 8010e62:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8010e66:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8010e68:	480c      	ldr	r0, [pc, #48]	; (8010e9c <rand+0x60>)
 8010e6a:	690a      	ldr	r2, [r1, #16]
 8010e6c:	694b      	ldr	r3, [r1, #20]
 8010e6e:	4c0c      	ldr	r4, [pc, #48]	; (8010ea0 <rand+0x64>)
 8010e70:	4350      	muls	r0, r2
 8010e72:	fb04 0003 	mla	r0, r4, r3, r0
 8010e76:	fba2 2304 	umull	r2, r3, r2, r4
 8010e7a:	4403      	add	r3, r0
 8010e7c:	1c54      	adds	r4, r2, #1
 8010e7e:	f143 0500 	adc.w	r5, r3, #0
 8010e82:	e9c1 4504 	strd	r4, r5, [r1, #16]
 8010e86:	f025 4000 	bic.w	r0, r5, #2147483648	; 0x80000000
 8010e8a:	bd38      	pop	{r3, r4, r5, pc}
 8010e8c:	200000b4 	.word	0x200000b4
 8010e90:	abcd330e 	.word	0xabcd330e
 8010e94:	e66d1234 	.word	0xe66d1234
 8010e98:	0005deec 	.word	0x0005deec
 8010e9c:	5851f42d 	.word	0x5851f42d
 8010ea0:	4c957f2d 	.word	0x4c957f2d

08010ea4 <_sbrk_r>:
 8010ea4:	b538      	push	{r3, r4, r5, lr}
 8010ea6:	4c06      	ldr	r4, [pc, #24]	; (8010ec0 <_sbrk_r+0x1c>)
 8010ea8:	2300      	movs	r3, #0
 8010eaa:	4605      	mov	r5, r0
 8010eac:	4608      	mov	r0, r1
 8010eae:	6023      	str	r3, [r4, #0]
 8010eb0:	f7f1 fbec 	bl	800268c <_sbrk>
 8010eb4:	1c43      	adds	r3, r0, #1
 8010eb6:	d102      	bne.n	8010ebe <_sbrk_r+0x1a>
 8010eb8:	6823      	ldr	r3, [r4, #0]
 8010eba:	b103      	cbz	r3, 8010ebe <_sbrk_r+0x1a>
 8010ebc:	602b      	str	r3, [r5, #0]
 8010ebe:	bd38      	pop	{r3, r4, r5, pc}
 8010ec0:	200056bc 	.word	0x200056bc

08010ec4 <__malloc_lock>:
 8010ec4:	4770      	bx	lr

08010ec6 <__malloc_unlock>:
 8010ec6:	4770      	bx	lr

08010ec8 <_init>:
 8010ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010eca:	bf00      	nop
 8010ecc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010ece:	bc08      	pop	{r3}
 8010ed0:	469e      	mov	lr, r3
 8010ed2:	4770      	bx	lr

08010ed4 <_fini>:
 8010ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010ed6:	bf00      	nop
 8010ed8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010eda:	bc08      	pop	{r3}
 8010edc:	469e      	mov	lr, r3
 8010ede:	4770      	bx	lr
