0.6
2019.1
May 24 2019
15:06:07
D:/Users/Documents/GitHub/COD_lab/lab6/CPU/CPU.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/Users/Documents/GitHub/COD_lab/lab6/CPU/CPU.srcs/sim_1/new/cpu_testbench.v,1653275833,verilog,,,,tb,,,,,,,,
D:/Users/Documents/GitHub/COD_lab/lab6/CPU/CPU.srcs/sources_1/ip/dual_port_ram/sim/dual_port_ram.v,1653206580,verilog,,D:/Users/Documents/GitHub/COD_lab/lab6/CPU/CPU.srcs/sources_1/ip/rom/sim/rom.v,,dual_port_ram,,,,,,,,
D:/Users/Documents/GitHub/COD_lab/lab6/CPU/CPU.srcs/sources_1/ip/rom/sim/rom.v,1653365735,verilog,,D:/Users/Documents/GitHub/COD_lab/lab6/CPU/CPU.srcs/sources_1/new/ALU.v,,rom,,,,,,,,
D:/Users/Documents/GitHub/COD_lab/lab6/CPU/CPU.srcs/sources_1/new/ALU.v,1653281773,verilog,,D:/Users/Documents/GitHub/COD_lab/lab6/CPU/CPU.srcs/sources_1/new/ALU_Ctrl.v,,alu,,,,,,,,
D:/Users/Documents/GitHub/COD_lab/lab6/CPU/CPU.srcs/sources_1/new/ALU_Ctrl.v,1653225085,verilog,,D:/Users/Documents/GitHub/COD_lab/lab6/CPU/CPU.srcs/sources_1/new/BTB.v,,alu_control,,,,,,,,
D:/Users/Documents/GitHub/COD_lab/lab6/CPU/CPU.srcs/sources_1/new/BTB.v,1653364109,verilog,,D:/Users/Documents/GitHub/COD_lab/lab6/CPU/CPU.srcs/sources_1/new/CPU.v,,btb,,,,,,,,
D:/Users/Documents/GitHub/COD_lab/lab6/CPU/CPU.srcs/sources_1/new/CPU.v,1653365122,verilog,,D:/Users/Documents/GitHub/COD_lab/lab6/CPU/CPU.srcs/sources_1/new/Ctrl.v,,cpu,,,,,,,,
D:/Users/Documents/GitHub/COD_lab/lab6/CPU/CPU.srcs/sources_1/new/Ctrl.v,1653288859,verilog,,D:/Users/Documents/GitHub/COD_lab/lab6/CPU/CPU.srcs/sources_1/new/Data_Mem.v,,control,,,,,,,,
D:/Users/Documents/GitHub/COD_lab/lab6/CPU/CPU.srcs/sources_1/new/Data_Mem.v,1653274346,verilog,,D:/Users/Documents/GitHub/COD_lab/lab6/CPU/CPU.srcs/sources_1/new/EX_MEM.v,,data_mem,,,,,,,,
D:/Users/Documents/GitHub/COD_lab/lab6/CPU/CPU.srcs/sources_1/new/EX_MEM.v,1653272812,verilog,,D:/Users/Documents/GitHub/COD_lab/lab6/CPU/CPU.srcs/sources_1/new/Forward.v,,ex_mem,,,,,,,,
D:/Users/Documents/GitHub/COD_lab/lab6/CPU/CPU.srcs/sources_1/new/Forward.v,1653228991,verilog,,D:/Users/Documents/GitHub/COD_lab/lab6/CPU/CPU.srcs/sources_1/new/Hazard.v,,forward,,,,,,,,
D:/Users/Documents/GitHub/COD_lab/lab6/CPU/CPU.srcs/sources_1/new/Hazard.v,1653270874,verilog,,D:/Users/Documents/GitHub/COD_lab/lab6/CPU/CPU.srcs/sources_1/new/ID_EX.v,,hazard,,,,,,,,
D:/Users/Documents/GitHub/COD_lab/lab6/CPU/CPU.srcs/sources_1/new/ID_EX.v,1653212587,verilog,,D:/Users/Documents/GitHub/COD_lab/lab6/CPU/CPU.srcs/sources_1/new/IF_ID.v,,id_ex,,,,,,,,
D:/Users/Documents/GitHub/COD_lab/lab6/CPU/CPU.srcs/sources_1/new/IF_ID.v,1653206857,verilog,,D:/Users/Documents/GitHub/COD_lab/lab6/CPU/CPU.srcs/sources_1/new/Imm_Gen.v,,if_id,,,,,,,,
D:/Users/Documents/GitHub/COD_lab/lab6/CPU/CPU.srcs/sources_1/new/Imm_Gen.v,1653281478,verilog,,D:/Users/Documents/GitHub/COD_lab/lab6/CPU/CPU.srcs/sources_1/new/MEM_WB.v,,imm_gen,,,,,,,,
D:/Users/Documents/GitHub/COD_lab/lab6/CPU/CPU.srcs/sources_1/new/MEM_WB.v,1653228791,verilog,,D:/Users/Documents/GitHub/COD_lab/lab6/CPU/CPU.srcs/sources_1/new/Reg_File.v,,mem_wb,,,,,,,,
D:/Users/Documents/GitHub/COD_lab/lab6/CPU/CPU.srcs/sources_1/new/Reg_File.v,1653228816,verilog,,D:/Users/Documents/GitHub/COD_lab/lab6/CPU/CPU.srcs/sim_1/new/cpu_testbench.v,,regfile,,,,,,,,
