v 20130925 2
C 0 0 0 0 0 title-B.sym
{
T 10000 700 5 10 1 1 0 0 1
description=Common Mode Choke
T 14000 100 5 10 1 1 0 0 1
author=Bert Timmerman
T 14000 400 5 10 1 1 0 0 1
revision=20230911
T 10100 400 5 10 1 1 0 0 1
file=CMC.sch
T 10100 100 5 10 1 1 0 0 1
page=1
T 11600 100 5 10 1 1 0 0 1
pages=1
}
C 3700 3300 1 0 0 gnd-1.sym
N 3800 3600 3800 5700 4
{
T 4200 4000 5 6 1 1 0 4 1
netname=0
}
N 3800 3900 11000 3900 4
L 4200 4100 4100 4000 3 0 0 0 -1 -1
L 4100 4000 4200 3900 3 0 0 0 -1 -1
L 4200 3900 4300 4000 3 0 0 0 -1 -1
L 4300 4000 4200 4100 3 0 0 0 -1 -1
N 11000 4100 11000 3900 4
C 4000 5600 1 0 0 resistor-2.sym
{
T 4400 5950 5 10 0 0 0 0 1
device=RESISTOR
T 4200 5900 5 10 1 1 0 0 1
refdes=R1
T 4200 5400 5 10 1 1 0 0 1
value=50
}
C 10700 4100 1 0 0 vac-1.sym
{
T 11400 4750 5 10 1 1 0 0 1
refdes=V1
T 11400 4950 5 10 0 0 0 0 1
device=vac
T 11400 5150 5 10 0 0 0 0 1
footprint=none
T 11400 4550 5 10 1 1 0 0 1
value=AC 1 SIN(0 0.1 100)
}
C 8800 6500 1 0 0 inductor-1.sym
{
T 9000 7000 5 10 0 0 0 0 1
device=INDUCTOR
T 9000 6300 5 10 1 1 0 0 1
refdes=L2
T 9000 7200 5 10 0 0 0 0 1
symversion=0.1
T 9000 6100 5 10 1 1 0 0 1
value=1 mH
}
C 8800 7200 1 180 1 inductor-1.sym
{
T 9000 6700 5 10 0 0 180 6 1
device=INDUCTOR
T 9000 7400 5 10 1 1 0 0 1
refdes=L1
T 9000 6500 5 10 0 0 180 6 1
symversion=0.1
T 9000 7200 5 10 1 1 0 0 1
value=1 mH
}
L 9000 6800 9500 6800 3 0 0 0 -1 -1
L 9000 6900 9500 6900 3 0 0 0 -1 -1
N 9700 7100 11000 7100 4
{
T 10100 7200 5 6 1 1 0 4 1
netname=5
}
N 11000 6400 11000 7100 4
N 11000 6600 9700 6600 4
N 5100 7100 8800 7100 4
{
T 5300 7200 5 6 1 1 0 4 1
netname=2
}
N 8800 6600 7900 6600 4
B 8700 6000 1100 1600 3 0 0 2 100 100 0 -1 -1 -1 -1 -1
N 3800 5700 4000 5700 4
C 5200 5900 1 90 0 resistor-2.sym
{
T 4850 6300 5 10 0 0 90 0 1
device=RESISTOR
T 4900 6100 5 10 1 1 90 0 1
refdes=R2
T 5400 6100 5 10 1 1 90 0 1
value=50
}
N 5100 5500 5100 5900 4
{
T 5200 5800 5 6 1 1 0 4 1
netname=1
}
N 4900 5700 5100 5700 4
C 5200 4600 1 90 0 resistor-2.sym
{
T 4850 5000 5 10 0 0 90 0 1
device=RESISTOR
T 4900 4800 5 10 1 1 90 0 1
refdes=R3
T 5400 4800 5 10 1 1 90 0 1
value=50
}
C 6300 5300 1 90 0 resistor-2.sym
{
T 5950 5700 5 10 0 0 90 0 1
device=RESISTOR
T 6000 5500 5 10 1 1 90 0 1
refdes=R4
T 6500 5500 5 10 1 1 90 0 1
value=1Meg
}
N 5100 4600 5100 4400 4
N 6200 5300 6200 4400 4
N 5100 4400 7900 4400 4
{
T 5300 4500 5 6 1 1 0 4 1
netname=3
}
N 7900 4400 7900 6600 4
N 5100 6800 5100 7100 4
N 6200 6200 6200 7100 4
C 7300 6000 1 90 0 capacitor-1.sym
{
T 6600 6200 5 10 0 0 90 0 1
device=CAPACITOR
T 6800 6300 5 10 1 1 90 0 1
refdes=C1
T 6400 6200 5 10 0 0 90 0 1
symversion=0.1
T 7500 6300 5 10 1 1 90 0 1
value=100n
}
C 7200 4600 1 90 0 resistor-2.sym
{
T 6850 5000 5 10 0 0 90 0 1
device=RESISTOR
T 6900 4800 5 10 1 1 90 0 1
refdes=R5
T 7400 4800 5 10 1 1 90 0 1
value=10m
}
N 7100 4600 7100 4400 4
N 7100 5500 7100 6000 4
{
T 7200 5700 5 6 1 1 0 4 1
netname=4
}
N 7100 6900 7100 7100 4
T 11400 5400 9 10 1 0 0 0 1
This is the Load side
T 8700 7700 9 10 1 0 0 0 1
U2
T 8700 5800 9 10 1 0 0 0 1
L_744834101_1m
V 9600 7000 10 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 9600 6700 10 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 8700 5500 9 10 1 0 0 0 1
K L1 L2 0.99
C 11100 5500 1 90 0 resistor-2.sym
{
T 10750 5900 5 10 0 0 90 0 1
device=RESISTOR
T 10800 5700 5 10 1 1 90 0 1
refdes=R6
T 11300 5700 5 10 1 1 90 0 1
value=100m
}
N 11000 5500 11000 5300 4
{
T 11100 5400 5 6 1 1 0 4 1
netname=6
}
L 5200 5900 5100 5800 3 0 0 0 -1 -1
L 5100 5800 5200 5700 3 0 0 0 -1 -1
L 5200 5700 5300 5800 3 0 0 0 -1 -1
L 5300 5800 5200 5900 3 0 0 0 -1 -1
L 5300 7300 5200 7200 3 0 0 0 -1 -1
L 5200 7200 5300 7100 3 0 0 0 -1 -1
L 5300 7100 5400 7200 3 0 0 0 -1 -1
L 5400 7200 5300 7300 3 0 0 0 -1 -1
L 5300 4600 5200 4500 3 0 0 0 -1 -1
L 5200 4500 5300 4400 3 0 0 0 -1 -1
L 5300 4400 5400 4500 3 0 0 0 -1 -1
L 5400 4500 5300 4600 3 0 0 0 -1 -1
L 7200 5800 7100 5700 3 0 0 0 -1 -1
L 7100 5700 7200 5600 3 0 0 0 -1 -1
L 7200 5600 7300 5700 3 0 0 0 -1 -1
L 7300 5700 7200 5800 3 0 0 0 -1 -1
L 10100 7300 10000 7200 3 0 0 0 -1 -1
L 10000 7200 10100 7100 3 0 0 0 -1 -1
L 10100 7100 10200 7200 3 0 0 0 -1 -1
L 10200 7200 10100 7300 3 0 0 0 -1 -1
L 7200 5800 7100 5700 3 0 0 0 -1 -1
L 7100 5700 7200 5600 3 0 0 0 -1 -1
L 7200 5600 7300 5700 3 0 0 0 -1 -1
L 7300 5700 7200 5800 3 0 0 0 -1 -1
T 7200 5700 5 6 1 1 0 4 1
netname=4
L 11100 5500 11000 5400 3 0 0 0 -1 -1
L 11000 5400 11100 5300 3 0 0 0 -1 -1
L 11100 5300 11200 5400 3 0 0 0 -1 -1
L 11200 5400 11100 5500 3 0 0 0 -1 -1
