Version 4.0 HI-TECH Software Intermediate Code
"60 ./NEMS.h
[; ;./NEMS.h: 60: typedef struct {
[s S1766 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 ]
[n S1766 . amplitude frequency phase_duration symmetry_factor ON_time OFF_time contractions ramp_up ramp_down channel1 channel2 ]
"76
[; ;./NEMS.h: 76: typedef struct {
[s S1767 `us 1 `us 1 `us 1 `us 1 `uc 1 `uc 1 `us 1 `us 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc -> 100 `i `us 1 `us 1 `uc -> 100 `i `us 1 `us 1 `uc 1 `uc 1 `uc 1 `uc 1 ]
[n S1767 . num_clocks_per_pulse clock_index pulse_index current_pulse_index silence_phase_duration minus_phase_duration ON_time OFF_time program_amplitude pulse_amplitude symmetry_divider current_amplitude ramp_up_amplitude ramp_up_pulses ramp_up_time ramp_down_amplitude ramp_down_pulses ramp_down_time ramp_index contractions_index channel1 channel2 ]
"10 NEMS.c
[; ;NEMS.c: 10: volatile NEMS_state NEMS_states;
[c E12632 0 1 .. ]
[n E12632 . NEMS_DISABLED NEMS_ENABLED  ]
"11
[; ;NEMS.c: 11: volatile NEMS_wave_state NEMS_wave_states;
[c E12637 0 1 .. ]
[n E12637 . NEMS_ON_TIME NEMS_OFF_TIME  ]
"12
[; ;NEMS.c: 12: volatile NEMS_pulse_state NEMS_pulse_states;
[c E12642 0 2 1 4 .. ]
[n E12642 . NEMS_PULSE_OFF NEMS_PLUS_UP NEMS_REST NEMS_MINUS_UP  ]
"161 ./mcc_generated_files/tmr0.h
[; ;./mcc_generated_files/tmr0.h: 161: void TMR0_StopTimer(void);
[v _TMR0_StopTimer `(v ~T0 @X0 0 ef ]
[v F12538 `(v ~T0 @X0 0 tf ]
"309
[; ;./mcc_generated_files/tmr0.h: 309:  void TMR0_SetInterruptHandler(void (* InterruptHandler)(void));
[v _TMR0_SetInterruptHandler `(v ~T0 @X0 0 ef1`*F12538 ]
"164 ./NEMS.h
[; ;./NEMS.h: 164: void NEMS_timer(void);
[v _NEMS_timer `(v ~T0 @X0 0 ef ]
"129 ./mcc_generated_files/dac1.h
[; ;./mcc_generated_files/dac1.h: 129: void DAC1_SetOutput(uint8_t inputData);
[v _DAC1_SetOutput `(v ~T0 @X0 0 ef1`uc ]
"984 /pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 984: extern volatile unsigned char LATC __attribute__((address(0x01A)));
[v _LATC `Vuc ~T0 @X0 0 e@26 ]
"922
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 922: extern volatile unsigned char LATB __attribute__((address(0x019)));
[v _LATB `Vuc ~T0 @X0 0 e@25 ]
"328 ./mcc_generated_files/eusart1.h
[; ;./mcc_generated_files/eusart1.h: 328: uint8_t EUSART1_Read(void);
[v _EUSART1_Read `(uc ~T0 @X0 0 ef ]
"76 ./comm.h
[; ;./comm.h: 76: void _puts(char *pt);
[v __puts `(v ~T0 @X0 0 ef1`*uc ]
"142 ./NEMS.h
[; ;./NEMS.h: 142: void NEMS_set_amplitude(void);
[v _NEMS_set_amplitude `(v ~T0 @X0 0 ef ]
"143
[; ;./NEMS.h: 143: void NEMS_set_frequency(void);
[v _NEMS_set_frequency `(v ~T0 @X0 0 ef ]
"144
[; ;./NEMS.h: 144: void NEMS_set_phase_duration(void);
[v _NEMS_set_phase_duration `(v ~T0 @X0 0 ef ]
"145
[; ;./NEMS.h: 145: void NEMS_set_symmetry_factor(void);
[v _NEMS_set_symmetry_factor `(v ~T0 @X0 0 ef ]
"146
[; ;./NEMS.h: 146: void NEMS_set_ON_time(void);
[v _NEMS_set_ON_time `(v ~T0 @X0 0 ef ]
"147
[; ;./NEMS.h: 147: void NEMS_set_OFF_time(void);
[v _NEMS_set_OFF_time `(v ~T0 @X0 0 ef ]
"148
[; ;./NEMS.h: 148: void NEMS_set_contractions(void);
[v _NEMS_set_contractions `(v ~T0 @X0 0 ef ]
"149
[; ;./NEMS.h: 149: void NEMS_set_ramp_up(void);
[v _NEMS_set_ramp_up `(v ~T0 @X0 0 ef ]
"150
[; ;./NEMS.h: 150: void NEMS_set_ramp_down(void);
[v _NEMS_set_ramp_down `(v ~T0 @X0 0 ef ]
"155
[; ;./NEMS.h: 155: void NEMS_get_program(void);
[v _NEMS_get_program `(v ~T0 @X0 0 ef ]
"156
[; ;./NEMS.h: 156: void NEMS_save_program(void);
[v _NEMS_save_program `(v ~T0 @X0 0 ef ]
"157
[; ;./NEMS.h: 157: void NEMS_load_program(void);
[v _NEMS_load_program `(v ~T0 @X0 0 ef ]
"161
[; ;./NEMS.h: 161: void NEMS_start_program(void);
[v _NEMS_start_program `(v ~T0 @X0 0 ef ]
"162
[; ;./NEMS.h: 162: void NEMS_stop_program(void);
[v _NEMS_stop_program `(v ~T0 @X0 0 ef ]
"151
[; ;./NEMS.h: 151: void NEMS_set_channel1(void);
[v _NEMS_set_channel1 `(v ~T0 @X0 0 ef ]
"152
[; ;./NEMS.h: 152: void NEMS_set_channel2(void);
[v _NEMS_set_channel2 `(v ~T0 @X0 0 ef ]
[v F12467 `(v ~T0 @X0 1 tf1`ul ]
"92 /pkg/microchip/xc8/v2.10/pic/include/pic.h
[v __delay `JF12467 ~T0 @X0 0 e ]
[p i __delay ]
"89 ./mcc_generated_files/eusart1.h
[; ;./mcc_generated_files/eusart1.h: 89: extern volatile uint8_t eusart1RxCount;
[v _eusart1RxCount `Vuc ~T0 @X0 0 e ]
"81 ./comm.h
[; ;./comm.h: 81: void _sprintf_u8b(char *mess, unsigned char val);
[v __sprintf_u8b `(v ~T0 @X0 0 ef2`*uc`uc ]
"114 /pkg/microchip/xc8/v2.10/pic/include/eeprom_routines.h
[; ;/pkg/microchip/xc8/v2.10/pic/include/eeprom_routines.h: 114: extern void eeprom_write(unsigned char addr, unsigned char value);
[v _eeprom_write `(v ~T0 @X0 0 ef2`uc`uc ]
"115
[; ;/pkg/microchip/xc8/v2.10/pic/include/eeprom_routines.h: 115: extern unsigned char eeprom_read(unsigned char addr);
[v _eeprom_read `(uc ~T0 @X0 0 ef1`uc ]
"159 ./NEMS.h
[; ;./NEMS.h: 159: void NEMS_calculate_ramp(void);
[v _NEMS_calculate_ramp `(v ~T0 @X0 0 ef ]
"129 ./mcc_generated_files/tmr0.h
[; ;./mcc_generated_files/tmr0.h: 129: void TMR0_StartTimer(void);
[v _TMR0_StartTimer `(v ~T0 @X0 0 ef ]
"110 /pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 110: __asm("INDF0 equ 00h");
[; <" INDF0 equ 00h ;# ">
"130
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 130: __asm("INDF1 equ 01h");
[; <" INDF1 equ 01h ;# ">
"150
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 150: __asm("PCL equ 02h");
[; <" PCL equ 02h ;# ">
"170
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 170: __asm("STATUS equ 03h");
[; <" STATUS equ 03h ;# ">
"233
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 233: __asm("FSR0L equ 04h");
[; <" FSR0L equ 04h ;# ">
"253
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 253: __asm("FSR0H equ 05h");
[; <" FSR0H equ 05h ;# ">
"277
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 277: __asm("FSR1L equ 06h");
[; <" FSR1L equ 06h ;# ">
"297
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 297: __asm("FSR1H equ 07h");
[; <" FSR1H equ 07h ;# ">
"317
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 317: __asm("BSR equ 08h");
[; <" BSR equ 08h ;# ">
"375
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 375: __asm("WREG equ 09h");
[; <" WREG equ 09h ;# ">
"395
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 395: __asm("PCLATH equ 0Ah");
[; <" PCLATH equ 0Ah ;# ">
"415
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 415: __asm("INTCON equ 0Bh");
[; <" INTCON equ 0Bh ;# ">
"448
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 448: __asm("PORTA equ 0Ch");
[; <" PORTA equ 0Ch ;# ">
"510
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 510: __asm("PORTB equ 0Dh");
[; <" PORTB equ 0Dh ;# ">
"572
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 572: __asm("PORTC equ 0Eh");
[; <" PORTC equ 0Eh ;# ">
"634
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 634: __asm("PORTE equ 010h");
[; <" PORTE equ 010h ;# ">
"655
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 655: __asm("TRISA equ 012h");
[; <" TRISA equ 012h ;# ">
"717
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 717: __asm("TRISB equ 013h");
[; <" TRISB equ 013h ;# ">
"779
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 779: __asm("TRISC equ 014h");
[; <" TRISC equ 014h ;# ">
"841
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 841: __asm("TRISE equ 016h");
[; <" TRISE equ 016h ;# ">
"862
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 862: __asm("LATA equ 018h");
[; <" LATA equ 018h ;# ">
"924
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 924: __asm("LATB equ 019h");
[; <" LATB equ 019h ;# ">
"986
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 986: __asm("LATC equ 01Ah");
[; <" LATC equ 01Ah ;# ">
"1048
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 1048: __asm("LATE equ 01Ch");
[; <" LATE equ 01Ch ;# ">
"1069
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 1069: __asm("ADLTH equ 08Ch");
[; <" ADLTH equ 08Ch ;# ">
"1076
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 1076: __asm("ADLTHL equ 08Ch");
[; <" ADLTHL equ 08Ch ;# ">
"1204
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 1204: __asm("ADLTHH equ 08Dh");
[; <" ADLTHH equ 08Dh ;# ">
"1332
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 1332: __asm("ADUTH equ 08Eh");
[; <" ADUTH equ 08Eh ;# ">
"1339
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 1339: __asm("ADUTHL equ 08Eh");
[; <" ADUTHL equ 08Eh ;# ">
"1467
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 1467: __asm("ADUTHH equ 08Fh");
[; <" ADUTHH equ 08Fh ;# ">
"1595
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 1595: __asm("ADERR equ 090h");
[; <" ADERR equ 090h ;# ">
"1602
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 1602: __asm("ADERRL equ 090h");
[; <" ADERRL equ 090h ;# ">
"1730
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 1730: __asm("ADERRH equ 091h");
[; <" ADERRH equ 091h ;# ">
"1858
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 1858: __asm("ADSTPT equ 092h");
[; <" ADSTPT equ 092h ;# ">
"1865
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 1865: __asm("ADSTPTL equ 092h");
[; <" ADSTPTL equ 092h ;# ">
"1993
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 1993: __asm("ADSTPTH equ 093h");
[; <" ADSTPTH equ 093h ;# ">
"2121
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 2121: __asm("ADFLTR equ 094h");
[; <" ADFLTR equ 094h ;# ">
"2128
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 2128: __asm("ADFLTRL equ 094h");
[; <" ADFLTRL equ 094h ;# ">
"2256
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 2256: __asm("ADFLTRH equ 095h");
[; <" ADFLTRH equ 095h ;# ">
"2386
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 2386: __asm("ADACC equ 096h");
[; <" ADACC equ 096h ;# ">
"2393
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 2393: __asm("ADACCL equ 096h");
[; <" ADACCL equ 096h ;# ">
"2521
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 2521: __asm("ADACCH equ 097h");
[; <" ADACCH equ 097h ;# ">
"2649
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 2649: __asm("ADACCU equ 098h");
[; <" ADACCU equ 098h ;# ">
"2777
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 2777: __asm("ADCNT equ 099h");
[; <" ADCNT equ 099h ;# ">
"2905
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 2905: __asm("ADRPT equ 09Ah");
[; <" ADRPT equ 09Ah ;# ">
"3033
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 3033: __asm("ADPREV equ 09Bh");
[; <" ADPREV equ 09Bh ;# ">
"3040
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 3040: __asm("ADPREVL equ 09Bh");
[; <" ADPREVL equ 09Bh ;# ">
"3168
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 3168: __asm("ADPREVH equ 09Ch");
[; <" ADPREVH equ 09Ch ;# ">
"3296
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 3296: __asm("ADRES equ 09Dh");
[; <" ADRES equ 09Dh ;# ">
"3303
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 3303: __asm("ADRESL equ 09Dh");
[; <" ADRESL equ 09Dh ;# ">
"3431
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 3431: __asm("ADRESH equ 09Eh");
[; <" ADRESH equ 09Eh ;# ">
"3551
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 3551: __asm("ADPCH equ 09Fh");
[; <" ADPCH equ 09Fh ;# ">
"3655
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 3655: __asm("ADACQ equ 010Ch");
[; <" ADACQ equ 010Ch ;# ">
"3662
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 3662: __asm("ADACQL equ 010Ch");
[; <" ADACQL equ 010Ch ;# ">
"3790
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 3790: __asm("ADACQH equ 010Dh");
[; <" ADACQH equ 010Dh ;# ">
"3882
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 3882: __asm("ADCAP equ 010Eh");
[; <" ADCAP equ 010Eh ;# ">
"3974
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 3974: __asm("ADPRE equ 010Fh");
[; <" ADPRE equ 010Fh ;# ">
"3981
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 3981: __asm("ADPREL equ 010Fh");
[; <" ADPREL equ 010Fh ;# ">
"4109
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 4109: __asm("ADPREH equ 0110h");
[; <" ADPREH equ 0110h ;# ">
"4201
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 4201: __asm("ADCON0 equ 0111h");
[; <" ADCON0 equ 0111h ;# ">
"4332
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 4332: __asm("ADCON1 equ 0112h");
[; <" ADCON1 equ 0112h ;# ">
"4443
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 4443: __asm("ADCON2 equ 0113h");
[; <" ADCON2 equ 0113h ;# ">
"4621
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 4621: __asm("ADCON3 equ 0114h");
[; <" ADCON3 equ 0114h ;# ">
"4751
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 4751: __asm("ADSTAT equ 0115h");
[; <" ADSTAT equ 0115h ;# ">
"4876
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 4876: __asm("ADREF equ 0116h");
[; <" ADREF equ 0116h ;# ">
"5016
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 5016: __asm("ADACT equ 0117h");
[; <" ADACT equ 0117h ;# ">
"5108
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 5108: __asm("ADCLK equ 0118h");
[; <" ADCLK equ 0118h ;# ">
"5212
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 5212: __asm("RC1REG equ 0119h");
[; <" RC1REG equ 0119h ;# ">
"5217
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 5217: __asm("RCREG equ 0119h");
[; <" RCREG equ 0119h ;# ">
"5221
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 5221: __asm("RCREG1 equ 0119h");
[; <" RCREG1 equ 0119h ;# ">
"5266
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 5266: __asm("TX1REG equ 011Ah");
[; <" TX1REG equ 011Ah ;# ">
"5271
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 5271: __asm("TXREG1 equ 011Ah");
[; <" TXREG1 equ 011Ah ;# ">
"5275
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 5275: __asm("TXREG equ 011Ah");
[; <" TXREG equ 011Ah ;# ">
"5320
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 5320: __asm("SP1BRG equ 011Bh");
[; <" SP1BRG equ 011Bh ;# ">
"5327
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 5327: __asm("SP1BRGL equ 011Bh");
[; <" SP1BRGL equ 011Bh ;# ">
"5332
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 5332: __asm("SPBRG equ 011Bh");
[; <" SPBRG equ 011Bh ;# ">
"5336
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 5336: __asm("SPBRG1 equ 011Bh");
[; <" SPBRG1 equ 011Bh ;# ">
"5340
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 5340: __asm("SPBRGL equ 011Bh");
[; <" SPBRGL equ 011Bh ;# ">
"5397
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 5397: __asm("SP1BRGH equ 011Ch");
[; <" SP1BRGH equ 011Ch ;# ">
"5402
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 5402: __asm("SPBRGH equ 011Ch");
[; <" SPBRGH equ 011Ch ;# ">
"5406
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 5406: __asm("SPBRGH1 equ 011Ch");
[; <" SPBRGH1 equ 011Ch ;# ">
"5451
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 5451: __asm("RC1STA equ 011Dh");
[; <" RC1STA equ 011Dh ;# ">
"5456
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 5456: __asm("RCSTA1 equ 011Dh");
[; <" RCSTA1 equ 011Dh ;# ">
"5460
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 5460: __asm("RCSTA equ 011Dh");
[; <" RCSTA equ 011Dh ;# ">
"5631
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 5631: __asm("TX1STA equ 011Eh");
[; <" TX1STA equ 011Eh ;# ">
"5636
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 5636: __asm("TXSTA1 equ 011Eh");
[; <" TXSTA1 equ 011Eh ;# ">
"5640
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 5640: __asm("TXSTA equ 011Eh");
[; <" TXSTA equ 011Eh ;# ">
"5811
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 5811: __asm("BAUD1CON equ 011Fh");
[; <" BAUD1CON equ 011Fh ;# ">
"5816
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 5816: __asm("BAUDCON1 equ 011Fh");
[; <" BAUDCON1 equ 011Fh ;# ">
"5820
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 5820: __asm("BAUDCTL1 equ 011Fh");
[; <" BAUDCTL1 equ 011Fh ;# ">
"5824
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 5824: __asm("BAUDCON equ 011Fh");
[; <" BAUDCON equ 011Fh ;# ">
"5828
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 5828: __asm("BAUDCTL equ 011Fh");
[; <" BAUDCTL equ 011Fh ;# ">
"6057
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 6057: __asm("SSP1BUF equ 018Ch");
[; <" SSP1BUF equ 018Ch ;# ">
"6077
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 6077: __asm("SSP1ADD equ 018Dh");
[; <" SSP1ADD equ 018Dh ;# ">
"6197
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 6197: __asm("SSP1MSK equ 018Eh");
[; <" SSP1MSK equ 018Eh ;# ">
"6267
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 6267: __asm("SSP1STAT equ 018Fh");
[; <" SSP1STAT equ 018Fh ;# ">
"6631
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 6631: __asm("SSP1CON1 equ 0190h");
[; <" SSP1CON1 equ 0190h ;# ">
"6751
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 6751: __asm("SSP1CON2 equ 0191h");
[; <" SSP1CON2 equ 0191h ;# ">
"6938
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 6938: __asm("SSP1CON3 equ 0192h");
[; <" SSP1CON3 equ 0192h ;# ">
"7000
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 7000: __asm("SSP2BUF equ 0196h");
[; <" SSP2BUF equ 0196h ;# ">
"7020
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 7020: __asm("SSP2ADD equ 0197h");
[; <" SSP2ADD equ 0197h ;# ">
"7140
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 7140: __asm("SSP2MSK equ 0198h");
[; <" SSP2MSK equ 0198h ;# ">
"7210
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 7210: __asm("SSP2STAT equ 0199h");
[; <" SSP2STAT equ 0199h ;# ">
"7574
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 7574: __asm("SSP2CON1 equ 019Ah");
[; <" SSP2CON1 equ 019Ah ;# ">
"7694
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 7694: __asm("SSP2CON2 equ 019Bh");
[; <" SSP2CON2 equ 019Bh ;# ">
"7881
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 7881: __asm("SSP2CON3 equ 019Ch");
[; <" SSP2CON3 equ 019Ch ;# ">
"7943
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 7943: __asm("TMR1L equ 020Ch");
[; <" TMR1L equ 020Ch ;# ">
"8013
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 8013: __asm("TMR1H equ 020Dh");
[; <" TMR1H equ 020Dh ;# ">
"8083
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 8083: __asm("T1CON equ 020Eh");
[; <" T1CON equ 020Eh ;# ">
"8088
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 8088: __asm("TMR1CON equ 020Eh");
[; <" TMR1CON equ 020Eh ;# ">
"8273
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 8273: __asm("T1GCON equ 020Fh");
[; <" T1GCON equ 020Fh ;# ">
"8278
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 8278: __asm("TMR1GCON equ 020Fh");
[; <" TMR1GCON equ 020Fh ;# ">
"8487
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 8487: __asm("T1GATE equ 0210h");
[; <" T1GATE equ 0210h ;# ">
"8492
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 8492: __asm("TMR1GATE equ 0210h");
[; <" TMR1GATE equ 0210h ;# ">
"8653
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 8653: __asm("T1CLK equ 0211h");
[; <" T1CLK equ 0211h ;# ">
"8658
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 8658: __asm("TMR1CLK equ 0211h");
[; <" TMR1CLK equ 0211h ;# ">
"8819
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 8819: __asm("TMR3L equ 0212h");
[; <" TMR3L equ 0212h ;# ">
"8889
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 8889: __asm("TMR3H equ 0213h");
[; <" TMR3H equ 0213h ;# ">
"8959
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 8959: __asm("T3CON equ 0214h");
[; <" T3CON equ 0214h ;# ">
"8964
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 8964: __asm("TMR3CON equ 0214h");
[; <" TMR3CON equ 0214h ;# ">
"9149
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 9149: __asm("T3GCON equ 0215h");
[; <" T3GCON equ 0215h ;# ">
"9154
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 9154: __asm("TMR3GCON equ 0215h");
[; <" TMR3GCON equ 0215h ;# ">
"9363
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 9363: __asm("T3GATE equ 0216h");
[; <" T3GATE equ 0216h ;# ">
"9368
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 9368: __asm("TMR3GATE equ 0216h");
[; <" TMR3GATE equ 0216h ;# ">
"9529
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 9529: __asm("T3CLK equ 0217h");
[; <" T3CLK equ 0217h ;# ">
"9534
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 9534: __asm("TMR3CLK equ 0217h");
[; <" TMR3CLK equ 0217h ;# ">
"9695
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 9695: __asm("TMR5L equ 0218h");
[; <" TMR5L equ 0218h ;# ">
"9765
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 9765: __asm("TMR5H equ 0219h");
[; <" TMR5H equ 0219h ;# ">
"9835
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 9835: __asm("T5CON equ 021Ah");
[; <" T5CON equ 021Ah ;# ">
"9840
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 9840: __asm("TMR5CON equ 021Ah");
[; <" TMR5CON equ 021Ah ;# ">
"10025
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 10025: __asm("T5GCON equ 021Bh");
[; <" T5GCON equ 021Bh ;# ">
"10030
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 10030: __asm("TMR5GCON equ 021Bh");
[; <" TMR5GCON equ 021Bh ;# ">
"10239
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 10239: __asm("T5GATE equ 021Ch");
[; <" T5GATE equ 021Ch ;# ">
"10244
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 10244: __asm("TMR5GATE equ 021Ch");
[; <" TMR5GATE equ 021Ch ;# ">
"10405
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 10405: __asm("T5CLK equ 021Dh");
[; <" T5CLK equ 021Dh ;# ">
"10410
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 10410: __asm("TMR5CLK equ 021Dh");
[; <" TMR5CLK equ 021Dh ;# ">
"10571
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 10571: __asm("CCPTMRS0 equ 021Eh");
[; <" CCPTMRS0 equ 021Eh ;# ">
"10609
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 10609: __asm("CCPTMRS1 equ 021Fh");
[; <" CCPTMRS1 equ 021Fh ;# ">
"10641
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 10641: __asm("T2TMR equ 028Ch");
[; <" T2TMR equ 028Ch ;# ">
"10646
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 10646: __asm("TMR2 equ 028Ch");
[; <" TMR2 equ 028Ch ;# ">
"10695
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 10695: __asm("T2PR equ 028Dh");
[; <" T2PR equ 028Dh ;# ">
"10700
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 10700: __asm("PR2 equ 028Dh");
[; <" PR2 equ 028Dh ;# ">
"10749
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 10749: __asm("T2CON equ 028Eh");
[; <" T2CON equ 028Eh ;# ">
"10895
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 10895: __asm("T2HLT equ 028Fh");
[; <" T2HLT equ 028Fh ;# ">
"11023
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 11023: __asm("T2CLKCON equ 0290h");
[; <" T2CLKCON equ 0290h ;# ">
"11103
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 11103: __asm("T2RST equ 0291h");
[; <" T2RST equ 0291h ;# ">
"11195
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 11195: __asm("T4TMR equ 0292h");
[; <" T4TMR equ 0292h ;# ">
"11200
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 11200: __asm("TMR4 equ 0292h");
[; <" TMR4 equ 0292h ;# ">
"11249
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 11249: __asm("T4PR equ 0293h");
[; <" T4PR equ 0293h ;# ">
"11254
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 11254: __asm("PR4 equ 0293h");
[; <" PR4 equ 0293h ;# ">
"11303
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 11303: __asm("T4CON equ 0294h");
[; <" T4CON equ 0294h ;# ">
"11449
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 11449: __asm("T4HLT equ 0295h");
[; <" T4HLT equ 0295h ;# ">
"11577
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 11577: __asm("T4CLKCON equ 0296h");
[; <" T4CLKCON equ 0296h ;# ">
"11657
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 11657: __asm("T4RST equ 0297h");
[; <" T4RST equ 0297h ;# ">
"11749
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 11749: __asm("T6TMR equ 0298h");
[; <" T6TMR equ 0298h ;# ">
"11754
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 11754: __asm("TMR6 equ 0298h");
[; <" TMR6 equ 0298h ;# ">
"11803
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 11803: __asm("T6PR equ 0299h");
[; <" T6PR equ 0299h ;# ">
"11808
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 11808: __asm("PR6 equ 0299h");
[; <" PR6 equ 0299h ;# ">
"11857
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 11857: __asm("T6CON equ 029Ah");
[; <" T6CON equ 029Ah ;# ">
"12003
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 12003: __asm("T6HLT equ 029Bh");
[; <" T6HLT equ 029Bh ;# ">
"12131
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 12131: __asm("T6CLKCON equ 029Ch");
[; <" T6CLKCON equ 029Ch ;# ">
"12211
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 12211: __asm("T6RST equ 029Dh");
[; <" T6RST equ 029Dh ;# ">
"12303
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 12303: __asm("ADCPCON0 equ 029Fh");
[; <" ADCPCON0 equ 029Fh ;# ">
"12330
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 12330: __asm("CCPR1 equ 030Ch");
[; <" CCPR1 equ 030Ch ;# ">
"12337
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 12337: __asm("CCPR1L equ 030Ch");
[; <" CCPR1L equ 030Ch ;# ">
"12357
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 12357: __asm("CCPR1H equ 030Dh");
[; <" CCPR1H equ 030Dh ;# ">
"12377
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 12377: __asm("CCP1CON equ 030Eh");
[; <" CCP1CON equ 030Eh ;# ">
"12504
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 12504: __asm("CCP1CAP equ 030Fh");
[; <" CCP1CAP equ 030Fh ;# ">
"12572
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 12572: __asm("CCPR2 equ 0310h");
[; <" CCPR2 equ 0310h ;# ">
"12579
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 12579: __asm("CCPR2L equ 0310h");
[; <" CCPR2L equ 0310h ;# ">
"12599
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 12599: __asm("CCPR2H equ 0311h");
[; <" CCPR2H equ 0311h ;# ">
"12619
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 12619: __asm("CCP2CON equ 0312h");
[; <" CCP2CON equ 0312h ;# ">
"12746
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 12746: __asm("CCP2CAP equ 0313h");
[; <" CCP2CAP equ 0313h ;# ">
"12814
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 12814: __asm("CCPR3 equ 0314h");
[; <" CCPR3 equ 0314h ;# ">
"12821
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 12821: __asm("CCPR3L equ 0314h");
[; <" CCPR3L equ 0314h ;# ">
"12841
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 12841: __asm("CCPR3H equ 0315h");
[; <" CCPR3H equ 0315h ;# ">
"12861
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 12861: __asm("CCP3CON equ 0316h");
[; <" CCP3CON equ 0316h ;# ">
"13004
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 13004: __asm("CCP3CAP equ 0317h");
[; <" CCP3CAP equ 0317h ;# ">
"13132
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 13132: __asm("CCPR4 equ 0318h");
[; <" CCPR4 equ 0318h ;# ">
"13139
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 13139: __asm("CCPR4L equ 0318h");
[; <" CCPR4L equ 0318h ;# ">
"13159
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 13159: __asm("CCPR4H equ 0319h");
[; <" CCPR4H equ 0319h ;# ">
"13179
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 13179: __asm("CCP4CON equ 031Ah");
[; <" CCP4CON equ 031Ah ;# ">
"13322
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 13322: __asm("CCP4CAP equ 031Bh");
[; <" CCP4CAP equ 031Bh ;# ">
"13450
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 13450: __asm("CCPR5 equ 031Ch");
[; <" CCPR5 equ 031Ch ;# ">
"13457
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 13457: __asm("CCPR5L equ 031Ch");
[; <" CCPR5L equ 031Ch ;# ">
"13477
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 13477: __asm("CCPR5H equ 031Dh");
[; <" CCPR5H equ 031Dh ;# ">
"13497
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 13497: __asm("CCP5CON equ 031Eh");
[; <" CCP5CON equ 031Eh ;# ">
"13640
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 13640: __asm("CCP5CAP equ 031Fh");
[; <" CCP5CAP equ 031Fh ;# ">
"13768
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 13768: __asm("PWM6DC equ 038Ch");
[; <" PWM6DC equ 038Ch ;# ">
"13775
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 13775: __asm("PWM6DCL equ 038Ch");
[; <" PWM6DCL equ 038Ch ;# ">
"13841
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 13841: __asm("PWM6DCH equ 038Dh");
[; <" PWM6DCH equ 038Dh ;# ">
"14011
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 14011: __asm("PWM6CON equ 038Eh");
[; <" PWM6CON equ 038Eh ;# ">
"14067
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 14067: __asm("PWM7DC equ 0390h");
[; <" PWM7DC equ 0390h ;# ">
"14074
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 14074: __asm("PWM7DCL equ 0390h");
[; <" PWM7DCL equ 0390h ;# ">
"14140
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 14140: __asm("PWM7DCH equ 0391h");
[; <" PWM7DCH equ 0391h ;# ">
"14310
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 14310: __asm("PWM7CON equ 0392h");
[; <" PWM7CON equ 0392h ;# ">
"14368
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 14368: __asm("SMT1TMR equ 048Ch");
[; <" SMT1TMR equ 048Ch ;# ">
"14375
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 14375: __asm("SMT1TMRL equ 048Ch");
[; <" SMT1TMRL equ 048Ch ;# ">
"14503
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 14503: __asm("SMT1TMRH equ 048Dh");
[; <" SMT1TMRH equ 048Dh ;# ">
"14631
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 14631: __asm("SMT1TMRU equ 048Eh");
[; <" SMT1TMRU equ 048Eh ;# ">
"14761
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 14761: __asm("SMT1CPR equ 048Fh");
[; <" SMT1CPR equ 048Fh ;# ">
"14768
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 14768: __asm("SMT1CPRL equ 048Fh");
[; <" SMT1CPRL equ 048Fh ;# ">
"14896
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 14896: __asm("SMT1CPRH equ 0490h");
[; <" SMT1CPRH equ 0490h ;# ">
"15024
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 15024: __asm("SMT1CPRU equ 0491h");
[; <" SMT1CPRU equ 0491h ;# ">
"15154
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 15154: __asm("SMT1CPW equ 0492h");
[; <" SMT1CPW equ 0492h ;# ">
"15161
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 15161: __asm("SMT1CPWL equ 0492h");
[; <" SMT1CPWL equ 0492h ;# ">
"15289
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 15289: __asm("SMT1CPWH equ 0493h");
[; <" SMT1CPWH equ 0493h ;# ">
"15417
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 15417: __asm("SMT1CPWU equ 0494h");
[; <" SMT1CPWU equ 0494h ;# ">
"15547
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 15547: __asm("SMT1PR equ 0495h");
[; <" SMT1PR equ 0495h ;# ">
"15554
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 15554: __asm("SMT1PRL equ 0495h");
[; <" SMT1PRL equ 0495h ;# ">
"15682
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 15682: __asm("SMT1PRH equ 0496h");
[; <" SMT1PRH equ 0496h ;# ">
"15810
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 15810: __asm("SMT1PRU equ 0497h");
[; <" SMT1PRU equ 0497h ;# ">
"15938
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 15938: __asm("SMT1CON0 equ 0498h");
[; <" SMT1CON0 equ 0498h ;# ">
"16056
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 16056: __asm("SMT1CON1 equ 0499h");
[; <" SMT1CON1 equ 0499h ;# ">
"16136
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 16136: __asm("SMT1STAT equ 049Ah");
[; <" SMT1STAT equ 049Ah ;# ">
"16235
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 16235: __asm("SMT1CLK equ 049Bh");
[; <" SMT1CLK equ 049Bh ;# ">
"16303
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 16303: __asm("SMT1SIG equ 049Ch");
[; <" SMT1SIG equ 049Ch ;# ">
"16395
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 16395: __asm("SMT1WIN equ 049Dh");
[; <" SMT1WIN equ 049Dh ;# ">
"16489
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 16489: __asm("SMT2TMR equ 050Ch");
[; <" SMT2TMR equ 050Ch ;# ">
"16496
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 16496: __asm("SMT2TMRL equ 050Ch");
[; <" SMT2TMRL equ 050Ch ;# ">
"16624
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 16624: __asm("SMT2TMRH equ 050Dh");
[; <" SMT2TMRH equ 050Dh ;# ">
"16752
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 16752: __asm("SMT2TMRU equ 050Eh");
[; <" SMT2TMRU equ 050Eh ;# ">
"16882
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 16882: __asm("SMT2CPR equ 050Fh");
[; <" SMT2CPR equ 050Fh ;# ">
"16889
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 16889: __asm("SMT2CPRL equ 050Fh");
[; <" SMT2CPRL equ 050Fh ;# ">
"17017
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 17017: __asm("SMT2CPRH equ 0510h");
[; <" SMT2CPRH equ 0510h ;# ">
"17145
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 17145: __asm("SMT2CPRU equ 0511h");
[; <" SMT2CPRU equ 0511h ;# ">
"17275
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 17275: __asm("SMT2CPW equ 0512h");
[; <" SMT2CPW equ 0512h ;# ">
"17282
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 17282: __asm("SMT2CPWL equ 0512h");
[; <" SMT2CPWL equ 0512h ;# ">
"17410
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 17410: __asm("SMT2CPWH equ 0513h");
[; <" SMT2CPWH equ 0513h ;# ">
"17538
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 17538: __asm("SMT2CPWU equ 0514h");
[; <" SMT2CPWU equ 0514h ;# ">
"17668
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 17668: __asm("SMT2PR equ 0515h");
[; <" SMT2PR equ 0515h ;# ">
"17675
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 17675: __asm("SMT2PRL equ 0515h");
[; <" SMT2PRL equ 0515h ;# ">
"17803
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 17803: __asm("SMT2PRH equ 0516h");
[; <" SMT2PRH equ 0516h ;# ">
"17931
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 17931: __asm("SMT2PRU equ 0517h");
[; <" SMT2PRU equ 0517h ;# ">
"18059
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 18059: __asm("SMT2CON0 equ 0518h");
[; <" SMT2CON0 equ 0518h ;# ">
"18177
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 18177: __asm("SMT2CON1 equ 0519h");
[; <" SMT2CON1 equ 0519h ;# ">
"18257
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 18257: __asm("SMT2STAT equ 051Ah");
[; <" SMT2STAT equ 051Ah ;# ">
"18356
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 18356: __asm("SMT2CLK equ 051Bh");
[; <" SMT2CLK equ 051Bh ;# ">
"18424
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 18424: __asm("SMT2SIG equ 051Ch");
[; <" SMT2SIG equ 051Ch ;# ">
"18516
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 18516: __asm("SMT2WIN equ 051Dh");
[; <" SMT2WIN equ 051Dh ;# ">
"18610
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 18610: __asm("NCO1ACC equ 058Ch");
[; <" NCO1ACC equ 058Ch ;# ">
"18617
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 18617: __asm("NCO1ACCL equ 058Ch");
[; <" NCO1ACCL equ 058Ch ;# ">
"18745
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 18745: __asm("NCO1ACCH equ 058Dh");
[; <" NCO1ACCH equ 058Dh ;# ">
"18873
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 18873: __asm("NCO1ACCU equ 058Eh");
[; <" NCO1ACCU equ 058Eh ;# ">
"18955
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 18955: __asm("NCO1INC equ 058Fh");
[; <" NCO1INC equ 058Fh ;# ">
"18962
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 18962: __asm("NCO1INCL equ 058Fh");
[; <" NCO1INCL equ 058Fh ;# ">
"19090
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 19090: __asm("NCO1INCH equ 0590h");
[; <" NCO1INCH equ 0590h ;# ">
"19218
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 19218: __asm("NCO1INCU equ 0591h");
[; <" NCO1INCU equ 0591h ;# ">
"19298
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 19298: __asm("NCO1CON equ 0592h");
[; <" NCO1CON equ 0592h ;# ">
"19366
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 19366: __asm("NCO1CLK equ 0593h");
[; <" NCO1CLK equ 0593h ;# ">
"19498
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 19498: __asm("TMR0L equ 059Ch");
[; <" TMR0L equ 059Ch ;# ">
"19503
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 19503: __asm("TMR0 equ 059Ch");
[; <" TMR0 equ 059Ch ;# ">
"19636
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 19636: __asm("TMR0H equ 059Dh");
[; <" TMR0H equ 059Dh ;# ">
"19641
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 19641: __asm("PR0 equ 059Dh");
[; <" PR0 equ 059Dh ;# ">
"19890
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 19890: __asm("T0CON0 equ 059Eh");
[; <" T0CON0 equ 059Eh ;# ">
"19988
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 19988: __asm("T0CON1 equ 059Fh");
[; <" T0CON1 equ 059Fh ;# ">
"20130
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 20130: __asm("CWG1CLK equ 060Ch");
[; <" CWG1CLK equ 060Ch ;# ">
"20135
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 20135: __asm("CWG1CLKCON equ 060Ch");
[; <" CWG1CLKCON equ 060Ch ;# ">
"20184
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 20184: __asm("CWG1ISM equ 060Dh");
[; <" CWG1ISM equ 060Dh ;# ">
"20189
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 20189: __asm("CWG1DAT equ 060Dh");
[; <" CWG1DAT equ 060Dh ;# ">
"20274
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 20274: __asm("CWG1DBR equ 060Eh");
[; <" CWG1DBR equ 060Eh ;# ">
"20378
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 20378: __asm("CWG1DBF equ 060Fh");
[; <" CWG1DBF equ 060Fh ;# ">
"20482
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 20482: __asm("CWG1CON0 equ 0610h");
[; <" CWG1CON0 equ 0610h ;# ">
"20583
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 20583: __asm("CWG1CON1 equ 0611h");
[; <" CWG1CON1 equ 0611h ;# ">
"20661
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 20661: __asm("CWG1AS0 equ 0612h");
[; <" CWG1AS0 equ 0612h ;# ">
"20781
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 20781: __asm("CWG1AS1 equ 0613h");
[; <" CWG1AS1 equ 0613h ;# ">
"20837
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 20837: __asm("CWG1STR equ 0614h");
[; <" CWG1STR equ 0614h ;# ">
"20949
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 20949: __asm("CWG2CLK equ 0616h");
[; <" CWG2CLK equ 0616h ;# ">
"20954
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 20954: __asm("CWG2CLKCON equ 0616h");
[; <" CWG2CLKCON equ 0616h ;# ">
"21003
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 21003: __asm("CWG2ISM equ 0617h");
[; <" CWG2ISM equ 0617h ;# ">
"21008
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 21008: __asm("CWG2DAT equ 0617h");
[; <" CWG2DAT equ 0617h ;# ">
"21093
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 21093: __asm("CWG2DBR equ 0618h");
[; <" CWG2DBR equ 0618h ;# ">
"21197
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 21197: __asm("CWG2DBF equ 0619h");
[; <" CWG2DBF equ 0619h ;# ">
"21301
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 21301: __asm("CWG2CON0 equ 061Ah");
[; <" CWG2CON0 equ 061Ah ;# ">
"21402
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 21402: __asm("CWG2CON1 equ 061Bh");
[; <" CWG2CON1 equ 061Bh ;# ">
"21480
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 21480: __asm("CWG2AS0 equ 061Ch");
[; <" CWG2AS0 equ 061Ch ;# ">
"21600
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 21600: __asm("CWG2AS1 equ 061Dh");
[; <" CWG2AS1 equ 061Dh ;# ">
"21656
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 21656: __asm("CWG2STR equ 061Eh");
[; <" CWG2STR equ 061Eh ;# ">
"21768
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 21768: __asm("CWG3CLKCON equ 068Ch");
[; <" CWG3CLKCON equ 068Ch ;# ">
"21796
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 21796: __asm("CWG3DAT equ 068Dh");
[; <" CWG3DAT equ 068Dh ;# ">
"21842
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 21842: __asm("CWG3DBR equ 068Eh");
[; <" CWG3DBR equ 068Eh ;# ">
"21946
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 21946: __asm("CWG3DBF equ 068Fh");
[; <" CWG3DBF equ 068Fh ;# ">
"22050
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 22050: __asm("CWG3CON0 equ 0690h");
[; <" CWG3CON0 equ 0690h ;# ">
"22151
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 22151: __asm("CWG3CON1 equ 0691h");
[; <" CWG3CON1 equ 0691h ;# ">
"22229
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 22229: __asm("CWG3AS0 equ 0692h");
[; <" CWG3AS0 equ 0692h ;# ">
"22349
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 22349: __asm("CWG3AS1 equ 0693h");
[; <" CWG3AS1 equ 0693h ;# ">
"22393
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 22393: __asm("CWG3STR equ 0694h");
[; <" CWG3STR equ 0694h ;# ">
"22505
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 22505: __asm("PIR0 equ 070Ch");
[; <" PIR0 equ 070Ch ;# ">
"22538
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 22538: __asm("PIR1 equ 070Dh");
[; <" PIR1 equ 070Dh ;# ">
"22577
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 22577: __asm("PIR2 equ 070Eh");
[; <" PIR2 equ 070Eh ;# ">
"22610
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 22610: __asm("PIR3 equ 070Fh");
[; <" PIR3 equ 070Fh ;# ">
"22672
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 22672: __asm("PIR4 equ 0710h");
[; <" PIR4 equ 0710h ;# ">
"22722
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 22722: __asm("PIR5 equ 0711h");
[; <" PIR5 equ 0711h ;# ">
"22779
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 22779: __asm("PIR6 equ 0712h");
[; <" PIR6 equ 0712h ;# ">
"22823
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 22823: __asm("PIR7 equ 0713h");
[; <" PIR7 equ 0713h ;# ">
"22868
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 22868: __asm("PIR8 equ 0714h");
[; <" PIR8 equ 0714h ;# ">
"22918
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 22918: __asm("PIE0 equ 0716h");
[; <" PIE0 equ 0716h ;# ">
"22951
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 22951: __asm("PIE1 equ 0717h");
[; <" PIE1 equ 0717h ;# ">
"22990
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 22990: __asm("PIE2 equ 0718h");
[; <" PIE2 equ 0718h ;# ">
"23023
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 23023: __asm("PIE3 equ 0719h");
[; <" PIE3 equ 0719h ;# ">
"23085
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 23085: __asm("PIE4 equ 071Ah");
[; <" PIE4 equ 071Ah ;# ">
"23135
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 23135: __asm("PIE5 equ 071Bh");
[; <" PIE5 equ 071Bh ;# ">
"23192
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 23192: __asm("PIE6 equ 071Ch");
[; <" PIE6 equ 071Ch ;# ">
"23236
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 23236: __asm("PIE7 equ 071Dh");
[; <" PIE7 equ 071Dh ;# ">
"23290
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 23290: __asm("PIE8 equ 071Eh");
[; <" PIE8 equ 071Eh ;# ">
"23340
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 23340: __asm("PMD0 equ 0796h");
[; <" PMD0 equ 0796h ;# ">
"23385
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 23385: __asm("PMD1 equ 0797h");
[; <" PMD1 equ 0797h ;# ">
"23441
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 23441: __asm("PMD2 equ 0798h");
[; <" PMD2 equ 0798h ;# ">
"23462
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 23462: __asm("PMD3 equ 0799h");
[; <" PMD3 equ 0799h ;# ">
"23507
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 23507: __asm("PMD4 equ 079Ah");
[; <" PMD4 equ 079Ah ;# ">
"23563
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 23563: __asm("PMD5 equ 079Bh");
[; <" PMD5 equ 079Bh ;# ">
"23596
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 23596: __asm("PMD6 equ 079Ch");
[; <" PMD6 equ 079Ch ;# ">
"23635
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 23635: __asm("PMD7 equ 079Dh");
[; <" PMD7 equ 079Dh ;# ">
"23691
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 23691: __asm("WDTCON0 equ 080Ch");
[; <" WDTCON0 equ 080Ch ;# ">
"23766
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 23766: __asm("WDTCON1 equ 080Dh");
[; <" WDTCON1 equ 080Dh ;# ">
"23860
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 23860: __asm("WDTPSL equ 080Eh");
[; <" WDTPSL equ 080Eh ;# ">
"23988
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 23988: __asm("WDTPSH equ 080Fh");
[; <" WDTPSH equ 080Fh ;# ">
"24116
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 24116: __asm("WDTTMR equ 0810h");
[; <" WDTTMR equ 0810h ;# ">
"24198
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 24198: __asm("BORCON equ 0811h");
[; <" BORCON equ 0811h ;# ">
"24225
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 24225: __asm("VREGCON equ 0812h");
[; <" VREGCON equ 0812h ;# ">
"24255
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 24255: __asm("PCON0 equ 0813h");
[; <" PCON0 equ 0813h ;# ">
"24317
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 24317: __asm("PCON1 equ 0814h");
[; <" PCON1 equ 0814h ;# ">
"24338
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 24338: __asm("NVMADR equ 081Ah");
[; <" NVMADR equ 081Ah ;# ">
"24345
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 24345: __asm("NVMADRL equ 081Ah");
[; <" NVMADRL equ 081Ah ;# ">
"24407
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 24407: __asm("NVMADRH equ 081Bh");
[; <" NVMADRH equ 081Bh ;# ">
"24463
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 24463: __asm("NVMDAT equ 081Ch");
[; <" NVMDAT equ 081Ch ;# ">
"24470
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 24470: __asm("NVMDATL equ 081Ch");
[; <" NVMDATL equ 081Ch ;# ">
"24532
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 24532: __asm("NVMDATH equ 081Dh");
[; <" NVMDATH equ 081Dh ;# ">
"24582
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 24582: __asm("NVMCON1 equ 081Eh");
[; <" NVMCON1 equ 081Eh ;# ">
"24638
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 24638: __asm("NVMCON2 equ 081Fh");
[; <" NVMCON2 equ 081Fh ;# ">
"24658
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 24658: __asm("CPUDOZE equ 088Ch");
[; <" CPUDOZE equ 088Ch ;# ">
"24723
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 24723: __asm("OSCCON1 equ 088Dh");
[; <" OSCCON1 equ 088Dh ;# ">
"24793
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 24793: __asm("OSCCON2 equ 088Eh");
[; <" OSCCON2 equ 088Eh ;# ">
"24863
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 24863: __asm("OSCCON3 equ 088Fh");
[; <" OSCCON3 equ 088Fh ;# ">
"24903
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 24903: __asm("OSCSTAT equ 0890h");
[; <" OSCSTAT equ 0890h ;# ">
"24960
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 24960: __asm("OSCEN equ 0891h");
[; <" OSCEN equ 0891h ;# ">
"25011
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 25011: __asm("OSCTUNE equ 0892h");
[; <" OSCTUNE equ 0892h ;# ">
"25069
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 25069: __asm("OSCFRQ equ 0893h");
[; <" OSCFRQ equ 0893h ;# ">
"25109
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 25109: __asm("CLKRCON equ 0895h");
[; <" CLKRCON equ 0895h ;# ">
"25174
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 25174: __asm("CLKRCLK equ 0896h");
[; <" CLKRCLK equ 0896h ;# ">
"25220
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 25220: __asm("MD1CON0 equ 0897h");
[; <" MD1CON0 equ 0897h ;# ">
"25288
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 25288: __asm("MD1CON1 equ 0898h");
[; <" MD1CON1 equ 0898h ;# ">
"25354
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 25354: __asm("MD1SRC equ 0899h");
[; <" MD1SRC equ 0899h ;# ">
"25446
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 25446: __asm("MD1CARL equ 089Ah");
[; <" MD1CARL equ 089Ah ;# ">
"25526
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 25526: __asm("MD1CARH equ 089Bh");
[; <" MD1CARH equ 089Bh ;# ">
"25606
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 25606: __asm("FVRCON equ 090Ch");
[; <" FVRCON equ 090Ch ;# ">
"25682
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 25682: __asm("DAC1CON0 equ 090Eh");
[; <" DAC1CON0 equ 090Eh ;# ">
"25783
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 25783: __asm("DAC1CON1 equ 090Fh");
[; <" DAC1CON1 equ 090Fh ;# ">
"25835
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 25835: __asm("ZCDCON equ 091Fh");
[; <" ZCDCON equ 091Fh ;# ">
"25881
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 25881: __asm("CMOUT equ 098Fh");
[; <" CMOUT equ 098Fh ;# ">
"25886
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 25886: __asm("CMSTAT equ 098Fh");
[; <" CMSTAT equ 098Fh ;# ">
"25959
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 25959: __asm("CM1CON0 equ 0990h");
[; <" CM1CON0 equ 0990h ;# ">
"26039
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 26039: __asm("CM1CON1 equ 0991h");
[; <" CM1CON1 equ 0991h ;# ">
"26079
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 26079: __asm("CM1NCH equ 0992h");
[; <" CM1NCH equ 0992h ;# ">
"26139
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 26139: __asm("CM1PCH equ 0993h");
[; <" CM1PCH equ 0993h ;# ">
"26199
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 26199: __asm("CM2CON0 equ 0994h");
[; <" CM2CON0 equ 0994h ;# ">
"26279
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 26279: __asm("CM2CON1 equ 0995h");
[; <" CM2CON1 equ 0995h ;# ">
"26319
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 26319: __asm("CM2NCH equ 0996h");
[; <" CM2NCH equ 0996h ;# ">
"26379
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 26379: __asm("CM2PCH equ 0997h");
[; <" CM2PCH equ 0997h ;# ">
"26439
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 26439: __asm("RC2REG equ 0A19h");
[; <" RC2REG equ 0A19h ;# ">
"26444
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 26444: __asm("RCREG2 equ 0A19h");
[; <" RCREG2 equ 0A19h ;# ">
"26477
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 26477: __asm("TX2REG equ 0A1Ah");
[; <" TX2REG equ 0A1Ah ;# ">
"26482
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 26482: __asm("TXREG2 equ 0A1Ah");
[; <" TXREG2 equ 0A1Ah ;# ">
"26515
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 26515: __asm("SP2BRG equ 0A1Bh");
[; <" SP2BRG equ 0A1Bh ;# ">
"26522
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 26522: __asm("SP2BRGL equ 0A1Bh");
[; <" SP2BRGL equ 0A1Bh ;# ">
"26527
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 26527: __asm("SPBRG2 equ 0A1Bh");
[; <" SPBRG2 equ 0A1Bh ;# ">
"26560
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 26560: __asm("SP2BRGH equ 0A1Ch");
[; <" SP2BRGH equ 0A1Ch ;# ">
"26565
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 26565: __asm("SPBRGH2 equ 0A1Ch");
[; <" SPBRGH2 equ 0A1Ch ;# ">
"26598
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 26598: __asm("RC2STA equ 0A1Dh");
[; <" RC2STA equ 0A1Dh ;# ">
"26603
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 26603: __asm("RCSTA2 equ 0A1Dh");
[; <" RCSTA2 equ 0A1Dh ;# ">
"26720
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 26720: __asm("TX2STA equ 0A1Eh");
[; <" TX2STA equ 0A1Eh ;# ">
"26725
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 26725: __asm("TXSTA2 equ 0A1Eh");
[; <" TXSTA2 equ 0A1Eh ;# ">
"26842
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 26842: __asm("BAUD2CON equ 0A1Fh");
[; <" BAUD2CON equ 0A1Fh ;# ">
"26847
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 26847: __asm("BAUDCON2 equ 0A1Fh");
[; <" BAUDCON2 equ 0A1Fh ;# ">
"26851
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 26851: __asm("BAUDCTL2 equ 0A1Fh");
[; <" BAUDCTL2 equ 0A1Fh ;# ">
"26992
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 26992: __asm("CLCDATA equ 01E0Fh");
[; <" CLCDATA equ 01E0Fh ;# ">
"27030
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 27030: __asm("CLC1CON equ 01E10h");
[; <" CLC1CON equ 01E10h ;# ">
"27148
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 27148: __asm("CLC1POL equ 01E11h");
[; <" CLC1POL equ 01E11h ;# ">
"27226
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 27226: __asm("CLC1SEL0 equ 01E12h");
[; <" CLC1SEL0 equ 01E12h ;# ">
"27330
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 27330: __asm("CLC1SEL1 equ 01E13h");
[; <" CLC1SEL1 equ 01E13h ;# ">
"27434
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 27434: __asm("CLC1SEL2 equ 01E14h");
[; <" CLC1SEL2 equ 01E14h ;# ">
"27538
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 27538: __asm("CLC1SEL3 equ 01E15h");
[; <" CLC1SEL3 equ 01E15h ;# ">
"27642
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 27642: __asm("CLC1GLS0 equ 01E16h");
[; <" CLC1GLS0 equ 01E16h ;# ">
"27754
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 27754: __asm("CLC1GLS1 equ 01E17h");
[; <" CLC1GLS1 equ 01E17h ;# ">
"27866
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 27866: __asm("CLC1GLS2 equ 01E18h");
[; <" CLC1GLS2 equ 01E18h ;# ">
"27978
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 27978: __asm("CLC1GLS3 equ 01E19h");
[; <" CLC1GLS3 equ 01E19h ;# ">
"28090
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 28090: __asm("CLC2CON equ 01E1Ah");
[; <" CLC2CON equ 01E1Ah ;# ">
"28208
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 28208: __asm("CLC2POL equ 01E1Bh");
[; <" CLC2POL equ 01E1Bh ;# ">
"28286
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 28286: __asm("CLC2SEL0 equ 01E1Ch");
[; <" CLC2SEL0 equ 01E1Ch ;# ">
"28390
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 28390: __asm("CLC2SEL1 equ 01E1Dh");
[; <" CLC2SEL1 equ 01E1Dh ;# ">
"28494
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 28494: __asm("CLC2SEL2 equ 01E1Eh");
[; <" CLC2SEL2 equ 01E1Eh ;# ">
"28598
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 28598: __asm("CLC2SEL3 equ 01E1Fh");
[; <" CLC2SEL3 equ 01E1Fh ;# ">
"28702
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 28702: __asm("CLC2GLS0 equ 01E20h");
[; <" CLC2GLS0 equ 01E20h ;# ">
"28814
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 28814: __asm("CLC2GLS1 equ 01E21h");
[; <" CLC2GLS1 equ 01E21h ;# ">
"28926
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 28926: __asm("CLC2GLS2 equ 01E22h");
[; <" CLC2GLS2 equ 01E22h ;# ">
"29038
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 29038: __asm("CLC2GLS3 equ 01E23h");
[; <" CLC2GLS3 equ 01E23h ;# ">
"29150
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 29150: __asm("CLC3CON equ 01E24h");
[; <" CLC3CON equ 01E24h ;# ">
"29268
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 29268: __asm("CLC3POL equ 01E25h");
[; <" CLC3POL equ 01E25h ;# ">
"29346
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 29346: __asm("CLC3SEL0 equ 01E26h");
[; <" CLC3SEL0 equ 01E26h ;# ">
"29450
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 29450: __asm("CLC3SEL1 equ 01E27h");
[; <" CLC3SEL1 equ 01E27h ;# ">
"29554
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 29554: __asm("CLC3SEL2 equ 01E28h");
[; <" CLC3SEL2 equ 01E28h ;# ">
"29658
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 29658: __asm("CLC3SEL3 equ 01E29h");
[; <" CLC3SEL3 equ 01E29h ;# ">
"29762
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 29762: __asm("CLC3GLS0 equ 01E2Ah");
[; <" CLC3GLS0 equ 01E2Ah ;# ">
"29874
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 29874: __asm("CLC3GLS1 equ 01E2Bh");
[; <" CLC3GLS1 equ 01E2Bh ;# ">
"29986
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 29986: __asm("CLC3GLS2 equ 01E2Ch");
[; <" CLC3GLS2 equ 01E2Ch ;# ">
"30098
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 30098: __asm("CLC3GLS3 equ 01E2Dh");
[; <" CLC3GLS3 equ 01E2Dh ;# ">
"30210
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 30210: __asm("CLC4CON equ 01E2Eh");
[; <" CLC4CON equ 01E2Eh ;# ">
"30328
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 30328: __asm("CLC4POL equ 01E2Fh");
[; <" CLC4POL equ 01E2Fh ;# ">
"30406
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 30406: __asm("CLC4SEL0 equ 01E30h");
[; <" CLC4SEL0 equ 01E30h ;# ">
"30510
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 30510: __asm("CLC4SEL1 equ 01E31h");
[; <" CLC4SEL1 equ 01E31h ;# ">
"30614
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 30614: __asm("CLC4SEL2 equ 01E32h");
[; <" CLC4SEL2 equ 01E32h ;# ">
"30718
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 30718: __asm("CLC4SEL3 equ 01E33h");
[; <" CLC4SEL3 equ 01E33h ;# ">
"30822
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 30822: __asm("CLC4GLS0 equ 01E34h");
[; <" CLC4GLS0 equ 01E34h ;# ">
"30934
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 30934: __asm("CLC4GLS1 equ 01E35h");
[; <" CLC4GLS1 equ 01E35h ;# ">
"31046
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 31046: __asm("CLC4GLS2 equ 01E36h");
[; <" CLC4GLS2 equ 01E36h ;# ">
"31158
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 31158: __asm("CLC4GLS3 equ 01E37h");
[; <" CLC4GLS3 equ 01E37h ;# ">
"31270
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 31270: __asm("PPSLOCK equ 01E8Fh");
[; <" PPSLOCK equ 01E8Fh ;# ">
"31290
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 31290: __asm("INTPPS equ 01E90h");
[; <" INTPPS equ 01E90h ;# ">
"31350
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 31350: __asm("T0CKIPPS equ 01E91h");
[; <" T0CKIPPS equ 01E91h ;# ">
"31410
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 31410: __asm("T1CKIPPS equ 01E92h");
[; <" T1CKIPPS equ 01E92h ;# ">
"31476
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 31476: __asm("T1GPPS equ 01E93h");
[; <" T1GPPS equ 01E93h ;# ">
"31542
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 31542: __asm("T3CKIPPS equ 01E94h");
[; <" T3CKIPPS equ 01E94h ;# ">
"31608
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 31608: __asm("T3GPPS equ 01E95h");
[; <" T3GPPS equ 01E95h ;# ">
"31674
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 31674: __asm("T5CKIPPS equ 01E96h");
[; <" T5CKIPPS equ 01E96h ;# ">
"31740
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 31740: __asm("T5GPPS equ 01E97h");
[; <" T5GPPS equ 01E97h ;# ">
"31806
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 31806: __asm("T2INPPS equ 01E9Ch");
[; <" T2INPPS equ 01E9Ch ;# ">
"31872
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 31872: __asm("T4INPPS equ 01E9Dh");
[; <" T4INPPS equ 01E9Dh ;# ">
"31938
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 31938: __asm("T6INPPS equ 01E9Eh");
[; <" T6INPPS equ 01E9Eh ;# ">
"32004
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 32004: __asm("CCP1PPS equ 01EA1h");
[; <" CCP1PPS equ 01EA1h ;# ">
"32070
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 32070: __asm("CCP2PPS equ 01EA2h");
[; <" CCP2PPS equ 01EA2h ;# ">
"32136
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 32136: __asm("CCP3PPS equ 01EA3h");
[; <" CCP3PPS equ 01EA3h ;# ">
"32202
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 32202: __asm("CCP4PPS equ 01EA4h");
[; <" CCP4PPS equ 01EA4h ;# ">
"32268
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 32268: __asm("CCP5PPS equ 01EA5h");
[; <" CCP5PPS equ 01EA5h ;# ">
"32334
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 32334: __asm("SMT1WINPPS equ 01EA9h");
[; <" SMT1WINPPS equ 01EA9h ;# ">
"32400
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 32400: __asm("SMT1SIGPPS equ 01EAAh");
[; <" SMT1SIGPPS equ 01EAAh ;# ">
"32466
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 32466: __asm("SMT2WINPPS equ 01EABh");
[; <" SMT2WINPPS equ 01EABh ;# ">
"32532
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 32532: __asm("SMT2SIGPPS equ 01EACh");
[; <" SMT2SIGPPS equ 01EACh ;# ">
"32598
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 32598: __asm("CWG1PPS equ 01EB1h");
[; <" CWG1PPS equ 01EB1h ;# ">
"32664
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 32664: __asm("CWG2PPS equ 01EB2h");
[; <" CWG2PPS equ 01EB2h ;# ">
"32730
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 32730: __asm("CWG3PPS equ 01EB3h");
[; <" CWG3PPS equ 01EB3h ;# ">
"32796
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 32796: __asm("MDCARLPPS equ 01EB8h");
[; <" MDCARLPPS equ 01EB8h ;# ">
"32862
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 32862: __asm("MDCARHPPS equ 01EB9h");
[; <" MDCARHPPS equ 01EB9h ;# ">
"32928
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 32928: __asm("MDSRCPPS equ 01EBAh");
[; <" MDSRCPPS equ 01EBAh ;# ">
"32994
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 32994: __asm("CLCIN0PPS equ 01EBBh");
[; <" CLCIN0PPS equ 01EBBh ;# ">
"33060
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 33060: __asm("CLCIN1PPS equ 01EBCh");
[; <" CLCIN1PPS equ 01EBCh ;# ">
"33126
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 33126: __asm("CLCIN2PPS equ 01EBDh");
[; <" CLCIN2PPS equ 01EBDh ;# ">
"33192
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 33192: __asm("CLCIN3PPS equ 01EBEh");
[; <" CLCIN3PPS equ 01EBEh ;# ">
"33258
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 33258: __asm("ADACTPPS equ 01EC3h");
[; <" ADACTPPS equ 01EC3h ;# ">
"33324
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 33324: __asm("SSP1CLKPPS equ 01EC5h");
[; <" SSP1CLKPPS equ 01EC5h ;# ">
"33390
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 33390: __asm("SSP1DATPPS equ 01EC6h");
[; <" SSP1DATPPS equ 01EC6h ;# ">
"33456
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 33456: __asm("SSP1SSPPS equ 01EC7h");
[; <" SSP1SSPPS equ 01EC7h ;# ">
"33522
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 33522: __asm("SSP2CLKPPS equ 01EC8h");
[; <" SSP2CLKPPS equ 01EC8h ;# ">
"33588
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 33588: __asm("SSP2DATPPS equ 01EC9h");
[; <" SSP2DATPPS equ 01EC9h ;# ">
"33654
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 33654: __asm("SSP2SSPPS equ 01ECAh");
[; <" SSP2SSPPS equ 01ECAh ;# ">
"33720
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 33720: __asm("RX1PPS equ 01ECBh");
[; <" RX1PPS equ 01ECBh ;# ">
"33725
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 33725: __asm("RX1DTPPS equ 01ECBh");
[; <" RX1DTPPS equ 01ECBh ;# ">
"33729
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 33729: __asm("RXPPS equ 01ECBh");
[; <" RXPPS equ 01ECBh ;# ">
"33936
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 33936: __asm("CK1PPS equ 01ECCh");
[; <" CK1PPS equ 01ECCh ;# ">
"33941
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 33941: __asm("TX1CKPPS equ 01ECCh");
[; <" TX1CKPPS equ 01ECCh ;# ">
"33945
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 33945: __asm("CKPPS equ 01ECCh");
[; <" CKPPS equ 01ECCh ;# ">
"34152
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 34152: __asm("RX2PPS equ 01ECDh");
[; <" RX2PPS equ 01ECDh ;# ">
"34157
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 34157: __asm("RX2DTPPS equ 01ECDh");
[; <" RX2DTPPS equ 01ECDh ;# ">
"34298
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 34298: __asm("CK2PPS equ 01ECEh");
[; <" CK2PPS equ 01ECEh ;# ">
"34303
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 34303: __asm("TX2CKPPS equ 01ECEh");
[; <" TX2CKPPS equ 01ECEh ;# ">
"34444
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 34444: __asm("RA0PPS equ 01F10h");
[; <" RA0PPS equ 01F10h ;# ">
"34502
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 34502: __asm("RA1PPS equ 01F11h");
[; <" RA1PPS equ 01F11h ;# ">
"34560
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 34560: __asm("RA2PPS equ 01F12h");
[; <" RA2PPS equ 01F12h ;# ">
"34618
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 34618: __asm("RA3PPS equ 01F13h");
[; <" RA3PPS equ 01F13h ;# ">
"34676
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 34676: __asm("RA4PPS equ 01F14h");
[; <" RA4PPS equ 01F14h ;# ">
"34734
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 34734: __asm("RA5PPS equ 01F15h");
[; <" RA5PPS equ 01F15h ;# ">
"34792
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 34792: __asm("RA6PPS equ 01F16h");
[; <" RA6PPS equ 01F16h ;# ">
"34850
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 34850: __asm("RA7PPS equ 01F17h");
[; <" RA7PPS equ 01F17h ;# ">
"34908
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 34908: __asm("RB0PPS equ 01F18h");
[; <" RB0PPS equ 01F18h ;# ">
"34966
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 34966: __asm("RB1PPS equ 01F19h");
[; <" RB1PPS equ 01F19h ;# ">
"35024
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 35024: __asm("RB2PPS equ 01F1Ah");
[; <" RB2PPS equ 01F1Ah ;# ">
"35082
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 35082: __asm("RB3PPS equ 01F1Bh");
[; <" RB3PPS equ 01F1Bh ;# ">
"35140
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 35140: __asm("RB4PPS equ 01F1Ch");
[; <" RB4PPS equ 01F1Ch ;# ">
"35198
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 35198: __asm("RB5PPS equ 01F1Dh");
[; <" RB5PPS equ 01F1Dh ;# ">
"35256
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 35256: __asm("RB6PPS equ 01F1Eh");
[; <" RB6PPS equ 01F1Eh ;# ">
"35314
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 35314: __asm("RB7PPS equ 01F1Fh");
[; <" RB7PPS equ 01F1Fh ;# ">
"35372
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 35372: __asm("RC0PPS equ 01F20h");
[; <" RC0PPS equ 01F20h ;# ">
"35430
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 35430: __asm("RC1PPS equ 01F21h");
[; <" RC1PPS equ 01F21h ;# ">
"35488
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 35488: __asm("RC2PPS equ 01F22h");
[; <" RC2PPS equ 01F22h ;# ">
"35546
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 35546: __asm("RC3PPS equ 01F23h");
[; <" RC3PPS equ 01F23h ;# ">
"35604
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 35604: __asm("RC4PPS equ 01F24h");
[; <" RC4PPS equ 01F24h ;# ">
"35662
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 35662: __asm("RC5PPS equ 01F25h");
[; <" RC5PPS equ 01F25h ;# ">
"35720
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 35720: __asm("RC6PPS equ 01F26h");
[; <" RC6PPS equ 01F26h ;# ">
"35778
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 35778: __asm("RC7PPS equ 01F27h");
[; <" RC7PPS equ 01F27h ;# ">
"35836
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 35836: __asm("ANSELA equ 01F38h");
[; <" ANSELA equ 01F38h ;# ">
"35898
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 35898: __asm("WPUA equ 01F39h");
[; <" WPUA equ 01F39h ;# ">
"35960
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 35960: __asm("ODCONA equ 01F3Ah");
[; <" ODCONA equ 01F3Ah ;# ">
"36022
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 36022: __asm("SLRCONA equ 01F3Bh");
[; <" SLRCONA equ 01F3Bh ;# ">
"36084
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 36084: __asm("INLVLA equ 01F3Ch");
[; <" INLVLA equ 01F3Ch ;# ">
"36146
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 36146: __asm("IOCAP equ 01F3Dh");
[; <" IOCAP equ 01F3Dh ;# ">
"36208
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 36208: __asm("IOCAN equ 01F3Eh");
[; <" IOCAN equ 01F3Eh ;# ">
"36270
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 36270: __asm("IOCAF equ 01F3Fh");
[; <" IOCAF equ 01F3Fh ;# ">
"36332
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 36332: __asm("ANSELB equ 01F43h");
[; <" ANSELB equ 01F43h ;# ">
"36394
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 36394: __asm("WPUB equ 01F44h");
[; <" WPUB equ 01F44h ;# ">
"36456
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 36456: __asm("ODCONB equ 01F45h");
[; <" ODCONB equ 01F45h ;# ">
"36518
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 36518: __asm("SLRCONB equ 01F46h");
[; <" SLRCONB equ 01F46h ;# ">
"36580
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 36580: __asm("INLVLB equ 01F47h");
[; <" INLVLB equ 01F47h ;# ">
"36642
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 36642: __asm("IOCBP equ 01F48h");
[; <" IOCBP equ 01F48h ;# ">
"36704
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 36704: __asm("IOCBN equ 01F49h");
[; <" IOCBN equ 01F49h ;# ">
"36766
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 36766: __asm("IOCBF equ 01F4Ah");
[; <" IOCBF equ 01F4Ah ;# ">
"36828
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 36828: __asm("ANSELC equ 01F4Eh");
[; <" ANSELC equ 01F4Eh ;# ">
"36890
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 36890: __asm("WPUC equ 01F4Fh");
[; <" WPUC equ 01F4Fh ;# ">
"36952
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 36952: __asm("ODCONC equ 01F50h");
[; <" ODCONC equ 01F50h ;# ">
"37014
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 37014: __asm("SLRCONC equ 01F51h");
[; <" SLRCONC equ 01F51h ;# ">
"37076
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 37076: __asm("INLVLC equ 01F52h");
[; <" INLVLC equ 01F52h ;# ">
"37138
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 37138: __asm("IOCCP equ 01F53h");
[; <" IOCCP equ 01F53h ;# ">
"37200
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 37200: __asm("IOCCN equ 01F54h");
[; <" IOCCN equ 01F54h ;# ">
"37262
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 37262: __asm("IOCCF equ 01F55h");
[; <" IOCCF equ 01F55h ;# ">
"37324
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 37324: __asm("WPUE equ 01F65h");
[; <" WPUE equ 01F65h ;# ">
"37345
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 37345: __asm("ODCONE equ 01F66h");
[; <" ODCONE equ 01F66h ;# ">
"37352
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 37352: __asm("SLRCONE equ 01F67h");
[; <" SLRCONE equ 01F67h ;# ">
"37359
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 37359: __asm("INLVLE equ 01F68h");
[; <" INLVLE equ 01F68h ;# ">
"37380
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 37380: __asm("IOCEP equ 01F69h");
[; <" IOCEP equ 01F69h ;# ">
"37401
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 37401: __asm("IOCEN equ 01F6Ah");
[; <" IOCEN equ 01F6Ah ;# ">
"37422
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 37422: __asm("IOCEF equ 01F6Bh");
[; <" IOCEF equ 01F6Bh ;# ">
"37443
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 37443: __asm("STATUS_SHAD equ 01FE4h");
[; <" STATUS_SHAD equ 01FE4h ;# ">
"37463
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 37463: __asm("WREG_SHAD equ 01FE5h");
[; <" WREG_SHAD equ 01FE5h ;# ">
"37483
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 37483: __asm("BSR_SHAD equ 01FE6h");
[; <" BSR_SHAD equ 01FE6h ;# ">
"37503
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 37503: __asm("PCLATH_SHAD equ 01FE7h");
[; <" PCLATH_SHAD equ 01FE7h ;# ">
"37523
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 37523: __asm("FSR0_SHAD equ 01FE8h");
[; <" FSR0_SHAD equ 01FE8h ;# ">
"37530
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 37530: __asm("FSR0L_SHAD equ 01FE8h");
[; <" FSR0L_SHAD equ 01FE8h ;# ">
"37550
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 37550: __asm("FSR0H_SHAD equ 01FE9h");
[; <" FSR0H_SHAD equ 01FE9h ;# ">
"37570
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 37570: __asm("FSR1L_SHAD equ 01FEAh");
[; <" FSR1L_SHAD equ 01FEAh ;# ">
"37590
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 37590: __asm("FSR1H_SHAD equ 01FEBh");
[; <" FSR1H_SHAD equ 01FEBh ;# ">
"37610
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 37610: __asm("STKPTR equ 01FEDh");
[; <" STKPTR equ 01FEDh ;# ">
"37654
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 37654: __asm("TOSL equ 01FEEh");
[; <" TOSL equ 01FEEh ;# ">
"37724
[; ;/pkg/microchip/xc8/v2.10/pic/include/pic16f18456.h: 37724: __asm("TOSH equ 01FEFh");
[; <" TOSH equ 01FEFh ;# ">
"7 NEMS.c
[; ;NEMS.c: 7: volatile NEMS_program program;
[v _program `VS1766 ~T0 @X0 1 e ]
"8
[; ;NEMS.c: 8: volatile NEMS_waveform waveform;
[v _waveform `VS1767 ~T0 @X0 1 e ]
"10
[; ;NEMS.c: 10: volatile NEMS_state NEMS_states;
[v _NEMS_states `VE12632 ~T0 @X0 1 e ]
"11
[; ;NEMS.c: 11: volatile NEMS_wave_state NEMS_wave_states;
[v _NEMS_wave_states `VE12637 ~T0 @X0 1 e ]
"12
[; ;NEMS.c: 12: volatile NEMS_pulse_state NEMS_pulse_states;
[v _NEMS_pulse_states `VE12642 ~T0 @X0 1 e ]
"14
[; ;NEMS.c: 14: unsigned char NEMS_nmux1;
[v _NEMS_nmux1 `uc ~T0 @X0 1 e ]
"15
[; ;NEMS.c: 15: unsigned char NEMS_pmux1;
[v _NEMS_pmux1 `uc ~T0 @X0 1 e ]
"18
[; ;NEMS.c: 18: const unsigned char mux[16] = {
[v _mux `Cuc ~T0 @X0 -> 16 `i e ]
[i _mux
:U ..
-> -> 16 `i `uc
-> -> 17 `i `uc
-> -> 18 `i `uc
-> -> 19 `i `uc
-> -> 20 `i `uc
-> -> 21 `i `uc
-> -> 22 `i `uc
-> -> 23 `i `uc
-> -> 24 `i `uc
-> -> 25 `i `uc
-> -> 26 `i `uc
-> -> 27 `i `uc
-> -> 28 `i `uc
-> -> 29 `i `uc
-> -> 30 `i `uc
-> -> 31 `i `uc
..
]
"38
[; ;NEMS.c: 38: void NEMS_initialize(void)
[v _NEMS_initialize `(v ~T0 @X0 1 ef ]
"39
[; ;NEMS.c: 39: {
{
[e :U _NEMS_initialize ]
[f ]
"41
[; ;NEMS.c: 41:     TMR0_StopTimer();
[e ( _TMR0_StopTimer ..  ]
"45
[; ;NEMS.c: 45:     program.amplitude = 1;
[e = . _program 0 -> -> 1 `i `uc ]
"46
[; ;NEMS.c: 46:     program.frequency = 35;
[e = . _program 1 -> -> 35 `i `uc ]
"47
[; ;NEMS.c: 47:     program.phase_duration = 1;
[e = . _program 2 -> -> 1 `i `uc ]
"48
[; ;NEMS.c: 48:     program.ON_time = 2;
[e = . _program 4 -> -> 2 `i `uc ]
"49
[; ;NEMS.c: 49:     program.OFF_time = 6;
[e = . _program 5 -> -> 6 `i `uc ]
"50
[; ;NEMS.c: 50:     program.contractions = 5;
[e = . _program 6 -> -> 5 `i `uc ]
"51
[; ;NEMS.c: 51:     program.ramp_up = 10;
[e = . _program 7 -> -> 10 `i `uc ]
"52
[; ;NEMS.c: 52:     program.ramp_down = 10;
[e = . _program 8 -> -> 10 `i `uc ]
"53
[; ;NEMS.c: 53:     program.symmetry_factor = 1;
[e = . _program 3 -> -> 1 `i `uc ]
"54
[; ;NEMS.c: 54:     program.channel1 = 0;
[e = . _program 9 -> -> 0 `i `uc ]
"55
[; ;NEMS.c: 55:     program.channel2 = 1;
[e = . _program 10 -> -> 1 `i `uc ]
"69
[; ;NEMS.c: 69:     TMR0_SetInterruptHandler(NEMS_timer);
[e ( _TMR0_SetInterruptHandler (1 &U _NEMS_timer ]
"71
[; ;NEMS.c: 71:     DAC1_SetOutput(0);
[e ( _DAC1_SetOutput (1 -> -> 0 `i `uc ]
"73
[; ;NEMS.c: 73:     NEMS_nmux1 = 0;
[e = _NEMS_nmux1 -> -> 0 `i `uc ]
"74
[; ;NEMS.c: 74:     LATC = NEMS_nmux1;
[e = _LATC _NEMS_nmux1 ]
"76
[; ;NEMS.c: 76:     NEMS_pmux1 = 0;
[e = _NEMS_pmux1 -> -> 0 `i `uc ]
"77
[; ;NEMS.c: 77:     LATB = NEMS_pmux1;
[e = _LATB _NEMS_pmux1 ]
"79
[; ;NEMS.c: 79: }
[e :UE 1768 ]
}
"81
[; ;NEMS.c: 81: void NEMS_message_handler(void)
[v _NEMS_message_handler `(v ~T0 @X0 1 ef ]
"82
[; ;NEMS.c: 82: {
{
[e :U _NEMS_message_handler ]
[f ]
"83
[; ;NEMS.c: 83:     unsigned char header;
[v _header `uc ~T0 @X0 1 a ]
"85
[; ;NEMS.c: 85:     header = EUSART1_Read();
[e = _header ( _EUSART1_Read ..  ]
"87
[; ;NEMS.c: 87:     switch (header) {
[e $U 1771  ]
{
"88
[; ;NEMS.c: 88:         case 't':
[e :U 1772 ]
"89
[; ;NEMS.c: 89:             _puts("Ok ");
[e ( __puts (1 :s 1C ]
"90
[; ;NEMS.c: 90:             break;
[e $U 1770  ]
"92
[; ;NEMS.c: 92:         case 'a':
[e :U 1773 ]
"93
[; ;NEMS.c: 93:             NEMS_set_amplitude();
[e ( _NEMS_set_amplitude ..  ]
"94
[; ;NEMS.c: 94:             break;
[e $U 1770  ]
"96
[; ;NEMS.c: 96:         case 'f':
[e :U 1774 ]
"97
[; ;NEMS.c: 97:             NEMS_set_frequency();
[e ( _NEMS_set_frequency ..  ]
"98
[; ;NEMS.c: 98:             break;
[e $U 1770  ]
"100
[; ;NEMS.c: 100:         case 'd':
[e :U 1775 ]
"101
[; ;NEMS.c: 101:             NEMS_set_phase_duration();
[e ( _NEMS_set_phase_duration ..  ]
"102
[; ;NEMS.c: 102:             break;
[e $U 1770  ]
"104
[; ;NEMS.c: 104:         case 'k':
[e :U 1776 ]
"105
[; ;NEMS.c: 105:             NEMS_set_symmetry_factor();
[e ( _NEMS_set_symmetry_factor ..  ]
"106
[; ;NEMS.c: 106:             break;
[e $U 1770  ]
"108
[; ;NEMS.c: 108:         case 'o':
[e :U 1777 ]
"109
[; ;NEMS.c: 109:             NEMS_set_ON_time();
[e ( _NEMS_set_ON_time ..  ]
"110
[; ;NEMS.c: 110:             break;
[e $U 1770  ]
"112
[; ;NEMS.c: 112:         case 'O':
[e :U 1778 ]
"113
[; ;NEMS.c: 113:             NEMS_set_OFF_time();
[e ( _NEMS_set_OFF_time ..  ]
"114
[; ;NEMS.c: 114:             break;
[e $U 1770  ]
"116
[; ;NEMS.c: 116:         case 'c':
[e :U 1779 ]
"117
[; ;NEMS.c: 117:             NEMS_set_contractions();
[e ( _NEMS_set_contractions ..  ]
"118
[; ;NEMS.c: 118:             break;
[e $U 1770  ]
"120
[; ;NEMS.c: 120:         case 'r':
[e :U 1780 ]
"121
[; ;NEMS.c: 121:             NEMS_set_ramp_up();
[e ( _NEMS_set_ramp_up ..  ]
"122
[; ;NEMS.c: 122:             break;
[e $U 1770  ]
"124
[; ;NEMS.c: 124:         case 'R':
[e :U 1781 ]
"125
[; ;NEMS.c: 125:             NEMS_set_ramp_down();
[e ( _NEMS_set_ramp_down ..  ]
"126
[; ;NEMS.c: 126:             break;
[e $U 1770  ]
"128
[; ;NEMS.c: 128:         case 'p':
[e :U 1782 ]
"129
[; ;NEMS.c: 129:             NEMS_get_program();
[e ( _NEMS_get_program ..  ]
"130
[; ;NEMS.c: 130:             break;
[e $U 1770  ]
"132
[; ;NEMS.c: 132:         case 's':
[e :U 1783 ]
"133
[; ;NEMS.c: 133:             NEMS_save_program();
[e ( _NEMS_save_program ..  ]
"134
[; ;NEMS.c: 134:             break;
[e $U 1770  ]
"136
[; ;NEMS.c: 136:         case 'l':
[e :U 1784 ]
"137
[; ;NEMS.c: 137:             NEMS_load_program();
[e ( _NEMS_load_program ..  ]
"138
[; ;NEMS.c: 138:             break;
[e $U 1770  ]
"140
[; ;NEMS.c: 140:         case 'n':
[e :U 1785 ]
"141
[; ;NEMS.c: 141:             NEMS_start_program();
[e ( _NEMS_start_program ..  ]
"142
[; ;NEMS.c: 142:             break;
[e $U 1770  ]
"144
[; ;NEMS.c: 144:         case 'N':
[e :U 1786 ]
"145
[; ;NEMS.c: 145:             NEMS_stop_program();
[e ( _NEMS_stop_program ..  ]
"146
[; ;NEMS.c: 146:             break;
[e $U 1770  ]
"148
[; ;NEMS.c: 148:         case 'M':
[e :U 1787 ]
"149
[; ;NEMS.c: 149:             NEMS_set_channel1();
[e ( _NEMS_set_channel1 ..  ]
"150
[; ;NEMS.c: 150:             break;
[e $U 1770  ]
"152
[; ;NEMS.c: 152:         case 'm':
[e :U 1788 ]
"153
[; ;NEMS.c: 153:             NEMS_set_channel2();
[e ( _NEMS_set_channel2 ..  ]
"154
[; ;NEMS.c: 154:             break;
[e $U 1770  ]
"157
[; ;NEMS.c: 157:         default:
[e :U 1789 ]
"158
[; ;NEMS.c: 158:             break;
[e $U 1770  ]
"159
[; ;NEMS.c: 159:     }
}
[e $U 1770  ]
[e :U 1771 ]
[e [\ -> _header `i , $ -> -> 116 `ui `i 1772
 , $ -> -> 97 `ui `i 1773
 , $ -> -> 102 `ui `i 1774
 , $ -> -> 100 `ui `i 1775
 , $ -> -> 107 `ui `i 1776
 , $ -> -> 111 `ui `i 1777
 , $ -> -> 79 `ui `i 1778
 , $ -> -> 99 `ui `i 1779
 , $ -> -> 114 `ui `i 1780
 , $ -> -> 82 `ui `i 1781
 , $ -> -> 112 `ui `i 1782
 , $ -> -> 115 `ui `i 1783
 , $ -> -> 108 `ui `i 1784
 , $ -> -> 110 `ui `i 1785
 , $ -> -> 78 `ui `i 1786
 , $ -> -> 77 `ui `i 1787
 , $ -> -> 109 `ui `i 1788
 1789 ]
[e :U 1770 ]
"161
[; ;NEMS.c: 161: }
[e :UE 1769 ]
}
"163
[; ;NEMS.c: 163: unsigned char NEMS_get_packet(unsigned char* pt)
[v _NEMS_get_packet `(uc ~T0 @X0 1 ef1`*uc ]
"164
[; ;NEMS.c: 164: {
{
[e :U _NEMS_get_packet ]
"163
[; ;NEMS.c: 163: unsigned char NEMS_get_packet(unsigned char* pt)
[v _pt `*uc ~T0 @X0 1 r1 ]
"164
[; ;NEMS.c: 164: {
[f ]
"165
[; ;NEMS.c: 165:     unsigned char message[2];
[v _message `uc ~T0 @X0 -> 2 `i a ]
"167
[; ;NEMS.c: 167:     _delay((unsigned long)((10)*(32000000/4000.0)));
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 32000000 `l `d .4000.0 `ul ]
"169
[; ;NEMS.c: 169:     if (eusart1RxCount == 2) {
[e $ ! == -> _eusart1RxCount `i -> 2 `i 1791  ]
{
"170
[; ;NEMS.c: 170:         message[0] = EUSART1_Read();
[e = *U + &U _message * -> -> -> 0 `i `ui `ux -> -> # *U &U _message `ui `ux ( _EUSART1_Read ..  ]
"171
[; ;NEMS.c: 171:         message[1] = EUSART1_Read();
[e = *U + &U _message * -> -> -> 1 `i `ui `ux -> -> # *U &U _message `ui `ux ( _EUSART1_Read ..  ]
"173
[; ;NEMS.c: 173:         *pt = message[0] - '0';
[e = *U _pt -> - -> *U + &U _message * -> -> -> 0 `i `ui `ux -> -> # *U &U _message `ui `ux `ui -> 48 `ui `uc ]
"174
[; ;NEMS.c: 174:         *pt *= 10;
[e =* *U _pt -> -> 10 `i `uc ]
"175
[; ;NEMS.c: 175:         *pt += message[1] - '0';
[e =+ *U _pt -> - -> *U + &U _message * -> -> -> 1 `i `ui `ux -> -> # *U &U _message `ui `ux `ui -> 48 `ui `uc ]
"177
[; ;NEMS.c: 177:         return 1;
[e ) -> -> 1 `i `uc ]
[e $UE 1790  ]
"178
[; ;NEMS.c: 178:     } else {
}
[e $U 1792  ]
[e :U 1791 ]
{
"179
[; ;NEMS.c: 179:         return 0;
[e ) -> -> 0 `i `uc ]
[e $UE 1790  ]
"180
[; ;NEMS.c: 180:     }
}
[e :U 1792 ]
"181
[; ;NEMS.c: 181: }
[e :UE 1790 ]
}
"183
[; ;NEMS.c: 183: void NEMS_set_amplitude(void)
[v _NEMS_set_amplitude `(v ~T0 @X0 1 ef ]
"184
[; ;NEMS.c: 184: {
{
[e :U _NEMS_set_amplitude ]
[f ]
"185
[; ;NEMS.c: 185:     if(NEMS_get_packet(&program.amplitude)) {
[e $ ! != -> ( _NEMS_get_packet (1 -> &U . _program 0 `*uc `i -> 0 `i 1794  ]
{
"186
[; ;NEMS.c: 186:         _puts("a-ok ");
[e ( __puts (1 :s 2C ]
"188
[; ;NEMS.c: 188:     } else {
}
[e $U 1795  ]
[e :U 1794 ]
{
"189
[; ;NEMS.c: 189:         _puts("a-err ");
[e ( __puts (1 :s 3C ]
"190
[; ;NEMS.c: 190:     }
}
[e :U 1795 ]
"191
[; ;NEMS.c: 191: }
[e :UE 1793 ]
}
"193
[; ;NEMS.c: 193: void NEMS_set_frequency(void)
[v _NEMS_set_frequency `(v ~T0 @X0 1 ef ]
"194
[; ;NEMS.c: 194: {
{
[e :U _NEMS_set_frequency ]
[f ]
"195
[; ;NEMS.c: 195:     if(NEMS_get_packet(&program.frequency)) {
[e $ ! != -> ( _NEMS_get_packet (1 -> &U . _program 1 `*uc `i -> 0 `i 1797  ]
{
"196
[; ;NEMS.c: 196:         _puts("f-ok ");
[e ( __puts (1 :s 4C ]
"198
[; ;NEMS.c: 198:     } else {
}
[e $U 1798  ]
[e :U 1797 ]
{
"199
[; ;NEMS.c: 199:         _puts("f-err ");
[e ( __puts (1 :s 5C ]
"200
[; ;NEMS.c: 200:     }
}
[e :U 1798 ]
"201
[; ;NEMS.c: 201: }
[e :UE 1796 ]
}
"203
[; ;NEMS.c: 203: void NEMS_set_phase_duration(void)
[v _NEMS_set_phase_duration `(v ~T0 @X0 1 ef ]
"204
[; ;NEMS.c: 204: {
{
[e :U _NEMS_set_phase_duration ]
[f ]
"205
[; ;NEMS.c: 205:     if(NEMS_get_packet(&program.phase_duration)) {
[e $ ! != -> ( _NEMS_get_packet (1 -> &U . _program 2 `*uc `i -> 0 `i 1800  ]
{
"206
[; ;NEMS.c: 206:         _puts("d-ok ");
[e ( __puts (1 :s 6C ]
"208
[; ;NEMS.c: 208:     } else {
}
[e $U 1801  ]
[e :U 1800 ]
{
"209
[; ;NEMS.c: 209:         _puts("d-err ");
[e ( __puts (1 :s 7C ]
"210
[; ;NEMS.c: 210:     }
}
[e :U 1801 ]
"211
[; ;NEMS.c: 211: }
[e :UE 1799 ]
}
"213
[; ;NEMS.c: 213: void NEMS_set_symmetry_factor(void)
[v _NEMS_set_symmetry_factor `(v ~T0 @X0 1 ef ]
"214
[; ;NEMS.c: 214: {
{
[e :U _NEMS_set_symmetry_factor ]
[f ]
"215
[; ;NEMS.c: 215:     if(NEMS_get_packet(&program.symmetry_factor)) {
[e $ ! != -> ( _NEMS_get_packet (1 -> &U . _program 3 `*uc `i -> 0 `i 1803  ]
{
"216
[; ;NEMS.c: 216:         _puts("k-ok ");
[e ( __puts (1 :s 8C ]
"218
[; ;NEMS.c: 218:     } else {
}
[e $U 1804  ]
[e :U 1803 ]
{
"219
[; ;NEMS.c: 219:         _puts("k-err ");
[e ( __puts (1 :s 9C ]
"220
[; ;NEMS.c: 220:     }
}
[e :U 1804 ]
"222
[; ;NEMS.c: 222: }
[e :UE 1802 ]
}
"224
[; ;NEMS.c: 224: void NEMS_set_ON_time(void)
[v _NEMS_set_ON_time `(v ~T0 @X0 1 ef ]
"225
[; ;NEMS.c: 225: {
{
[e :U _NEMS_set_ON_time ]
[f ]
"226
[; ;NEMS.c: 226:     if(NEMS_get_packet(&program.ON_time)) {
[e $ ! != -> ( _NEMS_get_packet (1 -> &U . _program 4 `*uc `i -> 0 `i 1806  ]
{
"227
[; ;NEMS.c: 227:         _puts("o-ok ");
[e ( __puts (1 :s 10C ]
"229
[; ;NEMS.c: 229:     } else {
}
[e $U 1807  ]
[e :U 1806 ]
{
"230
[; ;NEMS.c: 230:         _puts("o-err ");
[e ( __puts (1 :s 11C ]
"231
[; ;NEMS.c: 231:     }
}
[e :U 1807 ]
"232
[; ;NEMS.c: 232: }
[e :UE 1805 ]
}
"234
[; ;NEMS.c: 234: void NEMS_set_OFF_time(void)
[v _NEMS_set_OFF_time `(v ~T0 @X0 1 ef ]
"235
[; ;NEMS.c: 235: {
{
[e :U _NEMS_set_OFF_time ]
[f ]
"236
[; ;NEMS.c: 236:     if(NEMS_get_packet(&program.OFF_time)) {
[e $ ! != -> ( _NEMS_get_packet (1 -> &U . _program 5 `*uc `i -> 0 `i 1809  ]
{
"237
[; ;NEMS.c: 237:         _puts("O-ok ");
[e ( __puts (1 :s 12C ]
"239
[; ;NEMS.c: 239:     } else {
}
[e $U 1810  ]
[e :U 1809 ]
{
"240
[; ;NEMS.c: 240:         _puts("O-err ");
[e ( __puts (1 :s 13C ]
"241
[; ;NEMS.c: 241:     }
}
[e :U 1810 ]
"242
[; ;NEMS.c: 242: }
[e :UE 1808 ]
}
"244
[; ;NEMS.c: 244: void NEMS_set_contractions(void)
[v _NEMS_set_contractions `(v ~T0 @X0 1 ef ]
"245
[; ;NEMS.c: 245: {
{
[e :U _NEMS_set_contractions ]
[f ]
"246
[; ;NEMS.c: 246:     if(NEMS_get_packet(&program.contractions)) {
[e $ ! != -> ( _NEMS_get_packet (1 -> &U . _program 6 `*uc `i -> 0 `i 1812  ]
{
"247
[; ;NEMS.c: 247:         _puts("c-ok ");
[e ( __puts (1 :s 14C ]
"249
[; ;NEMS.c: 249:     } else {
}
[e $U 1813  ]
[e :U 1812 ]
{
"250
[; ;NEMS.c: 250:         _puts("c-err ");
[e ( __puts (1 :s 15C ]
"251
[; ;NEMS.c: 251:     }
}
[e :U 1813 ]
"252
[; ;NEMS.c: 252: }
[e :UE 1811 ]
}
"254
[; ;NEMS.c: 254: void NEMS_set_ramp_up(void)
[v _NEMS_set_ramp_up `(v ~T0 @X0 1 ef ]
"255
[; ;NEMS.c: 255: {
{
[e :U _NEMS_set_ramp_up ]
[f ]
"256
[; ;NEMS.c: 256:     if(NEMS_get_packet(&program.ramp_up)) {
[e $ ! != -> ( _NEMS_get_packet (1 -> &U . _program 7 `*uc `i -> 0 `i 1815  ]
{
"257
[; ;NEMS.c: 257:         _puts("r-ok ");
[e ( __puts (1 :s 16C ]
"259
[; ;NEMS.c: 259:     } else {
}
[e $U 1816  ]
[e :U 1815 ]
{
"260
[; ;NEMS.c: 260:         _puts("r-err ");
[e ( __puts (1 :s 17C ]
"261
[; ;NEMS.c: 261:     }
}
[e :U 1816 ]
"263
[; ;NEMS.c: 263: }
[e :UE 1814 ]
}
"265
[; ;NEMS.c: 265: void NEMS_set_ramp_down(void)
[v _NEMS_set_ramp_down `(v ~T0 @X0 1 ef ]
"266
[; ;NEMS.c: 266: {
{
[e :U _NEMS_set_ramp_down ]
[f ]
"267
[; ;NEMS.c: 267:     if(NEMS_get_packet(&program.ramp_down)) {
[e $ ! != -> ( _NEMS_get_packet (1 -> &U . _program 8 `*uc `i -> 0 `i 1818  ]
{
"268
[; ;NEMS.c: 268:         _puts("R-ok ");
[e ( __puts (1 :s 18C ]
"270
[; ;NEMS.c: 270:     } else {
}
[e $U 1819  ]
[e :U 1818 ]
{
"271
[; ;NEMS.c: 271:         _puts("R-err ");
[e ( __puts (1 :s 19C ]
"272
[; ;NEMS.c: 272:     }
}
[e :U 1819 ]
"273
[; ;NEMS.c: 273: }
[e :UE 1817 ]
}
"275
[; ;NEMS.c: 275: void NEMS_get_program(void)
[v _NEMS_get_program `(v ~T0 @X0 1 ef ]
"276
[; ;NEMS.c: 276: {
{
[e :U _NEMS_get_program ]
[f ]
"277
[; ;NEMS.c: 277:     unsigned char aux[4];
[v _aux `uc ~T0 @X0 -> 4 `i a ]
"279
[; ;NEMS.c: 279:     _puts("\nNEMS program\n");
[e ( __puts (1 :s 20C ]
"281
[; ;NEMS.c: 281:     _sprintf_u8b(aux,program.amplitude);
[e ( __sprintf_u8b (2 , -> &U _aux `*uc . _program 0 ]
"282
[; ;NEMS.c: 282:     _puts("Amplitude (mA): ");
[e ( __puts (1 :s 21C ]
"283
[; ;NEMS.c: 283:     _puts(aux);
[e ( __puts (1 -> &U _aux `*uc ]
"284
[; ;NEMS.c: 284:     _puts("\n");
[e ( __puts (1 :s 22C ]
"286
[; ;NEMS.c: 286:     _sprintf_u8b(aux,program.frequency);
[e ( __sprintf_u8b (2 , -> &U _aux `*uc . _program 1 ]
"287
[; ;NEMS.c: 287:     _puts("Frequency (Hz): ");
[e ( __puts (1 :s 23C ]
"288
[; ;NEMS.c: 288:     _puts(aux);
[e ( __puts (1 -> &U _aux `*uc ]
"289
[; ;NEMS.c: 289:     _puts("\n");
[e ( __puts (1 :s 24C ]
"291
[; ;NEMS.c: 291:     _sprintf_u8b(aux,program.phase_duration);
[e ( __sprintf_u8b (2 , -> &U _aux `*uc . _program 2 ]
"292
[; ;NEMS.c: 292:     _puts("Phase duration (us/50): ");
[e ( __puts (1 :s 25C ]
"293
[; ;NEMS.c: 293:     _puts(aux);
[e ( __puts (1 -> &U _aux `*uc ]
"294
[; ;NEMS.c: 294:     _puts("\n");
[e ( __puts (1 :s 26C ]
"296
[; ;NEMS.c: 296:      _sprintf_u8b(aux,program.symmetry_factor);
[e ( __sprintf_u8b (2 , -> &U _aux `*uc . _program 3 ]
"297
[; ;NEMS.c: 297:     _puts("Symmetry factor: ");
[e ( __puts (1 :s 27C ]
"298
[; ;NEMS.c: 298:     _puts(aux);
[e ( __puts (1 -> &U _aux `*uc ]
"299
[; ;NEMS.c: 299:     _puts("\n");
[e ( __puts (1 :s 28C ]
"301
[; ;NEMS.c: 301:     _sprintf_u8b(aux,program.ON_time);
[e ( __sprintf_u8b (2 , -> &U _aux `*uc . _program 4 ]
"302
[; ;NEMS.c: 302:     _puts("ON time (s) : ");
[e ( __puts (1 :s 29C ]
"303
[; ;NEMS.c: 303:     _puts(aux);
[e ( __puts (1 -> &U _aux `*uc ]
"304
[; ;NEMS.c: 304:     _puts("\n");
[e ( __puts (1 :s 30C ]
"306
[; ;NEMS.c: 306:     _sprintf_u8b(aux,program.OFF_time);
[e ( __sprintf_u8b (2 , -> &U _aux `*uc . _program 5 ]
"307
[; ;NEMS.c: 307:     _puts("OFF time (s) : ");
[e ( __puts (1 :s 31C ]
"308
[; ;NEMS.c: 308:     _puts(aux);
[e ( __puts (1 -> &U _aux `*uc ]
"309
[; ;NEMS.c: 309:     _puts("\n");
[e ( __puts (1 :s 32C ]
"311
[; ;NEMS.c: 311:     _sprintf_u8b(aux,program.ramp_up);
[e ( __sprintf_u8b (2 , -> &U _aux `*uc . _program 7 ]
"312
[; ;NEMS.c: 312:     _puts("Ramp up time (ds) : ");
[e ( __puts (1 :s 33C ]
"313
[; ;NEMS.c: 313:     _puts(aux);
[e ( __puts (1 -> &U _aux `*uc ]
"314
[; ;NEMS.c: 314:     _puts("\n");
[e ( __puts (1 :s 34C ]
"316
[; ;NEMS.c: 316:     _sprintf_u8b(aux,program.ramp_down);
[e ( __sprintf_u8b (2 , -> &U _aux `*uc . _program 8 ]
"317
[; ;NEMS.c: 317:     _puts("Ramp down time (ds) : ");
[e ( __puts (1 :s 35C ]
"318
[; ;NEMS.c: 318:     _puts(aux);
[e ( __puts (1 -> &U _aux `*uc ]
"319
[; ;NEMS.c: 319:     _puts("\n");
[e ( __puts (1 :s 36C ]
"321
[; ;NEMS.c: 321:     _sprintf_u8b(aux,program.contractions);
[e ( __sprintf_u8b (2 , -> &U _aux `*uc . _program 6 ]
"322
[; ;NEMS.c: 322:     _puts("Number of contractions: ");
[e ( __puts (1 :s 37C ]
"323
[; ;NEMS.c: 323:     _puts(aux);
[e ( __puts (1 -> &U _aux `*uc ]
"324
[; ;NEMS.c: 324:     _puts("\n");
[e ( __puts (1 :s 38C ]
"326
[; ;NEMS.c: 326:     _sprintf_u8b(aux,program.channel1);
[e ( __sprintf_u8b (2 , -> &U _aux `*uc . _program 9 ]
"327
[; ;NEMS.c: 327:     _puts("Channel 1: ");
[e ( __puts (1 :s 39C ]
"328
[; ;NEMS.c: 328:     _puts(aux);
[e ( __puts (1 -> &U _aux `*uc ]
"329
[; ;NEMS.c: 329:     _puts("\n");
[e ( __puts (1 :s 40C ]
"331
[; ;NEMS.c: 331:     _sprintf_u8b(aux,program.channel2);
[e ( __sprintf_u8b (2 , -> &U _aux `*uc . _program 10 ]
"332
[; ;NEMS.c: 332:     _puts("Channel 2: ");
[e ( __puts (1 :s 41C ]
"333
[; ;NEMS.c: 333:     _puts(aux);
[e ( __puts (1 -> &U _aux `*uc ]
"334
[; ;NEMS.c: 334:     _puts("\n");
[e ( __puts (1 :s 42C ]
"336
[; ;NEMS.c: 336: }
[e :UE 1820 ]
}
"338
[; ;NEMS.c: 338: void NEMS_set_channel1(void)
[v _NEMS_set_channel1 `(v ~T0 @X0 1 ef ]
"339
[; ;NEMS.c: 339: {
{
[e :U _NEMS_set_channel1 ]
[f ]
"340
[; ;NEMS.c: 340:     if(NEMS_get_packet(&program.channel1)) {
[e $ ! != -> ( _NEMS_get_packet (1 -> &U . _program 9 `*uc `i -> 0 `i 1822  ]
{
"341
[; ;NEMS.c: 341:         _puts("M-ok ");
[e ( __puts (1 :s 43C ]
"343
[; ;NEMS.c: 343:     } else {
}
[e $U 1823  ]
[e :U 1822 ]
{
"344
[; ;NEMS.c: 344:         _puts("M-err ");
[e ( __puts (1 :s 44C ]
"345
[; ;NEMS.c: 345:     }
}
[e :U 1823 ]
"346
[; ;NEMS.c: 346: }
[e :UE 1821 ]
}
"348
[; ;NEMS.c: 348: void NEMS_set_channel2(void)
[v _NEMS_set_channel2 `(v ~T0 @X0 1 ef ]
"349
[; ;NEMS.c: 349: {
{
[e :U _NEMS_set_channel2 ]
[f ]
"350
[; ;NEMS.c: 350:     if(NEMS_get_packet(&program.channel2)) {
[e $ ! != -> ( _NEMS_get_packet (1 -> &U . _program 10 `*uc `i -> 0 `i 1825  ]
{
"351
[; ;NEMS.c: 351:         _puts("m-ok ");
[e ( __puts (1 :s 45C ]
"353
[; ;NEMS.c: 353:     } else {
}
[e $U 1826  ]
[e :U 1825 ]
{
"354
[; ;NEMS.c: 354:         _puts("m-err ");
[e ( __puts (1 :s 46C ]
"355
[; ;NEMS.c: 355:     }
}
[e :U 1826 ]
"356
[; ;NEMS.c: 356: }
[e :UE 1824 ]
}
"358
[; ;NEMS.c: 358: void NEMS_save_program(void)
[v _NEMS_save_program `(v ~T0 @X0 1 ef ]
"359
[; ;NEMS.c: 359: {
{
[e :U _NEMS_save_program ]
[f ]
"360
[; ;NEMS.c: 360:     unsigned char addr;
[v _addr `uc ~T0 @X0 1 a ]
"362
[; ;NEMS.c: 362:     addr = 0;
[e = _addr -> -> 0 `i `uc ]
"363
[; ;NEMS.c: 363:     eeprom_write(addr++,program.amplitude);
[e ( _eeprom_write (2 , ++ _addr -> -> 1 `i `uc . _program 0 ]
"364
[; ;NEMS.c: 364:     eeprom_write(addr++,program.frequency);
[e ( _eeprom_write (2 , ++ _addr -> -> 1 `i `uc . _program 1 ]
"365
[; ;NEMS.c: 365:     eeprom_write(addr++,program.phase_duration);
[e ( _eeprom_write (2 , ++ _addr -> -> 1 `i `uc . _program 2 ]
"366
[; ;NEMS.c: 366:     eeprom_write(addr++,program.symmetry_factor);
[e ( _eeprom_write (2 , ++ _addr -> -> 1 `i `uc . _program 3 ]
"367
[; ;NEMS.c: 367:     eeprom_write(addr++,program.ON_time);
[e ( _eeprom_write (2 , ++ _addr -> -> 1 `i `uc . _program 4 ]
"368
[; ;NEMS.c: 368:     eeprom_write(addr++,program.OFF_time);
[e ( _eeprom_write (2 , ++ _addr -> -> 1 `i `uc . _program 5 ]
"369
[; ;NEMS.c: 369:     eeprom_write(addr++,program.ramp_up);
[e ( _eeprom_write (2 , ++ _addr -> -> 1 `i `uc . _program 7 ]
"370
[; ;NEMS.c: 370:     eeprom_write(addr++,program.ramp_down);
[e ( _eeprom_write (2 , ++ _addr -> -> 1 `i `uc . _program 8 ]
"371
[; ;NEMS.c: 371:     eeprom_write(addr,program.contractions);
[e ( _eeprom_write (2 , _addr . _program 6 ]
"372
[; ;NEMS.c: 372:     eeprom_write(addr,program.channel1);
[e ( _eeprom_write (2 , _addr . _program 9 ]
"373
[; ;NEMS.c: 373:     eeprom_write(addr,program.channel2);
[e ( _eeprom_write (2 , _addr . _program 10 ]
"376
[; ;NEMS.c: 376:     _puts("s-ok ");
[e ( __puts (1 :s 47C ]
"378
[; ;NEMS.c: 378: }
[e :UE 1827 ]
}
"380
[; ;NEMS.c: 380: void NEMS_load_program(void)
[v _NEMS_load_program `(v ~T0 @X0 1 ef ]
"381
[; ;NEMS.c: 381: {
{
[e :U _NEMS_load_program ]
[f ]
"382
[; ;NEMS.c: 382:     unsigned short addr;
[v _addr `us ~T0 @X0 1 a ]
"384
[; ;NEMS.c: 384:     addr = 0;
[e = _addr -> -> 0 `i `us ]
"386
[; ;NEMS.c: 386:     program.amplitude = eeprom_read(addr++);
[e = . _program 0 ( _eeprom_read (1 -> ++ _addr -> -> 1 `i `us `uc ]
"387
[; ;NEMS.c: 387:     program.frequency = eeprom_read(addr++);
[e = . _program 1 ( _eeprom_read (1 -> ++ _addr -> -> 1 `i `us `uc ]
"388
[; ;NEMS.c: 388:     program.phase_duration = eeprom_read(addr++);
[e = . _program 2 ( _eeprom_read (1 -> ++ _addr -> -> 1 `i `us `uc ]
"389
[; ;NEMS.c: 389:     program.symmetry_factor = eeprom_read(addr++);
[e = . _program 3 ( _eeprom_read (1 -> ++ _addr -> -> 1 `i `us `uc ]
"390
[; ;NEMS.c: 390:     program.ON_time = eeprom_read(addr++);
[e = . _program 4 ( _eeprom_read (1 -> ++ _addr -> -> 1 `i `us `uc ]
"391
[; ;NEMS.c: 391:     program.OFF_time = eeprom_read(addr++);
[e = . _program 5 ( _eeprom_read (1 -> ++ _addr -> -> 1 `i `us `uc ]
"392
[; ;NEMS.c: 392:     program.ramp_up = eeprom_read(addr++);
[e = . _program 7 ( _eeprom_read (1 -> ++ _addr -> -> 1 `i `us `uc ]
"393
[; ;NEMS.c: 393:     program.ramp_down = eeprom_read(addr++);
[e = . _program 8 ( _eeprom_read (1 -> ++ _addr -> -> 1 `i `us `uc ]
"394
[; ;NEMS.c: 394:     program.contractions = eeprom_read(addr++);
[e = . _program 6 ( _eeprom_read (1 -> ++ _addr -> -> 1 `i `us `uc ]
"395
[; ;NEMS.c: 395:     program.channel1 = eeprom_read(addr++);
[e = . _program 9 ( _eeprom_read (1 -> ++ _addr -> -> 1 `i `us `uc ]
"396
[; ;NEMS.c: 396:     program.channel2 = eeprom_read(addr);
[e = . _program 10 ( _eeprom_read (1 -> _addr `uc ]
"399
[; ;NEMS.c: 399:     _puts("l-ok ");
[e ( __puts (1 :s 48C ]
"400
[; ;NEMS.c: 400: }
[e :UE 1828 ]
}
"402
[; ;NEMS.c: 402: void NEMS_recalculate_program(void)
[v _NEMS_recalculate_program `(v ~T0 @X0 1 ef ]
"403
[; ;NEMS.c: 403: {
{
[e :U _NEMS_recalculate_program ]
[f ]
"404
[; ;NEMS.c: 404:     waveform.num_clocks_per_pulse = (unsigned short)20000/program.frequency;
[e = . _waveform 0 -> / -> -> -> 20000 `i `us `ui -> . _program 1 `ui `us ]
"405
[; ;NEMS.c: 405:     waveform.clock_index = 0;
[e = . _waveform 1 -> -> 0 `i `us ]
"406
[; ;NEMS.c: 406:     waveform.pulse_index = 0;
[e = . _waveform 2 -> -> 0 `i `us ]
"408
[; ;NEMS.c: 408:     waveform.ramp_up_pulses = (program.ramp_up*program.frequency)/10;
[e = . _waveform 13 -> / * -> . _program 7 `i -> . _program 1 `i -> 10 `i `us ]
"409
[; ;NEMS.c: 409:     waveform.ramp_down_pulses = (program.ramp_down*program.frequency)/10;
[e = . _waveform 16 -> / * -> . _program 8 `i -> . _program 1 `i -> 10 `i `us ]
"411
[; ;NEMS.c: 411:     waveform.ramp_up_time = waveform.ramp_up_pulses;
[e = . _waveform 14 . _waveform 13 ]
"413
[; ;NEMS.c: 413:     waveform.ON_time = program.ON_time*program.frequency + waveform.ramp_up_time;
[e = . _waveform 6 -> + -> * -> . _program 4 `i -> . _program 1 `i `ui -> . _waveform 14 `ui `us ]
"414
[; ;NEMS.c: 414:     waveform.ramp_down_time = waveform.ramp_down_pulses + waveform.ON_time;
[e = . _waveform 17 -> + -> . _waveform 16 `ui -> . _waveform 6 `ui `us ]
"415
[; ;NEMS.c: 415:     waveform.OFF_time = program.OFF_time*program.frequency + waveform.ON_time;
[e = . _waveform 7 -> + -> * -> . _program 5 `i -> . _program 1 `i `ui -> . _waveform 6 `ui `us ]
"417
[; ;NEMS.c: 417:     waveform.pulse_amplitude = 0;
[e = . _waveform 9 -> -> 0 `i `uc ]
"418
[; ;NEMS.c: 418:     waveform.current_amplitude = 0;
[e = . _waveform 11 -> -> 0 `i `uc ]
"419
[; ;NEMS.c: 419:     waveform.program_amplitude = program.amplitude;
[e = . _waveform 8 . _program 0 ]
"421
[; ;NEMS.c: 421:     switch (program.symmetry_factor) {
[e $U 1831  ]
{
"422
[; ;NEMS.c: 422:         case 1: waveform.symmetry_divider = 0; break;
[e :U 1832 ]
[e = . _waveform 10 -> -> 0 `i `uc ]
[e $U 1830  ]
"423
[; ;NEMS.c: 423:         case 2: waveform.symmetry_divider = 1; break;
[e :U 1833 ]
[e = . _waveform 10 -> -> 1 `i `uc ]
[e $U 1830  ]
"424
[; ;NEMS.c: 424:         case 4: waveform.symmetry_divider = 2; break;
[e :U 1834 ]
[e = . _waveform 10 -> -> 2 `i `uc ]
[e $U 1830  ]
"425
[; ;NEMS.c: 425:         case 8: waveform.symmetry_divider = 3; break;
[e :U 1835 ]
[e = . _waveform 10 -> -> 3 `i `uc ]
[e $U 1830  ]
"426
[; ;NEMS.c: 426:         default: waveform.symmetry_divider = 0;
[e :U 1836 ]
[e = . _waveform 10 -> -> 0 `i `uc ]
"427
[; ;NEMS.c: 427:     }
}
[e $U 1830  ]
[e :U 1831 ]
[e [\ -> . _program 3 `i , $ -> 1 `i 1832
 , $ -> 2 `i 1833
 , $ -> 4 `i 1834
 , $ -> 8 `i 1835
 1836 ]
[e :U 1830 ]
"430
[; ;NEMS.c: 430:     waveform.silence_phase_duration = program.phase_duration + 1;
[e = . _waveform 4 -> + -> . _program 2 `i -> 1 `i `uc ]
"431
[; ;NEMS.c: 431:     waveform.minus_phase_duration = program.phase_duration*program.symmetry_factor + program.phase_duration + 1;
[e = . _waveform 5 -> + + * -> . _program 2 `i -> . _program 3 `i -> . _program 2 `i -> 1 `i `uc ]
"434
[; ;NEMS.c: 434:     waveform.ramp_index = 0;
[e = . _waveform 18 -> -> 0 `i `uc ]
"435
[; ;NEMS.c: 435:     waveform.contractions_index = 0;
[e = . _waveform 19 -> -> 0 `i `uc ]
"437
[; ;NEMS.c: 437:     waveform.channel1 = mux[program.channel1];
[e = . _waveform 20 *U + &U _mux * -> . _program 9 `ux -> -> # *U &U _mux `ui `ux ]
"438
[; ;NEMS.c: 438:     waveform.channel2 = mux[program.channel2];
[e = . _waveform 21 *U + &U _mux * -> . _program 10 `ux -> -> # *U &U _mux `ui `ux ]
"440
[; ;NEMS.c: 440:     NEMS_calculate_ramp();
[e ( _NEMS_calculate_ramp ..  ]
"442
[; ;NEMS.c: 442:     NEMS_states = NEMS_DISABLED;
[e = _NEMS_states . `E12632 0 ]
"443
[; ;NEMS.c: 443:     NEMS_wave_states = NEMS_OFF_TIME;
[e = _NEMS_wave_states . `E12637 1 ]
"444
[; ;NEMS.c: 444:     NEMS_pulse_states = NEMS_PULSE_OFF;
[e = _NEMS_pulse_states . `E12642 0 ]
"445
[; ;NEMS.c: 445: }
[e :UE 1829 ]
}
"447
[; ;NEMS.c: 447: void NEMS_calculate_ramp(void)
[v _NEMS_calculate_ramp `(v ~T0 @X0 1 ef ]
"448
[; ;NEMS.c: 448: {
{
[e :U _NEMS_calculate_ramp ]
[f ]
"449
[; ;NEMS.c: 449:     unsigned char i;
[v _i `uc ~T0 @X0 1 a ]
"451
[; ;NEMS.c: 451:     for (i = 0; i < waveform.ramp_up_pulses; i++) {
{
[e = _i -> -> 0 `i `uc ]
[e $U 1841  ]
[e :U 1838 ]
{
"452
[; ;NEMS.c: 452:         waveform.ramp_up_amplitude[i] = (unsigned short)(i*waveform.program_amplitude)/waveform.ramp_up_pulses;
[e = *U + &U . _waveform 12 * -> _i `ux -> -> # *U &U . _waveform 12 `ui `ux -> / -> -> * -> _i `i -> . _waveform 8 `i `us `ui -> . _waveform 13 `ui `uc ]
"453
[; ;NEMS.c: 453:     }
}
[e ++ _i -> -> 1 `i `uc ]
[e :U 1841 ]
[e $ < -> _i `ui -> . _waveform 13 `ui 1838  ]
[e :U 1839 ]
}
"455
[; ;NEMS.c: 455:     for (i = 0; i < waveform.ramp_down_pulses; i++) {
{
[e = _i -> -> 0 `i `uc ]
[e $U 1845  ]
[e :U 1842 ]
{
"456
[; ;NEMS.c: 456:         waveform.ramp_down_amplitude[i] = (unsigned short)((waveform.ramp_down_pulses-i-1)*waveform.program_amplitude)/waveform.ramp_down_pulses;
[e = *U + &U . _waveform 15 * -> _i `ux -> -> # *U &U . _waveform 15 `ui `ux -> / -> -> * - - -> . _waveform 16 `ui -> _i `ui -> -> 1 `i `ui -> . _waveform 8 `ui `us `ui -> . _waveform 16 `ui `uc ]
"457
[; ;NEMS.c: 457:     }
}
[e ++ _i -> -> 1 `i `uc ]
[e :U 1845 ]
[e $ < -> _i `ui -> . _waveform 16 `ui 1842  ]
[e :U 1843 ]
}
"458
[; ;NEMS.c: 458: }
[e :UE 1837 ]
}
"460
[; ;NEMS.c: 460: void NEMS_timer(void)
[v _NEMS_timer `(v ~T0 @X0 1 ef ]
"461
[; ;NEMS.c: 461: {
{
[e :U _NEMS_timer ]
[f ]
"463
[; ;NEMS.c: 463:     DAC1_SetOutput(waveform.current_amplitude);
[e ( _DAC1_SetOutput (1 . _waveform 11 ]
"467
[; ;NEMS.c: 467:     LATC = NEMS_nmux1;
[e = _LATC _NEMS_nmux1 ]
"468
[; ;NEMS.c: 468:     LATB = NEMS_pmux1;
[e = _LATB _NEMS_pmux1 ]
"472
[; ;NEMS.c: 472:     waveform.clock_index++;
[e ++ . _waveform 1 -> -> 1 `i `Vus ]
"476
[; ;NEMS.c: 476:     if (waveform.clock_index >= waveform.num_clocks_per_pulse) {
[e $ ! >= -> . _waveform 1 `ui -> . _waveform 0 `ui 1847  ]
{
"477
[; ;NEMS.c: 477:         waveform.clock_index = 0;
[e = . _waveform 1 -> -> 0 `i `us ]
"479
[; ;NEMS.c: 479:         waveform.pulse_index++;
[e ++ . _waveform 2 -> -> 1 `i `Vus ]
"481
[; ;NEMS.c: 481:         NEMS_pulse_states = NEMS_PLUS_UP;
[e = _NEMS_pulse_states . `E12642 1 ]
"482
[; ;NEMS.c: 482:         NEMS_nmux1 = waveform.channel1;
[e = _NEMS_nmux1 . _waveform 20 ]
"483
[; ;NEMS.c: 483:         NEMS_pmux1 = waveform.channel2;
[e = _NEMS_pmux1 . _waveform 21 ]
"486
[; ;NEMS.c: 486:         if (waveform.pulse_index < waveform.ramp_up_time) {
[e $ ! < -> . _waveform 2 `ui -> . _waveform 14 `ui 1848  ]
{
"487
[; ;NEMS.c: 487:             waveform.pulse_amplitude = waveform.ramp_up_amplitude[waveform.pulse_index];
[e = . _waveform 9 *U + &U . _waveform 12 * -> . _waveform 2 `ux -> -> # *U &U . _waveform 12 `ui `ux ]
"489
[; ;NEMS.c: 489:         } else if (waveform.pulse_index < waveform.ON_time) {
}
[e $U 1849  ]
[e :U 1848 ]
[e $ ! < -> . _waveform 2 `ui -> . _waveform 6 `ui 1850  ]
{
"490
[; ;NEMS.c: 490:             waveform.pulse_amplitude = waveform.program_amplitude;
[e = . _waveform 9 . _waveform 8 ]
"492
[; ;NEMS.c: 492:         } else if (waveform.pulse_index < waveform.ramp_down_time) {
}
[e $U 1851  ]
[e :U 1850 ]
[e $ ! < -> . _waveform 2 `ui -> . _waveform 17 `ui 1852  ]
{
"493
[; ;NEMS.c: 493:             waveform.pulse_amplitude = waveform.ramp_down_amplitude[waveform.pulse_index - waveform.ON_time];
[e = . _waveform 9 *U + &U . _waveform 15 * -> - -> . _waveform 2 `ui -> . _waveform 6 `ui `ux -> -> # *U &U . _waveform 15 `ui `ux ]
"495
[; ;NEMS.c: 495:         } else if (waveform.pulse_index < waveform.OFF_time) {
}
[e $U 1853  ]
[e :U 1852 ]
[e $ ! < -> . _waveform 2 `ui -> . _waveform 7 `ui 1854  ]
{
"496
[; ;NEMS.c: 496:             waveform.pulse_amplitude = 0;
[e = . _waveform 9 -> -> 0 `i `uc ]
"497
[; ;NEMS.c: 497:             NEMS_pulse_states = NEMS_PULSE_OFF;
[e = _NEMS_pulse_states . `E12642 0 ]
"498
[; ;NEMS.c: 498:             NEMS_nmux1 = 0;
[e = _NEMS_nmux1 -> -> 0 `i `uc ]
"499
[; ;NEMS.c: 499:             NEMS_pmux1 = 0;
[e = _NEMS_pmux1 -> -> 0 `i `uc ]
"502
[; ;NEMS.c: 502:         } else {
}
[e $U 1855  ]
[e :U 1854 ]
{
"503
[; ;NEMS.c: 503:             waveform.pulse_index = 0;
[e = . _waveform 2 -> -> 0 `i `us ]
"504
[; ;NEMS.c: 504:         }
}
[e :U 1855 ]
[e :U 1853 ]
[e :U 1851 ]
[e :U 1849 ]
"506
[; ;NEMS.c: 506:     }
}
[e :U 1847 ]
"509
[; ;NEMS.c: 509:     if (NEMS_pulse_states != NEMS_PULSE_OFF) {
[e $ ! != -> _NEMS_pulse_states `ui -> . `E12642 0 `ui 1856  ]
{
"510
[; ;NEMS.c: 510:         if (waveform.clock_index < program.phase_duration) {
[e $ ! < -> . _waveform 1 `ui -> . _program 2 `ui 1857  ]
{
"511
[; ;NEMS.c: 511:             NEMS_pulse_states = NEMS_PLUS_UP;
[e = _NEMS_pulse_states . `E12642 1 ]
"512
[; ;NEMS.c: 512:             NEMS_nmux1 = waveform.channel1;
[e = _NEMS_nmux1 . _waveform 20 ]
"513
[; ;NEMS.c: 513:             NEMS_pmux1 = waveform.channel2;
[e = _NEMS_pmux1 . _waveform 21 ]
"515
[; ;NEMS.c: 515:             waveform.current_amplitude = waveform.pulse_amplitude;
[e = . _waveform 11 . _waveform 9 ]
"517
[; ;NEMS.c: 517:         } else if (waveform.clock_index < waveform.silence_phase_duration) {
}
[e $U 1858  ]
[e :U 1857 ]
[e $ ! < -> . _waveform 1 `ui -> . _waveform 4 `ui 1859  ]
{
"518
[; ;NEMS.c: 518:             NEMS_pulse_states = NEMS_REST;
[e = _NEMS_pulse_states . `E12642 2 ]
"519
[; ;NEMS.c: 519:             NEMS_nmux1 = 0;
[e = _NEMS_nmux1 -> -> 0 `i `uc ]
"520
[; ;NEMS.c: 520:             NEMS_pmux1 = 0;
[e = _NEMS_pmux1 -> -> 0 `i `uc ]
"522
[; ;NEMS.c: 522:             waveform.current_amplitude = 0;
[e = . _waveform 11 -> -> 0 `i `uc ]
"524
[; ;NEMS.c: 524:         } else if (waveform.clock_index < waveform.minus_phase_duration) {
}
[e $U 1860  ]
[e :U 1859 ]
[e $ ! < -> . _waveform 1 `ui -> . _waveform 5 `ui 1861  ]
{
"525
[; ;NEMS.c: 525:             NEMS_pulse_states = NEMS_MINUS_UP;
[e = _NEMS_pulse_states . `E12642 3 ]
"526
[; ;NEMS.c: 526:             NEMS_nmux1 = waveform.channel2;
[e = _NEMS_nmux1 . _waveform 21 ]
"527
[; ;NEMS.c: 527:             NEMS_pmux1 = waveform.channel1;
[e = _NEMS_pmux1 . _waveform 20 ]
"529
[; ;NEMS.c: 529:             waveform.current_amplitude = waveform.pulse_amplitude >> waveform.symmetry_divider;
[e = . _waveform 11 -> >> -> . _waveform 9 `i -> . _waveform 10 `i `uc ]
"531
[; ;NEMS.c: 531:         } else {
}
[e $U 1862  ]
[e :U 1861 ]
{
"532
[; ;NEMS.c: 532:             NEMS_pulse_states = NEMS_PULSE_OFF;
[e = _NEMS_pulse_states . `E12642 0 ]
"533
[; ;NEMS.c: 533:             NEMS_nmux1 = 0;
[e = _NEMS_nmux1 -> -> 0 `i `uc ]
"534
[; ;NEMS.c: 534:             NEMS_pmux1 = 0;
[e = _NEMS_pmux1 -> -> 0 `i `uc ]
"536
[; ;NEMS.c: 536:             waveform.current_amplitude = 0;
[e = . _waveform 11 -> -> 0 `i `uc ]
"537
[; ;NEMS.c: 537:         }
}
[e :U 1862 ]
[e :U 1860 ]
[e :U 1858 ]
"538
[; ;NEMS.c: 538:     }
}
[e :U 1856 ]
"540
[; ;NEMS.c: 540: }
[e :UE 1846 ]
}
"542
[; ;NEMS.c: 542: void NEMS_start_program()
[v _NEMS_start_program `(v ~T0 @X0 1 ef ]
"543
[; ;NEMS.c: 543: {
{
[e :U _NEMS_start_program ]
[f ]
"546
[; ;NEMS.c: 546:     if (program.channel1 == program.channel2) {
[e $ ! == -> . _program 9 `i -> . _program 10 `i 1864  ]
{
"547
[; ;NEMS.c: 547:         _puts("Error: channel1 = channel2\n");
[e ( __puts (1 :s 49C ]
"548
[; ;NEMS.c: 548:         return;
[e $UE 1863  ]
"549
[; ;NEMS.c: 549:     }
}
[e :U 1864 ]
"552
[; ;NEMS.c: 552:     NEMS_recalculate_program();
[e ( _NEMS_recalculate_program ..  ]
"554
[; ;NEMS.c: 554:     NEMS_states = NEMS_ENABLED;
[e = _NEMS_states . `E12632 1 ]
"555
[; ;NEMS.c: 555:     TMR0_StartTimer();
[e ( _TMR0_StartTimer ..  ]
"557
[; ;NEMS.c: 557:     _puts("n-ok ");
[e ( __puts (1 :s 50C ]
"558
[; ;NEMS.c: 558: }
[e :UE 1863 ]
}
"560
[; ;NEMS.c: 560: void NEMS_stop_program()
[v _NEMS_stop_program `(v ~T0 @X0 1 ef ]
"561
[; ;NEMS.c: 561: {
{
[e :U _NEMS_stop_program ]
[f ]
"562
[; ;NEMS.c: 562:     NEMS_states = NEMS_DISABLED;
[e = _NEMS_states . `E12632 0 ]
"563
[; ;NEMS.c: 563:     TMR0_StopTimer();
[e ( _TMR0_StopTimer ..  ]
"564
[; ;NEMS.c: 564:     DAC1_SetOutput(0);
[e ( _DAC1_SetOutput (1 -> -> 0 `i `uc ]
"566
[; ;NEMS.c: 566:     _puts("N-ok ");
[e ( __puts (1 :s 51C ]
"567
[; ;NEMS.c: 567: }
[e :UE 1865 ]
}
[a 17C 114 45 101 114 114 32 0 ]
[a 11C 111 45 101 114 114 32 0 ]
[a 46C 109 45 101 114 114 32 0 ]
[a 9C 107 45 101 114 114 32 0 ]
[a 5C 102 45 101 114 114 32 0 ]
[a 7C 100 45 101 114 114 32 0 ]
[a 15C 99 45 101 114 114 32 0 ]
[a 3C 97 45 101 114 114 32 0 ]
[a 19C 82 45 101 114 114 32 0 ]
[a 13C 79 45 101 114 114 32 0 ]
[a 44C 77 45 101 114 114 32 0 ]
[a 47C 115 45 111 107 32 0 ]
[a 16C 114 45 111 107 32 0 ]
[a 10C 111 45 111 107 32 0 ]
[a 50C 110 45 111 107 32 0 ]
[a 45C 109 45 111 107 32 0 ]
[a 48C 108 45 111 107 32 0 ]
[a 8C 107 45 111 107 32 0 ]
[a 4C 102 45 111 107 32 0 ]
[a 6C 100 45 111 107 32 0 ]
[a 14C 99 45 111 107 32 0 ]
[a 2C 97 45 111 107 32 0 ]
[a 18C 82 45 111 107 32 0 ]
[a 12C 79 45 111 107 32 0 ]
[a 51C 78 45 111 107 32 0 ]
[a 43C 77 45 111 107 32 0 ]
[a 1C 79 107 32 0 ]
[a 37C 78 117 109 98 101 114 32 111 102 32 99 111 110 116 114 97 99 116 105 111 110 115 58 32 0 ]
[a 27C 83 121 109 109 101 116 114 121 32 102 97 99 116 111 114 58 32 0 ]
[a 41C 67 104 97 110 110 101 108 32 50 58 32 0 ]
[a 39C 67 104 97 110 110 101 108 32 49 58 32 0 ]
[a 23C 70 114 101 113 117 101 110 99 121 32 40 72 122 41 58 32 0 ]
[a 21C 65 109 112 108 105 116 117 100 101 32 40 109 65 41 58 32 0 ]
[a 25C 80 104 97 115 101 32 100 117 114 97 116 105 111 110 32 40 117 115 47 53 48 41 58 32 0 ]
[a 33C 82 97 109 112 32 117 112 32 116 105 109 101 32 40 100 115 41 32 58 32 0 ]
[a 35C 82 97 109 112 32 100 111 119 110 32 116 105 109 101 32 40 100 115 41 32 58 32 0 ]
[a 29C 79 78 32 116 105 109 101 32 40 115 41 32 58 32 0 ]
[a 31C 79 70 70 32 116 105 109 101 32 40 115 41 32 58 32 0 ]
[a 20C 10 78 69 77 83 32 112 114 111 103 114 97 109 10 0 ]
[a 49C 69 114 114 111 114 58 32 99 104 97 110 110 101 108 49 32 61 32 99 104 97 110 110 101 108 50 10 0 ]
[a 22C 10 0 ]
[a 24C 10 0 ]
[a 26C 10 0 ]
[a 28C 10 0 ]
[a 30C 10 0 ]
[a 32C 10 0 ]
[a 34C 10 0 ]
[a 36C 10 0 ]
[a 38C 10 0 ]
[a 40C 10 0 ]
[a 42C 10 0 ]
