Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ef4169f4e3c14d0086b5f402ee85ad01 --incr --debug typical --relax --mt 2 -L xlslice_v1_0_1 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_18 -L fifo_generator_v13_2_3 -L axi_data_fifo_v2_1_17 -L axi_crossbar_v2_1_19 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L blk_mem_gen_v8_4_2 -L xlconstant_v1_1_5 -L xlconcat_v2_1_1 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_1_0 -L axi_protocol_converter_v2_1_18 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Overall_CPU_wrapper_behav xil_defaultlib.Overall_CPU_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <DDR_0_cas_n> does not exist in entity <Overall_CPU>.  Please compare the definition of block <Overall_CPU> to its component declaration and its instantion to detect the mismatch. [C:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/hdl/Overall_CPU_wrapper.vhd:43]
ERROR: [VRFC 10-718] formal port <DDR_0_cke> does not exist in entity <Overall_CPU>.  Please compare the definition of block <Overall_CPU> to its component declaration and its instantion to detect the mismatch. [C:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/hdl/Overall_CPU_wrapper.vhd:44]
ERROR: [VRFC 10-718] formal port <DDR_0_ck_n> does not exist in entity <Overall_CPU>.  Please compare the definition of block <Overall_CPU> to its component declaration and its instantion to detect the mismatch. [C:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/hdl/Overall_CPU_wrapper.vhd:45]
ERROR: [VRFC 10-718] formal port <DDR_0_ck_p> does not exist in entity <Overall_CPU>.  Please compare the definition of block <Overall_CPU> to its component declaration and its instantion to detect the mismatch. [C:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/hdl/Overall_CPU_wrapper.vhd:46]
ERROR: [VRFC 10-718] formal port <DDR_0_cs_n> does not exist in entity <Overall_CPU>.  Please compare the definition of block <Overall_CPU> to its component declaration and its instantion to detect the mismatch. [C:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/hdl/Overall_CPU_wrapper.vhd:47]
ERROR: [VRFC 10-718] formal port <DDR_0_reset_n> does not exist in entity <Overall_CPU>.  Please compare the definition of block <Overall_CPU> to its component declaration and its instantion to detect the mismatch. [C:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/hdl/Overall_CPU_wrapper.vhd:48]
ERROR: [VRFC 10-718] formal port <DDR_0_odt> does not exist in entity <Overall_CPU>.  Please compare the definition of block <Overall_CPU> to its component declaration and its instantion to detect the mismatch. [C:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/hdl/Overall_CPU_wrapper.vhd:49]
ERROR: [VRFC 10-718] formal port <DDR_0_ras_n> does not exist in entity <Overall_CPU>.  Please compare the definition of block <Overall_CPU> to its component declaration and its instantion to detect the mismatch. [C:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/hdl/Overall_CPU_wrapper.vhd:50]
ERROR: [VRFC 10-718] formal port <DDR_0_we_n> does not exist in entity <Overall_CPU>.  Please compare the definition of block <Overall_CPU> to its component declaration and its instantion to detect the mismatch. [C:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/hdl/Overall_CPU_wrapper.vhd:51]
ERROR: [VRFC 10-718] formal port <DDR_0_ba> does not exist in entity <Overall_CPU>.  Please compare the definition of block <Overall_CPU> to its component declaration and its instantion to detect the mismatch. [C:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/hdl/Overall_CPU_wrapper.vhd:52]
ERROR: [VRFC 10-718] formal port <DDR_0_addr> does not exist in entity <Overall_CPU>.  Please compare the definition of block <Overall_CPU> to its component declaration and its instantion to detect the mismatch. [C:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/hdl/Overall_CPU_wrapper.vhd:53]
ERROR: [VRFC 10-718] formal port <DDR_0_dm> does not exist in entity <Overall_CPU>.  Please compare the definition of block <Overall_CPU> to its component declaration and its instantion to detect the mismatch. [C:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/hdl/Overall_CPU_wrapper.vhd:54]
ERROR: [VRFC 10-718] formal port <DDR_0_dq> does not exist in entity <Overall_CPU>.  Please compare the definition of block <Overall_CPU> to its component declaration and its instantion to detect the mismatch. [C:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/hdl/Overall_CPU_wrapper.vhd:55]
ERROR: [VRFC 10-718] formal port <DDR_0_dqs_n> does not exist in entity <Overall_CPU>.  Please compare the definition of block <Overall_CPU> to its component declaration and its instantion to detect the mismatch. [C:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/hdl/Overall_CPU_wrapper.vhd:56]
ERROR: [VRFC 10-718] formal port <DDR_0_dqs_p> does not exist in entity <Overall_CPU>.  Please compare the definition of block <Overall_CPU> to its component declaration and its instantion to detect the mismatch. [C:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/hdl/Overall_CPU_wrapper.vhd:57]
ERROR: [VRFC 10-718] formal port <FIXED_IO_0_mio> does not exist in entity <Overall_CPU>.  Please compare the definition of block <Overall_CPU> to its component declaration and its instantion to detect the mismatch. [C:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/hdl/Overall_CPU_wrapper.vhd:58]
ERROR: [VRFC 10-718] formal port <FIXED_IO_0_ddr_vrn> does not exist in entity <Overall_CPU>.  Please compare the definition of block <Overall_CPU> to its component declaration and its instantion to detect the mismatch. [C:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/hdl/Overall_CPU_wrapper.vhd:59]
ERROR: [VRFC 10-718] formal port <FIXED_IO_0_ddr_vrp> does not exist in entity <Overall_CPU>.  Please compare the definition of block <Overall_CPU> to its component declaration and its instantion to detect the mismatch. [C:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/hdl/Overall_CPU_wrapper.vhd:60]
ERROR: [VRFC 10-718] formal port <FIXED_IO_0_ps_srstb> does not exist in entity <Overall_CPU>.  Please compare the definition of block <Overall_CPU> to its component declaration and its instantion to detect the mismatch. [C:/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/hdl/Overall_CPU_wrapper.vhd:61]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
