# VHDL-SquareRoot
FSM-based VHDL core that implements a restoring algorithm for integer square root extraction. Features an 8-bit data path and a 3-process architecture with asynchronous reset.
