// Seed: 792848082
module module_0 (
    input wor id_0,
    output wire id_1,
    input supply0 id_2,
    output tri id_3
);
  tri1 id_5 = id_2;
  always @(negedge id_5) $display();
  assign module_1.type_5 = 0;
  supply0 id_6 = 1 && id_2 == 1;
  wire id_7;
  tri id_8 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    input wor id_2,
    output tri0 id_3
);
  wor  id_5;
  wire id_6;
  supply1  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ;
  id_22(
      .id_0(id_2), .id_1(), .id_2(id_10 == 1 * id_5), .id_3(id_10 ^ id_2), .id_4(id_2)
  );
  module_0 modCall_1 (
      id_2,
      id_3,
      id_2,
      id_3
  );
endmodule
