PPA Report for param_clock_divider.v (Module: param_clock_divider)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 3
FF Count: 3
IO Count: 3
Cell Count: 17

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 304.66 MHz
Reg-to-Reg Critical Path Delay: 3.048 ns

POWER METRICS:
-------------
Total Power Consumption: 0.878 W
