\hypertarget{structALT__I2C__TX__ABRT__SRC__s}{}\section{A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+A\+B\+R\+T\+\_\+\+S\+R\+C\+\_\+s Struct Reference}
\label{structALT__I2C__TX__ABRT__SRC__s}\index{ALT\_I2C\_TX\_ABRT\_SRC\_s@{ALT\_I2C\_TX\_ABRT\_SRC\_s}}
\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structALT__I2C__TX__ABRT__SRC__s_ae3f65160337f80696b8890b34dfd1593}\label{structALT__I2C__TX__ABRT__SRC__s_ae3f65160337f80696b8890b34dfd1593}} 
uint32\+\_\+t {\bfseries abrt\+\_\+7b\+\_\+addr\+\_\+noack}\+: 1
\item 
\mbox{\Hypertarget{structALT__I2C__TX__ABRT__SRC__s_a2f4a0b6a4d07c0c4fed66577d3adfa4a}\label{structALT__I2C__TX__ABRT__SRC__s_a2f4a0b6a4d07c0c4fed66577d3adfa4a}} 
uint32\+\_\+t {\bfseries abrt\+\_\+10addr1\+\_\+noack}\+: 1
\item 
\mbox{\Hypertarget{structALT__I2C__TX__ABRT__SRC__s_a26210a7bca2bfe67dd61ab976f00f654}\label{structALT__I2C__TX__ABRT__SRC__s_a26210a7bca2bfe67dd61ab976f00f654}} 
uint32\+\_\+t {\bfseries abrt\+\_\+10addr2\+\_\+noack}\+: 1
\item 
\mbox{\Hypertarget{structALT__I2C__TX__ABRT__SRC__s_a48ad099c06d6fbe6fa0d2e413fdc6282}\label{structALT__I2C__TX__ABRT__SRC__s_a48ad099c06d6fbe6fa0d2e413fdc6282}} 
uint32\+\_\+t {\bfseries abrt\+\_\+txdata\+\_\+noack}\+: 1
\item 
\mbox{\Hypertarget{structALT__I2C__TX__ABRT__SRC__s_a24c86b08ace0b83f4fa2e23fa7e5e485}\label{structALT__I2C__TX__ABRT__SRC__s_a24c86b08ace0b83f4fa2e23fa7e5e485}} 
uint32\+\_\+t {\bfseries abrt\+\_\+gcall\+\_\+noack}\+: 1
\item 
\mbox{\Hypertarget{structALT__I2C__TX__ABRT__SRC__s_a822c99fda80f3f32c099afe0c786914d}\label{structALT__I2C__TX__ABRT__SRC__s_a822c99fda80f3f32c099afe0c786914d}} 
uint32\+\_\+t {\bfseries abrt\+\_\+gcall\+\_\+read}\+: 1
\item 
\mbox{\Hypertarget{structALT__I2C__TX__ABRT__SRC__s_a5ddc458609261693fab0109a711fc7c0}\label{structALT__I2C__TX__ABRT__SRC__s_a5ddc458609261693fab0109a711fc7c0}} 
uint32\+\_\+t {\bfseries abrt\+\_\+hs\+\_\+ackdet}\+: 1
\item 
\mbox{\Hypertarget{structALT__I2C__TX__ABRT__SRC__s_ad502f690f475a1b7e687ee31a4e53163}\label{structALT__I2C__TX__ABRT__SRC__s_ad502f690f475a1b7e687ee31a4e53163}} 
uint32\+\_\+t {\bfseries abrt\+\_\+sbyte\+\_\+ackdet}\+: 1
\item 
\mbox{\Hypertarget{structALT__I2C__TX__ABRT__SRC__s_aa0071fea37b1ed5833e060c1b7afd07c}\label{structALT__I2C__TX__ABRT__SRC__s_aa0071fea37b1ed5833e060c1b7afd07c}} 
uint32\+\_\+t {\bfseries abrt\+\_\+hs\+\_\+norstrt}\+: 1
\item 
\mbox{\Hypertarget{structALT__I2C__TX__ABRT__SRC__s_a799fc1922b200e21851f4922bdad958c}\label{structALT__I2C__TX__ABRT__SRC__s_a799fc1922b200e21851f4922bdad958c}} 
uint32\+\_\+t {\bfseries abrt\+\_\+sbyte\+\_\+norstrt}\+: 1
\item 
\mbox{\Hypertarget{structALT__I2C__TX__ABRT__SRC__s_a0e5c5a8798036060e6fe476043753e41}\label{structALT__I2C__TX__ABRT__SRC__s_a0e5c5a8798036060e6fe476043753e41}} 
uint32\+\_\+t {\bfseries abrt\+\_\+10b\+\_\+rd\+\_\+norstrt}\+: 1
\item 
\mbox{\Hypertarget{structALT__I2C__TX__ABRT__SRC__s_a8b4bea634492dda74ce61372e606313e}\label{structALT__I2C__TX__ABRT__SRC__s_a8b4bea634492dda74ce61372e606313e}} 
uint32\+\_\+t {\bfseries abrt\+\_\+master\+\_\+dis}\+: 1
\item 
\mbox{\Hypertarget{structALT__I2C__TX__ABRT__SRC__s_ac50ab507a02c50da0b3a2955f327b3b7}\label{structALT__I2C__TX__ABRT__SRC__s_ac50ab507a02c50da0b3a2955f327b3b7}} 
uint32\+\_\+t {\bfseries arb\+\_\+lost}\+: 1
\item 
\mbox{\Hypertarget{structALT__I2C__TX__ABRT__SRC__s_a428e868db9199ad8fa0c72e4a150aa55}\label{structALT__I2C__TX__ABRT__SRC__s_a428e868db9199ad8fa0c72e4a150aa55}} 
uint32\+\_\+t {\bfseries abrt\+\_\+slvflush\+\_\+txfifo}\+: 1
\item 
\mbox{\Hypertarget{structALT__I2C__TX__ABRT__SRC__s_a8d2c724e2d1da9f68010b5f2a9ebd066}\label{structALT__I2C__TX__ABRT__SRC__s_a8d2c724e2d1da9f68010b5f2a9ebd066}} 
uint32\+\_\+t {\bfseries abrt\+\_\+slv\+\_\+arblost}\+: 1
\item 
\mbox{\Hypertarget{structALT__I2C__TX__ABRT__SRC__s_a2e8a3176a5af61d8c2b67f2444874981}\label{structALT__I2C__TX__ABRT__SRC__s_a2e8a3176a5af61d8c2b67f2444874981}} 
uint32\+\_\+t {\bfseries abrt\+\_\+slvrd\+\_\+intx}\+: 1
\item 
\mbox{\Hypertarget{structALT__I2C__TX__ABRT__SRC__s_aff470f1dbaaae6ad9560e56057839762}\label{structALT__I2C__TX__ABRT__SRC__s_aff470f1dbaaae6ad9560e56057839762}} 
uint32\+\_\+t {\bfseries \+\_\+\+\_\+pad0\+\_\+\+\_\+}\+: 16
\end{DoxyCompactItemize}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/altera-\/cyclone-\/v/include/bsp/socal/\mbox{\hyperlink{socal_2alt__i2c_8h}{alt\+\_\+i2c.\+h}}\end{DoxyCompactItemize}
