{
 "Device" : "GW1NSR-4C",
 "Files" : [
  {
   "Path" : "D:/DOC/hardware_project/hard_ware_led/src/Testbench.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/DOC/hardware_project/hard_ware_led/src/top_hdl.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "D:/DOC/hardware_project/hard_ware_led/impl/temp/rtl_parser.result",
 "Top" : "top_hdl",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}