Command: report datapath > reports_Jun15-14:18:52/riscv_core_datapath_generic.rpt
Warning: '-sort' is not specified. By default, 'report datapath' orders the components based on instance name
============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 15 2025  02:25:30 pm
  Module:                 riscv_core
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Inferred components

                                                                Operator   Signedness     Architecture       Inputs   Outputs CellArea LogicLevels 
===================================================================================================================================================
riscv_core
 ADD_UNS_OP
 module:add_unsigned_1061_13_5723
                                                                   +       unsigned   very_fast            32x32      32        170.33          65 

  Related RTL operators:
  load_store_unit_i_add_480_64                                     +       unsigned   very_fast            32x32      32                        13 
===================================================================================================================================================
riscv_core
 WALLACE_CSA_DUMMY_OP4
 module:csa_tree_2481
 equation: assign out_0 = ((($signed(in_3) * $signed(in_4)) + ($signed(in_0) * $signed(in_1))) + $signed(in_2)); assign out_1 = 32'b0; assign out_2 = 1'b0;
                                                                wallace                                    17x17x32x1 32x32x1  2813.77          26 
                                                                                                           7x17                                    
                 ppgen_0  in_0 * in_1  booth/booth_encoded_port: in_1
                 ppgen_1  in_3 * in_4  booth/booth_encoded_port: in_4
               
               
               

  Related RTL operators:
  ex_stage_i_mult_i_mul_289_66                                     *       signed     very_fast/booth/boot 17x17      32                        26 
                                                                                      h_encoded_port: B                                            
  ex_stage_i_mult_i_mul_288_63                                     *       signed     very_fast/booth/boot 17x17      32                        26 
                                                                                      h_encoded_port: B                                            
  ex_stage_i_mult_i_add_294_102                                    +       signed     very_fast            33x32      32                        13 
  ex_stage_i_mult_i_add_294_68                                     +       signed     very_fast            32x32      33                        13 
===================================================================================================================================================
riscv_core
 WALLACE_CSA_DUMMY_OP_groupi
 module:WALLACE_CSA_DUMMY_OP_group_8
 equation: assign out_0 = (((((in_0 + in_1) + (in_2 + in_3)) + ((in_4 + in_5) + (in_6 + in_7))) + (((in_8 + in_9) + (in_10 + in_11)) + ((in_12 + in_13) + (in_14 + in_15)))) + ((((in_16 + in_17) + (in_18 + in_19)) + ((in_20 + in_21) + (in_22 + in_23))) + (((in_24 + in_25) + (in_26 + in_27)) + ((in_28 + in_29) + (in_30 + in_31)))));
                                                             csa_and_adder            very_fast            1x1x1x1x1x 6         154.64          23 
                                                                                                           1x1x1x1x1x                              
                                                                                                           1x1x1x1x1x                              
                                                                                                           1x1x1x1x1x                              
                                                                                                           1x1x1x1x1x                              
                                                                                                           1x1x1x1x1x                              
                                                                                                           1x1                                     

  Related RTL operators:
  ex_stage_i_alu_i_alu_popcnt_i_add_1269_39                        +       unsigned   very_fast            5x5        6                          8 
  ex_stage_i_alu_i_alu_popcnt_i_add_1265_46_I1                     +       unsigned   very_fast            4x4        5                          7 
  ex_stage_i_alu_i_alu_popcnt_i_add_1265_46_I2                     +       unsigned   very_fast            4x4        5                          7 
  ex_stage_i_alu_i_alu_popcnt_i_add_1259_46_I1                     +       unsigned   very_fast            3x3        4                          6 
  ex_stage_i_alu_i_alu_popcnt_i_add_1259_46_I2                     +       unsigned   very_fast            3x3        4                          6 
  ex_stage_i_alu_i_alu_popcnt_i_add_1259_46_I3                     +       unsigned   very_fast            3x3        4                          6 
  ex_stage_i_alu_i_alu_popcnt_i_add_1259_46_I4                     +       unsigned   very_fast            3x3        4                          6 
  ex_stage_i_alu_i_alu_popcnt_i_add_1253_46_I1                     +       unsigned   very_fast            2x2        3                          4 
  ex_stage_i_alu_i_alu_popcnt_i_add_1253_46_I2                     +       unsigned   very_fast            2x2        3                          4 
  ex_stage_i_alu_i_alu_popcnt_i_add_1253_46_I3                     +       unsigned   very_fast            2x2        3                          4 
  ex_stage_i_alu_i_alu_popcnt_i_add_1253_46_I4                     +       unsigned   very_fast            2x2        3                          4 
  ex_stage_i_alu_i_alu_popcnt_i_add_1253_46_I5                     +       unsigned   very_fast            2x2        3                          4 
  ex_stage_i_alu_i_alu_popcnt_i_add_1253_46_I6                     +       unsigned   very_fast            2x2        3                          4 
  ex_stage_i_alu_i_alu_popcnt_i_add_1253_46_I7                     +       unsigned   very_fast            2x2        3                          4 
  ex_stage_i_alu_i_alu_popcnt_i_add_1253_46_I8                     +       unsigned   very_fast            2x2        3                          4 
  ex_stage_i_alu_i_alu_popcnt_i_add_1247_44_I1                     +       unsigned   very_fast            1x1        2                          2 
  ex_stage_i_alu_i_alu_popcnt_i_add_1247_44_I2                     +       unsigned   very_fast            1x1        2                          2 
  ex_stage_i_alu_i_alu_popcnt_i_add_1247_44_I3                     +       unsigned   very_fast            1x1        2                          2 
  ex_stage_i_alu_i_alu_popcnt_i_add_1247_44_I4                     +       unsigned   very_fast            1x1        2                          2 
  ex_stage_i_alu_i_alu_popcnt_i_add_1247_44_I5                     +       unsigned   very_fast            1x1        2                          2 
  ex_stage_i_alu_i_alu_popcnt_i_add_1247_44_I6                     +       unsigned   very_fast            1x1        2                          2 
  ex_stage_i_alu_i_alu_popcnt_i_add_1247_44_I7                     +       unsigned   very_fast            1x1        2                          2 
  ex_stage_i_alu_i_alu_popcnt_i_add_1247_44_I8                     +       unsigned   very_fast            1x1        2                          2 
  ex_stage_i_alu_i_alu_popcnt_i_add_1247_44_I9                     +       unsigned   very_fast            1x1        2                          2 
  ex_stage_i_alu_i_alu_popcnt_i_add_1247_44_I10                    +       unsigned   very_fast            1x1        2                          2 
  ex_stage_i_alu_i_alu_popcnt_i_add_1247_44_I11                    +       unsigned   very_fast            1x1        2                          2 
  ex_stage_i_alu_i_alu_popcnt_i_add_1247_44_I12                    +       unsigned   very_fast            1x1        2                          2 
  ex_stage_i_alu_i_alu_popcnt_i_add_1247_44_I13                    +       unsigned   very_fast            1x1        2                          2 
  ex_stage_i_alu_i_alu_popcnt_i_add_1247_44_I14                    +       unsigned   very_fast            1x1        2                          2 
  ex_stage_i_alu_i_alu_popcnt_i_add_1247_44_I15                    +       unsigned   very_fast            1x1        2                          2 
  ex_stage_i_alu_i_alu_popcnt_i_add_1247_44_I16                    +       unsigned   very_fast            1x1        2                          2 
===================================================================================================================================================
riscv_core
 csa_tree_ex_stage_i_mult_i_add_117_70_groupi
 module:csa_tree_ex_stage_i_mult_i_add_117_70_group_4843
 equation: assign out_0 = (($signed(in_3) + ($signed(in_0) * $signed(in_1))) + $signed(in_2));
                                                             csa_and_adder            very_fast            17x17x32x3 34       1688.71          68 
                                                                                                           3                                       
                 ppgen_0  in_0 * in_1  booth/booth_encoded_port: in_1
               
               
               
               

  Related RTL operators:
  ex_stage_i_mult_i_add_117_70                                     +       signed     very_fast            34x32      34                        15 
  ex_stage_i_mult_i_add_117_49                                     +       signed     very_fast            33x34      34                        15 
  ex_stage_i_mult_i_mul_116_49                                     *       signed     very_fast/booth/boot 17x17      34                        28 
                                                                                      h_encoded_port: B                                            
===================================================================================================================================================
riscv_core
 csa_tree_ex_stage_i_mult_i_add_233_63
 module:csa_tree_967
 equation: assign out_0 = (($signed(in_2) + $signed(in_3)) + ($signed(in_0) * $signed(in_1))); assign out_1 = 32'b0; assign out_2 = 1'b0;
                                                                wallace                                    32x32x32x3 32x32x1  2509.25          25 
                                                                                                           2                                       
                 ppgen_0  in_0 * in_1  booth/booth_encoded_port: in_1
               
               
               
               

  Related RTL operators:
  ex_stage_i_mult_i_add_233_63                                     +       signed     very_fast            32x32      32                        13 
  ex_stage_i_mult_i_add_233_39                                     +       signed     very_fast            32x32      32                        13 
  ex_stage_i_mult_i_mul_233_87                                     *       signed     very_fast/booth/boot 32x32      32                        27 
                                                                                      h_encoded_port: B                                            
===================================================================================================================================================
riscv_core
 csa_tree_ex_stage_i_mult_i_add_277_87
 module:csa_tree_1581
 equation: assign out_0 = ((((($signed(in_4) * $signed(in_5)) + ($signed(in_6) * $signed(in_7))) + ($signed(in_2) * $signed(in_3))) + ($signed(in_0) * $signed(in_1))) + $signed(in_8)); assign out_1 = 32'b0; assign out_2 = 1'b0;
                                                                wallace                                    9x9x9x9x9x 32x32x1  1904.70          27 
                                                                                                           9x9x9x32                                
                 ppgen_0  in_0 * in_1  nonbooth
                 ppgen_1  in_2 * in_3  nonbooth
                 ppgen_2  in_4 * in_5  nonbooth
                 ppgen_3  in_6 * in_7  nonbooth
               

  Related RTL operators:
  ex_stage_i_mult_i_add_277_87                                     +       signed     very_fast            21x32      32                        13 
  ex_stage_i_mult_i_add_277_60                                     +       signed     very_fast            20x18      21                        13 
  ex_stage_i_mult_i_add_276_87                                     +       signed     very_fast            19x18      20                        13 
  ex_stage_i_mult_i_mul_274_61                                     *       signed     very_fast/non_booth  9x9        18                        20 
  ex_stage_i_mult_i_add_276_60                                     +       signed     very_fast            18x18      19                        13 
  ex_stage_i_mult_i_mul_273_61                                     *       signed     very_fast/non_booth  9x9        18                        20 
  ex_stage_i_mult_i_mul_271_61                                     *       signed     very_fast/non_booth  9x9        18                        20 
  ex_stage_i_mult_i_mul_272_61                                     *       signed     very_fast/non_booth  9x9        18                        20 
===================================================================================================================================================
riscv_core
 dec_id_stage_i_hwloop_regs_i_sub_103_50_I1
 module:decrement_unsigned_4547_4829
                                                               decrement   unsigned   very_fast            32x1       32         52.11          32 
  id_stage_i_hwloop_regs_i_sub_103_50_I1                           -       unsigned   very_fast            32x1       32                        11 
===================================================================================================================================================
riscv_core
 dec_id_stage_i_hwloop_regs_i_sub_103_50_I2
 module:decrement_unsigned_4547_4829
                                                               decrement   unsigned   very_fast            32x1       32         52.11          32 
  id_stage_i_hwloop_regs_i_sub_103_50_I2                           -       unsigned   very_fast            32x1       32                        11 
===================================================================================================================================================
riscv_core
 dec_id_stage_i_sub_487_53
 module:decrement_unsigned_4547_4829_5714
                                                               decrement   unsigned   very_fast            32x1       32         52.11          32 
  id_stage_i_sub_487_53                                            -       unsigned   very_fast            32x1       32                        11 
===================================================================================================================================================
riscv_core
 ex_stage_i_alu_i_add_173_54
 module:add_signed_4486
                                                                   +       signed     very_fast            36x36      37        150.16          71 
===================================================================================================================================================
riscv_core
 ex_stage_i_alu_i_add_187_44
 module:add_unsigned_3907
                                                                   +       unsigned   very_fast            32x31      32        138.39          63 
===================================================================================================================================================
riscv_core
 ex_stage_i_alu_i_int_div.div_i_gt_103_58
 module:gt_unsigned_1250_rtlopto_model_763
                                                                   >       unsigned   very_fast            32x32      1          83.48          26 
===================================================================================================================================================
riscv_core
 ex_stage_i_alu_i_int_div.div_i_minus_100_38
 module:sub_unsigned_4421
                                                                   -       unsigned   very_fast            1x32       32         68.92          32 
===================================================================================================================================================
riscv_core
 ex_stage_i_alu_i_int_div.div_i_sub_107_68_Y_ex_stage_i_alu_i_int_div.div_i_add_107_46
 module:addsub_unsigned_3164
                                                                  +,-      unsigned   very_fast            32x32x1    32        197.22          66 

  Related RTL operators:
  ex_stage_i_alu_i_int_div.div_i_sub_107_68                        -       unsigned   very_fast            32x32      32                        14 
  ex_stage_i_alu_i_int_div.div_i_add_107_46                        +       unsigned   very_fast            32x32      32                        13 
===================================================================================================================================================
riscv_core
 ex_stage_i_alu_i_sll_941_39
 module:shift_left_vlog_unsigned
                                                                   <<      x          very_fast/barrel     32x5       32        217.95          11 
===================================================================================================================================================
riscv_core
 ex_stage_i_alu_i_sra_277_105
 module:arith_shift_right_vlog_signed_1341_rtlopto_model_332
                                                                  >>>      x          very_fast/barrel     17x4       16         96.93           9 
===================================================================================================================================================
riscv_core
 ex_stage_i_alu_i_sra_278_105
 module:arith_shift_right_vlog_signed_1341_rtlopto_model_332_5551
                                                                  >>>      x          very_fast/barrel     17x4       16         96.93           9 
===================================================================================================================================================
riscv_core
 ex_stage_i_alu_i_srl_291_46
 module:shift_right_vlog_unsigned_1847
                                                                   >>      x          very_fast/barrel     64x5       32        409.01          11 
===================================================================================================================================================
riscv_core
 ex_stage_i_mult_i_sra_120_128
 module:arith_shift_right_vlog_signed_2019_rtlopto_model_353
                                                                  >>>      x          very_fast/barrel     34x5       32        249.89          11 
===================================================================================================================================================
riscv_core
 final_adder_ex_stage_i_mult_i_add_277_87_Y_final_adder_ex_stage_i_mult_i_add_233_63_Y_ADD_TC_CI_OP5
 module:add_signed_carry
                                                                   +       signed     very_fast            32x32x1    32        143.43          65 

  Related RTL operators:
  ex_stage_i_mult_i_add_277_87                                     +       signed     very_fast            21x32      32                        13 
  ex_stage_i_mult_i_add_277_60                                     +       signed     very_fast            20x18      21                        13 
  ex_stage_i_mult_i_add_276_87                                     +       signed     very_fast            19x18      20                        13 
  ex_stage_i_mult_i_mul_274_61                                     *       signed     very_fast/non_booth  9x9        18                        20 
  ex_stage_i_mult_i_add_276_60                                     +       signed     very_fast            18x18      19                        13 
  ex_stage_i_mult_i_mul_273_61                                     *       signed     very_fast/non_booth  9x9        18                        20 
  ex_stage_i_mult_i_mul_271_61                                     *       signed     very_fast/non_booth  9x9        18                        20 
  ex_stage_i_mult_i_mul_272_61                                     *       signed     very_fast/non_booth  9x9        18                        20 
  ex_stage_i_mult_i_add_233_63                                     +       signed     very_fast            32x32      32                        13 
  ex_stage_i_mult_i_add_233_39                                     +       signed     very_fast            32x32      32                        13 
  ex_stage_i_mult_i_mul_233_87                                     *       signed     very_fast/booth/boot 32x32      32                        27 
                                                                                      h_encoded_port: B                                            
  ex_stage_i_mult_i_mul_289_66                                     *       signed     very_fast/booth/boot 17x17      32                        26 
                                                                                      h_encoded_port: B                                            
  ex_stage_i_mult_i_mul_288_63                                     *       signed     very_fast/booth/boot 17x17      32                        26 
                                                                                      h_encoded_port: B                                            
  ex_stage_i_mult_i_add_294_102                                    +       signed     very_fast            33x32      32                        13 
  ex_stage_i_mult_i_add_294_68                                     +       signed     very_fast            32x32      33                        13 
===================================================================================================================================================
riscv_core
 id_stage_i_add_559_37_Y_id_stage_i_add_558_37
 module:add_unsigned_3194
                                                                   +       unsigned   very_fast            32x13      32         93.01          43 

  Related RTL operators:
  id_stage_i_add_559_37                                            +       unsigned   very_fast            32x6       32                        11 
  id_stage_i_add_558_37                                            +       unsigned   very_fast            32x13      32                        11 
===================================================================================================================================================
riscv_core
 id_stage_i_add_612_49_Y_id_stage_i_add_608_38_Y_id_stage_i_add_609_38
 module:add_unsigned_1061_13
                                                                   +       unsigned   very_fast            32x32      32        149.60          56 

  Related RTL operators:
  id_stage_i_add_612_49                                            +       unsigned   very_fast            32x32      32                        13 
  id_stage_i_add_608_38                                            +       unsigned   very_fast            32x32      32                        11 
  id_stage_i_add_609_38                                            +       unsigned   very_fast            32x32      32                        11 
===================================================================================================================================================
riscv_core
 if_stage_i_add_161_44
 module:add_unsigned_4394
                                                                   +       unsigned   very_fast            30x1       30         64.43          30 
===================================================================================================================================================
riscv_core
 if_stage_i_prefetch_32.prefetch_buffer_i_add_117_54
 module:add_unsigned_4394
                                                                   +       unsigned   very_fast            30x1       30         64.43          30 
===================================================================================================================================================
riscv_core
 inc_cs_registers_i_add_1136_29
 module:increment_unsigned_4715_4832
                                                               increment   unsigned   very_fast            32x1       32         68.92          32 
  cs_registers_i_add_1136_29                                       +       unsigned   very_fast            32x1       32                        11 
===================================================================================================================================================
riscv_core
 inc_if_stage_i_prefetch_32.prefetch_buffer_i_fifo_i_add_182_49
 module:increment_unsigned_4714_4833
                                                               increment   unsigned   very_fast            30x1       30         64.43          30 
  if_stage_i_prefetch_32.prefetch_buffer_i_fifo_i_add_182_49       +       unsigned   very_fast            30x1       30                        11 
===================================================================================================================================================

      Type       CellArea Percentage 
-------------------------------------
datapath modules 11754.86      39.98 
external muxes       0.00       0.00 
others           17650.50      60.02 
-------------------------------------
total            29405.36     100.00 

