Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,28
design__inferred_latch__count,0
design__instance__count,26171
design__instance__area,150629
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,16
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,1079
design__max_cap_violation__count__corner:nom_tt_025C_1v80,9
power__internal__total,0.0010356089333072305
power__switching__total,0.0004091452283319086
power__leakage__total,1.5715448853370617E-7
power__total,0.0014449113514274359
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.33210266032758906
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.33210266032758906
timing__hold__ws__corner:nom_tt_025C_1v80,0.314415058443807
timing__setup__ws__corner:nom_tt_025C_1v80,56.772604224687385
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.314415
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,83.314407
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,337
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,1079
design__max_cap_violation__count__corner:nom_ss_100C_1v60,10
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.3870859020656699
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.38478152309058566
timing__hold__ws__corner:nom_ss_100C_1v60,0.9001331046421868
timing__setup__ws__corner:nom_ss_100C_1v60,53.29391834242809
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.900133
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,65.056572
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,1079
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,8
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.31354383865616825
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.31354383865616825
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11148138283610698
timing__setup__ws__corner:nom_ff_n40C_1v95,57.930742731452916
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.111481
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,89.636093
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,431
design__max_fanout_violation__count,1079
design__max_cap_violation__count,21
clock__skew__worst_hold,-0.30720463153972727
clock__skew__worst_setup,0.30720463153972727
timing__hold__ws,0.10921530655645556
timing__setup__ws,53.19012225665271
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.109215
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,64.424347
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 550.0 500.0
design__core__bbox,5.52 10.88 544.18 486.88
flow__warnings__count,1
flow__errors__count,0
design__io,425
design__die__area,275000
design__core__area,256402
design__instance__count__stdcell,26171
design__instance__area__stdcell,150629
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.587473
design__instance__utilization__stdcell,0.587473
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,423
design__io__hpwl,38758924
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,460225
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1290
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
route__net,11513
route__net__special,2
route__drc_errors__iter:1,11845
route__wirelength__iter:1,591934
route__drc_errors__iter:2,5015
route__wirelength__iter:2,587494
route__drc_errors__iter:3,4892
route__wirelength__iter:3,585598
route__drc_errors__iter:4,850
route__wirelength__iter:4,584919
route__drc_errors__iter:5,54
route__wirelength__iter:5,584786
route__drc_errors__iter:6,0
route__wirelength__iter:6,584771
route__drc_errors,0
route__wirelength,584771
route__vias,108047
route__vias__singlecut,108047
route__vias__multicut,0
design__disconnected_pin__count,105
design__critical_disconnected_pin__count,0
route__wirelength__max,1100.07
timing__unannotated_net__count__corner:nom_tt_025C_1v80,343
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,343
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,343
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,1079
design__max_cap_violation__count__corner:min_tt_025C_1v80,2
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.3253039873994124
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.3244666571705588
timing__hold__ws__corner:min_tt_025C_1v80,0.3103932754233586
timing__setup__ws__corner:min_tt_025C_1v80,56.819802027245096
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.310393
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,83.742775
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,343
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,217
design__max_fanout_violation__count__corner:min_ss_100C_1v60,1079
design__max_cap_violation__count__corner:min_ss_100C_1v60,2
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.3769615559731721
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.3738797988142596
timing__hold__ws__corner:min_ss_100C_1v60,0.8922047797545053
timing__setup__ws__corner:min_ss_100C_1v60,53.383816211898946
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.892205
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,65.796249
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,343
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,1079
design__max_cap_violation__count__corner:min_ff_n40C_1v95,2
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.30720463153972727
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.30720463153972727
timing__hold__ws__corner:min_ff_n40C_1v95,0.10921530655645556
timing__setup__ws__corner:min_ff_n40C_1v95,57.96297650357231
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.109215
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,89.921547
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,343
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,16
design__max_fanout_violation__count__corner:max_tt_025C_1v80,1079
design__max_cap_violation__count__corner:max_tt_025C_1v80,20
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.34468215368617927
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.34468215368617927
timing__hold__ws__corner:max_tt_025C_1v80,0.31901138189574807
timing__setup__ws__corner:max_tt_025C_1v80,56.717348867278275
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.319011
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,82.931252
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,343
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,431
design__max_fanout_violation__count__corner:max_ss_100C_1v60,1079
design__max_cap_violation__count__corner:max_ss_100C_1v60,21
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.4023681224318459
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.4023681224318459
timing__hold__ws__corner:max_ss_100C_1v60,0.9081469167051821
timing__setup__ws__corner:max_ss_100C_1v60,53.19012225665271
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.908147
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,64.424347
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,343
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,1079
design__max_cap_violation__count__corner:max_ff_n40C_1v95,20
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.3239575643882188
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.32240397375477103
timing__hold__ws__corner:max_ff_n40C_1v95,0.11361012452372819
timing__setup__ws__corner:max_ff_n40C_1v95,57.892710930445745
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.113610
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,89.366531
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,343
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,343
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79994
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000608194
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000630605
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000106999
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000630605
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000010499999999999999418976055765018173815406044013798236846923828125
ir__drop__worst,0.000060800000000000000636816988031085884358617477118968963623046875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
