#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Jul 14 10:47:21 2017
# Process ID: 13704
# Current directory: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13368 D:\Users\Alex\Documents\GitHub\Frequency-comb-DPLL_v2\Frequency-comb-DPLL-DPLL-python3\Firmware_Vivado_Project\redpitaya.xpr
# Log file: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/vivado.log
# Journal file: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project'
INFO: [Project 1-313] Project file moved from 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 901.496 ; gain = 232.133
update_compile_order -fileset sim_2
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jul 14 10:48:20 2017] Launched synth_1...
Run output will be captured here: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.runs/synth_1/runme.log
[Fri Jul 14 10:48:20 2017] Launched impl_1...
Run output will be captured here: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.runs/impl_1/runme.log
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 14 11:13:46 2017...
