Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Dec  8 08:49:03 2024
| Host         : DESKTOP-RDVATL1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file security_clock_system_control_sets_placed.rpt
| Design       : security_clock_system
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              65 |           24 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               7 |            6 |
| Yes          | No                    | Yes                    |              51 |           15 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------------+------------------+------------------+----------------+--------------+
|   Clock Signal   |          Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+--------------------------------+------------------+------------------+----------------+--------------+
|  clk_div/CLK     | time_keeper/hours[4]_i_1_n_0   | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_div/CLK     |                                | reset_IBUF       |                2 |              6 |         3.00 |
|  clk_div/CLK     | time_keeper/minutes[5]_i_1_n_0 | reset_IBUF       |                2 |              6 |         3.00 |
|  mux_clk/CLK     |                                | reset_IBUF       |                2 |              6 |         3.00 |
|  mux_clk/CLK     | display/seg[6]_i_1_n_0         |                  |                6 |              7 |         1.17 |
|  clock_IBUF_BUFG | buzzer_i_1_n_0                 | reset_IBUF       |               11 |             40 |         3.64 |
|  clock_IBUF_BUFG |                                | reset_IBUF       |               20 |             53 |         2.65 |
+------------------+--------------------------------+------------------+------------------+----------------+--------------+


