// Seed: 2954684316
module module_0 #(
    parameter id_4 = 32'd40
) (
    input id_2,
    input logic id_3,
    input _id_4,
    output id_5
);
  logic id_6;
  always @(posedge 1'd0 or posedge id_5[id_4]) begin
    id_5 <= id_1;
    id_2 <= 1;
  end
  logic id_7;
endmodule
