// Seed: 1627350972
module module_0;
  supply1 id_1;
  assign id_1 = 1 - 1;
  assign id_2 = 1;
  assign id_3 = id_1;
endmodule
module module_1 (
    output wire id_0,
    input tri0 id_1,
    input supply0 id_2,
    output supply1 id_3,
    output tri id_4,
    input tri id_5,
    output wand id_6,
    output supply1 id_7,
    input tri0 id_8,
    output wor id_9,
    input tri0 id_10,
    output wand id_11,
    input wand id_12,
    output wire id_13,
    input uwire id_14,
    input supply0 id_15,
    input wand id_16,
    input tri0 id_17,
    input uwire id_18,
    input supply0 id_19,
    input supply0 id_20,
    output wand id_21,
    input uwire id_22,
    output uwire id_23,
    input wand id_24,
    input tri id_25,
    input supply0 id_26,
    output tri0 id_27,
    output tri0 id_28,
    input wor id_29,
    input wor id_30,
    output tri1 id_31,
    input wor id_32,
    output uwire id_33,
    input tri id_34,
    input wire id_35
);
  wire id_37;
  initial id_0 = id_10;
  module_0();
  wire id_38;
  wire id_39;
  assign id_23 = id_12;
endmodule
