<root><simulation><result_generated_time />2023-05-12 16:52:03<layer><layer_spec />{'B': 1, 'K': 32, 'C': 192, 'OY': 28, 'OX': 28, 'IY': 28, 'IX': 28, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />4816896<total_data_size_element />{'W': 6144, 'I': 150528, 'O': 25088}<total_data_reuse />{'W': 784, 'I': 32.0, 'O': 192}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />23/48</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [768, 1, 1], 'I': [192, 1, 1], 'O': [4, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 6), ('K', 4)], [('C', 32)]], [], []]<I />[[[('K', 4)], []], [[('C', 6)], [('C', 32)]], [], []]<O />[[[('C', 6)], [('C', 32)]], [[('K', 4)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 2), ('OX', 2), ('OX', 7), ('K', 4), ('OX', 2), ('K', 2), ('OY', 14)], [], []]<I />[[('OY', 2), ('OX', 2), ('OX', 7), ('K', 4), ('OX', 2), ('K', 2)], [('OY', 14)], []]<O />[[('OY', 2), ('OX', 2)], [('OX', 7), ('K', 4), ('OX', 2), ('K', 2), ('OY', 14)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 784, 1, 1], 'I': [4.0, 8.0, 1.0, 1.0], 'O': [192.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [64, 49152, 49152], 'I': [448, 1204224, 1204224], 'O': [32, 200704, 200704], 'O_partial': [0, 0, 0], 'O_final': [32, 200704, 200704]}<actual_mem_utilization_individual />{'W': [0.12, 0.0, 0.0], 'I': [0.88, 0.04, 0.0], 'O': [0.06, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.04, 0.0], 'I': [0.88, 0.04, 0.0], 'O': [0.06, 0.04, 0.0]}<effective_mem_size_bit />{'W': [64, 49152, 49152], 'I': [448, 1204224, 1204224], 'O': [16, 28672, 200704], 'O_partial': [0, 0, 0], 'O_final': [16, 28672, 200704]}<total_unit_count />{'W': [768, 768, 1, 1], 'I': [768, 192, 1, 1], 'O': [768, 4, 1, 1]}<unique_unit_count />{'W': [768, 768, 1, 1], 'I': [192, 192, 1, 1], 'O': [4, 4, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [4.0, 1.0, 1.0, 1.0], 'O': [192.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[172032, 6144], [6144, 6144], [6144, 0]]<I />[[1204224, 150528], [150528, 150528], [150528, 0]]<O />[[(0, 25088), (25088, 0)], [(0, 25088), (25088, 0)], [(0, 25088), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 25088), (25088, 0)], [(0, 25088), (25088, 0)], [(0, 25088), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[21504, 768], [96, 96], [24, 0]]<I />[[150528, 18816], [2352, 2352], [588, 0]]<O />[[(0, 3136), (3136, 0)], [(0, 392), (392, 0)], [(0, 98), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 3136], [3136, 0]), ([0, 392], [392, 0]), ([0, 98], [0, 0])]</mem_access_count_word><mac_count><active />4816896<idle />1605632</mac_count></basic_info><energy><total_energy />10611591.9<mem_energy_breakdown><W />[7.5, 19.0, 32.0]<I />[57.4, 466.1, 783.1]<O />[2.2, 77.7, 130.5]</mem_energy_breakdown><MAC_energy><active_MAC />10529734.7<idle_MAC />80281.6<total />10610016.299999999</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5336<utilization_without_data_loading />0.75<utilization_spatial />0.75<utilization_temporal_with_data_loading />0.7114<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />8816<latency_cycle_without_data_loading />6272<ideal_computing_cycle />6272<data_loading><load_cycle_total />2544<load_cycle_individual />{'W': [96, 96, 0], 'I': [168, 2352, 0]}<load_cycle_combined />{'W': 97, 'I': 2352}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-6271], [-6272, -6272], [-6272, -6272]], 'I': [[-6271], [-2821, -728], [-6272, -6272]], 'O': [[-6272], [-6272, -6272], [-5880, -6174]]}<mem_stall_cycle_shared />{'W': [[-6271], [-6272, 0], [0, 0]], 'I': [[-6271], [-2821, 0], [0, 0]], 'O': [[-6272], [-6272, -6272], [-5880, -6174]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 49152, 49152], 'I': [448, 1204224, 1204224], 'O': [32, 200704, 200704], 'O_partial': [0, 0, 0], 'O_final': [32, 200704, 200704]}<data_size_each_level_total />{'W': [49152, 49152, 49152], 'I': [86016, 1204224, 1204224], 'O': [128, 200704, 200704]}<loop_cycles_each_level />{'W': [6272, 6272, 6272], 'I': [448, 6272, 6272], 'O': [4, 6272, 6272]}<top_ir_loop_size />{'W': [14, 1, 1], 'I': [2, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [7.8, 7.8], [7.8, 7.8]], 'I': [[8.0, 1.0], [192.0, 192.0], [192.0, 192.0]], 'O': [[8.0, 8.0], [32.0, 32.0], [32.0, 32.0]]}<req_inst_mem_bw />{'W': [[8.0, 0.1], [109.7, 7.8], [7.8, 7.8]], 'I': [[8.0, 2.0], [384.0, 192.0], [192.0, 192.0]], 'O': [[8.0, 8.0], [32.0, 32.0], [32.0, 32.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [7.8, 7.8], [7.8, 0]], 'I': [[8.0, 2.0], [384.0, 192.0], [192.0, 0]], 'O': [[8.0, 8.0], [32.0, 32.0], [32.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [423.8, 231.8], [199.8, 32.0]], 'I': [[8.0, 2.0], [423.8, 231.8], [199.8, 32.0]], 'O': [[8.0, 8.0], [423.8, 231.8], [199.8, 32.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 6272], [6272, 6272, 1], [6272, 6272, 1]], 'I': [[1, 1, 6272], [224, 448, 14], [6272, 6272, 1]], 'O': [[1, 1, 6272], [4, 4, 1568], [6272, 6272, 1]]}<trans_time_real />{'W': [[0, 1, 6272], [[1, 6272, 1], [96, 6272, 1]], [[96, 6272, 1], [24, 6272, 1]]], 'I': [[0, 1, 6272], [[7, 448, 14], [168, 448, 14]], [[2352, 6272, 1], [588, 6272, 1]]], 'O': [[0, 1, 6272], [[0, 4, 1568], [0, 4, 1568]], [[392, 6272, 1], [98, 6272, 1]]]}<single_stall_cycle />{'W': [[-1], [-6271, -6176], [-6176, -6248]], 'I': [[-1], [-217, -56], [-3920, -5684]], 'O': [[-1], [-4, -4], [-5880, -6174]]}<single_stall_count />{'W': [6271, 0, 0], 'I': [6271, 13, 0], 'O': [6272, 1568, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [2184, 0], 'O': [0, 392]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [392, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-4088, -6272], [-6272, -5880]], 1: [[-6272, -6272], [-5880, -6272]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />121.0<mem_area_percentage />99.8 %</area></results><elapsed_time_second />1</simulation></root>