Running in Lattice mode


Starting:    /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/synpbase/linux_a_64/mbin/synbatch
Install:     /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/synpbase
Hostname:    JamesYogaSlim
Date:        Tue Nov  7 09:20:57 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch And_Gate_syn.prj
ProductType: synplify_pro





log file: "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/And_Gate/And_Gate_Implmnt/And_Gate.srr"
Running: And_Gate_Implmnt in foreground

Running And_Gate_syn|And_Gate_Implmnt

Running: compile (Compile) on And_Gate_syn|And_Gate_Implmnt
# Tue Nov  7 09:20:57 2023

Running: compile_flow (Compile Process) on And_Gate_syn|And_Gate_Implmnt
# Tue Nov  7 09:20:57 2023

Running: compiler (Compile Input) on And_Gate_syn|And_Gate_Implmnt
# Tue Nov  7 09:20:57 2023
Copied /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/And_Gate/And_Gate_Implmnt/synwork/And_Gate_comp.srs to /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/And_Gate/And_Gate_Implmnt/And_Gate.srs

compiler completed
# Tue Nov  7 09:20:58 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on And_Gate_syn|And_Gate_Implmnt
# Tue Nov  7 09:20:58 2023

multi_srs_gen completed
# Tue Nov  7 09:20:59 2023

Return Code: 0
Run Time:00h:00m:01s
Copied /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/And_Gate/And_Gate_Implmnt/synwork/And_Gate_mult.srs to /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/And_Gate/And_Gate_Implmnt/And_Gate.srs
Complete: Compile Process on And_Gate_syn|And_Gate_Implmnt

Running: premap (Pre-mapping) on And_Gate_syn|And_Gate_Implmnt
# Tue Nov  7 09:20:59 2023

premap completed
# Tue Nov  7 09:20:59 2023

Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on And_Gate_syn|And_Gate_Implmnt

Running: map (Map) on And_Gate_syn|And_Gate_Implmnt
# Tue Nov  7 09:20:59 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on And_Gate_syn|And_Gate_Implmnt
# Tue Nov  7 09:20:59 2023
Copied /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/And_Gate/And_Gate_Implmnt/synwork/And_Gate_m.srm to /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/And_Gate/And_Gate_Implmnt/And_Gate.srm

fpga_mapper completed
# Tue Nov  7 09:20:59 2023

Return Code: 0
Run Time:00h:00m:00s
Complete: Map on And_Gate_syn|And_Gate_Implmnt
Complete: Logic Synthesis on And_Gate_syn|And_Gate_Implmnt

exit status=0

exit status=0

