<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › io.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>io.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1994, 1995 Waldorf GmbH</span>
<span class="cm"> * Copyright (C) 1994 - 2000, 06 Ralf Baechle</span>
<span class="cm"> * Copyright (C) 1999, 2000 Silicon Graphics, Inc.</span>
<span class="cm"> * Copyright (C) 2004, 2005  MIPS Technologies, Inc.  All rights reserved.</span>
<span class="cm"> *	Author:	Maciej W. Rozycki &lt;macro@mips.com&gt;</span>
<span class="cm"> */</span>
<span class="cp">#ifndef _ASM_IO_H</span>
<span class="cp">#define _ASM_IO_H</span>

<span class="cp">#include &lt;linux/compiler.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>

<span class="cp">#include &lt;asm/addrspace.h&gt;</span>
<span class="cp">#include &lt;asm/byteorder.h&gt;</span>
<span class="cp">#include &lt;asm/cpu.h&gt;</span>
<span class="cp">#include &lt;asm/cpu-features.h&gt;</span>
<span class="cp">#include &lt;asm-generic/iomap.h&gt;</span>
<span class="cp">#include &lt;asm/page.h&gt;</span>
<span class="cp">#include &lt;asm/pgtable-bits.h&gt;</span>
<span class="cp">#include &lt;asm/processor.h&gt;</span>
<span class="cp">#include &lt;asm/string.h&gt;</span>

<span class="cp">#include &lt;ioremap.h&gt;</span>
<span class="cp">#include &lt;mangle-port.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * Slowdown I/O port space accesses for antique hardware.</span>
<span class="cm"> */</span>
<span class="cp">#undef CONF_SLOWDOWN_IO</span>

<span class="cm">/*</span>
<span class="cm"> * Raw operations are never swapped in software.  OTOH values that raw</span>
<span class="cm"> * operations are working on may or may not have been swapped by the bus</span>
<span class="cm"> * hardware.  An example use would be for flash memory that&#39;s used for</span>
<span class="cm"> * execute in place.</span>
<span class="cm"> */</span>
<span class="cp"># define __raw_ioswabb(a, x)	(x)</span>
<span class="cp"># define __raw_ioswabw(a, x)	(x)</span>
<span class="cp"># define __raw_ioswabl(a, x)	(x)</span>
<span class="cp"># define __raw_ioswabq(a, x)	(x)</span>
<span class="cp"># define ____raw_ioswabq(a, x)	(x)</span>

<span class="cm">/* ioswab[bwlq], __mem_ioswab[bwlq] are defined in mangle-port.h */</span>

<span class="cp">#define IO_SPACE_LIMIT 0xffff</span>

<span class="cm">/*</span>
<span class="cm"> * On MIPS I/O ports are memory mapped, so we access them using normal</span>
<span class="cm"> * load/store instructions. mips_io_port_base is the virtual address to</span>
<span class="cm"> * which all ports are being mapped.  For sake of efficiency some code</span>
<span class="cm"> * assumes that this is an address that can be loaded with a single lui</span>
<span class="cm"> * instruction, so the lower 16 bits must be zero.  Should be true on</span>
<span class="cm"> * on any sane architecture; generic code does not use this assumption.</span>
<span class="cm"> */</span>
<span class="k">extern</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mips_io_port_base</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * Gcc will generate code to load the value of mips_io_port_base after each</span>
<span class="cm"> * function call which may be fairly wasteful in some cases.  So we don&#39;t</span>
<span class="cm"> * play quite by the book.  We tell gcc mips_io_port_base is a long variable</span>
<span class="cm"> * which solves the code generation issue.  Now we need to violate the</span>
<span class="cm"> * aliasing rules a little to make initialization possible and finally we</span>
<span class="cm"> * will need the barrier() to fight side effects of the aliasing chat.</span>
<span class="cm"> * This trickery will eventually collapse under gcc&#39;s optimizer.  Oh well.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">set_io_port_base</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="o">*</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="p">)</span> <span class="o">&amp;</span><span class="n">mips_io_port_base</span> <span class="o">=</span> <span class="n">base</span><span class="p">;</span>
	<span class="n">barrier</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Thanks to James van Artsdalen for a better timing-fix than</span>
<span class="cm"> * the two short jumps: using outb&#39;s to a nonexistent port seems</span>
<span class="cm"> * to guarantee better timings even on fast machines.</span>
<span class="cm"> *</span>
<span class="cm"> * On the other hand, I&#39;d like to be sure of a non-existent port:</span>
<span class="cm"> * I feel a bit unsafe about using 0x80 (should be safe, though)</span>
<span class="cm"> *</span>
<span class="cm"> *		Linus</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#define __SLOW_DOWN_IO \</span>
<span class="cp">	__asm__ __volatile__( \</span>
<span class="cp">		&quot;sb\t$0,0x80(%0)&quot; \</span>
<span class="cp">		: : &quot;r&quot; (mips_io_port_base));</span>

<span class="cp">#ifdef CONF_SLOWDOWN_IO</span>
<span class="cp">#ifdef REALLY_SLOW_IO</span>
<span class="cp">#define SLOW_DOWN_IO { __SLOW_DOWN_IO; __SLOW_DOWN_IO; __SLOW_DOWN_IO; __SLOW_DOWN_IO; }</span>
<span class="cp">#else</span>
<span class="cp">#define SLOW_DOWN_IO __SLOW_DOWN_IO</span>
<span class="cp">#endif</span>
<span class="cp">#else</span>
<span class="cp">#define SLOW_DOWN_IO</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> *     virt_to_phys    -       map virtual addresses to physical</span>
<span class="cm"> *     @address: address to remap</span>
<span class="cm"> *</span>
<span class="cm"> *     The returned physical address is the physical (CPU) mapping for</span>
<span class="cm"> *     the memory address given. It is only valid to use this function on</span>
<span class="cm"> *     addresses directly mapped or allocated via kmalloc.</span>
<span class="cm"> *</span>
<span class="cm"> *     This function does not give bus mappings for DMA transfers. In</span>
<span class="cm"> *     almost all conceivable cases a device driver should not be using</span>
<span class="cm"> *     this function</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">virt_to_phys</span><span class="p">(</span><span class="k">volatile</span> <span class="k">const</span> <span class="kt">void</span> <span class="o">*</span><span class="n">address</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">address</span> <span class="o">-</span> <span class="n">PAGE_OFFSET</span> <span class="o">+</span> <span class="n">PHYS_OFFSET</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> *     phys_to_virt    -       map physical address to virtual</span>
<span class="cm"> *     @address: address to remap</span>
<span class="cm"> *</span>
<span class="cm"> *     The returned virtual address is a current CPU mapping for</span>
<span class="cm"> *     the memory address given. It is only valid to use this function on</span>
<span class="cm"> *     addresses that have a kernel mapping</span>
<span class="cm"> *</span>
<span class="cm"> *     This function does not handle bus mappings for DMA transfers. In</span>
<span class="cm"> *     almost all conceivable cases a device driver should not be using</span>
<span class="cm"> *     this function</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="o">*</span> <span class="nf">phys_to_virt</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">address</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)(</span><span class="n">address</span> <span class="o">+</span> <span class="n">PAGE_OFFSET</span> <span class="o">-</span> <span class="n">PHYS_OFFSET</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * ISA I/O bus memory addresses are 1:1 with the physical address.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">isa_virt_to_bus</span><span class="p">(</span><span class="k">volatile</span> <span class="kt">void</span> <span class="o">*</span> <span class="n">address</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">address</span> <span class="o">-</span> <span class="n">PAGE_OFFSET</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="o">*</span> <span class="nf">isa_bus_to_virt</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">address</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)(</span><span class="n">address</span> <span class="o">+</span> <span class="n">PAGE_OFFSET</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define isa_page_to_bus page_to_phys</span>

<span class="cm">/*</span>
<span class="cm"> * However PCI ones are not necessarily 1:1 and therefore these interfaces</span>
<span class="cm"> * are forbidden in portable PCI drivers.</span>
<span class="cm"> *</span>
<span class="cm"> * Allow them for x86 for legacy drivers, though.</span>
<span class="cm"> */</span>
<span class="cp">#define virt_to_bus virt_to_phys</span>
<span class="cp">#define bus_to_virt phys_to_virt</span>

<span class="cm">/*</span>
<span class="cm"> * Change &quot;struct page&quot; to physical address.</span>
<span class="cm"> */</span>
<span class="cp">#define page_to_phys(page)	((dma_addr_t)page_to_pfn(page) &lt;&lt; PAGE_SHIFT)</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span> <span class="n">__ioremap</span><span class="p">(</span><span class="n">phys_t</span> <span class="n">offset</span><span class="p">,</span> <span class="n">phys_t</span> <span class="n">size</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__iounmap</span><span class="p">(</span><span class="k">const</span> <span class="k">volatile</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">addr</span><span class="p">);</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span> <span class="nf">__ioremap_mode</span><span class="p">(</span><span class="n">phys_t</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">,</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">addr</span> <span class="o">=</span> <span class="n">plat_ioremap</span><span class="p">(</span><span class="n">offset</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">addr</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">addr</span><span class="p">;</span>

<span class="cp">#define __IS_LOW512(addr) (!((phys_t)(addr) &amp; (phys_t) ~0x1fffffffULL))</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_64bit_addresses</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u64</span> <span class="n">base</span> <span class="o">=</span> <span class="n">UNCAC_BASE</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		 * R10000 supports a 2 bit uncached attribute therefore</span>
<span class="cm">		 * UNCAC_BASE may not equal IO_BASE.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">==</span> <span class="n">_CACHE_UNCACHED</span><span class="p">)</span>
			<span class="n">base</span> <span class="o">=</span> <span class="p">(</span><span class="n">u64</span><span class="p">)</span> <span class="n">IO_BASE</span><span class="p">;</span>
		<span class="k">return</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">offset</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">__builtin_constant_p</span><span class="p">(</span><span class="n">offset</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		   <span class="n">__builtin_constant_p</span><span class="p">(</span><span class="n">size</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">__builtin_constant_p</span><span class="p">(</span><span class="n">flags</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">phys_t</span> <span class="n">phys_addr</span><span class="p">,</span> <span class="n">last_addr</span><span class="p">;</span>

		<span class="n">phys_addr</span> <span class="o">=</span> <span class="n">fixup_bigphys_addr</span><span class="p">(</span><span class="n">offset</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>

		<span class="cm">/* Don&#39;t allow wraparound or zero size. */</span>
		<span class="n">last_addr</span> <span class="o">=</span> <span class="n">phys_addr</span> <span class="o">+</span> <span class="n">size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">size</span> <span class="o">||</span> <span class="n">last_addr</span> <span class="o">&lt;</span> <span class="n">phys_addr</span><span class="p">)</span>
			<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		 * Map uncached objects in the low 512MB of address</span>
<span class="cm">		 * space using KSEG1.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">__IS_LOW512</span><span class="p">(</span><span class="n">phys_addr</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">__IS_LOW512</span><span class="p">(</span><span class="n">last_addr</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		    <span class="n">flags</span> <span class="o">==</span> <span class="n">_CACHE_UNCACHED</span><span class="p">)</span>
			<span class="k">return</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span>
				<span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">CKSEG1ADDR</span><span class="p">(</span><span class="n">phys_addr</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">__ioremap</span><span class="p">(</span><span class="n">offset</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

<span class="cp">#undef __IS_LOW512</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * ioremap     -   map bus memory into CPU space</span>
<span class="cm"> * @offset:    bus address of the memory</span>
<span class="cm"> * @size:      size of the resource to map</span>
<span class="cm"> *</span>
<span class="cm"> * ioremap performs a platform specific sequence of operations to</span>
<span class="cm"> * make bus memory CPU accessible via the readb/readw/readl/writeb/</span>
<span class="cm"> * writew/writel functions and the other mmio helpers. The returned</span>
<span class="cm"> * address is not guaranteed to be usable directly as a virtual</span>
<span class="cm"> * address.</span>
<span class="cm"> */</span>
<span class="cp">#define ioremap(offset, size)						\</span>
<span class="cp">	__ioremap_mode((offset), (size), _CACHE_UNCACHED)</span>

<span class="cm">/*</span>
<span class="cm"> * ioremap_nocache     -   map bus memory into CPU space</span>
<span class="cm"> * @offset:    bus address of the memory</span>
<span class="cm"> * @size:      size of the resource to map</span>
<span class="cm"> *</span>
<span class="cm"> * ioremap_nocache performs a platform specific sequence of operations to</span>
<span class="cm"> * make bus memory CPU accessible via the readb/readw/readl/writeb/</span>
<span class="cm"> * writew/writel functions and the other mmio helpers. The returned</span>
<span class="cm"> * address is not guaranteed to be usable directly as a virtual</span>
<span class="cm"> * address.</span>
<span class="cm"> *</span>
<span class="cm"> * This version of ioremap ensures that the memory is marked uncachable</span>
<span class="cm"> * on the CPU as well as honouring existing caching rules from things like</span>
<span class="cm"> * the PCI bus. Note that there are other caches and buffers on many</span>
<span class="cm"> * busses. In particular driver authors should read up on PCI writes</span>
<span class="cm"> *</span>
<span class="cm"> * It&#39;s useful if some control registers are in such an area and</span>
<span class="cm"> * write combining or read caching is not desirable:</span>
<span class="cm"> */</span>
<span class="cp">#define ioremap_nocache(offset, size)					\</span>
<span class="cp">	__ioremap_mode((offset), (size), _CACHE_UNCACHED)</span>

<span class="cm">/*</span>
<span class="cm"> * ioremap_cachable -   map bus memory into CPU space</span>
<span class="cm"> * @offset:         bus address of the memory</span>
<span class="cm"> * @size:           size of the resource to map</span>
<span class="cm"> *</span>
<span class="cm"> * ioremap_nocache performs a platform specific sequence of operations to</span>
<span class="cm"> * make bus memory CPU accessible via the readb/readw/readl/writeb/</span>
<span class="cm"> * writew/writel functions and the other mmio helpers. The returned</span>
<span class="cm"> * address is not guaranteed to be usable directly as a virtual</span>
<span class="cm"> * address.</span>
<span class="cm"> *</span>
<span class="cm"> * This version of ioremap ensures that the memory is marked cachable by</span>
<span class="cm"> * the CPU.  Also enables full write-combining.  Useful for some</span>
<span class="cm"> * memory-like regions on I/O busses.</span>
<span class="cm"> */</span>
<span class="cp">#define ioremap_cachable(offset, size)					\</span>
<span class="cp">	__ioremap_mode((offset), (size), _page_cachable_default)</span>

<span class="cm">/*</span>
<span class="cm"> * These two are MIPS specific ioremap variant.  ioremap_cacheable_cow</span>
<span class="cm"> * requests a cachable mapping, ioremap_uncached_accelerated requests a</span>
<span class="cm"> * mapping using the uncached accelerated mode which isn&#39;t supported on</span>
<span class="cm"> * all processors.</span>
<span class="cm"> */</span>
<span class="cp">#define ioremap_cacheable_cow(offset, size)				\</span>
<span class="cp">	__ioremap_mode((offset), (size), _CACHE_CACHABLE_COW)</span>
<span class="cp">#define ioremap_uncached_accelerated(offset, size)			\</span>
<span class="cp">	__ioremap_mode((offset), (size), _CACHE_UNCACHED_ACCELERATED)</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">iounmap</span><span class="p">(</span><span class="k">const</span> <span class="k">volatile</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">plat_iounmap</span><span class="p">(</span><span class="n">addr</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

<span class="cp">#define __IS_KSEG1(addr) (((unsigned long)(addr) &amp; ~0x1fffffffUL) == CKSEG1)</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_64bit_addresses</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">__builtin_constant_p</span><span class="p">(</span><span class="n">addr</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">__IS_KSEG1</span><span class="p">(</span><span class="n">addr</span><span class="p">)))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">__iounmap</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>

<span class="cp">#undef __IS_KSEG1</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_CPU_CAVIUM_OCTEON</span>
<span class="cp">#define war_octeon_io_reorder_wmb()  		wmb()</span>
<span class="cp">#else</span>
<span class="cp">#define war_octeon_io_reorder_wmb()		do { } while (0)</span>
<span class="cp">#endif</span>

<span class="cp">#define __BUILD_MEMORY_SINGLE(pfx, bwlq, type, irq)			\</span>
<span class="cp">									\</span>
<span class="cp">static inline void pfx##write##bwlq(type val,				\</span>
<span class="cp">				    volatile void __iomem *mem)		\</span>
<span class="cp">{									\</span>
<span class="cp">	volatile type *__mem;						\</span>
<span class="cp">	type __val;							\</span>
<span class="cp">									\</span>
<span class="cp">	war_octeon_io_reorder_wmb();					\</span>
<span class="cp">									\</span>
<span class="cp">	__mem = (void *)__swizzle_addr_##bwlq((unsigned long)(mem));	\</span>
<span class="cp">									\</span>
<span class="cp">	__val = pfx##ioswab##bwlq(__mem, val);				\</span>
<span class="cp">									\</span>
<span class="cp">	if (sizeof(type) != sizeof(u64) || sizeof(u64) == sizeof(long))	\</span>
<span class="cp">		*__mem = __val;						\</span>
<span class="cp">	else if (cpu_has_64bits) {					\</span>
<span class="cp">		unsigned long __flags;					\</span>
<span class="cp">		type __tmp;						\</span>
<span class="cp">									\</span>
<span class="cp">		if (irq)						\</span>
<span class="cp">			local_irq_save(__flags);			\</span>
<span class="cp">		__asm__ __volatile__(					\</span>
<span class="cp">			&quot;.set	mips3&quot;		&quot;\t\t# __writeq&quot;&quot;\n\t&quot;	\</span>
<span class="cp">			&quot;dsll32	%L0, %L0, 0&quot;			&quot;\n\t&quot;	\</span>
<span class="cp">			&quot;dsrl32	%L0, %L0, 0&quot;			&quot;\n\t&quot;	\</span>
<span class="cp">			&quot;dsll32	%M0, %M0, 0&quot;			&quot;\n\t&quot;	\</span>
<span class="cp">			&quot;or	%L0, %L0, %M0&quot;			&quot;\n\t&quot;	\</span>
<span class="cp">			&quot;sd	%L0, %2&quot;			&quot;\n\t&quot;	\</span>
<span class="cp">			&quot;.set	mips0&quot;				&quot;\n&quot;	\</span>
<span class="cp">			: &quot;=r&quot; (__tmp)					\</span>
<span class="cp">			: &quot;0&quot; (__val), &quot;m&quot; (*__mem));			\</span>
<span class="cp">		if (irq)						\</span>
<span class="cp">			local_irq_restore(__flags);			\</span>
<span class="cp">	} else								\</span>
<span class="cp">		BUG();							\</span>
<span class="cp">}									\</span>
<span class="cp">									\</span>
<span class="cp">static inline type pfx##read##bwlq(const volatile void __iomem *mem)	\</span>
<span class="cp">{									\</span>
<span class="cp">	volatile type *__mem;						\</span>
<span class="cp">	type __val;							\</span>
<span class="cp">									\</span>
<span class="cp">	__mem = (void *)__swizzle_addr_##bwlq((unsigned long)(mem));	\</span>
<span class="cp">									\</span>
<span class="cp">	if (sizeof(type) != sizeof(u64) || sizeof(u64) == sizeof(long))	\</span>
<span class="cp">		__val = *__mem;						\</span>
<span class="cp">	else if (cpu_has_64bits) {					\</span>
<span class="cp">		unsigned long __flags;					\</span>
<span class="cp">									\</span>
<span class="cp">		if (irq)						\</span>
<span class="cp">			local_irq_save(__flags);			\</span>
<span class="cp">		__asm__ __volatile__(					\</span>
<span class="cp">			&quot;.set	mips3&quot;		&quot;\t\t# __readq&quot;	&quot;\n\t&quot;	\</span>
<span class="cp">			&quot;ld	%L0, %1&quot;			&quot;\n\t&quot;	\</span>
<span class="cp">			&quot;dsra32	%M0, %L0, 0&quot;			&quot;\n\t&quot;	\</span>
<span class="cp">			&quot;sll	%L0, %L0, 0&quot;			&quot;\n\t&quot;	\</span>
<span class="cp">			&quot;.set	mips0&quot;				&quot;\n&quot;	\</span>
<span class="cp">			: &quot;=r&quot; (__val)					\</span>
<span class="cp">			: &quot;m&quot; (*__mem));				\</span>
<span class="cp">		if (irq)						\</span>
<span class="cp">			local_irq_restore(__flags);			\</span>
<span class="cp">	} else {							\</span>
<span class="cp">		__val = 0;						\</span>
<span class="cp">		BUG();							\</span>
<span class="cp">	}								\</span>
<span class="cp">									\</span>
<span class="cp">	return pfx##ioswab##bwlq(__mem, __val);				\</span>
<span class="cp">}</span>

<span class="cp">#define __BUILD_IOPORT_SINGLE(pfx, bwlq, type, p, slow)			\</span>
<span class="cp">									\</span>
<span class="cp">static inline void pfx##out##bwlq##p(type val, unsigned long port)	\</span>
<span class="cp">{									\</span>
<span class="cp">	volatile type *__addr;						\</span>
<span class="cp">	type __val;							\</span>
<span class="cp">									\</span>
<span class="cp">	war_octeon_io_reorder_wmb();					\</span>
<span class="cp">									\</span>
<span class="cp">	__addr = (void *)__swizzle_addr_##bwlq(mips_io_port_base + port); \</span>
<span class="cp">									\</span>
<span class="cp">	__val = pfx##ioswab##bwlq(__addr, val);				\</span>
<span class="cp">									\</span>
<span class="cp">	</span><span class="cm">/* Really, we want this to be atomic */</span><span class="cp">				\</span>
<span class="cp">	BUILD_BUG_ON(sizeof(type) &gt; sizeof(unsigned long));		\</span>
<span class="cp">									\</span>
<span class="cp">	*__addr = __val;						\</span>
<span class="cp">	slow;								\</span>
<span class="cp">}									\</span>
<span class="cp">									\</span>
<span class="cp">static inline type pfx##in##bwlq##p(unsigned long port)			\</span>
<span class="cp">{									\</span>
<span class="cp">	volatile type *__addr;						\</span>
<span class="cp">	type __val;							\</span>
<span class="cp">									\</span>
<span class="cp">	__addr = (void *)__swizzle_addr_##bwlq(mips_io_port_base + port); \</span>
<span class="cp">									\</span>
<span class="cp">	BUILD_BUG_ON(sizeof(type) &gt; sizeof(unsigned long));		\</span>
<span class="cp">									\</span>
<span class="cp">	__val = *__addr;						\</span>
<span class="cp">	slow;								\</span>
<span class="cp">									\</span>
<span class="cp">	return pfx##ioswab##bwlq(__addr, __val);			\</span>
<span class="cp">}</span>

<span class="cp">#define __BUILD_MEMORY_PFX(bus, bwlq, type)				\</span>
<span class="cp">									\</span>
<span class="cp">__BUILD_MEMORY_SINGLE(bus, bwlq, type, 1)</span>

<span class="cp">#define BUILDIO_MEM(bwlq, type)						\</span>
<span class="cp">									\</span>
<span class="cp">__BUILD_MEMORY_PFX(__raw_, bwlq, type)					\</span>
<span class="cp">__BUILD_MEMORY_PFX(, bwlq, type)					\</span>
<span class="cp">__BUILD_MEMORY_PFX(__mem_, bwlq, type)					\</span>

<span class="n">BUILDIO_MEM</span><span class="p">(</span><span class="n">b</span><span class="p">,</span> <span class="n">u8</span><span class="p">)</span>
<span class="n">BUILDIO_MEM</span><span class="p">(</span><span class="n">w</span><span class="p">,</span> <span class="n">u16</span><span class="p">)</span>
<span class="n">BUILDIO_MEM</span><span class="p">(</span><span class="n">l</span><span class="p">,</span> <span class="n">u32</span><span class="p">)</span>
<span class="n">BUILDIO_MEM</span><span class="p">(</span><span class="n">q</span><span class="p">,</span> <span class="n">u64</span><span class="p">)</span>

<span class="cp">#define __BUILD_IOPORT_PFX(bus, bwlq, type)				\</span>
<span class="cp">	__BUILD_IOPORT_SINGLE(bus, bwlq, type, ,)			\</span>
<span class="cp">	__BUILD_IOPORT_SINGLE(bus, bwlq, type, _p, SLOW_DOWN_IO)</span>

<span class="cp">#define BUILDIO_IOPORT(bwlq, type)					\</span>
<span class="cp">	__BUILD_IOPORT_PFX(, bwlq, type)				\</span>
<span class="cp">	__BUILD_IOPORT_PFX(__mem_, bwlq, type)</span>

<span class="n">BUILDIO_IOPORT</span><span class="p">(</span><span class="n">b</span><span class="p">,</span> <span class="n">u8</span><span class="p">)</span>
<span class="n">BUILDIO_IOPORT</span><span class="p">(</span><span class="n">w</span><span class="p">,</span> <span class="n">u16</span><span class="p">)</span>
<span class="n">BUILDIO_IOPORT</span><span class="p">(</span><span class="n">l</span><span class="p">,</span> <span class="n">u32</span><span class="p">)</span>
<span class="cp">#ifdef CONFIG_64BIT</span>
<span class="n">BUILDIO_IOPORT</span><span class="p">(</span><span class="n">q</span><span class="p">,</span> <span class="n">u64</span><span class="p">)</span>
<span class="cp">#endif</span>

<span class="cp">#define __BUILDIO(bwlq, type)						\</span>
<span class="cp">									\</span>
<span class="cp">__BUILD_MEMORY_SINGLE(____raw_, bwlq, type, 0)</span>

<span class="n">__BUILDIO</span><span class="p">(</span><span class="n">q</span><span class="p">,</span> <span class="n">u64</span><span class="p">)</span>

<span class="cp">#define readb_relaxed			readb</span>
<span class="cp">#define readw_relaxed			readw</span>
<span class="cp">#define readl_relaxed			readl</span>
<span class="cp">#define readq_relaxed			readq</span>

<span class="cp">#define readb_be(addr)							\</span>
<span class="cp">	__raw_readb((__force unsigned *)(addr))</span>
<span class="cp">#define readw_be(addr)							\</span>
<span class="cp">	be16_to_cpu(__raw_readw((__force unsigned *)(addr)))</span>
<span class="cp">#define readl_be(addr)							\</span>
<span class="cp">	be32_to_cpu(__raw_readl((__force unsigned *)(addr)))</span>
<span class="cp">#define readq_be(addr)							\</span>
<span class="cp">	be64_to_cpu(__raw_readq((__force unsigned *)(addr)))</span>

<span class="cp">#define writeb_be(val, addr)						\</span>
<span class="cp">	__raw_writeb((val), (__force unsigned *)(addr))</span>
<span class="cp">#define writew_be(val, addr)						\</span>
<span class="cp">	__raw_writew(cpu_to_be16((val)), (__force unsigned *)(addr))</span>
<span class="cp">#define writel_be(val, addr)						\</span>
<span class="cp">	__raw_writel(cpu_to_be32((val)), (__force unsigned *)(addr))</span>
<span class="cp">#define writeq_be(val, addr)						\</span>
<span class="cp">	__raw_writeq(cpu_to_be64((val)), (__force unsigned *)(addr))</span>

<span class="cm">/*</span>
<span class="cm"> * Some code tests for these symbols</span>
<span class="cm"> */</span>
<span class="cp">#define readq				readq</span>
<span class="cp">#define writeq				writeq</span>

<span class="cp">#define __BUILD_MEMORY_STRING(bwlq, type)				\</span>
<span class="cp">									\</span>
<span class="cp">static inline void writes##bwlq(volatile void __iomem *mem,		\</span>
<span class="cp">				const void *addr, unsigned int count)	\</span>
<span class="cp">{									\</span>
<span class="cp">	const volatile type *__addr = addr;				\</span>
<span class="cp">									\</span>
<span class="cp">	while (count--) {						\</span>
<span class="cp">		__mem_write##bwlq(*__addr, mem);			\</span>
<span class="cp">		__addr++;						\</span>
<span class="cp">	}								\</span>
<span class="cp">}									\</span>
<span class="cp">									\</span>
<span class="cp">static inline void reads##bwlq(volatile void __iomem *mem, void *addr,	\</span>
<span class="cp">			       unsigned int count)			\</span>
<span class="cp">{									\</span>
<span class="cp">	volatile type *__addr = addr;					\</span>
<span class="cp">									\</span>
<span class="cp">	while (count--) {						\</span>
<span class="cp">		*__addr = __mem_read##bwlq(mem);			\</span>
<span class="cp">		__addr++;						\</span>
<span class="cp">	}								\</span>
<span class="cp">}</span>

<span class="cp">#define __BUILD_IOPORT_STRING(bwlq, type)				\</span>
<span class="cp">									\</span>
<span class="cp">static inline void outs##bwlq(unsigned long port, const void *addr,	\</span>
<span class="cp">			      unsigned int count)			\</span>
<span class="cp">{									\</span>
<span class="cp">	const volatile type *__addr = addr;				\</span>
<span class="cp">									\</span>
<span class="cp">	while (count--) {						\</span>
<span class="cp">		__mem_out##bwlq(*__addr, port);				\</span>
<span class="cp">		__addr++;						\</span>
<span class="cp">	}								\</span>
<span class="cp">}									\</span>
<span class="cp">									\</span>
<span class="cp">static inline void ins##bwlq(unsigned long port, void *addr,		\</span>
<span class="cp">			     unsigned int count)			\</span>
<span class="cp">{									\</span>
<span class="cp">	volatile type *__addr = addr;					\</span>
<span class="cp">									\</span>
<span class="cp">	while (count--) {						\</span>
<span class="cp">		*__addr = __mem_in##bwlq(port);				\</span>
<span class="cp">		__addr++;						\</span>
<span class="cp">	}								\</span>
<span class="cp">}</span>

<span class="cp">#define BUILDSTRING(bwlq, type)						\</span>
<span class="cp">									\</span>
<span class="cp">__BUILD_MEMORY_STRING(bwlq, type)					\</span>
<span class="cp">__BUILD_IOPORT_STRING(bwlq, type)</span>

<span class="n">BUILDSTRING</span><span class="p">(</span><span class="n">b</span><span class="p">,</span> <span class="n">u8</span><span class="p">)</span>
<span class="n">BUILDSTRING</span><span class="p">(</span><span class="n">w</span><span class="p">,</span> <span class="n">u16</span><span class="p">)</span>
<span class="n">BUILDSTRING</span><span class="p">(</span><span class="n">l</span><span class="p">,</span> <span class="n">u32</span><span class="p">)</span>
<span class="cp">#ifdef CONFIG_64BIT</span>
<span class="n">BUILDSTRING</span><span class="p">(</span><span class="n">q</span><span class="p">,</span> <span class="n">u64</span><span class="p">)</span>
<span class="cp">#endif</span>


<span class="cp">#ifdef CONFIG_CPU_CAVIUM_OCTEON</span>
<span class="cp">#define mmiowb() wmb()</span>
<span class="cp">#else</span>
<span class="cm">/* Depends on MIPS II instruction set */</span>
<span class="cp">#define mmiowb() asm volatile (&quot;sync&quot; ::: &quot;memory&quot;)</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="n">memset_io</span><span class="p">(</span><span class="k">volatile</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">val</span><span class="p">,</span> <span class="kt">int</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">memset</span><span class="p">((</span><span class="kt">void</span> <span class="n">__force</span> <span class="o">*</span><span class="p">)</span> <span class="n">addr</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="n">count</span><span class="p">);</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="n">memcpy_fromio</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">dst</span><span class="p">,</span> <span class="k">const</span> <span class="k">volatile</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">src</span><span class="p">,</span> <span class="kt">int</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="n">dst</span><span class="p">,</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__force</span> <span class="o">*</span><span class="p">)</span> <span class="n">src</span><span class="p">,</span> <span class="n">count</span><span class="p">);</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="n">memcpy_toio</span><span class="p">(</span><span class="k">volatile</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">dst</span><span class="p">,</span> <span class="k">const</span> <span class="kt">void</span> <span class="o">*</span><span class="n">src</span><span class="p">,</span> <span class="kt">int</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">memcpy</span><span class="p">((</span><span class="kt">void</span> <span class="n">__force</span> <span class="o">*</span><span class="p">)</span> <span class="n">dst</span><span class="p">,</span> <span class="n">src</span><span class="p">,</span> <span class="n">count</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * The caches on some architectures aren&#39;t dma-coherent and have need to</span>
<span class="cm"> * handle this in software.  There are three types of operations that</span>
<span class="cm"> * can be applied to dma buffers.</span>
<span class="cm"> *</span>
<span class="cm"> *  - dma_cache_wback_inv(start, size) makes caches and coherent by</span>
<span class="cm"> *    writing the content of the caches back to memory, if necessary.</span>
<span class="cm"> *    The function also invalidates the affected part of the caches as</span>
<span class="cm"> *    necessary before DMA transfers from outside to memory.</span>
<span class="cm"> *  - dma_cache_wback(start, size) makes caches and coherent by</span>
<span class="cm"> *    writing the content of the caches back to memory, if necessary.</span>
<span class="cm"> *    The function also invalidates the affected part of the caches as</span>
<span class="cm"> *    necessary before DMA transfers from outside to memory.</span>
<span class="cm"> *  - dma_cache_inv(start, size) invalidates the affected parts of the</span>
<span class="cm"> *    caches.  Dirty lines of the caches may be written back or simply</span>
<span class="cm"> *    be discarded.  This operation is necessary before dma operations</span>
<span class="cm"> *    to the memory.</span>
<span class="cm"> *</span>
<span class="cm"> * This API used to be exported; it now is for arch code internal use only.</span>
<span class="cm"> */</span>
<span class="cp">#ifdef CONFIG_DMA_NONCOHERENT</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">_dma_cache_wback_inv</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">_dma_cache_wback</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">_dma_cache_inv</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">);</span>

<span class="cp">#define dma_cache_wback_inv(start, size)	_dma_cache_wback_inv(start, size)</span>
<span class="cp">#define dma_cache_wback(start, size)		_dma_cache_wback(start, size)</span>
<span class="cp">#define dma_cache_inv(start, size)		_dma_cache_inv(start, size)</span>

<span class="cp">#else </span><span class="cm">/* Sane hardware */</span><span class="cp"></span>

<span class="cp">#define dma_cache_wback_inv(start,size)	\</span>
<span class="cp">	do { (void) (start); (void) (size); } while (0)</span>
<span class="cp">#define dma_cache_wback(start,size)	\</span>
<span class="cp">	do { (void) (start); (void) (size); } while (0)</span>
<span class="cp">#define dma_cache_inv(start,size)	\</span>
<span class="cp">	do { (void) (start); (void) (size); } while (0)</span>

<span class="cp">#endif </span><span class="cm">/* CONFIG_DMA_NONCOHERENT */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Read a 32-bit register that requires a 64-bit read cycle on the bus.</span>
<span class="cm"> * Avoid interrupt mucking, just adjust the address for 4-byte access.</span>
<span class="cm"> * Assume the addresses are 8-byte aligned.</span>
<span class="cm"> */</span>
<span class="cp">#ifdef __MIPSEB__</span>
<span class="cp">#define __CSR_32_ADJUST 4</span>
<span class="cp">#else</span>
<span class="cp">#define __CSR_32_ADJUST 0</span>
<span class="cp">#endif</span>

<span class="cp">#define csr_out32(v, a) (*(volatile u32 *)((unsigned long)(a) + __CSR_32_ADJUST) = (v))</span>
<span class="cp">#define csr_in32(a)    (*(volatile u32 *)((unsigned long)(a) + __CSR_32_ADJUST))</span>

<span class="cm">/*</span>
<span class="cm"> * Convert a physical pointer to a virtual kernel pointer for /dev/mem</span>
<span class="cm"> * access</span>
<span class="cm"> */</span>
<span class="cp">#define xlate_dev_mem_ptr(p)	__va(p)</span>

<span class="cm">/*</span>
<span class="cm"> * Convert a virtual cached pointer to an uncached pointer</span>
<span class="cm"> */</span>
<span class="cp">#define xlate_dev_kmem_ptr(p)	p</span>

<span class="cp">#endif </span><span class="cm">/* _ASM_IO_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
