<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › kernel › cpu › sh2a › pinmux-sh7203.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>pinmux-sh7203.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * SH7203 Pinmux</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2008  Magnus Damm</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/gpio.h&gt;</span>
<span class="cp">#include &lt;cpu/sh7203.h&gt;</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PINMUX_RESERVED</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>

	<span class="n">PINMUX_DATA_BEGIN</span><span class="p">,</span>
	<span class="n">PA7_DATA</span><span class="p">,</span> <span class="n">PA6_DATA</span><span class="p">,</span> <span class="n">PA5_DATA</span><span class="p">,</span> <span class="n">PA4_DATA</span><span class="p">,</span>
	<span class="n">PA3_DATA</span><span class="p">,</span> <span class="n">PA2_DATA</span><span class="p">,</span> <span class="n">PA1_DATA</span><span class="p">,</span> <span class="n">PA0_DATA</span><span class="p">,</span>
	<span class="n">PB12_DATA</span><span class="p">,</span>
	<span class="n">PB11_DATA</span><span class="p">,</span> <span class="n">PB10_DATA</span><span class="p">,</span> <span class="n">PB9_DATA</span><span class="p">,</span> <span class="n">PB8_DATA</span><span class="p">,</span>
	<span class="n">PB7_DATA</span><span class="p">,</span> <span class="n">PB6_DATA</span><span class="p">,</span> <span class="n">PB5_DATA</span><span class="p">,</span> <span class="n">PB4_DATA</span><span class="p">,</span>
	<span class="n">PB3_DATA</span><span class="p">,</span> <span class="n">PB2_DATA</span><span class="p">,</span> <span class="n">PB1_DATA</span><span class="p">,</span> <span class="n">PB0_DATA</span><span class="p">,</span>
	<span class="n">PC14_DATA</span><span class="p">,</span> <span class="n">PC13_DATA</span><span class="p">,</span> <span class="n">PC12_DATA</span><span class="p">,</span>
	<span class="n">PC11_DATA</span><span class="p">,</span> <span class="n">PC10_DATA</span><span class="p">,</span> <span class="n">PC9_DATA</span><span class="p">,</span> <span class="n">PC8_DATA</span><span class="p">,</span>
	<span class="n">PC7_DATA</span><span class="p">,</span> <span class="n">PC6_DATA</span><span class="p">,</span> <span class="n">PC5_DATA</span><span class="p">,</span> <span class="n">PC4_DATA</span><span class="p">,</span>
	<span class="n">PC3_DATA</span><span class="p">,</span> <span class="n">PC2_DATA</span><span class="p">,</span> <span class="n">PC1_DATA</span><span class="p">,</span> <span class="n">PC0_DATA</span><span class="p">,</span>
	<span class="n">PD15_DATA</span><span class="p">,</span> <span class="n">PD14_DATA</span><span class="p">,</span> <span class="n">PD13_DATA</span><span class="p">,</span> <span class="n">PD12_DATA</span><span class="p">,</span>
	<span class="n">PD11_DATA</span><span class="p">,</span> <span class="n">PD10_DATA</span><span class="p">,</span> <span class="n">PD9_DATA</span><span class="p">,</span> <span class="n">PD8_DATA</span><span class="p">,</span>
	<span class="n">PD7_DATA</span><span class="p">,</span> <span class="n">PD6_DATA</span><span class="p">,</span> <span class="n">PD5_DATA</span><span class="p">,</span> <span class="n">PD4_DATA</span><span class="p">,</span>
	<span class="n">PD3_DATA</span><span class="p">,</span> <span class="n">PD2_DATA</span><span class="p">,</span> <span class="n">PD1_DATA</span><span class="p">,</span> <span class="n">PD0_DATA</span><span class="p">,</span>
	<span class="n">PE15_DATA</span><span class="p">,</span> <span class="n">PE14_DATA</span><span class="p">,</span> <span class="n">PE13_DATA</span><span class="p">,</span> <span class="n">PE12_DATA</span><span class="p">,</span>
	<span class="n">PE11_DATA</span><span class="p">,</span> <span class="n">PE10_DATA</span><span class="p">,</span> <span class="n">PE9_DATA</span><span class="p">,</span> <span class="n">PE8_DATA</span><span class="p">,</span>
	<span class="n">PE7_DATA</span><span class="p">,</span> <span class="n">PE6_DATA</span><span class="p">,</span> <span class="n">PE5_DATA</span><span class="p">,</span> <span class="n">PE4_DATA</span><span class="p">,</span>
	<span class="n">PE3_DATA</span><span class="p">,</span> <span class="n">PE2_DATA</span><span class="p">,</span> <span class="n">PE1_DATA</span><span class="p">,</span> <span class="n">PE0_DATA</span><span class="p">,</span>
	<span class="n">PF30_DATA</span><span class="p">,</span> <span class="n">PF29_DATA</span><span class="p">,</span> <span class="n">PF28_DATA</span><span class="p">,</span>
	<span class="n">PF27_DATA</span><span class="p">,</span> <span class="n">PF26_DATA</span><span class="p">,</span> <span class="n">PF25_DATA</span><span class="p">,</span> <span class="n">PF24_DATA</span><span class="p">,</span>
	<span class="n">PF23_DATA</span><span class="p">,</span> <span class="n">PF22_DATA</span><span class="p">,</span> <span class="n">PF21_DATA</span><span class="p">,</span> <span class="n">PF20_DATA</span><span class="p">,</span>
	<span class="n">PF19_DATA</span><span class="p">,</span> <span class="n">PF18_DATA</span><span class="p">,</span> <span class="n">PF17_DATA</span><span class="p">,</span> <span class="n">PF16_DATA</span><span class="p">,</span>
	<span class="n">PF15_DATA</span><span class="p">,</span> <span class="n">PF14_DATA</span><span class="p">,</span> <span class="n">PF13_DATA</span><span class="p">,</span> <span class="n">PF12_DATA</span><span class="p">,</span>
	<span class="n">PF11_DATA</span><span class="p">,</span> <span class="n">PF10_DATA</span><span class="p">,</span> <span class="n">PF9_DATA</span><span class="p">,</span> <span class="n">PF8_DATA</span><span class="p">,</span>
	<span class="n">PF7_DATA</span><span class="p">,</span> <span class="n">PF6_DATA</span><span class="p">,</span> <span class="n">PF5_DATA</span><span class="p">,</span> <span class="n">PF4_DATA</span><span class="p">,</span>
	<span class="n">PF3_DATA</span><span class="p">,</span> <span class="n">PF2_DATA</span><span class="p">,</span> <span class="n">PF1_DATA</span><span class="p">,</span> <span class="n">PF0_DATA</span><span class="p">,</span>
	<span class="n">PINMUX_DATA_END</span><span class="p">,</span>

	<span class="n">PINMUX_INPUT_BEGIN</span><span class="p">,</span>
	<span class="n">FORCE_IN</span><span class="p">,</span>
	<span class="n">PA7_IN</span><span class="p">,</span> <span class="n">PA6_IN</span><span class="p">,</span> <span class="n">PA5_IN</span><span class="p">,</span> <span class="n">PA4_IN</span><span class="p">,</span>
	<span class="n">PA3_IN</span><span class="p">,</span> <span class="n">PA2_IN</span><span class="p">,</span> <span class="n">PA1_IN</span><span class="p">,</span> <span class="n">PA0_IN</span><span class="p">,</span>
	<span class="n">PB11_IN</span><span class="p">,</span> <span class="n">PB10_IN</span><span class="p">,</span> <span class="n">PB9_IN</span><span class="p">,</span> <span class="n">PB8_IN</span><span class="p">,</span>
	<span class="n">PC14_IN</span><span class="p">,</span> <span class="n">PC13_IN</span><span class="p">,</span> <span class="n">PC12_IN</span><span class="p">,</span>
	<span class="n">PC11_IN</span><span class="p">,</span> <span class="n">PC10_IN</span><span class="p">,</span> <span class="n">PC9_IN</span><span class="p">,</span> <span class="n">PC8_IN</span><span class="p">,</span>
	<span class="n">PC7_IN</span><span class="p">,</span> <span class="n">PC6_IN</span><span class="p">,</span> <span class="n">PC5_IN</span><span class="p">,</span> <span class="n">PC4_IN</span><span class="p">,</span>
	<span class="n">PC3_IN</span><span class="p">,</span> <span class="n">PC2_IN</span><span class="p">,</span> <span class="n">PC1_IN</span><span class="p">,</span> <span class="n">PC0_IN</span><span class="p">,</span>
	<span class="n">PD15_IN</span><span class="p">,</span> <span class="n">PD14_IN</span><span class="p">,</span> <span class="n">PD13_IN</span><span class="p">,</span> <span class="n">PD12_IN</span><span class="p">,</span>
	<span class="n">PD11_IN</span><span class="p">,</span> <span class="n">PD10_IN</span><span class="p">,</span> <span class="n">PD9_IN</span><span class="p">,</span> <span class="n">PD8_IN</span><span class="p">,</span>
	<span class="n">PD7_IN</span><span class="p">,</span> <span class="n">PD6_IN</span><span class="p">,</span> <span class="n">PD5_IN</span><span class="p">,</span> <span class="n">PD4_IN</span><span class="p">,</span>
	<span class="n">PD3_IN</span><span class="p">,</span> <span class="n">PD2_IN</span><span class="p">,</span> <span class="n">PD1_IN</span><span class="p">,</span> <span class="n">PD0_IN</span><span class="p">,</span>
	<span class="n">PE15_IN</span><span class="p">,</span> <span class="n">PE14_IN</span><span class="p">,</span> <span class="n">PE13_IN</span><span class="p">,</span> <span class="n">PE12_IN</span><span class="p">,</span>
	<span class="n">PE11_IN</span><span class="p">,</span> <span class="n">PE10_IN</span><span class="p">,</span> <span class="n">PE9_IN</span><span class="p">,</span> <span class="n">PE8_IN</span><span class="p">,</span>
	<span class="n">PE7_IN</span><span class="p">,</span> <span class="n">PE6_IN</span><span class="p">,</span> <span class="n">PE5_IN</span><span class="p">,</span> <span class="n">PE4_IN</span><span class="p">,</span>
	<span class="n">PE3_IN</span><span class="p">,</span> <span class="n">PE2_IN</span><span class="p">,</span> <span class="n">PE1_IN</span><span class="p">,</span> <span class="n">PE0_IN</span><span class="p">,</span>
	<span class="n">PF30_IN</span><span class="p">,</span> <span class="n">PF29_IN</span><span class="p">,</span> <span class="n">PF28_IN</span><span class="p">,</span>
	<span class="n">PF27_IN</span><span class="p">,</span> <span class="n">PF26_IN</span><span class="p">,</span> <span class="n">PF25_IN</span><span class="p">,</span> <span class="n">PF24_IN</span><span class="p">,</span>
	<span class="n">PF23_IN</span><span class="p">,</span> <span class="n">PF22_IN</span><span class="p">,</span> <span class="n">PF21_IN</span><span class="p">,</span> <span class="n">PF20_IN</span><span class="p">,</span>
	<span class="n">PF19_IN</span><span class="p">,</span> <span class="n">PF18_IN</span><span class="p">,</span> <span class="n">PF17_IN</span><span class="p">,</span> <span class="n">PF16_IN</span><span class="p">,</span>
	<span class="n">PF15_IN</span><span class="p">,</span> <span class="n">PF14_IN</span><span class="p">,</span> <span class="n">PF13_IN</span><span class="p">,</span> <span class="n">PF12_IN</span><span class="p">,</span>
	<span class="n">PF11_IN</span><span class="p">,</span> <span class="n">PF10_IN</span><span class="p">,</span> <span class="n">PF9_IN</span><span class="p">,</span> <span class="n">PF8_IN</span><span class="p">,</span>
	<span class="n">PF7_IN</span><span class="p">,</span> <span class="n">PF6_IN</span><span class="p">,</span> <span class="n">PF5_IN</span><span class="p">,</span> <span class="n">PF4_IN</span><span class="p">,</span>
	<span class="n">PF3_IN</span><span class="p">,</span> <span class="n">PF2_IN</span><span class="p">,</span> <span class="n">PF1_IN</span><span class="p">,</span> <span class="n">PF0_IN</span><span class="p">,</span>
	<span class="n">PINMUX_INPUT_END</span><span class="p">,</span>

	<span class="n">PINMUX_OUTPUT_BEGIN</span><span class="p">,</span>
	<span class="n">FORCE_OUT</span><span class="p">,</span>
	<span class="n">PB11_OUT</span><span class="p">,</span> <span class="n">PB10_OUT</span><span class="p">,</span> <span class="n">PB9_OUT</span><span class="p">,</span> <span class="n">PB8_OUT</span><span class="p">,</span>
	<span class="n">PC14_OUT</span><span class="p">,</span> <span class="n">PC13_OUT</span><span class="p">,</span> <span class="n">PC12_OUT</span><span class="p">,</span>
	<span class="n">PC11_OUT</span><span class="p">,</span> <span class="n">PC10_OUT</span><span class="p">,</span> <span class="n">PC9_OUT</span><span class="p">,</span> <span class="n">PC8_OUT</span><span class="p">,</span>
	<span class="n">PC7_OUT</span><span class="p">,</span> <span class="n">PC6_OUT</span><span class="p">,</span> <span class="n">PC5_OUT</span><span class="p">,</span> <span class="n">PC4_OUT</span><span class="p">,</span>
	<span class="n">PC3_OUT</span><span class="p">,</span> <span class="n">PC2_OUT</span><span class="p">,</span> <span class="n">PC1_OUT</span><span class="p">,</span> <span class="n">PC0_OUT</span><span class="p">,</span>
	<span class="n">PD15_OUT</span><span class="p">,</span> <span class="n">PD14_OUT</span><span class="p">,</span> <span class="n">PD13_OUT</span><span class="p">,</span> <span class="n">PD12_OUT</span><span class="p">,</span>
	<span class="n">PD11_OUT</span><span class="p">,</span> <span class="n">PD10_OUT</span><span class="p">,</span> <span class="n">PD9_OUT</span><span class="p">,</span> <span class="n">PD8_OUT</span><span class="p">,</span>
	<span class="n">PD7_OUT</span><span class="p">,</span> <span class="n">PD6_OUT</span><span class="p">,</span> <span class="n">PD5_OUT</span><span class="p">,</span> <span class="n">PD4_OUT</span><span class="p">,</span>
	<span class="n">PD3_OUT</span><span class="p">,</span> <span class="n">PD2_OUT</span><span class="p">,</span> <span class="n">PD1_OUT</span><span class="p">,</span> <span class="n">PD0_OUT</span><span class="p">,</span>
	<span class="n">PE15_OUT</span><span class="p">,</span> <span class="n">PE14_OUT</span><span class="p">,</span> <span class="n">PE13_OUT</span><span class="p">,</span> <span class="n">PE12_OUT</span><span class="p">,</span>
	<span class="n">PE11_OUT</span><span class="p">,</span> <span class="n">PE10_OUT</span><span class="p">,</span> <span class="n">PE9_OUT</span><span class="p">,</span> <span class="n">PE8_OUT</span><span class="p">,</span>
	<span class="n">PE7_OUT</span><span class="p">,</span> <span class="n">PE6_OUT</span><span class="p">,</span> <span class="n">PE5_OUT</span><span class="p">,</span> <span class="n">PE4_OUT</span><span class="p">,</span>
	<span class="n">PE3_OUT</span><span class="p">,</span> <span class="n">PE2_OUT</span><span class="p">,</span> <span class="n">PE1_OUT</span><span class="p">,</span> <span class="n">PE0_OUT</span><span class="p">,</span>
	<span class="n">PF30_OUT</span><span class="p">,</span> <span class="n">PF29_OUT</span><span class="p">,</span> <span class="n">PF28_OUT</span><span class="p">,</span>
	<span class="n">PF27_OUT</span><span class="p">,</span> <span class="n">PF26_OUT</span><span class="p">,</span> <span class="n">PF25_OUT</span><span class="p">,</span> <span class="n">PF24_OUT</span><span class="p">,</span>
	<span class="n">PF23_OUT</span><span class="p">,</span> <span class="n">PF22_OUT</span><span class="p">,</span> <span class="n">PF21_OUT</span><span class="p">,</span> <span class="n">PF20_OUT</span><span class="p">,</span>
	<span class="n">PF19_OUT</span><span class="p">,</span> <span class="n">PF18_OUT</span><span class="p">,</span> <span class="n">PF17_OUT</span><span class="p">,</span> <span class="n">PF16_OUT</span><span class="p">,</span>
	<span class="n">PF15_OUT</span><span class="p">,</span> <span class="n">PF14_OUT</span><span class="p">,</span> <span class="n">PF13_OUT</span><span class="p">,</span> <span class="n">PF12_OUT</span><span class="p">,</span>
	<span class="n">PF11_OUT</span><span class="p">,</span> <span class="n">PF10_OUT</span><span class="p">,</span> <span class="n">PF9_OUT</span><span class="p">,</span> <span class="n">PF8_OUT</span><span class="p">,</span>
	<span class="n">PF7_OUT</span><span class="p">,</span> <span class="n">PF6_OUT</span><span class="p">,</span> <span class="n">PF5_OUT</span><span class="p">,</span> <span class="n">PF4_OUT</span><span class="p">,</span>
	<span class="n">PF3_OUT</span><span class="p">,</span> <span class="n">PF2_OUT</span><span class="p">,</span> <span class="n">PF1_OUT</span><span class="p">,</span> <span class="n">PF0_OUT</span><span class="p">,</span>
	<span class="n">PINMUX_OUTPUT_END</span><span class="p">,</span>

	<span class="n">PINMUX_FUNCTION_BEGIN</span><span class="p">,</span>
	<span class="n">PB11_IOR_IN</span><span class="p">,</span> <span class="n">PB11_IOR_OUT</span><span class="p">,</span>
	<span class="n">PB10_IOR_IN</span><span class="p">,</span> <span class="n">PB10_IOR_OUT</span><span class="p">,</span>
	<span class="n">PB9_IOR_IN</span><span class="p">,</span> <span class="n">PB9_IOR_OUT</span><span class="p">,</span>
	<span class="n">PB8_IOR_IN</span><span class="p">,</span> <span class="n">PB8_IOR_OUT</span><span class="p">,</span>
	<span class="n">PB12MD_00</span><span class="p">,</span> <span class="n">PB12MD_01</span><span class="p">,</span> <span class="n">PB12MD_10</span><span class="p">,</span> <span class="n">PB12MD_11</span><span class="p">,</span>
	<span class="n">PB11MD_0</span><span class="p">,</span> <span class="n">PB11MD_1</span><span class="p">,</span>
	<span class="n">PB10MD_0</span><span class="p">,</span> <span class="n">PB10MD_1</span><span class="p">,</span>
	<span class="n">PB9MD_00</span><span class="p">,</span> <span class="n">PB9MD_01</span><span class="p">,</span> <span class="n">PB9MD_10</span><span class="p">,</span>
	<span class="n">PB8MD_00</span><span class="p">,</span> <span class="n">PB8MD_01</span><span class="p">,</span> <span class="n">PB8MD_10</span><span class="p">,</span>
	<span class="n">PB7MD_00</span><span class="p">,</span> <span class="n">PB7MD_01</span><span class="p">,</span> <span class="n">PB7MD_10</span><span class="p">,</span> <span class="n">PB7MD_11</span><span class="p">,</span>
	<span class="n">PB6MD_00</span><span class="p">,</span> <span class="n">PB6MD_01</span><span class="p">,</span> <span class="n">PB6MD_10</span><span class="p">,</span> <span class="n">PB6MD_11</span><span class="p">,</span>
	<span class="n">PB5MD_00</span><span class="p">,</span> <span class="n">PB5MD_01</span><span class="p">,</span> <span class="n">PB5MD_10</span><span class="p">,</span> <span class="n">PB5MD_11</span><span class="p">,</span>
	<span class="n">PB4MD_00</span><span class="p">,</span> <span class="n">PB4MD_01</span><span class="p">,</span> <span class="n">PB4MD_10</span><span class="p">,</span> <span class="n">PB4MD_11</span><span class="p">,</span>
	<span class="n">PB3MD_00</span><span class="p">,</span> <span class="n">PB3MD_01</span><span class="p">,</span> <span class="n">PB3MD_10</span><span class="p">,</span> <span class="n">PB3MD_11</span><span class="p">,</span>
	<span class="n">PB2MD_00</span><span class="p">,</span> <span class="n">PB2MD_01</span><span class="p">,</span> <span class="n">PB2MD_10</span><span class="p">,</span> <span class="n">PB2MD_11</span><span class="p">,</span>
	<span class="n">PB1MD_00</span><span class="p">,</span> <span class="n">PB1MD_01</span><span class="p">,</span> <span class="n">PB1MD_10</span><span class="p">,</span> <span class="n">PB1MD_11</span><span class="p">,</span>
	<span class="n">PB0MD_00</span><span class="p">,</span> <span class="n">PB0MD_01</span><span class="p">,</span> <span class="n">PB0MD_10</span><span class="p">,</span> <span class="n">PB0MD_11</span><span class="p">,</span>

	<span class="n">PB12IRQ_00</span><span class="p">,</span> <span class="n">PB12IRQ_01</span><span class="p">,</span> <span class="n">PB12IRQ_10</span><span class="p">,</span>

	<span class="n">PC14MD_0</span><span class="p">,</span> <span class="n">PC14MD_1</span><span class="p">,</span>
	<span class="n">PC13MD_0</span><span class="p">,</span> <span class="n">PC13MD_1</span><span class="p">,</span>
	<span class="n">PC12MD_0</span><span class="p">,</span> <span class="n">PC12MD_1</span><span class="p">,</span>
	<span class="n">PC11MD_00</span><span class="p">,</span> <span class="n">PC11MD_01</span><span class="p">,</span> <span class="n">PC11MD_10</span><span class="p">,</span>
	<span class="n">PC10MD_00</span><span class="p">,</span> <span class="n">PC10MD_01</span><span class="p">,</span> <span class="n">PC10MD_10</span><span class="p">,</span>
	<span class="n">PC9MD_0</span><span class="p">,</span> <span class="n">PC9MD_1</span><span class="p">,</span>
	<span class="n">PC8MD_0</span><span class="p">,</span> <span class="n">PC8MD_1</span><span class="p">,</span>
	<span class="n">PC7MD_0</span><span class="p">,</span> <span class="n">PC7MD_1</span><span class="p">,</span>
	<span class="n">PC6MD_0</span><span class="p">,</span> <span class="n">PC6MD_1</span><span class="p">,</span>
	<span class="n">PC5MD_0</span><span class="p">,</span> <span class="n">PC5MD_1</span><span class="p">,</span>
	<span class="n">PC4MD_0</span><span class="p">,</span> <span class="n">PC4MD_1</span><span class="p">,</span>
	<span class="n">PC3MD_0</span><span class="p">,</span> <span class="n">PC3MD_1</span><span class="p">,</span>
	<span class="n">PC2MD_0</span><span class="p">,</span> <span class="n">PC2MD_1</span><span class="p">,</span>
	<span class="n">PC1MD_0</span><span class="p">,</span> <span class="n">PC1MD_1</span><span class="p">,</span>
	<span class="n">PC0MD_00</span><span class="p">,</span> <span class="n">PC0MD_01</span><span class="p">,</span> <span class="n">PC0MD_10</span><span class="p">,</span>

	<span class="n">PD15MD_000</span><span class="p">,</span> <span class="n">PD15MD_001</span><span class="p">,</span> <span class="n">PD15MD_010</span><span class="p">,</span> <span class="n">PD15MD_100</span><span class="p">,</span> <span class="n">PD15MD_101</span><span class="p">,</span>
	<span class="n">PD14MD_000</span><span class="p">,</span> <span class="n">PD14MD_001</span><span class="p">,</span> <span class="n">PD14MD_010</span><span class="p">,</span> <span class="n">PD14MD_101</span><span class="p">,</span>
	<span class="n">PD13MD_000</span><span class="p">,</span> <span class="n">PD13MD_001</span><span class="p">,</span> <span class="n">PD13MD_010</span><span class="p">,</span> <span class="n">PD13MD_100</span><span class="p">,</span> <span class="n">PD13MD_101</span><span class="p">,</span>
	<span class="n">PD12MD_000</span><span class="p">,</span> <span class="n">PD12MD_001</span><span class="p">,</span> <span class="n">PD12MD_010</span><span class="p">,</span> <span class="n">PD12MD_100</span><span class="p">,</span> <span class="n">PD12MD_101</span><span class="p">,</span>
	<span class="n">PD11MD_000</span><span class="p">,</span> <span class="n">PD11MD_001</span><span class="p">,</span> <span class="n">PD11MD_010</span><span class="p">,</span> <span class="n">PD11MD_100</span><span class="p">,</span> <span class="n">PD11MD_101</span><span class="p">,</span>
	<span class="n">PD10MD_000</span><span class="p">,</span> <span class="n">PD10MD_001</span><span class="p">,</span> <span class="n">PD10MD_010</span><span class="p">,</span> <span class="n">PD10MD_100</span><span class="p">,</span> <span class="n">PD10MD_101</span><span class="p">,</span>
	<span class="n">PD9MD_000</span><span class="p">,</span> <span class="n">PD9MD_001</span><span class="p">,</span> <span class="n">PD9MD_010</span><span class="p">,</span> <span class="n">PD9MD_100</span><span class="p">,</span> <span class="n">PD9MD_101</span><span class="p">,</span>
	<span class="n">PD8MD_000</span><span class="p">,</span> <span class="n">PD8MD_001</span><span class="p">,</span> <span class="n">PD8MD_010</span><span class="p">,</span> <span class="n">PD8MD_100</span><span class="p">,</span> <span class="n">PD8MD_101</span><span class="p">,</span>
	<span class="n">PD7MD_000</span><span class="p">,</span> <span class="n">PD7MD_001</span><span class="p">,</span> <span class="n">PD7MD_010</span><span class="p">,</span> <span class="n">PD7MD_011</span><span class="p">,</span> <span class="n">PD7MD_100</span><span class="p">,</span> <span class="n">PD7MD_101</span><span class="p">,</span>
	<span class="n">PD6MD_000</span><span class="p">,</span> <span class="n">PD6MD_001</span><span class="p">,</span> <span class="n">PD6MD_010</span><span class="p">,</span> <span class="n">PD6MD_011</span><span class="p">,</span> <span class="n">PD6MD_100</span><span class="p">,</span> <span class="n">PD6MD_101</span><span class="p">,</span>
	<span class="n">PD5MD_000</span><span class="p">,</span> <span class="n">PD5MD_001</span><span class="p">,</span> <span class="n">PD5MD_010</span><span class="p">,</span> <span class="n">PD5MD_011</span><span class="p">,</span> <span class="n">PD5MD_100</span><span class="p">,</span> <span class="n">PD5MD_101</span><span class="p">,</span>
	<span class="n">PD4MD_000</span><span class="p">,</span> <span class="n">PD4MD_001</span><span class="p">,</span> <span class="n">PD4MD_010</span><span class="p">,</span> <span class="n">PD4MD_011</span><span class="p">,</span> <span class="n">PD4MD_100</span><span class="p">,</span> <span class="n">PD4MD_101</span><span class="p">,</span>
	<span class="n">PD3MD_000</span><span class="p">,</span> <span class="n">PD3MD_001</span><span class="p">,</span> <span class="n">PD3MD_010</span><span class="p">,</span> <span class="n">PD3MD_011</span><span class="p">,</span> <span class="n">PD3MD_100</span><span class="p">,</span> <span class="n">PD3MD_101</span><span class="p">,</span>
	<span class="n">PD2MD_000</span><span class="p">,</span> <span class="n">PD2MD_001</span><span class="p">,</span> <span class="n">PD2MD_010</span><span class="p">,</span> <span class="n">PD2MD_011</span><span class="p">,</span> <span class="n">PD2MD_100</span><span class="p">,</span> <span class="n">PD2MD_101</span><span class="p">,</span>
	<span class="n">PD1MD_000</span><span class="p">,</span> <span class="n">PD1MD_001</span><span class="p">,</span> <span class="n">PD1MD_010</span><span class="p">,</span> <span class="n">PD1MD_011</span><span class="p">,</span> <span class="n">PD1MD_100</span><span class="p">,</span> <span class="n">PD1MD_101</span><span class="p">,</span>
	<span class="n">PD0MD_000</span><span class="p">,</span> <span class="n">PD0MD_001</span><span class="p">,</span> <span class="n">PD0MD_010</span><span class="p">,</span> <span class="n">PD0MD_011</span><span class="p">,</span> <span class="n">PD0MD_100</span><span class="p">,</span> <span class="n">PD0MD_101</span><span class="p">,</span>

	<span class="n">PE15MD_00</span><span class="p">,</span> <span class="n">PE15MD_01</span><span class="p">,</span> <span class="n">PE15MD_11</span><span class="p">,</span>
	<span class="n">PE14MD_00</span><span class="p">,</span> <span class="n">PE14MD_01</span><span class="p">,</span> <span class="n">PE14MD_11</span><span class="p">,</span>
	<span class="n">PE13MD_00</span><span class="p">,</span> <span class="n">PE13MD_11</span><span class="p">,</span>
	<span class="n">PE12MD_00</span><span class="p">,</span> <span class="n">PE12MD_11</span><span class="p">,</span>
	<span class="n">PE11MD_000</span><span class="p">,</span> <span class="n">PE11MD_001</span><span class="p">,</span> <span class="n">PE11MD_010</span><span class="p">,</span> <span class="n">PE11MD_100</span><span class="p">,</span>
	<span class="n">PE10MD_000</span><span class="p">,</span> <span class="n">PE10MD_001</span><span class="p">,</span> <span class="n">PE10MD_010</span><span class="p">,</span> <span class="n">PE10MD_100</span><span class="p">,</span>
	<span class="n">PE9MD_00</span><span class="p">,</span> <span class="n">PE9MD_01</span><span class="p">,</span> <span class="n">PE9MD_10</span><span class="p">,</span> <span class="n">PE9MD_11</span><span class="p">,</span>
	<span class="n">PE8MD_00</span><span class="p">,</span> <span class="n">PE8MD_01</span><span class="p">,</span> <span class="n">PE8MD_10</span><span class="p">,</span> <span class="n">PE8MD_11</span><span class="p">,</span>
	<span class="n">PE7MD_000</span><span class="p">,</span> <span class="n">PE7MD_001</span><span class="p">,</span> <span class="n">PE7MD_010</span><span class="p">,</span> <span class="n">PE7MD_011</span><span class="p">,</span> <span class="n">PE7MD_100</span><span class="p">,</span>
	<span class="n">PE6MD_000</span><span class="p">,</span> <span class="n">PE6MD_001</span><span class="p">,</span> <span class="n">PE6MD_010</span><span class="p">,</span> <span class="n">PE6MD_011</span><span class="p">,</span> <span class="n">PE6MD_100</span><span class="p">,</span>
	<span class="n">PE5MD_000</span><span class="p">,</span> <span class="n">PE5MD_001</span><span class="p">,</span> <span class="n">PE5MD_010</span><span class="p">,</span> <span class="n">PE5MD_011</span><span class="p">,</span> <span class="n">PE5MD_100</span><span class="p">,</span>
	<span class="n">PE4MD_000</span><span class="p">,</span> <span class="n">PE4MD_001</span><span class="p">,</span> <span class="n">PE4MD_010</span><span class="p">,</span> <span class="n">PE4MD_011</span><span class="p">,</span> <span class="n">PE4MD_100</span><span class="p">,</span>
	<span class="n">PE3MD_00</span><span class="p">,</span> <span class="n">PE3MD_01</span><span class="p">,</span> <span class="n">PE3MD_11</span><span class="p">,</span>
	<span class="n">PE2MD_00</span><span class="p">,</span> <span class="n">PE2MD_01</span><span class="p">,</span> <span class="n">PE2MD_11</span><span class="p">,</span>
	<span class="n">PE1MD_00</span><span class="p">,</span> <span class="n">PE1MD_01</span><span class="p">,</span> <span class="n">PE1MD_10</span><span class="p">,</span> <span class="n">PE1MD_11</span><span class="p">,</span>
	<span class="n">PE0MD_000</span><span class="p">,</span> <span class="n">PE0MD_001</span><span class="p">,</span> <span class="n">PE0MD_011</span><span class="p">,</span> <span class="n">PE0MD_100</span><span class="p">,</span>

	<span class="n">PF30MD_0</span><span class="p">,</span> <span class="n">PF30MD_1</span><span class="p">,</span>
	<span class="n">PF29MD_0</span><span class="p">,</span> <span class="n">PF29MD_1</span><span class="p">,</span>
	<span class="n">PF28MD_0</span><span class="p">,</span> <span class="n">PF28MD_1</span><span class="p">,</span>
	<span class="n">PF27MD_0</span><span class="p">,</span> <span class="n">PF27MD_1</span><span class="p">,</span>
	<span class="n">PF26MD_0</span><span class="p">,</span> <span class="n">PF26MD_1</span><span class="p">,</span>
	<span class="n">PF25MD_0</span><span class="p">,</span> <span class="n">PF25MD_1</span><span class="p">,</span>
	<span class="n">PF24MD_0</span><span class="p">,</span> <span class="n">PF24MD_1</span><span class="p">,</span>
	<span class="n">PF23MD_00</span><span class="p">,</span> <span class="n">PF23MD_01</span><span class="p">,</span> <span class="n">PF23MD_10</span><span class="p">,</span>
	<span class="n">PF22MD_00</span><span class="p">,</span> <span class="n">PF22MD_01</span><span class="p">,</span> <span class="n">PF22MD_10</span><span class="p">,</span>
	<span class="n">PF21MD_00</span><span class="p">,</span> <span class="n">PF21MD_01</span><span class="p">,</span> <span class="n">PF21MD_10</span><span class="p">,</span>
	<span class="n">PF20MD_00</span><span class="p">,</span> <span class="n">PF20MD_01</span><span class="p">,</span> <span class="n">PF20MD_10</span><span class="p">,</span>
	<span class="n">PF19MD_00</span><span class="p">,</span> <span class="n">PF19MD_01</span><span class="p">,</span> <span class="n">PF19MD_10</span><span class="p">,</span>
	<span class="n">PF18MD_00</span><span class="p">,</span> <span class="n">PF18MD_01</span><span class="p">,</span> <span class="n">PF18MD_10</span><span class="p">,</span>
	<span class="n">PF17MD_00</span><span class="p">,</span> <span class="n">PF17MD_01</span><span class="p">,</span> <span class="n">PF17MD_10</span><span class="p">,</span>
	<span class="n">PF16MD_00</span><span class="p">,</span> <span class="n">PF16MD_01</span><span class="p">,</span> <span class="n">PF16MD_10</span><span class="p">,</span>
	<span class="n">PF15MD_00</span><span class="p">,</span> <span class="n">PF15MD_01</span><span class="p">,</span> <span class="n">PF15MD_10</span><span class="p">,</span>
	<span class="n">PF14MD_00</span><span class="p">,</span> <span class="n">PF14MD_01</span><span class="p">,</span> <span class="n">PF14MD_10</span><span class="p">,</span>
	<span class="n">PF13MD_00</span><span class="p">,</span> <span class="n">PF13MD_01</span><span class="p">,</span> <span class="n">PF13MD_10</span><span class="p">,</span>
	<span class="n">PF12MD_00</span><span class="p">,</span> <span class="n">PF12MD_01</span><span class="p">,</span> <span class="n">PF12MD_10</span><span class="p">,</span>
	<span class="n">PF11MD_00</span><span class="p">,</span> <span class="n">PF11MD_01</span><span class="p">,</span> <span class="n">PF11MD_10</span><span class="p">,</span>
	<span class="n">PF10MD_00</span><span class="p">,</span> <span class="n">PF10MD_01</span><span class="p">,</span> <span class="n">PF10MD_10</span><span class="p">,</span>
	<span class="n">PF9MD_00</span><span class="p">,</span> <span class="n">PF9MD_01</span><span class="p">,</span> <span class="n">PF9MD_10</span><span class="p">,</span>
	<span class="n">PF8MD_00</span><span class="p">,</span> <span class="n">PF8MD_01</span><span class="p">,</span> <span class="n">PF8MD_10</span><span class="p">,</span>
	<span class="n">PF7MD_00</span><span class="p">,</span> <span class="n">PF7MD_01</span><span class="p">,</span> <span class="n">PF7MD_10</span><span class="p">,</span> <span class="n">PF7MD_11</span><span class="p">,</span>
	<span class="n">PF6MD_00</span><span class="p">,</span> <span class="n">PF6MD_01</span><span class="p">,</span> <span class="n">PF6MD_10</span><span class="p">,</span> <span class="n">PF6MD_11</span><span class="p">,</span>
	<span class="n">PF5MD_00</span><span class="p">,</span> <span class="n">PF5MD_01</span><span class="p">,</span> <span class="n">PF5MD_10</span><span class="p">,</span> <span class="n">PF5MD_11</span><span class="p">,</span>
	<span class="n">PF4MD_00</span><span class="p">,</span> <span class="n">PF4MD_01</span><span class="p">,</span> <span class="n">PF4MD_10</span><span class="p">,</span> <span class="n">PF4MD_11</span><span class="p">,</span>
	<span class="n">PF3MD_00</span><span class="p">,</span> <span class="n">PF3MD_01</span><span class="p">,</span> <span class="n">PF3MD_10</span><span class="p">,</span> <span class="n">PF3MD_11</span><span class="p">,</span>
	<span class="n">PF2MD_00</span><span class="p">,</span> <span class="n">PF2MD_01</span><span class="p">,</span> <span class="n">PF2MD_10</span><span class="p">,</span> <span class="n">PF2MD_11</span><span class="p">,</span>
	<span class="n">PF1MD_00</span><span class="p">,</span> <span class="n">PF1MD_01</span><span class="p">,</span> <span class="n">PF1MD_10</span><span class="p">,</span> <span class="n">PF1MD_11</span><span class="p">,</span>
	<span class="n">PF0MD_00</span><span class="p">,</span> <span class="n">PF0MD_01</span><span class="p">,</span> <span class="n">PF0MD_10</span><span class="p">,</span> <span class="n">PF0MD_11</span><span class="p">,</span>
	<span class="n">PINMUX_FUNCTION_END</span><span class="p">,</span>

	<span class="n">PINMUX_MARK_BEGIN</span><span class="p">,</span>
	<span class="n">PINT7_PB_MARK</span><span class="p">,</span> <span class="n">PINT6_PB_MARK</span><span class="p">,</span> <span class="n">PINT5_PB_MARK</span><span class="p">,</span> <span class="n">PINT4_PB_MARK</span><span class="p">,</span>
	<span class="n">PINT3_PB_MARK</span><span class="p">,</span> <span class="n">PINT2_PB_MARK</span><span class="p">,</span> <span class="n">PINT1_PB_MARK</span><span class="p">,</span> <span class="n">PINT0_PB_MARK</span><span class="p">,</span>
	<span class="n">PINT7_PD_MARK</span><span class="p">,</span> <span class="n">PINT6_PD_MARK</span><span class="p">,</span> <span class="n">PINT5_PD_MARK</span><span class="p">,</span> <span class="n">PINT4_PD_MARK</span><span class="p">,</span>
	<span class="n">PINT3_PD_MARK</span><span class="p">,</span> <span class="n">PINT2_PD_MARK</span><span class="p">,</span> <span class="n">PINT1_PD_MARK</span><span class="p">,</span> <span class="n">PINT0_PD_MARK</span><span class="p">,</span>
	<span class="n">IRQ7_PB_MARK</span><span class="p">,</span> <span class="n">IRQ6_PB_MARK</span><span class="p">,</span> <span class="n">IRQ5_PB_MARK</span><span class="p">,</span> <span class="n">IRQ4_PB_MARK</span><span class="p">,</span>
	<span class="n">IRQ3_PB_MARK</span><span class="p">,</span> <span class="n">IRQ2_PB_MARK</span><span class="p">,</span> <span class="n">IRQ1_PB_MARK</span><span class="p">,</span> <span class="n">IRQ0_PB_MARK</span><span class="p">,</span>
	<span class="n">IRQ7_PD_MARK</span><span class="p">,</span> <span class="n">IRQ6_PD_MARK</span><span class="p">,</span> <span class="n">IRQ5_PD_MARK</span><span class="p">,</span> <span class="n">IRQ4_PD_MARK</span><span class="p">,</span>
	<span class="n">IRQ3_PD_MARK</span><span class="p">,</span> <span class="n">IRQ2_PD_MARK</span><span class="p">,</span> <span class="n">IRQ1_PD_MARK</span><span class="p">,</span> <span class="n">IRQ0_PD_MARK</span><span class="p">,</span>
	<span class="n">IRQ7_PE_MARK</span><span class="p">,</span> <span class="n">IRQ6_PE_MARK</span><span class="p">,</span> <span class="n">IRQ5_PE_MARK</span><span class="p">,</span> <span class="n">IRQ4_PE_MARK</span><span class="p">,</span>
	<span class="n">IRQ3_PE_MARK</span><span class="p">,</span> <span class="n">IRQ2_PE_MARK</span><span class="p">,</span> <span class="n">IRQ1_PE_MARK</span><span class="p">,</span> <span class="n">IRQ0_PE_MARK</span><span class="p">,</span>
	<span class="n">WDTOVF_MARK</span><span class="p">,</span> <span class="n">IRQOUT_MARK</span><span class="p">,</span> <span class="n">REFOUT_MARK</span><span class="p">,</span> <span class="n">IRQOUT_REFOUT_MARK</span><span class="p">,</span>
	<span class="n">UBCTRG_MARK</span><span class="p">,</span>
	<span class="n">CTX1_MARK</span><span class="p">,</span> <span class="n">CRX1_MARK</span><span class="p">,</span> <span class="n">CTX0_MARK</span><span class="p">,</span> <span class="n">CTX0_CTX1_MARK</span><span class="p">,</span>
	<span class="n">CRX0_MARK</span><span class="p">,</span> <span class="n">CRX0_CRX1_MARK</span><span class="p">,</span>
	<span class="n">SDA3_MARK</span><span class="p">,</span> <span class="n">SCL3_MARK</span><span class="p">,</span>
	<span class="n">SDA2_MARK</span><span class="p">,</span> <span class="n">SCL2_MARK</span><span class="p">,</span>
	<span class="n">SDA1_MARK</span><span class="p">,</span> <span class="n">SCL1_MARK</span><span class="p">,</span>
	<span class="n">SDA0_MARK</span><span class="p">,</span> <span class="n">SCL0_MARK</span><span class="p">,</span>
	<span class="n">TEND0_PD_MARK</span><span class="p">,</span> <span class="n">TEND0_PE_MARK</span><span class="p">,</span> <span class="n">DACK0_PD_MARK</span><span class="p">,</span> <span class="n">DACK0_PE_MARK</span><span class="p">,</span>
	<span class="n">DREQ0_PD_MARK</span><span class="p">,</span> <span class="n">DREQ0_PE_MARK</span><span class="p">,</span> <span class="n">TEND1_PD_MARK</span><span class="p">,</span> <span class="n">TEND1_PE_MARK</span><span class="p">,</span>
	<span class="n">DACK1_PD_MARK</span><span class="p">,</span> <span class="n">DACK1_PE_MARK</span><span class="p">,</span> <span class="n">DREQ1_PD_MARK</span><span class="p">,</span> <span class="n">DREQ1_PE_MARK</span><span class="p">,</span>
	<span class="n">DACK2_MARK</span><span class="p">,</span> <span class="n">DREQ2_MARK</span><span class="p">,</span> <span class="n">DACK3_MARK</span><span class="p">,</span> <span class="n">DREQ3_MARK</span><span class="p">,</span>
	<span class="n">ADTRG_PD_MARK</span><span class="p">,</span> <span class="n">ADTRG_PE_MARK</span><span class="p">,</span>
	<span class="n">D31_MARK</span><span class="p">,</span> <span class="n">D30_MARK</span><span class="p">,</span> <span class="n">D29_MARK</span><span class="p">,</span> <span class="n">D28_MARK</span><span class="p">,</span>
	<span class="n">D27_MARK</span><span class="p">,</span> <span class="n">D26_MARK</span><span class="p">,</span> <span class="n">D25_MARK</span><span class="p">,</span> <span class="n">D24_MARK</span><span class="p">,</span>
	<span class="n">D23_MARK</span><span class="p">,</span> <span class="n">D22_MARK</span><span class="p">,</span> <span class="n">D21_MARK</span><span class="p">,</span> <span class="n">D20_MARK</span><span class="p">,</span>
	<span class="n">D19_MARK</span><span class="p">,</span> <span class="n">D18_MARK</span><span class="p">,</span> <span class="n">D17_MARK</span><span class="p">,</span> <span class="n">D16_MARK</span><span class="p">,</span>
	<span class="n">A25_MARK</span><span class="p">,</span> <span class="n">A24_MARK</span><span class="p">,</span> <span class="n">A23_MARK</span><span class="p">,</span> <span class="n">A22_MARK</span><span class="p">,</span>
	<span class="n">A21_MARK</span><span class="p">,</span> <span class="n">CS4_MARK</span><span class="p">,</span> <span class="n">MRES_MARK</span><span class="p">,</span> <span class="n">BS_MARK</span><span class="p">,</span>
	<span class="n">IOIS16_MARK</span><span class="p">,</span> <span class="n">CS1_MARK</span><span class="p">,</span> <span class="n">CS6_CE1B_MARK</span><span class="p">,</span> <span class="n">CE2B_MARK</span><span class="p">,</span>
	<span class="n">CS5_CE1A_MARK</span><span class="p">,</span> <span class="n">CE2A_MARK</span><span class="p">,</span> <span class="n">FRAME_MARK</span><span class="p">,</span> <span class="n">WAIT_MARK</span><span class="p">,</span>
	<span class="n">RDWR_MARK</span><span class="p">,</span> <span class="n">CKE_MARK</span><span class="p">,</span> <span class="n">CASU_MARK</span><span class="p">,</span>	<span class="n">BREQ_MARK</span><span class="p">,</span>
	<span class="n">RASU_MARK</span><span class="p">,</span> <span class="n">BACK_MARK</span><span class="p">,</span> <span class="n">CASL_MARK</span><span class="p">,</span> <span class="n">RASL_MARK</span><span class="p">,</span>
	<span class="n">WE3_DQMUU_AH_ICIO_WR_MARK</span><span class="p">,</span> <span class="n">WE2_DQMUL_ICIORD_MARK</span><span class="p">,</span>
	<span class="n">WE1_DQMLU_WE_MARK</span><span class="p">,</span> <span class="n">WE0_DQMLL_MARK</span><span class="p">,</span>
	<span class="n">CS3_MARK</span><span class="p">,</span> <span class="n">CS2_MARK</span><span class="p">,</span> <span class="n">A1_MARK</span><span class="p">,</span> <span class="n">A0_MARK</span><span class="p">,</span> <span class="n">CS7_MARK</span><span class="p">,</span>
	<span class="n">TIOC4D_MARK</span><span class="p">,</span> <span class="n">TIOC4C_MARK</span><span class="p">,</span> <span class="n">TIOC4B_MARK</span><span class="p">,</span> <span class="n">TIOC4A_MARK</span><span class="p">,</span>
	<span class="n">TIOC3D_MARK</span><span class="p">,</span> <span class="n">TIOC3C_MARK</span><span class="p">,</span> <span class="n">TIOC3B_MARK</span><span class="p">,</span> <span class="n">TIOC3A_MARK</span><span class="p">,</span>
	<span class="n">TIOC2B_MARK</span><span class="p">,</span> <span class="n">TIOC1B_MARK</span><span class="p">,</span> <span class="n">TIOC2A_MARK</span><span class="p">,</span> <span class="n">TIOC1A_MARK</span><span class="p">,</span>
	<span class="n">TIOC0D_MARK</span><span class="p">,</span> <span class="n">TIOC0C_MARK</span><span class="p">,</span> <span class="n">TIOC0B_MARK</span><span class="p">,</span> <span class="n">TIOC0A_MARK</span><span class="p">,</span>
	<span class="n">TCLKD_PD_MARK</span><span class="p">,</span> <span class="n">TCLKC_PD_MARK</span><span class="p">,</span> <span class="n">TCLKB_PD_MARK</span><span class="p">,</span> <span class="n">TCLKA_PD_MARK</span><span class="p">,</span>
	<span class="n">TCLKD_PF_MARK</span><span class="p">,</span> <span class="n">TCLKC_PF_MARK</span><span class="p">,</span> <span class="n">TCLKB_PF_MARK</span><span class="p">,</span> <span class="n">TCLKA_PF_MARK</span><span class="p">,</span>
	<span class="n">SCS0_PD_MARK</span><span class="p">,</span> <span class="n">SSO0_PD_MARK</span><span class="p">,</span> <span class="n">SSI0_PD_MARK</span><span class="p">,</span> <span class="n">SSCK0_PD_MARK</span><span class="p">,</span>
	<span class="n">SCS0_PF_MARK</span><span class="p">,</span> <span class="n">SSO0_PF_MARK</span><span class="p">,</span> <span class="n">SSI0_PF_MARK</span><span class="p">,</span> <span class="n">SSCK0_PF_MARK</span><span class="p">,</span>
	<span class="n">SCS1_PD_MARK</span><span class="p">,</span> <span class="n">SSO1_PD_MARK</span><span class="p">,</span> <span class="n">SSI1_PD_MARK</span><span class="p">,</span> <span class="n">SSCK1_PD_MARK</span><span class="p">,</span>
	<span class="n">SCS1_PF_MARK</span><span class="p">,</span> <span class="n">SSO1_PF_MARK</span><span class="p">,</span> <span class="n">SSI1_PF_MARK</span><span class="p">,</span> <span class="n">SSCK1_PF_MARK</span><span class="p">,</span>
	<span class="n">TXD0_MARK</span><span class="p">,</span> <span class="n">RXD0_MARK</span><span class="p">,</span> <span class="n">SCK0_MARK</span><span class="p">,</span>
	<span class="n">TXD1_MARK</span><span class="p">,</span> <span class="n">RXD1_MARK</span><span class="p">,</span> <span class="n">SCK1_MARK</span><span class="p">,</span>
	<span class="n">TXD2_MARK</span><span class="p">,</span> <span class="n">RXD2_MARK</span><span class="p">,</span> <span class="n">SCK2_MARK</span><span class="p">,</span>
	<span class="n">RTS3_MARK</span><span class="p">,</span> <span class="n">CTS3_MARK</span><span class="p">,</span> <span class="n">TXD3_MARK</span><span class="p">,</span>
	<span class="n">RXD3_MARK</span><span class="p">,</span> <span class="n">SCK3_MARK</span><span class="p">,</span>
	<span class="n">AUDIO_CLK_MARK</span><span class="p">,</span>
	<span class="n">SSIDATA3_MARK</span><span class="p">,</span> <span class="n">SSIWS3_MARK</span><span class="p">,</span> <span class="n">SSISCK3_MARK</span><span class="p">,</span>
	<span class="n">SSIDATA2_MARK</span><span class="p">,</span> <span class="n">SSIWS2_MARK</span><span class="p">,</span> <span class="n">SSISCK2_MARK</span><span class="p">,</span>
	<span class="n">SSIDATA1_MARK</span><span class="p">,</span> <span class="n">SSIWS1_MARK</span><span class="p">,</span> <span class="n">SSISCK1_MARK</span><span class="p">,</span>
	<span class="n">SSIDATA0_MARK</span><span class="p">,</span> <span class="n">SSIWS0_MARK</span><span class="p">,</span> <span class="n">SSISCK0_MARK</span><span class="p">,</span>
	<span class="n">FCE_MARK</span><span class="p">,</span> <span class="n">FRB_MARK</span><span class="p">,</span>
	<span class="n">NAF7_MARK</span><span class="p">,</span> <span class="n">NAF6_MARK</span><span class="p">,</span> <span class="n">NAF5_MARK</span><span class="p">,</span> <span class="n">NAF4_MARK</span><span class="p">,</span>
	<span class="n">NAF3_MARK</span><span class="p">,</span> <span class="n">NAF2_MARK</span><span class="p">,</span> <span class="n">NAF1_MARK</span><span class="p">,</span> <span class="n">NAF0_MARK</span><span class="p">,</span>
	<span class="n">FSC_MARK</span><span class="p">,</span> <span class="n">FOE_MARK</span><span class="p">,</span> <span class="n">FCDE_MARK</span><span class="p">,</span> <span class="n">FWE_MARK</span><span class="p">,</span>
	<span class="n">LCD_VEPWC_MARK</span><span class="p">,</span> <span class="n">LCD_VCPWC_MARK</span><span class="p">,</span>	<span class="n">LCD_CLK_MARK</span><span class="p">,</span> <span class="n">LCD_FLM_MARK</span><span class="p">,</span>
	<span class="n">LCD_M_DISP_MARK</span><span class="p">,</span> <span class="n">LCD_CL2_MARK</span><span class="p">,</span> <span class="n">LCD_CL1_MARK</span><span class="p">,</span> <span class="n">LCD_DON_MARK</span><span class="p">,</span>
	<span class="n">LCD_DATA15_MARK</span><span class="p">,</span> <span class="n">LCD_DATA14_MARK</span><span class="p">,</span> <span class="n">LCD_DATA13_MARK</span><span class="p">,</span> <span class="n">LCD_DATA12_MARK</span><span class="p">,</span>
	<span class="n">LCD_DATA11_MARK</span><span class="p">,</span> <span class="n">LCD_DATA10_MARK</span><span class="p">,</span> <span class="n">LCD_DATA9_MARK</span><span class="p">,</span> <span class="n">LCD_DATA8_MARK</span><span class="p">,</span>
	<span class="n">LCD_DATA7_MARK</span><span class="p">,</span> <span class="n">LCD_DATA6_MARK</span><span class="p">,</span> <span class="n">LCD_DATA5_MARK</span><span class="p">,</span> <span class="n">LCD_DATA4_MARK</span><span class="p">,</span>
	<span class="n">LCD_DATA3_MARK</span><span class="p">,</span> <span class="n">LCD_DATA2_MARK</span><span class="p">,</span> <span class="n">LCD_DATA1_MARK</span><span class="p">,</span> <span class="n">LCD_DATA0_MARK</span><span class="p">,</span>
	<span class="n">PINMUX_MARK_END</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">pinmux_enum_t</span> <span class="n">pinmux_data</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>

	<span class="cm">/* PA */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PA7_DATA</span><span class="p">,</span> <span class="n">PA7_IN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PA6_DATA</span><span class="p">,</span> <span class="n">PA6_IN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PA5_DATA</span><span class="p">,</span> <span class="n">PA5_IN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PA4_DATA</span><span class="p">,</span> <span class="n">PA4_IN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PA3_DATA</span><span class="p">,</span> <span class="n">PA3_IN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PA2_DATA</span><span class="p">,</span> <span class="n">PA2_IN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PA1_DATA</span><span class="p">,</span> <span class="n">PA1_IN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PA0_DATA</span><span class="p">,</span> <span class="n">PA0_IN</span><span class="p">),</span>

	<span class="cm">/* PB */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PB12_DATA</span><span class="p">,</span> <span class="n">PB12MD_00</span><span class="p">,</span> <span class="n">FORCE_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">WDTOVF_MARK</span><span class="p">,</span> <span class="n">PB12MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQOUT_MARK</span><span class="p">,</span> <span class="n">PB12MD_10</span><span class="p">,</span> <span class="n">PB12IRQ_00</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">REFOUT_MARK</span><span class="p">,</span> <span class="n">PB12MD_10</span><span class="p">,</span> <span class="n">PB12IRQ_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQOUT_REFOUT_MARK</span><span class="p">,</span> <span class="n">PB12MD_10</span><span class="p">,</span> <span class="n">PB12IRQ_10</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">UBCTRG_MARK</span><span class="p">,</span> <span class="n">PB12MD_11</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PB11_DATA</span><span class="p">,</span> <span class="n">PB11MD_0</span><span class="p">,</span> <span class="n">PB11_IN</span><span class="p">,</span> <span class="n">PB11_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CTX1_MARK</span><span class="p">,</span> <span class="n">PB11MD_1</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PB10_DATA</span><span class="p">,</span> <span class="n">PB10MD_0</span><span class="p">,</span> <span class="n">PB10_IN</span><span class="p">,</span> <span class="n">PB10_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CRX1_MARK</span><span class="p">,</span> <span class="n">PB10MD_1</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PB9_DATA</span><span class="p">,</span> <span class="n">PB9MD_00</span><span class="p">,</span> <span class="n">PB9_IN</span><span class="p">,</span> <span class="n">PB9_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CTX0_MARK</span><span class="p">,</span> <span class="n">PB9MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CTX0_CTX1_MARK</span><span class="p">,</span> <span class="n">PB9MD_10</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PB8_DATA</span><span class="p">,</span> <span class="n">PB8MD_00</span><span class="p">,</span> <span class="n">PB8_IN</span><span class="p">,</span> <span class="n">PB8_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CRX0_MARK</span><span class="p">,</span> <span class="n">PB8MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CRX0_CRX1_MARK</span><span class="p">,</span> <span class="n">PB8MD_10</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PB7_DATA</span><span class="p">,</span> <span class="n">PB7MD_00</span><span class="p">,</span> <span class="n">FORCE_IN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDA3_MARK</span><span class="p">,</span> <span class="n">PB7MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PINT7_PB_MARK</span><span class="p">,</span> <span class="n">PB7MD_10</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ7_PB_MARK</span><span class="p">,</span> <span class="n">PB7MD_11</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PB6_DATA</span><span class="p">,</span> <span class="n">PB6MD_00</span><span class="p">,</span> <span class="n">FORCE_IN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCL3_MARK</span><span class="p">,</span> <span class="n">PB6MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PINT6_PB_MARK</span><span class="p">,</span> <span class="n">PB6MD_10</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ6_PB_MARK</span><span class="p">,</span> <span class="n">PB6MD_11</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PB5_DATA</span><span class="p">,</span> <span class="n">PB5MD_00</span><span class="p">,</span> <span class="n">FORCE_IN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDA2_MARK</span><span class="p">,</span> <span class="n">PB6MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PINT5_PB_MARK</span><span class="p">,</span> <span class="n">PB6MD_10</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ5_PB_MARK</span><span class="p">,</span> <span class="n">PB6MD_11</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PB4_DATA</span><span class="p">,</span> <span class="n">PB4MD_00</span><span class="p">,</span> <span class="n">FORCE_IN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCL2_MARK</span><span class="p">,</span> <span class="n">PB4MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PINT4_PB_MARK</span><span class="p">,</span> <span class="n">PB4MD_10</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ4_PB_MARK</span><span class="p">,</span> <span class="n">PB4MD_11</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PB3_DATA</span><span class="p">,</span> <span class="n">PB3MD_00</span><span class="p">,</span> <span class="n">FORCE_IN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDA1_MARK</span><span class="p">,</span> <span class="n">PB3MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PINT3_PB_MARK</span><span class="p">,</span> <span class="n">PB3MD_10</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ3_PB_MARK</span><span class="p">,</span> <span class="n">PB3MD_11</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PB2_DATA</span><span class="p">,</span> <span class="n">PB2MD_00</span><span class="p">,</span> <span class="n">FORCE_IN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCL1_MARK</span><span class="p">,</span> <span class="n">PB2MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PINT2_PB_MARK</span><span class="p">,</span> <span class="n">PB2MD_10</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ2_PB_MARK</span><span class="p">,</span> <span class="n">PB2MD_11</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PB1_DATA</span><span class="p">,</span> <span class="n">PB1MD_00</span><span class="p">,</span> <span class="n">FORCE_IN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDA0_MARK</span><span class="p">,</span> <span class="n">PB1MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PINT1_PB_MARK</span><span class="p">,</span> <span class="n">PB1MD_10</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ1_PB_MARK</span><span class="p">,</span> <span class="n">PB1MD_11</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PB0_DATA</span><span class="p">,</span> <span class="n">PB0MD_00</span><span class="p">,</span> <span class="n">FORCE_IN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCL0_MARK</span><span class="p">,</span> <span class="n">PB0MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PINT0_PB_MARK</span><span class="p">,</span> <span class="n">PB0MD_10</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ0_PB_MARK</span><span class="p">,</span> <span class="n">PB0MD_11</span><span class="p">),</span>

	<span class="cm">/* PC */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PC14_DATA</span><span class="p">,</span> <span class="n">PC14MD_0</span><span class="p">,</span> <span class="n">PC14_IN</span><span class="p">,</span> <span class="n">PC14_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">WAIT_MARK</span><span class="p">,</span> <span class="n">PC14MD_1</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PC13_DATA</span><span class="p">,</span> <span class="n">PC13MD_0</span><span class="p">,</span> <span class="n">PC13_IN</span><span class="p">,</span> <span class="n">PC13_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RDWR_MARK</span><span class="p">,</span> <span class="n">PC13MD_1</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PC12_DATA</span><span class="p">,</span> <span class="n">PC12MD_0</span><span class="p">,</span> <span class="n">PC12_IN</span><span class="p">,</span> <span class="n">PC12_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CKE_MARK</span><span class="p">,</span> <span class="n">PC12MD_1</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PC11_DATA</span><span class="p">,</span> <span class="n">PC11MD_00</span><span class="p">,</span> <span class="n">PC11_IN</span><span class="p">,</span> <span class="n">PC11_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CASU_MARK</span><span class="p">,</span> <span class="n">PC11MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BREQ_MARK</span><span class="p">,</span> <span class="n">PC11MD_10</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PC10_DATA</span><span class="p">,</span> <span class="n">PC10MD_00</span><span class="p">,</span> <span class="n">PC10_IN</span><span class="p">,</span> <span class="n">PC10_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RASU_MARK</span><span class="p">,</span> <span class="n">PC10MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BACK_MARK</span><span class="p">,</span> <span class="n">PC10MD_10</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PC9_DATA</span><span class="p">,</span> <span class="n">PC9MD_0</span><span class="p">,</span> <span class="n">PC9_IN</span><span class="p">,</span> <span class="n">PC9_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CASL_MARK</span><span class="p">,</span> <span class="n">PC9MD_1</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PC8_DATA</span><span class="p">,</span> <span class="n">PC8MD_0</span><span class="p">,</span> <span class="n">PC8_IN</span><span class="p">,</span> <span class="n">PC8_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RASL_MARK</span><span class="p">,</span> <span class="n">PC8MD_1</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PC7_DATA</span><span class="p">,</span> <span class="n">PC7MD_0</span><span class="p">,</span> <span class="n">PC7_IN</span><span class="p">,</span> <span class="n">PC7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">WE3_DQMUU_AH_ICIO_WR_MARK</span><span class="p">,</span> <span class="n">PC7MD_1</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PC6_DATA</span><span class="p">,</span> <span class="n">PC6MD_0</span><span class="p">,</span> <span class="n">PC6_IN</span><span class="p">,</span> <span class="n">PC6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">WE2_DQMUL_ICIORD_MARK</span><span class="p">,</span> <span class="n">PC6MD_1</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PC5_DATA</span><span class="p">,</span> <span class="n">PC5MD_0</span><span class="p">,</span> <span class="n">PC5_IN</span><span class="p">,</span> <span class="n">PC5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">WE1_DQMLU_WE_MARK</span><span class="p">,</span> <span class="n">PC5MD_1</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PC4_DATA</span><span class="p">,</span> <span class="n">PC4MD_0</span><span class="p">,</span> <span class="n">PC4_IN</span><span class="p">,</span> <span class="n">PC4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">WE0_DQMLL_MARK</span><span class="p">,</span> <span class="n">PC4MD_1</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PC3_DATA</span><span class="p">,</span> <span class="n">PC3MD_0</span><span class="p">,</span> <span class="n">PC3_IN</span><span class="p">,</span> <span class="n">PC3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS3_MARK</span><span class="p">,</span> <span class="n">PC3MD_1</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PC2_DATA</span><span class="p">,</span> <span class="n">PC2MD_0</span><span class="p">,</span> <span class="n">PC2_IN</span><span class="p">,</span> <span class="n">PC2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS2_MARK</span><span class="p">,</span> <span class="n">PC2MD_1</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PC1_DATA</span><span class="p">,</span> <span class="n">PC1MD_0</span><span class="p">,</span> <span class="n">PC1_IN</span><span class="p">,</span> <span class="n">PC1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A1_MARK</span><span class="p">,</span> <span class="n">PC1MD_1</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PC0_DATA</span><span class="p">,</span> <span class="n">PC0MD_00</span><span class="p">,</span> <span class="n">PC0_IN</span><span class="p">,</span> <span class="n">PC0_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A0_MARK</span><span class="p">,</span> <span class="n">PC0MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS7_MARK</span><span class="p">,</span> <span class="n">PC0MD_10</span><span class="p">),</span>

	<span class="cm">/* PD */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PD15_DATA</span><span class="p">,</span> <span class="n">PD15MD_000</span><span class="p">,</span> <span class="n">PD15_IN</span><span class="p">,</span> <span class="n">PD15_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D31_MARK</span><span class="p">,</span> <span class="n">PD15MD_001</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PINT7_PD_MARK</span><span class="p">,</span> <span class="n">PD15MD_010</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ADTRG_PD_MARK</span><span class="p">,</span> <span class="n">PD15MD_100</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TIOC4D_MARK</span><span class="p">,</span> <span class="n">PD15MD_101</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PD14_DATA</span><span class="p">,</span> <span class="n">PD14MD_000</span><span class="p">,</span> <span class="n">PD14_IN</span><span class="p">,</span> <span class="n">PD14_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D30_MARK</span><span class="p">,</span> <span class="n">PD14MD_001</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PINT6_PD_MARK</span><span class="p">,</span> <span class="n">PD14MD_010</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TIOC4C_MARK</span><span class="p">,</span> <span class="n">PD14MD_101</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PD13_DATA</span><span class="p">,</span> <span class="n">PD13MD_000</span><span class="p">,</span> <span class="n">PD13_IN</span><span class="p">,</span> <span class="n">PD13_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D29_MARK</span><span class="p">,</span> <span class="n">PD13MD_001</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PINT5_PD_MARK</span><span class="p">,</span> <span class="n">PD13MD_010</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TEND1_PD_MARK</span><span class="p">,</span> <span class="n">PD13MD_100</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TIOC4B_MARK</span><span class="p">,</span> <span class="n">PD13MD_101</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PD12_DATA</span><span class="p">,</span> <span class="n">PD12MD_000</span><span class="p">,</span> <span class="n">PD12_IN</span><span class="p">,</span> <span class="n">PD12_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D28_MARK</span><span class="p">,</span> <span class="n">PD12MD_001</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PINT4_PD_MARK</span><span class="p">,</span> <span class="n">PD12MD_010</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DACK1_PD_MARK</span><span class="p">,</span> <span class="n">PD12MD_100</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TIOC4A_MARK</span><span class="p">,</span> <span class="n">PD12MD_101</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PD11_DATA</span><span class="p">,</span> <span class="n">PD11MD_000</span><span class="p">,</span> <span class="n">PD11_IN</span><span class="p">,</span> <span class="n">PD11_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D27_MARK</span><span class="p">,</span> <span class="n">PD11MD_001</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PINT3_PD_MARK</span><span class="p">,</span> <span class="n">PD11MD_010</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DREQ1_PD_MARK</span><span class="p">,</span> <span class="n">PD11MD_100</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TIOC3D_MARK</span><span class="p">,</span> <span class="n">PD11MD_101</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PD10_DATA</span><span class="p">,</span> <span class="n">PD10MD_000</span><span class="p">,</span> <span class="n">PD10_IN</span><span class="p">,</span> <span class="n">PD10_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D26_MARK</span><span class="p">,</span> <span class="n">PD10MD_001</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PINT2_PD_MARK</span><span class="p">,</span> <span class="n">PD10MD_010</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TEND0_PD_MARK</span><span class="p">,</span> <span class="n">PD10MD_100</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TIOC3C_MARK</span><span class="p">,</span> <span class="n">PD10MD_101</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PD9_DATA</span><span class="p">,</span> <span class="n">PD9MD_000</span><span class="p">,</span> <span class="n">PD9_IN</span><span class="p">,</span> <span class="n">PD9_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D25_MARK</span><span class="p">,</span> <span class="n">PD9MD_001</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PINT1_PD_MARK</span><span class="p">,</span> <span class="n">PD9MD_010</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DACK0_PD_MARK</span><span class="p">,</span> <span class="n">PD9MD_100</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TIOC3B_MARK</span><span class="p">,</span> <span class="n">PD9MD_101</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PD8_DATA</span><span class="p">,</span> <span class="n">PD8MD_000</span><span class="p">,</span> <span class="n">PD8_IN</span><span class="p">,</span> <span class="n">PD8_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D24_MARK</span><span class="p">,</span> <span class="n">PD8MD_001</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PINT0_PD_MARK</span><span class="p">,</span> <span class="n">PD8MD_010</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DREQ0_PD_MARK</span><span class="p">,</span> <span class="n">PD8MD_100</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TIOC3A_MARK</span><span class="p">,</span> <span class="n">PD8MD_101</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PD7_DATA</span><span class="p">,</span> <span class="n">PD7MD_000</span><span class="p">,</span> <span class="n">PD7_IN</span><span class="p">,</span> <span class="n">PD7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D23_MARK</span><span class="p">,</span> <span class="n">PD7MD_001</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ7_PD_MARK</span><span class="p">,</span> <span class="n">PD7MD_010</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCS1_PD_MARK</span><span class="p">,</span> <span class="n">PD7MD_011</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TCLKD_PD_MARK</span><span class="p">,</span> <span class="n">PD7MD_100</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TIOC2B_MARK</span><span class="p">,</span> <span class="n">PD7MD_101</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PD6_DATA</span><span class="p">,</span> <span class="n">PD6MD_000</span><span class="p">,</span> <span class="n">PD6_IN</span><span class="p">,</span> <span class="n">PD6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D22_MARK</span><span class="p">,</span> <span class="n">PD6MD_001</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ6_PD_MARK</span><span class="p">,</span> <span class="n">PD6MD_010</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSO1_PD_MARK</span><span class="p">,</span> <span class="n">PD6MD_011</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TCLKC_PD_MARK</span><span class="p">,</span> <span class="n">PD6MD_100</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TIOC2A_MARK</span><span class="p">,</span> <span class="n">PD6MD_101</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PD5_DATA</span><span class="p">,</span> <span class="n">PD5MD_000</span><span class="p">,</span> <span class="n">PD5_IN</span><span class="p">,</span> <span class="n">PD5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D21_MARK</span><span class="p">,</span> <span class="n">PD5MD_001</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ5_PD_MARK</span><span class="p">,</span> <span class="n">PD5MD_010</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSI1_PD_MARK</span><span class="p">,</span> <span class="n">PD5MD_011</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TCLKB_PD_MARK</span><span class="p">,</span> <span class="n">PD5MD_100</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TIOC1B_MARK</span><span class="p">,</span> <span class="n">PD5MD_101</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PD4_DATA</span><span class="p">,</span> <span class="n">PD4MD_000</span><span class="p">,</span> <span class="n">PD4_IN</span><span class="p">,</span> <span class="n">PD4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D20_MARK</span><span class="p">,</span> <span class="n">PD4MD_001</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ4_PD_MARK</span><span class="p">,</span> <span class="n">PD4MD_010</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSCK1_PD_MARK</span><span class="p">,</span> <span class="n">PD4MD_011</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TCLKA_PD_MARK</span><span class="p">,</span> <span class="n">PD4MD_100</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TIOC1A_MARK</span><span class="p">,</span> <span class="n">PD4MD_101</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PD3_DATA</span><span class="p">,</span> <span class="n">PD3MD_000</span><span class="p">,</span> <span class="n">PD3_IN</span><span class="p">,</span> <span class="n">PD3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D19_MARK</span><span class="p">,</span> <span class="n">PD3MD_001</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ3_PD_MARK</span><span class="p">,</span> <span class="n">PD3MD_010</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCS0_PD_MARK</span><span class="p">,</span> <span class="n">PD3MD_011</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DACK3_MARK</span><span class="p">,</span> <span class="n">PD3MD_100</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TIOC0D_MARK</span><span class="p">,</span> <span class="n">PD3MD_101</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PD2_DATA</span><span class="p">,</span> <span class="n">PD2MD_000</span><span class="p">,</span> <span class="n">PD2_IN</span><span class="p">,</span> <span class="n">PD2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D18_MARK</span><span class="p">,</span> <span class="n">PD2MD_001</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ2_PD_MARK</span><span class="p">,</span> <span class="n">PD2MD_010</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSO0_PD_MARK</span><span class="p">,</span> <span class="n">PD2MD_011</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DREQ3_MARK</span><span class="p">,</span> <span class="n">PD2MD_100</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TIOC0C_MARK</span><span class="p">,</span> <span class="n">PD2MD_101</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PD1_DATA</span><span class="p">,</span> <span class="n">PD1MD_000</span><span class="p">,</span> <span class="n">PD1_IN</span><span class="p">,</span> <span class="n">PD1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D17_MARK</span><span class="p">,</span> <span class="n">PD1MD_001</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ1_PD_MARK</span><span class="p">,</span> <span class="n">PD1MD_010</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSI0_PD_MARK</span><span class="p">,</span> <span class="n">PD1MD_011</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DACK2_MARK</span><span class="p">,</span> <span class="n">PD1MD_100</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TIOC0B_MARK</span><span class="p">,</span> <span class="n">PD1MD_101</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PD0_DATA</span><span class="p">,</span> <span class="n">PD0MD_000</span><span class="p">,</span> <span class="n">PD0_IN</span><span class="p">,</span> <span class="n">PD0_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D16_MARK</span><span class="p">,</span> <span class="n">PD0MD_001</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ0_PD_MARK</span><span class="p">,</span> <span class="n">PD0MD_010</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSCK0_PD_MARK</span><span class="p">,</span> <span class="n">PD0MD_011</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DREQ2_MARK</span><span class="p">,</span> <span class="n">PD0MD_100</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TIOC0A_MARK</span><span class="p">,</span> <span class="n">PD0MD_101</span><span class="p">),</span>

	<span class="cm">/* PE */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PE15_DATA</span><span class="p">,</span> <span class="n">PE15MD_00</span><span class="p">,</span> <span class="n">PE15_IN</span><span class="p">,</span> <span class="n">PE15_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IOIS16_MARK</span><span class="p">,</span> <span class="n">PE15MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RTS3_MARK</span><span class="p">,</span> <span class="n">PE15MD_11</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PE14_DATA</span><span class="p">,</span> <span class="n">PE14MD_00</span><span class="p">,</span> <span class="n">PE14_IN</span><span class="p">,</span> <span class="n">PE14_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS1_MARK</span><span class="p">,</span> <span class="n">PE14MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CTS3_MARK</span><span class="p">,</span> <span class="n">PE14MD_11</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PE13_DATA</span><span class="p">,</span> <span class="n">PE13MD_00</span><span class="p">,</span> <span class="n">PE13_IN</span><span class="p">,</span> <span class="n">PE13_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TXD3_MARK</span><span class="p">,</span> <span class="n">PE13MD_11</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PE12_DATA</span><span class="p">,</span> <span class="n">PE12MD_00</span><span class="p">,</span> <span class="n">PE12_IN</span><span class="p">,</span> <span class="n">PE12_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RXD3_MARK</span><span class="p">,</span> <span class="n">PE12MD_11</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PE11_DATA</span><span class="p">,</span> <span class="n">PE11MD_000</span><span class="p">,</span> <span class="n">PE11_IN</span><span class="p">,</span> <span class="n">PE11_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS6_CE1B_MARK</span><span class="p">,</span> <span class="n">PE11MD_001</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ7_PE_MARK</span><span class="p">,</span> <span class="n">PE11MD_010</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TEND1_PE_MARK</span><span class="p">,</span> <span class="n">PE11MD_100</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PE10_DATA</span><span class="p">,</span> <span class="n">PE10MD_000</span><span class="p">,</span> <span class="n">PE10_IN</span><span class="p">,</span> <span class="n">PE10_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CE2B_MARK</span><span class="p">,</span> <span class="n">PE10MD_001</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ6_PE_MARK</span><span class="p">,</span> <span class="n">PE10MD_010</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TEND0_PE_MARK</span><span class="p">,</span> <span class="n">PE10MD_100</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PE9_DATA</span><span class="p">,</span> <span class="n">PE9MD_00</span><span class="p">,</span> <span class="n">PE9_IN</span><span class="p">,</span> <span class="n">PE9_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS5_CE1A_MARK</span><span class="p">,</span> <span class="n">PE9MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ5_PE_MARK</span><span class="p">,</span> <span class="n">PE9MD_10</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCK3_MARK</span><span class="p">,</span> <span class="n">PE9MD_11</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PE8_DATA</span><span class="p">,</span> <span class="n">PE8MD_00</span><span class="p">,</span> <span class="n">PE8_IN</span><span class="p">,</span> <span class="n">PE8_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CE2A_MARK</span><span class="p">,</span> <span class="n">PE8MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ4_PE_MARK</span><span class="p">,</span> <span class="n">PE8MD_10</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCK2_MARK</span><span class="p">,</span> <span class="n">PE8MD_11</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PE7_DATA</span><span class="p">,</span> <span class="n">PE7MD_000</span><span class="p">,</span> <span class="n">PE7_IN</span><span class="p">,</span> <span class="n">PE7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FRAME_MARK</span><span class="p">,</span> <span class="n">PE7MD_001</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ3_PE_MARK</span><span class="p">,</span> <span class="n">PE7MD_010</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TXD2_MARK</span><span class="p">,</span> <span class="n">PE7MD_011</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DACK1_PE_MARK</span><span class="p">,</span> <span class="n">PE7MD_100</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PE6_DATA</span><span class="p">,</span> <span class="n">PE6MD_000</span><span class="p">,</span> <span class="n">PE6_IN</span><span class="p">,</span> <span class="n">PE6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A25_MARK</span><span class="p">,</span> <span class="n">PE6MD_001</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ2_PE_MARK</span><span class="p">,</span> <span class="n">PE6MD_010</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RXD2_MARK</span><span class="p">,</span> <span class="n">PE6MD_011</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DREQ1_PE_MARK</span><span class="p">,</span> <span class="n">PE6MD_100</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PE5_DATA</span><span class="p">,</span> <span class="n">PE5MD_000</span><span class="p">,</span> <span class="n">PE5_IN</span><span class="p">,</span> <span class="n">PE5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A24_MARK</span><span class="p">,</span> <span class="n">PE5MD_001</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ1_PE_MARK</span><span class="p">,</span> <span class="n">PE5MD_010</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TXD1_MARK</span><span class="p">,</span> <span class="n">PE5MD_011</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DACK0_PE_MARK</span><span class="p">,</span> <span class="n">PE5MD_100</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PE4_DATA</span><span class="p">,</span> <span class="n">PE4MD_000</span><span class="p">,</span> <span class="n">PE4_IN</span><span class="p">,</span> <span class="n">PE4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A23_MARK</span><span class="p">,</span> <span class="n">PE4MD_001</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ0_PE_MARK</span><span class="p">,</span> <span class="n">PE4MD_010</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RXD1_MARK</span><span class="p">,</span> <span class="n">PE4MD_011</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DREQ0_PE_MARK</span><span class="p">,</span> <span class="n">PE4MD_100</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PE3_DATA</span><span class="p">,</span> <span class="n">PE3MD_00</span><span class="p">,</span> <span class="n">PE3_IN</span><span class="p">,</span> <span class="n">PE3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A22_MARK</span><span class="p">,</span> <span class="n">PE3MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCK1_MARK</span><span class="p">,</span> <span class="n">PE3MD_11</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PE2_DATA</span><span class="p">,</span> <span class="n">PE2MD_00</span><span class="p">,</span> <span class="n">PE2_IN</span><span class="p">,</span> <span class="n">PE2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A21_MARK</span><span class="p">,</span> <span class="n">PE2MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCK0_MARK</span><span class="p">,</span> <span class="n">PE2MD_11</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PE1_DATA</span><span class="p">,</span> <span class="n">PE1MD_00</span><span class="p">,</span> <span class="n">PE1_IN</span><span class="p">,</span> <span class="n">PE1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS4_MARK</span><span class="p">,</span> <span class="n">PE1MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MRES_MARK</span><span class="p">,</span> <span class="n">PE1MD_10</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TXD0_MARK</span><span class="p">,</span> <span class="n">PE1MD_11</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PE0_DATA</span><span class="p">,</span> <span class="n">PE0MD_000</span><span class="p">,</span> <span class="n">PE0_IN</span><span class="p">,</span> <span class="n">PE0_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BS_MARK</span><span class="p">,</span> <span class="n">PE0MD_001</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RXD0_MARK</span><span class="p">,</span> <span class="n">PE0MD_011</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ADTRG_PE_MARK</span><span class="p">,</span> <span class="n">PE0MD_100</span><span class="p">),</span>

	<span class="cm">/* PF */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF30_DATA</span><span class="p">,</span> <span class="n">PF30MD_0</span><span class="p">,</span> <span class="n">PF30_IN</span><span class="p">,</span> <span class="n">PF30_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">AUDIO_CLK_MARK</span><span class="p">,</span> <span class="n">PF30MD_1</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF29_DATA</span><span class="p">,</span> <span class="n">PF29MD_0</span><span class="p">,</span> <span class="n">PF29_IN</span><span class="p">,</span> <span class="n">PF29_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSIDATA3_MARK</span><span class="p">,</span> <span class="n">PF29MD_1</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF28_DATA</span><span class="p">,</span> <span class="n">PF28MD_0</span><span class="p">,</span> <span class="n">PF28_IN</span><span class="p">,</span> <span class="n">PF28_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSIWS3_MARK</span><span class="p">,</span> <span class="n">PF28MD_1</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF27_DATA</span><span class="p">,</span> <span class="n">PF27MD_0</span><span class="p">,</span> <span class="n">PF27_IN</span><span class="p">,</span> <span class="n">PF27_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSISCK3_MARK</span><span class="p">,</span> <span class="n">PF27MD_1</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF26_DATA</span><span class="p">,</span> <span class="n">PF26MD_0</span><span class="p">,</span> <span class="n">PF26_IN</span><span class="p">,</span> <span class="n">PF26_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSIDATA2_MARK</span><span class="p">,</span> <span class="n">PF26MD_1</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF25_DATA</span><span class="p">,</span> <span class="n">PF25MD_0</span><span class="p">,</span> <span class="n">PF25_IN</span><span class="p">,</span> <span class="n">PF25_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSIWS2_MARK</span><span class="p">,</span> <span class="n">PF25MD_1</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF24_DATA</span><span class="p">,</span> <span class="n">PF24MD_0</span><span class="p">,</span> <span class="n">PF24_IN</span><span class="p">,</span> <span class="n">PF24_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSISCK2_MARK</span><span class="p">,</span> <span class="n">PF24MD_1</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF23_DATA</span><span class="p">,</span> <span class="n">PF23MD_00</span><span class="p">,</span> <span class="n">PF23_IN</span><span class="p">,</span> <span class="n">PF23_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSIDATA1_MARK</span><span class="p">,</span> <span class="n">PF23MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_VEPWC_MARK</span><span class="p">,</span> <span class="n">PF23MD_10</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF22_DATA</span><span class="p">,</span> <span class="n">PF22MD_00</span><span class="p">,</span> <span class="n">PF22_IN</span><span class="p">,</span> <span class="n">PF22_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSIWS1_MARK</span><span class="p">,</span> <span class="n">PF22MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_VCPWC_MARK</span><span class="p">,</span> <span class="n">PF22MD_10</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF21_DATA</span><span class="p">,</span> <span class="n">PF21MD_00</span><span class="p">,</span> <span class="n">PF21_IN</span><span class="p">,</span> <span class="n">PF21_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSISCK1_MARK</span><span class="p">,</span> <span class="n">PF21MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_CLK_MARK</span><span class="p">,</span> <span class="n">PF21MD_10</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF20_DATA</span><span class="p">,</span> <span class="n">PF20MD_00</span><span class="p">,</span> <span class="n">PF20_IN</span><span class="p">,</span> <span class="n">PF20_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSIDATA0_MARK</span><span class="p">,</span> <span class="n">PF20MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_FLM_MARK</span><span class="p">,</span> <span class="n">PF20MD_10</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF19_DATA</span><span class="p">,</span> <span class="n">PF19MD_00</span><span class="p">,</span> <span class="n">PF19_IN</span><span class="p">,</span> <span class="n">PF19_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSIWS0_MARK</span><span class="p">,</span> <span class="n">PF19MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_M_DISP_MARK</span><span class="p">,</span> <span class="n">PF19MD_10</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF18_DATA</span><span class="p">,</span> <span class="n">PF18MD_00</span><span class="p">,</span> <span class="n">PF18_IN</span><span class="p">,</span> <span class="n">PF18_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSISCK0_MARK</span><span class="p">,</span> <span class="n">PF18MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_CL2_MARK</span><span class="p">,</span> <span class="n">PF18MD_10</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF17_DATA</span><span class="p">,</span> <span class="n">PF17MD_00</span><span class="p">,</span> <span class="n">PF17_IN</span><span class="p">,</span> <span class="n">PF17_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FCE_MARK</span><span class="p">,</span> <span class="n">PF17MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_CL1_MARK</span><span class="p">,</span> <span class="n">PF17MD_10</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF16_DATA</span><span class="p">,</span> <span class="n">PF16MD_00</span><span class="p">,</span> <span class="n">PF16_IN</span><span class="p">,</span> <span class="n">PF16_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FRB_MARK</span><span class="p">,</span> <span class="n">PF16MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_DON_MARK</span><span class="p">,</span> <span class="n">PF16MD_10</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF15_DATA</span><span class="p">,</span> <span class="n">PF15MD_00</span><span class="p">,</span> <span class="n">PF15_IN</span><span class="p">,</span> <span class="n">PF15_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">NAF7_MARK</span><span class="p">,</span> <span class="n">PF15MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_DATA15_MARK</span><span class="p">,</span> <span class="n">PF15MD_10</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF14_DATA</span><span class="p">,</span> <span class="n">PF14MD_00</span><span class="p">,</span> <span class="n">PF14_IN</span><span class="p">,</span> <span class="n">PF14_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">NAF6_MARK</span><span class="p">,</span> <span class="n">PF14MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_DATA14_MARK</span><span class="p">,</span> <span class="n">PF14MD_10</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF13_DATA</span><span class="p">,</span> <span class="n">PF13MD_00</span><span class="p">,</span> <span class="n">PF13_IN</span><span class="p">,</span> <span class="n">PF13_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">NAF5_MARK</span><span class="p">,</span> <span class="n">PF13MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_DATA13_MARK</span><span class="p">,</span> <span class="n">PF13MD_10</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF12_DATA</span><span class="p">,</span> <span class="n">PF12MD_00</span><span class="p">,</span> <span class="n">PF12_IN</span><span class="p">,</span> <span class="n">PF12_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">NAF4_MARK</span><span class="p">,</span> <span class="n">PF12MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_DATA12_MARK</span><span class="p">,</span> <span class="n">PF12MD_10</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF11_DATA</span><span class="p">,</span> <span class="n">PF11MD_00</span><span class="p">,</span> <span class="n">PF11_IN</span><span class="p">,</span> <span class="n">PF11_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">NAF3_MARK</span><span class="p">,</span> <span class="n">PF11MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_DATA11_MARK</span><span class="p">,</span> <span class="n">PF11MD_10</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF10_DATA</span><span class="p">,</span> <span class="n">PF10MD_00</span><span class="p">,</span> <span class="n">PF10_IN</span><span class="p">,</span> <span class="n">PF10_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">NAF2_MARK</span><span class="p">,</span> <span class="n">PF10MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_DATA10_MARK</span><span class="p">,</span> <span class="n">PF10MD_10</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF9_DATA</span><span class="p">,</span> <span class="n">PF9MD_00</span><span class="p">,</span> <span class="n">PF9_IN</span><span class="p">,</span> <span class="n">PF9_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">NAF1_MARK</span><span class="p">,</span> <span class="n">PF9MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_DATA9_MARK</span><span class="p">,</span> <span class="n">PF9MD_10</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF8_DATA</span><span class="p">,</span> <span class="n">PF8MD_00</span><span class="p">,</span> <span class="n">PF8_IN</span><span class="p">,</span> <span class="n">PF8_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">NAF0_MARK</span><span class="p">,</span> <span class="n">PF8MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_DATA8_MARK</span><span class="p">,</span> <span class="n">PF8MD_10</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF7_DATA</span><span class="p">,</span> <span class="n">PF7MD_00</span><span class="p">,</span> <span class="n">PF7_IN</span><span class="p">,</span> <span class="n">PF7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSC_MARK</span><span class="p">,</span> <span class="n">PF7MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_DATA7_MARK</span><span class="p">,</span> <span class="n">PF7MD_10</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCS1_PF_MARK</span><span class="p">,</span> <span class="n">PF7MD_11</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF6_DATA</span><span class="p">,</span> <span class="n">PF6MD_00</span><span class="p">,</span> <span class="n">PF6_IN</span><span class="p">,</span> <span class="n">PF6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FOE_MARK</span><span class="p">,</span> <span class="n">PF6MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_DATA6_MARK</span><span class="p">,</span> <span class="n">PF6MD_10</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSO1_PF_MARK</span><span class="p">,</span> <span class="n">PF6MD_11</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF5_DATA</span><span class="p">,</span> <span class="n">PF5MD_00</span><span class="p">,</span> <span class="n">PF5_IN</span><span class="p">,</span> <span class="n">PF5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FCDE_MARK</span><span class="p">,</span> <span class="n">PF5MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_DATA5_MARK</span><span class="p">,</span> <span class="n">PF5MD_10</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSI1_PF_MARK</span><span class="p">,</span> <span class="n">PF5MD_11</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF4_DATA</span><span class="p">,</span> <span class="n">PF4MD_00</span><span class="p">,</span> <span class="n">PF4_IN</span><span class="p">,</span> <span class="n">PF4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FWE_MARK</span><span class="p">,</span> <span class="n">PF4MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_DATA4_MARK</span><span class="p">,</span> <span class="n">PF4MD_10</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSCK1_PF_MARK</span><span class="p">,</span> <span class="n">PF4MD_11</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF3_DATA</span><span class="p">,</span> <span class="n">PF3MD_00</span><span class="p">,</span> <span class="n">PF3_IN</span><span class="p">,</span> <span class="n">PF3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TCLKD_PF_MARK</span><span class="p">,</span> <span class="n">PF3MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_DATA3_MARK</span><span class="p">,</span> <span class="n">PF3MD_10</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCS0_PF_MARK</span><span class="p">,</span> <span class="n">PF3MD_11</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF2_DATA</span><span class="p">,</span> <span class="n">PF2MD_00</span><span class="p">,</span> <span class="n">PF2_IN</span><span class="p">,</span> <span class="n">PF2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TCLKC_PF_MARK</span><span class="p">,</span> <span class="n">PF2MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_DATA2_MARK</span><span class="p">,</span> <span class="n">PF2MD_10</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSO0_PF_MARK</span><span class="p">,</span> <span class="n">PF2MD_11</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF1_DATA</span><span class="p">,</span> <span class="n">PF1MD_00</span><span class="p">,</span> <span class="n">PF1_IN</span><span class="p">,</span> <span class="n">PF1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TCLKB_PF_MARK</span><span class="p">,</span> <span class="n">PF1MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_DATA1_MARK</span><span class="p">,</span> <span class="n">PF1MD_10</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSI0_PF_MARK</span><span class="p">,</span> <span class="n">PF1MD_11</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF0_DATA</span><span class="p">,</span> <span class="n">PF0MD_00</span><span class="p">,</span> <span class="n">PF0_IN</span><span class="p">,</span> <span class="n">PF0_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TCLKA_PF_MARK</span><span class="p">,</span> <span class="n">PF0MD_01</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_DATA0_MARK</span><span class="p">,</span> <span class="n">PF0MD_10</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSCK0_PF_MARK</span><span class="p">,</span> <span class="n">PF0MD_11</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_gpio</span> <span class="n">pinmux_gpios</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>

	<span class="cm">/* PA */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PA7</span><span class="p">,</span> <span class="n">PA7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PA6</span><span class="p">,</span> <span class="n">PA6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PA5</span><span class="p">,</span> <span class="n">PA5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PA4</span><span class="p">,</span> <span class="n">PA4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PA3</span><span class="p">,</span> <span class="n">PA3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PA2</span><span class="p">,</span> <span class="n">PA2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PA1</span><span class="p">,</span> <span class="n">PA1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PA0</span><span class="p">,</span> <span class="n">PA0_DATA</span><span class="p">),</span>

	<span class="cm">/* PB */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PB12</span><span class="p">,</span> <span class="n">PB12_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PB11</span><span class="p">,</span> <span class="n">PB11_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PB10</span><span class="p">,</span> <span class="n">PB10_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PB9</span><span class="p">,</span> <span class="n">PB9_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PB8</span><span class="p">,</span> <span class="n">PB8_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PB7</span><span class="p">,</span> <span class="n">PB7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PB6</span><span class="p">,</span> <span class="n">PB6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PB5</span><span class="p">,</span> <span class="n">PB5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PB4</span><span class="p">,</span> <span class="n">PB4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PB3</span><span class="p">,</span> <span class="n">PB3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PB2</span><span class="p">,</span> <span class="n">PB2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PB1</span><span class="p">,</span> <span class="n">PB1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PB0</span><span class="p">,</span> <span class="n">PB0_DATA</span><span class="p">),</span>

	<span class="cm">/* PC */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PC14</span><span class="p">,</span> <span class="n">PC14_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PC13</span><span class="p">,</span> <span class="n">PC13_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PC12</span><span class="p">,</span> <span class="n">PC12_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PC11</span><span class="p">,</span> <span class="n">PC11_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PC10</span><span class="p">,</span> <span class="n">PC10_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PC9</span><span class="p">,</span> <span class="n">PC9_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PC8</span><span class="p">,</span> <span class="n">PC8_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PC7</span><span class="p">,</span> <span class="n">PC7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PC6</span><span class="p">,</span> <span class="n">PC6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PC5</span><span class="p">,</span> <span class="n">PC5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PC4</span><span class="p">,</span> <span class="n">PC4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PC3</span><span class="p">,</span> <span class="n">PC3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PC2</span><span class="p">,</span> <span class="n">PC2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PC1</span><span class="p">,</span> <span class="n">PC1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PC0</span><span class="p">,</span> <span class="n">PC0_DATA</span><span class="p">),</span>

	<span class="cm">/* PD */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PD15</span><span class="p">,</span> <span class="n">PD15_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PD14</span><span class="p">,</span> <span class="n">PD14_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PD13</span><span class="p">,</span> <span class="n">PD13_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PD12</span><span class="p">,</span> <span class="n">PD12_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PD11</span><span class="p">,</span> <span class="n">PD11_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PD10</span><span class="p">,</span> <span class="n">PD10_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PD9</span><span class="p">,</span> <span class="n">PD9_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PD8</span><span class="p">,</span> <span class="n">PD8_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PD7</span><span class="p">,</span> <span class="n">PD7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PD6</span><span class="p">,</span> <span class="n">PD6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PD5</span><span class="p">,</span> <span class="n">PD5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PD4</span><span class="p">,</span> <span class="n">PD4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PD3</span><span class="p">,</span> <span class="n">PD3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PD2</span><span class="p">,</span> <span class="n">PD2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PD1</span><span class="p">,</span> <span class="n">PD1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PD0</span><span class="p">,</span> <span class="n">PD0_DATA</span><span class="p">),</span>

	<span class="cm">/* PE */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PE15</span><span class="p">,</span> <span class="n">PE15_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PE14</span><span class="p">,</span> <span class="n">PE14_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PE13</span><span class="p">,</span> <span class="n">PE13_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PE12</span><span class="p">,</span> <span class="n">PE12_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PE11</span><span class="p">,</span> <span class="n">PE11_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PE10</span><span class="p">,</span> <span class="n">PE10_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PE9</span><span class="p">,</span> <span class="n">PE9_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PE8</span><span class="p">,</span> <span class="n">PE8_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PE7</span><span class="p">,</span> <span class="n">PE7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PE6</span><span class="p">,</span> <span class="n">PE6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PE5</span><span class="p">,</span> <span class="n">PE5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PE4</span><span class="p">,</span> <span class="n">PE4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PE3</span><span class="p">,</span> <span class="n">PE3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PE2</span><span class="p">,</span> <span class="n">PE2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PE1</span><span class="p">,</span> <span class="n">PE1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PE0</span><span class="p">,</span> <span class="n">PE0_DATA</span><span class="p">),</span>

	<span class="cm">/* PF */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF30</span><span class="p">,</span> <span class="n">PF30_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF29</span><span class="p">,</span> <span class="n">PF29_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF28</span><span class="p">,</span> <span class="n">PF28_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF27</span><span class="p">,</span> <span class="n">PF27_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF26</span><span class="p">,</span> <span class="n">PF26_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF25</span><span class="p">,</span> <span class="n">PF25_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF24</span><span class="p">,</span> <span class="n">PF24_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF23</span><span class="p">,</span> <span class="n">PF23_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF22</span><span class="p">,</span> <span class="n">PF22_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF21</span><span class="p">,</span> <span class="n">PF21_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF20</span><span class="p">,</span> <span class="n">PF20_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF19</span><span class="p">,</span> <span class="n">PF19_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF18</span><span class="p">,</span> <span class="n">PF18_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF17</span><span class="p">,</span> <span class="n">PF17_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF16</span><span class="p">,</span> <span class="n">PF16_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF15</span><span class="p">,</span> <span class="n">PF15_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF14</span><span class="p">,</span> <span class="n">PF14_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF13</span><span class="p">,</span> <span class="n">PF13_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF12</span><span class="p">,</span> <span class="n">PF12_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF11</span><span class="p">,</span> <span class="n">PF11_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF10</span><span class="p">,</span> <span class="n">PF10_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF9</span><span class="p">,</span> <span class="n">PF9_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF8</span><span class="p">,</span> <span class="n">PF8_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF7</span><span class="p">,</span> <span class="n">PF7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF6</span><span class="p">,</span> <span class="n">PF6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF5</span><span class="p">,</span> <span class="n">PF5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF4</span><span class="p">,</span> <span class="n">PF4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF3</span><span class="p">,</span> <span class="n">PF3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF2</span><span class="p">,</span> <span class="n">PF2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF1</span><span class="p">,</span> <span class="n">PF1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF0</span><span class="p">,</span> <span class="n">PF0_DATA</span><span class="p">),</span>

	<span class="cm">/* INTC */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PINT7_PB</span><span class="p">,</span> <span class="n">PINT7_PB_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PINT6_PB</span><span class="p">,</span> <span class="n">PINT6_PB_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PINT5_PB</span><span class="p">,</span> <span class="n">PINT5_PB_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PINT4_PB</span><span class="p">,</span> <span class="n">PINT4_PB_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PINT3_PB</span><span class="p">,</span> <span class="n">PINT3_PB_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PINT2_PB</span><span class="p">,</span> <span class="n">PINT2_PB_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PINT1_PB</span><span class="p">,</span> <span class="n">PINT1_PB_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PINT0_PB</span><span class="p">,</span> <span class="n">PINT0_PB_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PINT7_PD</span><span class="p">,</span> <span class="n">PINT7_PD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PINT6_PD</span><span class="p">,</span> <span class="n">PINT6_PD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PINT5_PD</span><span class="p">,</span> <span class="n">PINT5_PD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PINT4_PD</span><span class="p">,</span> <span class="n">PINT4_PD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PINT3_PD</span><span class="p">,</span> <span class="n">PINT3_PD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PINT2_PD</span><span class="p">,</span> <span class="n">PINT2_PD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PINT1_PD</span><span class="p">,</span> <span class="n">PINT1_PD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PINT0_PD</span><span class="p">,</span> <span class="n">PINT0_PD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ7_PB</span><span class="p">,</span> <span class="n">IRQ7_PB_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ6_PB</span><span class="p">,</span> <span class="n">IRQ6_PB_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ5_PB</span><span class="p">,</span> <span class="n">IRQ5_PB_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ4_PB</span><span class="p">,</span> <span class="n">IRQ4_PB_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ3_PB</span><span class="p">,</span> <span class="n">IRQ3_PB_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ2_PB</span><span class="p">,</span> <span class="n">IRQ2_PB_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ1_PB</span><span class="p">,</span> <span class="n">IRQ1_PB_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ0_PB</span><span class="p">,</span> <span class="n">IRQ0_PB_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ7_PD</span><span class="p">,</span> <span class="n">IRQ7_PD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ6_PD</span><span class="p">,</span> <span class="n">IRQ6_PD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ5_PD</span><span class="p">,</span> <span class="n">IRQ5_PD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ4_PD</span><span class="p">,</span> <span class="n">IRQ4_PD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ3_PD</span><span class="p">,</span> <span class="n">IRQ3_PD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ2_PD</span><span class="p">,</span> <span class="n">IRQ2_PD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ1_PD</span><span class="p">,</span> <span class="n">IRQ1_PD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ0_PD</span><span class="p">,</span> <span class="n">IRQ0_PD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ7_PE</span><span class="p">,</span> <span class="n">IRQ7_PE_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ6_PE</span><span class="p">,</span> <span class="n">IRQ6_PE_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ5_PE</span><span class="p">,</span> <span class="n">IRQ5_PE_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ4_PE</span><span class="p">,</span> <span class="n">IRQ4_PE_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ3_PE</span><span class="p">,</span> <span class="n">IRQ3_PE_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ2_PE</span><span class="p">,</span> <span class="n">IRQ2_PE_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ1_PE</span><span class="p">,</span> <span class="n">IRQ1_PE_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ0_PE</span><span class="p">,</span> <span class="n">IRQ0_PE_MARK</span><span class="p">),</span>

	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_WDTOVF</span><span class="p">,</span> <span class="n">WDTOVF_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQOUT</span><span class="p">,</span> <span class="n">IRQOUT_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_REFOUT</span><span class="p">,</span> <span class="n">REFOUT_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQOUT_REFOUT</span><span class="p">,</span> <span class="n">IRQOUT_REFOUT_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_UBCTRG</span><span class="p">,</span> <span class="n">UBCTRG_MARK</span><span class="p">),</span>

	<span class="cm">/* CAN */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CTX1</span><span class="p">,</span> <span class="n">CTX1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CRX1</span><span class="p">,</span> <span class="n">CRX1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CTX0</span><span class="p">,</span> <span class="n">CTX0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CTX0_CTX1</span><span class="p">,</span> <span class="n">CTX0_CTX1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CRX0</span><span class="p">,</span> <span class="n">CRX0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CRX0_CRX1</span><span class="p">,</span> <span class="n">CRX0_CRX1_MARK</span><span class="p">),</span>

	<span class="cm">/* IIC3 */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDA3</span><span class="p">,</span> <span class="n">SDA3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCL3</span><span class="p">,</span> <span class="n">SCL3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDA2</span><span class="p">,</span> <span class="n">SDA2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCL2</span><span class="p">,</span> <span class="n">SCL2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDA1</span><span class="p">,</span> <span class="n">SDA1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCL1</span><span class="p">,</span> <span class="n">SCL1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDA0</span><span class="p">,</span> <span class="n">SDA0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCL0</span><span class="p">,</span> <span class="n">SCL0_MARK</span><span class="p">),</span>

	<span class="cm">/* DMAC */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TEND0_PD</span><span class="p">,</span> <span class="n">TEND0_PD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TEND0_PE</span><span class="p">,</span> <span class="n">TEND0_PE_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DACK0_PD</span><span class="p">,</span> <span class="n">DACK0_PD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DACK0_PE</span><span class="p">,</span> <span class="n">DACK0_PE_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DREQ0_PD</span><span class="p">,</span> <span class="n">DREQ0_PD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DREQ0_PE</span><span class="p">,</span> <span class="n">DREQ0_PE_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TEND1_PD</span><span class="p">,</span> <span class="n">TEND1_PD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TEND1_PE</span><span class="p">,</span> <span class="n">TEND1_PE_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DACK1_PD</span><span class="p">,</span> <span class="n">DACK1_PD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DACK1_PE</span><span class="p">,</span> <span class="n">DACK1_PE_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DREQ1_PD</span><span class="p">,</span> <span class="n">DREQ1_PD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DREQ1_PE</span><span class="p">,</span> <span class="n">DREQ1_PE_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DACK2</span><span class="p">,</span> <span class="n">DACK2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DREQ2</span><span class="p">,</span> <span class="n">DREQ2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DACK3</span><span class="p">,</span> <span class="n">DACK3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DREQ3</span><span class="p">,</span> <span class="n">DREQ3_MARK</span><span class="p">),</span>

	<span class="cm">/* ADC */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ADTRG_PD</span><span class="p">,</span> <span class="n">ADTRG_PD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ADTRG_PE</span><span class="p">,</span> <span class="n">ADTRG_PE_MARK</span><span class="p">),</span>

	<span class="cm">/* BSC */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D31</span><span class="p">,</span> <span class="n">D31_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D30</span><span class="p">,</span> <span class="n">D30_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D29</span><span class="p">,</span> <span class="n">D29_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D28</span><span class="p">,</span> <span class="n">D28_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D27</span><span class="p">,</span> <span class="n">D27_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D26</span><span class="p">,</span> <span class="n">D26_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D25</span><span class="p">,</span> <span class="n">D25_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D24</span><span class="p">,</span> <span class="n">D24_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D23</span><span class="p">,</span> <span class="n">D23_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D22</span><span class="p">,</span> <span class="n">D22_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D21</span><span class="p">,</span> <span class="n">D21_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D20</span><span class="p">,</span> <span class="n">D20_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D19</span><span class="p">,</span> <span class="n">D19_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D18</span><span class="p">,</span> <span class="n">D18_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D17</span><span class="p">,</span> <span class="n">D17_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D16</span><span class="p">,</span> <span class="n">D16_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A25</span><span class="p">,</span> <span class="n">A25_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A24</span><span class="p">,</span> <span class="n">A24_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A23</span><span class="p">,</span> <span class="n">A23_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A22</span><span class="p">,</span> <span class="n">A22_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A21</span><span class="p">,</span> <span class="n">A21_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CS4</span><span class="p">,</span> <span class="n">CS4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MRES</span><span class="p">,</span> <span class="n">MRES_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_BS</span><span class="p">,</span> <span class="n">BS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IOIS16</span><span class="p">,</span> <span class="n">IOIS16_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CS1</span><span class="p">,</span> <span class="n">CS1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CS6_CE1B</span><span class="p">,</span> <span class="n">CS6_CE1B_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CE2B</span><span class="p">,</span> <span class="n">CE2B_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CS5_CE1A</span><span class="p">,</span> <span class="n">CS5_CE1A_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CE2A</span><span class="p">,</span> <span class="n">CE2A_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_FRAME</span><span class="p">,</span> <span class="n">FRAME_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_WAIT</span><span class="p">,</span> <span class="n">WAIT_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RDWR</span><span class="p">,</span> <span class="n">RDWR_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CKE</span><span class="p">,</span> <span class="n">CKE_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CASU</span><span class="p">,</span> <span class="n">CASU_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_BREQ</span><span class="p">,</span> <span class="n">BREQ_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RASU</span><span class="p">,</span> <span class="n">RASU_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_BACK</span><span class="p">,</span> <span class="n">BACK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CASL</span><span class="p">,</span> <span class="n">CASL_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RASL</span><span class="p">,</span> <span class="n">RASL_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_WE3_DQMUU_AH_ICIO_WR</span><span class="p">,</span> <span class="n">WE3_DQMUU_AH_ICIO_WR_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_WE2_DQMUL_ICIORD</span><span class="p">,</span> <span class="n">WE2_DQMUL_ICIORD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_WE1_DQMLU_WE</span><span class="p">,</span> <span class="n">WE1_DQMLU_WE_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_WE0_DQMLL</span><span class="p">,</span> <span class="n">WE0_DQMLL_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CS3</span><span class="p">,</span> <span class="n">CS3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CS2</span><span class="p">,</span> <span class="n">CS2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A1</span><span class="p">,</span> <span class="n">A1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A0</span><span class="p">,</span> <span class="n">A0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CS7</span><span class="p">,</span> <span class="n">CS7_MARK</span><span class="p">),</span>

	<span class="cm">/* TMU */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TIOC4D</span><span class="p">,</span> <span class="n">TIOC4D_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TIOC4C</span><span class="p">,</span> <span class="n">TIOC4C_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TIOC4B</span><span class="p">,</span> <span class="n">TIOC4B_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TIOC4A</span><span class="p">,</span> <span class="n">TIOC4A_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TIOC3D</span><span class="p">,</span> <span class="n">TIOC3D_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TIOC3C</span><span class="p">,</span> <span class="n">TIOC3C_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TIOC3B</span><span class="p">,</span> <span class="n">TIOC3B_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TIOC3A</span><span class="p">,</span> <span class="n">TIOC3A_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TIOC2B</span><span class="p">,</span> <span class="n">TIOC2B_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TIOC1B</span><span class="p">,</span> <span class="n">TIOC1B_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TIOC2A</span><span class="p">,</span> <span class="n">TIOC2A_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TIOC1A</span><span class="p">,</span> <span class="n">TIOC1A_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TIOC0D</span><span class="p">,</span> <span class="n">TIOC0D_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TIOC0C</span><span class="p">,</span> <span class="n">TIOC0C_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TIOC0B</span><span class="p">,</span> <span class="n">TIOC0B_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TIOC0A</span><span class="p">,</span> <span class="n">TIOC0A_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TCLKD_PD</span><span class="p">,</span> <span class="n">TCLKD_PD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TCLKC_PD</span><span class="p">,</span> <span class="n">TCLKC_PD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TCLKB_PD</span><span class="p">,</span> <span class="n">TCLKB_PD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TCLKA_PD</span><span class="p">,</span> <span class="n">TCLKA_PD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TCLKD_PF</span><span class="p">,</span> <span class="n">TCLKD_PF_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TCLKC_PF</span><span class="p">,</span> <span class="n">TCLKC_PF_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TCLKB_PF</span><span class="p">,</span> <span class="n">TCLKB_PF_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TCLKA_PF</span><span class="p">,</span> <span class="n">TCLKA_PF_MARK</span><span class="p">),</span>

	<span class="cm">/* SSU */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCS0_PD</span><span class="p">,</span> <span class="n">SCS0_PD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSO0_PD</span><span class="p">,</span> <span class="n">SSO0_PD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSI0_PD</span><span class="p">,</span> <span class="n">SSI0_PD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSCK0_PD</span><span class="p">,</span> <span class="n">SSCK0_PD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCS0_PF</span><span class="p">,</span> <span class="n">SCS0_PF_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSO0_PF</span><span class="p">,</span> <span class="n">SSO0_PF_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSI0_PF</span><span class="p">,</span> <span class="n">SSI0_PF_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSCK0_PF</span><span class="p">,</span> <span class="n">SSCK0_PF_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCS1_PD</span><span class="p">,</span> <span class="n">SCS1_PD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSO1_PD</span><span class="p">,</span> <span class="n">SSO1_PD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSI1_PD</span><span class="p">,</span> <span class="n">SSI1_PD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSCK1_PD</span><span class="p">,</span> <span class="n">SSCK1_PD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCS1_PF</span><span class="p">,</span> <span class="n">SCS1_PF_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSO1_PF</span><span class="p">,</span> <span class="n">SSO1_PF_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSI1_PF</span><span class="p">,</span> <span class="n">SSI1_PF_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSCK1_PF</span><span class="p">,</span> <span class="n">SSCK1_PF_MARK</span><span class="p">),</span>

	<span class="cm">/* SCIF */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TXD0</span><span class="p">,</span> <span class="n">TXD0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RXD0</span><span class="p">,</span> <span class="n">RXD0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCK0</span><span class="p">,</span> <span class="n">SCK0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TXD1</span><span class="p">,</span> <span class="n">TXD1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RXD1</span><span class="p">,</span> <span class="n">RXD1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCK1</span><span class="p">,</span> <span class="n">SCK1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TXD2</span><span class="p">,</span> <span class="n">TXD2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RXD2</span><span class="p">,</span> <span class="n">RXD2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCK2</span><span class="p">,</span> <span class="n">SCK2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RTS3</span><span class="p">,</span> <span class="n">RTS3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CTS3</span><span class="p">,</span> <span class="n">CTS3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TXD3</span><span class="p">,</span> <span class="n">TXD3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RXD3</span><span class="p">,</span> <span class="n">RXD3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCK3</span><span class="p">,</span> <span class="n">SCK3_MARK</span><span class="p">),</span>

	<span class="cm">/* SSI */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_AUDIO_CLK</span><span class="p">,</span> <span class="n">AUDIO_CLK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSIDATA3</span><span class="p">,</span> <span class="n">SSIDATA3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSIWS3</span><span class="p">,</span> <span class="n">SSIWS3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSISCK3</span><span class="p">,</span> <span class="n">SSISCK3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSIDATA2</span><span class="p">,</span> <span class="n">SSIDATA2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSIWS2</span><span class="p">,</span> <span class="n">SSIWS2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSISCK2</span><span class="p">,</span> <span class="n">SSISCK2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSIDATA1</span><span class="p">,</span> <span class="n">SSIDATA1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSIWS1</span><span class="p">,</span> <span class="n">SSIWS1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSISCK1</span><span class="p">,</span> <span class="n">SSISCK1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSIDATA0</span><span class="p">,</span> <span class="n">SSIDATA0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSIWS0</span><span class="p">,</span> <span class="n">SSIWS0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSISCK0</span><span class="p">,</span> <span class="n">SSISCK0_MARK</span><span class="p">),</span>

	<span class="cm">/* FLCTL */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_FCE</span><span class="p">,</span> <span class="n">FCE_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_FRB</span><span class="p">,</span> <span class="n">FRB_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_NAF7</span><span class="p">,</span> <span class="n">NAF7_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_NAF6</span><span class="p">,</span> <span class="n">NAF6_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_NAF5</span><span class="p">,</span> <span class="n">NAF5_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_NAF4</span><span class="p">,</span> <span class="n">NAF4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_NAF3</span><span class="p">,</span> <span class="n">NAF3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_NAF2</span><span class="p">,</span> <span class="n">NAF2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_NAF1</span><span class="p">,</span> <span class="n">NAF1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_NAF0</span><span class="p">,</span> <span class="n">NAF0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_FSC</span><span class="p">,</span> <span class="n">FSC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_FOE</span><span class="p">,</span> <span class="n">FOE_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_FCDE</span><span class="p">,</span> <span class="n">FCDE_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_FWE</span><span class="p">,</span> <span class="n">FWE_MARK</span><span class="p">),</span>

	<span class="cm">/* LCDC */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_VEPWC</span><span class="p">,</span> <span class="n">LCD_VEPWC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_VCPWC</span><span class="p">,</span> <span class="n">LCD_VCPWC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_CLK</span><span class="p">,</span> <span class="n">LCD_CLK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_FLM</span><span class="p">,</span> <span class="n">LCD_FLM_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_M_DISP</span><span class="p">,</span> <span class="n">LCD_M_DISP_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_CL2</span><span class="p">,</span> <span class="n">LCD_CL2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_CL1</span><span class="p">,</span> <span class="n">LCD_CL1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_DON</span><span class="p">,</span> <span class="n">LCD_DON_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_DATA15</span><span class="p">,</span> <span class="n">LCD_DATA15_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_DATA14</span><span class="p">,</span> <span class="n">LCD_DATA14_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_DATA13</span><span class="p">,</span> <span class="n">LCD_DATA13_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_DATA12</span><span class="p">,</span> <span class="n">LCD_DATA12_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_DATA11</span><span class="p">,</span> <span class="n">LCD_DATA11_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_DATA10</span><span class="p">,</span> <span class="n">LCD_DATA10_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_DATA9</span><span class="p">,</span> <span class="n">LCD_DATA9_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_DATA8</span><span class="p">,</span> <span class="n">LCD_DATA8_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_DATA7</span><span class="p">,</span> <span class="n">LCD_DATA7_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_DATA6</span><span class="p">,</span> <span class="n">LCD_DATA6_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_DATA5</span><span class="p">,</span> <span class="n">LCD_DATA5_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_DATA4</span><span class="p">,</span> <span class="n">LCD_DATA4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_DATA3</span><span class="p">,</span> <span class="n">LCD_DATA3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_DATA2</span><span class="p">,</span> <span class="n">LCD_DATA2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_DATA1</span><span class="p">,</span> <span class="n">LCD_DATA1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_DATA0</span><span class="p">,</span> <span class="n">LCD_DATA0_MARK</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_cfg_reg</span> <span class="n">pinmux_config_regs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PBIORL&quot;</span><span class="p">,</span> <span class="mh">0xfffe3886</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PB11_IN</span><span class="p">,</span> <span class="n">PB11_OUT</span><span class="p">,</span>
		<span class="n">PB10_IN</span><span class="p">,</span> <span class="n">PB10_OUT</span><span class="p">,</span>
		<span class="n">PB9_IN</span><span class="p">,</span> <span class="n">PB9_OUT</span><span class="p">,</span>
		<span class="n">PB8_IN</span><span class="p">,</span> <span class="n">PB8_OUT</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PBCRL4&quot;</span><span class="p">,</span> <span class="mh">0xfffe3890</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PB12MD_00</span><span class="p">,</span> <span class="n">PB12MD_01</span><span class="p">,</span> <span class="n">PB12MD_10</span><span class="p">,</span> <span class="n">PB12MD_11</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PBCRL3&quot;</span><span class="p">,</span> <span class="mh">0xfffe3892</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PB11MD_0</span><span class="p">,</span> <span class="n">PB11MD_1</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PB10MD_0</span><span class="p">,</span> <span class="n">PB10MD_1</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PB9MD_00</span><span class="p">,</span> <span class="n">PB9MD_01</span><span class="p">,</span> <span class="n">PB9MD_10</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PB8MD_00</span><span class="p">,</span> <span class="n">PB8MD_01</span><span class="p">,</span> <span class="n">PB8MD_10</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PBCRL2&quot;</span><span class="p">,</span> <span class="mh">0xfffe3894</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PB7MD_00</span><span class="p">,</span> <span class="n">PB7MD_01</span><span class="p">,</span> <span class="n">PB7MD_10</span><span class="p">,</span> <span class="n">PB7MD_11</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PB6MD_00</span><span class="p">,</span> <span class="n">PB6MD_01</span><span class="p">,</span> <span class="n">PB6MD_10</span><span class="p">,</span> <span class="n">PB6MD_11</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PB5MD_00</span><span class="p">,</span> <span class="n">PB5MD_01</span><span class="p">,</span> <span class="n">PB5MD_10</span><span class="p">,</span> <span class="n">PB5MD_11</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PB4MD_00</span><span class="p">,</span> <span class="n">PB4MD_01</span><span class="p">,</span> <span class="n">PB4MD_10</span><span class="p">,</span> <span class="n">PB4MD_11</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PBCRL1&quot;</span><span class="p">,</span> <span class="mh">0xfffe3896</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PB3MD_00</span><span class="p">,</span> <span class="n">PB3MD_01</span><span class="p">,</span> <span class="n">PB3MD_10</span><span class="p">,</span> <span class="n">PB3MD_11</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PB2MD_00</span><span class="p">,</span> <span class="n">PB2MD_01</span><span class="p">,</span> <span class="n">PB2MD_10</span><span class="p">,</span> <span class="n">PB2MD_11</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PB1MD_00</span><span class="p">,</span> <span class="n">PB1MD_01</span><span class="p">,</span> <span class="n">PB1MD_10</span><span class="p">,</span> <span class="n">PB1MD_11</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PB0MD_00</span><span class="p">,</span> <span class="n">PB0MD_01</span><span class="p">,</span> <span class="n">PB0MD_10</span><span class="p">,</span> <span class="n">PB0MD_11</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;IFCR&quot;</span><span class="p">,</span> <span class="mh">0xfffe38a2</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PB12IRQ_00</span><span class="p">,</span> <span class="n">PB12IRQ_01</span><span class="p">,</span> <span class="n">PB12IRQ_10</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PCIORL&quot;</span><span class="p">,</span> <span class="mh">0xfffe3906</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PC14_IN</span><span class="p">,</span> <span class="n">PC14_OUT</span><span class="p">,</span>
		<span class="n">PC13_IN</span><span class="p">,</span> <span class="n">PC13_OUT</span><span class="p">,</span>
		<span class="n">PC12_IN</span><span class="p">,</span> <span class="n">PC12_OUT</span><span class="p">,</span>
		<span class="n">PC11_IN</span><span class="p">,</span> <span class="n">PC11_OUT</span><span class="p">,</span>
		<span class="n">PC10_IN</span><span class="p">,</span> <span class="n">PC10_OUT</span><span class="p">,</span>
		<span class="n">PC9_IN</span><span class="p">,</span> <span class="n">PC9_OUT</span><span class="p">,</span>
		<span class="n">PC8_IN</span><span class="p">,</span> <span class="n">PC8_OUT</span><span class="p">,</span>
		<span class="n">PC7_IN</span><span class="p">,</span> <span class="n">PC7_OUT</span><span class="p">,</span>
		<span class="n">PC6_IN</span><span class="p">,</span> <span class="n">PC6_OUT</span><span class="p">,</span>
		<span class="n">PC5_IN</span><span class="p">,</span> <span class="n">PC5_OUT</span><span class="p">,</span>
		<span class="n">PC4_IN</span><span class="p">,</span> <span class="n">PC4_OUT</span><span class="p">,</span>
		<span class="n">PC3_IN</span><span class="p">,</span> <span class="n">PC3_OUT</span><span class="p">,</span>
		<span class="n">PC2_IN</span><span class="p">,</span> <span class="n">PC2_OUT</span><span class="p">,</span>
		<span class="n">PC1_IN</span><span class="p">,</span> <span class="n">PC1_OUT</span><span class="p">,</span>
		<span class="n">PC0_IN</span><span class="p">,</span> <span class="n">PC0_OUT</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PCCRL4&quot;</span><span class="p">,</span> <span class="mh">0xfffe3910</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PC14MD_0</span><span class="p">,</span> <span class="n">PC14MD_1</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PC13MD_0</span><span class="p">,</span> <span class="n">PC13MD_1</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PC12MD_0</span><span class="p">,</span> <span class="n">PC12MD_1</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PCCRL3&quot;</span><span class="p">,</span> <span class="mh">0xfffe3912</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PC11MD_00</span><span class="p">,</span> <span class="n">PC11MD_01</span><span class="p">,</span> <span class="n">PC11MD_10</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PC10MD_00</span><span class="p">,</span> <span class="n">PC10MD_01</span><span class="p">,</span> <span class="n">PC10MD_10</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PC9MD_0</span><span class="p">,</span> <span class="n">PC9MD_1</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PC8MD_0</span><span class="p">,</span> <span class="n">PC8MD_1</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PCCRL2&quot;</span><span class="p">,</span> <span class="mh">0xfffe3914</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PC7MD_0</span><span class="p">,</span> <span class="n">PC7MD_1</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PC6MD_0</span><span class="p">,</span> <span class="n">PC6MD_1</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PC5MD_0</span><span class="p">,</span> <span class="n">PC5MD_1</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PC4MD_0</span><span class="p">,</span> <span class="n">PC4MD_1</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PCCRL1&quot;</span><span class="p">,</span> <span class="mh">0xfffe3916</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PC3MD_0</span><span class="p">,</span> <span class="n">PC3MD_1</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PC2MD_0</span><span class="p">,</span> <span class="n">PC2MD_1</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PC1MD_0</span><span class="p">,</span> <span class="n">PC1MD_1</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PC0MD_00</span><span class="p">,</span> <span class="n">PC0MD_01</span><span class="p">,</span> <span class="n">PC0MD_10</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PDIORL&quot;</span><span class="p">,</span> <span class="mh">0xfffe3986</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PD15_IN</span><span class="p">,</span> <span class="n">PD15_OUT</span><span class="p">,</span>
		<span class="n">PD14_IN</span><span class="p">,</span> <span class="n">PD14_OUT</span><span class="p">,</span>
		<span class="n">PD13_IN</span><span class="p">,</span> <span class="n">PD13_OUT</span><span class="p">,</span>
		<span class="n">PD12_IN</span><span class="p">,</span> <span class="n">PD12_OUT</span><span class="p">,</span>
		<span class="n">PD11_IN</span><span class="p">,</span> <span class="n">PD11_OUT</span><span class="p">,</span>
		<span class="n">PD10_IN</span><span class="p">,</span> <span class="n">PD10_OUT</span><span class="p">,</span>
		<span class="n">PD9_IN</span><span class="p">,</span> <span class="n">PD9_OUT</span><span class="p">,</span>
		<span class="n">PD8_IN</span><span class="p">,</span> <span class="n">PD8_OUT</span><span class="p">,</span>
		<span class="n">PD7_IN</span><span class="p">,</span> <span class="n">PD7_OUT</span><span class="p">,</span>
		<span class="n">PD6_IN</span><span class="p">,</span> <span class="n">PD6_OUT</span><span class="p">,</span>
		<span class="n">PD5_IN</span><span class="p">,</span> <span class="n">PD5_OUT</span><span class="p">,</span>
		<span class="n">PD4_IN</span><span class="p">,</span> <span class="n">PD4_OUT</span><span class="p">,</span>
		<span class="n">PD3_IN</span><span class="p">,</span> <span class="n">PD3_OUT</span><span class="p">,</span>
		<span class="n">PD2_IN</span><span class="p">,</span> <span class="n">PD2_OUT</span><span class="p">,</span>
		<span class="n">PD1_IN</span><span class="p">,</span> <span class="n">PD1_OUT</span><span class="p">,</span>
		<span class="n">PD0_IN</span><span class="p">,</span> <span class="n">PD0_OUT</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PDCRL4&quot;</span><span class="p">,</span> <span class="mh">0xfffe3990</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PD15MD_000</span><span class="p">,</span> <span class="n">PD15MD_001</span><span class="p">,</span> <span class="n">PD15MD_010</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PD15MD_100</span><span class="p">,</span> <span class="n">PD15MD_101</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PD14MD_000</span><span class="p">,</span> <span class="n">PD14MD_001</span><span class="p">,</span> <span class="n">PD14MD_010</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="n">PD14MD_101</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PD13MD_000</span><span class="p">,</span> <span class="n">PD13MD_001</span><span class="p">,</span> <span class="n">PD13MD_010</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PD13MD_100</span><span class="p">,</span> <span class="n">PD13MD_101</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PD12MD_000</span><span class="p">,</span> <span class="n">PD12MD_001</span><span class="p">,</span> <span class="n">PD12MD_010</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PD12MD_100</span><span class="p">,</span> <span class="n">PD12MD_101</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PDCRL3&quot;</span><span class="p">,</span> <span class="mh">0xfffe3992</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PD11MD_000</span><span class="p">,</span> <span class="n">PD11MD_001</span><span class="p">,</span> <span class="n">PD11MD_010</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PD11MD_100</span><span class="p">,</span> <span class="n">PD11MD_101</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PD10MD_000</span><span class="p">,</span> <span class="n">PD10MD_001</span><span class="p">,</span> <span class="n">PD10MD_010</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PD10MD_100</span><span class="p">,</span> <span class="n">PD10MD_101</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PD9MD_000</span><span class="p">,</span> <span class="n">PD9MD_001</span><span class="p">,</span> <span class="n">PD9MD_010</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PD9MD_100</span><span class="p">,</span> <span class="n">PD9MD_101</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PD8MD_000</span><span class="p">,</span> <span class="n">PD8MD_001</span><span class="p">,</span> <span class="n">PD8MD_010</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PD8MD_100</span><span class="p">,</span> <span class="n">PD8MD_101</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PDCRL2&quot;</span><span class="p">,</span> <span class="mh">0xfffe3994</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PD7MD_000</span><span class="p">,</span> <span class="n">PD7MD_001</span><span class="p">,</span> <span class="n">PD7MD_010</span><span class="p">,</span> <span class="n">PD7MD_011</span><span class="p">,</span>
		<span class="n">PD7MD_100</span><span class="p">,</span> <span class="n">PD7MD_101</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PD6MD_000</span><span class="p">,</span> <span class="n">PD6MD_001</span><span class="p">,</span> <span class="n">PD6MD_010</span><span class="p">,</span> <span class="n">PD6MD_011</span><span class="p">,</span>
		<span class="n">PD6MD_100</span><span class="p">,</span> <span class="n">PD6MD_101</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PD5MD_000</span><span class="p">,</span> <span class="n">PD5MD_001</span><span class="p">,</span> <span class="n">PD5MD_010</span><span class="p">,</span> <span class="n">PD5MD_011</span><span class="p">,</span>
		<span class="n">PD5MD_100</span><span class="p">,</span> <span class="n">PD5MD_101</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PD4MD_000</span><span class="p">,</span> <span class="n">PD4MD_001</span><span class="p">,</span> <span class="n">PD4MD_010</span><span class="p">,</span> <span class="n">PD4MD_011</span><span class="p">,</span>
		<span class="n">PD4MD_100</span><span class="p">,</span> <span class="n">PD4MD_101</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PDCRL1&quot;</span><span class="p">,</span> <span class="mh">0xfffe3996</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PD3MD_000</span><span class="p">,</span> <span class="n">PD3MD_001</span><span class="p">,</span> <span class="n">PD3MD_010</span><span class="p">,</span> <span class="n">PD3MD_011</span><span class="p">,</span>
		<span class="n">PD3MD_100</span><span class="p">,</span> <span class="n">PD3MD_101</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PD2MD_000</span><span class="p">,</span> <span class="n">PD2MD_001</span><span class="p">,</span> <span class="n">PD2MD_010</span><span class="p">,</span> <span class="n">PD2MD_011</span><span class="p">,</span>
		<span class="n">PD2MD_100</span><span class="p">,</span> <span class="n">PD2MD_101</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PD1MD_000</span><span class="p">,</span> <span class="n">PD1MD_001</span><span class="p">,</span> <span class="n">PD1MD_010</span><span class="p">,</span> <span class="n">PD1MD_011</span><span class="p">,</span>
		<span class="n">PD1MD_100</span><span class="p">,</span> <span class="n">PD1MD_101</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PD0MD_000</span><span class="p">,</span> <span class="n">PD0MD_001</span><span class="p">,</span> <span class="n">PD0MD_010</span><span class="p">,</span> <span class="n">PD0MD_011</span><span class="p">,</span>
		<span class="n">PD0MD_100</span><span class="p">,</span> <span class="n">PD0MD_101</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PEIORL&quot;</span><span class="p">,</span> <span class="mh">0xfffe3a06</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PE15_IN</span><span class="p">,</span> <span class="n">PE15_OUT</span><span class="p">,</span>
		<span class="n">PE14_IN</span><span class="p">,</span> <span class="n">PE14_OUT</span><span class="p">,</span>
		<span class="n">PE13_IN</span><span class="p">,</span> <span class="n">PE13_OUT</span><span class="p">,</span>
		<span class="n">PE12_IN</span><span class="p">,</span> <span class="n">PE12_OUT</span><span class="p">,</span>
		<span class="n">PE11_IN</span><span class="p">,</span> <span class="n">PE11_OUT</span><span class="p">,</span>
		<span class="n">PE10_IN</span><span class="p">,</span> <span class="n">PE10_OUT</span><span class="p">,</span>
		<span class="n">PE9_IN</span><span class="p">,</span> <span class="n">PE9_OUT</span><span class="p">,</span>
		<span class="n">PE8_IN</span><span class="p">,</span> <span class="n">PE8_OUT</span><span class="p">,</span>
		<span class="n">PE7_IN</span><span class="p">,</span> <span class="n">PE7_OUT</span><span class="p">,</span>
		<span class="n">PE6_IN</span><span class="p">,</span> <span class="n">PE6_OUT</span><span class="p">,</span>
		<span class="n">PE5_IN</span><span class="p">,</span> <span class="n">PE5_OUT</span><span class="p">,</span>
		<span class="n">PE4_IN</span><span class="p">,</span> <span class="n">PE4_OUT</span><span class="p">,</span>
		<span class="n">PE3_IN</span><span class="p">,</span> <span class="n">PE3_OUT</span><span class="p">,</span>
		<span class="n">PE2_IN</span><span class="p">,</span> <span class="n">PE2_OUT</span><span class="p">,</span>
		<span class="n">PE1_IN</span><span class="p">,</span> <span class="n">PE1_OUT</span><span class="p">,</span>
		<span class="n">PE0_IN</span><span class="p">,</span> <span class="n">PE0_OUT</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PECRL4&quot;</span><span class="p">,</span> <span class="mh">0xfffe3a10</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PE15MD_00</span><span class="p">,</span> <span class="n">PE15MD_01</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PE15MD_11</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PE14MD_00</span><span class="p">,</span> <span class="n">PE14MD_01</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PE14MD_11</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PE13MD_00</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PE13MD_11</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PE12MD_00</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PE12MD_11</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PECRL3&quot;</span><span class="p">,</span> <span class="mh">0xfffe3a12</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PE11MD_000</span><span class="p">,</span> <span class="n">PE11MD_001</span><span class="p">,</span> <span class="n">PE11MD_010</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PE11MD_100</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PE10MD_000</span><span class="p">,</span> <span class="n">PE10MD_001</span><span class="p">,</span> <span class="n">PE10MD_010</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PE10MD_100</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PE9MD_00</span><span class="p">,</span> <span class="n">PE9MD_01</span><span class="p">,</span> <span class="n">PE9MD_10</span><span class="p">,</span> <span class="n">PE9MD_11</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PE8MD_00</span><span class="p">,</span> <span class="n">PE8MD_01</span><span class="p">,</span> <span class="n">PE8MD_10</span><span class="p">,</span> <span class="n">PE8MD_11</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PECRL2&quot;</span><span class="p">,</span> <span class="mh">0xfffe3a14</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PE7MD_000</span><span class="p">,</span> <span class="n">PE7MD_001</span><span class="p">,</span> <span class="n">PE7MD_010</span><span class="p">,</span> <span class="n">PE7MD_011</span><span class="p">,</span>
		<span class="n">PE7MD_100</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PE6MD_000</span><span class="p">,</span> <span class="n">PE6MD_001</span><span class="p">,</span> <span class="n">PE6MD_010</span><span class="p">,</span> <span class="n">PE6MD_011</span><span class="p">,</span>
		<span class="n">PE6MD_100</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PE5MD_000</span><span class="p">,</span> <span class="n">PE5MD_001</span><span class="p">,</span> <span class="n">PE5MD_010</span><span class="p">,</span> <span class="n">PE5MD_011</span><span class="p">,</span>
		<span class="n">PE5MD_100</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PE4MD_000</span><span class="p">,</span> <span class="n">PE4MD_001</span><span class="p">,</span> <span class="n">PE4MD_010</span><span class="p">,</span> <span class="n">PE4MD_011</span><span class="p">,</span>
		<span class="n">PE4MD_100</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PECRL1&quot;</span><span class="p">,</span> <span class="mh">0xfffe3a16</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PE3MD_00</span><span class="p">,</span> <span class="n">PE3MD_01</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PE3MD_11</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PE2MD_00</span><span class="p">,</span> <span class="n">PE2MD_01</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PE2MD_11</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PE1MD_00</span><span class="p">,</span> <span class="n">PE1MD_01</span><span class="p">,</span> <span class="n">PE1MD_10</span><span class="p">,</span> <span class="n">PE1MD_11</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PE0MD_000</span><span class="p">,</span> <span class="n">PE0MD_001</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PE0MD_011</span><span class="p">,</span>
		<span class="n">PE0MD_100</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PFIORH&quot;</span><span class="p">,</span> <span class="mh">0xfffe3a84</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PF30_IN</span><span class="p">,</span> <span class="n">PF30_OUT</span><span class="p">,</span>
		<span class="n">PF29_IN</span><span class="p">,</span> <span class="n">PF29_OUT</span><span class="p">,</span>
		<span class="n">PF28_IN</span><span class="p">,</span> <span class="n">PF28_OUT</span><span class="p">,</span>
		<span class="n">PF27_IN</span><span class="p">,</span> <span class="n">PF27_OUT</span><span class="p">,</span>
		<span class="n">PF26_IN</span><span class="p">,</span> <span class="n">PF26_OUT</span><span class="p">,</span>
		<span class="n">PF25_IN</span><span class="p">,</span> <span class="n">PF25_OUT</span><span class="p">,</span>
		<span class="n">PF24_IN</span><span class="p">,</span> <span class="n">PF24_OUT</span><span class="p">,</span>
		<span class="n">PF23_IN</span><span class="p">,</span> <span class="n">PF23_OUT</span><span class="p">,</span>
		<span class="n">PF22_IN</span><span class="p">,</span> <span class="n">PF22_OUT</span><span class="p">,</span>
		<span class="n">PF21_IN</span><span class="p">,</span> <span class="n">PF21_OUT</span><span class="p">,</span>
		<span class="n">PF20_IN</span><span class="p">,</span> <span class="n">PF20_OUT</span><span class="p">,</span>
		<span class="n">PF19_IN</span><span class="p">,</span> <span class="n">PF19_OUT</span><span class="p">,</span>
		<span class="n">PF18_IN</span><span class="p">,</span> <span class="n">PF18_OUT</span><span class="p">,</span>
		<span class="n">PF17_IN</span><span class="p">,</span> <span class="n">PF17_OUT</span><span class="p">,</span>
		<span class="n">PF16_IN</span><span class="p">,</span> <span class="n">PF16_OUT</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PFIORL&quot;</span><span class="p">,</span> <span class="mh">0xfffe3a86</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PF15_IN</span><span class="p">,</span> <span class="n">PF15_OUT</span><span class="p">,</span>
		<span class="n">PF14_IN</span><span class="p">,</span> <span class="n">PF14_OUT</span><span class="p">,</span>
		<span class="n">PF13_IN</span><span class="p">,</span> <span class="n">PF13_OUT</span><span class="p">,</span>
		<span class="n">PF12_IN</span><span class="p">,</span> <span class="n">PF12_OUT</span><span class="p">,</span>
		<span class="n">PF11_IN</span><span class="p">,</span> <span class="n">PF11_OUT</span><span class="p">,</span>
		<span class="n">PF10_IN</span><span class="p">,</span> <span class="n">PF10_OUT</span><span class="p">,</span>
		<span class="n">PF9_IN</span><span class="p">,</span> <span class="n">PF9_OUT</span><span class="p">,</span>
		<span class="n">PF8_IN</span><span class="p">,</span> <span class="n">PF8_OUT</span><span class="p">,</span>
		<span class="n">PF7_IN</span><span class="p">,</span> <span class="n">PF7_OUT</span><span class="p">,</span>
		<span class="n">PF6_IN</span><span class="p">,</span> <span class="n">PF6_OUT</span><span class="p">,</span>
		<span class="n">PF5_IN</span><span class="p">,</span> <span class="n">PF5_OUT</span><span class="p">,</span>
		<span class="n">PF4_IN</span><span class="p">,</span> <span class="n">PF4_OUT</span><span class="p">,</span>
		<span class="n">PF3_IN</span><span class="p">,</span> <span class="n">PF3_OUT</span><span class="p">,</span>
		<span class="n">PF2_IN</span><span class="p">,</span> <span class="n">PF2_OUT</span><span class="p">,</span>
		<span class="n">PF1_IN</span><span class="p">,</span> <span class="n">PF1_OUT</span><span class="p">,</span>
		<span class="n">PF0_IN</span><span class="p">,</span> <span class="n">PF0_OUT</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PFCRH4&quot;</span><span class="p">,</span> <span class="mh">0xfffe3a88</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PF30MD_0</span><span class="p">,</span> <span class="n">PF30MD_1</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PF29MD_0</span><span class="p">,</span> <span class="n">PF29MD_1</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PF28MD_0</span><span class="p">,</span> <span class="n">PF28MD_1</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PFCRH3&quot;</span><span class="p">,</span> <span class="mh">0xfffe3a8a</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PF27MD_0</span><span class="p">,</span> <span class="n">PF27MD_1</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PF26MD_0</span><span class="p">,</span> <span class="n">PF26MD_1</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PF25MD_0</span><span class="p">,</span> <span class="n">PF25MD_1</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PF24MD_0</span><span class="p">,</span> <span class="n">PF24MD_1</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PFCRH2&quot;</span><span class="p">,</span> <span class="mh">0xfffe3a8c</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PF23MD_00</span><span class="p">,</span> <span class="n">PF23MD_01</span><span class="p">,</span> <span class="n">PF23MD_10</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PF22MD_00</span><span class="p">,</span> <span class="n">PF22MD_01</span><span class="p">,</span> <span class="n">PF22MD_10</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PF21MD_00</span><span class="p">,</span> <span class="n">PF21MD_01</span><span class="p">,</span> <span class="n">PF21MD_10</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PF20MD_00</span><span class="p">,</span> <span class="n">PF20MD_01</span><span class="p">,</span> <span class="n">PF20MD_10</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PFCRH1&quot;</span><span class="p">,</span> <span class="mh">0xfffe3a8e</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PF19MD_00</span><span class="p">,</span> <span class="n">PF19MD_01</span><span class="p">,</span> <span class="n">PF19MD_10</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PF18MD_00</span><span class="p">,</span> <span class="n">PF18MD_01</span><span class="p">,</span> <span class="n">PF18MD_10</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PF17MD_00</span><span class="p">,</span> <span class="n">PF17MD_01</span><span class="p">,</span> <span class="n">PF17MD_10</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PF16MD_00</span><span class="p">,</span> <span class="n">PF16MD_01</span><span class="p">,</span> <span class="n">PF16MD_10</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PFCRL4&quot;</span><span class="p">,</span> <span class="mh">0xfffe3a90</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PF15MD_00</span><span class="p">,</span> <span class="n">PF15MD_01</span><span class="p">,</span> <span class="n">PF15MD_10</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PF14MD_00</span><span class="p">,</span> <span class="n">PF14MD_01</span><span class="p">,</span> <span class="n">PF14MD_10</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PF13MD_00</span><span class="p">,</span> <span class="n">PF13MD_01</span><span class="p">,</span> <span class="n">PF13MD_10</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PF12MD_00</span><span class="p">,</span> <span class="n">PF12MD_01</span><span class="p">,</span> <span class="n">PF12MD_10</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PFCRL3&quot;</span><span class="p">,</span> <span class="mh">0xfffe3a92</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PF11MD_00</span><span class="p">,</span> <span class="n">PF11MD_01</span><span class="p">,</span> <span class="n">PF11MD_10</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PF10MD_00</span><span class="p">,</span> <span class="n">PF10MD_01</span><span class="p">,</span> <span class="n">PF10MD_10</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PF9MD_00</span><span class="p">,</span> <span class="n">PF9MD_01</span><span class="p">,</span> <span class="n">PF9MD_10</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PF8MD_00</span><span class="p">,</span> <span class="n">PF8MD_01</span><span class="p">,</span> <span class="n">PF8MD_10</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PFCRL2&quot;</span><span class="p">,</span> <span class="mh">0xfffe3a94</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PF7MD_00</span><span class="p">,</span> <span class="n">PF7MD_01</span><span class="p">,</span> <span class="n">PF7MD_10</span><span class="p">,</span> <span class="n">PF7MD_11</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PF6MD_00</span><span class="p">,</span> <span class="n">PF6MD_01</span><span class="p">,</span> <span class="n">PF6MD_10</span><span class="p">,</span> <span class="n">PF6MD_11</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PF5MD_00</span><span class="p">,</span> <span class="n">PF5MD_01</span><span class="p">,</span> <span class="n">PF5MD_10</span><span class="p">,</span> <span class="n">PF5MD_11</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PF4MD_00</span><span class="p">,</span> <span class="n">PF4MD_01</span><span class="p">,</span> <span class="n">PF4MD_10</span><span class="p">,</span> <span class="n">PF4MD_11</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PFCRL1&quot;</span><span class="p">,</span> <span class="mh">0xfffe3a96</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PF3MD_00</span><span class="p">,</span> <span class="n">PF3MD_01</span><span class="p">,</span> <span class="n">PF3MD_10</span><span class="p">,</span> <span class="n">PF3MD_11</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PF2MD_00</span><span class="p">,</span> <span class="n">PF2MD_01</span><span class="p">,</span> <span class="n">PF2MD_10</span><span class="p">,</span> <span class="n">PF2MD_11</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PF1MD_00</span><span class="p">,</span> <span class="n">PF1MD_01</span><span class="p">,</span> <span class="n">PF1MD_10</span><span class="p">,</span> <span class="n">PF1MD_11</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>

		<span class="n">PF0MD_00</span><span class="p">,</span> <span class="n">PF0MD_01</span><span class="p">,</span> <span class="n">PF0MD_10</span><span class="p">,</span> <span class="n">PF0MD_11</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_data_reg</span> <span class="n">pinmux_data_regs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PADRL&quot;</span><span class="p">,</span> <span class="mh">0xfffe3802</span><span class="p">,</span> <span class="mi">16</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PA7_DATA</span><span class="p">,</span> <span class="n">PA6_DATA</span><span class="p">,</span> <span class="n">PA5_DATA</span><span class="p">,</span> <span class="n">PA4_DATA</span><span class="p">,</span>
		<span class="n">PA3_DATA</span><span class="p">,</span> <span class="n">PA2_DATA</span><span class="p">,</span> <span class="n">PA1_DATA</span><span class="p">,</span> <span class="n">PA0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PBDRL&quot;</span><span class="p">,</span> <span class="mh">0xfffe3882</span><span class="p">,</span> <span class="mi">16</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PB12_DATA</span><span class="p">,</span>
		<span class="n">PB11_DATA</span><span class="p">,</span> <span class="n">PB10_DATA</span><span class="p">,</span> <span class="n">PB9_DATA</span><span class="p">,</span> <span class="n">PB8_DATA</span><span class="p">,</span>
		<span class="n">PB7_DATA</span><span class="p">,</span> <span class="n">PB6_DATA</span><span class="p">,</span> <span class="n">PB5_DATA</span><span class="p">,</span> <span class="n">PB4_DATA</span><span class="p">,</span>
		<span class="n">PB3_DATA</span><span class="p">,</span> <span class="n">PB2_DATA</span><span class="p">,</span> <span class="n">PB1_DATA</span><span class="p">,</span> <span class="n">PB0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PCDRL&quot;</span><span class="p">,</span> <span class="mh">0xfffe3902</span><span class="p">,</span> <span class="mi">16</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="n">PC14_DATA</span><span class="p">,</span> <span class="n">PC13_DATA</span><span class="p">,</span> <span class="n">PC12_DATA</span><span class="p">,</span>
		<span class="n">PC11_DATA</span><span class="p">,</span> <span class="n">PC10_DATA</span><span class="p">,</span> <span class="n">PC9_DATA</span><span class="p">,</span> <span class="n">PC8_DATA</span><span class="p">,</span>
		<span class="n">PC7_DATA</span><span class="p">,</span> <span class="n">PC6_DATA</span><span class="p">,</span> <span class="n">PC5_DATA</span><span class="p">,</span> <span class="n">PC4_DATA</span><span class="p">,</span>
		<span class="n">PC3_DATA</span><span class="p">,</span> <span class="n">PC2_DATA</span><span class="p">,</span> <span class="n">PC1_DATA</span><span class="p">,</span> <span class="n">PC0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PDDRL&quot;</span><span class="p">,</span> <span class="mh">0xfffe3982</span><span class="p">,</span> <span class="mi">16</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PD15_DATA</span><span class="p">,</span> <span class="n">PD14_DATA</span><span class="p">,</span> <span class="n">PD13_DATA</span><span class="p">,</span> <span class="n">PD12_DATA</span><span class="p">,</span>
		<span class="n">PD11_DATA</span><span class="p">,</span> <span class="n">PD10_DATA</span><span class="p">,</span> <span class="n">PD9_DATA</span><span class="p">,</span> <span class="n">PD8_DATA</span><span class="p">,</span>
		<span class="n">PD7_DATA</span><span class="p">,</span> <span class="n">PD6_DATA</span><span class="p">,</span> <span class="n">PD5_DATA</span><span class="p">,</span> <span class="n">PD4_DATA</span><span class="p">,</span>
		<span class="n">PD3_DATA</span><span class="p">,</span> <span class="n">PD2_DATA</span><span class="p">,</span> <span class="n">PD1_DATA</span><span class="p">,</span> <span class="n">PD0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PEDRL&quot;</span><span class="p">,</span> <span class="mh">0xfffe3a02</span><span class="p">,</span> <span class="mi">16</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PE15_DATA</span><span class="p">,</span> <span class="n">PE14_DATA</span><span class="p">,</span> <span class="n">PE13_DATA</span><span class="p">,</span> <span class="n">PE12_DATA</span><span class="p">,</span>
		<span class="n">PE11_DATA</span><span class="p">,</span> <span class="n">PE10_DATA</span><span class="p">,</span> <span class="n">PE9_DATA</span><span class="p">,</span> <span class="n">PE8_DATA</span><span class="p">,</span>
		<span class="n">PE7_DATA</span><span class="p">,</span> <span class="n">PE6_DATA</span><span class="p">,</span> <span class="n">PE5_DATA</span><span class="p">,</span> <span class="n">PE4_DATA</span><span class="p">,</span>
		<span class="n">PE3_DATA</span><span class="p">,</span> <span class="n">PE2_DATA</span><span class="p">,</span> <span class="n">PE1_DATA</span><span class="p">,</span> <span class="n">PE0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PFDRH&quot;</span><span class="p">,</span> <span class="mh">0xfffe3a80</span><span class="p">,</span> <span class="mi">16</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="n">PF30_DATA</span><span class="p">,</span> <span class="n">PF29_DATA</span><span class="p">,</span> <span class="n">PF28_DATA</span><span class="p">,</span>
		<span class="n">PF27_DATA</span><span class="p">,</span> <span class="n">PF26_DATA</span><span class="p">,</span> <span class="n">PF25_DATA</span><span class="p">,</span> <span class="n">PF24_DATA</span><span class="p">,</span>
		<span class="n">PF23_DATA</span><span class="p">,</span> <span class="n">PF22_DATA</span><span class="p">,</span> <span class="n">PF21_DATA</span><span class="p">,</span> <span class="n">PF20_DATA</span><span class="p">,</span>
		<span class="n">PF19_DATA</span><span class="p">,</span> <span class="n">PF18_DATA</span><span class="p">,</span> <span class="n">PF17_DATA</span><span class="p">,</span> <span class="n">PF16_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PFDRL&quot;</span><span class="p">,</span> <span class="mh">0xfffe3a82</span><span class="p">,</span> <span class="mi">16</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PF15_DATA</span><span class="p">,</span> <span class="n">PF14_DATA</span><span class="p">,</span> <span class="n">PF13_DATA</span><span class="p">,</span> <span class="n">PF12_DATA</span><span class="p">,</span>
		<span class="n">PF11_DATA</span><span class="p">,</span> <span class="n">PF10_DATA</span><span class="p">,</span> <span class="n">PF9_DATA</span><span class="p">,</span> <span class="n">PF8_DATA</span><span class="p">,</span>
		<span class="n">PF7_DATA</span><span class="p">,</span> <span class="n">PF6_DATA</span><span class="p">,</span> <span class="n">PF5_DATA</span><span class="p">,</span> <span class="n">PF4_DATA</span><span class="p">,</span>
		<span class="n">PF3_DATA</span><span class="p">,</span> <span class="n">PF2_DATA</span><span class="p">,</span> <span class="n">PF1_DATA</span><span class="p">,</span> <span class="n">PF0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_info</span> <span class="n">sh7203_pinmux_info</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;sh7203_pfc&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reserved_id</span> <span class="o">=</span> <span class="n">PINMUX_RESERVED</span><span class="p">,</span>
	<span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_DATA_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_DATA_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">input</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_INPUT_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_INPUT_END</span><span class="p">,</span> <span class="n">FORCE_IN</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">output</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_OUTPUT_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_OUTPUT_END</span><span class="p">,</span> <span class="n">FORCE_OUT</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">mark</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_MARK_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_MARK_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">function</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_FUNCTION_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_FUNCTION_END</span> <span class="p">},</span>

	<span class="p">.</span><span class="n">first_gpio</span> <span class="o">=</span> <span class="n">GPIO_PA7</span><span class="p">,</span>
	<span class="p">.</span><span class="n">last_gpio</span> <span class="o">=</span> <span class="n">GPIO_FN_LCD_DATA0</span><span class="p">,</span>

	<span class="p">.</span><span class="n">gpios</span> <span class="o">=</span> <span class="n">pinmux_gpios</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cfg_regs</span> <span class="o">=</span> <span class="n">pinmux_config_regs</span><span class="p">,</span>
	<span class="p">.</span><span class="n">data_regs</span> <span class="o">=</span> <span class="n">pinmux_data_regs</span><span class="p">,</span>

	<span class="p">.</span><span class="n">gpio_data</span> <span class="o">=</span> <span class="n">pinmux_data</span><span class="p">,</span>
	<span class="p">.</span><span class="n">gpio_data_size</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pinmux_data</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">plat_pinmux_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">register_pinmux</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7203_pinmux_info</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">plat_pinmux_setup</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
