// Seed: 1204285330
module module_0 (
    output tri1 id_0,
    input supply1 id_1,
    input wand id_2,
    input wand id_3,
    output tri1 id_4,
    input wor id_5,
    output uwire id_6,
    output supply1 id_7,
    output uwire id_8,
    input wor id_9,
    input supply0 id_10,
    output wand id_11
);
  genvar id_13;
  wire id_14;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input supply0 id_4,
    input tri1 id_5,
    input uwire id_6,
    input tri1 id_7,
    input uwire id_8,
    input supply1 id_9,
    output tri0 id_10
    , id_15, id_16,
    output supply0 id_11,
    input wire id_12,
    output tri1 id_13
);
  id_17(
      .id_0((id_3)), .id_1(1'd0)
  ); module_0(
      id_13, id_5, id_3, id_5, id_13, id_5, id_13, id_11, id_13, id_7, id_9, id_11
  );
  wire id_18 = ~id_0;
  assign id_10 = 1;
endmodule
