static void T_1 F_1 ( T_2 V_1 )\r\n{\r\nF_2 ( 0xe6180000 , V_1 ) ;\r\n}\r\nstatic inline void F_1 ( T_2 V_1 ) {}\r\nvoid T_1 F_3 ( void )\r\n{\r\nvoid T_3 * V_2 ;\r\nT_2 V_3 ;\r\nstatic int V_4 ;\r\nstruct V_5 * V_6 , * V_7 ;\r\nbool V_8 = false ;\r\nbool V_9 = false ;\r\nT_4 V_10 = V_11 ;\r\nT_2 V_1 = 0 ;\r\nif ( V_4 ++ )\r\nreturn;\r\nV_7 = F_4 ( L_1 ) ;\r\nif ( ! V_7 )\r\nreturn;\r\nF_5 (cpus, np) {\r\nif ( F_6 ( V_6 , L_2 ) )\r\nV_9 = true ;\r\nelse if ( F_6 ( V_6 , L_3 ) )\r\nV_8 = true ;\r\n}\r\nif ( F_7 ( L_4 ) )\r\nV_1 = 0x013111ef ;\r\nelse if ( F_7 ( L_5 ) )\r\nV_1 = 0x00111003 ;\r\nV_2 = F_8 ( V_10 , V_12 ) ;\r\nF_9 ( V_2 , V_13 , V_12 ) ;\r\nF_10 ( V_2 ) ;\r\nV_2 = F_8 ( V_14 , 0x63 ) ;\r\nV_3 = ( V_10 >> 8 ) & 0xfffffc00 ;\r\nif ( V_9 ) {\r\nF_11 ( V_3 , V_2 + V_15 ) ;\r\nF_11 ( V_3 | 0x10 , V_2 + V_15 ) ;\r\nF_11 ( ( F_12 ( V_2 + V_16 ) & ~ 0x0f ) |\r\n0xa5a50000 , V_2 + V_16 ) ;\r\n}\r\nif ( V_8 ) {\r\nF_11 ( V_3 , V_2 + V_17 ) ;\r\nF_11 ( V_3 | 0x10 , V_2 + V_17 ) ;\r\nF_11 ( ( F_12 ( V_2 + V_18 ) & ~ 0x0f ) |\r\n0x5a5a0000 , V_2 + V_18 ) ;\r\n}\r\nF_10 ( V_2 ) ;\r\nF_1 ( V_1 ) ;\r\nF_13 () ;\r\n}
