{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510768542941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510768542970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 15 15:55:42 2017 " "Processing started: Wed Nov 15 15:55:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510768542970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768542970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto_2 -c projeto_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_2 -c projeto_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768542970 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1510768545096 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1510768545096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projeto_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_2 " "Found entity 1: projeto_2" {  } { { "projeto_2.bdf" "" { Schematic "F:/Projeto_2_Arquivos/UC/projeto_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510768583685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768583685 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto_2 " "Elaborating entity \"projeto_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1510768583885 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dec.vhd 2 1 " "Using design file dec.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEC-FLUXO_DE_DADOS " "Found design unit 1: DEC-FLUXO_DE_DADOS" {  } { { "dec.vhd" "" { Text "F:/Projeto_2_Arquivos/UC/dec.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510768584981 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEC " "Found entity 1: DEC" {  } { { "dec.vhd" "" { Text "F:/Projeto_2_Arquivos/UC/dec.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510768584981 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1510768584981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEC DEC:inst14 " "Elaborating entity \"DEC\" for hierarchy \"DEC:inst14\"" {  } { { "projeto_2.bdf" "inst14" { Schematic "F:/Projeto_2_Arquivos/UC/projeto_2.bdf" { { 280 1264 1416 360 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510768584994 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg.vhd 2 1 " "Using design file reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG-behv " "Found design unit 1: REG-behv" {  } { { "reg.vhd" "" { Text "F:/Projeto_2_Arquivos/UC/reg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510768585065 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "reg.vhd" "" { Text "F:/Projeto_2_Arquivos/UC/reg.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510768585065 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1510768585065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG REG:inst5 " "Elaborating entity \"REG\" for hierarchy \"REG:inst5\"" {  } { { "projeto_2.bdf" "inst5" { Schematic "F:/Projeto_2_Arquivos/UC/projeto_2.bdf" { { 280 1008 1200 392 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510768585075 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uc_semaforo.vhd 2 1 " "Using design file uc_semaforo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC_SEMAFORO-FSM " "Found design unit 1: UC_SEMAFORO-FSM" {  } { { "uc_semaforo.vhd" "" { Text "F:/Projeto_2_Arquivos/UC/uc_semaforo.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510768585131 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC_SEMAFORO " "Found entity 1: UC_SEMAFORO" {  } { { "uc_semaforo.vhd" "" { Text "F:/Projeto_2_Arquivos/UC/uc_semaforo.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510768585131 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1510768585131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC_SEMAFORO UC_SEMAFORO:inst6 " "Elaborating entity \"UC_SEMAFORO\" for hierarchy \"UC_SEMAFORO:inst6\"" {  } { { "projeto_2.bdf" "inst6" { Schematic "F:/Projeto_2_Arquivos/UC/projeto_2.bdf" { { 104 720 896 344 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510768585134 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RS uc_semaforo.vhd(147) " "VHDL Process Statement warning at uc_semaforo.vhd(147): inferring latch(es) for signal or variable \"RS\", which holds its previous value in one or more paths through the process" {  } { { "uc_semaforo.vhd" "" { Text "F:/Projeto_2_Arquivos/UC/uc_semaforo.vhd" 147 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510768585140 "|projeto_2|UC_SEMAFORO:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RS uc_semaforo.vhd(147) " "Inferred latch for \"RS\" at uc_semaforo.vhd(147)" {  } { { "uc_semaforo.vhd" "" { Text "F:/Projeto_2_Arquivos/UC/uc_semaforo.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768585140 "|projeto_2|UC_SEMAFORO:inst6"}
{ "Warning" "WSGN_SEARCH_FILE" "sinc.vhd 2 1 " "Using design file sinc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SINC-BEHAVIOR " "Found design unit 1: SINC-BEHAVIOR" {  } { { "sinc.vhd" "" { Text "F:/Projeto_2_Arquivos/UC/sinc.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510768585211 ""} { "Info" "ISGN_ENTITY_NAME" "1 SINC " "Found entity 1: SINC" {  } { { "sinc.vhd" "" { Text "F:/Projeto_2_Arquivos/UC/sinc.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510768585211 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1510768585211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SINC SINC:inst13 " "Elaborating entity \"SINC\" for hierarchy \"SINC:inst13\"" {  } { { "projeto_2.bdf" "inst13" { Schematic "F:/Projeto_2_Arquivos/UC/projeto_2.bdf" { { 24 1304 1432 136 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510768585224 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ff_d.vhd 2 1 " "Using design file ff_d.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF_D-comportamental " "Found design unit 1: FF_D-comportamental" {  } { { "ff_d.vhd" "" { Text "F:/Projeto_2_Arquivos/UC/ff_d.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510768585294 ""} { "Info" "ISGN_ENTITY_NAME" "1 FF_D " "Found entity 1: FF_D" {  } { { "ff_d.vhd" "" { Text "F:/Projeto_2_Arquivos/UC/ff_d.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510768585294 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1510768585294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_D FF_D:inst10 " "Elaborating entity \"FF_D\" for hierarchy \"FF_D:inst10\"" {  } { { "projeto_2.bdf" "inst10" { Schematic "F:/Projeto_2_Arquivos/UC/projeto_2.bdf" { { 360 488 624 472 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510768585296 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ula.vhd 2 1 " "Using design file ula.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-Behavioral " "Found design unit 1: ULA-Behavioral" {  } { { "ula.vhd" "" { Text "F:/Projeto_2_Arquivos/UC/ula.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510768585351 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ula.vhd" "" { Text "F:/Projeto_2_Arquivos/UC/ula.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510768585351 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1510768585351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:inst7 " "Elaborating entity \"ULA\" for hierarchy \"ULA:inst7\"" {  } { { "projeto_2.bdf" "inst7" { Schematic "F:/Projeto_2_Arquivos/UC/projeto_2.bdf" { { 552 728 912 696 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510768585354 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_a.vhd 2 1 " "Using design file mux_a.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_A-comportamental " "Found design unit 1: MUX_A-comportamental" {  } { { "mux_a.vhd" "" { Text "F:/Projeto_2_Arquivos/UC/mux_a.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510768585422 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_A " "Found entity 1: MUX_A" {  } { { "mux_a.vhd" "" { Text "F:/Projeto_2_Arquivos/UC/mux_a.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510768585422 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1510768585422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_A MUX_A:inst " "Elaborating entity \"MUX_A\" for hierarchy \"MUX_A:inst\"" {  } { { "projeto_2.bdf" "inst" { Schematic "F:/Projeto_2_Arquivos/UC/projeto_2.bdf" { { 480 472 656 560 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510768585427 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_b.vhd 2 1 " "Using design file mux_b.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_B-comportamental " "Found design unit 1: MUX_B-comportamental" {  } { { "mux_b.vhd" "" { Text "F:/Projeto_2_Arquivos/UC/mux_b.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510768585488 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_B " "Found entity 1: MUX_B" {  } { { "mux_b.vhd" "" { Text "F:/Projeto_2_Arquivos/UC/mux_b.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510768585488 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1510768585488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_B MUX_B:inst1 " "Elaborating entity \"MUX_B\" for hierarchy \"MUX_B:inst1\"" {  } { { "projeto_2.bdf" "inst1" { Schematic "F:/Projeto_2_Arquivos/UC/projeto_2.bdf" { { 568 456 640 712 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510768585497 ""}
{ "Warning" "WSGN_SEARCH_FILE" "timer.vhd 2 1 " "Using design file timer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TIMER-COMPORTAMENTAL " "Found design unit 1: TIMER-COMPORTAMENTAL" {  } { { "timer.vhd" "" { Text "F:/Projeto_2_Arquivos/UC/timer.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510768585567 ""} { "Info" "ISGN_ENTITY_NAME" "1 TIMER " "Found entity 1: TIMER" {  } { { "timer.vhd" "" { Text "F:/Projeto_2_Arquivos/UC/timer.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510768585567 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1510768585567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIMER TIMER:inst8 " "Elaborating entity \"TIMER\" for hierarchy \"TIMER:inst8\"" {  } { { "projeto_2.bdf" "inst8" { Schematic "F:/Projeto_2_Arquivos/UC/projeto_2.bdf" { { 448 744 872 528 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510768585570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC_SEMAFORO:inst6\|RS " "Latch UC_SEMAFORO:inst6\|RS has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UC_SEMAFORO:inst6\|E.carrega_TFT " "Ports D and ENA on the latch are fed by the same signal UC_SEMAFORO:inst6\|E.carrega_TFT" {  } { { "uc_semaforo.vhd" "" { Text "F:/Projeto_2_Arquivos/UC/uc_semaforo.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510768587614 ""}  } { { "uc_semaforo.vhd" "" { Text "F:/Projeto_2_Arquivos/UC/uc_semaforo.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510768587614 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "timer.vhd" "" { Text "F:/Projeto_2_Arquivos/UC/timer.vhd" 35 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1510768587616 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1510768587622 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1510768588221 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1510768589392 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1510768590124 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510768590124 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "247 " "Implemented 247 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1510768590541 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1510768590541 ""} { "Info" "ICUT_CUT_TM_LCELLS" "196 " "Implemented 196 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1510768590541 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1510768590541 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "667 " "Peak virtual memory: 667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510768590736 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 15 15:56:30 2017 " "Processing ended: Wed Nov 15 15:56:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510768590736 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510768590736 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510768590736 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768590736 ""}
