// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1426\sampleModel1426_1_sub\Mysubsystem_15.v
// Created: 2024-06-10 02:45:24
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_15
// Source Path: sampleModel1426_1_sub/Subsystem/Mysubsystem_15
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_15
          (In1,
           Out2);


  input   [15:0] In1;  // uint16
  output  [15:0] Out2;  // uint16




  assign Out2 = In1;

endmodule  // Mysubsystem_15

