<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/instance/twi3.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d28a4824dc47e487b107a5db32ef43c4.xhtml">examples</a></li><li class="navelem"><a class="el" href="dir_0e96b936377161858012b6f31c3bd790.xhtml">atmel_samg55</a></li><li class="navelem"><a class="el" href="dir_0ae219bfaa679f3dbaaacda5fb614d9c.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_67951177d7f5e66661a526635115739c.xhtml">ASF</a></li><li class="navelem"><a class="el" href="dir_48be2503ae6ae6de0698f11fb632640c.xhtml">sam</a></li><li class="navelem"><a class="el" href="dir_7f529e4fc6ea7f44596b5de9bf0437d9.xhtml">utils</a></li><li class="navelem"><a class="el" href="dir_ac7f1bd40a4e1acdd23b3d2004ea04d6.xhtml">cmsis</a></li><li class="navelem"><a class="el" href="dir_e52153a309e79ea7ef542584943148af.xhtml">samg</a></li><li class="navelem"><a class="el" href="dir_295dc956b22fd3b5130153261f8e1cfd.xhtml">samg55</a></li><li class="navelem"><a class="el" href="dir_0cbb778e238e84dc6f6e8469495480cc.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_09314c8bcf9f95fb2152f0a0f557ddac.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">twi3.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2014-2015 Atmel Corporation.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="twi3_8h__dep__incl.svg" width="1274" height="171"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="twi3_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a35aecb303a4d78e41958944702622209"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi3_8h.xhtml#a35aecb303a4d78e41958944702622209">REG_TWI3_CR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40018600U)</td></tr>
<tr class="memdesc:a35aecb303a4d78e41958944702622209"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI3) TWI Control Register  <a href="#a35aecb303a4d78e41958944702622209">More...</a><br /></td></tr>
<tr class="separator:a35aecb303a4d78e41958944702622209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea75ea91081bf2f9dccf00f61a53c726"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi3_8h.xhtml#aea75ea91081bf2f9dccf00f61a53c726">REG_TWI3_MMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018604U)</td></tr>
<tr class="memdesc:aea75ea91081bf2f9dccf00f61a53c726"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI3) TWI Master Mode Register  <a href="#aea75ea91081bf2f9dccf00f61a53c726">More...</a><br /></td></tr>
<tr class="separator:aea75ea91081bf2f9dccf00f61a53c726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0896746f36edee69b5ae11ed9f40e188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi3_8h.xhtml#a0896746f36edee69b5ae11ed9f40e188">REG_TWI3_SMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018608U)</td></tr>
<tr class="memdesc:a0896746f36edee69b5ae11ed9f40e188"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI3) TWI Slave Mode Register  <a href="#a0896746f36edee69b5ae11ed9f40e188">More...</a><br /></td></tr>
<tr class="separator:a0896746f36edee69b5ae11ed9f40e188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad068f6d05f34614e45980e810353b40d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi3_8h.xhtml#ad068f6d05f34614e45980e810353b40d">REG_TWI3_IADR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001860CU)</td></tr>
<tr class="memdesc:ad068f6d05f34614e45980e810353b40d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI3) TWI Internal Address Register  <a href="#ad068f6d05f34614e45980e810353b40d">More...</a><br /></td></tr>
<tr class="separator:ad068f6d05f34614e45980e810353b40d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cde01397a913a89b06575fe38085576"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi3_8h.xhtml#a4cde01397a913a89b06575fe38085576">REG_TWI3_CWGR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018610U)</td></tr>
<tr class="memdesc:a4cde01397a913a89b06575fe38085576"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI3) TWI Clock Waveform Generator Register  <a href="#a4cde01397a913a89b06575fe38085576">More...</a><br /></td></tr>
<tr class="separator:a4cde01397a913a89b06575fe38085576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a899f6ffb922855d1c0738e74a17f8e5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi3_8h.xhtml#a899f6ffb922855d1c0738e74a17f8e5d">REG_TWI3_SR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40018620U)</td></tr>
<tr class="memdesc:a899f6ffb922855d1c0738e74a17f8e5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI3) TWI Status Register  <a href="#a899f6ffb922855d1c0738e74a17f8e5d">More...</a><br /></td></tr>
<tr class="separator:a899f6ffb922855d1c0738e74a17f8e5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30ae4544fba3bb1e58bf0fad73ac1341"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi3_8h.xhtml#a30ae4544fba3bb1e58bf0fad73ac1341">REG_TWI3_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40018624U)</td></tr>
<tr class="memdesc:a30ae4544fba3bb1e58bf0fad73ac1341"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI3) TWI Interrupt Enable Register  <a href="#a30ae4544fba3bb1e58bf0fad73ac1341">More...</a><br /></td></tr>
<tr class="separator:a30ae4544fba3bb1e58bf0fad73ac1341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54babe9e69ea754a542ae3de9e45fa39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi3_8h.xhtml#a54babe9e69ea754a542ae3de9e45fa39">REG_TWI3_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40018628U)</td></tr>
<tr class="memdesc:a54babe9e69ea754a542ae3de9e45fa39"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI3) TWI Interrupt Disable Register  <a href="#a54babe9e69ea754a542ae3de9e45fa39">More...</a><br /></td></tr>
<tr class="separator:a54babe9e69ea754a542ae3de9e45fa39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a688faf640ca9a35a7e4e1328d5e5aa5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi3_8h.xhtml#a688faf640ca9a35a7e4e1328d5e5aa5c">REG_TWI3_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001862CU)</td></tr>
<tr class="memdesc:a688faf640ca9a35a7e4e1328d5e5aa5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI3) TWI Interrupt Mask Register  <a href="#a688faf640ca9a35a7e4e1328d5e5aa5c">More...</a><br /></td></tr>
<tr class="separator:a688faf640ca9a35a7e4e1328d5e5aa5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa97c7f81f38235e1bfd732098eb83372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi3_8h.xhtml#aa97c7f81f38235e1bfd732098eb83372">REG_TWI3_RHR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40018630U)</td></tr>
<tr class="memdesc:aa97c7f81f38235e1bfd732098eb83372"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI3) TWI Receive Holding Register  <a href="#aa97c7f81f38235e1bfd732098eb83372">More...</a><br /></td></tr>
<tr class="separator:aa97c7f81f38235e1bfd732098eb83372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29618194c985396b1d370f2e47d9e728"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi3_8h.xhtml#a29618194c985396b1d370f2e47d9e728">REG_TWI3_THR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40018634U)</td></tr>
<tr class="memdesc:a29618194c985396b1d370f2e47d9e728"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI3) TWI Transmit Holding Register  <a href="#a29618194c985396b1d370f2e47d9e728">More...</a><br /></td></tr>
<tr class="separator:a29618194c985396b1d370f2e47d9e728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13fe0f1204fda9a833ddde5fd53c35be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi3_8h.xhtml#a13fe0f1204fda9a833ddde5fd53c35be">REG_TWI3_SMBTR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018638U)</td></tr>
<tr class="memdesc:a13fe0f1204fda9a833ddde5fd53c35be"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI3) TWI SMBus Timing Register  <a href="#a13fe0f1204fda9a833ddde5fd53c35be">More...</a><br /></td></tr>
<tr class="separator:a13fe0f1204fda9a833ddde5fd53c35be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba2caad0916c2f1ff5691536beb2f7ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi3_8h.xhtml#aba2caad0916c2f1ff5691536beb2f7ea">REG_TWI3_ACR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018640U)</td></tr>
<tr class="memdesc:aba2caad0916c2f1ff5691536beb2f7ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI3) TWI Alternative Command Register  <a href="#aba2caad0916c2f1ff5691536beb2f7ea">More...</a><br /></td></tr>
<tr class="separator:aba2caad0916c2f1ff5691536beb2f7ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb511060219ffa83402c5fab17732e10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi3_8h.xhtml#afb511060219ffa83402c5fab17732e10">REG_TWI3_FILTR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018644U)</td></tr>
<tr class="memdesc:afb511060219ffa83402c5fab17732e10"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI3) TWI Filter Register  <a href="#afb511060219ffa83402c5fab17732e10">More...</a><br /></td></tr>
<tr class="separator:afb511060219ffa83402c5fab17732e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a146001f6ab34b4583adca5e78d0d857c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi3_8h.xhtml#a146001f6ab34b4583adca5e78d0d857c">REG_TWI3_SWMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001864CU)</td></tr>
<tr class="memdesc:a146001f6ab34b4583adca5e78d0d857c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI3) TWI SleepWalking Matching Register  <a href="#a146001f6ab34b4583adca5e78d0d857c">More...</a><br /></td></tr>
<tr class="separator:a146001f6ab34b4583adca5e78d0d857c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a069a1caf0c663edb595c4cfa89afe0e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi3_8h.xhtml#a069a1caf0c663edb595c4cfa89afe0e2">REG_TWI3_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400186E4U)</td></tr>
<tr class="memdesc:a069a1caf0c663edb595c4cfa89afe0e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI3) TWI Write Protection Mode Register  <a href="#a069a1caf0c663edb595c4cfa89afe0e2">More...</a><br /></td></tr>
<tr class="separator:a069a1caf0c663edb595c4cfa89afe0e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1218acc1d82321e68228d9ce94e7be37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi3_8h.xhtml#a1218acc1d82321e68228d9ce94e7be37">REG_TWI3_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400186E8U)</td></tr>
<tr class="memdesc:a1218acc1d82321e68228d9ce94e7be37"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI3) TWI Write Protection Status Register  <a href="#a1218acc1d82321e68228d9ce94e7be37">More...</a><br /></td></tr>
<tr class="separator:a1218acc1d82321e68228d9ce94e7be37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aada6014b349f66b7fbb1df16cd211a7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi3_8h.xhtml#aada6014b349f66b7fbb1df16cd211a7f">REG_TWI3_RPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018700U)</td></tr>
<tr class="memdesc:aada6014b349f66b7fbb1df16cd211a7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI3) Receive Pointer Register  <a href="#aada6014b349f66b7fbb1df16cd211a7f">More...</a><br /></td></tr>
<tr class="separator:aada6014b349f66b7fbb1df16cd211a7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae463fa41cb48278445df32cafbc71eee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi3_8h.xhtml#ae463fa41cb48278445df32cafbc71eee">REG_TWI3_RCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018704U)</td></tr>
<tr class="memdesc:ae463fa41cb48278445df32cafbc71eee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI3) Receive Counter Register  <a href="#ae463fa41cb48278445df32cafbc71eee">More...</a><br /></td></tr>
<tr class="separator:ae463fa41cb48278445df32cafbc71eee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d7e8641c106365e387057a0c0c99ff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi3_8h.xhtml#a6d7e8641c106365e387057a0c0c99ff3">REG_TWI3_TPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018708U)</td></tr>
<tr class="memdesc:a6d7e8641c106365e387057a0c0c99ff3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI3) Transmit Pointer Register  <a href="#a6d7e8641c106365e387057a0c0c99ff3">More...</a><br /></td></tr>
<tr class="separator:a6d7e8641c106365e387057a0c0c99ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a823a7d260cee8d76a8dcfba5ee53a73c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi3_8h.xhtml#a823a7d260cee8d76a8dcfba5ee53a73c">REG_TWI3_TCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001870CU)</td></tr>
<tr class="memdesc:a823a7d260cee8d76a8dcfba5ee53a73c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI3) Transmit Counter Register  <a href="#a823a7d260cee8d76a8dcfba5ee53a73c">More...</a><br /></td></tr>
<tr class="separator:a823a7d260cee8d76a8dcfba5ee53a73c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57b10f42191d6bc53c6d19c0bd6e46d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi3_8h.xhtml#a57b10f42191d6bc53c6d19c0bd6e46d5">REG_TWI3_RNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018710U)</td></tr>
<tr class="memdesc:a57b10f42191d6bc53c6d19c0bd6e46d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI3) Receive Next Pointer Register  <a href="#a57b10f42191d6bc53c6d19c0bd6e46d5">More...</a><br /></td></tr>
<tr class="separator:a57b10f42191d6bc53c6d19c0bd6e46d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d951e07e2ebc919f575b0a174fe7f90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi3_8h.xhtml#a8d951e07e2ebc919f575b0a174fe7f90">REG_TWI3_RNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018714U)</td></tr>
<tr class="memdesc:a8d951e07e2ebc919f575b0a174fe7f90"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI3) Receive Next Counter Register  <a href="#a8d951e07e2ebc919f575b0a174fe7f90">More...</a><br /></td></tr>
<tr class="separator:a8d951e07e2ebc919f575b0a174fe7f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dfc988fe4ea2dca6901e4903c6f610d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi3_8h.xhtml#a2dfc988fe4ea2dca6901e4903c6f610d">REG_TWI3_TNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018718U)</td></tr>
<tr class="memdesc:a2dfc988fe4ea2dca6901e4903c6f610d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI3) Transmit Next Pointer Register  <a href="#a2dfc988fe4ea2dca6901e4903c6f610d">More...</a><br /></td></tr>
<tr class="separator:a2dfc988fe4ea2dca6901e4903c6f610d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9952d03e38faa83c74122b2f8b22fa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi3_8h.xhtml#ad9952d03e38faa83c74122b2f8b22fa3">REG_TWI3_TNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001871CU)</td></tr>
<tr class="memdesc:ad9952d03e38faa83c74122b2f8b22fa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI3) Transmit Next Counter Register  <a href="#ad9952d03e38faa83c74122b2f8b22fa3">More...</a><br /></td></tr>
<tr class="separator:ad9952d03e38faa83c74122b2f8b22fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9811e91ad0fc5ddcbd96464a2dbae94c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi3_8h.xhtml#a9811e91ad0fc5ddcbd96464a2dbae94c">REG_TWI3_PTCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40018720U)</td></tr>
<tr class="memdesc:a9811e91ad0fc5ddcbd96464a2dbae94c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI3) Transfer Control Register  <a href="#a9811e91ad0fc5ddcbd96464a2dbae94c">More...</a><br /></td></tr>
<tr class="separator:a9811e91ad0fc5ddcbd96464a2dbae94c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a247f1194bb061b668ab0e9671206eea1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi3_8h.xhtml#a247f1194bb061b668ab0e9671206eea1">REG_TWI3_PTSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40018724U)</td></tr>
<tr class="memdesc:a247f1194bb061b668ab0e9671206eea1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI3) Transfer Status Register  <a href="#a247f1194bb061b668ab0e9671206eea1">More...</a><br /></td></tr>
<tr class="separator:a247f1194bb061b668ab0e9671206eea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2014-2015 Atmel Corporation. </p>
<p>All rights reserved. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="aba2caad0916c2f1ff5691536beb2f7ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba2caad0916c2f1ff5691536beb2f7ea">&sect;&nbsp;</a></span>REG_TWI3_ACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI3_ACR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018640U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI3) TWI Alternative Command Register </p>

</div>
</div>
<a id="a35aecb303a4d78e41958944702622209"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35aecb303a4d78e41958944702622209">&sect;&nbsp;</a></span>REG_TWI3_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI3_CR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40018600U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI3) TWI Control Register </p>

</div>
</div>
<a id="a4cde01397a913a89b06575fe38085576"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cde01397a913a89b06575fe38085576">&sect;&nbsp;</a></span>REG_TWI3_CWGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI3_CWGR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018610U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI3) TWI Clock Waveform Generator Register </p>

</div>
</div>
<a id="afb511060219ffa83402c5fab17732e10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb511060219ffa83402c5fab17732e10">&sect;&nbsp;</a></span>REG_TWI3_FILTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI3_FILTR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018644U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI3) TWI Filter Register </p>

</div>
</div>
<a id="ad068f6d05f34614e45980e810353b40d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad068f6d05f34614e45980e810353b40d">&sect;&nbsp;</a></span>REG_TWI3_IADR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI3_IADR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001860CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI3) TWI Internal Address Register </p>

</div>
</div>
<a id="a54babe9e69ea754a542ae3de9e45fa39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54babe9e69ea754a542ae3de9e45fa39">&sect;&nbsp;</a></span>REG_TWI3_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI3_IDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40018628U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI3) TWI Interrupt Disable Register </p>

</div>
</div>
<a id="a30ae4544fba3bb1e58bf0fad73ac1341"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30ae4544fba3bb1e58bf0fad73ac1341">&sect;&nbsp;</a></span>REG_TWI3_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI3_IER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40018624U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI3) TWI Interrupt Enable Register </p>

</div>
</div>
<a id="a688faf640ca9a35a7e4e1328d5e5aa5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a688faf640ca9a35a7e4e1328d5e5aa5c">&sect;&nbsp;</a></span>REG_TWI3_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI3_IMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001862CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI3) TWI Interrupt Mask Register </p>

</div>
</div>
<a id="aea75ea91081bf2f9dccf00f61a53c726"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea75ea91081bf2f9dccf00f61a53c726">&sect;&nbsp;</a></span>REG_TWI3_MMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI3_MMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018604U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI3) TWI Master Mode Register </p>

</div>
</div>
<a id="a9811e91ad0fc5ddcbd96464a2dbae94c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9811e91ad0fc5ddcbd96464a2dbae94c">&sect;&nbsp;</a></span>REG_TWI3_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI3_PTCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40018720U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI3) Transfer Control Register </p>

</div>
</div>
<a id="a247f1194bb061b668ab0e9671206eea1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a247f1194bb061b668ab0e9671206eea1">&sect;&nbsp;</a></span>REG_TWI3_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI3_PTSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40018724U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI3) Transfer Status Register </p>

</div>
</div>
<a id="ae463fa41cb48278445df32cafbc71eee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae463fa41cb48278445df32cafbc71eee">&sect;&nbsp;</a></span>REG_TWI3_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI3_RCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018704U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI3) Receive Counter Register </p>

</div>
</div>
<a id="aa97c7f81f38235e1bfd732098eb83372"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa97c7f81f38235e1bfd732098eb83372">&sect;&nbsp;</a></span>REG_TWI3_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI3_RHR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40018630U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI3) TWI Receive Holding Register </p>

</div>
</div>
<a id="a8d951e07e2ebc919f575b0a174fe7f90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d951e07e2ebc919f575b0a174fe7f90">&sect;&nbsp;</a></span>REG_TWI3_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI3_RNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018714U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI3) Receive Next Counter Register </p>

</div>
</div>
<a id="a57b10f42191d6bc53c6d19c0bd6e46d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57b10f42191d6bc53c6d19c0bd6e46d5">&sect;&nbsp;</a></span>REG_TWI3_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI3_RNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018710U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI3) Receive Next Pointer Register </p>

</div>
</div>
<a id="aada6014b349f66b7fbb1df16cd211a7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aada6014b349f66b7fbb1df16cd211a7f">&sect;&nbsp;</a></span>REG_TWI3_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI3_RPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018700U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI3) Receive Pointer Register </p>

</div>
</div>
<a id="a13fe0f1204fda9a833ddde5fd53c35be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13fe0f1204fda9a833ddde5fd53c35be">&sect;&nbsp;</a></span>REG_TWI3_SMBTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI3_SMBTR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018638U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI3) TWI SMBus Timing Register </p>

</div>
</div>
<a id="a0896746f36edee69b5ae11ed9f40e188"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0896746f36edee69b5ae11ed9f40e188">&sect;&nbsp;</a></span>REG_TWI3_SMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI3_SMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018608U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI3) TWI Slave Mode Register </p>

</div>
</div>
<a id="a899f6ffb922855d1c0738e74a17f8e5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a899f6ffb922855d1c0738e74a17f8e5d">&sect;&nbsp;</a></span>REG_TWI3_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI3_SR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40018620U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI3) TWI Status Register </p>

</div>
</div>
<a id="a146001f6ab34b4583adca5e78d0d857c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a146001f6ab34b4583adca5e78d0d857c">&sect;&nbsp;</a></span>REG_TWI3_SWMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI3_SWMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001864CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI3) TWI SleepWalking Matching Register </p>

</div>
</div>
<a id="a823a7d260cee8d76a8dcfba5ee53a73c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a823a7d260cee8d76a8dcfba5ee53a73c">&sect;&nbsp;</a></span>REG_TWI3_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI3_TCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001870CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI3) Transmit Counter Register </p>

</div>
</div>
<a id="a29618194c985396b1d370f2e47d9e728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29618194c985396b1d370f2e47d9e728">&sect;&nbsp;</a></span>REG_TWI3_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI3_THR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40018634U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI3) TWI Transmit Holding Register </p>

</div>
</div>
<a id="ad9952d03e38faa83c74122b2f8b22fa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9952d03e38faa83c74122b2f8b22fa3">&sect;&nbsp;</a></span>REG_TWI3_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI3_TNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001871CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI3) Transmit Next Counter Register </p>

</div>
</div>
<a id="a2dfc988fe4ea2dca6901e4903c6f610d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dfc988fe4ea2dca6901e4903c6f610d">&sect;&nbsp;</a></span>REG_TWI3_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI3_TNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018718U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI3) Transmit Next Pointer Register </p>

</div>
</div>
<a id="a6d7e8641c106365e387057a0c0c99ff3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d7e8641c106365e387057a0c0c99ff3">&sect;&nbsp;</a></span>REG_TWI3_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI3_TPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018708U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI3) Transmit Pointer Register </p>

</div>
</div>
<a id="a069a1caf0c663edb595c4cfa89afe0e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a069a1caf0c663edb595c4cfa89afe0e2">&sect;&nbsp;</a></span>REG_TWI3_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI3_WPMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400186E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI3) TWI Write Protection Mode Register </p>

</div>
</div>
<a id="a1218acc1d82321e68228d9ce94e7be37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1218acc1d82321e68228d9ce94e7be37">&sect;&nbsp;</a></span>REG_TWI3_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI3_WPSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400186E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI3) TWI Write Protection Status Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
