*$
* DRV8245SPWPQ1
*****************************************************************************
* (C) Copyright 2022 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: Texas Instruments Inc.
* Part: DRV8245SPWPQ1
* Date: 24MAY2022
* Model Type: Transient
* Simulator: PSPICE
* Simulator Version: 17.4-2019 S024
* EVM Order Number: NA
* EVM Users Guide: NA
* Datasheet: SLVSFJ1A - NOVEMBER 2021 - REVISED DECEMBER 2021
* Topologies Supported: Driver
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web
*
*****************************************************************************
* Model Usage Notes:
*
* A. Features that have been modelled
*	1. Control Modes (PH/EN, PWM, Independent Half-Bridge)
*	2. Configurable Slew Rate
*	3. Integrated Current Sense
*	4. Configurable Current Regulation
*	5. Proportional Load Current Output on IPROPI pin
*	6. UVLO, Logic Level, Tri-level logic
*	7. Protection and diagnostic features with configurable 
*      fault reaction (latched or retry)
*	   a. Load diagnostics in the ON/Off-state
*      b. Voltage monitoring on supply VM
*      c. Over current protection
*      d. Over temperature protection
*      e. Fault indication on nFAULT pin	   
*	8. Current IVMQ and IVMS in Sleep and Standby state
*	9. Temperature dependency on RDSON of integrated Power FETs    	
*   10. Cycle skipping in ENPH/PWM mode
*   11. SPI interface Register Bits functionality
*
* B. Model Limitations and Features that haven't been modelled
*	1. Spread Spectrum clocking for low EMI   
*   2. EC parameters from Table 7.5.8 [AI_ERR, AI_ERR_M, OffsetIPROPI, BWIPROPI]
*   3. SPI interface PINs(nSCS,SDI,SCLK,SDO) functionality
*
* C. Model Parameter(s)
*	1. Temp_Amb: Sets the ambient temperature from -40C to 125C
*   2. EN_OLA: Sets the device OLA Enable/Disable option
*	3. OCP_RETRY: Sets the device Retry/Latch-Off on detection of OCP event
*   4. OCP_SEL: Selects the current limit options 
*	5. OLA_RETRY: Sets the device Retry/Latch-Off on detection of OLA event
*   6. S_DIAG: Selects the DIAG 4 level options 
*	7. S_ITRIP: Selects the VITRIP 8 level options
*   8. S_MODE: Selects the device Bridge control modes  
*	9. S_SR: Selects the SR 8 level options
*   10. TOCP_SEL: Selects the deglitch time for OCP 4 level options
*	11. TOFF: Selects the Fixed-TOFF for current regulation with 4 level options
*   12. VMOV_SEL: Selects the VMOV thresholds with 4 level options
*	13. VMOV_RETRY: Sets the device Retry/Latch-Off on detection of VMOV event
*   14. TSD_RETRY: Sets the device Retry/Latch-Off on detection of TSD event 
*
*****************************************************************************
.SUBCKT DRV8245SPWPQ1_TRANS nSLEEP DRVOFF EN_IN1 PH_IN2 nSCS SDI SCLK SDO 
+ IPROPI nFAULT VM OUT1 OUT2 GND TJ_HSFET1 TJ_HSFET2 TJ_LSFET1 TJ_LSFET2 
+ TJ_AVG PWM_EXTEND CLR_FLT PARAMS: Temp_Amb=25 EN_OLA=0 OCP_RETRY=0 OCP_SEL=0
+ OLA_RETRY=1 S_DIAG=0 S_ITRIP=1 S_MODE=0 S_SR=0 TOCP_SEL=0 TOFF=0 VMOV_RETRY=1
+ VMOV_SEL=0 TSD_RETRY=1
X_U2_U491         U2_TDEAD_MON1 U2_TDEAD_1SHOT1 one_shot PARAMS:  T=500n
G_U2_UTP4_ABM2I1         0 U2_UTP4_N15518617 VALUE { IF(V(U2_N16876371) > 0.5,
+  V(U2_UTP4_TPD),0)    }
X_U2_UTP4_U2         U2_N16876371 U2_UTP4_N15518711 U2_LS2_OFF AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U2_UTP4_C1         U2_UTP4_N15518617 0  1n IC=0 
X_U2_UTP4_U7         U2_UTP4_N15518617 U2_UTP4_N15518559 d_dj
V_U2_UTP4_V2         U2_UTP4_N15518559 0 1.5
E_U2_UTP4_E4         U2_UTP4_TPD 0 TABLE { V(SR_LVL, 0) } 
+ ( (1,1.7m)(2,0.9m)(3,1.4m)(4,1.6m)(5,2m) )
V_U2_UTP4_V1         U2_UTP4_N15518759 0 1
X_U2_UTP4_U8         U2_N16876371 U2_UTP4_N15524768 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=5n
X_U2_UTP4_U3         U2_UTP4_N15518617 U2_UTP4_N15518759 U2_UTP4_N15518711
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_UTP4_S1    U2_UTP4_N15524768 0 U2_UTP4_N15518617 0 PROP_LS1_OFF_U2_UTP4_S1
+  
E_U2_ABM1         U2_N16966203 0 VALUE { {Temp_Amb}    }
X_U2_U42         SLEEP_OK STANDBY_OK U2_RHIZ_OUTX OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U2_R1         U2_HS1_ON U2_BT1_3P4US  4.9k  
X_U2_M2         U2_N16965286 U2_GATE2 GND DMG4800LSD
C_U2_C4         0 U2_LSFET1_ON  1n IC=0  
X_U2_U496         U2_N17009227 U2_N17009225 U2_CNT_EN1 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U2_V6         U2_N17011030 0 0.5
X_U2_U502         U2_N17016511 U2_N17016529 U2_TDEAD_MON2 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U498         U2_N17010895 U2_N17011246 U2_RST_FLT1 N17011255 SRLATCH_RHP
+  PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U2_U509         U2_N17017390 U2_N170175021 d_dj
G_U2_ABMII8         U2_GATE2 GND VALUE { IF(V(U2_LS1_OFF)>0.5, V(U2_SRLSOFF),0)
+     }
C_U2_UTP3_C1         U2_UTP3_N15519517 0  1n IC=0 
X_U2_UTP3_U7         U2_UTP3_N15519517 U2_UTP3_N15519457 d_dj
V_U2_UTP3_V2         U2_UTP3_N15519457 0 1.5
E_U2_UTP3_E4         U2_UTP3_TPD 0 TABLE { V(SR_LVL, 0) } 
+ ( (1,4m)(2, 4m)(3,4m)(6,4m) )
V_U2_UTP3_V1         U2_UTP3_N15519659 0 1
X_U2_UTP3_U3         U2_UTP3_N15519517 U2_UTP3_N15519659 U2_UTP3_N15519611
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_UTP3_S1    U2_UTP3_N15524648 0 U2_UTP3_N15519517 0 PROP_HS1_OFF_U2_UTP3_S1
+  
X_U2_UTP3_U8         U2_N16876271 U2_UTP3_N15524648 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=5n
G_U2_UTP3_ABM2I1         0 U2_UTP3_N15519517 VALUE { IF(V(U2_N16876271) > 0.5,
+  V(U2_UTP3_TPD),0)    }
X_U2_UTP3_U2         U2_N16876271 U2_UTP3_N15519611 U2_HS2_OFF AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U2_E1         U2_TA_RDSON 0 TABLE { V(U2_N16966203, 0) } 
+ ( (-40,10u) (25,5.5m)(50,8.6m)(85,13.6m)(100,16m)(125,20.3m) )
C_U2_C3         0 U2_HSFET1_ON  1n IC=0  
C_U2_C2         0 U2_BT2_3P4US  1n IC=0  
X_U2_U43         U2_N16910164 U2_VGATE_VTH U2_N16910814 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U2_M1         U2_N16965217 U2_GATE1 U2_N16865430 DMG4800LSD
X_U2_U40         U2_GATE4 U2_V5V d_dj
V_U2_VOLA_REF1         U2_N16977393 U2_N16965217 0.25
X_U2_U51         U2_LS1_ON U2_HSFET1_ON U2_N16987117 NOR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U35         U2_N16865450 U2_GATE1 d_dj
X_U2_U497         U2_TDEAD_1SHOT1 U2_ENA_OLA U2_N17010287 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_S1    U2_RHIZ_OUTX GND OUT1 GND MOS_U2_S1 
G_U2_ABMII11         U2_VMOK_5CP U2_GATE3 VALUE { IF(V(U2_HS2_ON)>0.5,
+  IF(V(U2_GATE3) <1.62, 10m, V(U2_SRHSON)), 0)    }
X_U2_U506         U2_TDEAD_1SHOT2 U2_ENA_OLA U2_N17017467 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U503         U2_TDEAD_MON2 U2_TDEAD_1SHOT2 one_shot PARAMS:  T=500n
E_U2_E10         U2_N16876332 0 U2_N16876299 0 1
R_U2_R15         U2_N16907330 U2_VMOK_5CP  10  
X_U2_U_R1         VM U2_N16965217 U2_TA_RDSON 0 VCR PARAMS:  RREF=1
E_U2_E5         U2_SRLSON 0 TABLE { V(SR_LVL, 0) } 
+ ( (0,400u)(1,400u)(2,400u)(3,480u)(4,730u)(5,1.05m)(6,1.3m)(7,1.9m) )
V_U2_V11         U2_N17017608 0 100m
C_U2_C12         U2_N17017390 0  1n IC=0  
E_U2_UDTH8_E4         U2_UDTH8_TDEAD 0 TABLE { V(SR_LVL, 0) } 
+ ( (1,2m)(2,5m)(3,2m)(6,2m) )
X_U2_UDTH8_U3         U2_UDTH8_N15514247 U2_UDTH8_N15514347 U2_UDTH8_N15514359
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U2_UDTH8_V1         U2_UDTH8_N15514347 0 1
X_U2_UDTH8_S1    U2_UDTH8_N15524600 0 U2_UDTH8_N15514247 0 DTIME_LS_U2_UDTH8_S1
+  
X_U2_UDTH8_U7         U2_UDTH8_N15514247 U2_UDTH8_N15517781 d_dj
X_U2_UDTH8_U8         U2_HSFET2_ON U2_UDTH8_N15524600 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=5n
V_U2_UDTH8_V2         U2_UDTH8_N15517781 0 1.1
X_U2_UDTH8_U2         PRE_LS2_ON U2_UDTH8_N15514359 U2_LS2_ON AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U2_UDTH8_C1         U2_UDTH8_N15514247 0  1n IC=0 
G_U2_UDTH8_ABM2I1         0 U2_UDTH8_N15514247 VALUE { IF(V(U2_HSFET2_ON) <
+  0.5, V(U2_UDTH8_TDEAD),0)    }
X_U2_U500         U2_N17003672 U2_N170118641 d_dj
X_U2_U_R4         U2_N16876299 U2_N16965416 U2_TA_RDSON 0 VCR PARAMS:  RREF=1
V_U2_V2         U2_V5V GND 5
R_U2_R5         U2_N16955586 U2_HSFET2_ON  10  
X_U2_U50         U2_N16987076 U2_N16987117 U2_TDEAD_MON1 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U2_UDTH9_E4         U2_UDTH9_TDEAD 0 TABLE { V(SR_LVL, 0) } 
+ ( (1,5m)(2,0.5m)(3,5m)(6,5m) )
X_U2_UDTH9_U3         U2_UDTH9_N15514247 U2_UDTH9_N15514347 U2_UDTH9_N15514359
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_UDTH9_S1    U2_UDTH9_N15524822 0 U2_UDTH9_N15514247 0 DTIME_HS_U2_UDTH9_S1
+  
C_U2_UDTH9_C1         U2_UDTH9_N15514247 0  1n IC=0 
X_U2_UDTH9_U8         U2_LSFET2_ON U2_UDTH9_N15524822 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=5n
X_U2_UDTH9_U7         U2_UDTH9_N15514247 U2_UDTH9_N15517681 d_dj
G_U2_UDTH9_ABM2I1         0 U2_UDTH9_N15514247 VALUE { IF(V(U2_LSFET2_ON) <
+  0.5, V(U2_UDTH9_TDEAD),0)    }
V_U2_UDTH9_V1         U2_UDTH9_N15514347 0 1
V_U2_UDTH9_V2         U2_UDTH9_N15517681 0 1.5
X_U2_UDTH9_U2         PRE_HS2_ON U2_UDTH9_N15514359 U2_HS2_ON AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U2_ABMII14         0 U2_N17017390 VALUE { IF(V(U2_CNT_EN2) > 0.5,
+  IF(V(U2_RST_FLT2) < 0.5, V(U2_N17017467)*2m,0), IF(V(U2_RST_FLT2) > 0.5,
+  -V(U2_N17017467)*2m,0))    }
X_U2_U44         U2_N16911201 U2_VGATE_VTH U2_N16955067 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U2_U48         U2_N16876299 U2_N16978066 U2_OUT2_OLA_CMP COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U2_V5         U2_N17009227 0 100m
X_U2_U510         0 U2_N17017390 d_dj
E_U2_E8         U2_N16865450 0 U2_N16865430 0 1
E_U2_E13         U2_N16912369 0 U2_GATE3 OUT2 1
C_U2_U1_C50         U2_U1_N16869691 0  4.65504 IC=0 
C_U2_U1_C21         U2_U1_N16825513 U2_U1_N16825520  6.06526 IC=0 
R_U2_U1_R143         U2_U1_N16843935 U2_U1_N16843942  3.79577  
R_U2_U1_R120         U2_U1_N16828374 U2_U1_N16828381  0.00042  
C_U2_U1_C68         U2_U1_N16852635 U2_U1_N16852642  0.31718 IC=0 
R_U2_U1_R98         U2_U1_N16820712 U2_U1_N16820719  2.85381  
C_U2_U1_C92         U2_U1_N16820670 U2_U1_N16820677  0.11027 IC=0 
R_U2_U1_R66         U2_U1_N16824558 U2_U1_N16824565  3.43851  
R_U2_U1_R158         U2_U1_N16887718 0  19.21167  
C_U2_U1_C65         U2_U1_N16824551 U2_U1_N16824558  0.09139 IC=0 
R_U2_U1_R12         U2_U1_N16844144 U2_U1_N16844151  0.00078  
R_U2_U1_R113         U2_U1_N16843560 U2_U1_N16843567  1.00777  
C_U2_U1_C110         U2_U1_N16843539 U2_U1_N16843546  0.11446 IC=0 
C_U2_U1_C118         U2_U1_N16828360 U2_U1_N16828367  0.18324 IC=0 
C_U2_U1_C57         U2_U1_N16844410 U2_U1_N16844417  0.04371 IC=0 
R_U2_U1_R42         U2_U1_N16869635 U2_U1_N16869642  0.00079  
C_U2_U1_C6         U2_U1_N16704638 U2_U1_N16704652  0.01168 IC=0 
R_U2_U1_R86         U2_U1_N16821699 0  19.13016  
C_U2_U1_C86         U2_U1_N16821699 0  4.67363 IC=0 
G_U2_U1_ABM2I2         U2_U1_RTJP_FET21 0 VALUE { IF(V(U2_HSFET1_ON) > 0.5,
+  -1*V(U2_U1_N16824615), 0)    }
R_U2_U1_R8         U2_U1_N16704666 U2_U1_N16704680  3.05295  
C_U2_U1_C104         U2_U1_N16843900 U2_U1_N16843907  0.00001 IC=0 
R_U2_U1_R71         U2_U1_N16852656 U2_U1_N16852663  2.49428  
C_U2_U1_C28         U2_U1_N16853002 U2_U1_N16853009  9.96168 IC=0 
G_U2_U1_ABM2I7         U2_U1_RTJP_FET14 0 VALUE { IF(V(U2_LSFET2_ON) > 0.5,
+  -1*V(U2_U1_N16866738), 0)    }
C_U2_U1_C22         U2_U1_N16825520 U2_U1_N16825527  0.09281 IC=0 
X_U2_U1_S2    U2_U1_N16923997 0 U2_U1_N16923729 0 TSDwOTP_U2_U1_S2 
R_U2_U1_R38         U2_U1_N16853640 U2_U1_N16853647  0.18691  
C_U2_U1_C34         U2_U1_RTJP_FET44 U2_U1_N16853619  0.03333 IC=0 
R_U2_U1_R32         U2_U1_N16853030 U2_U1_N16853037  0.79309  
G_U2_U1_ABM2I8         U2_U1_RTJP_FET23 0 VALUE { IF(V(U2_HSFET2_ON) > 0.5,
+  -1*V(U2_U1_N16872389), 0)    }
E_U2_U1_ABM20         TJ_HSFET2 0 VALUE {
+  V(U2_U1_RTJP_FET31)+V(U2_U1_RTJP_FET32)+V(U2_U1_RTJP_FET33)+V(U2_U1_RTJP_FET34)+
+ {Temp_Amb}    }
X_U2_U1_U226         U2_U1_N16902089 U2_U1_N16848667 U2_U1_N16848700
+  U2_U1_N16848708 U2_U1_N16848690 OR4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U1_U220         TJ_HSFET2 U2_U1_THYS U2_U1_N16848667 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U2_U1_R124         U2_U1_N16827481 U2_U1_N16827488  0.00922  
C_U2_U1_C74         U2_U1_RTJP_FET42 U2_U1_N16853299  0.11405 IC=0 
X_U2_U1_U473         U2_U1_N16848690 U2_U1_TSD_RESET INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
E_U2_U1_ABM30         U2_U1_N16882662 0 VALUE { (V(OUT2)-V(GND))*ABS(V(ISNS2)) 
+    }
C_U2_U1_C69         U2_U1_N16852642 U2_U1_N16852649  12.54442 IC=0 
R_U2_U1_R18         U2_U1_RTJP_FET23 U2_U1_N16825499  2.48902  
C_U2_U1_C93         U2_U1_N16820677 U2_U1_N16820684  0.16627 IC=0 
C_U2_U1_C66         U2_U1_N16824558 U2_U1_N16824565  0.44099 IC=0 
R_U2_U1_R51         U2_U1_RTJP_FET34 U2_U1_N16844375  1.61632  
G_U2_U1_ABM2I16         U2_U1_RTJP_FET32 0 VALUE { IF(V(U2_LSFET1_ON) > 0.5,
+  -1*V(U2_U1_N16882599), 0)    }
X_U2_U1_U481         U2_U1_N16924145 U2_U1_N16924065 U2_U1_N16923727
+  U2_U1_N16923997 SRLATCH_RHP PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
C_U2_U1_C111         U2_U1_N16843546 U2_U1_N16843553  11.10295 IC=0 
R_U2_U1_R121         U2_U1_N16828381 U2_U1_N16828388  0.06567  
C_U2_U1_C119         U2_U1_N16828367 U2_U1_N16828374  0.04422 IC=0 
C_U2_U1_C155         U2_U1_N16843942 0  4.50508 IC=0 
C_U2_U1_C149         U2_U1_N16853044 U2_U1_N16879312  0.03949 IC=0 
R_U2_U1_R101         U2_U1_RTJP_FET33 U2_U1_N16843886  3.12784  
R_U2_U1_R147         U2_U1_N16828388 U2_U1_N16876427  3.87862  
C_U2_U1_C140         U2_U1_N16844417 U2_U1_N16844424  0.13421 IC=0 
R_U2_U1_R99         U2_U1_N16820719 U2_U1_N16820726  3.02311  
R_U2_U1_R100         U2_U1_N16820726 0  19.27785  
R_U2_U1_R141         U2_U1_N16824565 0  19.23730  
X_U2_U1_U228         U2_U1_N16902848 U2_U1_TSD_LSFET2 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=12u
C_U2_U1_C105         U2_U1_N16843907 U2_U1_N16843914  6.11577 IC=0 
R_U2_U1_R13         U2_U1_N16844151 U2_U1_N16844158  0.00961  
C_U2_U1_C29         U2_U1_N16853009 U2_U1_N16853016  0.07171 IC=0 
C_U2_U1_C124         U2_U1_RTJP_FET22 U2_U1_N16827474  0.09703 IC=0 
C_U2_U1_C23         U2_U1_N16825527 U2_U1_N16825534  0.41566 IC=0 
R_U2_U1_R58         U2_U1_RTJP_FET21 U2_U1_N16824509  0.25825  
R_U2_U1_R114         U2_U1_N16843567 U2_U1_N16843574  2.73718  
R_U2_U1_R74         U2_U1_RTJP_FET42 U2_U1_N16853299  2.12897  
C_U2_U1_C35         U2_U1_N16853619 U2_U1_N16853626  0.00860 IC=0 
R_U2_U1_R43         U2_U1_N16869642 U2_U1_N16869649  0.03096  
R_U2_U1_R72         U2_U1_N16852663 U2_U1_N16852670  3.32820  
C_U2_U1_C75         U2_U1_N16853299 U2_U1_N16853306  0.01861 IC=0 
E_U2_U1_ABM7         U2_U1_N16824615 0 VALUE { (V(VM)-V(OUT1))*V(ISNS1)    }
C_U2_U1_C70         U2_U1_N16852649 U2_U1_N16852656  0.09194 IC=0 
C_U2_U1_C94         U2_U1_N16820684 U2_U1_N16820691  0.32297 IC=0 
R_U2_U1_R33         U2_U1_N16853037 U2_U1_N16853044  0.00004  
R_U2_U1_R39         U2_U1_N16853647 U2_U1_N16853654  1.18419  
R_U2_U1_R4         U2_U1_N16704610 U2_U1_N16704624  0.21351  
C_U2_U1_C141         U2_U1_N16824565 0  4.64956 IC=0 
R_U2_U1_R125         U2_U1_N16827488 U2_U1_N16827495  0.63984  
E_U2_U1_ABM21         U2_U1_N16872389 0 VALUE { (V(VM)-V(OUT2))*V(ISNS2)    }
C_U2_U1_C150         U2_U1_N16879312 U2_U1_N16879319  0.40987 IC=0 
C_U2_U1_C112         U2_U1_N16843553 U2_U1_N16843560  0.02073 IC=0 
C_U2_U1_C120         U2_U1_N16828374 U2_U1_N16828381  0.04486 IC=0 
C_U2_U1_C7         U2_U1_N16704652 U2_U1_N16704666  0.04316 IC=0 
R_U2_U1_R19         U2_U1_N16825499 U2_U1_N16825506  0.00079  
C_U2_U1_C30         U2_U1_N16853016 U2_U1_N16853023  8.64515 IC=0 
C_U2_U1_C125         U2_U1_N16827474 U2_U1_N16827481  0.00880 IC=0 
X_U2_U1_U229         U2_U1_N16848781 U2_U1_TSD_HSFET2 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=12u
C_U2_U1_C106         U2_U1_N16843914 U2_U1_N16843921  0.03546 IC=0 
R_U2_U1_R52         U2_U1_N16844375 U2_U1_N16844382  0.21200  
C_U2_U1_C24         U2_U1_N16825534 0  4.66985 IC=0 
C_U2_U1_C100         U2_U1_N16820726 0  4.63270 IC=0 
C_U2_U1_C152         U2_U1_N16853661 U2_U1_N16881142  0.00326 IC=0 
C_U2_U1_C36         U2_U1_N16853626 U2_U1_N16853633  0.00132 IC=0 
R_U2_U1_R102         U2_U1_N16843886 U2_U1_N16843893  0.00080  
R_U2_U1_R148         U2_U1_N16876427 0  19.26011  
C_U2_U1_C159         U2_U1_N16923729 0  1n IC=0  
C_U2_U1_C76         U2_U1_N16853306 U2_U1_N16853313  0.02019 IC=0 
R_U2_U1_R14         U2_U1_N16844158 U2_U1_N16844165  0.00046  
C_U2_U1_C11         U2_U1_RTJP_FET32 U2_U1_N16844144  0.10592 IC=0 
R_U2_U1_R59         U2_U1_N16824509 U2_U1_N16824516  0.00397  
R_U2_U1_R133         U2_U1_N16843574 U2_U1_N16843582  3.43063  
C_U2_U1_C1         U2_U1_RTJP_FET11 U2_U1_N16704582  6.45620 IC=0 
C_U2_U1_C71         U2_U1_N16852656 U2_U1_N16852663  0.10432 IC=0 
R_U2_U1_R91         U2_U1_RTJP_FET13 U2_U1_N16820670  0.67297  
C_U2_U1_C95         U2_U1_N16820691 U2_U1_N16820698  12.58238 IC=0 
G_U2_U1_ABM2I12         U2_U1_RTJP_FET42 0 VALUE { IF(V(U2_LSFET1_ON) > 0.5,
+  -1*V(U2_U1_N16878063), 0)    }
R_U2_U1_R44         U2_U1_N16869649 U2_U1_N16869656  0.00958  
R_U2_U1_R75         U2_U1_N16853299 U2_U1_N16853306  0.66624  
R_U2_U1_R9         U2_U1_N16704680 U2_U1_N16704694  3.53595  
C_U2_U1_C113         U2_U1_N16843560 U2_U1_N16843567  0.06530 IC=0 
C_U2_U1_C121         U2_U1_N16828381 U2_U1_N16828388  0.12693 IC=0 
R_U2_U1_R73         U2_U1_N16852670 0  19.14684  
C_U2_U1_C41         U2_U1_RTJP_FET12 U2_U1_N16869635  0.09533 IC=0 
C_U2_U1_C151         U2_U1_N16879319 0  4.64973 IC=0 
C_U2_U1_C107         U2_U1_N16843921 U2_U1_N16843928  0.00024 IC=0 
C_U2_U1_C31         U2_U1_N16853023 U2_U1_N16853030  6.09842 IC=0 
R_U2_U1_R144         U2_U1_N16827516 U2_U1_N16875544  1.21953  
C_U2_U1_C126         U2_U1_N16827481 U2_U1_N16827488  0.01848 IC=0 
C_U2_U1_C157         U2_U1_N16844424 U2_U1_N16887718  0.40296 IC=0 
R_U2_U1_R40         U2_U1_N16853654 U2_U1_N16853661  0.00087  
E_U2_U1_ABM31         U2_U1_N16866738 0 VALUE { (V(OUT2)-V(GND))*ABS(V(ISNS2)) 
+    }
R_U2_U1_R126         U2_U1_N16827495 U2_U1_N16827502  0.30066  
X_U2_U1_U227         U2_U1_N16848702 U2_U1_TSD_LSFET1 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=12u
R_U2_U1_R20         U2_U1_N16825506 U2_U1_N16825513  0.00957  
C_U2_U1_C153         U2_U1_N16881142 U2_U1_N16881149  0.36851 IC=0 
C_U2_U1_C37         U2_U1_N16853633 U2_U1_N16853640  0.07780 IC=0 
C_U2_U1_C12         U2_U1_N16844144 U2_U1_N16844151  10.30977 IC=0 
R_U2_U1_R53         U2_U1_N16844382 U2_U1_N16844389  0.00230  
C_U2_U1_C77         U2_U1_N16853313 U2_U1_N16853320  0.38983 IC=0 
C_U2_U1_C72         U2_U1_N16852663 U2_U1_N16852670  0.45699 IC=0 
V_U2_U1_V23         U2_U1_N16923701 0 1
C_U2_U1_C96         U2_U1_N16820698 U2_U1_N16820705  0.02123 IC=0 
G_U2_U1_ABM2I1         U2_U1_RTJP_FET11 0 VALUE { IF(V(U2_HSFET1_ON) > 0.5,
+  -1*V(U2_U1_N16704286), 0)    }
R_U2_U1_R103         U2_U1_N16843893 U2_U1_N16843900  0.86271  
X_U2_U1_U52         U2_U1_N16902552 U2_U1_TSD_HSFET1 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=12u
C_U2_U1_C114         U2_U1_N16843567 U2_U1_N16843574  0.09517 IC=0 
C_U2_U1_C42         U2_U1_N16869635 U2_U1_N16869642  9.95922 IC=0 
R_U2_U1_R15         U2_U1_N16844165 U2_U1_N16844172  0.75856  
R_U2_U1_R92         U2_U1_N16820670 U2_U1_N16820677  0.00014  
R_U2_U1_R60         U2_U1_N16824516 U2_U1_N16824523  0.00767  
X_U2_U1_U482         TSD_TRIG TCLEAR_TSD U2_U1_N16924065 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U2_U1_R134         U2_U1_N16843582 0  19.27757  
C_U2_U1_C8         U2_U1_N16704666 U2_U1_N16704680  0.08231 IC=0 
C_U2_U1_C32         U2_U1_N16853030 U2_U1_N16853037  0.07424 IC=0 
R_U2_U1_R76         U2_U1_N16853306 U2_U1_N16853313  0.00853  
C_U2_U1_C127         U2_U1_N16827488 U2_U1_N16827495  0.38196 IC=0 
C_U2_U1_C158         U2_U1_N16887718 0  4.65524 IC=0 
E_U2_U1_ABM25         U2_U1_N16878063 0 VALUE { (V(OUT1)-V(GND))*ABS(V(ISNS1)) 
+    }
R_U2_U1_R45         U2_U1_N16869656 U2_U1_N16869663  0.00047  
C_U2_U1_C142         U2_U1_N16843928 U2_U1_N16843935  0.00558 IC=0 
C_U2_U1_C154         U2_U1_N16881149 0  4.53392 IC=0 
C_U2_U1_C38         U2_U1_N16853640 U2_U1_N16853647  0.00016 IC=0 
G_U2_U1_ABM2I10         U2_U1_RTJP_FET24 0 VALUE { IF(V(U2_LSFET2_ON) > 0.5,
+  -1*V(U2_U1_N16873228), 0)    }
X_U2_U1_U475         TJ_LSFET1 U2_U1_T_TSD U2_U1_N16848702 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U2_U1_C78         U2_U1_N16853320 U2_U1_N16853327  0.04809 IC=0 
R_U2_U1_R5         U2_U1_N16704624 U2_U1_N16704638  1.11828  
X_U2_U1_U474         TJ_HSFET1 U2_U1_T_TSD U2_U1_N16902552 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U2_U1_C13         U2_U1_N16844151 U2_U1_N16844158  8.59900 IC=0 
R_U2_U1_R145         U2_U1_N16875544 U2_U1_N16875551  3.92927  
C_U2_U1_C97         U2_U1_N16820705 U2_U1_N16820712  0.05493 IC=0 
C_U2_U1_C2         U2_U1_N16704582 U2_U1_N16704596  0.00013 IC=0 
G_U2_U1_ABM2I6         U2_U1_RTJP_FET13 0 VALUE { IF(V(U2_HSFET2_ON) > 0.5,
+  -1*V(U2_U1_N16866369), 0)    }
E_U2_U1_ABM27         U2_U1_N16882473 0 VALUE { (V(VM)-V(OUT1))*V(ISNS1)    }
C_U2_U1_C73         U2_U1_N16852670 0  4.66976 IC=0 
R_U2_U1_R127         U2_U1_N16827502 U2_U1_N16827509  1.68639  
G_U2_U1_ABM2I9         U2_U1_RTJP_FET22 0 VALUE { IF(V(U2_LSFET1_ON) > 0.5,
+  -1*V(U2_U1_N16872928), 0)    }
R_U2_U1_R21         U2_U1_N16825513 U2_U1_N16825520  0.00047  
C_U2_U1_C133         U2_U1_N16843574 U2_U1_N16843582  0.45626 IC=0 
C_U2_U1_C43         U2_U1_N16869642 U2_U1_N16869649  0.07257 IC=0 
R_U2_U1_R54         U2_U1_N16844389 U2_U1_N16844396  1.03500  
R_U2_U1_R104         U2_U1_N16843900 U2_U1_N16843907  0.00959  
C_U2_U1_C143         U2_U1_N16843935 U2_U1_N16843942  0.40998 IC=0 
X_U2_U1_U480         U2_U1_TSD_SET U2_U1_TSD_RESET TSD_TRIG U2_U1_TSD_TRIGB
+  SRLATCH_RHP PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
C_U2_U1_C33         U2_U1_N16853037 U2_U1_N16853044  1.91375 IC=0 
C_U2_U1_C128         U2_U1_N16827495 U2_U1_N16827502  0.00093 IC=0 
R_U2_U1_R115         U2_U1_RTJP_FET24 U2_U1_N16828346  1.45213  
R_U2_U1_R16         U2_U1_N16844172 U2_U1_N16844179  0.00004  
R_U2_U1_R93         U2_U1_N16820677 U2_U1_N16820684  0.01156  
R_U2_U1_R61         U2_U1_N16824523 U2_U1_N16824530  0.00063  
C_U2_U1_C39         U2_U1_N16853647 U2_U1_N16853654  0.01025 IC=0 
C_U2_U1_C58         U2_U1_RTJP_FET21 U2_U1_N16824509  5.86580 IC=0 
R_U2_U1_R46         U2_U1_N16869663 U2_U1_N16869670  0.74714  
C_U2_U1_C147         U2_U1_N16828388 U2_U1_N16876427  0.37909 IC=0 
C_U2_U1_C14         U2_U1_N16844158 U2_U1_N16844165  6.27035 IC=0 
R_U2_U1_R77         U2_U1_N16853313 U2_U1_N16853320  0.63291  
G_U2_U1_ABM2I15         U2_U1_RTJP_FET33 0 VALUE { IF(V(U2_HSFET2_ON) > 0.5,
+  -1*V(U2_U1_N16882536), 0)    }
C_U2_U1_C79         U2_U1_N16853327 U2_U1_N16853334  0.37828 IC=0 
R_U2_U1_R156         U2_U1_N16844186 0  19.13046  
G_U2_U1_ABMII1         0 U2_U1_N16923729 VALUE { IF(V(U2_U1_N16923727) > 0.5, 
+ {0.5n/4.2m}, 0)    }
C_U2_U1_C98         U2_U1_N16820712 U2_U1_N16820719  0.08777 IC=0 
R_U2_U1_R108         U2_U1_RTJP_FET31 U2_U1_N16843532  0.24242  
R_U2_U1_R10         U2_U1_N16704694 0  19.89540  
E_U2_U1_ABM23         U2_U1_N16873228 0 VALUE { (V(OUT2)-V(GND))*ABS(V(ISNS2)) 
+    }
R_U2_U1_R81         U2_U1_RTJP_FET14 U2_U1_N16821671  1.67526  
R_U2_U1_R146         U2_U1_N16875551 0  19.83829  
E_U2_U1_ABM17         TJ_HSFET1 0 VALUE {
+  V(U2_U1_RTJP_FET11)+V(U2_U1_RTJP_FET12)+V(U2_U1_RTJP_FET13)+V(U2_U1_RTJP_FET14)+
+ {Temp_Amb}    }
C_U2_U1_C134         U2_U1_N16843582 0  4.63292 IC=0 
C_U2_U1_C44         U2_U1_N16869649 U2_U1_N16869656  8.65186 IC=0 
R_U2_U1_R129         U2_U1_N16827509 U2_U1_N16827516  0.14436  
C_U2_U1_C9         U2_U1_N16704680 U2_U1_N16704694  0.44127 IC=0 
R_U2_U1_R22         U2_U1_N16825520 U2_U1_N16825527  0.80032  
R_U2_U1_R27         U2_U1_RTJP_FET43 U2_U1_N16853002  2.70340  
C_U2_U1_C129         U2_U1_N16827502 U2_U1_N16827509  0.03184 IC=0 
R_U2_U1_R1         U2_U1_RTJP_FET11 U2_U1_N16704582  0.24202  
E_U2_U1_ABM22         U2_U1_N16872928 0 VALUE { (V(OUT1)-V(GND))*ABS(V(ISNS1)) 
+    }
E_U2_U1_ABM3         U2_U1_N16704286 0 VALUE { (V(VM)-V(OUT1))*V(ISNS1)    }
G_U2_U1_ABM2I3         U2_U1_RTJP_FET41 0 VALUE { IF(V(U2_HSFET1_ON) > 0.5,
+  -1*V(U2_U1_N16852740), 0)    }
R_U2_U1_R55         U2_U1_N16844396 U2_U1_N16844403  0.0000009  
C_U2_U1_C40         U2_U1_N16853654 U2_U1_N16853661  0.02098 IC=0 
C_U2_U1_C59         U2_U1_N16824509 U2_U1_N16824516  0.00386 IC=0 
E_U2_U1_ABM15         U2_U1_N16866369 0 VALUE { (V(VM)-V(OUT2))*V(ISNS2)    }
C_U2_U1_C80         U2_U1_N16853334 0  4.64892 IC=0 
E_U2_U1_ABM18         TJ_LSFET2 0 VALUE {
+  V(U2_U1_RTJP_FET41)+V(U2_U1_RTJP_FET42)+V(U2_U1_RTJP_FET43)+V(U2_U1_RTJP_FET44)+
+ {Temp_Amb}    }
R_U2_U1_R105         U2_U1_N16843907 U2_U1_N16843914  0.00047  
C_U2_U1_C148         U2_U1_N16876427 0  4.64901 IC=0 
C_U2_U1_C15         U2_U1_N16844165 U2_U1_N16844172  0.09272 IC=0 
X_U2_U1_U331         U2_U1_N16923729 U2_U1_N16923701 d_dj
C_U2_U1_C99         U2_U1_N16820719 U2_U1_N16820726  0.51547 IC=0 
X_U2_U1_U471         U2_U1_TSD_TRIGB U2_U1_N16924145 one_shot PARAMS:  T=2u
R_U2_U1_R116         U2_U1_N16828346 U2_U1_N16828353  0.55561  
C_U2_U1_C3         U2_U1_N16704596 U2_U1_N16704610  0.00296 IC=0 
R_U2_U1_R17         U2_U1_N16844179 U2_U1_N16844186  3.71713  
X_U2_U1_U477         TJ_LSFET2 U2_U1_T_TSD U2_U1_N16902848 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U2_U1_C51         U2_U1_RTJP_FET34 U2_U1_N16844375  0.15700 IC=0 
R_U2_U1_R149         U2_U1_N16853044 U2_U1_N16879312  0.25568  
R_U2_U1_R62         U2_U1_N16824530 U2_U1_N16824537  0.00028  
R_U2_U1_R94         U2_U1_N16820684 U2_U1_N16820691  0.00044  
X_U2_U1_U224         TJ_LSFET2 U2_U1_THYS U2_U1_N16848708 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U2_U1_R47         U2_U1_N16869670 U2_U1_N16869677  0.00004  
C_U2_U1_C45         U2_U1_N16869656 U2_U1_N16869663  6.09896 IC=0 
R_U2_U1_R78         U2_U1_N16853320 U2_U1_N16853327  1.16286  
R_U2_U1_R109         U2_U1_N16843532 U2_U1_N16843539  0.00399  
R_U2_U1_R82         U2_U1_N16821671 U2_U1_N16821678  0.00276  
C_U2_U1_C130         U2_U1_N16827509 U2_U1_N16827516  0.00013 IC=0 
R_U2_U1_R6         U2_U1_N16704638 U2_U1_N16704652  0.93609  
R_U2_U1_R67         U2_U1_RTJP_FET41 U2_U1_N16852635  0.33172  
V_U2_U1_TAMB2         U2_U1_T_TSD 0 170
C_U2_U1_C60         U2_U1_N16824516 U2_U1_N16824523  0.11424 IC=0 
V_U2_U1_TAMB1         U2_U1_THYS 0 140
E_U2_U1_ABM28         U2_U1_N16882536 0 VALUE { (V(VM)-V(OUT2))*V(ISNS2)    }
C_U2_U1_C16         U2_U1_N16844172 U2_U1_N16844179  1.91852 IC=0 
R_U2_U1_R23         U2_U1_N16825527 U2_U1_N16825534  3.66022  
R_U2_U1_R28         U2_U1_N16853002 U2_U1_N16853009  0.00079  
R_U2_U1_R34         U2_U1_RTJP_FET44 U2_U1_N16853619  1.65393  
X_U2_U1_U219         U2_U1_TSD_HSFET1 U2_U1_TSD_LSFET1 U2_U1_TSD_HSFET2
+  U2_U1_TSD_LSFET2 U2_U1_TSD_SET OR4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U2_U1_C81         U2_U1_RTJP_FET14 U2_U1_N16821671  0.17104 IC=0 
E_U2_U1_ABM8         U2_U1_N16852740 0 VALUE { (V(VM)-V(OUT1))*V(ISNS1)    }
R_U2_U1_R56         U2_U1_N16844403 U2_U1_N16844410  0.76023  
C_U2_U1_C52         U2_U1_N16844375 U2_U1_N16844382  0.03806 IC=0 
C_U2_U1_C46         U2_U1_N16869663 U2_U1_N16869670  0.07645 IC=0 
R_U2_U1_R106         U2_U1_N16843914 U2_U1_N16843921  1.42384  
X_U2_U1_U1         TJ_HSFET1 U2_U1_THYS U2_U1_N16902089 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U2_U1_R117         U2_U1_N16828353 U2_U1_N16828360  0.00200  
C_U2_U1_C156         U2_U1_N16844186 0  4.67333 IC=0 
C_U2_U1_C10         U2_U1_N16704694 0  4.50469 IC=0 
R_U2_U1_R95         U2_U1_N16820691 U2_U1_N16820698  0.00026  
R_U2_U1_R150         U2_U1_N16879312 U2_U1_N16879319  3.69888  
R_U2_U1_R63         U2_U1_N16824537 U2_U1_N16824544  0.25742  
G_U2_U1_ABM2I11         U2_U1_RTJP_FET43 0 VALUE { IF(V(U2_HSFET2_ON) > 0.5,
+  -1*V(U2_U1_N16878005), 0)    }
R_U2_U1_R79         U2_U1_N16853327 U2_U1_N16853334  3.88109  
R_U2_U1_R152         U2_U1_N16853661 U2_U1_N16881142  1.04091  
R_U2_U1_R48         U2_U1_N16869677 U2_U1_N16869684  0.26836  
R_U2_U1_R110         U2_U1_N16843539 U2_U1_N16843546  0.00758  
C_U2_U1_C61         U2_U1_N16824523 U2_U1_N16824530  0.22777 IC=0 
X_U2_U1_U463         U2_U1_N16923729 TCLEAR_TSD BUF_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
R_U2_U1_R83         U2_U1_N16821678 U2_U1_N16821685  0.63298  
C_U2_U1_C17         U2_U1_N16844179 U2_U1_N16844186  0.40871 IC=0 
G_U2_U1_ABM2I17         U2_U1_RTJP_FET34 0 VALUE { IF(V(U2_LSFET2_ON) > 0.5,
+  -1*V(U2_U1_N16882662), 0)    }
C_U2_U1_C4         U2_U1_N16704610 U2_U1_N16704624  0.00064 IC=0 
R_U2_U1_R68         U2_U1_N16852635 U2_U1_N16852642  0.00045  
C_U2_U1_C82         U2_U1_N16821671 U2_U1_N16821678  0.06366 IC=0 
C_U2_U1_C53         U2_U1_N16844382 U2_U1_N16844389  0.07675 IC=0 
R_U2_U1_R35         U2_U1_N16853619 U2_U1_N16853626  0.23960  
R_U2_U1_R2         U2_U1_N16704582 U2_U1_N16704596  0.10973  
C_U2_U1_C47         U2_U1_N16869670 U2_U1_N16869677  1.91377 IC=0 
R_U2_U1_R24         U2_U1_N16825534 0  19.14657  
R_U2_U1_R29         U2_U1_N16853009 U2_U1_N16853016  0.03093  
C_U2_U1_C18         U2_U1_RTJP_FET23 U2_U1_N16825499  0.10485 IC=0 
R_U2_U1_R57         U2_U1_N16844410 U2_U1_N16844417  0.00043  
R_U2_U1_R107         U2_U1_N16843921 U2_U1_N16843928  0.31224  
C_U2_U1_C62         U2_U1_N16824530 U2_U1_N16824537  11.06872 IC=0 
R_U2_U1_R118         U2_U1_N16828360 U2_U1_N16828367  1.33916  
E_U2_U1_ABM24         U2_U1_N16878005 0 VALUE { (V(VM)-V(OUT2))*V(ISNS2)    }
C_U2_U1_C115         U2_U1_RTJP_FET24 U2_U1_N16828346  0.16669 IC=0 
R_U2_U1_R96         U2_U1_N16820698 U2_U1_N16820705  0.42161  
C_U2_U1_C144         U2_U1_N16827516 U2_U1_N16875544  0.00229 IC=0 
R_U2_U1_R151         U2_U1_N16879319 0  19.23715  
R_U2_U1_R64         U2_U1_N16824544 U2_U1_N16824551  0.80518  
R_U2_U1_R49         U2_U1_N16869684 U2_U1_N16869691  3.74963  
C_U2_U1_C83         U2_U1_N16821678 U2_U1_N16821685  0.42292 IC=0 
C_U2_U1_C54         U2_U1_N16844389 U2_U1_N16844396  0.23169 IC=0 
R_U2_U1_R80         U2_U1_N16853334 0  19.25998  
R_U2_U1_R153         U2_U1_N16881142 U2_U1_N16881149  3.93260  
C_U2_U1_C101         U2_U1_RTJP_FET33 U2_U1_N16843886  0.07875 IC=0 
G_U2_U1_ABM2I5         U2_U1_RTJP_FET12 0 VALUE { IF(V(U2_LSFET1_ON) > 0.5,
+  -1*V(U2_U1_N16869743), 0)    }
X_U2_U1_U476         TJ_HSFET2 U2_U1_T_TSD U2_U1_N16848781 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U2_U1_ABM19         TJ_LSFET1 0 VALUE {
+  V(U2_U1_RTJP_FET21)+V(U2_U1_RTJP_FET22)+V(U2_U1_RTJP_FET23)+V(U2_U1_RTJP_FET24)+
+ {Temp_Amb}    }
R_U2_U1_R111         U2_U1_N16843546 U2_U1_N16843553  0.00028  
R_U2_U1_R84         U2_U1_N16821685 U2_U1_N16821692  0.96347  
C_U2_U1_C48         U2_U1_N16869677 U2_U1_N16869684  0.03646 IC=0 
C_U2_U1_C19         U2_U1_N16825499 U2_U1_N16825506  9.95592 IC=0 
R_U2_U1_R7         U2_U1_N16704652 U2_U1_N16704666  1.34283  
X_U2_U1_U222         TJ_LSFET1 U2_U1_THYS U2_U1_N16848700 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_U2_U1_ABM2I13         U2_U1_RTJP_FET44 0 VALUE { IF(V(U2_LSFET2_ON) > 0.5,
+  -1*V(U2_U1_N16878121), 0)    }
R_U2_U1_R69         U2_U1_N16852642 U2_U1_N16852649  0.00026  
R_U2_U1_R30         U2_U1_N16853016 U2_U1_N16853023  0.00958  
G_U2_U1_ABM2I14         U2_U1_RTJP_FET31 0 VALUE { IF(V(U2_HSFET1_ON) > 0.5,
+  -1*V(U2_U1_N16882473), 0)    }
R_U2_U1_R36         U2_U1_N16853626 U2_U1_N16853633  0.30326  
R_U2_U1_R140         U2_U1_N16844417 U2_U1_N16844424  0.05087  
R_U2_U1_R122         U2_U1_RTJP_FET22 U2_U1_N16827474  2.45572  
C_U2_U1_C63         U2_U1_N16824537 U2_U1_N16824544  0.03358 IC=0 
E_U2_U1_ABM29         U2_U1_N16882599 0 VALUE { (V(OUT1)-V(GND))*ABS(V(ISNS1)) 
+    }
C_U2_U1_C145         U2_U1_N16875544 U2_U1_N16875551  0.36886 IC=0 
C_U2_U1_C108         U2_U1_RTJP_FET31 U2_U1_N16843532  6.51739 IC=0 
C_U2_U1_C116         U2_U1_N16828346 U2_U1_N16828353  0.02126 IC=0 
R_U2_U1_R155         U2_U1_N16843942 0  19.89449  
C_U2_U1_C5         U2_U1_N16704624 U2_U1_N16704638  0.00262 IC=0 
R_U2_U1_R142         U2_U1_N16843928 U2_U1_N16843935  1.26435  
C_U2_U1_C84         U2_U1_N16821685 U2_U1_N16821692  0.08488 IC=0 
C_U2_U1_C55         U2_U1_N16844396 U2_U1_N16844403  315.13419 IC=0 
R_U2_U1_R119         U2_U1_N16828367 U2_U1_N16828374  1.19476  
C_U2_U1_C102         U2_U1_N16843886 U2_U1_N16843893  9.79218 IC=0 
R_U2_U1_R65         U2_U1_N16824551 U2_U1_N16824558  2.71304  
C_U2_U1_C49         U2_U1_N16869684 U2_U1_N16869691  0.40392 IC=0 
C_U2_U1_C20         U2_U1_N16825506 U2_U1_N16825513  8.66322 IC=0 
R_U2_U1_R97         U2_U1_N16820705 U2_U1_N16820712  0.96948  
R_U2_U1_R154         U2_U1_N16881149 0  19.83248  
R_U2_U1_R50         U2_U1_N16869691 0  19.21240  
R_U2_U1_R11         U2_U1_RTJP_FET32 U2_U1_N16844144  2.45636  
R_U2_U1_R157         U2_U1_N16844424 U2_U1_N16887718  3.75649  
R_U2_U1_R112         U2_U1_N16843553 U2_U1_N16843560  0.51786  
R_U2_U1_R41         U2_U1_RTJP_FET12 U2_U1_N16869635  2.62218  
R_U2_U1_R85         U2_U1_N16821692 U2_U1_N16821699  3.67491  
C_U2_U1_C67         U2_U1_RTJP_FET41 U2_U1_N16852635  4.59537 IC=0 
C_U2_U1_C91         U2_U1_RTJP_FET13 U2_U1_N16820670  2.32648 IC=0 
C_U2_U1_C64         U2_U1_N16824544 U2_U1_N16824551  0.07059 IC=0 
E_U2_U1_ABM26         U2_U1_N16878121 0 VALUE { (V(OUT2)-V(GND))*ABS(V(ISNS2)) 
+    }
R_U2_U1_R70         U2_U1_N16852649 U2_U1_N16852656  0.80100  
C_U2_U1_C109         U2_U1_N16843532 U2_U1_N16843539  0.00383 IC=0 
C_U2_U1_C117         U2_U1_N16828353 U2_U1_N16828360  0.08893 IC=0 
E_U2_U1_ABM14         U2_U1_N16869743 0 VALUE { (V(OUT1)-V(GND))*ABS(V(ISNS1)) 
+    }
C_U2_U1_C146         U2_U1_N16875551 0  4.53271 IC=0 
C_U2_U1_C85         U2_U1_N16821692 U2_U1_N16821699  0.41649 IC=0 
R_U2_U1_R31         U2_U1_N16853023 U2_U1_N16853030  0.00047  
C_U2_U1_C56         U2_U1_N16844403 U2_U1_N16844410  0.07024 IC=0 
R_U2_U1_R37         U2_U1_N16853633 U2_U1_N16853640  3.09252  
R_U2_U1_R3         U2_U1_N16704596 U2_U1_N16704610  0.24909  
C_U2_U1_C103         U2_U1_N16843893 U2_U1_N16843900  0.00187 IC=0 
C_U2_U1_C27         U2_U1_RTJP_FET43 U2_U1_N16853002  0.09209 IC=0 
R_U2_U1_R123         U2_U1_N16827474 U2_U1_N16827481  1.26741  
C_U2_C7         0 U2_VMOK_5CP  1n IC=0  
X_U2_U507         U2_N17017491 U2_N17017385 U2_RST_FLT2 N17017465 SRLATCH_RHP
+  PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
V_U2_V4         U2_N17005619 0 3
X_U2_U24         PRE_LS2_ON U2_N16876371 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_H2    U2_N16876299 OUT2 ISNS2 0 MOS_U2_H2 
R_U2_R6         U2_N16955628 U2_LSFET2_ON  10  
X_U2_U38         U2_GATE3 U2_VMOK_5CP d_dj
C_U2_C5         0 U2_HSFET2_ON  1n IC=0  
E_U2_UDTH4_E4         U2_UDTH4_TDEAD 0 TABLE { V(SR_LVL, 0) } 
+ ( (1,2m)(2,5m)(3,2m)(6,2m) )
X_U2_UDTH4_U3         U2_UDTH4_N15514247 U2_UDTH4_N15514347 U2_UDTH4_N15514359
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U2_UDTH4_V1         U2_UDTH4_N15514347 0 1
X_U2_UDTH4_S1    U2_UDTH4_N15524600 0 U2_UDTH4_N15514247 0 DTIME_LS_U2_UDTH4_S1
+  
X_U2_UDTH4_U7         U2_UDTH4_N15514247 U2_UDTH4_N15517781 d_dj
X_U2_UDTH4_U8         U2_HSFET1_ON U2_UDTH4_N15524600 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=5n
V_U2_UDTH4_V2         U2_UDTH4_N15517781 0 1.1
X_U2_UDTH4_U2         PRE_LS1_ON U2_UDTH4_N15514359 U2_LS1_ON AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U2_UDTH4_C1         U2_UDTH4_N15514247 0  1n IC=0 
G_U2_UDTH4_ABM2I1         0 U2_UDTH4_N15514247 VALUE { IF(V(U2_HSFET1_ON) <
+  0.5, V(U2_UDTH4_TDEAD),0)    }
V_U2_V9         U2_N17017509 0 3
C_U2_C1         0 U2_BT1_3P4US  1n IC=0  
G_U2_ABMII13         0 U2_N17003672 VALUE { IF(V(U2_CNT_EN1) > 0.5,
+  IF(V(U2_RST_FLT1) < 0.5, V(U2_N17010287)*2m,0), IF(V(U2_RST_FLT1) > 0.5,
+  -V(U2_N17010287)*2m,0))    }
G_U2_ABMII12         U2_GATE3 U2_N16876332 VALUE { IF(V(U2_HS2_OFF)>0.5,
+  V(U2_SRHSOFF),0)    }
X_U2_U19         PRE_LS1_ON U2_N16865502 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U2_E11         U2_N16910164 0 U2_GATE1 OUT1 1
V_U2_V3         U2_VGATE_VTH 0 1.62
G_U2_ABMII3         U2_VMOK_5CP U2_GATE1 VALUE { IF(V(U2_HS1_ON)>0.5,
+  IF(V(U2_GATE1) <1.62, 10m, V(U2_SRHSON)), 0)    }
E_U2_ABM70         U2_N16999181 0 VALUE { IF({EN_OLA} > 0.5, 1, 0)    }
X_U2_U25         PRE_HS2_ON U2_N16876271 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U2_UDTH7_E4         U2_UDTH7_TDEAD 0 TABLE { V(SR_LVL, 0) } 
+ ( (1,5m)(2,0.5m)(3,5m)(6,5m) )
X_U2_UDTH7_U3         U2_UDTH7_N15514247 U2_UDTH7_N15514347 U2_UDTH7_N15514359
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_UDTH7_S1    U2_UDTH7_N15524822 0 U2_UDTH7_N15514247 0 DTIME_HS_U2_UDTH7_S1
+  
C_U2_UDTH7_C1         U2_UDTH7_N15514247 0  1n IC=0 
X_U2_UDTH7_U8         U2_LSFET1_ON U2_UDTH7_N15524822 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=5n
X_U2_UDTH7_U7         U2_UDTH7_N15514247 U2_UDTH7_N15517681 d_dj
G_U2_UDTH7_ABM2I1         0 U2_UDTH7_N15514247 VALUE { IF(V(U2_LSFET1_ON) <
+  0.5, V(U2_UDTH7_TDEAD),0)    }
V_U2_UDTH7_V1         U2_UDTH7_N15514347 0 1
V_U2_UDTH7_V2         U2_UDTH7_N15517681 0 1.5
X_U2_UDTH7_U2         PRE_HS1_ON U2_UDTH7_N15514359 U2_HS1_ON AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U41         GND U2_GATE4 d_dj
X_U2_U46         U2_N16912418 U2_VGATE_VTH U2_N16955628 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
E_U2_E6         U2_SRLSOFF 0 TABLE { V(SR_LVL, 0) } 
+ ( (0,400u)(1,400u)(2,400u)(3,480u)(4,730u)(5,1.05m)(6,1.3m)(7,1.9m) )
V_U2_V10         U2_N170175021 0 3
X_U2_U495         0 U2_N17003672 d_dj
X_U2_U504         U2_LS2_ON U2_HSFET2_ON U2_N17016529 NOR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U2_E3         U2_SRHSON 0 TABLE { V(SR_LVL, 0) } 
+ ( (0,400u)(3,400u)(7,400u) )
X_U2_U_R2         U2_N16865430 U2_N16965286 U2_TA_RDSON 0 VCR PARAMS:  RREF=1
X_U2_M3         U2_N16965318 U2_GATE3 U2_N16876299 DMG4800LSD
C_U2_C6         0 U2_LSFET2_ON  1n IC=0  
X_U2_U499         U2_N17011030 U2_N17003672 U2_N17011246 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
E_U2_ABM69         U2_N16939147 0 VALUE { IF( V(U2_BT2_3P4US) > 0.5,V(ISNS2),
+  0)    }
X_U2_U508         U2_N17017390 U2_N17017509 U2_N17017491 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U2_U_R3         VM U2_N16965318 U2_TA_RDSON 0 VCR PARAMS:  RREF=1
C_U2_UTP1_C1         U2_UTP1_N15519517 0  1n IC=0 
X_U2_UTP1_U7         U2_UTP1_N15519517 U2_UTP1_N15519457 d_dj
V_U2_UTP1_V2         U2_UTP1_N15519457 0 1.5
E_U2_UTP1_E4         U2_UTP1_TPD 0 TABLE { V(SR_LVL, 0) } 
+ ( (1,4m)(2, 4m)(3,4m)(6,4m) )
V_U2_UTP1_V1         U2_UTP1_N15519659 0 1
X_U2_UTP1_U3         U2_UTP1_N15519517 U2_UTP1_N15519659 U2_UTP1_N15519611
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_UTP1_S1    U2_UTP1_N15524648 0 U2_UTP1_N15519517 0 PROP_HS1_OFF_U2_UTP1_S1
+  
X_U2_UTP1_U8         U2_N16865286 U2_UTP1_N15524648 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=5n
G_U2_UTP1_ABM2I1         0 U2_UTP1_N15519517 VALUE { IF(V(U2_N16865286) > 0.5,
+  V(U2_UTP1_TPD),0)    }
X_U2_UTP1_U2         U2_N16865286 U2_UTP1_N15519611 U2_HS1_OFF AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U7         U2_GATE1 U2_VMOK_5CP d_dj
E_U2_ABM71         U2_ENA_OLA 0 VALUE { IF( V(OLA_EN) > 0.5 & V(U2_N16999181) >
+  0.5, 1, 0)    }
X_U2_U37         GND U2_GATE2 d_dj
G_U2_ABMII9         U2_V5V U2_GATE4 VALUE { IF(V(U2_LS2_ON)>0.5, IF(V(U2_GATE4)
+  <1.62,10m, V(U2_SRLSON)), 0)    }
X_U2_U505         U2_N17017370 U2_N17017390 U2_N17017385 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
C_U2_C11         U2_N17003672 0  1n IC=0  
X_U2_U33         IPROPI U2_V5V d_dj
R_U2_R2         U2_HS2_ON U2_BT2_3P4US  4.9k  
X_U2_H1    U2_N16865430 OUT1 ISNS1 0 MOS_U2_H1 
X_U2_M4         U2_N16965416 U2_GATE4 GND DMG4800LSD
V_U2_VOLA_REF2         U2_N16978066 U2_N16965318 0.25
X_U2_U47         U2_N16865430 U2_N16977393 U2_OUT1_OLA_CMP COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_U2_ABMII4         U2_GATE1 U2_N16865450 VALUE { IF(V(U2_HS1_OFF)>0.5,
+  V(U2_SRHSOFF),0)    }
X_U2_U494         U2_N17003672 U2_N17005619 U2_N17010895 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U2_U36         U2_GATE2 U2_V5V d_dj 
E_U2_ABM72         U2_N17009225 0 VALUE { ABS(V(ISNS1))    }
X_U2_U49         U2_HS1_ON U2_LSFET1_ON U2_N16987076 NOR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U2_S4    U2_RHIZ_OUTX GND U2_GATE3 GND MOS_U2_S4 
E_U2_E12         U2_N16911201 0 U2_GATE2 GND 1
G_U2_UTP2_ABM2I1         0 U2_UTP2_N15518617 VALUE { IF(V(U2_N16865502) > 0.5,
+  V(U2_UTP2_TPD),0)    }
X_U2_UTP2_U2         U2_N16865502 U2_UTP2_N15518711 U2_LS1_OFF AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U2_UTP2_C1         U2_UTP2_N15518617 0  1n IC=0 
X_U2_UTP2_U7         U2_UTP2_N15518617 U2_UTP2_N15518559 d_dj 
V_U2_UTP2_V2         U2_UTP2_N15518559 0 1.5
E_U2_UTP2_E4         U2_UTP2_TPD 0 TABLE { V(SR_LVL, 0) } 
+ ( (1,1.7m)(2,0.9m)(3,1.4m)(4,1.6m)(5,2m) )
V_U2_UTP2_V1         U2_UTP2_N15518759 0 1
X_U2_UTP2_U8         U2_N16865502 U2_UTP2_N15524768 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=5n
X_U2_UTP2_U3         U2_UTP2_N15518617 U2_UTP2_N15518759 U2_UTP2_N15518711
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_UTP2_S1    U2_UTP2_N15524768 0 U2_UTP2_N15518617 0 PROP_LS1_OFF_U2_UTP2_S1
+  
E_U2_ABM68         U2_N16939127 0 VALUE { IF( V(U2_BT1_3P4US) > 0.5,V(ISNS1),
+  0)    }
E_U2_ABM55         VISENSE 0 VALUE { V(ISNS1)+V(ISNS2)    }
G_U2_ABMII10         U2_GATE4 GND VALUE { IF(V(U2_LS2_OFF)>0.5,
+  V(U2_SRLSOFF),0)    }
X_U2_U20         PRE_HS1_ON U2_N16865286 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U2_ABMII7         U2_V5V U2_GATE2 VALUE { IF(V(U2_LS1_ON)>0.5, IF(V(U2_GATE2)
+  <1.62, 10m, V(U2_SRLSON)), 0)    }
R_U2_R4         U2_N16955067 U2_LSFET1_ON  10  
E_U2_ABM73         U2_N17017601 0 VALUE { ABS(V(ISNS2))    }
X_U2_S3    U2_RHIZ_OUTX GND U2_GATE1 GND MOS_U2_S3 
V_U2_V8         U2_N17017370 0 0.5
E_U2_ABM67         U2_N16907330 0 VALUE { {IF( V(VMUV_OK) > 0.5 |  
+ +V(ACTIVE_OK) > 0.5,  
+ +V(VM)+5, 0)}  }
X_U2_U501         U2_HS2_ON U2_LSFET2_ON U2_N17016511 NOR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U512         U2_RST_FLT1 U2_RST_FLT2 OLA_FLT12 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U2_U45         U2_N16912369 U2_VGATE_VTH U2_N16955586 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
E_U2_E4         U2_SRHSOFF 0 TABLE { V(SR_LVL, 0) } 
+ ( (0,1.7m)(1,1.7m)(2,1.7m)(3,480u)(4,730u)(5,1.05m)(6,1.3m)(7,1.9m) )
V_U2_V7         U2_N170118641 0 3
R_U2_R3         U2_N16910814 U2_HSFET1_ON  10  
E_U2_E14         U2_N16912418 0 U2_GATE4 GND 1
X_U2_U39         U2_N16876332 U2_GATE3 d_dj 
X_U2_U511         U2_N17017608 U2_N17017601 U2_CNT_EN2 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
G_U2_ABM2I1         U2_V5V IPROPI VALUE { IF(V(IPROPI_PU) > 0.5, 10m,
+  (V(U2_N16939127)+V(U2_N16939147))/6150)    }
X_U2_S2    U2_RHIZ_OUTX GND OUT2 GND MOS_U2_S2 
R_R14         GND SDI  150k  
R_R2         GND PH_IN2  200k  
R_R16         GND CLR_FLT  150k  
E_ABM1         N570439 0 VALUE { ( V(TJ_HSFET1)  
+ +V(TJ_LSFET1) ) / 2.0   }
E_E6         MODE 0 TABLE { V(N585523, 0) } 
+ ( (0,0)(1,1)(2,3)(3,3) )
R_R17         GND PWM_EXTEND  150k  
E_E2         ITRIP_LVL 0 TABLE { V(N575957, 0) } 
+ ( (0,0)(1,1.18)(2,1.41)(3,1.65)(4,1.98)(5,2.31)(6,2.64)(7,2.97) )
X_U20         GND SCLK d_dj 
E_E3         DIAG_LVL 0 TABLE { V(N575989, 0) } 
+ ( (0,1)(1,2)(2,3)(3,4) )
E_ABM2         N570446 0 VALUE { ( V(TJ_HSFET2)  
+ +V(TJ_LSFET2) ) / 2.0   }
G_ABM2I1         VM GND VALUE { IF(V(SLEEP_OK) > 0.5,  V(N563754), 0)    }
X_U1_U76         U1_N529630 U1_N529686 U1_N529702 U1_N529696 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U24         U1_EN_IN1_INT U1_N528502 U1_N528572 EN_IN1_H COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U1_ABM5         U1_N778334 0 VALUE { IF( V(PWM_EXTEND) <
+  0.5,V(U1_N778326),V(U1_N778338) )    }
X_U1_U166         U1_N778334 U1_PWM U1_N527514 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U1_ABM3         U1_N529968 0 VALUE { IF( V(PWM_EXTEND) <
+  0.5,V(U1_N773668),V(U1_N774016) )    }
X_U1_U126         U1_N579285 U1_N739884 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=12u
X_U1_U132         EN_IN1_L PH_IN2_H U1_N525896 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U139         U1_N525992 U1_N526008 U1_N530150 U1_N526538 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U1_V12         U1_N528572 0 100m
X_U1_U182         U1_PWM U1_N748279 U1_N748195 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U123         U1_VM_INT U1_N543019 U1_N543051 NPOR COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U486         HALF_BRDG PH_IN2_H U1_N528070 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U1_ABM4         U1_N776720 0 VALUE { IF( V(PWM_EXTEND) <
+  0.5,V(U1_N775354),V(U1_N775815) )    }
X_U1_U30         PH_IN2_H PH_IN2_L INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_UPD1_U2         U1_N526354 U1_UPD1_N15514359 PRE_HS1 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U1_UPD1_V2         U1_UPD1_N15516668 0 1.2
X_U1_UPD1_S1    U1_UPD1_N15524731 0 U1_UPD1_N15514251 0 PROP_HS1_ON_U1_UPD1_S1 
E_U1_UPD1_E4         U1_UPD1_TPD 0 TABLE { V(SR_LVL, 0) } 
+ ( (1,1.1m)(2,0.23m)(3,0.83m)(4,1.1m) )
X_U1_UPD1_U3         U1_UPD1_N15514251 U1_UPD1_N15514347 U1_UPD1_N15514359
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_UPD1_U7         U1_UPD1_N15514251 U1_UPD1_N15516668 d_dj 
G_U1_UPD1_ABM2I1         0 U1_UPD1_N15514251 VALUE { IF(V(U1_N526354) > 0.5,
+  V(U1_UPD1_TPD),0)    }
X_U1_UPD1_U8         U1_N526354 U1_UPD1_N15524731 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=5n
C_U1_UPD1_C1         U1_UPD1_N15514251 0  1n IC=0 
V_U1_UPD1_V1         U1_UPD1_N15514347 0 1
X_U1_U141         EN_IN1_H PH_IN2_H U1_N773317 NOR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U1         U1_VM_INT U1_N542791 U1_N542831 U1_N542735 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U1_V7         U1_N528914 0 300m
V_U1_V2         U1_N542831 0 200m
V_U1_V14         U1_N528002 0 100m
X_U1_U134         PH_IN2_H EN_IN1_L U1_N529876 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U21         U1_PMOD_L U1_PMOD_LB INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U165         ACTIVE_OK U1_N527530 U1_N532777 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U172         U1_N527858 U1_N528060 U1_N527912 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_UPD4_U7         U1_UPD4_N15520999 U1_UPD4_N15520911 d_dj 
X_U1_UPD4_U8         U1_N532777 U1_UPD4_N15524713 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=5n
V_U1_UPD4_V2         U1_UPD4_N15520911 0 1.5
E_U1_UPD4_E4         U1_UPD4_TPD 0 TABLE { V(SR_LVL, 0) } 
+ ( (1,5m)(2,4.54m)(3,5m)(6,5m) )
V_U1_UPD4_V1         U1_UPD4_N15521141 0 1
X_U1_UPD4_U3         U1_UPD4_N15520999 U1_UPD4_N15521141 U1_UPD4_N15521093
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_UPD4_S1    U1_UPD4_N15524713 0 U1_UPD4_N15520999 0 PROP_LS1_ON_U1_UPD4_S1 
X_U1_UPD4_U2         U1_N532777 U1_UPD4_N15521093 PRE_LS2 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U1_UPD4_ABM2I1         0 U1_UPD4_N15520999 VALUE { IF(V(U1_N532777) > 0.5,
+  V(U1_UPD4_TPD),0)    }
C_U1_UPD4_C1         U1_UPD4_N15520999 0  1n IC=0 
X_U1_U7         U1_N542735 U1_N542751 d_dj 
X_U1_U18         U1_PMOD_INT U1_N529150 U1_N529184 U1_N529110 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U1_E8         U1_DRVOFF_INT 0 DRVOFF GND 1
V_U1_V_VMHYS         U1_N578897 0 0.6
X_U1_U57         U1_PMOD_H TREADY_OK U1_MODE_RESET 0 HALF_BRDG N585131 DFFR_RHP
+  PARAMS: VDD=1 VSS=0 VTH=0.5
X_U1_U482         EN_IN1_L PH_IN2_H U1_N779122 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U162         U1_N527438 U1_N527514 U1_N527536 U1_N527530 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U376         U1_TSLEEP NSLEEP_H SLEEP_OK N551481 SRLATCH_RHP PARAMS: 
+  VDD=1 VSS=0 VTHRESH=0.5
X_U1_U148         HALF_BRDG EN_IN1_H U1_N530150 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U145         PH_IN2_H EN_IN1_L U1_N775354 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U481         EN_IN1_H PH_IN2_L U1_N774016 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U129         TREADY_OK U1_DRVOFF_L ACTIVE_OK AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U478         U1_N739884 U1_N579285 U1_N768261 VMOV_OK AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U1_E6         U1_N526384 0 NSLEEP GND 1
R_U1_R1         U1_N542751 U1_N542757  450k  
X_U1_U181         PH_IN2_H EN_IN1_H U1_N527720 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U183         EN_IN1_H PH_IN2_H U1_N748279 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U1_E4         U1_EN_IN1_INT 0 EN_IN1 GND 1
X_U1_U336         U1_VM_INT U1_VMOV_TH U1_N578897 U1_N579285 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U1_E5         U1_PH_IN2_INT 0 PH_IN2 GND 1
X_U1_UPD2_U7         U1_UPD2_N15520999 U1_UPD2_N15520911 d_dj 
X_U1_UPD2_U8         U1_N531042 U1_UPD2_N15524713 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=5n
V_U1_UPD2_V2         U1_UPD2_N15520911 0 1.5
E_U1_UPD2_E4         U1_UPD2_TPD 0 TABLE { V(SR_LVL, 0) } 
+ ( (1,5m)(2,4.54m)(3,5m)(6,5m) )
V_U1_UPD2_V1         U1_UPD2_N15521141 0 1
X_U1_UPD2_U3         U1_UPD2_N15520999 U1_UPD2_N15521141 U1_UPD2_N15521093
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_UPD2_S1    U1_UPD2_N15524713 0 U1_UPD2_N15520999 0 PROP_LS1_ON_U1_UPD2_S1 
X_U1_UPD2_U2         U1_N531042 U1_UPD2_N15521093 PRE_LS1 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U1_UPD2_ABM2I1         0 U1_UPD2_N15520999 VALUE { IF(V(U1_N531042) > 0.5,
+  V(U1_UPD2_TPD),0)    }
C_U1_UPD2_C1         U1_UPD2_N15520999 0  1n IC=0 
X_U1_U108         U1_N542757 VMUV_OK BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_U1_V8         U1_N528962 0 100m
X_U1_U156         EN_IN1_L PH_IN2_L U1_N526732 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U1_ABM1         U1_N767383 0 VALUE { {VMOV_SEL}    }
E_U1_E3         U1_PMOD_INT 0 MODE GND 1
V_U1_V1         U1_N542791 0 4.4
X_U1_U146         U1_N773317 U1_N773331 U1_N773668 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U161         U1_N527720 U1_PH_EN U1_N527438 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U1_V29         U1_N778338 0 0Vdc
X_U1_UPD3_U2         U1_N532752 U1_UPD3_N15514359 PRE_HS2 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U1_UPD3_V2         U1_UPD3_N15516668 0 1.2
X_U1_UPD3_S1    U1_UPD3_N15524731 0 U1_UPD3_N15514251 0 PROP_HS1_ON_U1_UPD3_S1 
E_U1_UPD3_E4         U1_UPD3_TPD 0 TABLE { V(SR_LVL, 0) } 
+ ( (1,1.1m)(2,0.23m)(3,0.83m)(4,1.1m) )
X_U1_UPD3_U3         U1_UPD3_N15514251 U1_UPD3_N15514347 U1_UPD3_N15514359
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_UPD3_U7         U1_UPD3_N15514251 U1_UPD3_N15516668 d_dj 
G_U1_UPD3_ABM2I1         0 U1_UPD3_N15514251 VALUE { IF(V(U1_N532752) > 0.5,
+  V(U1_UPD3_TPD),0)    }
X_U1_UPD3_U8         U1_N532752 U1_UPD3_N15524731 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=5n
C_U1_UPD3_C1         U1_UPD3_N15514251 0  1n IC=0 
V_U1_UPD3_V1         U1_UPD3_N15514347 0 1
X_U1_U185         NPOR U1_NPOR_L INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U137         U1_PWM U1_N529968 U1_N526008 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U1_ABM2         U1_N768261 0 VALUE { IF({VMOV_SEL} > 2.5, 0,1)    }
V_U1_V16         U1_N526622 0 200m
X_U1_U157         U1_N526800 U1_N526806 U1_N528070 U1_N527110 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U485         HALF_BRDG PH_IN2_L U1_N527536 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U333         U1_N748135 U1_N748195 STANDBY_OK OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U109         U1_N529110 U1_PMOD_LB U1_PMOD_HIZ AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U1_V13         U1_N527870 0 1.5
X_U1_U102         U1_DRVOFF_INT U1_N527284 U1_N527370 DRVOFF_H
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U105         DRVOFF_H U1_DRVOFF_L INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U1_V11         U1_N528502 0 1.5
V_U1_V10         U1_N529150 0 2
X_U1_U27         EN_IN1_H EN_IN1_L INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U164         PH_IN2_L EN_IN1_H U1_N778326 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U34         NSLEEP_H NSLEEP_L INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U1_V26         U1_N543019 0 3.9
X_U1_U52         NSLEEP_L U1_TSLEEP BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=20u
X_U1_U56         U1_PMOD_L TREADY_OK U1_MODE_RESET 0 U1_PH_EN N526946 DFFR_RHP
+  PARAMS: VDD=1 VSS=0 VTH=0.5
C_U1_C2         U1_N542757 0  1n   
X_U1_U80         U1_N529844 U1_PH_EN U1_N529630 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U171         EN_IN1_H PH_IN2_H U1_N527858 NOR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U9         U1_PMOD_INT U1_N528914 U1_N528962 U1_N528872 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U81         U1_PWM U1_N776720 U1_N529686 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U1_E1         U1_VM_INT 0 VM GND 1
X_U1_U17         U1_N528872 U1_N528924 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U31         U1_PH_IN2_INT U1_N527870 U1_N528002 PH_IN2_H COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U331         U1_N542905 U1_N542735 d_dj 
X_U1_U135         U1_PH_EN U1_N525896 U1_N525992 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U160         ACTIVE_OK U1_N527110 U1_N532752 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U35         U1_N526384 U1_N526552 U1_N526622 NSLEEP_H COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U170         U1_PWM U1_N778959 U1_N526806 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U1_E9         U1_VMOV_TH 0 TABLE { V(U1_N767383, 0) } 
+ ( (0,35) (1,28)(2,18) )
X_U1_U184         SLEEP_OK U1_NPOR_L U1_MODE_RESET OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U58         U1_PMOD_HIZ TREADY_OK U1_MODE_RESET 0 U1_PWM N525860 DFFR_RHP
+  PARAMS: VDD=1 VSS=0 VTH=0.5
V_U1_V9         U1_N529184 0 200m
V_U1_V25         U1_N527370 0 100m
X_U1_U140         ACTIVE_OK U1_N526538 U1_N526354 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U15         U1_N528886 U1_N528924 U1_PMOD_L AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U133         PH_IN2_H U1_N529876 U1_N529844 NOR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U1_V15         U1_N526552 0 1.55
E_U1_ABM6         U1_N778959 0 VALUE { IF( V(PWM_EXTEND) <
+  0.5,V(U1_N527912),V(U1_N779122) )    }
X_U1_U83         ACTIVE_OK U1_N529696 U1_N531042 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U23         U1_PMOD_HIZ U1_PMOD_L U1_PMOD_H NOR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U173         EN_IN1_L PH_IN2_H U1_N528060 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U82         HALF_BRDG EN_IN1_L U1_N529702 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U147         EN_IN1_H PH_IN2_L U1_N773331 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U1_R2         U1_N542905 U1_N542757  18.5k  
V_U1_V28         U1_N775815 0 0Vdc
X_U1_U16         U1_N528872 U1_N528886 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
V_U1_V27         U1_N543051 0 300m
X_U1_U155         U1_PH_EN U1_N526732 U1_N526800 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U332         NSLEEP_H DRVOFF_H U1_N748135 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U1_V24         U1_N527284 0 1.5
E_ABM3         TJ_AVG 0 VALUE { ( V(N570439)  
+ +V(N570446) ) / 2.0   }
E_ABM4         VDD 0 VALUE { LIMIT(V(VM), 0, 5)    }
R_R13         GND SCLK  150k  
E_ABM6         N575957 0 VALUE { {S_ITRIP}    }
G_ABM2I2         VM GND VALUE { IF(V(STANDBY_OK) > 0.5,  V(N563988), 0)    }
X_U15         GND NSLEEP d_dj 
X_U19         N584860 VDD d_dj 
R_R11         DRVOFF N80918  200k  
R_R18         VM GND  10G  
R_R3         GND NSLEEP  100k  
X_U22         GND SDO d_dj 
X_U16         GND PH_IN2 d_dj 
E_ABM5         SR_LVL 0 VALUE { {S_SR}    }
R_R1         GND EN_IN1  200k  
E_E5         N563988 0 TABLE { V(VM, 0) } 
+ ( (4.5,1m)(13.5, 3m)(30,5m) )
X_U21         GND SDI d_dj 
X_U3_U562         CLR_FLT U3_VMUV_OK_N U3_N568394 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U529         U3_S_DIAG2B10 HALF_BRDG U3_N843675 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U3_V3         U3_N987605 0 1V
X_U3_U388         U3_N989260 U3_N569176 d_dj 
X_U3_U76         U3_CUR_LIM U3_OCP_RTRY U3_N986522 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U540         CLR_FLT U3_N911310 U3_N708354 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U416         U3_S_DIAG2B11 EN_IN1_L U3_COMB2 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U30         U3_N568406 U3_OCP_LATCH U3_N568458 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U526         U3_N843675 U3_N843693 U3_N843561 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U429         U3_S_DIAG2B01 U3_N633948 U3_N633000 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U393         U3_N617750 U3_N617742 U3_CMP_REF U3_N617656 MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U455         U3_FULL_CMB1 U3_FULL_CMB2 U3_N638244 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U377         U3_N604044 U3_TOFF_2 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U3_U26         U3_V1V U3_ITRIP U3_TOFF_DEL U3_V0V U3_N846518 U3_N848317
+  DFFR_RHP PARAMS: VDD=1 VSS=0 VTH=0.5
X_U3_U407         U3_S_DIAG2B01 EN_IN1_L U3_COMB1 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U3_ABM21         U3_TSD_RTRY 0 VALUE { IF({TSD_RETRY} > 0.5, 1, 0)    }
X_U3_U423         EN_IN1_L PH_IN2_H U3_N625067 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U387         U3_N569176 U3_N989254 d_dj 
E_U3_ABM19         U3_ITRIP_DISA 0 VALUE { IF(V(ITRIP_LVL) <0.5, 0, 1)    }
X_U3_U405         U3_FULL_CMB3 U3_N1002660 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_U3_ABM23         U3_VMOV_RTRY 0 VALUE { IF({VMOV_RETRY} > 0.5, 1, 0)    }
X_U3_U435         EN_IN1_L EN_IN1_H PH_IN2_H U3_N633948 AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_S6    U3_N858183 0 U3_N710143 0 FAULTS_U3_S6 
X_U3_U549         U3_N957052 U3_N957140 U3_OLA_FAULT OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U535         U3_VMOV_RTRY U3_VMOV_LATCH INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U35         U3_LIM_CUR1 PRE_LS1 U3_N734852 U3_N736079 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U498         U3_N736353 U3_N736179 U3_N736321 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U49         U3_ILIM12 U3_ILIM1 U3_N568588 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U480         U3_VM_MONITOR U3_OTP U3_N735667 PRE_HS2_ON AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U3_R3J         OUT1 U3_N777767  1k  
X_U3_S1    U3_N642030 0 NFAULT 0 FAULTS_U3_S1 
X_U3_U366         HALF_BRDG U3_N583745 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U15         U3_N568560 U3_FULL_BRDG U3_ILIM12 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U468         VMUV_OK NPOR U3_VM_MONITOR AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U67         U3_ILIM22 U3_TRETRY U3_N571282 N571288 SRLATCH_RHP PARAMS: 
+  VDD=1 VSS=0 VTHRESH=0.5
X_U3_U338         U3_N569944 U3_V1V d_dj 
X_U3_U336         U3_N569944 U3_TOFF_1 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U3_U371         U3_S_DIAG2B11 HALF_BRDG U3_N583899 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U358         U3_N582800 U3_N583010 U3_N583208 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_S_ROLP_PU2    U3_ROLP_PU2 0 VDD OUT2 FAULTS_U3_S_ROLP_PU2 
X_U3_U9         U3_V1V U3_ITRIP U3_N851964 U3_V0V U3_CUR_TRIP U3_CUR_TRIP_L
+  DFFR_RHP PARAMS: VDD=1 VSS=0 VTH=0.5
X_U3_U68         U3_CUR_LIM2B U3_N571470 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U470         U3_N695874 U3_N614618 U3_N961300 U3_N661177 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U135         NSLEEP_H U3_N840907 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10u
X_U3_U378         U3_N604044 U3_V1V d_dj 
X_U3_U379         U3_V1V U3_EXTD_TOFF U3_TOFF_2DEL U3_V0V U3_N850474 U3_N850581
+  DFFR_RHP PARAMS: VDD=1 VSS=0 VTH=0.5
X_U3_U126         U3_N708354 U3_N708322 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=5u
X_U3_U1J         U3_N778299 U3_N617656 U3_N775712 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
C_U3_C3         0 U3_N569426  1n IC=0  
X_U3_U16         U3_N569406 HALF_BRDG U3_ILIM1 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U53         U3_V1V U3_ILIM22 U3_N571514 U3_V0V U3_N571538 N571526 DFFR_RHP
+  PARAMS: VDD=1 VSS=0 VTH=0.5
X_U3_U56         U3_N571510 U3_N571570 U3_LIM_CUR2 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U426         U3_FULL_OUTX_SEL U3_HALF_OUTX_SEL HALF_BRDG U3_OUTX_SEL
+  MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U375         U3_ITRIP U3_N1019919 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY={(10*{TOFF} + 19)*1u}
X_U3_U62         U3_TRETRY U3_TRETRY_DEL BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=0.5u
X_U3_U514         U3_TSD_LATCH U3_N810780 U3_N810682 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U400         U3_FULL_OUTX_SEL U3_FULL_CMP_REF BUF_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U3_U489         U3_N712542 U3_TCOM_DEL U3_N858179 U3_N858183 SRLATCH_RHP
+  PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U3_U537         U3_V1V VMOV_OK U3_N853934 U3_V0V U3_N853860 N853930 DFFR_RHP
+  PARAMS: VDD=1 VSS=0 VTH=0.5
X_U3_S_ROLP_PU1    U3_ROLP_PU1 0 VDD OUT1 FAULTS_U3_S_ROLP_PU1 
R_U3_R8         U3_N989254 U3_N989260  120k  
X_U3_U563         CLR_FLT U3_VMUV_OK_N U3_N571514 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U564         CLR_FLT U3_VMUV_OK_N U3_N810810 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_S5    U3_N850581 0 U3_N604044 0 FAULTS_U3_S5 
C_U3_C8         0 U3_N569944  10n IC=0  
X_U3_U478         U3_VM_MONITOR U3_OTP U3_N733973 PRE_HS1_ON AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U567         CLR_FLT U3_VMUV_OK_N U3_N993799 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U50         U3_N571282 U3_OCP_RTRY U3_N571510 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U384         U3_N568588 U3_ILIM11 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY={1u*(-0.2167*{TOCP_SEL}**3 + 1.4*{TOCP_SEL}**2 - 4.1833*
+ {TOCP_SEL} + 6)}
E_U3_ABM2         U3_N569406 0 VALUE { IF(ABS(V(ISNS1)) > V(U3_OCP_TH), 1, 0)  
+   }
X_U3_U331         U3_N540753 U3_N540685 d_dj 
X_U3_U546         U3_N715061 U3_N938951 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=5n
E_U3_ABM25         U3_OCP_RTRY 0 VALUE { IF({OCP_RETRY} > 0.5, 1, 0)    }
X_U3_U34         U3_N986534 U3_N986522 U3_N986548 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U364         U3_N582818 U3_N582946 U3_N583010 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U3_ABM1         U3_N568560 0 VALUE { IF(V(VISENSE) > V(U3_OCP_TH), 1, 0)    }
X_U3_U433         U3_S_DIAG2B11 U3_N633736 U3_N633258 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U3_C10         U3_N989260 0  1n IC=0  
X_U3_U550         U3_OLA_RTRY U3_OLA_LATCH INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U501         U3_TCLEAR_OCP U3_N993799 U3_N754793 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U453         U3_N638244 U3_COMB4 HALF_BRDG U3_ROLP_PD2 MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U44         U3_ILIM1 U3_ILIM2 U3_N568912 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U502         U3_N766172 U3_IPROPI_PUB U3_LIM1_CUR_BUFB U3_LIM2_CUR_BUFB
+  U3_N766458 AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U548         OLA_FLT12 U3_OLA_RTRY U3_N957052 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U71         U3_LIM_CUR1 U3_CUR_LIM1B INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=1u
X_U3_U392         U3_N777767 U3_N777807 U3_OUTX_SEL U3_N778299 MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U3_ABM5         U3_S_DIAG2B00 0 VALUE { IF(0.5 < V(DIAG_LVL) & V(DIAG_LVL)  <
+  1.2, 1, 0)    }
R_U3_R4J         OUT2 U3_N777807  1k  
X_U3_U544         U3_VMOVP U3_N912227 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U3_ABMII5         0 U3_N540753 VALUE { IF(V(U3_N715061) > 0.5, 0.5m, 0)    }
X_U3_U469         U3_VMOVP U3_N677595 U3_N957665 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U383         U3_N608162 U3_CUR_LIM BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY={1u*(-0.2167*{TOCP_SEL}**3 + 1.4*{TOCP_SEL}**2 - 4.1833*
+ {TOCP_SEL} + 6)}
X_U3_U372         STANDBY_OK U3_N584251 U3_OLP_EN AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U3_ABM20         U3_N844159 0 VALUE { {EN_OLA}    }
X_U3_U530         U3_S_DIAG2B11 HALF_BRDG U3_N843693 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U367         U3_N583835 U3_N584045 U3_N584251 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U427         U3_COMB1 U3_COMB2 U3_COMB3 U3_COMB4 U3_HALF_OUTX_SEL
+  OR4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U488         U3_TCOM_RST U3_TCOM_DEL BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=4u
X_U3_U401         EN_IN1_H PH_IN2_L U3_FULL_CMB1 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U421         U3_S_DIAG2B11 U3_N625067 U3_COMB4 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U490         U3_TWAKEUP NPOR U3_N711936 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U3_ABM18         U3_N812198 0 VALUE { IF( V(U3_TSD_LATCH) > 0.5, 0,
+  V(TCLEAR_TSD))    }
X_U3_U436         U3_FULL_CMP_REF U3_HALF_CMP_REF HALF_BRDG U3_CMP_REF
+  MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U508         TSD_TRIG U3_TSD_RTRY U3_N810518 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U555         U3_N656495 U3_N957665 U3_OLA_FAULT U3_N657179 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U404         U3_FULL_CMB3 U3_N1002295 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U3_U487         U3_N710143 U3_V1V d_dj 
X_U3_S_ROLP_PD2    U3_ROLP_PD2 0 OUT2 GND FAULTS_U3_S_ROLP_PD2 
X_U3_U1         IPROPI ITRIP_LVL U3_N766172 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U3_U361         U3_S_DIAG2B10 HALF_BRDG U3_N582946 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U566         CLR_FLT U3_VMUV_OK_N U3_N853934 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U516         U3_N810660 U3_OTP INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U3_ABM3         U3_N569696 0 VALUE { IF(ABS(V(ISNS2)) > V(U3_OCP_TH), 1, 0)  
+   }
X_U3_U66         U3_ILIM11 U3_TRETRY U3_N568298 N568304 SRLATCH_RHP PARAMS: 
+  VDD=1 VSS=0 VTHRESH=0.5
X_U3_U73         U3_CUR_LIM1B U3_N568732 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U51         U3_ILIM12 U3_ILIM2 U3_N571292 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U380         U3_N1019803 U3_N1019919 U3_N1019901 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U552         U3_V1V OLA_FLT12 U3_N957282 U3_V0V U3_N957208 N957278
+  DFFR_RHP PARAMS: VDD=1 VSS=0 VTH=0.5
X_U3_S3    U3_N569176 0 U3_N569426 0 FAULTS_U3_S3 
X_U3_U443         U3_N1002660 U3_N1002746 HALF_BRDG U3_ROLP_PD1 MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U463         U3_N540753 TREADY_OK BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U3_U21         U3_CUR_LIM1B PRE_HS1 U3_N645390 U3_N734169 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U391         U3_TCLEAR_OCP U3_N812198 U3_N614618 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U439         U3_N874847 U3_N875041 HALF_BRDG U3_ROLP_PU1 MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U462         VMUV_OK U3_VMUV_OK_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U136         U3_N840907 SLEEP_OK U3_TWAKEUP N840931 SRLATCH_RHP PARAMS: 
+  VDD=1 VSS=0 VTHRESH=0.5
X_U3_S2    U3_N938951 0 U3_N540753 0 FAULTS_U3_S2 
X_U3_S_ROLP_PD1    U3_ROLP_PD1 0 OUT1 GND FAULTS_U3_S_ROLP_PD1 
X_U3_U510         U3_N810518 U3_N810682 U3_N810660 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U492         U3_TWAKEUP NPOR U3_N715061 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U431         U3_N633000 U3_N633258 U3_HALF_CMP_REF OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U3_ABM6         U3_S_DIAG2B10 0 VALUE { IF(2.5 < V(DIAG_LVL) & V(DIAG_LVL) <
+  3.2, 1, 0)    }
X_U3_U7         0 NFAULT d_dj 
G_U3_ABMII1         U3_V1V U3_N569944 VALUE { IF(V(U3_N846518)>0.5, 
+ {0.5*10n/V(U3_TOFF_SEL)},0)    }
E_U3_ABM24         U3_N855966 0 VALUE { {OCP_SEL}    }
X_U3_U344         U3_TOFF_2 U3_TOFF_2DEL BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=2u
E_U3_ABM26         U3_OLA_RTRY 0 VALUE { IF({OLA_RETRY} > 0.5, 1, 0)    }
X_U3_U22         U3_N645390 PRE_HS2 U3_CUR_LIM2B U3_N735734 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U402         U3_FULL_CMB1 U3_FULL_CMB2 U3_N874847 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U399         U3_FULL_CMB3 U3_FULL_CMB2 U3_FULL_OUTX_SEL OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U75         U3_N571470 U3_LIM_CUR2 U3_LIM2_CUR_BUFB NOR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U38         U3_TOFF_1 U3_TOFF_DEL BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=2u
X_U3_U386         U3_N989260 U3_N989871 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U3_U356         U3_S_DIAG2B00 U3_N582710 U3_N582800 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U533         U3_N853680 U3_N853794 U3_VMOVP OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U557         U3_OLA_FAULT U3_N959416 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U3_C1         U3_N540753 0  1u IC=0  
V_U3_V23         U3_N540685 0 1
X_U3_U504         U3_N775712 U3_OLP_CMP BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10u
X_U3_U46         HALF_BRDG U3_FULL_BRDG INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U528         ACTIVE_OK U3_N843561 U3_N844159 OLA_EN AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U541         NSLEEP_H U3_N911310 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U74         U3_N568732 U3_LIM_CUR1 U3_LIM1_CUR_BUFB NOR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U497         U3_N736079 U3_N736179 U3_N736070 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U559         U3_N912233 U3_N959470 U3_N961300 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U539         U3_OCP_RTRY U3_OCP_LATCH INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U3_ABM15         U3_N734852 0 VALUE { IF( V(HALF_BRDG) > 0.5, V(U3_CUR_TRIP),
+  0)    }
X_U3_U545         U3_N912227 U3_N912233 one_shot PARAMS:  T=2u
X_U3_U390         U3_TCOM_RST U3_CUR_LIM TSD_TRIG U3_N656495 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U3_E1         U3_TOFF_SEL 0 TABLE { V(U3_N845966, 0) } 
+ ( (0,20u) (1,30u)(2,40u) (3,50u) )
X_U3_U476         U3_VMUV_OK_N U3_N677595 one_shot PARAMS:  T=2u
X_U3_U359         U3_S_DIAG2B00 HALF_BRDG U3_N582818 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U363         STANDBY_OK U3_N583208 U3_OLP_DISA AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U519         U3_N583981 U3_N583899 U3_N584045 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U491         U3_N711936 U3_N712542 one_shot PARAMS:  T=2u
E_U3_ABM16         U3_N735158 0 VALUE { IF( V(HALF_BRDG) < 0.5, V(U3_CUR_TRIP),
+  0)    }
X_U3_U389         U3_N986548 U3_TRETRY_DEL U3_N986029 U3_N569176 SRLATCH_RHP
+  PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U3_U419         U3_S_DIAG2B01 U3_N625067 U3_COMB3 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U434         EN_IN1_L EN_IN1_H PH_IN2_H U3_N633736 OR3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U484         U3_N708322 U3_N708354 U3_TRESET AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
G_U3_ABMII2         0 U3_N569426 VALUE { IF(V(U3_N986029)>0.5, 100n, 0)    }
G_U3_ABMII4         U3_V1V U3_N710143 VALUE { IF(V(U3_N858179) > 0.5, 2u, 0)   
+  }
X_U3_U531         U3_TSD_RTRY U3_TSD_LATCH INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U3_ABM7         U3_S_DIAG2B01 0 VALUE { IF(1.5 < V(DIAG_LVL) & V(DIAG_LVL) <
+  2.2, 1, 0)    }
G_U3_ABMII3         U3_V1V U3_N604044 VALUE { IF(V(U3_N850474)>0.5, 
+ {0.5*10n/V(U3_TOFF_SEL)},0)    }
X_U3_U518         U3_S_DIAG2B00 U3_N584053 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U536         U3_VMOV_LATCH U3_N853860 U3_N853794 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U568         U3_S_DIAG2B11 EN_IN1_H U3_N1002746 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U370         U3_S_DIAG2B01 HALF_BRDG U3_N583981 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U3_V2         U3_V0V 0 0Vdc
X_U3_U496         U3_N735158 U3_N735734 U3_N735667 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U33         U3_N568368 U3_N568458 U3_LIM_CUR1 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U3_V1         U3_V1V 0 1Vdc
X_U3_U60         U3_N569426 U3_TRETRY BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
C_U3_C11         U3_N710143 0  1n IC=0  
E_U3_ABM17         U3_N736179 0 VALUE { IF( V(HALF_BRDG) < 0.5,
+  V(U3_CUR_TRIP_L), 1)    }
V_U3_VOLP_REFH         U3_N617750 0 2.65
X_U3_U36         U3_N734852 U3_LIM_CUR2 PRE_LS2 U3_N736353 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U560         U3_TRESET U3_N961592 U3_N695874 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U474         NPOR U3_N961592 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U3_E2         U3_OCP_TH 0 TABLE { V(U3_N855966, 0) } 
+ ( (0,32) (1,16)(2,24) (3,16) )
X_U3_U69         U3_N986522 U3_N986534 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=1u
X_U3_U381         HALF_BRDG U3_N1019803 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U395         EN_IN1_H PH_IN2_H U3_FULL_CMB3 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U45         U3_ILIM12 U3_N568912 U3_N608162 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U547         U3_N569426 U3_N987605 d_dj 
X_U3_U482         U3_VM_MONITOR U3_OTP U3_N736321 PRE_LS2_ON AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U517         U3_ITRIP_DISA U3_N842153 U3_ITRIP AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U499         U3_CUR_LIM U3_N754793 IPROPI_PU U3_IPROPI_PUB SRLATCH_RHP
+  PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U3_U376         U3_N1019901 U3_TOFF_2DEL U3_EXTD_TOFF N852114 SRLATCH_RHP
+  PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
E_U3_ABM22         U3_N845966 0 VALUE { {TOFF}    }
X_U3_U569         U3_S_DIAG2B01 EN_IN1_H U3_N875041 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_S4    U3_N848317 0 U3_N569944 0 FAULTS_U3_S4 
X_U3_U558         U3_N959416 U3_N959470 one_shot PARAMS:  T=2u
C_U3_C9         0 U3_N604044  10n IC=0  
E_U3_ABM8         U3_S_DIAG2B11 0 VALUE { IF(3.5 < V(DIAG_LVL) & V(DIAG_LVL) <
+  4.2, 1, 0)    }
E_U3_ABM14         U3_N645390 0 VALUE { IF( V(HALF_BRDG) > 0.5,
+  V(U3_CUR_TRIP_L), 1)    }
X_U3_U481         U3_VM_MONITOR U3_OTP U3_N736070 PRE_LS1_ON AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U365         U3_N584053 U3_N583745 U3_N583835 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U72         U3_LIM_CUR2 U3_CUR_LIM2B INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=1u
X_U3_U385         U3_N571292 U3_ILIM22 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY={1u*(-0.2167*{TOCP_SEL}**3 + 1.4*{TOCP_SEL}**2 - 4.1833*
+ {TOCP_SEL} + 6)}
C_U3_C4J         U3_N777807 0  1n   
X_U3_U561         U3_N989871 U3_TCLEAR_OCP one_shot PARAMS:  T=2u
C_U3_C3J         U3_N777767 0  1n   
X_U3_U532         VMOV_OK U3_VMOV_RTRY U3_N853680 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U3_ABM13         U3_N851964 0 VALUE { IF(V(U3_EXTD_TOFF)  > 0.5,
+  V(U3_TOFF_2),  
+ + V(U3_TOFF_1))   }
X_U3_U47         U3_N569696 HALF_BRDG U3_ILIM2 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U357         HALF_BRDG U3_N582710 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U486         U3_N710143 U3_TCOM_RST BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U3_U448         U3_N1002295 U3_COMB3 HALF_BRDG U3_ROLP_PU2 MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U3_VOLP_REFL         U3_N617742 0 2
X_U3_U337         U3_N571538 U3_OCP_LATCH U3_N571570 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U565         CLR_FLT U3_VMUV_OK_N U3_N957282 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U493         U3_N661177 U3_N657179 U3_N642346 N533236 SRLATCH_RHP PARAMS: 
+  VDD=1 VSS=0 VTHRESH=0.5
X_U3_U3         U3_N766458 U3_N842153 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY={(-0.325*{TOCP_SEL}**3+2.1*{TOCP_SEL}**2-6.275*
+ {TOCP_SEL}+9)*1u}
X_U3_U31         U3_V1V U3_ILIM11 U3_N568394 U3_V0V U3_N568406 N568412 DFFR_RHP
+  PARAMS: VDD=1 VSS=0 VTH=0.5
X_U3_U513         U3_V1V TSD_TRIG U3_N810810 U3_V0V U3_N810780 N810806 DFFR_RHP
+  PARAMS: VDD=1 VSS=0 VTH=0.5
X_U3_U459         U3_N642346 U3_OLP_CMP U3_OLP_EN U3_N642030 MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U396         EN_IN1_L PH_IN2_H U3_FULL_CMB2 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U494         U3_N735158 U3_N734169 U3_N733973 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U28         U3_N568298 U3_OCP_RTRY U3_N568368 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U551         U3_OLA_LATCH U3_N957208 U3_N957140 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_ABM7         N575989 0 VALUE { {S_DIAG}    }
E_E4         N563754 0 TABLE { V(VM, 0) } 
+ ( (4.5, 0.1u)(13.5,1u)(30,5u) )
X_U23         GND CLR_FLT d_dj 
X_U17         GND EN_IN1 d_dj 
R_R12         NSCS N584860  200k  
X_U34         GND VM d_dj 
R_R15         GND SDO  150k  
X_U18         N80918 VDD d_dj 
E_ABM8         N585523 0 VALUE { {S_MODE}    }
X_U24         GND PWM_EXTEND d_dj 
R_R19         VM GND  10G  
.ENDS DRV8245SPWPQ1_TRANS
*$
.subckt PROP_LS1_OFF_U2_UTP4_S1 1 2 3 4  
S_U2_UTP4_S1         3 4 1 2 _U2_UTP4_S1
RS_U2_UTP4_S1         1 2 1G
.MODEL         _U2_UTP4_S1 VSWITCH Roff=1G Ron=100m Voff=0.8 Von=0.2
.ends PROP_LS1_OFF_U2_UTP4_S1
*$
.subckt PROP_HS1_OFF_U2_UTP3_S1 1 2 3 4  
S_U2_UTP3_S1         3 4 1 2 _U2_UTP3_S1
RS_U2_UTP3_S1         1 2 1G
.MODEL         _U2_UTP3_S1 VSWITCH Roff=1G Ron=1 Voff=0.8 Von=0.2
.ends PROP_HS1_OFF_U2_UTP3_S1
*$
.subckt MOS_U2_S1 1 2 3 4  
S_U2_S1         3 4 1 2 _U2_S1
RS_U2_S1         1 2 1G
.MODEL         _U2_S1 VSWITCH Roff=10G Ron=5k Voff=0.2 Von=0.8
.ends MOS_U2_S1
*$
.subckt DTIME_LS_U2_UDTH8_S1 1 2 3 4  
S_U2_UDTH8_S1         3 4 1 2 _U2_UDTH8_S1
RS_U2_UDTH8_S1         1 2 1G
.MODEL         _U2_UDTH8_S1 VSWITCH Roff=1G Ron=1 Voff=0.2 Von=0.8
.ends DTIME_LS_U2_UDTH8_S1
*$
.subckt DTIME_HS_U2_UDTH9_S1 1 2 3 4  
S_U2_UDTH9_S1         3 4 1 2 _U2_UDTH9_S1
RS_U2_UDTH9_S1         1 2 1G
.MODEL         _U2_UDTH9_S1 VSWITCH Roff=1G Ron=1 Voff=0.2 Von=0.8
.ends DTIME_HS_U2_UDTH9_S1
*$
.subckt TSDwOTP_U2_U1_S2 1 2 3 4  
S_U2_U1_S2         3 4 1 2 _U2_U1_S2
RS_U2_U1_S2         1 2 1G
.MODEL         _U2_U1_S2 VSWITCH Roff=1G Ron=100m Voff=0.2 Von=0.8
.ends TSDwOTP_U2_U1_S2
*$
.subckt MOS_U2_H2 1 2 3 4  
H_U2_H2         3 4 VH_U2_H2 1
VH_U2_H2         1 2 0V
.ends MOS_U2_H2
*$
.subckt DTIME_LS_U2_UDTH4_S1 1 2 3 4  
S_U2_UDTH4_S1         3 4 1 2 _U2_UDTH4_S1
RS_U2_UDTH4_S1         1 2 1G
.MODEL         _U2_UDTH4_S1 VSWITCH Roff=1G Ron=1 Voff=0.2 Von=0.8
.ends DTIME_LS_U2_UDTH4_S1
*$
.subckt DTIME_HS_U2_UDTH7_S1 1 2 3 4  
S_U2_UDTH7_S1         3 4 1 2 _U2_UDTH7_S1
RS_U2_UDTH7_S1         1 2 1G
.MODEL         _U2_UDTH7_S1 VSWITCH Roff=1G Ron=1 Voff=0.2 Von=0.8
.ends DTIME_HS_U2_UDTH7_S1
*$
.subckt PROP_HS1_OFF_U2_UTP1_S1 1 2 3 4  
S_U2_UTP1_S1         3 4 1 2 _U2_UTP1_S1
RS_U2_UTP1_S1         1 2 1G
.MODEL         _U2_UTP1_S1 VSWITCH Roff=1G Ron=1 Voff=0.8 Von=0.2
.ends PROP_HS1_OFF_U2_UTP1_S1
*$
.subckt MOS_U2_H1 1 2 3 4  
H_U2_H1         3 4 VH_U2_H1 1
VH_U2_H1         1 2 0V
.ends MOS_U2_H1
*$
.subckt MOS_U2_S4 1 2 3 4  
S_U2_S4         3 4 1 2 _U2_S4
RS_U2_S4         1 2 1G
.MODEL         _U2_S4 VSWITCH Roff=10G Ron=5k Voff=0.2 Von=0.8
.ends MOS_U2_S4
*$
.subckt PROP_LS1_OFF_U2_UTP2_S1 1 2 3 4  
S_U2_UTP2_S1         3 4 1 2 _U2_UTP2_S1
RS_U2_UTP2_S1         1 2 1G
.MODEL         _U2_UTP2_S1 VSWITCH Roff=1G Ron=100m Voff=0.8 Von=0.2
.ends PROP_LS1_OFF_U2_UTP2_S1
*$
.subckt MOS_U2_S3 1 2 3 4  
S_U2_S3         3 4 1 2 _U2_S3
RS_U2_S3         1 2 1G
.MODEL         _U2_S3 VSWITCH Roff=10G Ron=5k Voff=0.2 Von=0.8
.ends MOS_U2_S3
*$
.subckt MOS_U2_S2 1 2 3 4  
S_U2_S2         3 4 1 2 _U2_S2
RS_U2_S2         1 2 1G
.MODEL         _U2_S2 VSWITCH Roff=10G Ron=5k Voff=0.2 Von=0.8
.ends MOS_U2_S2
*$
.subckt PROP_HS1_ON_U1_UPD1_S1 1 2 3 4  
S_U1_UPD1_S1         3 4 1 2 _U1_UPD1_S1
RS_U1_UPD1_S1         1 2 1G
.MODEL         _U1_UPD1_S1 VSWITCH Roff=1G Ron=1 Voff=0.8 Von=0.2
.ends PROP_HS1_ON_U1_UPD1_S1
*$
.subckt PROP_LS1_ON_U1_UPD4_S1 1 2 3 4  
S_U1_UPD4_S1         3 4 1 2 _U1_UPD4_S1
RS_U1_UPD4_S1         1 2 1G
.MODEL         _U1_UPD4_S1 VSWITCH Roff=1G Ron=1 Voff=0.8 Von=0.2
.ends PROP_LS1_ON_U1_UPD4_S1
*$
.subckt PROP_LS1_ON_U1_UPD2_S1 1 2 3 4  
S_U1_UPD2_S1         3 4 1 2 _U1_UPD2_S1
RS_U1_UPD2_S1         1 2 1G
.MODEL         _U1_UPD2_S1 VSWITCH Roff=1G Ron=1 Voff=0.8 Von=0.2
.ends PROP_LS1_ON_U1_UPD2_S1
*$
.subckt PROP_HS1_ON_U1_UPD3_S1 1 2 3 4  
S_U1_UPD3_S1         3 4 1 2 _U1_UPD3_S1
RS_U1_UPD3_S1         1 2 1G
.MODEL         _U1_UPD3_S1 VSWITCH Roff=1G Ron=1 Voff=0.8 Von=0.2
.ends PROP_HS1_ON_U1_UPD3_S1
*$
.subckt FAULTS_U3_S6 1 2 3 4  
S_U3_S6         3 4 1 2 _U3_S6
RS_U3_S6         1 2 1G
.MODEL         _U3_S6 VSWITCH Roff=1G Ron=1 Voff=0.2 Von=0.8
.ends FAULTS_U3_S6
*$
.subckt FAULTS_U3_S1 1 2 3 4  
S_U3_S1         3 4 1 2 _U3_S1
RS_U3_S1         1 2 1G
.MODEL         _U3_S1 VSWITCH Roff=1E9 Ron=60 Voff=0.8 Von=0.2
.ends FAULTS_U3_S1
*$
.subckt FAULTS_U3_S_ROLP_PU2 1 2 3 4  
S_U3_S_ROLP_PU2         3 4 1 2 _U3_S_ROLP_PU2
RS_U3_S_ROLP_PU2         1 2 1G
.MODEL         _U3_S_ROLP_PU2 VSWITCH Roff=1G Ron=1k Voff=0.2 Von=0.8
.ends FAULTS_U3_S_ROLP_PU2
*$
.subckt FAULTS_U3_S_ROLP_PU1 1 2 3 4  
S_U3_S_ROLP_PU1         3 4 1 2 _U3_S_ROLP_PU1
RS_U3_S_ROLP_PU1         1 2 1G
.MODEL         _U3_S_ROLP_PU1 VSWITCH Roff=1G Ron=1k Voff=0.2 Von=0.8
.ends FAULTS_U3_S_ROLP_PU1
*$
.subckt FAULTS_U3_S5 1 2 3 4  
S_U3_S5         3 4 1 2 _U3_S5
RS_U3_S5         1 2 1G
.MODEL         _U3_S5 VSWITCH Roff=1G Ron=100m Voff=0.2 Von=0.8
.ends FAULTS_U3_S5
*$
.subckt FAULTS_U3_S_ROLP_PD2 1 2 3 4  
S_U3_S_ROLP_PD2         3 4 1 2 _U3_S_ROLP_PD2
RS_U3_S_ROLP_PD2         1 2 1G
.MODEL         _U3_S_ROLP_PD2 VSWITCH Roff=1G Ron=1k Voff=0.2 Von=0.8
.ends FAULTS_U3_S_ROLP_PD2
*$
.subckt FAULTS_U3_S3 1 2 3 4  
S_U3_S3         3 4 1 2 _U3_S3
RS_U3_S3         1 2 1G
.MODEL         _U3_S3 VSWITCH Roff=1G Ron=100m Voff=0.2 Von=0.8
.ends FAULTS_U3_S3
*$
.subckt FAULTS_U3_S2 1 2 3 4  
S_U3_S2         3 4 1 2 _U3_S2
RS_U3_S2         1 2 1G
.MODEL         _U3_S2 VSWITCH Roff=1G Ron=100m Voff=0.8 Von=0.2
.ends FAULTS_U3_S2
*$
.subckt FAULTS_U3_S_ROLP_PD1 1 2 3 4  
S_U3_S_ROLP_PD1         3 4 1 2 _U3_S_ROLP_PD1
RS_U3_S_ROLP_PD1         1 2 1G
.MODEL         _U3_S_ROLP_PD1 VSWITCH Roff=1G Ron=1k Voff=0.2 Von=0.8
.ends FAULTS_U3_S_ROLP_PD1
*$
.subckt FAULTS_U3_S4 1 2 3 4  
S_U3_S4         3 4 1 2 _U3_S4
RS_U3_S4         1 2 1G
.MODEL         _U3_S4 VSWITCH Roff=1G Ron=100m Voff=0.2 Von=0.8
.ends FAULTS_U3_S4
*$
.subckt D_DJ 1 2
d1 1 2 dd
.model dd d (IS=1E-15 N=0.01 tt=10p)
.ends D_DJ 
*$
.SUBCKT ONE_SHOT IN OUT PARAMS: T=100
S_S1 MEAS 0 RESET2 0 S1
E_ABM1 CH 0 VALUE { IF( V(IN)>0.5 | V(OUT)>0.5,1,0) }
R_R2 RESET2 RESET 0.1
E_ABM3 OUT 0 VALUE { IF( V(MEAS)<0.5 & V(CH)>0.5,1,0) }
R_R1 MEAS CH 1
C_C2 0 RESET2 {T*1.4427}
C_C1 0 MEAS {T*1.4427}
E_ABM2 RESET 0 VALUE { IF(V(CH)<0.5,1,0) }
.MODEL S1 VSWITCH
+ ROFF=1E+009
+ RON=1
+ VOFF=0.25
+ VON=0.75
.ENDS ONE_SHOT
*$
.SUBCKT NOR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR3_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND3_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 100K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.44}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT SRLATCH_RHP S R Q QB PARAMS: VDD=5 VSS=0 VTHRESH=2.5 
R_R6   N15991368 0  1G  
R_R3   N15991362 N15991368  1  
E_ABM4   QB 0 VALUE { IF(V(N15991368) > {VTHRESH}, {VSS},{VDD}) }
E_ABM5   N15991362 0 VALUE { IF( V(R)> {VTHRESH}, {VSS},
+ IF(V(S)> {VTHRESH},{VDD}, V(Q))) }
E_ABM3  Q 0 VALUE { IF(V(N15991368) > {VTHRESH}, {VDD}, {VSS}) }
C_C3    N15991368 0  1n IC=0 
.ENDS SRLATCH_RHP
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT DFFR_RHP D CLK R S Q QB
+ PARAMS: VDD=1 VSS=0 VTH=0.5
R_R1         N12121580 MAST  1 
E_ABM3         Q 0 VALUE { IF(V(SLAV) > {VTH}, {VDD}, {VSS})  }
R_R2         N12121598 SLAV  1 
R_R5         MAST 0  1G  
C_C2         SLAV 0  1n   
E_ABM2         N12121586 0 VALUE {IF(V(CLK) > {VTH}, {VSS}, {VDD}) }
R_R4         R 0  1E9  
E_ABM1         N12121580 0 VALUE { IF( V(R) > {VTH}, {VSS}, IF(V(S) > {VTH}, {VDD},
+  IF(V(CLK) > {VTH}, V(MAST), V(D))))    }
E_ABM5         N12121598 0 VALUE { IF(V(R) > {VTH}, {VSS}, IF(V(S) > {VTH}, {VDD},
+  IF(V(N12121586) > {VTH}, V(SLAV), V(MAST)))) }
R_R6         SLAV 0  1G  
E_ABM4         QB 0 VALUE { IF(V(SLAV) > {VTH}, {VSS}, {VDD})  }
R_R3         S 0  1E9  
C_C1         MAST 0  1n IC=0  
.ENDS DFFR_RHP
*$
.SUBCKT LDCR IN OUT
+ PARAMs:  L=1u DCR=0.01 IC=0
L	IN 1  {L} IC={IC}
RDCR	1 OUT {DCR}
.ENDS LDCR
*$
.SUBCKT DMG4800LSD  D G S
M1   1  G  3  3  NMOS L=0.5u W=290m M=1
RD   D  1  0.1m
RS   S  3  0.1m
CGS  G  3  10p 
CGD  G  1  40p 
DSD  3 D  DSUB
.MODEL NMOS NMOS (LEVEL=1 U0=400 VMAX=40k VTO=1.62 TOX=60n)
.MODEL DSUB D (IS=70n N=2 RS=1m BV=40 CJO=4p VJ=0.950 M=0.920)
.ENDS DMG4800LSD
*$
.SUBCKT VCR 1 2 3 4 PARAMS: RREF=1
RIN 3 4 1G
R_REF 5 0 {RREF}
FCOPY 0 5 VSNS 1
EOUT 1 6 POLY(2) 3 4 5 0 0 0 0 0 1
VSNS 6 2 0
.ENDS VCR
*$
