{
  "creator": "Yosys 0.15+57 (git sha1 207417617, clang 10.0.0-4ubuntu1 -fPIC -Os)",
  "modules": {
    "\\$__ABC9_LUT5": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000000010",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:22.1-30.10"
      },
      "ports": {
        "M0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
        "$specify$11507": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010010111",
            "T_FALL_MIN": "00000000000000000000000010010111",
            "T_FALL_TYP": "00000000000000000000000010010111",
            "T_RISE_MAX": "00000000000000000000000010010111",
            "T_RISE_MIN": "00000000000000000000000010010111",
            "T_RISE_TYP": "00000000000000000000000010010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:24.9-24.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 7 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$11508": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011101111",
            "T_FALL_MIN": "00000000000000000000000011101111",
            "T_FALL_TYP": "00000000000000000000000011101111",
            "T_RISE_MAX": "00000000000000000000000011101111",
            "T_RISE_MIN": "00000000000000000000000011101111",
            "T_RISE_TYP": "00000000000000000000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:25.9-25.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 7 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$11509": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101110101",
            "T_FALL_MIN": "00000000000000000000000101110101",
            "T_FALL_TYP": "00000000000000000000000101110101",
            "T_RISE_MAX": "00000000000000000000000101110101",
            "T_RISE_MIN": "00000000000000000000000101110101",
            "T_RISE_TYP": "00000000000000000000000101110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:26.9-26.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 7 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$11510": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000111011101",
            "T_FALL_MIN": "00000000000000000000000111011101",
            "T_FALL_TYP": "00000000000000000000000111011101",
            "T_RISE_MAX": "00000000000000000000000111011101",
            "T_RISE_MIN": "00000000000000000000000111011101",
            "T_RISE_TYP": "00000000000000000000000111011101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:27.9-27.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 7 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$11511": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000111011101",
            "T_FALL_MIN": "00000000000000000000000111011101",
            "T_FALL_TYP": "00000000000000000000000111011101",
            "T_RISE_MAX": "00000000000000000000000111011101",
            "T_RISE_MIN": "00000000000000000000000111011101",
            "T_RISE_TYP": "00000000000000000000000111011101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:28.9-28.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 7 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        }
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:22.42-22.43"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:22.39-22.40"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:22.36-22.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:22.33-22.34"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:22.29-22.31"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:22.52-22.53"
          }
        }
      }
    },
    "\\$__ABC9_LUT6": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000000100",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:36.1-45.10"
      },
      "ports": {
        "M1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
        "$specify$11512": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010010100",
            "T_FALL_MIN": "00000000000000000000000010010100",
            "T_FALL_TYP": "00000000000000000000000010010100",
            "T_RISE_MAX": "00000000000000000000000010010100",
            "T_RISE_MIN": "00000000000000000000000010010100",
            "T_RISE_TYP": "00000000000000000000000010010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:38.9-38.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$11513": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100100",
            "T_FALL_MIN": "00000000000000000000000100100100",
            "T_FALL_TYP": "00000000000000000000000100100100",
            "T_RISE_MAX": "00000000000000000000000100100100",
            "T_RISE_MIN": "00000000000000000000000100100100",
            "T_RISE_TYP": "00000000000000000000000100100100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:39.9-39.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$11514": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111100",
            "T_FALL_MIN": "00000000000000000000000101111100",
            "T_FALL_TYP": "00000000000000000000000101111100",
            "T_RISE_MAX": "00000000000000000000000101111100",
            "T_RISE_MIN": "00000000000000000000000101111100",
            "T_RISE_TYP": "00000000000000000000000101111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:40.9-40.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$11515": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000000010",
            "T_FALL_MIN": "00000000000000000000001000000010",
            "T_FALL_TYP": "00000000000000000000001000000010",
            "T_RISE_MAX": "00000000000000000000001000000010",
            "T_RISE_MIN": "00000000000000000000001000000010",
            "T_RISE_TYP": "00000000000000000000001000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:41.9-41.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$11516": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001101010",
            "T_FALL_MIN": "00000000000000000000001001101010",
            "T_FALL_TYP": "00000000000000000000001001101010",
            "T_RISE_MAX": "00000000000000000000001001101010",
            "T_RISE_MIN": "00000000000000000000001001101010",
            "T_RISE_TYP": "00000000000000000000001001101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:42.9-42.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$11517": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001101010",
            "T_FALL_MIN": "00000000000000000000001001101010",
            "T_FALL_TYP": "00000000000000000000001001101010",
            "T_RISE_MAX": "00000000000000000000001001101010",
            "T_RISE_MIN": "00000000000000000000001001101010",
            "T_RISE_TYP": "00000000000000000000001001101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:43.9-43.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        }
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:36.46-36.47"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:36.43-36.44"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:36.40-36.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:36.37-36.38"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:36.33-36.35"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:36.29-36.31"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:36.56-36.57"
          }
        }
      }
    },
    "\\$__ABC9_LUT7": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000001000",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:51.1-61.10"
      },
      "ports": {
        "M2": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
        "$specify$11518": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010010100",
            "T_FALL_MIN": "00000000000000000000000010010100",
            "T_FALL_TYP": "00000000000000000000000010010100",
            "T_RISE_MAX": "00000000000000000000000010010100",
            "T_RISE_MIN": "00000000000000000000000010010100",
            "T_RISE_TYP": "00000000000000000000000010010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:53.9-53.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$11519": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100001",
            "T_FALL_MIN": "00000000000000000000000100100001",
            "T_FALL_TYP": "00000000000000000000000100100001",
            "T_RISE_MAX": "00000000000000000000000100100001",
            "T_RISE_MIN": "00000000000000000000000100100001",
            "T_RISE_TYP": "00000000000000000000000100100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:54.9-54.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$11520": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110110001",
            "T_FALL_MIN": "00000000000000000000000110110001",
            "T_FALL_TYP": "00000000000000000000000110110001",
            "T_RISE_MAX": "00000000000000000000000110110001",
            "T_RISE_MIN": "00000000000000000000000110110001",
            "T_RISE_TYP": "00000000000000000000000110110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:55.9-55.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$11521": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000001001",
            "T_FALL_MIN": "00000000000000000000001000001001",
            "T_FALL_TYP": "00000000000000000000001000001001",
            "T_RISE_MAX": "00000000000000000000001000001001",
            "T_RISE_MIN": "00000000000000000000001000001001",
            "T_RISE_TYP": "00000000000000000000001000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:56.9-56.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$11522": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001010001111",
            "T_FALL_MIN": "00000000000000000000001010001111",
            "T_FALL_TYP": "00000000000000000000001010001111",
            "T_RISE_MAX": "00000000000000000000001010001111",
            "T_RISE_MIN": "00000000000000000000001010001111",
            "T_RISE_TYP": "00000000000000000000001010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:57.9-57.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$11523": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011110111",
            "T_FALL_MIN": "00000000000000000000001011110111",
            "T_FALL_TYP": "00000000000000000000001011110111",
            "T_RISE_MAX": "00000000000000000000001011110111",
            "T_RISE_MIN": "00000000000000000000001011110111",
            "T_RISE_TYP": "00000000000000000000001011110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:58.9-58.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$11524": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011110111",
            "T_FALL_MIN": "00000000000000000000001011110111",
            "T_FALL_TYP": "00000000000000000000001011110111",
            "T_RISE_MAX": "00000000000000000000001011110111",
            "T_RISE_MIN": "00000000000000000000001011110111",
            "T_RISE_TYP": "00000000000000000000001011110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:59.9-59.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 8 ]
          }
        }
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:51.50-51.51"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:51.47-51.48"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:51.44-51.45"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:51.41-51.42"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:51.37-51.39"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:51.33-51.35"
          }
        },
        "M2": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:51.29-51.31"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:51.60-51.61"
          }
        }
      }
    },
    "ALU54B": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:51.1-117.10"
      },
      "parameter_default_values": {
        "CLK0_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "CLK1_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "CLK2_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "CLK3_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "FORCE_ZERO_BARREL_SHIFT": "DISABLED",
        "GSR": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "LEGACY": "DISABLED",
        "MASK01": "0x00000000000000 ",
        "MASKPAT": "0x00000000000000 ",
        "MASKPAT_SOURCE": "00000000000000000000000000000000000000000000000000000000000000000000000000000000010100110101010001000001010101000100100101000011",
        "MCPAT": "0x00000000000000 ",
        "MCPAT_SOURCE": "00000000000000000000000000000000000000000000000000000000000000000000000000000000010100110101010001000001010101000100100101000011",
        "MULT9_MODE": "DISABLED",
        "REG_FLAG_CE": "CE0",
        "REG_FLAG_CLK": "NONE",
        "REG_FLAG_RST": "RST0",
        "REG_INPUTC0_CE": "CE0",
        "REG_INPUTC0_CLK": "NONE",
        "REG_INPUTC0_RST": "RST0",
        "REG_INPUTC1_CE": "CE0",
        "REG_INPUTC1_CLK": "NONE",
        "REG_INPUTC1_RST": "RST0",
        "REG_INPUTCFB_CE": "CE0",
        "REG_INPUTCFB_CLK": "NONE",
        "REG_INPUTCFB_RST": "RST0",
        "REG_OPCODEIN_0_CE": "CE0",
        "REG_OPCODEIN_0_CLK": "NONE",
        "REG_OPCODEIN_0_RST": "RST0",
        "REG_OPCODEIN_1_CE": "CE0",
        "REG_OPCODEIN_1_CLK": "NONE",
        "REG_OPCODEIN_1_RST": "RST0",
        "REG_OPCODEOP0_0_CE": "CE0",
        "REG_OPCODEOP0_0_CLK": "NONE",
        "REG_OPCODEOP0_0_RST": "RST0",
        "REG_OPCODEOP0_1_CE": "CE0",
        "REG_OPCODEOP0_1_CLK": "NONE",
        "REG_OPCODEOP0_1_RST": "RST0",
        "REG_OPCODEOP1_0_CLK": "NONE",
        "REG_OPCODEOP1_1_CLK": "NONE",
        "REG_OUTPUT0_CE": "CE0",
        "REG_OUTPUT0_CLK": "NONE",
        "REG_OUTPUT0_RST": "RST0",
        "REG_OUTPUT1_CE": "CE0",
        "REG_OUTPUT1_CLK": "NONE",
        "REG_OUTPUT1_RST": "RST0",
        "RESETMODE": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011",
        "RNDPAT": "0x00000000000000 "
      },
      "ports": {
        "CLK0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLK3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CE0": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CE1": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CE2": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "CE3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "RST0": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "RST1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "RST2": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "RST3": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SIGNEDIA": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SIGNEDIB": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SIGNEDCIN": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "A0": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "A1": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "A4": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "A5": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "A6": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "A7": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "A8": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "A9": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "A10": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "A11": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "A12": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "A13": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "A14": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "A15": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "A16": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "A17": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "A18": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "A19": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "A20": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "A21": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "A22": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "A23": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "A24": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "A25": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "A26": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "A27": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "A28": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "A29": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "A30": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "A31": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "A32": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "A33": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "A34": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "A35": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "B0": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "B3": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "B4": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "B5": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "B6": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "B7": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "B8": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "B9": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "B10": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "B11": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "B12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "B13": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "B14": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "B15": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "B16": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "B17": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "B18": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "B19": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "B20": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "B21": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "B22": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "B23": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "B24": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "B25": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "B26": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "B27": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "B28": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "B29": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "B30": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "B31": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "B32": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "B33": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "B34": {
          "direction": "input",
          "bits": [ 87 ]
        },
        "B35": {
          "direction": "input",
          "bits": [ 88 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 89 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 90 ]
        },
        "C2": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "C3": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "C4": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "C5": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "C6": {
          "direction": "input",
          "bits": [ 95 ]
        },
        "C7": {
          "direction": "input",
          "bits": [ 96 ]
        },
        "C8": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "C9": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "C10": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "C11": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "C12": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "C13": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "C14": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "C15": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "C16": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "C17": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "C18": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "C19": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "C20": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "C21": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "C22": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "C23": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "C24": {
          "direction": "input",
          "bits": [ 113 ]
        },
        "C25": {
          "direction": "input",
          "bits": [ 114 ]
        },
        "C26": {
          "direction": "input",
          "bits": [ 115 ]
        },
        "C27": {
          "direction": "input",
          "bits": [ 116 ]
        },
        "C28": {
          "direction": "input",
          "bits": [ 117 ]
        },
        "C29": {
          "direction": "input",
          "bits": [ 118 ]
        },
        "C30": {
          "direction": "input",
          "bits": [ 119 ]
        },
        "C31": {
          "direction": "input",
          "bits": [ 120 ]
        },
        "C32": {
          "direction": "input",
          "bits": [ 121 ]
        },
        "C33": {
          "direction": "input",
          "bits": [ 122 ]
        },
        "C34": {
          "direction": "input",
          "bits": [ 123 ]
        },
        "C35": {
          "direction": "input",
          "bits": [ 124 ]
        },
        "C36": {
          "direction": "input",
          "bits": [ 125 ]
        },
        "C37": {
          "direction": "input",
          "bits": [ 126 ]
        },
        "C38": {
          "direction": "input",
          "bits": [ 127 ]
        },
        "C39": {
          "direction": "input",
          "bits": [ 128 ]
        },
        "C40": {
          "direction": "input",
          "bits": [ 129 ]
        },
        "C41": {
          "direction": "input",
          "bits": [ 130 ]
        },
        "C42": {
          "direction": "input",
          "bits": [ 131 ]
        },
        "C43": {
          "direction": "input",
          "bits": [ 132 ]
        },
        "C44": {
          "direction": "input",
          "bits": [ 133 ]
        },
        "C45": {
          "direction": "input",
          "bits": [ 134 ]
        },
        "C46": {
          "direction": "input",
          "bits": [ 135 ]
        },
        "C47": {
          "direction": "input",
          "bits": [ 136 ]
        },
        "C48": {
          "direction": "input",
          "bits": [ 137 ]
        },
        "C49": {
          "direction": "input",
          "bits": [ 138 ]
        },
        "C50": {
          "direction": "input",
          "bits": [ 139 ]
        },
        "C51": {
          "direction": "input",
          "bits": [ 140 ]
        },
        "C52": {
          "direction": "input",
          "bits": [ 141 ]
        },
        "C53": {
          "direction": "input",
          "bits": [ 142 ]
        },
        "CFB0": {
          "direction": "input",
          "bits": [ 143 ]
        },
        "CFB1": {
          "direction": "input",
          "bits": [ 144 ]
        },
        "CFB2": {
          "direction": "input",
          "bits": [ 145 ]
        },
        "CFB3": {
          "direction": "input",
          "bits": [ 146 ]
        },
        "CFB4": {
          "direction": "input",
          "bits": [ 147 ]
        },
        "CFB5": {
          "direction": "input",
          "bits": [ 148 ]
        },
        "CFB6": {
          "direction": "input",
          "bits": [ 149 ]
        },
        "CFB7": {
          "direction": "input",
          "bits": [ 150 ]
        },
        "CFB8": {
          "direction": "input",
          "bits": [ 151 ]
        },
        "CFB9": {
          "direction": "input",
          "bits": [ 152 ]
        },
        "CFB10": {
          "direction": "input",
          "bits": [ 153 ]
        },
        "CFB11": {
          "direction": "input",
          "bits": [ 154 ]
        },
        "CFB12": {
          "direction": "input",
          "bits": [ 155 ]
        },
        "CFB13": {
          "direction": "input",
          "bits": [ 156 ]
        },
        "CFB14": {
          "direction": "input",
          "bits": [ 157 ]
        },
        "CFB15": {
          "direction": "input",
          "bits": [ 158 ]
        },
        "CFB16": {
          "direction": "input",
          "bits": [ 159 ]
        },
        "CFB17": {
          "direction": "input",
          "bits": [ 160 ]
        },
        "CFB18": {
          "direction": "input",
          "bits": [ 161 ]
        },
        "CFB19": {
          "direction": "input",
          "bits": [ 162 ]
        },
        "CFB20": {
          "direction": "input",
          "bits": [ 163 ]
        },
        "CFB21": {
          "direction": "input",
          "bits": [ 164 ]
        },
        "CFB22": {
          "direction": "input",
          "bits": [ 165 ]
        },
        "CFB23": {
          "direction": "input",
          "bits": [ 166 ]
        },
        "CFB24": {
          "direction": "input",
          "bits": [ 167 ]
        },
        "CFB25": {
          "direction": "input",
          "bits": [ 168 ]
        },
        "CFB26": {
          "direction": "input",
          "bits": [ 169 ]
        },
        "CFB27": {
          "direction": "input",
          "bits": [ 170 ]
        },
        "CFB28": {
          "direction": "input",
          "bits": [ 171 ]
        },
        "CFB29": {
          "direction": "input",
          "bits": [ 172 ]
        },
        "CFB30": {
          "direction": "input",
          "bits": [ 173 ]
        },
        "CFB31": {
          "direction": "input",
          "bits": [ 174 ]
        },
        "CFB32": {
          "direction": "input",
          "bits": [ 175 ]
        },
        "CFB33": {
          "direction": "input",
          "bits": [ 176 ]
        },
        "CFB34": {
          "direction": "input",
          "bits": [ 177 ]
        },
        "CFB35": {
          "direction": "input",
          "bits": [ 178 ]
        },
        "CFB36": {
          "direction": "input",
          "bits": [ 179 ]
        },
        "CFB37": {
          "direction": "input",
          "bits": [ 180 ]
        },
        "CFB38": {
          "direction": "input",
          "bits": [ 181 ]
        },
        "CFB39": {
          "direction": "input",
          "bits": [ 182 ]
        },
        "CFB40": {
          "direction": "input",
          "bits": [ 183 ]
        },
        "CFB41": {
          "direction": "input",
          "bits": [ 184 ]
        },
        "CFB42": {
          "direction": "input",
          "bits": [ 185 ]
        },
        "CFB43": {
          "direction": "input",
          "bits": [ 186 ]
        },
        "CFB44": {
          "direction": "input",
          "bits": [ 187 ]
        },
        "CFB45": {
          "direction": "input",
          "bits": [ 188 ]
        },
        "CFB46": {
          "direction": "input",
          "bits": [ 189 ]
        },
        "CFB47": {
          "direction": "input",
          "bits": [ 190 ]
        },
        "CFB48": {
          "direction": "input",
          "bits": [ 191 ]
        },
        "CFB49": {
          "direction": "input",
          "bits": [ 192 ]
        },
        "CFB50": {
          "direction": "input",
          "bits": [ 193 ]
        },
        "CFB51": {
          "direction": "input",
          "bits": [ 194 ]
        },
        "CFB52": {
          "direction": "input",
          "bits": [ 195 ]
        },
        "CFB53": {
          "direction": "input",
          "bits": [ 196 ]
        },
        "MA0": {
          "direction": "input",
          "bits": [ 197 ]
        },
        "MA1": {
          "direction": "input",
          "bits": [ 198 ]
        },
        "MA2": {
          "direction": "input",
          "bits": [ 199 ]
        },
        "MA3": {
          "direction": "input",
          "bits": [ 200 ]
        },
        "MA4": {
          "direction": "input",
          "bits": [ 201 ]
        },
        "MA5": {
          "direction": "input",
          "bits": [ 202 ]
        },
        "MA6": {
          "direction": "input",
          "bits": [ 203 ]
        },
        "MA7": {
          "direction": "input",
          "bits": [ 204 ]
        },
        "MA8": {
          "direction": "input",
          "bits": [ 205 ]
        },
        "MA9": {
          "direction": "input",
          "bits": [ 206 ]
        },
        "MA10": {
          "direction": "input",
          "bits": [ 207 ]
        },
        "MA11": {
          "direction": "input",
          "bits": [ 208 ]
        },
        "MA12": {
          "direction": "input",
          "bits": [ 209 ]
        },
        "MA13": {
          "direction": "input",
          "bits": [ 210 ]
        },
        "MA14": {
          "direction": "input",
          "bits": [ 211 ]
        },
        "MA15": {
          "direction": "input",
          "bits": [ 212 ]
        },
        "MA16": {
          "direction": "input",
          "bits": [ 213 ]
        },
        "MA17": {
          "direction": "input",
          "bits": [ 214 ]
        },
        "MA18": {
          "direction": "input",
          "bits": [ 215 ]
        },
        "MA19": {
          "direction": "input",
          "bits": [ 216 ]
        },
        "MA20": {
          "direction": "input",
          "bits": [ 217 ]
        },
        "MA21": {
          "direction": "input",
          "bits": [ 218 ]
        },
        "MA22": {
          "direction": "input",
          "bits": [ 219 ]
        },
        "MA23": {
          "direction": "input",
          "bits": [ 220 ]
        },
        "MA24": {
          "direction": "input",
          "bits": [ 221 ]
        },
        "MA25": {
          "direction": "input",
          "bits": [ 222 ]
        },
        "MA26": {
          "direction": "input",
          "bits": [ 223 ]
        },
        "MA27": {
          "direction": "input",
          "bits": [ 224 ]
        },
        "MA28": {
          "direction": "input",
          "bits": [ 225 ]
        },
        "MA29": {
          "direction": "input",
          "bits": [ 226 ]
        },
        "MA30": {
          "direction": "input",
          "bits": [ 227 ]
        },
        "MA31": {
          "direction": "input",
          "bits": [ 228 ]
        },
        "MA32": {
          "direction": "input",
          "bits": [ 229 ]
        },
        "MA33": {
          "direction": "input",
          "bits": [ 230 ]
        },
        "MA34": {
          "direction": "input",
          "bits": [ 231 ]
        },
        "MA35": {
          "direction": "input",
          "bits": [ 232 ]
        },
        "MB0": {
          "direction": "input",
          "bits": [ 233 ]
        },
        "MB1": {
          "direction": "input",
          "bits": [ 234 ]
        },
        "MB2": {
          "direction": "input",
          "bits": [ 235 ]
        },
        "MB3": {
          "direction": "input",
          "bits": [ 236 ]
        },
        "MB4": {
          "direction": "input",
          "bits": [ 237 ]
        },
        "MB5": {
          "direction": "input",
          "bits": [ 238 ]
        },
        "MB6": {
          "direction": "input",
          "bits": [ 239 ]
        },
        "MB7": {
          "direction": "input",
          "bits": [ 240 ]
        },
        "MB8": {
          "direction": "input",
          "bits": [ 241 ]
        },
        "MB9": {
          "direction": "input",
          "bits": [ 242 ]
        },
        "MB10": {
          "direction": "input",
          "bits": [ 243 ]
        },
        "MB11": {
          "direction": "input",
          "bits": [ 244 ]
        },
        "MB12": {
          "direction": "input",
          "bits": [ 245 ]
        },
        "MB13": {
          "direction": "input",
          "bits": [ 246 ]
        },
        "MB14": {
          "direction": "input",
          "bits": [ 247 ]
        },
        "MB15": {
          "direction": "input",
          "bits": [ 248 ]
        },
        "MB16": {
          "direction": "input",
          "bits": [ 249 ]
        },
        "MB17": {
          "direction": "input",
          "bits": [ 250 ]
        },
        "MB18": {
          "direction": "input",
          "bits": [ 251 ]
        },
        "MB19": {
          "direction": "input",
          "bits": [ 252 ]
        },
        "MB20": {
          "direction": "input",
          "bits": [ 253 ]
        },
        "MB21": {
          "direction": "input",
          "bits": [ 254 ]
        },
        "MB22": {
          "direction": "input",
          "bits": [ 255 ]
        },
        "MB23": {
          "direction": "input",
          "bits": [ 256 ]
        },
        "MB24": {
          "direction": "input",
          "bits": [ 257 ]
        },
        "MB25": {
          "direction": "input",
          "bits": [ 258 ]
        },
        "MB26": {
          "direction": "input",
          "bits": [ 259 ]
        },
        "MB27": {
          "direction": "input",
          "bits": [ 260 ]
        },
        "MB28": {
          "direction": "input",
          "bits": [ 261 ]
        },
        "MB29": {
          "direction": "input",
          "bits": [ 262 ]
        },
        "MB30": {
          "direction": "input",
          "bits": [ 263 ]
        },
        "MB31": {
          "direction": "input",
          "bits": [ 264 ]
        },
        "MB32": {
          "direction": "input",
          "bits": [ 265 ]
        },
        "MB33": {
          "direction": "input",
          "bits": [ 266 ]
        },
        "MB34": {
          "direction": "input",
          "bits": [ 267 ]
        },
        "MB35": {
          "direction": "input",
          "bits": [ 268 ]
        },
        "CIN0": {
          "direction": "input",
          "bits": [ 269 ]
        },
        "CIN1": {
          "direction": "input",
          "bits": [ 270 ]
        },
        "CIN2": {
          "direction": "input",
          "bits": [ 271 ]
        },
        "CIN3": {
          "direction": "input",
          "bits": [ 272 ]
        },
        "CIN4": {
          "direction": "input",
          "bits": [ 273 ]
        },
        "CIN5": {
          "direction": "input",
          "bits": [ 274 ]
        },
        "CIN6": {
          "direction": "input",
          "bits": [ 275 ]
        },
        "CIN7": {
          "direction": "input",
          "bits": [ 276 ]
        },
        "CIN8": {
          "direction": "input",
          "bits": [ 277 ]
        },
        "CIN9": {
          "direction": "input",
          "bits": [ 278 ]
        },
        "CIN10": {
          "direction": "input",
          "bits": [ 279 ]
        },
        "CIN11": {
          "direction": "input",
          "bits": [ 280 ]
        },
        "CIN12": {
          "direction": "input",
          "bits": [ 281 ]
        },
        "CIN13": {
          "direction": "input",
          "bits": [ 282 ]
        },
        "CIN14": {
          "direction": "input",
          "bits": [ 283 ]
        },
        "CIN15": {
          "direction": "input",
          "bits": [ 284 ]
        },
        "CIN16": {
          "direction": "input",
          "bits": [ 285 ]
        },
        "CIN17": {
          "direction": "input",
          "bits": [ 286 ]
        },
        "CIN18": {
          "direction": "input",
          "bits": [ 287 ]
        },
        "CIN19": {
          "direction": "input",
          "bits": [ 288 ]
        },
        "CIN20": {
          "direction": "input",
          "bits": [ 289 ]
        },
        "CIN21": {
          "direction": "input",
          "bits": [ 290 ]
        },
        "CIN22": {
          "direction": "input",
          "bits": [ 291 ]
        },
        "CIN23": {
          "direction": "input",
          "bits": [ 292 ]
        },
        "CIN24": {
          "direction": "input",
          "bits": [ 293 ]
        },
        "CIN25": {
          "direction": "input",
          "bits": [ 294 ]
        },
        "CIN26": {
          "direction": "input",
          "bits": [ 295 ]
        },
        "CIN27": {
          "direction": "input",
          "bits": [ 296 ]
        },
        "CIN28": {
          "direction": "input",
          "bits": [ 297 ]
        },
        "CIN29": {
          "direction": "input",
          "bits": [ 298 ]
        },
        "CIN30": {
          "direction": "input",
          "bits": [ 299 ]
        },
        "CIN31": {
          "direction": "input",
          "bits": [ 300 ]
        },
        "CIN32": {
          "direction": "input",
          "bits": [ 301 ]
        },
        "CIN33": {
          "direction": "input",
          "bits": [ 302 ]
        },
        "CIN34": {
          "direction": "input",
          "bits": [ 303 ]
        },
        "CIN35": {
          "direction": "input",
          "bits": [ 304 ]
        },
        "CIN36": {
          "direction": "input",
          "bits": [ 305 ]
        },
        "CIN37": {
          "direction": "input",
          "bits": [ 306 ]
        },
        "CIN38": {
          "direction": "input",
          "bits": [ 307 ]
        },
        "CIN39": {
          "direction": "input",
          "bits": [ 308 ]
        },
        "CIN40": {
          "direction": "input",
          "bits": [ 309 ]
        },
        "CIN41": {
          "direction": "input",
          "bits": [ 310 ]
        },
        "CIN42": {
          "direction": "input",
          "bits": [ 311 ]
        },
        "CIN43": {
          "direction": "input",
          "bits": [ 312 ]
        },
        "CIN44": {
          "direction": "input",
          "bits": [ 313 ]
        },
        "CIN45": {
          "direction": "input",
          "bits": [ 314 ]
        },
        "CIN46": {
          "direction": "input",
          "bits": [ 315 ]
        },
        "CIN47": {
          "direction": "input",
          "bits": [ 316 ]
        },
        "CIN48": {
          "direction": "input",
          "bits": [ 317 ]
        },
        "CIN49": {
          "direction": "input",
          "bits": [ 318 ]
        },
        "CIN50": {
          "direction": "input",
          "bits": [ 319 ]
        },
        "CIN51": {
          "direction": "input",
          "bits": [ 320 ]
        },
        "CIN52": {
          "direction": "input",
          "bits": [ 321 ]
        },
        "CIN53": {
          "direction": "input",
          "bits": [ 322 ]
        },
        "OP0": {
          "direction": "input",
          "bits": [ 323 ]
        },
        "OP1": {
          "direction": "input",
          "bits": [ 324 ]
        },
        "OP2": {
          "direction": "input",
          "bits": [ 325 ]
        },
        "OP3": {
          "direction": "input",
          "bits": [ 326 ]
        },
        "OP4": {
          "direction": "input",
          "bits": [ 327 ]
        },
        "OP5": {
          "direction": "input",
          "bits": [ 328 ]
        },
        "OP6": {
          "direction": "input",
          "bits": [ 329 ]
        },
        "OP7": {
          "direction": "input",
          "bits": [ 330 ]
        },
        "OP8": {
          "direction": "input",
          "bits": [ 331 ]
        },
        "OP9": {
          "direction": "input",
          "bits": [ 332 ]
        },
        "OP10": {
          "direction": "input",
          "bits": [ 333 ]
        },
        "R0": {
          "direction": "output",
          "bits": [ 334 ]
        },
        "R1": {
          "direction": "output",
          "bits": [ 335 ]
        },
        "R2": {
          "direction": "output",
          "bits": [ 336 ]
        },
        "R3": {
          "direction": "output",
          "bits": [ 337 ]
        },
        "R4": {
          "direction": "output",
          "bits": [ 338 ]
        },
        "R5": {
          "direction": "output",
          "bits": [ 339 ]
        },
        "R6": {
          "direction": "output",
          "bits": [ 340 ]
        },
        "R7": {
          "direction": "output",
          "bits": [ 341 ]
        },
        "R8": {
          "direction": "output",
          "bits": [ 342 ]
        },
        "R9": {
          "direction": "output",
          "bits": [ 343 ]
        },
        "R10": {
          "direction": "output",
          "bits": [ 344 ]
        },
        "R11": {
          "direction": "output",
          "bits": [ 345 ]
        },
        "R12": {
          "direction": "output",
          "bits": [ 346 ]
        },
        "R13": {
          "direction": "output",
          "bits": [ 347 ]
        },
        "R14": {
          "direction": "output",
          "bits": [ 348 ]
        },
        "R15": {
          "direction": "output",
          "bits": [ 349 ]
        },
        "R16": {
          "direction": "output",
          "bits": [ 350 ]
        },
        "R17": {
          "direction": "output",
          "bits": [ 351 ]
        },
        "R18": {
          "direction": "output",
          "bits": [ 352 ]
        },
        "R19": {
          "direction": "output",
          "bits": [ 353 ]
        },
        "R20": {
          "direction": "output",
          "bits": [ 354 ]
        },
        "R21": {
          "direction": "output",
          "bits": [ 355 ]
        },
        "R22": {
          "direction": "output",
          "bits": [ 356 ]
        },
        "R23": {
          "direction": "output",
          "bits": [ 357 ]
        },
        "R24": {
          "direction": "output",
          "bits": [ 358 ]
        },
        "R25": {
          "direction": "output",
          "bits": [ 359 ]
        },
        "R26": {
          "direction": "output",
          "bits": [ 360 ]
        },
        "R27": {
          "direction": "output",
          "bits": [ 361 ]
        },
        "R28": {
          "direction": "output",
          "bits": [ 362 ]
        },
        "R29": {
          "direction": "output",
          "bits": [ 363 ]
        },
        "R30": {
          "direction": "output",
          "bits": [ 364 ]
        },
        "R31": {
          "direction": "output",
          "bits": [ 365 ]
        },
        "R32": {
          "direction": "output",
          "bits": [ 366 ]
        },
        "R33": {
          "direction": "output",
          "bits": [ 367 ]
        },
        "R34": {
          "direction": "output",
          "bits": [ 368 ]
        },
        "R35": {
          "direction": "output",
          "bits": [ 369 ]
        },
        "R36": {
          "direction": "output",
          "bits": [ 370 ]
        },
        "R37": {
          "direction": "output",
          "bits": [ 371 ]
        },
        "R38": {
          "direction": "output",
          "bits": [ 372 ]
        },
        "R39": {
          "direction": "output",
          "bits": [ 373 ]
        },
        "R40": {
          "direction": "output",
          "bits": [ 374 ]
        },
        "R41": {
          "direction": "output",
          "bits": [ 375 ]
        },
        "R42": {
          "direction": "output",
          "bits": [ 376 ]
        },
        "R43": {
          "direction": "output",
          "bits": [ 377 ]
        },
        "R44": {
          "direction": "output",
          "bits": [ 378 ]
        },
        "R45": {
          "direction": "output",
          "bits": [ 379 ]
        },
        "R46": {
          "direction": "output",
          "bits": [ 380 ]
        },
        "R47": {
          "direction": "output",
          "bits": [ 381 ]
        },
        "R48": {
          "direction": "output",
          "bits": [ 382 ]
        },
        "R49": {
          "direction": "output",
          "bits": [ 383 ]
        },
        "R50": {
          "direction": "output",
          "bits": [ 384 ]
        },
        "R51": {
          "direction": "output",
          "bits": [ 385 ]
        },
        "R52": {
          "direction": "output",
          "bits": [ 386 ]
        },
        "R53": {
          "direction": "output",
          "bits": [ 387 ]
        },
        "CO0": {
          "direction": "output",
          "bits": [ 388 ]
        },
        "CO1": {
          "direction": "output",
          "bits": [ 389 ]
        },
        "CO2": {
          "direction": "output",
          "bits": [ 390 ]
        },
        "CO3": {
          "direction": "output",
          "bits": [ 391 ]
        },
        "CO4": {
          "direction": "output",
          "bits": [ 392 ]
        },
        "CO5": {
          "direction": "output",
          "bits": [ 393 ]
        },
        "CO6": {
          "direction": "output",
          "bits": [ 394 ]
        },
        "CO7": {
          "direction": "output",
          "bits": [ 395 ]
        },
        "CO8": {
          "direction": "output",
          "bits": [ 396 ]
        },
        "CO9": {
          "direction": "output",
          "bits": [ 397 ]
        },
        "CO10": {
          "direction": "output",
          "bits": [ 398 ]
        },
        "CO11": {
          "direction": "output",
          "bits": [ 399 ]
        },
        "CO12": {
          "direction": "output",
          "bits": [ 400 ]
        },
        "CO13": {
          "direction": "output",
          "bits": [ 401 ]
        },
        "CO14": {
          "direction": "output",
          "bits": [ 402 ]
        },
        "CO15": {
          "direction": "output",
          "bits": [ 403 ]
        },
        "CO16": {
          "direction": "output",
          "bits": [ 404 ]
        },
        "CO17": {
          "direction": "output",
          "bits": [ 405 ]
        },
        "CO18": {
          "direction": "output",
          "bits": [ 406 ]
        },
        "CO19": {
          "direction": "output",
          "bits": [ 407 ]
        },
        "CO20": {
          "direction": "output",
          "bits": [ 408 ]
        },
        "CO21": {
          "direction": "output",
          "bits": [ 409 ]
        },
        "CO22": {
          "direction": "output",
          "bits": [ 410 ]
        },
        "CO23": {
          "direction": "output",
          "bits": [ 411 ]
        },
        "CO24": {
          "direction": "output",
          "bits": [ 412 ]
        },
        "CO25": {
          "direction": "output",
          "bits": [ 413 ]
        },
        "CO26": {
          "direction": "output",
          "bits": [ 414 ]
        },
        "CO27": {
          "direction": "output",
          "bits": [ 415 ]
        },
        "CO28": {
          "direction": "output",
          "bits": [ 416 ]
        },
        "CO29": {
          "direction": "output",
          "bits": [ 417 ]
        },
        "CO30": {
          "direction": "output",
          "bits": [ 418 ]
        },
        "CO31": {
          "direction": "output",
          "bits": [ 419 ]
        },
        "CO32": {
          "direction": "output",
          "bits": [ 420 ]
        },
        "CO33": {
          "direction": "output",
          "bits": [ 421 ]
        },
        "CO34": {
          "direction": "output",
          "bits": [ 422 ]
        },
        "CO35": {
          "direction": "output",
          "bits": [ 423 ]
        },
        "CO36": {
          "direction": "output",
          "bits": [ 424 ]
        },
        "CO37": {
          "direction": "output",
          "bits": [ 425 ]
        },
        "CO38": {
          "direction": "output",
          "bits": [ 426 ]
        },
        "CO39": {
          "direction": "output",
          "bits": [ 427 ]
        },
        "CO40": {
          "direction": "output",
          "bits": [ 428 ]
        },
        "CO41": {
          "direction": "output",
          "bits": [ 429 ]
        },
        "CO42": {
          "direction": "output",
          "bits": [ 430 ]
        },
        "CO43": {
          "direction": "output",
          "bits": [ 431 ]
        },
        "CO44": {
          "direction": "output",
          "bits": [ 432 ]
        },
        "CO45": {
          "direction": "output",
          "bits": [ 433 ]
        },
        "CO46": {
          "direction": "output",
          "bits": [ 434 ]
        },
        "CO47": {
          "direction": "output",
          "bits": [ 435 ]
        },
        "CO48": {
          "direction": "output",
          "bits": [ 436 ]
        },
        "CO49": {
          "direction": "output",
          "bits": [ 437 ]
        },
        "CO50": {
          "direction": "output",
          "bits": [ 438 ]
        },
        "CO51": {
          "direction": "output",
          "bits": [ 439 ]
        },
        "CO52": {
          "direction": "output",
          "bits": [ 440 ]
        },
        "CO53": {
          "direction": "output",
          "bits": [ 441 ]
        },
        "EQZ": {
          "direction": "output",
          "bits": [ 442 ]
        },
        "EQZM": {
          "direction": "output",
          "bits": [ 443 ]
        },
        "EQOM": {
          "direction": "output",
          "bits": [ 444 ]
        },
        "EQPAT": {
          "direction": "output",
          "bits": [ 445 ]
        },
        "EQPATB": {
          "direction": "output",
          "bits": [ 446 ]
        },
        "OVER": {
          "direction": "output",
          "bits": [ 447 ]
        },
        "UNDER": {
          "direction": "output",
          "bits": [ 448 ]
        },
        "OVERUNDER": {
          "direction": "output",
          "bits": [ 449 ]
        },
        "SIGNEDR": {
          "direction": "output",
          "bits": [ 450 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A0": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.8-56.10"
          }
        },
        "A1": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.12-56.14"
          }
        },
        "A10": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.48-56.51"
          }
        },
        "A11": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.53-56.56"
          }
        },
        "A12": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.58-56.61"
          }
        },
        "A13": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.63-56.66"
          }
        },
        "A14": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.68-56.71"
          }
        },
        "A15": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.73-56.76"
          }
        },
        "A16": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.78-56.81"
          }
        },
        "A17": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.83-56.86"
          }
        },
        "A18": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.88-56.91"
          }
        },
        "A19": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.93-56.96"
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.16-56.18"
          }
        },
        "A20": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.98-56.101"
          }
        },
        "A21": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.103-56.106"
          }
        },
        "A22": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.108-56.111"
          }
        },
        "A23": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.113-56.116"
          }
        },
        "A24": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.118-56.121"
          }
        },
        "A25": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.123-56.126"
          }
        },
        "A26": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.128-56.131"
          }
        },
        "A27": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.133-56.136"
          }
        },
        "A28": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.138-56.141"
          }
        },
        "A29": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.143-56.146"
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.20-56.22"
          }
        },
        "A30": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.148-56.151"
          }
        },
        "A31": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.153-56.156"
          }
        },
        "A32": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.158-56.161"
          }
        },
        "A33": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.163-56.166"
          }
        },
        "A34": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.168-56.171"
          }
        },
        "A35": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.173-56.176"
          }
        },
        "A4": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.24-56.26"
          }
        },
        "A5": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.28-56.30"
          }
        },
        "A6": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.32-56.34"
          }
        },
        "A7": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.36-56.38"
          }
        },
        "A8": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.40-56.42"
          }
        },
        "A9": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.44-56.46"
          }
        },
        "B0": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.8-57.10"
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.12-57.14"
          }
        },
        "B10": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.48-57.51"
          }
        },
        "B11": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.53-57.56"
          }
        },
        "B12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.58-57.61"
          }
        },
        "B13": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.63-57.66"
          }
        },
        "B14": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.68-57.71"
          }
        },
        "B15": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.73-57.76"
          }
        },
        "B16": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.78-57.81"
          }
        },
        "B17": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.83-57.86"
          }
        },
        "B18": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.88-57.91"
          }
        },
        "B19": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.93-57.96"
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.16-57.18"
          }
        },
        "B20": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.98-57.101"
          }
        },
        "B21": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.103-57.106"
          }
        },
        "B22": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.108-57.111"
          }
        },
        "B23": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.113-57.116"
          }
        },
        "B24": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.118-57.121"
          }
        },
        "B25": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.123-57.126"
          }
        },
        "B26": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.128-57.131"
          }
        },
        "B27": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.133-57.136"
          }
        },
        "B28": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.138-57.141"
          }
        },
        "B29": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.143-57.146"
          }
        },
        "B3": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.20-57.22"
          }
        },
        "B30": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.148-57.151"
          }
        },
        "B31": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.153-57.156"
          }
        },
        "B32": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.158-57.161"
          }
        },
        "B33": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.163-57.166"
          }
        },
        "B34": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.168-57.171"
          }
        },
        "B35": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.173-57.176"
          }
        },
        "B4": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.24-57.26"
          }
        },
        "B5": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.28-57.30"
          }
        },
        "B6": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.32-57.34"
          }
        },
        "B7": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.36-57.38"
          }
        },
        "B8": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.40-57.42"
          }
        },
        "B9": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.44-57.46"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.8-58.10"
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.12-58.14"
          }
        },
        "C10": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.48-58.51"
          }
        },
        "C11": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.53-58.56"
          }
        },
        "C12": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.58-58.61"
          }
        },
        "C13": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.63-58.66"
          }
        },
        "C14": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.68-58.71"
          }
        },
        "C15": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.73-58.76"
          }
        },
        "C16": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.78-58.81"
          }
        },
        "C17": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.83-58.86"
          }
        },
        "C18": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.88-58.91"
          }
        },
        "C19": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.93-58.96"
          }
        },
        "C2": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.16-58.18"
          }
        },
        "C20": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.98-58.101"
          }
        },
        "C21": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.103-58.106"
          }
        },
        "C22": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.108-58.111"
          }
        },
        "C23": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.113-58.116"
          }
        },
        "C24": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.118-58.121"
          }
        },
        "C25": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.123-58.126"
          }
        },
        "C26": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.128-58.131"
          }
        },
        "C27": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.133-58.136"
          }
        },
        "C28": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.138-58.141"
          }
        },
        "C29": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.143-58.146"
          }
        },
        "C3": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.20-58.22"
          }
        },
        "C30": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.148-58.151"
          }
        },
        "C31": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.153-58.156"
          }
        },
        "C32": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.158-58.161"
          }
        },
        "C33": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.163-58.166"
          }
        },
        "C34": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.168-58.171"
          }
        },
        "C35": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.173-58.176"
          }
        },
        "C36": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.178-58.181"
          }
        },
        "C37": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.183-58.186"
          }
        },
        "C38": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.188-58.191"
          }
        },
        "C39": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.193-58.196"
          }
        },
        "C4": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.24-58.26"
          }
        },
        "C40": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.198-58.201"
          }
        },
        "C41": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.203-58.206"
          }
        },
        "C42": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.208-58.211"
          }
        },
        "C43": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.213-58.216"
          }
        },
        "C44": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.218-58.221"
          }
        },
        "C45": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.223-58.226"
          }
        },
        "C46": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.228-58.231"
          }
        },
        "C47": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.233-58.236"
          }
        },
        "C48": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.238-58.241"
          }
        },
        "C49": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.243-58.246"
          }
        },
        "C5": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.28-58.30"
          }
        },
        "C50": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.248-58.251"
          }
        },
        "C51": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.253-58.256"
          }
        },
        "C52": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.258-58.261"
          }
        },
        "C53": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.263-58.266"
          }
        },
        "C6": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.32-58.34"
          }
        },
        "C7": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.36-58.38"
          }
        },
        "C8": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.40-58.42"
          }
        },
        "C9": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.44-58.46"
          }
        },
        "CE0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:53.8-53.11"
          }
        },
        "CE1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:53.13-53.16"
          }
        },
        "CE2": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:53.18-53.21"
          }
        },
        "CE3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:53.23-53.26"
          }
        },
        "CFB0": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.8-59.12"
          }
        },
        "CFB1": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.14-59.18"
          }
        },
        "CFB10": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.68-59.73"
          }
        },
        "CFB11": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.75-59.80"
          }
        },
        "CFB12": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.82-59.87"
          }
        },
        "CFB13": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.89-59.94"
          }
        },
        "CFB14": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.96-59.101"
          }
        },
        "CFB15": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.103-59.108"
          }
        },
        "CFB16": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.110-59.115"
          }
        },
        "CFB17": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.117-59.122"
          }
        },
        "CFB18": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.124-59.129"
          }
        },
        "CFB19": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.131-59.136"
          }
        },
        "CFB2": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.20-59.24"
          }
        },
        "CFB20": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.138-59.143"
          }
        },
        "CFB21": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.145-59.150"
          }
        },
        "CFB22": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.152-59.157"
          }
        },
        "CFB23": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.159-59.164"
          }
        },
        "CFB24": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.166-59.171"
          }
        },
        "CFB25": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.173-59.178"
          }
        },
        "CFB26": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.180-59.185"
          }
        },
        "CFB27": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.187-59.192"
          }
        },
        "CFB28": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.194-59.199"
          }
        },
        "CFB29": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.201-59.206"
          }
        },
        "CFB3": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.26-59.30"
          }
        },
        "CFB30": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.208-59.213"
          }
        },
        "CFB31": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.215-59.220"
          }
        },
        "CFB32": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.222-59.227"
          }
        },
        "CFB33": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.229-59.234"
          }
        },
        "CFB34": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.236-59.241"
          }
        },
        "CFB35": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.243-59.248"
          }
        },
        "CFB36": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.250-59.255"
          }
        },
        "CFB37": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.257-59.262"
          }
        },
        "CFB38": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.264-59.269"
          }
        },
        "CFB39": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.271-59.276"
          }
        },
        "CFB4": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.32-59.36"
          }
        },
        "CFB40": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.278-59.283"
          }
        },
        "CFB41": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.285-59.290"
          }
        },
        "CFB42": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.292-59.297"
          }
        },
        "CFB43": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.299-59.304"
          }
        },
        "CFB44": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.306-59.311"
          }
        },
        "CFB45": {
          "hide_name": 0,
          "bits": [ 188 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.313-59.318"
          }
        },
        "CFB46": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.320-59.325"
          }
        },
        "CFB47": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.327-59.332"
          }
        },
        "CFB48": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.334-59.339"
          }
        },
        "CFB49": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.341-59.346"
          }
        },
        "CFB5": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.38-59.42"
          }
        },
        "CFB50": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.348-59.353"
          }
        },
        "CFB51": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.355-59.360"
          }
        },
        "CFB52": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.362-59.367"
          }
        },
        "CFB53": {
          "hide_name": 0,
          "bits": [ 196 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.369-59.374"
          }
        },
        "CFB6": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.44-59.48"
          }
        },
        "CFB7": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.50-59.54"
          }
        },
        "CFB8": {
          "hide_name": 0,
          "bits": [ 151 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.56-59.60"
          }
        },
        "CFB9": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.62-59.66"
          }
        },
        "CIN0": {
          "hide_name": 0,
          "bits": [ 269 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.8-62.12"
          }
        },
        "CIN1": {
          "hide_name": 0,
          "bits": [ 270 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.14-62.18"
          }
        },
        "CIN10": {
          "hide_name": 0,
          "bits": [ 279 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.68-62.73"
          }
        },
        "CIN11": {
          "hide_name": 0,
          "bits": [ 280 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.75-62.80"
          }
        },
        "CIN12": {
          "hide_name": 0,
          "bits": [ 281 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.82-62.87"
          }
        },
        "CIN13": {
          "hide_name": 0,
          "bits": [ 282 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.89-62.94"
          }
        },
        "CIN14": {
          "hide_name": 0,
          "bits": [ 283 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.96-62.101"
          }
        },
        "CIN15": {
          "hide_name": 0,
          "bits": [ 284 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.103-62.108"
          }
        },
        "CIN16": {
          "hide_name": 0,
          "bits": [ 285 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.110-62.115"
          }
        },
        "CIN17": {
          "hide_name": 0,
          "bits": [ 286 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.117-62.122"
          }
        },
        "CIN18": {
          "hide_name": 0,
          "bits": [ 287 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.124-62.129"
          }
        },
        "CIN19": {
          "hide_name": 0,
          "bits": [ 288 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.131-62.136"
          }
        },
        "CIN2": {
          "hide_name": 0,
          "bits": [ 271 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.20-62.24"
          }
        },
        "CIN20": {
          "hide_name": 0,
          "bits": [ 289 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.138-62.143"
          }
        },
        "CIN21": {
          "hide_name": 0,
          "bits": [ 290 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.145-62.150"
          }
        },
        "CIN22": {
          "hide_name": 0,
          "bits": [ 291 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.152-62.157"
          }
        },
        "CIN23": {
          "hide_name": 0,
          "bits": [ 292 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.159-62.164"
          }
        },
        "CIN24": {
          "hide_name": 0,
          "bits": [ 293 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.166-62.171"
          }
        },
        "CIN25": {
          "hide_name": 0,
          "bits": [ 294 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.173-62.178"
          }
        },
        "CIN26": {
          "hide_name": 0,
          "bits": [ 295 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.180-62.185"
          }
        },
        "CIN27": {
          "hide_name": 0,
          "bits": [ 296 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.187-62.192"
          }
        },
        "CIN28": {
          "hide_name": 0,
          "bits": [ 297 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.194-62.199"
          }
        },
        "CIN29": {
          "hide_name": 0,
          "bits": [ 298 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.201-62.206"
          }
        },
        "CIN3": {
          "hide_name": 0,
          "bits": [ 272 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.26-62.30"
          }
        },
        "CIN30": {
          "hide_name": 0,
          "bits": [ 299 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.208-62.213"
          }
        },
        "CIN31": {
          "hide_name": 0,
          "bits": [ 300 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.215-62.220"
          }
        },
        "CIN32": {
          "hide_name": 0,
          "bits": [ 301 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.222-62.227"
          }
        },
        "CIN33": {
          "hide_name": 0,
          "bits": [ 302 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.229-62.234"
          }
        },
        "CIN34": {
          "hide_name": 0,
          "bits": [ 303 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.236-62.241"
          }
        },
        "CIN35": {
          "hide_name": 0,
          "bits": [ 304 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.243-62.248"
          }
        },
        "CIN36": {
          "hide_name": 0,
          "bits": [ 305 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.250-62.255"
          }
        },
        "CIN37": {
          "hide_name": 0,
          "bits": [ 306 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.257-62.262"
          }
        },
        "CIN38": {
          "hide_name": 0,
          "bits": [ 307 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.264-62.269"
          }
        },
        "CIN39": {
          "hide_name": 0,
          "bits": [ 308 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.271-62.276"
          }
        },
        "CIN4": {
          "hide_name": 0,
          "bits": [ 273 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.32-62.36"
          }
        },
        "CIN40": {
          "hide_name": 0,
          "bits": [ 309 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.278-62.283"
          }
        },
        "CIN41": {
          "hide_name": 0,
          "bits": [ 310 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.285-62.290"
          }
        },
        "CIN42": {
          "hide_name": 0,
          "bits": [ 311 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.292-62.297"
          }
        },
        "CIN43": {
          "hide_name": 0,
          "bits": [ 312 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.299-62.304"
          }
        },
        "CIN44": {
          "hide_name": 0,
          "bits": [ 313 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.306-62.311"
          }
        },
        "CIN45": {
          "hide_name": 0,
          "bits": [ 314 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.313-62.318"
          }
        },
        "CIN46": {
          "hide_name": 0,
          "bits": [ 315 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.320-62.325"
          }
        },
        "CIN47": {
          "hide_name": 0,
          "bits": [ 316 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.327-62.332"
          }
        },
        "CIN48": {
          "hide_name": 0,
          "bits": [ 317 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.334-62.339"
          }
        },
        "CIN49": {
          "hide_name": 0,
          "bits": [ 318 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.341-62.346"
          }
        },
        "CIN5": {
          "hide_name": 0,
          "bits": [ 274 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.38-62.42"
          }
        },
        "CIN50": {
          "hide_name": 0,
          "bits": [ 319 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.348-62.353"
          }
        },
        "CIN51": {
          "hide_name": 0,
          "bits": [ 320 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.355-62.360"
          }
        },
        "CIN52": {
          "hide_name": 0,
          "bits": [ 321 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.362-62.367"
          }
        },
        "CIN53": {
          "hide_name": 0,
          "bits": [ 322 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.369-62.374"
          }
        },
        "CIN6": {
          "hide_name": 0,
          "bits": [ 275 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.44-62.48"
          }
        },
        "CIN7": {
          "hide_name": 0,
          "bits": [ 276 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.50-62.54"
          }
        },
        "CIN8": {
          "hide_name": 0,
          "bits": [ 277 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.56-62.60"
          }
        },
        "CIN9": {
          "hide_name": 0,
          "bits": [ 278 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.62-62.66"
          }
        },
        "CLK0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:52.8-52.12"
          }
        },
        "CLK1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:52.14-52.18"
          }
        },
        "CLK2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:52.20-52.24"
          }
        },
        "CLK3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:52.26-52.30"
          }
        },
        "CO0": {
          "hide_name": 0,
          "bits": [ 388 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.9-65.12"
          }
        },
        "CO1": {
          "hide_name": 0,
          "bits": [ 389 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.14-65.17"
          }
        },
        "CO10": {
          "hide_name": 0,
          "bits": [ 398 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.59-65.63"
          }
        },
        "CO11": {
          "hide_name": 0,
          "bits": [ 399 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.65-65.69"
          }
        },
        "CO12": {
          "hide_name": 0,
          "bits": [ 400 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.71-65.75"
          }
        },
        "CO13": {
          "hide_name": 0,
          "bits": [ 401 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.77-65.81"
          }
        },
        "CO14": {
          "hide_name": 0,
          "bits": [ 402 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.83-65.87"
          }
        },
        "CO15": {
          "hide_name": 0,
          "bits": [ 403 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.89-65.93"
          }
        },
        "CO16": {
          "hide_name": 0,
          "bits": [ 404 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.95-65.99"
          }
        },
        "CO17": {
          "hide_name": 0,
          "bits": [ 405 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.101-65.105"
          }
        },
        "CO18": {
          "hide_name": 0,
          "bits": [ 406 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.107-65.111"
          }
        },
        "CO19": {
          "hide_name": 0,
          "bits": [ 407 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.113-65.117"
          }
        },
        "CO2": {
          "hide_name": 0,
          "bits": [ 390 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.19-65.22"
          }
        },
        "CO20": {
          "hide_name": 0,
          "bits": [ 408 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.119-65.123"
          }
        },
        "CO21": {
          "hide_name": 0,
          "bits": [ 409 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.125-65.129"
          }
        },
        "CO22": {
          "hide_name": 0,
          "bits": [ 410 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.131-65.135"
          }
        },
        "CO23": {
          "hide_name": 0,
          "bits": [ 411 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.137-65.141"
          }
        },
        "CO24": {
          "hide_name": 0,
          "bits": [ 412 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.143-65.147"
          }
        },
        "CO25": {
          "hide_name": 0,
          "bits": [ 413 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.149-65.153"
          }
        },
        "CO26": {
          "hide_name": 0,
          "bits": [ 414 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.155-65.159"
          }
        },
        "CO27": {
          "hide_name": 0,
          "bits": [ 415 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.161-65.165"
          }
        },
        "CO28": {
          "hide_name": 0,
          "bits": [ 416 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.167-65.171"
          }
        },
        "CO29": {
          "hide_name": 0,
          "bits": [ 417 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.173-65.177"
          }
        },
        "CO3": {
          "hide_name": 0,
          "bits": [ 391 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.24-65.27"
          }
        },
        "CO30": {
          "hide_name": 0,
          "bits": [ 418 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.179-65.183"
          }
        },
        "CO31": {
          "hide_name": 0,
          "bits": [ 419 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.185-65.189"
          }
        },
        "CO32": {
          "hide_name": 0,
          "bits": [ 420 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.191-65.195"
          }
        },
        "CO33": {
          "hide_name": 0,
          "bits": [ 421 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.197-65.201"
          }
        },
        "CO34": {
          "hide_name": 0,
          "bits": [ 422 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.203-65.207"
          }
        },
        "CO35": {
          "hide_name": 0,
          "bits": [ 423 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.209-65.213"
          }
        },
        "CO36": {
          "hide_name": 0,
          "bits": [ 424 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.215-65.219"
          }
        },
        "CO37": {
          "hide_name": 0,
          "bits": [ 425 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.221-65.225"
          }
        },
        "CO38": {
          "hide_name": 0,
          "bits": [ 426 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.227-65.231"
          }
        },
        "CO39": {
          "hide_name": 0,
          "bits": [ 427 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.233-65.237"
          }
        },
        "CO4": {
          "hide_name": 0,
          "bits": [ 392 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.29-65.32"
          }
        },
        "CO40": {
          "hide_name": 0,
          "bits": [ 428 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.239-65.243"
          }
        },
        "CO41": {
          "hide_name": 0,
          "bits": [ 429 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.245-65.249"
          }
        },
        "CO42": {
          "hide_name": 0,
          "bits": [ 430 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.251-65.255"
          }
        },
        "CO43": {
          "hide_name": 0,
          "bits": [ 431 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.257-65.261"
          }
        },
        "CO44": {
          "hide_name": 0,
          "bits": [ 432 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.263-65.267"
          }
        },
        "CO45": {
          "hide_name": 0,
          "bits": [ 433 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.269-65.273"
          }
        },
        "CO46": {
          "hide_name": 0,
          "bits": [ 434 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.275-65.279"
          }
        },
        "CO47": {
          "hide_name": 0,
          "bits": [ 435 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.281-65.285"
          }
        },
        "CO48": {
          "hide_name": 0,
          "bits": [ 436 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.287-65.291"
          }
        },
        "CO49": {
          "hide_name": 0,
          "bits": [ 437 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.293-65.297"
          }
        },
        "CO5": {
          "hide_name": 0,
          "bits": [ 393 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.34-65.37"
          }
        },
        "CO50": {
          "hide_name": 0,
          "bits": [ 438 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.299-65.303"
          }
        },
        "CO51": {
          "hide_name": 0,
          "bits": [ 439 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.305-65.309"
          }
        },
        "CO52": {
          "hide_name": 0,
          "bits": [ 440 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.311-65.315"
          }
        },
        "CO53": {
          "hide_name": 0,
          "bits": [ 441 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.317-65.321"
          }
        },
        "CO6": {
          "hide_name": 0,
          "bits": [ 394 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.39-65.42"
          }
        },
        "CO7": {
          "hide_name": 0,
          "bits": [ 395 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.44-65.47"
          }
        },
        "CO8": {
          "hide_name": 0,
          "bits": [ 396 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.49-65.52"
          }
        },
        "CO9": {
          "hide_name": 0,
          "bits": [ 397 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.54-65.57"
          }
        },
        "EQOM": {
          "hide_name": 0,
          "bits": [ 444 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:66.20-66.24"
          }
        },
        "EQPAT": {
          "hide_name": 0,
          "bits": [ 445 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:66.26-66.31"
          }
        },
        "EQPATB": {
          "hide_name": 0,
          "bits": [ 446 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:66.33-66.39"
          }
        },
        "EQZ": {
          "hide_name": 0,
          "bits": [ 442 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:66.9-66.12"
          }
        },
        "EQZM": {
          "hide_name": 0,
          "bits": [ 443 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:66.14-66.18"
          }
        },
        "MA0": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.8-60.11"
          }
        },
        "MA1": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.13-60.16"
          }
        },
        "MA10": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.58-60.62"
          }
        },
        "MA11": {
          "hide_name": 0,
          "bits": [ 208 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.64-60.68"
          }
        },
        "MA12": {
          "hide_name": 0,
          "bits": [ 209 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.70-60.74"
          }
        },
        "MA13": {
          "hide_name": 0,
          "bits": [ 210 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.76-60.80"
          }
        },
        "MA14": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.82-60.86"
          }
        },
        "MA15": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.88-60.92"
          }
        },
        "MA16": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.94-60.98"
          }
        },
        "MA17": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.100-60.104"
          }
        },
        "MA18": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.106-60.110"
          }
        },
        "MA19": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.112-60.116"
          }
        },
        "MA2": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.18-60.21"
          }
        },
        "MA20": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.118-60.122"
          }
        },
        "MA21": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.124-60.128"
          }
        },
        "MA22": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.130-60.134"
          }
        },
        "MA23": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.136-60.140"
          }
        },
        "MA24": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.142-60.146"
          }
        },
        "MA25": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.148-60.152"
          }
        },
        "MA26": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.154-60.158"
          }
        },
        "MA27": {
          "hide_name": 0,
          "bits": [ 224 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.160-60.164"
          }
        },
        "MA28": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.166-60.170"
          }
        },
        "MA29": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.172-60.176"
          }
        },
        "MA3": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.23-60.26"
          }
        },
        "MA30": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.178-60.182"
          }
        },
        "MA31": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.184-60.188"
          }
        },
        "MA32": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.190-60.194"
          }
        },
        "MA33": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.196-60.200"
          }
        },
        "MA34": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.202-60.206"
          }
        },
        "MA35": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.208-60.212"
          }
        },
        "MA4": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.28-60.31"
          }
        },
        "MA5": {
          "hide_name": 0,
          "bits": [ 202 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.33-60.36"
          }
        },
        "MA6": {
          "hide_name": 0,
          "bits": [ 203 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.38-60.41"
          }
        },
        "MA7": {
          "hide_name": 0,
          "bits": [ 204 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.43-60.46"
          }
        },
        "MA8": {
          "hide_name": 0,
          "bits": [ 205 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.48-60.51"
          }
        },
        "MA9": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.53-60.56"
          }
        },
        "MB0": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.8-61.11"
          }
        },
        "MB1": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.13-61.16"
          }
        },
        "MB10": {
          "hide_name": 0,
          "bits": [ 243 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.58-61.62"
          }
        },
        "MB11": {
          "hide_name": 0,
          "bits": [ 244 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.64-61.68"
          }
        },
        "MB12": {
          "hide_name": 0,
          "bits": [ 245 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.70-61.74"
          }
        },
        "MB13": {
          "hide_name": 0,
          "bits": [ 246 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.76-61.80"
          }
        },
        "MB14": {
          "hide_name": 0,
          "bits": [ 247 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.82-61.86"
          }
        },
        "MB15": {
          "hide_name": 0,
          "bits": [ 248 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.88-61.92"
          }
        },
        "MB16": {
          "hide_name": 0,
          "bits": [ 249 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.94-61.98"
          }
        },
        "MB17": {
          "hide_name": 0,
          "bits": [ 250 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.100-61.104"
          }
        },
        "MB18": {
          "hide_name": 0,
          "bits": [ 251 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.106-61.110"
          }
        },
        "MB19": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.112-61.116"
          }
        },
        "MB2": {
          "hide_name": 0,
          "bits": [ 235 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.18-61.21"
          }
        },
        "MB20": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.118-61.122"
          }
        },
        "MB21": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.124-61.128"
          }
        },
        "MB22": {
          "hide_name": 0,
          "bits": [ 255 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.130-61.134"
          }
        },
        "MB23": {
          "hide_name": 0,
          "bits": [ 256 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.136-61.140"
          }
        },
        "MB24": {
          "hide_name": 0,
          "bits": [ 257 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.142-61.146"
          }
        },
        "MB25": {
          "hide_name": 0,
          "bits": [ 258 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.148-61.152"
          }
        },
        "MB26": {
          "hide_name": 0,
          "bits": [ 259 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.154-61.158"
          }
        },
        "MB27": {
          "hide_name": 0,
          "bits": [ 260 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.160-61.164"
          }
        },
        "MB28": {
          "hide_name": 0,
          "bits": [ 261 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.166-61.170"
          }
        },
        "MB29": {
          "hide_name": 0,
          "bits": [ 262 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.172-61.176"
          }
        },
        "MB3": {
          "hide_name": 0,
          "bits": [ 236 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.23-61.26"
          }
        },
        "MB30": {
          "hide_name": 0,
          "bits": [ 263 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.178-61.182"
          }
        },
        "MB31": {
          "hide_name": 0,
          "bits": [ 264 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.184-61.188"
          }
        },
        "MB32": {
          "hide_name": 0,
          "bits": [ 265 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.190-61.194"
          }
        },
        "MB33": {
          "hide_name": 0,
          "bits": [ 266 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.196-61.200"
          }
        },
        "MB34": {
          "hide_name": 0,
          "bits": [ 267 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.202-61.206"
          }
        },
        "MB35": {
          "hide_name": 0,
          "bits": [ 268 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.208-61.212"
          }
        },
        "MB4": {
          "hide_name": 0,
          "bits": [ 237 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.28-61.31"
          }
        },
        "MB5": {
          "hide_name": 0,
          "bits": [ 238 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.33-61.36"
          }
        },
        "MB6": {
          "hide_name": 0,
          "bits": [ 239 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.38-61.41"
          }
        },
        "MB7": {
          "hide_name": 0,
          "bits": [ 240 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.43-61.46"
          }
        },
        "MB8": {
          "hide_name": 0,
          "bits": [ 241 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.48-61.51"
          }
        },
        "MB9": {
          "hide_name": 0,
          "bits": [ 242 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.53-61.56"
          }
        },
        "OP0": {
          "hide_name": 0,
          "bits": [ 323 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:63.8-63.11"
          }
        },
        "OP1": {
          "hide_name": 0,
          "bits": [ 324 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:63.13-63.16"
          }
        },
        "OP10": {
          "hide_name": 0,
          "bits": [ 333 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:63.58-63.62"
          }
        },
        "OP2": {
          "hide_name": 0,
          "bits": [ 325 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:63.18-63.21"
          }
        },
        "OP3": {
          "hide_name": 0,
          "bits": [ 326 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:63.23-63.26"
          }
        },
        "OP4": {
          "hide_name": 0,
          "bits": [ 327 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:63.28-63.31"
          }
        },
        "OP5": {
          "hide_name": 0,
          "bits": [ 328 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:63.33-63.36"
          }
        },
        "OP6": {
          "hide_name": 0,
          "bits": [ 329 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:63.38-63.41"
          }
        },
        "OP7": {
          "hide_name": 0,
          "bits": [ 330 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:63.43-63.46"
          }
        },
        "OP8": {
          "hide_name": 0,
          "bits": [ 331 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:63.48-63.51"
          }
        },
        "OP9": {
          "hide_name": 0,
          "bits": [ 332 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:63.53-63.56"
          }
        },
        "OVER": {
          "hide_name": 0,
          "bits": [ 447 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:67.9-67.13"
          }
        },
        "OVERUNDER": {
          "hide_name": 0,
          "bits": [ 449 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:67.22-67.31"
          }
        },
        "R0": {
          "hide_name": 0,
          "bits": [ 334 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.9-64.11"
          }
        },
        "R1": {
          "hide_name": 0,
          "bits": [ 335 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.13-64.15"
          }
        },
        "R10": {
          "hide_name": 0,
          "bits": [ 344 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.49-64.52"
          }
        },
        "R11": {
          "hide_name": 0,
          "bits": [ 345 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.54-64.57"
          }
        },
        "R12": {
          "hide_name": 0,
          "bits": [ 346 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.59-64.62"
          }
        },
        "R13": {
          "hide_name": 0,
          "bits": [ 347 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.64-64.67"
          }
        },
        "R14": {
          "hide_name": 0,
          "bits": [ 348 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.69-64.72"
          }
        },
        "R15": {
          "hide_name": 0,
          "bits": [ 349 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.74-64.77"
          }
        },
        "R16": {
          "hide_name": 0,
          "bits": [ 350 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.79-64.82"
          }
        },
        "R17": {
          "hide_name": 0,
          "bits": [ 351 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.84-64.87"
          }
        },
        "R18": {
          "hide_name": 0,
          "bits": [ 352 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.89-64.92"
          }
        },
        "R19": {
          "hide_name": 0,
          "bits": [ 353 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.94-64.97"
          }
        },
        "R2": {
          "hide_name": 0,
          "bits": [ 336 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.17-64.19"
          }
        },
        "R20": {
          "hide_name": 0,
          "bits": [ 354 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.99-64.102"
          }
        },
        "R21": {
          "hide_name": 0,
          "bits": [ 355 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.104-64.107"
          }
        },
        "R22": {
          "hide_name": 0,
          "bits": [ 356 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.109-64.112"
          }
        },
        "R23": {
          "hide_name": 0,
          "bits": [ 357 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.114-64.117"
          }
        },
        "R24": {
          "hide_name": 0,
          "bits": [ 358 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.119-64.122"
          }
        },
        "R25": {
          "hide_name": 0,
          "bits": [ 359 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.124-64.127"
          }
        },
        "R26": {
          "hide_name": 0,
          "bits": [ 360 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.129-64.132"
          }
        },
        "R27": {
          "hide_name": 0,
          "bits": [ 361 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.134-64.137"
          }
        },
        "R28": {
          "hide_name": 0,
          "bits": [ 362 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.139-64.142"
          }
        },
        "R29": {
          "hide_name": 0,
          "bits": [ 363 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.144-64.147"
          }
        },
        "R3": {
          "hide_name": 0,
          "bits": [ 337 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.21-64.23"
          }
        },
        "R30": {
          "hide_name": 0,
          "bits": [ 364 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.149-64.152"
          }
        },
        "R31": {
          "hide_name": 0,
          "bits": [ 365 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.154-64.157"
          }
        },
        "R32": {
          "hide_name": 0,
          "bits": [ 366 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.159-64.162"
          }
        },
        "R33": {
          "hide_name": 0,
          "bits": [ 367 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.164-64.167"
          }
        },
        "R34": {
          "hide_name": 0,
          "bits": [ 368 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.169-64.172"
          }
        },
        "R35": {
          "hide_name": 0,
          "bits": [ 369 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.174-64.177"
          }
        },
        "R36": {
          "hide_name": 0,
          "bits": [ 370 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.179-64.182"
          }
        },
        "R37": {
          "hide_name": 0,
          "bits": [ 371 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.184-64.187"
          }
        },
        "R38": {
          "hide_name": 0,
          "bits": [ 372 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.189-64.192"
          }
        },
        "R39": {
          "hide_name": 0,
          "bits": [ 373 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.194-64.197"
          }
        },
        "R4": {
          "hide_name": 0,
          "bits": [ 338 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.25-64.27"
          }
        },
        "R40": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.199-64.202"
          }
        },
        "R41": {
          "hide_name": 0,
          "bits": [ 375 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.204-64.207"
          }
        },
        "R42": {
          "hide_name": 0,
          "bits": [ 376 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.209-64.212"
          }
        },
        "R43": {
          "hide_name": 0,
          "bits": [ 377 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.214-64.217"
          }
        },
        "R44": {
          "hide_name": 0,
          "bits": [ 378 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.219-64.222"
          }
        },
        "R45": {
          "hide_name": 0,
          "bits": [ 379 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.224-64.227"
          }
        },
        "R46": {
          "hide_name": 0,
          "bits": [ 380 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.229-64.232"
          }
        },
        "R47": {
          "hide_name": 0,
          "bits": [ 381 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.234-64.237"
          }
        },
        "R48": {
          "hide_name": 0,
          "bits": [ 382 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.239-64.242"
          }
        },
        "R49": {
          "hide_name": 0,
          "bits": [ 383 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.244-64.247"
          }
        },
        "R5": {
          "hide_name": 0,
          "bits": [ 339 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.29-64.31"
          }
        },
        "R50": {
          "hide_name": 0,
          "bits": [ 384 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.249-64.252"
          }
        },
        "R51": {
          "hide_name": 0,
          "bits": [ 385 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.254-64.257"
          }
        },
        "R52": {
          "hide_name": 0,
          "bits": [ 386 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.259-64.262"
          }
        },
        "R53": {
          "hide_name": 0,
          "bits": [ 387 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.264-64.267"
          }
        },
        "R6": {
          "hide_name": 0,
          "bits": [ 340 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.33-64.35"
          }
        },
        "R7": {
          "hide_name": 0,
          "bits": [ 341 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.37-64.39"
          }
        },
        "R8": {
          "hide_name": 0,
          "bits": [ 342 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.41-64.43"
          }
        },
        "R9": {
          "hide_name": 0,
          "bits": [ 343 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.45-64.47"
          }
        },
        "RST0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:54.8-54.12"
          }
        },
        "RST1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:54.14-54.18"
          }
        },
        "RST2": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:54.20-54.24"
          }
        },
        "RST3": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:54.26-54.30"
          }
        },
        "SIGNEDCIN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:55.28-55.37"
          }
        },
        "SIGNEDIA": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:55.8-55.16"
          }
        },
        "SIGNEDIB": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:55.18-55.26"
          }
        },
        "SIGNEDR": {
          "hide_name": 0,
          "bits": [ 450 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:68.9-68.16"
          }
        },
        "UNDER": {
          "hide_name": 0,
          "bits": [ 448 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:67.15-67.20"
          }
        }
      }
    },
    "BB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:10.1-10.154"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "inout",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:10.43-10.44"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:10.20-10.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:10.34-10.35"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:10.23-10.24"
          }
        }
      }
    },
    "BBPD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:12.1-12.154"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "inout",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:12.43-12.44"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:12.20-12.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:12.34-12.35"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:12.23-12.24"
          }
        }
      }
    },
    "BBPU": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:11.1-11.154"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "inout",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:11.43-11.44"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:11.20-11.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:11.34-11.35"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:11.23-11.24"
          }
        }
      }
    },
    "CCU2C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:76.1-134.10"
      },
      "parameter_default_values": {
        "INIT0": "0000000000000000",
        "INIT1": "0000000000000000",
        "INJECT1_0": "YES",
        "INJECT1_1": "YES"
      },
      "ports": {
        "CIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "B0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "A1": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "S0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "S1": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:79.9-79.11"
          }
        },
        "A1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:79.25-79.27"
          }
        },
        "B0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:79.13-79.15"
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:79.29-79.31"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:79.17-79.19"
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:79.33-79.35"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:78.9-78.12"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:79.21-79.23"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:79.37-79.39"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:80.9-80.11"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:80.13-80.15"
          }
        }
      }
    },
    "CLKDIVF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:352.1-358.10"
      },
      "parameter_default_values": {
        "DIV": "2.0",
        "GSR": "DISABLED"
      },
      "ports": {
        "CLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ALIGNWD": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CDIVX": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ALIGNWD": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:353.19-353.26"
          }
        },
        "CDIVX": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:354.9-354.14"
          }
        },
        "CLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:353.8-353.12"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:353.14-353.17"
          }
        }
      }
    },
    "DCCA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:375.1-379.10"
      },
      "ports": {
        "CLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKO": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:376.14-376.16"
          }
        },
        "CLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:376.8-376.12"
          }
        },
        "CLKO": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:377.9-377.13"
          }
        }
      }
    },
    "DCSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:382.1-389.10"
      },
      "parameter_default_values": {
        "DCSMODE": "POS"
      },
      "ports": {
        "CLK1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SEL1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SEL0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "MODESEL": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "DCSOUT": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:383.14-383.18"
          }
        },
        "CLK1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:383.8-383.12"
          }
        },
        "DCSOUT": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:386.9-386.15"
          }
        },
        "MODESEL": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:385.8-385.15"
          }
        },
        "SEL0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:384.14-384.18"
          }
        },
        "SEL1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:384.8-384.12"
          }
        }
      }
    },
    "DCUA": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:392.1-700.10"
      },
      "parameter_default_values": {
        "CH0_AUTO_CALIB_EN": "0b0",
        "CH0_AUTO_FACQ_EN": "0b0",
        "CH0_BAND_THRESHOLD": "0b000000",
        "CH0_CALIB_CK_MODE": "0b0",
        "CH0_CC_MATCH_1": "0b0000000000",
        "CH0_CC_MATCH_2": "0b0000000000",
        "CH0_CC_MATCH_3": "0b0000000000",
        "CH0_CC_MATCH_4": "0b0000000000",
        "CH0_CDR_CNT4SEL": "0b00",
        "CH0_CDR_CNT8SEL": "0b00",
        "CH0_CDR_MAX_RATE": "2.5",
        "CH0_CTC_BYPASS": "0b0",
        "CH0_DCOATDCFG": "0b00",
        "CH0_DCOATDDLY": "0b00",
        "CH0_DCOBYPSATD": "0b0",
        "CH0_DCOCALDIV": "0b000",
        "CH0_DCOCTLGI": "0b000",
        "CH0_DCODISBDAVOID": "0b0",
        "CH0_DCOFLTDAC": "0b00",
        "CH0_DCOFTNRG": "0b000",
        "CH0_DCOIOSTUNE": "0b000",
        "CH0_DCOITUNE": "0b00",
        "CH0_DCOITUNE4LSB": "0b000",
        "CH0_DCOIUPDNX2": "0b0",
        "CH0_DCONUOFLSB": "0b000",
        "CH0_DCOSCALEI": "0b00",
        "CH0_DCOSTARTVAL": "0b000",
        "CH0_DCOSTEP": "0b00",
        "CH0_DEC_BYPASS": "0b0",
        "CH0_ENABLE_CG_ALIGN": "0b0",
        "CH0_ENC_BYPASS": "0b0",
        "CH0_FF_RX_F_CLK_DIS": "0b0",
        "CH0_FF_RX_H_CLK_EN": "0b0",
        "CH0_FF_TX_F_CLK_DIS": "0b0",
        "CH0_FF_TX_H_CLK_EN": "0b0",
        "CH0_GE_AN_ENABLE": "0b0",
        "CH0_INVERT_RX": "0b0",
        "CH0_INVERT_TX": "0b0",
        "CH0_LDR_CORE2TX_SEL": "0b0",
        "CH0_LDR_RX2CORE_SEL": "0b0",
        "CH0_LEQ_OFFSET_SEL": "0b0",
        "CH0_LEQ_OFFSET_TRIM": "0b000",
        "CH0_LSM_DISABLE": "0b0",
        "CH0_MATCH_2_ENABLE": "0b0",
        "CH0_MATCH_4_ENABLE": "0b0",
        "CH0_MIN_IPG_CNT": "0b00",
        "CH0_PCIE_EI_EN": "0b0",
        "CH0_PCIE_MODE": "0b0",
        "CH0_PCS_DET_TIME_SEL": "0b00",
        "CH0_PDEN_SEL": "0b0",
        "CH0_PRBS_ENABLE": "0b0",
        "CH0_PRBS_LOCK": "0b0",
        "CH0_PRBS_SELECTION": "0b0",
        "CH0_PROTOCOL": "8B10B",
        "CH0_RATE_MODE_RX": "0b0",
        "CH0_RATE_MODE_TX": "0b0",
        "CH0_RCV_DCC_EN": "0b0",
        "CH0_REG_BAND_OFFSET": "0b0000",
        "CH0_REG_BAND_SEL": "0b000000",
        "CH0_REG_IDAC_EN": "0b0",
        "CH0_REG_IDAC_SEL": "0b0000000000",
        "CH0_REQ_EN": "0b0",
        "CH0_REQ_LVL_SET": "0b00",
        "CH0_RIO_MODE": "0b0",
        "CH0_RLOS_SEL": "0b0",
        "CH0_RPWDNB": "0b0",
        "CH0_RTERM_RX": "0b00000",
        "CH0_RTERM_TX": "0b00000",
        "CH0_RXIN_CM": "0b00",
        "CH0_RXTERM_CM": "0b00",
        "CH0_RX_DCO_CK_DIV": "0b000",
        "CH0_RX_DIV11_SEL": "0b0",
        "CH0_RX_GEAR_BYPASS": "0b0",
        "CH0_RX_GEAR_MODE": "0b0",
        "CH0_RX_LOS_CEQ": "0b00",
        "CH0_RX_LOS_EN": "0b0",
        "CH0_RX_LOS_HYST_EN": "0b0",
        "CH0_RX_LOS_LVL": "0b000",
        "CH0_RX_RATE_SEL": "0b0000",
        "CH0_RX_SB_BYPASS": "0b0",
        "CH0_SB_BYPASS": "0b0",
        "CH0_SEL_SD_RX_CLK": "0b0",
        "CH0_TDRV_DAT_SEL": "0b00",
        "CH0_TDRV_POST_EN": "0b0",
        "CH0_TDRV_PRE_EN": "0b0",
        "CH0_TDRV_SLICE0_CUR": "0b000",
        "CH0_TDRV_SLICE0_SEL": "0b00",
        "CH0_TDRV_SLICE1_CUR": "0b000",
        "CH0_TDRV_SLICE1_SEL": "0b00",
        "CH0_TDRV_SLICE2_CUR": "0b00",
        "CH0_TDRV_SLICE2_SEL": "0b00",
        "CH0_TDRV_SLICE3_CUR": "0b00",
        "CH0_TDRV_SLICE3_SEL": "0b00",
        "CH0_TDRV_SLICE4_CUR": "0b00",
        "CH0_TDRV_SLICE4_SEL": "0b00",
        "CH0_TDRV_SLICE5_CUR": "0b00",
        "CH0_TDRV_SLICE5_SEL": "0b00",
        "CH0_TPWDNB": "0b0",
        "CH0_TXAMPLITUDE": "0d1300",
        "CH0_TXDEPOST": "DISABLED",
        "CH0_TXDEPRE": "DISABLED",
        "CH0_TX_CM_SEL": "0b00",
        "CH0_TX_DIV11_SEL": "0b0",
        "CH0_TX_GEAR_BYPASS": "0b0",
        "CH0_TX_GEAR_MODE": "0b0",
        "CH0_TX_POST_SIGN": "0b0",
        "CH0_TX_PRE_SIGN": "0b0",
        "CH0_UC_MODE": "0b0",
        "CH0_UDF_COMMA_A": "0b0000000000",
        "CH0_UDF_COMMA_B": "0b0000000000",
        "CH0_UDF_COMMA_MASK": "0b0000000000",
        "CH0_WA_BYPASS": "0b0",
        "CH0_WA_MODE": "0b0",
        "CH1_AUTO_CALIB_EN": "0b0",
        "CH1_AUTO_FACQ_EN": "0b0",
        "CH1_BAND_THRESHOLD": "0b000000",
        "CH1_CALIB_CK_MODE": "0b0",
        "CH1_CC_MATCH_1": "0b0000000000",
        "CH1_CC_MATCH_2": "0b0000000000",
        "CH1_CC_MATCH_3": "0b0000000000",
        "CH1_CC_MATCH_4": "0b0000000000",
        "CH1_CDR_CNT4SEL": "0b00",
        "CH1_CDR_CNT8SEL": "0b00",
        "CH1_CDR_MAX_RATE": "2.5",
        "CH1_CTC_BYPASS": "0b0",
        "CH1_DCOATDCFG": "0b00",
        "CH1_DCOATDDLY": "0b00",
        "CH1_DCOBYPSATD": "0b0",
        "CH1_DCOCALDIV": "0b000",
        "CH1_DCOCTLGI": "0b000",
        "CH1_DCODISBDAVOID": "0b0",
        "CH1_DCOFLTDAC": "0b00",
        "CH1_DCOFTNRG": "0b000",
        "CH1_DCOIOSTUNE": "0b000",
        "CH1_DCOITUNE": "0b00",
        "CH1_DCOITUNE4LSB": "0b000",
        "CH1_DCOIUPDNX2": "0b0",
        "CH1_DCONUOFLSB": "0b000",
        "CH1_DCOSCALEI": "0b00",
        "CH1_DCOSTARTVAL": "0b000",
        "CH1_DCOSTEP": "0b00",
        "CH1_DEC_BYPASS": "0b0",
        "CH1_ENABLE_CG_ALIGN": "0b0",
        "CH1_ENC_BYPASS": "0b0",
        "CH1_FF_RX_F_CLK_DIS": "0b0",
        "CH1_FF_RX_H_CLK_EN": "0b0",
        "CH1_FF_TX_F_CLK_DIS": "0b0",
        "CH1_FF_TX_H_CLK_EN": "0b0",
        "CH1_GE_AN_ENABLE": "0b0",
        "CH1_INVERT_RX": "0b0",
        "CH1_INVERT_TX": "0b0",
        "CH1_LDR_CORE2TX_SEL": "0b0",
        "CH1_LDR_RX2CORE_SEL": "0b0",
        "CH1_LEQ_OFFSET_SEL": "0b0",
        "CH1_LEQ_OFFSET_TRIM": "0b000",
        "CH1_LSM_DISABLE": "0b0",
        "CH1_MATCH_2_ENABLE": "0b0",
        "CH1_MATCH_4_ENABLE": "0b0",
        "CH1_MIN_IPG_CNT": "0b00",
        "CH1_PCIE_EI_EN": "0b0",
        "CH1_PCIE_MODE": "0b0",
        "CH1_PCS_DET_TIME_SEL": "0b00",
        "CH1_PDEN_SEL": "0b0",
        "CH1_PRBS_ENABLE": "0b0",
        "CH1_PRBS_LOCK": "0b0",
        "CH1_PRBS_SELECTION": "0b0",
        "CH1_PROTOCOL": "8B10B",
        "CH1_RATE_MODE_RX": "0b0",
        "CH1_RATE_MODE_TX": "0b0",
        "CH1_RCV_DCC_EN": "0b0",
        "CH1_REG_BAND_OFFSET": "0b0000",
        "CH1_REG_BAND_SEL": "0b000000",
        "CH1_REG_IDAC_EN": "0b0",
        "CH1_REG_IDAC_SEL": "0b0000000000",
        "CH1_REQ_EN": "0b0",
        "CH1_REQ_LVL_SET": "0b00",
        "CH1_RIO_MODE": "0b0",
        "CH1_RLOS_SEL": "0b0",
        "CH1_RPWDNB": "0b0",
        "CH1_RTERM_RX": "0b00000",
        "CH1_RTERM_TX": "0b00000",
        "CH1_RXIN_CM": "0b00",
        "CH1_RXTERM_CM": "0b00",
        "CH1_RX_DCO_CK_DIV": "0b000",
        "CH1_RX_DIV11_SEL": "0b0",
        "CH1_RX_GEAR_BYPASS": "0b0",
        "CH1_RX_GEAR_MODE": "0b0",
        "CH1_RX_LOS_CEQ": "0b00",
        "CH1_RX_LOS_EN": "0b0",
        "CH1_RX_LOS_HYST_EN": "0b0",
        "CH1_RX_LOS_LVL": "0b000",
        "CH1_RX_RATE_SEL": "0b0000",
        "CH1_RX_SB_BYPASS": "0b0",
        "CH1_SB_BYPASS": "0b0",
        "CH1_SEL_SD_RX_CLK": "0b0",
        "CH1_TDRV_DAT_SEL": "0b00",
        "CH1_TDRV_POST_EN": "0b0",
        "CH1_TDRV_PRE_EN": "0b0",
        "CH1_TDRV_SLICE0_CUR": "0b000",
        "CH1_TDRV_SLICE0_SEL": "0b00",
        "CH1_TDRV_SLICE1_CUR": "0b000",
        "CH1_TDRV_SLICE1_SEL": "0b00",
        "CH1_TDRV_SLICE2_CUR": "0b00",
        "CH1_TDRV_SLICE2_SEL": "0b00",
        "CH1_TDRV_SLICE3_CUR": "0b00",
        "CH1_TDRV_SLICE3_SEL": "0b00",
        "CH1_TDRV_SLICE4_CUR": "0b00",
        "CH1_TDRV_SLICE4_SEL": "0b00",
        "CH1_TDRV_SLICE5_CUR": "0b00",
        "CH1_TDRV_SLICE5_SEL": "0b00",
        "CH1_TPWDNB": "0b0",
        "CH1_TXAMPLITUDE": "0d1300",
        "CH1_TXDEPOST": "DISABLED",
        "CH1_TXDEPRE": "DISABLED",
        "CH1_TX_CM_SEL": "0b00",
        "CH1_TX_DIV11_SEL": "0b0",
        "CH1_TX_GEAR_BYPASS": "0b0",
        "CH1_TX_GEAR_MODE": "0b0",
        "CH1_TX_POST_SIGN": "0b0",
        "CH1_TX_PRE_SIGN": "0b0",
        "CH1_UC_MODE": "0b0",
        "CH1_UDF_COMMA_A": "0b0000000000",
        "CH1_UDF_COMMA_B": "0b0000000000",
        "CH1_UDF_COMMA_MASK": "0b0000000000",
        "CH1_WA_BYPASS": "0b0",
        "CH1_WA_MODE": "0b0",
        "D_BITCLK_FROM_ND_EN": "0b0",
        "D_BITCLK_LOCAL_EN": "0b0",
        "D_BITCLK_ND_EN": "0b0",
        "D_BUS8BIT_SEL": "0b0",
        "D_CDR_LOL_SET": "0b00",
        "D_CMUSETBIASI": "0b00",
        "D_CMUSETI4CPP": "0b0000",
        "D_CMUSETI4CPZ": "0b0000",
        "D_CMUSETI4VCO": "0b00",
        "D_CMUSETICP4P": "0b00",
        "D_CMUSETICP4Z": "0b000",
        "D_CMUSETINITVCT": "0b00",
        "D_CMUSETISCL4VCO": "0b000",
        "D_CMUSETP1GM": "0b000",
        "D_CMUSETP2AGM": "0b000",
        "D_CMUSETZGM": "0b000",
        "D_DCO_CALIB_TIME_SEL": "0b00",
        "D_HIGH_MARK": "0b0000",
        "D_IB_PWDNB": "0b0",
        "D_ISETLOS": "0b00000000",
        "D_LOW_MARK": "0b0000",
        "D_MACROPDB": "0b0",
        "D_PD_ISET": "0b00",
        "D_PLL_LOL_SET": "0b00",
        "D_REFCK_MODE": "0b000",
        "D_REQ_ISET": "0b000",
        "D_RG_EN": "0b0",
        "D_RG_SET": "0b00",
        "D_RX_MAX_RATE": "2.5",
        "D_SETICONST_AUX": "0b00",
        "D_SETICONST_CH": "0b00",
        "D_SETIRPOLY_AUX": "0b00",
        "D_SETIRPOLY_CH": "0b00",
        "D_SETPLLRC": "0b000000",
        "D_SYNC_LOCAL_EN": "0b0",
        "D_SYNC_ND_EN": "0b0",
        "D_TXPLL_PWDNB": "0b0",
        "D_TX_MAX_RATE": "2.5",
        "D_TX_VCO_CK_DIV": "0b000",
        "D_XGE_MODE": "0b0"
      },
      "ports": {
        "CH0_HDINP": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CH1_HDINP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CH0_HDINN": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CH1_HDINN": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D_TXBIT_CLKP_FROM_ND": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "D_TXBIT_CLKN_FROM_ND": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_SYNC_ND": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_TXPLL_LOL_FROM_ND": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "CH0_RX_REFCLK": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "CH1_RX_REFCLK": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CH0_FF_RXI_CLK": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CH1_FF_RXI_CLK": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CH0_FF_TXI_CLK": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "CH1_FF_TXI_CLK": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "CH0_FF_EBRD_CLK": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "CH1_FF_EBRD_CLK": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "CH0_FF_TX_D_0": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "CH1_FF_TX_D_0": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "CH0_FF_TX_D_1": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "CH1_FF_TX_D_1": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "CH0_FF_TX_D_2": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "CH1_FF_TX_D_2": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "CH0_FF_TX_D_3": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "CH1_FF_TX_D_3": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "CH0_FF_TX_D_4": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "CH1_FF_TX_D_4": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "CH0_FF_TX_D_5": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "CH1_FF_TX_D_5": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "CH0_FF_TX_D_6": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "CH1_FF_TX_D_6": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "CH0_FF_TX_D_7": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "CH1_FF_TX_D_7": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "CH0_FF_TX_D_8": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "CH1_FF_TX_D_8": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "CH0_FF_TX_D_9": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "CH1_FF_TX_D_9": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "CH0_FF_TX_D_10": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "CH1_FF_TX_D_10": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "CH0_FF_TX_D_11": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "CH1_FF_TX_D_11": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "CH0_FF_TX_D_12": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "CH1_FF_TX_D_12": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "CH0_FF_TX_D_13": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "CH1_FF_TX_D_13": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "CH0_FF_TX_D_14": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "CH1_FF_TX_D_14": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "CH0_FF_TX_D_15": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "CH1_FF_TX_D_15": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "CH0_FF_TX_D_16": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "CH1_FF_TX_D_16": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "CH0_FF_TX_D_17": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "CH1_FF_TX_D_17": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "CH0_FF_TX_D_18": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "CH1_FF_TX_D_18": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "CH0_FF_TX_D_19": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "CH1_FF_TX_D_19": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "CH0_FF_TX_D_20": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "CH1_FF_TX_D_20": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "CH0_FF_TX_D_21": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "CH1_FF_TX_D_21": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "CH0_FF_TX_D_22": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "CH1_FF_TX_D_22": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "CH0_FF_TX_D_23": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "CH1_FF_TX_D_23": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "CH0_FFC_EI_EN": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "CH1_FFC_EI_EN": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "CH0_FFC_PCIE_DET_EN": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "CH1_FFC_PCIE_DET_EN": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CH0_FFC_PCIE_CT": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "CH1_FFC_PCIE_CT": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "CH0_FFC_SB_INV_RX": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "CH1_FFC_SB_INV_RX": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "CH0_FFC_ENABLE_CGALIGN": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "CH1_FFC_ENABLE_CGALIGN": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "CH0_FFC_SIGNAL_DETECT": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "CH1_FFC_SIGNAL_DETECT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "CH0_FFC_FB_LOOPBACK": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "CH1_FFC_FB_LOOPBACK": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "CH0_FFC_SB_PFIFO_LP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "CH1_FFC_SB_PFIFO_LP": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CH0_FFC_PFIFO_CLR": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "CH1_FFC_PFIFO_CLR": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "CH0_FFC_RATE_MODE_RX": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "CH1_FFC_RATE_MODE_RX": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "CH0_FFC_RATE_MODE_TX": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "CH1_FFC_RATE_MODE_TX": {
          "direction": "input",
          "bits": [ 87 ]
        },
        "CH0_FFC_DIV11_MODE_RX": {
          "direction": "input",
          "bits": [ 88 ]
        },
        "CH1_FFC_DIV11_MODE_RX": {
          "direction": "input",
          "bits": [ 89 ]
        },
        "CH0_FFC_RX_GEAR_MODE": {
          "direction": "input",
          "bits": [ 90 ]
        },
        "CH1_FFC_RX_GEAR_MODE": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "CH0_FFC_TX_GEAR_MODE": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "CH1_FFC_TX_GEAR_MODE": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "CH0_FFC_DIV11_MODE_TX": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "CH1_FFC_DIV11_MODE_TX": {
          "direction": "input",
          "bits": [ 95 ]
        },
        "CH0_FFC_LDR_CORE2TX_EN": {
          "direction": "input",
          "bits": [ 96 ]
        },
        "CH1_FFC_LDR_CORE2TX_EN": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "CH0_FFC_LANE_TX_RST": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "CH1_FFC_LANE_TX_RST": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "CH0_FFC_LANE_RX_RST": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "CH1_FFC_LANE_RX_RST": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "CH0_FFC_RRST": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "CH1_FFC_RRST": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "CH0_FFC_TXPWDNB": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "CH1_FFC_TXPWDNB": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "CH0_FFC_RXPWDNB": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "CH1_FFC_RXPWDNB": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "CH0_LDR_CORE2TX": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "CH1_LDR_CORE2TX": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "D_SCIWDATA0": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "D_SCIWDATA1": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "D_SCIWDATA2": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "D_SCIWDATA3": {
          "direction": "input",
          "bits": [ 113 ]
        },
        "D_SCIWDATA4": {
          "direction": "input",
          "bits": [ 114 ]
        },
        "D_SCIWDATA5": {
          "direction": "input",
          "bits": [ 115 ]
        },
        "D_SCIWDATA6": {
          "direction": "input",
          "bits": [ 116 ]
        },
        "D_SCIWDATA7": {
          "direction": "input",
          "bits": [ 117 ]
        },
        "D_SCIADDR0": {
          "direction": "input",
          "bits": [ 118 ]
        },
        "D_SCIADDR1": {
          "direction": "input",
          "bits": [ 119 ]
        },
        "D_SCIADDR2": {
          "direction": "input",
          "bits": [ 120 ]
        },
        "D_SCIADDR3": {
          "direction": "input",
          "bits": [ 121 ]
        },
        "D_SCIADDR4": {
          "direction": "input",
          "bits": [ 122 ]
        },
        "D_SCIADDR5": {
          "direction": "input",
          "bits": [ 123 ]
        },
        "D_SCIENAUX": {
          "direction": "input",
          "bits": [ 124 ]
        },
        "D_SCISELAUX": {
          "direction": "input",
          "bits": [ 125 ]
        },
        "CH0_SCIEN": {
          "direction": "input",
          "bits": [ 126 ]
        },
        "CH1_SCIEN": {
          "direction": "input",
          "bits": [ 127 ]
        },
        "CH0_SCISEL": {
          "direction": "input",
          "bits": [ 128 ]
        },
        "CH1_SCISEL": {
          "direction": "input",
          "bits": [ 129 ]
        },
        "D_SCIRD": {
          "direction": "input",
          "bits": [ 130 ]
        },
        "D_SCIWSTN": {
          "direction": "input",
          "bits": [ 131 ]
        },
        "D_CYAWSTN": {
          "direction": "input",
          "bits": [ 132 ]
        },
        "D_FFC_SYNC_TOGGLE": {
          "direction": "input",
          "bits": [ 133 ]
        },
        "D_FFC_DUAL_RST": {
          "direction": "input",
          "bits": [ 134 ]
        },
        "D_FFC_MACRO_RST": {
          "direction": "input",
          "bits": [ 135 ]
        },
        "D_FFC_MACROPDB": {
          "direction": "input",
          "bits": [ 136 ]
        },
        "D_FFC_TRST": {
          "direction": "input",
          "bits": [ 137 ]
        },
        "CH0_FFC_CDR_EN_BITSLIP": {
          "direction": "input",
          "bits": [ 138 ]
        },
        "CH1_FFC_CDR_EN_BITSLIP": {
          "direction": "input",
          "bits": [ 139 ]
        },
        "D_SCAN_ENABLE": {
          "direction": "input",
          "bits": [ 140 ]
        },
        "D_SCAN_IN_0": {
          "direction": "input",
          "bits": [ 141 ]
        },
        "D_SCAN_IN_1": {
          "direction": "input",
          "bits": [ 142 ]
        },
        "D_SCAN_IN_2": {
          "direction": "input",
          "bits": [ 143 ]
        },
        "D_SCAN_IN_3": {
          "direction": "input",
          "bits": [ 144 ]
        },
        "D_SCAN_IN_4": {
          "direction": "input",
          "bits": [ 145 ]
        },
        "D_SCAN_IN_5": {
          "direction": "input",
          "bits": [ 146 ]
        },
        "D_SCAN_IN_6": {
          "direction": "input",
          "bits": [ 147 ]
        },
        "D_SCAN_IN_7": {
          "direction": "input",
          "bits": [ 148 ]
        },
        "D_SCAN_MODE": {
          "direction": "input",
          "bits": [ 149 ]
        },
        "D_SCAN_RESET": {
          "direction": "input",
          "bits": [ 150 ]
        },
        "D_CIN0": {
          "direction": "input",
          "bits": [ 151 ]
        },
        "D_CIN1": {
          "direction": "input",
          "bits": [ 152 ]
        },
        "D_CIN2": {
          "direction": "input",
          "bits": [ 153 ]
        },
        "D_CIN3": {
          "direction": "input",
          "bits": [ 154 ]
        },
        "D_CIN4": {
          "direction": "input",
          "bits": [ 155 ]
        },
        "D_CIN5": {
          "direction": "input",
          "bits": [ 156 ]
        },
        "D_CIN6": {
          "direction": "input",
          "bits": [ 157 ]
        },
        "D_CIN7": {
          "direction": "input",
          "bits": [ 158 ]
        },
        "D_CIN8": {
          "direction": "input",
          "bits": [ 159 ]
        },
        "D_CIN9": {
          "direction": "input",
          "bits": [ 160 ]
        },
        "D_CIN10": {
          "direction": "input",
          "bits": [ 161 ]
        },
        "D_CIN11": {
          "direction": "input",
          "bits": [ 162 ]
        },
        "CH0_HDOUTP": {
          "direction": "output",
          "bits": [ 163 ]
        },
        "CH1_HDOUTP": {
          "direction": "output",
          "bits": [ 164 ]
        },
        "CH0_HDOUTN": {
          "direction": "output",
          "bits": [ 165 ]
        },
        "CH1_HDOUTN": {
          "direction": "output",
          "bits": [ 166 ]
        },
        "D_TXBIT_CLKP_TO_ND": {
          "direction": "output",
          "bits": [ 167 ]
        },
        "D_TXBIT_CLKN_TO_ND": {
          "direction": "output",
          "bits": [ 168 ]
        },
        "D_SYNC_PULSE2ND": {
          "direction": "output",
          "bits": [ 169 ]
        },
        "D_TXPLL_LOL_TO_ND": {
          "direction": "output",
          "bits": [ 170 ]
        },
        "CH0_FF_RX_F_CLK": {
          "direction": "output",
          "bits": [ 171 ]
        },
        "CH1_FF_RX_F_CLK": {
          "direction": "output",
          "bits": [ 172 ]
        },
        "CH0_FF_RX_H_CLK": {
          "direction": "output",
          "bits": [ 173 ]
        },
        "CH1_FF_RX_H_CLK": {
          "direction": "output",
          "bits": [ 174 ]
        },
        "CH0_FF_TX_F_CLK": {
          "direction": "output",
          "bits": [ 175 ]
        },
        "CH1_FF_TX_F_CLK": {
          "direction": "output",
          "bits": [ 176 ]
        },
        "CH0_FF_TX_H_CLK": {
          "direction": "output",
          "bits": [ 177 ]
        },
        "CH1_FF_TX_H_CLK": {
          "direction": "output",
          "bits": [ 178 ]
        },
        "CH0_FF_RX_PCLK": {
          "direction": "output",
          "bits": [ 179 ]
        },
        "CH1_FF_RX_PCLK": {
          "direction": "output",
          "bits": [ 180 ]
        },
        "CH0_FF_TX_PCLK": {
          "direction": "output",
          "bits": [ 181 ]
        },
        "CH1_FF_TX_PCLK": {
          "direction": "output",
          "bits": [ 182 ]
        },
        "CH0_FF_RX_D_0": {
          "direction": "output",
          "bits": [ 183 ]
        },
        "CH1_FF_RX_D_0": {
          "direction": "output",
          "bits": [ 184 ]
        },
        "CH0_FF_RX_D_1": {
          "direction": "output",
          "bits": [ 185 ]
        },
        "CH1_FF_RX_D_1": {
          "direction": "output",
          "bits": [ 186 ]
        },
        "CH0_FF_RX_D_2": {
          "direction": "output",
          "bits": [ 187 ]
        },
        "CH1_FF_RX_D_2": {
          "direction": "output",
          "bits": [ 188 ]
        },
        "CH0_FF_RX_D_3": {
          "direction": "output",
          "bits": [ 189 ]
        },
        "CH1_FF_RX_D_3": {
          "direction": "output",
          "bits": [ 190 ]
        },
        "CH0_FF_RX_D_4": {
          "direction": "output",
          "bits": [ 191 ]
        },
        "CH1_FF_RX_D_4": {
          "direction": "output",
          "bits": [ 192 ]
        },
        "CH0_FF_RX_D_5": {
          "direction": "output",
          "bits": [ 193 ]
        },
        "CH1_FF_RX_D_5": {
          "direction": "output",
          "bits": [ 194 ]
        },
        "CH0_FF_RX_D_6": {
          "direction": "output",
          "bits": [ 195 ]
        },
        "CH1_FF_RX_D_6": {
          "direction": "output",
          "bits": [ 196 ]
        },
        "CH0_FF_RX_D_7": {
          "direction": "output",
          "bits": [ 197 ]
        },
        "CH1_FF_RX_D_7": {
          "direction": "output",
          "bits": [ 198 ]
        },
        "CH0_FF_RX_D_8": {
          "direction": "output",
          "bits": [ 199 ]
        },
        "CH1_FF_RX_D_8": {
          "direction": "output",
          "bits": [ 200 ]
        },
        "CH0_FF_RX_D_9": {
          "direction": "output",
          "bits": [ 201 ]
        },
        "CH1_FF_RX_D_9": {
          "direction": "output",
          "bits": [ 202 ]
        },
        "CH0_FF_RX_D_10": {
          "direction": "output",
          "bits": [ 203 ]
        },
        "CH1_FF_RX_D_10": {
          "direction": "output",
          "bits": [ 204 ]
        },
        "CH0_FF_RX_D_11": {
          "direction": "output",
          "bits": [ 205 ]
        },
        "CH1_FF_RX_D_11": {
          "direction": "output",
          "bits": [ 206 ]
        },
        "CH0_FF_RX_D_12": {
          "direction": "output",
          "bits": [ 207 ]
        },
        "CH1_FF_RX_D_12": {
          "direction": "output",
          "bits": [ 208 ]
        },
        "CH0_FF_RX_D_13": {
          "direction": "output",
          "bits": [ 209 ]
        },
        "CH1_FF_RX_D_13": {
          "direction": "output",
          "bits": [ 210 ]
        },
        "CH0_FF_RX_D_14": {
          "direction": "output",
          "bits": [ 211 ]
        },
        "CH1_FF_RX_D_14": {
          "direction": "output",
          "bits": [ 212 ]
        },
        "CH0_FF_RX_D_15": {
          "direction": "output",
          "bits": [ 213 ]
        },
        "CH1_FF_RX_D_15": {
          "direction": "output",
          "bits": [ 214 ]
        },
        "CH0_FF_RX_D_16": {
          "direction": "output",
          "bits": [ 215 ]
        },
        "CH1_FF_RX_D_16": {
          "direction": "output",
          "bits": [ 216 ]
        },
        "CH0_FF_RX_D_17": {
          "direction": "output",
          "bits": [ 217 ]
        },
        "CH1_FF_RX_D_17": {
          "direction": "output",
          "bits": [ 218 ]
        },
        "CH0_FF_RX_D_18": {
          "direction": "output",
          "bits": [ 219 ]
        },
        "CH1_FF_RX_D_18": {
          "direction": "output",
          "bits": [ 220 ]
        },
        "CH0_FF_RX_D_19": {
          "direction": "output",
          "bits": [ 221 ]
        },
        "CH1_FF_RX_D_19": {
          "direction": "output",
          "bits": [ 222 ]
        },
        "CH0_FF_RX_D_20": {
          "direction": "output",
          "bits": [ 223 ]
        },
        "CH1_FF_RX_D_20": {
          "direction": "output",
          "bits": [ 224 ]
        },
        "CH0_FF_RX_D_21": {
          "direction": "output",
          "bits": [ 225 ]
        },
        "CH1_FF_RX_D_21": {
          "direction": "output",
          "bits": [ 226 ]
        },
        "CH0_FF_RX_D_22": {
          "direction": "output",
          "bits": [ 227 ]
        },
        "CH1_FF_RX_D_22": {
          "direction": "output",
          "bits": [ 228 ]
        },
        "CH0_FF_RX_D_23": {
          "direction": "output",
          "bits": [ 229 ]
        },
        "CH1_FF_RX_D_23": {
          "direction": "output",
          "bits": [ 230 ]
        },
        "CH0_FFS_PCIE_DONE": {
          "direction": "output",
          "bits": [ 231 ]
        },
        "CH1_FFS_PCIE_DONE": {
          "direction": "output",
          "bits": [ 232 ]
        },
        "CH0_FFS_PCIE_CON": {
          "direction": "output",
          "bits": [ 233 ]
        },
        "CH1_FFS_PCIE_CON": {
          "direction": "output",
          "bits": [ 234 ]
        },
        "CH0_FFS_RLOS": {
          "direction": "output",
          "bits": [ 235 ]
        },
        "CH1_FFS_RLOS": {
          "direction": "output",
          "bits": [ 236 ]
        },
        "CH0_FFS_LS_SYNC_STATUS": {
          "direction": "output",
          "bits": [ 237 ]
        },
        "CH1_FFS_LS_SYNC_STATUS": {
          "direction": "output",
          "bits": [ 238 ]
        },
        "CH0_FFS_CC_UNDERRUN": {
          "direction": "output",
          "bits": [ 239 ]
        },
        "CH1_FFS_CC_UNDERRUN": {
          "direction": "output",
          "bits": [ 240 ]
        },
        "CH0_FFS_CC_OVERRUN": {
          "direction": "output",
          "bits": [ 241 ]
        },
        "CH1_FFS_CC_OVERRUN": {
          "direction": "output",
          "bits": [ 242 ]
        },
        "CH0_FFS_RXFBFIFO_ERROR": {
          "direction": "output",
          "bits": [ 243 ]
        },
        "CH1_FFS_RXFBFIFO_ERROR": {
          "direction": "output",
          "bits": [ 244 ]
        },
        "CH0_FFS_TXFBFIFO_ERROR": {
          "direction": "output",
          "bits": [ 245 ]
        },
        "CH1_FFS_TXFBFIFO_ERROR": {
          "direction": "output",
          "bits": [ 246 ]
        },
        "CH0_FFS_RLOL": {
          "direction": "output",
          "bits": [ 247 ]
        },
        "CH1_FFS_RLOL": {
          "direction": "output",
          "bits": [ 248 ]
        },
        "CH0_FFS_SKP_ADDED": {
          "direction": "output",
          "bits": [ 249 ]
        },
        "CH1_FFS_SKP_ADDED": {
          "direction": "output",
          "bits": [ 250 ]
        },
        "CH0_FFS_SKP_DELETED": {
          "direction": "output",
          "bits": [ 251 ]
        },
        "CH1_FFS_SKP_DELETED": {
          "direction": "output",
          "bits": [ 252 ]
        },
        "CH0_LDR_RX2CORE": {
          "direction": "output",
          "bits": [ 253 ]
        },
        "CH1_LDR_RX2CORE": {
          "direction": "output",
          "bits": [ 254 ]
        },
        "D_SCIRDATA0": {
          "direction": "output",
          "bits": [ 255 ]
        },
        "D_SCIRDATA1": {
          "direction": "output",
          "bits": [ 256 ]
        },
        "D_SCIRDATA2": {
          "direction": "output",
          "bits": [ 257 ]
        },
        "D_SCIRDATA3": {
          "direction": "output",
          "bits": [ 258 ]
        },
        "D_SCIRDATA4": {
          "direction": "output",
          "bits": [ 259 ]
        },
        "D_SCIRDATA5": {
          "direction": "output",
          "bits": [ 260 ]
        },
        "D_SCIRDATA6": {
          "direction": "output",
          "bits": [ 261 ]
        },
        "D_SCIRDATA7": {
          "direction": "output",
          "bits": [ 262 ]
        },
        "D_SCIINT": {
          "direction": "output",
          "bits": [ 263 ]
        },
        "D_SCAN_OUT_0": {
          "direction": "output",
          "bits": [ 264 ]
        },
        "D_SCAN_OUT_1": {
          "direction": "output",
          "bits": [ 265 ]
        },
        "D_SCAN_OUT_2": {
          "direction": "output",
          "bits": [ 266 ]
        },
        "D_SCAN_OUT_3": {
          "direction": "output",
          "bits": [ 267 ]
        },
        "D_SCAN_OUT_4": {
          "direction": "output",
          "bits": [ 268 ]
        },
        "D_SCAN_OUT_5": {
          "direction": "output",
          "bits": [ 269 ]
        },
        "D_SCAN_OUT_6": {
          "direction": "output",
          "bits": [ 270 ]
        },
        "D_SCAN_OUT_7": {
          "direction": "output",
          "bits": [ 271 ]
        },
        "D_COUT0": {
          "direction": "output",
          "bits": [ 272 ]
        },
        "D_COUT1": {
          "direction": "output",
          "bits": [ 273 ]
        },
        "D_COUT2": {
          "direction": "output",
          "bits": [ 274 ]
        },
        "D_COUT3": {
          "direction": "output",
          "bits": [ 275 ]
        },
        "D_COUT4": {
          "direction": "output",
          "bits": [ 276 ]
        },
        "D_COUT5": {
          "direction": "output",
          "bits": [ 277 ]
        },
        "D_COUT6": {
          "direction": "output",
          "bits": [ 278 ]
        },
        "D_COUT7": {
          "direction": "output",
          "bits": [ 279 ]
        },
        "D_COUT8": {
          "direction": "output",
          "bits": [ 280 ]
        },
        "D_COUT9": {
          "direction": "output",
          "bits": [ 281 ]
        },
        "D_COUT10": {
          "direction": "output",
          "bits": [ 282 ]
        },
        "D_COUT11": {
          "direction": "output",
          "bits": [ 283 ]
        },
        "D_COUT12": {
          "direction": "output",
          "bits": [ 284 ]
        },
        "D_COUT13": {
          "direction": "output",
          "bits": [ 285 ]
        },
        "D_COUT14": {
          "direction": "output",
          "bits": [ 286 ]
        },
        "D_COUT15": {
          "direction": "output",
          "bits": [ 287 ]
        },
        "D_COUT16": {
          "direction": "output",
          "bits": [ 288 ]
        },
        "D_COUT17": {
          "direction": "output",
          "bits": [ 289 ]
        },
        "D_COUT18": {
          "direction": "output",
          "bits": [ 290 ]
        },
        "D_COUT19": {
          "direction": "output",
          "bits": [ 291 ]
        },
        "D_REFCLKI": {
          "direction": "input",
          "bits": [ 292 ]
        },
        "D_FFS_PLOL": {
          "direction": "output",
          "bits": [ 293 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CH0_FFC_CDR_EN_BITSLIP": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:410.69-410.91"
          }
        },
        "CH0_FFC_DIV11_MODE_RX": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:404.134-404.155"
          }
        },
        "CH0_FFC_DIV11_MODE_TX": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:405.8-405.29"
          }
        },
        "CH0_FFC_EI_EN": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:402.8-402.21"
          }
        },
        "CH0_FFC_ENABLE_CGALIGN": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:403.8-403.30"
          }
        },
        "CH0_FFC_FB_LOOPBACK": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:403.102-403.121"
          }
        },
        "CH0_FFC_LANE_RX_RST": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:405.144-405.163"
          }
        },
        "CH0_FFC_LANE_TX_RST": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:405.102-405.121"
          }
        },
        "CH0_FFC_LDR_CORE2TX_EN": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:405.54-405.76"
          }
        },
        "CH0_FFC_PCIE_CT": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:402.80-402.95"
          }
        },
        "CH0_FFC_PCIE_DET_EN": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:402.38-402.57"
          }
        },
        "CH0_FFC_PFIFO_CLR": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:404.8-404.25"
          }
        },
        "CH0_FFC_RATE_MODE_RX": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:404.46-404.66"
          }
        },
        "CH0_FFC_RATE_MODE_TX": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:404.90-404.110"
          }
        },
        "CH0_FFC_RRST": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:406.8-406.20"
          }
        },
        "CH0_FFC_RXPWDNB": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:406.70-406.85"
          }
        },
        "CH0_FFC_RX_GEAR_MODE": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:404.180-404.200"
          }
        },
        "CH0_FFC_SB_INV_RX": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:402.114-402.131"
          }
        },
        "CH0_FFC_SB_PFIFO_LP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:403.144-403.163"
          }
        },
        "CH0_FFC_SIGNAL_DETECT": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:403.56-403.77"
          }
        },
        "CH0_FFC_TXPWDNB": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:406.36-406.51"
          }
        },
        "CH0_FFC_TX_GEAR_MODE": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:404.224-404.244"
          }
        },
        "CH0_FFS_CC_OVERRUN": {
          "hide_name": 0,
          "bits": [ 241 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:422.127-422.145"
          }
        },
        "CH0_FFS_CC_UNDERRUN": {
          "hide_name": 0,
          "bits": [ 239 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:422.85-422.104"
          }
        },
        "CH0_FFS_LS_SYNC_STATUS": {
          "hide_name": 0,
          "bits": [ 237 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:422.37-422.59"
          }
        },
        "CH0_FFS_PCIE_CON": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:421.111-421.127"
          }
        },
        "CH0_FFS_PCIE_DONE": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:421.73-421.90"
          }
        },
        "CH0_FFS_RLOL": {
          "hide_name": 0,
          "bits": [ 247 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:423.105-423.117"
          }
        },
        "CH0_FFS_RLOS": {
          "hide_name": 0,
          "bits": [ 235 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:422.9-422.21"
          }
        },
        "CH0_FFS_RXFBFIFO_ERROR": {
          "hide_name": 0,
          "bits": [ 243 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:423.9-423.31"
          }
        },
        "CH0_FFS_SKP_ADDED": {
          "hide_name": 0,
          "bits": [ 249 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:423.133-423.150"
          }
        },
        "CH0_FFS_SKP_DELETED": {
          "hide_name": 0,
          "bits": [ 251 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:424.9-424.28"
          }
        },
        "CH0_FFS_TXFBFIFO_ERROR": {
          "hide_name": 0,
          "bits": [ 245 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:423.57-423.79"
          }
        },
        "CH0_FF_EBRD_CLK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:395.102-395.117"
          }
        },
        "CH0_FF_RXI_CLK": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:395.38-395.52"
          }
        },
        "CH0_FF_RX_D_0": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:415.73-415.86"
          }
        },
        "CH0_FF_RX_D_1": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:415.103-415.116"
          }
        },
        "CH0_FF_RX_D_10": {
          "hide_name": 0,
          "bits": [ 203 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:418.9-418.23"
          }
        },
        "CH0_FF_RX_D_11": {
          "hide_name": 0,
          "bits": [ 205 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:418.41-418.55"
          }
        },
        "CH0_FF_RX_D_12": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:418.73-418.87"
          }
        },
        "CH0_FF_RX_D_13": {
          "hide_name": 0,
          "bits": [ 209 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:418.105-418.119"
          }
        },
        "CH0_FF_RX_D_14": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:419.9-419.23"
          }
        },
        "CH0_FF_RX_D_15": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:419.41-419.55"
          }
        },
        "CH0_FF_RX_D_16": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:419.73-419.87"
          }
        },
        "CH0_FF_RX_D_17": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:419.105-419.119"
          }
        },
        "CH0_FF_RX_D_18": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:420.9-420.23"
          }
        },
        "CH0_FF_RX_D_19": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:420.41-420.55"
          }
        },
        "CH0_FF_RX_D_2": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:416.9-416.22"
          }
        },
        "CH0_FF_RX_D_20": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:420.73-420.87"
          }
        },
        "CH0_FF_RX_D_21": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:420.105-420.119"
          }
        },
        "CH0_FF_RX_D_22": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:421.9-421.23"
          }
        },
        "CH0_FF_RX_D_23": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:421.41-421.55"
          }
        },
        "CH0_FF_RX_D_3": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:416.39-416.52"
          }
        },
        "CH0_FF_RX_D_4": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:416.69-416.82"
          }
        },
        "CH0_FF_RX_D_5": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:416.99-416.112"
          }
        },
        "CH0_FF_RX_D_6": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:417.9-417.22"
          }
        },
        "CH0_FF_RX_D_7": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:417.39-417.52"
          }
        },
        "CH0_FF_RX_D_8": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:417.69-417.82"
          }
        },
        "CH0_FF_RX_D_9": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:417.99-417.112"
          }
        },
        "CH0_FF_RX_F_CLK": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:414.9-414.24"
          }
        },
        "CH0_FF_RX_H_CLK": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:414.43-414.58"
          }
        },
        "CH0_FF_RX_PCLK": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:415.9-415.23"
          }
        },
        "CH0_FF_TXI_CLK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:395.70-395.84"
          }
        },
        "CH0_FF_TX_D_0": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:396.8-396.21"
          }
        },
        "CH0_FF_TX_D_1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:396.38-396.51"
          }
        },
        "CH0_FF_TX_D_10": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:398.68-398.82"
          }
        },
        "CH0_FF_TX_D_11": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:398.100-398.114"
          }
        },
        "CH0_FF_TX_D_12": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:399.8-399.22"
          }
        },
        "CH0_FF_TX_D_13": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:399.40-399.54"
          }
        },
        "CH0_FF_TX_D_14": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:399.72-399.86"
          }
        },
        "CH0_FF_TX_D_15": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:399.104-399.118"
          }
        },
        "CH0_FF_TX_D_16": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:400.8-400.22"
          }
        },
        "CH0_FF_TX_D_17": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:400.40-400.54"
          }
        },
        "CH0_FF_TX_D_18": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:400.72-400.86"
          }
        },
        "CH0_FF_TX_D_19": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:400.104-400.118"
          }
        },
        "CH0_FF_TX_D_2": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:396.68-396.81"
          }
        },
        "CH0_FF_TX_D_20": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:401.8-401.22"
          }
        },
        "CH0_FF_TX_D_21": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:401.40-401.54"
          }
        },
        "CH0_FF_TX_D_22": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:401.72-401.86"
          }
        },
        "CH0_FF_TX_D_23": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:401.104-401.118"
          }
        },
        "CH0_FF_TX_D_3": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:396.98-396.111"
          }
        },
        "CH0_FF_TX_D_4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:397.8-397.21"
          }
        },
        "CH0_FF_TX_D_5": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:397.38-397.51"
          }
        },
        "CH0_FF_TX_D_6": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:397.68-397.81"
          }
        },
        "CH0_FF_TX_D_7": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:397.98-397.111"
          }
        },
        "CH0_FF_TX_D_8": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:398.8-398.21"
          }
        },
        "CH0_FF_TX_D_9": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:398.38-398.51"
          }
        },
        "CH0_FF_TX_F_CLK": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:414.77-414.92"
          }
        },
        "CH0_FF_TX_H_CLK": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:414.111-414.126"
          }
        },
        "CH0_FF_TX_PCLK": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:415.41-415.55"
          }
        },
        "CH0_HDINN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:393.30-393.39"
          }
        },
        "CH0_HDINP": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:393.8-393.17"
          }
        },
        "CH0_HDOUTN": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:413.33-413.43"
          }
        },
        "CH0_HDOUTP": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:413.9-413.19"
          }
        },
        "CH0_LDR_CORE2TX": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:406.104-406.119"
          }
        },
        "CH0_LDR_RX2CORE": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:424.51-424.66"
          }
        },
        "CH0_RX_REFCLK": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:395.8-395.21"
          }
        },
        "CH0_SCIEN": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:409.8-409.17"
          }
        },
        "CH0_SCISEL": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:409.30-409.40"
          }
        },
        "CH1_FFC_CDR_EN_BITSLIP": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:410.93-410.115"
          }
        },
        "CH1_FFC_DIV11_MODE_RX": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:404.157-404.178"
          }
        },
        "CH1_FFC_DIV11_MODE_TX": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:405.31-405.52"
          }
        },
        "CH1_FFC_EI_EN": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:402.23-402.36"
          }
        },
        "CH1_FFC_ENABLE_CGALIGN": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:403.32-403.54"
          }
        },
        "CH1_FFC_FB_LOOPBACK": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:403.123-403.142"
          }
        },
        "CH1_FFC_LANE_RX_RST": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:405.165-405.184"
          }
        },
        "CH1_FFC_LANE_TX_RST": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:405.123-405.142"
          }
        },
        "CH1_FFC_LDR_CORE2TX_EN": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:405.78-405.100"
          }
        },
        "CH1_FFC_PCIE_CT": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:402.97-402.112"
          }
        },
        "CH1_FFC_PCIE_DET_EN": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:402.59-402.78"
          }
        },
        "CH1_FFC_PFIFO_CLR": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:404.27-404.44"
          }
        },
        "CH1_FFC_RATE_MODE_RX": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:404.68-404.88"
          }
        },
        "CH1_FFC_RATE_MODE_TX": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:404.112-404.132"
          }
        },
        "CH1_FFC_RRST": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:406.22-406.34"
          }
        },
        "CH1_FFC_RXPWDNB": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:406.87-406.102"
          }
        },
        "CH1_FFC_RX_GEAR_MODE": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:404.202-404.222"
          }
        },
        "CH1_FFC_SB_INV_RX": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:402.133-402.150"
          }
        },
        "CH1_FFC_SB_PFIFO_LP": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:403.165-403.184"
          }
        },
        "CH1_FFC_SIGNAL_DETECT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:403.79-403.100"
          }
        },
        "CH1_FFC_TXPWDNB": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:406.53-406.68"
          }
        },
        "CH1_FFC_TX_GEAR_MODE": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:404.246-404.266"
          }
        },
        "CH1_FFS_CC_OVERRUN": {
          "hide_name": 0,
          "bits": [ 242 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:422.147-422.165"
          }
        },
        "CH1_FFS_CC_UNDERRUN": {
          "hide_name": 0,
          "bits": [ 240 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:422.106-422.125"
          }
        },
        "CH1_FFS_LS_SYNC_STATUS": {
          "hide_name": 0,
          "bits": [ 238 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:422.61-422.83"
          }
        },
        "CH1_FFS_PCIE_CON": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:421.129-421.145"
          }
        },
        "CH1_FFS_PCIE_DONE": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:421.92-421.109"
          }
        },
        "CH1_FFS_RLOL": {
          "hide_name": 0,
          "bits": [ 248 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:423.119-423.131"
          }
        },
        "CH1_FFS_RLOS": {
          "hide_name": 0,
          "bits": [ 236 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:422.23-422.35"
          }
        },
        "CH1_FFS_RXFBFIFO_ERROR": {
          "hide_name": 0,
          "bits": [ 244 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:423.33-423.55"
          }
        },
        "CH1_FFS_SKP_ADDED": {
          "hide_name": 0,
          "bits": [ 250 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:423.152-423.169"
          }
        },
        "CH1_FFS_SKP_DELETED": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:424.30-424.49"
          }
        },
        "CH1_FFS_TXFBFIFO_ERROR": {
          "hide_name": 0,
          "bits": [ 246 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:423.81-423.103"
          }
        },
        "CH1_FF_EBRD_CLK": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:395.119-395.134"
          }
        },
        "CH1_FF_RXI_CLK": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:395.54-395.68"
          }
        },
        "CH1_FF_RX_D_0": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:415.88-415.101"
          }
        },
        "CH1_FF_RX_D_1": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:415.118-415.131"
          }
        },
        "CH1_FF_RX_D_10": {
          "hide_name": 0,
          "bits": [ 204 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:418.25-418.39"
          }
        },
        "CH1_FF_RX_D_11": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:418.57-418.71"
          }
        },
        "CH1_FF_RX_D_12": {
          "hide_name": 0,
          "bits": [ 208 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:418.89-418.103"
          }
        },
        "CH1_FF_RX_D_13": {
          "hide_name": 0,
          "bits": [ 210 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:418.121-418.135"
          }
        },
        "CH1_FF_RX_D_14": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:419.25-419.39"
          }
        },
        "CH1_FF_RX_D_15": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:419.57-419.71"
          }
        },
        "CH1_FF_RX_D_16": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:419.89-419.103"
          }
        },
        "CH1_FF_RX_D_17": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:419.121-419.135"
          }
        },
        "CH1_FF_RX_D_18": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:420.25-420.39"
          }
        },
        "CH1_FF_RX_D_19": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:420.57-420.71"
          }
        },
        "CH1_FF_RX_D_2": {
          "hide_name": 0,
          "bits": [ 188 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:416.24-416.37"
          }
        },
        "CH1_FF_RX_D_20": {
          "hide_name": 0,
          "bits": [ 224 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:420.89-420.103"
          }
        },
        "CH1_FF_RX_D_21": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:420.121-420.135"
          }
        },
        "CH1_FF_RX_D_22": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:421.25-421.39"
          }
        },
        "CH1_FF_RX_D_23": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:421.57-421.71"
          }
        },
        "CH1_FF_RX_D_3": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:416.54-416.67"
          }
        },
        "CH1_FF_RX_D_4": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:416.84-416.97"
          }
        },
        "CH1_FF_RX_D_5": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:416.114-416.127"
          }
        },
        "CH1_FF_RX_D_6": {
          "hide_name": 0,
          "bits": [ 196 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:417.24-417.37"
          }
        },
        "CH1_FF_RX_D_7": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:417.54-417.67"
          }
        },
        "CH1_FF_RX_D_8": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:417.84-417.97"
          }
        },
        "CH1_FF_RX_D_9": {
          "hide_name": 0,
          "bits": [ 202 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:417.114-417.127"
          }
        },
        "CH1_FF_RX_F_CLK": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:414.26-414.41"
          }
        },
        "CH1_FF_RX_H_CLK": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:414.60-414.75"
          }
        },
        "CH1_FF_RX_PCLK": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:415.25-415.39"
          }
        },
        "CH1_FF_TXI_CLK": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:395.86-395.100"
          }
        },
        "CH1_FF_TX_D_0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:396.23-396.36"
          }
        },
        "CH1_FF_TX_D_1": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:396.53-396.66"
          }
        },
        "CH1_FF_TX_D_10": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:398.84-398.98"
          }
        },
        "CH1_FF_TX_D_11": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:398.116-398.130"
          }
        },
        "CH1_FF_TX_D_12": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:399.24-399.38"
          }
        },
        "CH1_FF_TX_D_13": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:399.56-399.70"
          }
        },
        "CH1_FF_TX_D_14": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:399.88-399.102"
          }
        },
        "CH1_FF_TX_D_15": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:399.120-399.134"
          }
        },
        "CH1_FF_TX_D_16": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:400.24-400.38"
          }
        },
        "CH1_FF_TX_D_17": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:400.56-400.70"
          }
        },
        "CH1_FF_TX_D_18": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:400.88-400.102"
          }
        },
        "CH1_FF_TX_D_19": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:400.120-400.134"
          }
        },
        "CH1_FF_TX_D_2": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:396.83-396.96"
          }
        },
        "CH1_FF_TX_D_20": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:401.24-401.38"
          }
        },
        "CH1_FF_TX_D_21": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:401.56-401.70"
          }
        },
        "CH1_FF_TX_D_22": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:401.88-401.102"
          }
        },
        "CH1_FF_TX_D_23": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:401.120-401.134"
          }
        },
        "CH1_FF_TX_D_3": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:396.113-396.126"
          }
        },
        "CH1_FF_TX_D_4": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:397.23-397.36"
          }
        },
        "CH1_FF_TX_D_5": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:397.53-397.66"
          }
        },
        "CH1_FF_TX_D_6": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:397.83-397.96"
          }
        },
        "CH1_FF_TX_D_7": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:397.113-397.126"
          }
        },
        "CH1_FF_TX_D_8": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:398.23-398.36"
          }
        },
        "CH1_FF_TX_D_9": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:398.53-398.66"
          }
        },
        "CH1_FF_TX_F_CLK": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:414.94-414.109"
          }
        },
        "CH1_FF_TX_H_CLK": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:414.128-414.143"
          }
        },
        "CH1_FF_TX_PCLK": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:415.57-415.71"
          }
        },
        "CH1_HDINN": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:393.41-393.50"
          }
        },
        "CH1_HDINP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:393.19-393.28"
          }
        },
        "CH1_HDOUTN": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:413.45-413.55"
          }
        },
        "CH1_HDOUTP": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:413.21-413.31"
          }
        },
        "CH1_LDR_CORE2TX": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:406.121-406.136"
          }
        },
        "CH1_LDR_RX2CORE": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:424.68-424.83"
          }
        },
        "CH1_RX_REFCLK": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:395.23-395.36"
          }
        },
        "CH1_SCIEN": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:409.19-409.28"
          }
        },
        "CH1_SCISEL": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:409.42-409.52"
          }
        },
        "D_CIN0": {
          "hide_name": 0,
          "bits": [ 151 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:412.22-412.28"
          }
        },
        "D_CIN1": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:412.30-412.36"
          }
        },
        "D_CIN10": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:412.101-412.108"
          }
        },
        "D_CIN11": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:412.110-412.117"
          }
        },
        "D_CIN2": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:412.38-412.44"
          }
        },
        "D_CIN3": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:412.46-412.52"
          }
        },
        "D_CIN4": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:412.54-412.60"
          }
        },
        "D_CIN5": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:412.62-412.68"
          }
        },
        "D_CIN6": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:412.70-412.76"
          }
        },
        "D_CIN7": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:412.77-412.83"
          }
        },
        "D_CIN8": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:412.85-412.91"
          }
        },
        "D_CIN9": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:412.93-412.99"
          }
        },
        "D_COUT0": {
          "hide_name": 0,
          "bits": [ 272 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.9-426.16"
          }
        },
        "D_COUT1": {
          "hide_name": 0,
          "bits": [ 273 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.18-426.25"
          }
        },
        "D_COUT10": {
          "hide_name": 0,
          "bits": [ 282 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.99-426.107"
          }
        },
        "D_COUT11": {
          "hide_name": 0,
          "bits": [ 283 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.109-426.117"
          }
        },
        "D_COUT12": {
          "hide_name": 0,
          "bits": [ 284 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.119-426.127"
          }
        },
        "D_COUT13": {
          "hide_name": 0,
          "bits": [ 285 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.129-426.137"
          }
        },
        "D_COUT14": {
          "hide_name": 0,
          "bits": [ 286 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.139-426.147"
          }
        },
        "D_COUT15": {
          "hide_name": 0,
          "bits": [ 287 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.149-426.157"
          }
        },
        "D_COUT16": {
          "hide_name": 0,
          "bits": [ 288 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.159-426.167"
          }
        },
        "D_COUT17": {
          "hide_name": 0,
          "bits": [ 289 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.169-426.177"
          }
        },
        "D_COUT18": {
          "hide_name": 0,
          "bits": [ 290 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.179-426.187"
          }
        },
        "D_COUT19": {
          "hide_name": 0,
          "bits": [ 291 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.189-426.197"
          }
        },
        "D_COUT2": {
          "hide_name": 0,
          "bits": [ 274 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.27-426.34"
          }
        },
        "D_COUT3": {
          "hide_name": 0,
          "bits": [ 275 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.36-426.43"
          }
        },
        "D_COUT4": {
          "hide_name": 0,
          "bits": [ 276 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.45-426.52"
          }
        },
        "D_COUT5": {
          "hide_name": 0,
          "bits": [ 277 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.54-426.61"
          }
        },
        "D_COUT6": {
          "hide_name": 0,
          "bits": [ 278 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.63-426.70"
          }
        },
        "D_COUT7": {
          "hide_name": 0,
          "bits": [ 279 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.72-426.79"
          }
        },
        "D_COUT8": {
          "hide_name": 0,
          "bits": [ 280 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.81-426.88"
          }
        },
        "D_COUT9": {
          "hide_name": 0,
          "bits": [ 281 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.90-426.97"
          }
        },
        "D_CYAWSTN": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:409.74-409.83"
          }
        },
        "D_FFC_DUAL_RST": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:410.8-410.22"
          }
        },
        "D_FFC_MACROPDB": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:410.41-410.55"
          }
        },
        "D_FFC_MACRO_RST": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:410.24-410.39"
          }
        },
        "D_FFC_SYNC_TOGGLE": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:409.85-409.102"
          }
        },
        "D_FFC_TRST": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:410.57-410.67"
          }
        },
        "D_FFS_PLOL": {
          "hide_name": 0,
          "bits": [ 293 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:429.9-429.19"
          }
        },
        "D_REFCLKI": {
          "hide_name": 0,
          "bits": [ 292 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:428.9-428.18"
          }
        },
        "D_SCAN_ENABLE": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:410.117-410.130"
          }
        },
        "D_SCAN_IN_0": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:410.132-410.143"
          }
        },
        "D_SCAN_IN_1": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:411.8-411.19"
          }
        },
        "D_SCAN_IN_2": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:411.21-411.32"
          }
        },
        "D_SCAN_IN_3": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:411.34-411.45"
          }
        },
        "D_SCAN_IN_4": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:411.47-411.58"
          }
        },
        "D_SCAN_IN_5": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:411.60-411.71"
          }
        },
        "D_SCAN_IN_6": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:411.73-411.84"
          }
        },
        "D_SCAN_IN_7": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:411.86-411.97"
          }
        },
        "D_SCAN_MODE": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:411.99-411.110"
          }
        },
        "D_SCAN_OUT_0": {
          "hide_name": 0,
          "bits": [ 264 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:425.71-425.83"
          }
        },
        "D_SCAN_OUT_1": {
          "hide_name": 0,
          "bits": [ 265 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:425.85-425.97"
          }
        },
        "D_SCAN_OUT_2": {
          "hide_name": 0,
          "bits": [ 266 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:425.99-425.111"
          }
        },
        "D_SCAN_OUT_3": {
          "hide_name": 0,
          "bits": [ 267 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:425.113-425.125"
          }
        },
        "D_SCAN_OUT_4": {
          "hide_name": 0,
          "bits": [ 268 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:425.127-425.139"
          }
        },
        "D_SCAN_OUT_5": {
          "hide_name": 0,
          "bits": [ 269 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:425.141-425.153"
          }
        },
        "D_SCAN_OUT_6": {
          "hide_name": 0,
          "bits": [ 270 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:425.155-425.167"
          }
        },
        "D_SCAN_OUT_7": {
          "hide_name": 0,
          "bits": [ 271 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:425.169-425.181"
          }
        },
        "D_SCAN_RESET": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:412.8-412.20"
          }
        },
        "D_SCIADDR0": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:408.8-408.18"
          }
        },
        "D_SCIADDR1": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:408.20-408.30"
          }
        },
        "D_SCIADDR2": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:408.32-408.42"
          }
        },
        "D_SCIADDR3": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:408.44-408.54"
          }
        },
        "D_SCIADDR4": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:408.56-408.66"
          }
        },
        "D_SCIADDR5": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:408.68-408.78"
          }
        },
        "D_SCIENAUX": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:408.80-408.90"
          }
        },
        "D_SCIINT": {
          "hide_name": 0,
          "bits": [ 263 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:425.61-425.69"
          }
        },
        "D_SCIRD": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:409.54-409.61"
          }
        },
        "D_SCIRDATA0": {
          "hide_name": 0,
          "bits": [ 255 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:424.85-424.96"
          }
        },
        "D_SCIRDATA1": {
          "hide_name": 0,
          "bits": [ 256 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:424.98-424.109"
          }
        },
        "D_SCIRDATA2": {
          "hide_name": 0,
          "bits": [ 257 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:424.111-424.122"
          }
        },
        "D_SCIRDATA3": {
          "hide_name": 0,
          "bits": [ 258 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:424.124-424.135"
          }
        },
        "D_SCIRDATA4": {
          "hide_name": 0,
          "bits": [ 259 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:425.9-425.20"
          }
        },
        "D_SCIRDATA5": {
          "hide_name": 0,
          "bits": [ 260 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:425.22-425.33"
          }
        },
        "D_SCIRDATA6": {
          "hide_name": 0,
          "bits": [ 261 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:425.35-425.46"
          }
        },
        "D_SCIRDATA7": {
          "hide_name": 0,
          "bits": [ 262 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:425.48-425.59"
          }
        },
        "D_SCISELAUX": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:408.92-408.103"
          }
        },
        "D_SCIWDATA0": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:407.8-407.19"
          }
        },
        "D_SCIWDATA1": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:407.21-407.32"
          }
        },
        "D_SCIWDATA2": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:407.34-407.45"
          }
        },
        "D_SCIWDATA3": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:407.47-407.58"
          }
        },
        "D_SCIWDATA4": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:407.60-407.71"
          }
        },
        "D_SCIWDATA5": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:407.73-407.84"
          }
        },
        "D_SCIWDATA6": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:407.86-407.97"
          }
        },
        "D_SCIWDATA7": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:407.99-407.110"
          }
        },
        "D_SCIWSTN": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:409.63-409.72"
          }
        },
        "D_SYNC_ND": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:394.52-394.61"
          }
        },
        "D_SYNC_PULSE2ND": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:413.97-413.112"
          }
        },
        "D_TXBIT_CLKN_FROM_ND": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:394.30-394.50"
          }
        },
        "D_TXBIT_CLKN_TO_ND": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:413.77-413.95"
          }
        },
        "D_TXBIT_CLKP_FROM_ND": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:394.8-394.28"
          }
        },
        "D_TXBIT_CLKP_TO_ND": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:413.57-413.75"
          }
        },
        "D_TXPLL_LOL_FROM_ND": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:394.63-394.82"
          }
        },
        "D_TXPLL_LOL_TO_ND": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:413.114-413.131"
          }
        }
      }
    },
    "DDRDLLA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:334.1-340.10"
      },
      "parameter_default_values": {
        "FORCE_MAX_DELAY": "NO",
        "GSR": "ENABLED"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "UDDCNTLN": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "FREEZE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "DDRDEL": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "DCNTL7": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "DCNTL6": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "DCNTL5": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DCNTL4": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "DCNTL3": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "DCNTL2": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "DCNTL1": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "DCNTL0": {
          "direction": "output",
          "bits": [ 15 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:335.8-335.11"
          }
        },
        "DCNTL0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:336.79-336.85"
          }
        },
        "DCNTL1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:336.71-336.77"
          }
        },
        "DCNTL2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:336.63-336.69"
          }
        },
        "DCNTL3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:336.55-336.61"
          }
        },
        "DCNTL4": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:336.47-336.53"
          }
        },
        "DCNTL5": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:336.39-336.45"
          }
        },
        "DCNTL6": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:336.31-336.37"
          }
        },
        "DCNTL7": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:336.23-336.29"
          }
        },
        "DDRDEL": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:336.15-336.21"
          }
        },
        "FREEZE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:335.28-335.34"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:336.9-336.13"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:335.13-335.16"
          }
        },
        "UDDCNTLN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:335.18-335.26"
          }
        }
      }
    },
    "DELAYF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:199.1-205.10"
      },
      "parameter_default_values": {
        "DEL_MODE": "USER_DEFINED",
        "DEL_VALUE": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LOADN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "MOVE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "DIRECTION": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "CFLAG": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:200.8-200.9"
          }
        },
        "CFLAG": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:201.12-201.17"
          }
        },
        "DIRECTION": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:200.24-200.33"
          }
        },
        "LOADN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:200.11-200.16"
          }
        },
        "MOVE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:200.18-200.22"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:201.9-201.10"
          }
        }
      }
    },
    "DELAYG": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:208.1-214.10"
      },
      "parameter_default_values": {
        "DEL_MODE": "USER_DEFINED",
        "DEL_VALUE": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:209.8-209.9"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:210.9-210.10"
          }
        }
      }
    },
    "DLLDELD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:343.1-349.10"
      },
      "parameter_default_values": {
        "DEL_ADJ": "PLUS",
        "DEL_VAL": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DDRDEL": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LOADN": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "MOVE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DIRECTION": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "CFLAG": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:344.8-344.9"
          }
        },
        "CFLAG": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:345.12-345.17"
          }
        },
        "DDRDEL": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:344.11-344.17"
          }
        },
        "DIRECTION": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:344.32-344.41"
          }
        },
        "LOADN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:344.19-344.24"
          }
        },
        "MOVE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:344.26-344.30"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:345.9-345.10"
          }
        }
      }
    },
    "DP16KD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:589.1-802.10"
      },
      "parameter_default_values": {
        "ADA0MUX": "ADA0",
        "ADA10MUX": "ADA10",
        "ADA11MUX": "ADA11",
        "ADA12MUX": "ADA12",
        "ADA13MUX": "ADA13",
        "ADA1MUX": "ADA1",
        "ADA2MUX": "ADA2",
        "ADA3MUX": "ADA3",
        "ADA4MUX": "ADA4",
        "ADA5MUX": "ADA5",
        "ADA6MUX": "ADA6",
        "ADA7MUX": "ADA7",
        "ADA8MUX": "ADA8",
        "ADA9MUX": "ADA9",
        "ADB0MUX": "ADB0",
        "ADB10MUX": "ADB10",
        "ADB11MUX": "ADB11",
        "ADB12MUX": "ADB12",
        "ADB13MUX": "ADB13",
        "ADB1MUX": "ADB1",
        "ADB2MUX": "ADB2",
        "ADB3MUX": "ADB3",
        "ADB4MUX": "ADB4",
        "ADB5MUX": "ADB5",
        "ADB6MUX": "ADB6",
        "ADB7MUX": "ADB7",
        "ADB8MUX": "ADB8",
        "ADB9MUX": "ADB9",
        "ASYNC_RESET_RELEASE": "SYNC",
        "CEAMUX": "CEA",
        "CEBMUX": "CEB",
        "CLKAMUX": "CLKA",
        "CLKBMUX": "CLKB",
        "CSA0MUX": "CSA0",
        "CSA1MUX": "CSA1",
        "CSA2MUX": "CSA2",
        "CSB0MUX": "CSB0",
        "CSB1MUX": "CSB1",
        "CSB2MUX": "CSB2",
        "CSDECODE_A": "0b000",
        "CSDECODE_B": "0b000",
        "DATA_WIDTH_A": "00000000000000000000000000010010",
        "DATA_WIDTH_B": "00000000000000000000000000010010",
        "DIA0MUX": "DIA0",
        "DIA10MUX": "DIA10",
        "DIA11MUX": "DIA11",
        "DIA12MUX": "DIA12",
        "DIA13MUX": "DIA13",
        "DIA14MUX": "DIA14",
        "DIA15MUX": "DIA15",
        "DIA16MUX": "DIA16",
        "DIA17MUX": "DIA17",
        "DIA1MUX": "DIA1",
        "DIA2MUX": "DIA2",
        "DIA3MUX": "DIA3",
        "DIA4MUX": "DIA4",
        "DIA5MUX": "DIA5",
        "DIA6MUX": "DIA6",
        "DIA7MUX": "DIA7",
        "DIA8MUX": "DIA8",
        "DIA9MUX": "DIA9",
        "DIB0MUX": "DIB0",
        "DIB10MUX": "DIB10",
        "DIB11MUX": "DIB11",
        "DIB12MUX": "DIB12",
        "DIB13MUX": "DIB13",
        "DIB14MUX": "DIB14",
        "DIB15MUX": "DIB15",
        "DIB16MUX": "DIB16",
        "DIB17MUX": "DIB17",
        "DIB1MUX": "DIB1",
        "DIB2MUX": "DIB2",
        "DIB3MUX": "DIB3",
        "DIB4MUX": "DIB4",
        "DIB5MUX": "DIB5",
        "DIB6MUX": "DIB6",
        "DIB7MUX": "DIB7",
        "DIB8MUX": "DIB8",
        "DIB9MUX": "DIB9",
        "DOA0MUX": "DOA0",
        "DOA10MUX": "DOA10",
        "DOA11MUX": "DOA11",
        "DOA12MUX": "DOA12",
        "DOA13MUX": "DOA13",
        "DOA14MUX": "DOA14",
        "DOA15MUX": "DOA15",
        "DOA16MUX": "DOA16",
        "DOA17MUX": "DOA17",
        "DOA1MUX": "DOA1",
        "DOA2MUX": "DOA2",
        "DOA3MUX": "DOA3",
        "DOA4MUX": "DOA4",
        "DOA5MUX": "DOA5",
        "DOA6MUX": "DOA6",
        "DOA7MUX": "DOA7",
        "DOA8MUX": "DOA8",
        "DOA9MUX": "DOA9",
        "DOB0MUX": "DOB0",
        "DOB10MUX": "DOB10",
        "DOB11MUX": "DOB11",
        "DOB12MUX": "DOB12",
        "DOB13MUX": "DOB13",
        "DOB14MUX": "DOB14",
        "DOB15MUX": "DOB15",
        "DOB16MUX": "DOB16",
        "DOB17MUX": "DOB17",
        "DOB1MUX": "DOB1",
        "DOB2MUX": "DOB2",
        "DOB3MUX": "DOB3",
        "DOB4MUX": "DOB4",
        "DOB5MUX": "DOB5",
        "DOB6MUX": "DOB6",
        "DOB7MUX": "DOB7",
        "DOB8MUX": "DOB8",
        "DOB9MUX": "DOB9",
        "GSR": "ENABLED",
        "INITVAL_00": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_01": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_02": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_03": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_04": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_05": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_06": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_07": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_08": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_09": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_10": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_11": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_12": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_13": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_14": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_15": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_16": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_17": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_18": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_19": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_20": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_21": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_22": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_23": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_24": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_25": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_26": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_27": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_28": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_29": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_30": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_31": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_32": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_33": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_34": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_35": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_36": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_37": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_38": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_39": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "OCEAMUX": "OCEA",
        "OCEBMUX": "OCEB",
        "REGMODE_A": "NOREG",
        "REGMODE_B": "NOREG",
        "RESETMODE": "SYNC",
        "RSTAMUX": "RSTA",
        "RSTBMUX": "RSTB",
        "WEAMUX": "WEA",
        "WEBMUX": "WEB",
        "WID": "00000000000000000000000000000000",
        "WRITEMODE_A": "NORMAL",
        "WRITEMODE_B": "NORMAL"
      },
      "ports": {
        "DIA17": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DIA16": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "DIA15": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "DIA14": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DIA13": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "DIA12": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DIA11": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DIA10": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DIA9": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "DIA8": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "DIA7": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "DIA6": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "DIA5": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "DIA4": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "DIA3": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "DIA2": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "DIA1": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "DIA0": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "ADA13": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "ADA12": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "ADA11": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "ADA10": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "ADA9": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "ADA8": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "ADA7": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "ADA6": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "ADA5": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "ADA4": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "ADA3": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "ADA2": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "ADA1": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "ADA0": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "OCEA": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "WEA": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "RSTA": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "CSA2": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "CSA1": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "CSA0": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "DOA17": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "DOA16": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "DOA15": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "DOA14": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "DOA13": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "DOA12": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "DOA11": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "DOA10": {
          "direction": "output",
          "bits": [ 49 ]
        },
        "DOA9": {
          "direction": "output",
          "bits": [ 50 ]
        },
        "DOA8": {
          "direction": "output",
          "bits": [ 51 ]
        },
        "DOA7": {
          "direction": "output",
          "bits": [ 52 ]
        },
        "DOA6": {
          "direction": "output",
          "bits": [ 53 ]
        },
        "DOA5": {
          "direction": "output",
          "bits": [ 54 ]
        },
        "DOA4": {
          "direction": "output",
          "bits": [ 55 ]
        },
        "DOA3": {
          "direction": "output",
          "bits": [ 56 ]
        },
        "DOA2": {
          "direction": "output",
          "bits": [ 57 ]
        },
        "DOA1": {
          "direction": "output",
          "bits": [ 58 ]
        },
        "DOA0": {
          "direction": "output",
          "bits": [ 59 ]
        },
        "DIB17": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "DIB16": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "DIB15": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "DIB14": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "DIB13": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "DIB12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "DIB11": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "DIB10": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "DIB9": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "DIB8": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "DIB7": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DIB6": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "DIB5": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "DIB4": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "DIB3": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "DIB2": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "DIB1": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "DIB0": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADB13": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADB12": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "ADB11": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "ADB10": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "ADB9": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ADB8": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "ADB7": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "ADB6": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "ADB5": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "ADB4": {
          "direction": "input",
          "bits": [ 87 ]
        },
        "ADB3": {
          "direction": "input",
          "bits": [ 88 ]
        },
        "ADB2": {
          "direction": "input",
          "bits": [ 89 ]
        },
        "ADB1": {
          "direction": "input",
          "bits": [ 90 ]
        },
        "ADB0": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "OCEB": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "WEB": {
          "direction": "input",
          "bits": [ 95 ]
        },
        "RSTB": {
          "direction": "input",
          "bits": [ 96 ]
        },
        "CSB2": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "CSB1": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "CSB0": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "DOB17": {
          "direction": "output",
          "bits": [ 100 ]
        },
        "DOB16": {
          "direction": "output",
          "bits": [ 101 ]
        },
        "DOB15": {
          "direction": "output",
          "bits": [ 102 ]
        },
        "DOB14": {
          "direction": "output",
          "bits": [ 103 ]
        },
        "DOB13": {
          "direction": "output",
          "bits": [ 104 ]
        },
        "DOB12": {
          "direction": "output",
          "bits": [ 105 ]
        },
        "DOB11": {
          "direction": "output",
          "bits": [ 106 ]
        },
        "DOB10": {
          "direction": "output",
          "bits": [ 107 ]
        },
        "DOB9": {
          "direction": "output",
          "bits": [ 108 ]
        },
        "DOB8": {
          "direction": "output",
          "bits": [ 109 ]
        },
        "DOB7": {
          "direction": "output",
          "bits": [ 110 ]
        },
        "DOB6": {
          "direction": "output",
          "bits": [ 111 ]
        },
        "DOB5": {
          "direction": "output",
          "bits": [ 112 ]
        },
        "DOB4": {
          "direction": "output",
          "bits": [ 113 ]
        },
        "DOB3": {
          "direction": "output",
          "bits": [ 114 ]
        },
        "DOB2": {
          "direction": "output",
          "bits": [ 115 ]
        },
        "DOB1": {
          "direction": "output",
          "bits": [ 116 ]
        },
        "DOB0": {
          "direction": "output",
          "bits": [ 117 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA0": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:591.91-591.95"
          }
        },
        "ADA1": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:591.85-591.89"
          }
        },
        "ADA10": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:591.30-591.35"
          }
        },
        "ADA11": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:591.23-591.28"
          }
        },
        "ADA12": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:591.16-591.21"
          }
        },
        "ADA13": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:591.9-591.14"
          }
        },
        "ADA2": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:591.79-591.83"
          }
        },
        "ADA3": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:591.73-591.77"
          }
        },
        "ADA4": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:591.67-591.71"
          }
        },
        "ADA5": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:591.61-591.65"
          }
        },
        "ADA6": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:591.55-591.59"
          }
        },
        "ADA7": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:591.49-591.53"
          }
        },
        "ADA8": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:591.43-591.47"
          }
        },
        "ADA9": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:591.37-591.41"
          }
        },
        "ADB0": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:597.91-597.95"
          }
        },
        "ADB1": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:597.85-597.89"
          }
        },
        "ADB10": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:597.30-597.35"
          }
        },
        "ADB11": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:597.23-597.28"
          }
        },
        "ADB12": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:597.16-597.21"
          }
        },
        "ADB13": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:597.9-597.14"
          }
        },
        "ADB2": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:597.79-597.83"
          }
        },
        "ADB3": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:597.73-597.77"
          }
        },
        "ADB4": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:597.67-597.71"
          }
        },
        "ADB5": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:597.61-597.65"
          }
        },
        "ADB6": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:597.55-597.59"
          }
        },
        "ADB7": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:597.49-597.53"
          }
        },
        "ADB8": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:597.43-597.47"
          }
        },
        "ADB9": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:597.37-597.41"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:592.9-592.12"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:598.9-598.12"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:592.20-592.24"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:598.20-598.24"
          }
        },
        "CSA0": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:593.21-593.25"
          }
        },
        "CSA1": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:593.15-593.19"
          }
        },
        "CSA2": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:593.9-593.13"
          }
        },
        "CSB0": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:599.21-599.25"
          }
        },
        "CSB1": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:599.15-599.19"
          }
        },
        "CSB2": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:599.9-599.13"
          }
        },
        "DIA0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:590.119-590.123"
          }
        },
        "DIA1": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:590.113-590.117"
          }
        },
        "DIA10": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:590.58-590.63"
          }
        },
        "DIA11": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:590.51-590.56"
          }
        },
        "DIA12": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:590.44-590.49"
          }
        },
        "DIA13": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:590.37-590.42"
          }
        },
        "DIA14": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:590.30-590.35"
          }
        },
        "DIA15": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:590.23-590.28"
          }
        },
        "DIA16": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:590.16-590.21"
          }
        },
        "DIA17": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:590.9-590.14"
          }
        },
        "DIA2": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:590.107-590.111"
          }
        },
        "DIA3": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:590.101-590.105"
          }
        },
        "DIA4": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:590.95-590.99"
          }
        },
        "DIA5": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:590.89-590.93"
          }
        },
        "DIA6": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:590.83-590.87"
          }
        },
        "DIA7": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:590.77-590.81"
          }
        },
        "DIA8": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:590.71-590.75"
          }
        },
        "DIA9": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:590.65-590.69"
          }
        },
        "DIB0": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:596.119-596.123"
          }
        },
        "DIB1": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:596.113-596.117"
          }
        },
        "DIB10": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:596.58-596.63"
          }
        },
        "DIB11": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:596.51-596.56"
          }
        },
        "DIB12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:596.44-596.49"
          }
        },
        "DIB13": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:596.37-596.42"
          }
        },
        "DIB14": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:596.30-596.35"
          }
        },
        "DIB15": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:596.23-596.28"
          }
        },
        "DIB16": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:596.16-596.21"
          }
        },
        "DIB17": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:596.9-596.14"
          }
        },
        "DIB2": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:596.107-596.111"
          }
        },
        "DIB3": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:596.101-596.105"
          }
        },
        "DIB4": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:596.95-596.99"
          }
        },
        "DIB5": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:596.89-596.93"
          }
        },
        "DIB6": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:596.83-596.87"
          }
        },
        "DIB7": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:596.77-596.81"
          }
        },
        "DIB8": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:596.71-596.75"
          }
        },
        "DIB9": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:596.65-596.69"
          }
        },
        "DOA0": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:594.120-594.124"
          }
        },
        "DOA1": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:594.114-594.118"
          }
        },
        "DOA10": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:594.59-594.64"
          }
        },
        "DOA11": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:594.52-594.57"
          }
        },
        "DOA12": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:594.45-594.50"
          }
        },
        "DOA13": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:594.38-594.43"
          }
        },
        "DOA14": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:594.31-594.36"
          }
        },
        "DOA15": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:594.24-594.29"
          }
        },
        "DOA16": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:594.17-594.22"
          }
        },
        "DOA17": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:594.10-594.15"
          }
        },
        "DOA2": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:594.108-594.112"
          }
        },
        "DOA3": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:594.102-594.106"
          }
        },
        "DOA4": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:594.96-594.100"
          }
        },
        "DOA5": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:594.90-594.94"
          }
        },
        "DOA6": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:594.84-594.88"
          }
        },
        "DOA7": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:594.78-594.82"
          }
        },
        "DOA8": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:594.72-594.76"
          }
        },
        "DOA9": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:594.66-594.70"
          }
        },
        "DOB0": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:600.120-600.124"
          }
        },
        "DOB1": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:600.114-600.118"
          }
        },
        "DOB10": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:600.59-600.64"
          }
        },
        "DOB11": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:600.52-600.57"
          }
        },
        "DOB12": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:600.45-600.50"
          }
        },
        "DOB13": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:600.38-600.43"
          }
        },
        "DOB14": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:600.31-600.36"
          }
        },
        "DOB15": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:600.24-600.29"
          }
        },
        "DOB16": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:600.17-600.22"
          }
        },
        "DOB17": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:600.10-600.15"
          }
        },
        "DOB2": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:600.108-600.112"
          }
        },
        "DOB3": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:600.102-600.106"
          }
        },
        "DOB4": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:600.96-600.100"
          }
        },
        "DOB5": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:600.90-600.94"
          }
        },
        "DOB6": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:600.84-600.88"
          }
        },
        "DOB7": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:600.78-600.82"
          }
        },
        "DOB8": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:600.72-600.76"
          }
        },
        "DOB9": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:600.66-600.70"
          }
        },
        "OCEA": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:592.14-592.18"
          }
        },
        "OCEB": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:598.14-598.18"
          }
        },
        "RSTA": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:592.31-592.35"
          }
        },
        "RSTB": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:598.31-598.35"
          }
        },
        "WEA": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:592.26-592.29"
          }
        },
        "WEB": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:598.26-598.29"
          }
        }
      }
    },
    "DPR16X4C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:236.1-295.10"
      },
      "parameter_default_values": {
        "INITVAL": "0x0000000000000000 "
      },
      "ports": {
        "DI": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5 ]
        },
        "WCK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 12, 13, 14, 15 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 16, 17, 18, 19 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DI": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:237.15-237.17"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:241.16-241.18"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:239.15-239.18"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:240.15-240.18"
          }
        },
        "WCK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:238.9-238.12"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:238.14-238.17"
          }
        }
      }
    },
    "DQSBUFM": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:316.1-331.10"
      },
      "parameter_default_values": {
        "DQS_LI_DEL_ADJ": "FACTORYONLY",
        "DQS_LI_DEL_VAL": "00000000000000000000000000000000",
        "DQS_LO_DEL_ADJ": "FACTORYONLY",
        "DQS_LO_DEL_VAL": "00000000000000000000000000000000",
        "GSR": "ENABLED"
      },
      "ports": {
        "DQSI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "READ1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "READ0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "READCLKSEL2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "READCLKSEL1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "READCLKSEL0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DDRDEL": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "DYNDELAY7": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "DYNDELAY6": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "DYNDELAY5": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "DYNDELAY4": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "DYNDELAY3": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "DYNDELAY2": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "DYNDELAY1": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "DYNDELAY0": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RDLOADN": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RDMOVE": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "RDDIRECTION": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "WRLOADN": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "WRMOVE": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "WRDIRECTION": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "PAUSE": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "DQSR90": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "DQSW": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "DQSW270": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "RDPNTR2": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "RDPNTR1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "RDPNTR0": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "WRPNTR2": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "WRPNTR1": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "WRPNTR0": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "DATAVALID": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "BURSTDET": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "RDCFLAG": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "WRCFLAG": {
          "direction": "output",
          "bits": [ 39 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BURSTDET": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:324.20-324.28"
          }
        },
        "DATAVALID": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:324.9-324.18"
          }
        },
        "DDRDEL": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:317.67-317.73"
          }
        },
        "DQSI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:317.8-317.12"
          }
        },
        "DQSR90": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:322.9-322.15"
          }
        },
        "DQSW": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:322.17-322.21"
          }
        },
        "DQSW270": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:322.23-322.30"
          }
        },
        "DYNDELAY0": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:320.41-320.50"
          }
        },
        "DYNDELAY1": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:320.30-320.39"
          }
        },
        "DYNDELAY2": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:320.19-320.28"
          }
        },
        "DYNDELAY3": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:320.8-320.17"
          }
        },
        "DYNDELAY4": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:319.41-319.50"
          }
        },
        "DYNDELAY5": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:319.30-319.39"
          }
        },
        "DYNDELAY6": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:319.19-319.28"
          }
        },
        "DYNDELAY7": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:319.8-319.17"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:318.8-318.12"
          }
        },
        "PAUSE": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:321.73-321.78"
          }
        },
        "RDCFLAG": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:324.30-324.37"
          }
        },
        "RDDIRECTION": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:321.30-321.41"
          }
        },
        "RDLOADN": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:321.13-321.20"
          }
        },
        "RDMOVE": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:321.22-321.28"
          }
        },
        "RDPNTR0": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:323.27-323.34"
          }
        },
        "RDPNTR1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:323.18-323.25"
          }
        },
        "RDPNTR2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:323.9-323.16"
          }
        },
        "READ0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:317.21-317.26"
          }
        },
        "READ1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:317.14-317.19"
          }
        },
        "READCLKSEL0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:317.54-317.65"
          }
        },
        "READCLKSEL1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:317.41-317.52"
          }
        },
        "READCLKSEL2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:317.28-317.39"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:321.8-321.11"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:318.14-318.18"
          }
        },
        "WRCFLAG": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:324.39-324.46"
          }
        },
        "WRDIRECTION": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:321.60-321.71"
          }
        },
        "WRLOADN": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:321.43-321.50"
          }
        },
        "WRMOVE": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:321.52-321.58"
          }
        },
        "WRPNTR0": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:323.54-323.61"
          }
        },
        "WRPNTR1": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:323.45-323.52"
          }
        },
        "WRPNTR2": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:323.36-323.43"
          }
        }
      }
    },
    "DTR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:168.1-172.10"
      },
      "ports": {
        "STARTPULSE": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DTROUT7": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "DTROUT6": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "DTROUT5": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "DTROUT4": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "DTROUT3": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "DTROUT2": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "DTROUT1": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "DTROUT0": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DTROUT0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:170.72-170.79"
          }
        },
        "DTROUT1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:170.63-170.70"
          }
        },
        "DTROUT2": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:170.54-170.61"
          }
        },
        "DTROUT3": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:170.45-170.52"
          }
        },
        "DTROUT4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:170.36-170.43"
          }
        },
        "DTROUT5": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:170.27-170.34"
          }
        },
        "DTROUT6": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:170.18-170.25"
          }
        },
        "DTROUT7": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:170.9-170.16"
          }
        },
        "STARTPULSE": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:169.8-169.18"
          }
        }
      }
    },
    "ECLKBRIDGECS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:368.1-372.10"
      },
      "ports": {
        "CLK0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SEL": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "ECSOUT": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:369.8-369.12"
          }
        },
        "CLK1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:369.14-369.18"
          }
        },
        "ECSOUT": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:370.9-370.15"
          }
        },
        "SEL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:369.20-369.23"
          }
        }
      }
    },
    "ECLKSYNCB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:361.1-365.10"
      },
      "ports": {
        "ECLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "STOP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ECLKO": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ECLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:362.8-362.13"
          }
        },
        "ECLKO": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:363.9-363.14"
          }
        },
        "STOP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:362.15-362.19"
          }
        }
      }
    },
    "EHXPLLL": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:120.1-165.10"
      },
      "parameter_default_values": {
        "CLKFB_DIV": "00000000000000000000000000000001",
        "CLKI_DIV": "00000000000000000000000000000001",
        "CLKOP_CPHASE": "00000000000000000000000000000000",
        "CLKOP_DIV": "00000000000000000000000000001000",
        "CLKOP_ENABLE": "ENABLED",
        "CLKOP_FPHASE": "00000000000000000000000000000000",
        "CLKOP_TRIM_DELAY": "00000000000000000000000000000000",
        "CLKOP_TRIM_POL": "RISING",
        "CLKOS2_CPHASE": "00000000000000000000000000000000",
        "CLKOS2_DIV": "00000000000000000000000000001000",
        "CLKOS2_ENABLE": "DISABLED",
        "CLKOS2_FPHASE": "00000000000000000000000000000000",
        "CLKOS3_CPHASE": "00000000000000000000000000000000",
        "CLKOS3_DIV": "00000000000000000000000000001000",
        "CLKOS3_ENABLE": "DISABLED",
        "CLKOS3_FPHASE": "00000000000000000000000000000000",
        "CLKOS_CPHASE": "00000000000000000000000000000000",
        "CLKOS_DIV": "00000000000000000000000000001000",
        "CLKOS_ENABLE": "DISABLED",
        "CLKOS_FPHASE": "00000000000000000000000000000000",
        "CLKOS_TRIM_DELAY": "00000000000000000000000000000000",
        "CLKOS_TRIM_POL": "RISING",
        "DPHASE_SOURCE": "DISABLED",
        "FEEDBK_PATH": "CLKOP",
        "INTFB_WAKE": "DISABLED",
        "INT_LOCK_STICKY": "ENABLED",
        "OUTDIVIDER_MUXA": "DIVA",
        "OUTDIVIDER_MUXB": "DIVB",
        "OUTDIVIDER_MUXC": "DIVC",
        "OUTDIVIDER_MUXD": "DIVD",
        "PLLRST_ENA": "DISABLED",
        "PLL_LOCK_DELAY": "00000000000000000000000011001000",
        "PLL_LOCK_MODE": "00000000000000000000000000000000",
        "REFIN_RESET": "DISABLED",
        "STDBY_ENABLE": "DISABLED",
        "SYNC_ENABLE": "DISABLED"
      },
      "ports": {
        "CLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKFB": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "PHASESEL1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "PHASESEL0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "PHASEDIR": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "PHASESTEP": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "PHASELOADREG": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "STDBY": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "PLLWAKESYNC": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "ENCLKOP": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "ENCLKOS": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "ENCLKOS2": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "ENCLKOS3": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "CLKOP": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "CLKOS": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "CLKOS2": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "CLKOS3": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "INTLOCK": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "REFCLK": {
          "direction": "output",
          "bits": [ 22 ]
        },
        "CLKINTFB": {
          "direction": "output",
          "bits": [ 23 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKFB": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:121.14-121.19"
          }
        },
        "CLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:121.8-121.12"
          }
        },
        "CLKINTFB": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:127.17-127.25"
          }
        },
        "CLKOP": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:125.9-125.14"
          }
        },
        "CLKOS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:125.16-125.21"
          }
        },
        "CLKOS2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:125.23-125.29"
          }
        },
        "CLKOS3": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:125.31-125.37"
          }
        },
        "ENCLKOP": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:124.13-124.20"
          }
        },
        "ENCLKOS": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:124.22-124.29"
          }
        },
        "ENCLKOS2": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:124.31-124.39"
          }
        },
        "ENCLKOS3": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:124.41-124.49"
          }
        },
        "INTLOCK": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:126.15-126.22"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:126.9-126.13"
          }
        },
        "PHASEDIR": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:122.30-122.38"
          }
        },
        "PHASELOADREG": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:122.51-122.63"
          }
        },
        "PHASESEL0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:122.19-122.28"
          }
        },
        "PHASESEL1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:122.8-122.17"
          }
        },
        "PHASESTEP": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:122.40-122.49"
          }
        },
        "PLLWAKESYNC": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:123.15-123.26"
          }
        },
        "REFCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:127.9-127.15"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:124.8-124.11"
          }
        },
        "STDBY": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:123.8-123.13"
          }
        }
      }
    },
    "EXTREFB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:703.1-710.10"
      },
      "parameter_default_values": {
        "REFCK_DCBIAS_EN": "0b0",
        "REFCK_PWDNB": "0b0",
        "REFCK_RTERM": "0b0"
      },
      "ports": {
        "REFCLKP": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "REFCLKN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "REFCLKO": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "REFCLKN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:704.18-704.25"
          }
        },
        "REFCLKO": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:705.9-705.16"
          }
        },
        "REFCLKP": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:704.9-704.16"
          }
        }
      }
    },
    "FD1P3AX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:2.1-2.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:2.33-2.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:2.26-2.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:2.44-2.45"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:2.29-2.31"
          }
        }
      }
    },
    "FD1P3AY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:3.1-3.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:3.33-3.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:3.26-3.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:3.44-3.45"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:3.29-3.31"
          }
        }
      }
    },
    "FD1P3BX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:4.1-4.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:4.33-4.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:4.26-4.27"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:4.22-4.24"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:4.44-4.45"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:4.29-4.31"
          }
        }
      }
    },
    "FD1P3DX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:5.1-5.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:5.22-5.24"
          }
        },
        "CK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:5.33-5.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:5.26-5.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:5.44-5.45"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:5.29-5.31"
          }
        }
      }
    },
    "FD1P3IX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:6.1-6.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:6.22-6.24"
          }
        },
        "CK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:6.33-6.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:6.26-6.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:6.44-6.45"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:6.29-6.31"
          }
        }
      }
    },
    "FD1P3JX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:7.1-7.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:7.33-7.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:7.26-7.27"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:7.22-7.24"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:7.44-7.45"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:7.29-7.31"
          }
        }
      }
    },
    "FD1S3AX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:8.1-8.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:8.33-8.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:8.26-8.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:8.44-8.45"
          }
        }
      }
    },
    "FD1S3AY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:9.1-9.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:9.33-9.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:9.26-9.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:9.44-9.45"
          }
        }
      }
    },
    "FD1S3BX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:10.1-10.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:10.33-10.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:10.26-10.27"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:10.22-10.24"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:10.44-10.45"
          }
        }
      }
    },
    "FD1S3DX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:11.1-11.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:11.22-11.24"
          }
        },
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:11.33-11.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:11.26-11.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:11.44-11.45"
          }
        }
      }
    },
    "FD1S3IX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:12.1-12.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:12.22-12.24"
          }
        },
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:12.33-12.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:12.26-12.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:12.44-12.45"
          }
        }
      }
    },
    "FD1S3JX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:13.1-13.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:13.33-13.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:13.26-13.27"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:13.22-13.24"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:13.44-13.45"
          }
        }
      }
    },
    "GSR": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:729.1-732.10"
      },
      "ports": {
        "GSR": {
          "direction": "input",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GSR": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:730.8-730.11"
          }
        }
      }
    },
    "IB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:2.1-2.132"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:2.20-2.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:2.34-2.35"
          }
        }
      }
    },
    "IBPD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:4.1-4.132"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:4.20-4.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:4.34-4.35"
          }
        }
      }
    },
    "IBPU": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:3.1-3.132"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:3.20-3.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:3.34-3.35"
          }
        }
      }
    },
    "IDDR71B": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:233.1-238.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "ALIGNWD": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "Q2": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "Q3": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "Q4": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "Q5": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "Q6": {
          "direction": "output",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ALIGNWD": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:234.28-234.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:234.8-234.9"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:234.17-234.21"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:235.9-235.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:235.13-235.15"
          }
        },
        "Q2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:235.17-235.19"
          }
        },
        "Q3": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:235.21-235.23"
          }
        },
        "Q4": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:235.25-235.27"
          }
        },
        "Q5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:235.29-235.31"
          }
        },
        "Q6": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:235.33-235.35"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:234.23-234.26"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:234.11-234.15"
          }
        }
      }
    },
    "IDDRX1F": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:217.1-222.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:218.8-218.9"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:219.9-219.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:219.13-219.15"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:218.17-218.20"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:218.11-218.15"
          }
        }
      }
    },
    "IDDRX2DQA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:241.1-247.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DQSR90": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RDPNTR2": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "RDPNTR1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "RDPNTR0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "WRPNTR2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "WRPNTR1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "WRPNTR0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "Q2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "Q3": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "QWL": {
          "direction": "output",
          "bits": [ 17 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:242.8-242.9"
          }
        },
        "DQSR90": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:242.11-242.17"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:242.19-242.23"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:244.9-244.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:244.13-244.15"
          }
        },
        "Q2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:244.17-244.19"
          }
        },
        "Q3": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:244.21-244.23"
          }
        },
        "QWL": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:244.25-244.28"
          }
        },
        "RDPNTR0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:243.26-243.33"
          }
        },
        "RDPNTR1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:243.17-243.24"
          }
        },
        "RDPNTR2": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:243.8-243.15"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:242.31-242.34"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:242.25-242.29"
          }
        },
        "WRPNTR0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:243.53-243.60"
          }
        },
        "WRPNTR1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:243.44-243.51"
          }
        },
        "WRPNTR2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:243.35-243.42"
          }
        }
      }
    },
    "IDDRX2F": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:225.1-230.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "Q2": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "Q3": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:226.8-226.9"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:226.17-226.21"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:227.9-227.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:227.13-227.15"
          }
        },
        "Q2": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:227.17-227.19"
          }
        },
        "Q3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:227.21-227.23"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:226.23-226.26"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:226.11-226.15"
          }
        }
      }
    },
    "IFS1P3BX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:26.1-26.301"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:26.27-26.28"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:26.23-26.25"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:26.47-26.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:26.34-26.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:26.30-26.32"
          }
        }
      }
    },
    "IFS1P3DX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:27.1-27.301"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:27.23-27.25"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:27.27-27.28"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:27.47-27.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:27.34-27.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:27.30-27.32"
          }
        }
      }
    },
    "IFS1P3IX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:28.1-28.301"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:28.23-28.25"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:28.27-28.28"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:28.47-28.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:28.34-28.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:28.30-28.32"
          }
        }
      }
    },
    "IFS1P3JX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:29.1-29.301"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:29.27-29.28"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:29.23-29.25"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:29.47-29.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:29.34-29.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:29.30-29.32"
          }
        }
      }
    },
    "ILVDS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:13.1-13.114"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "AN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:13.20-13.21"
          }
        },
        "AN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:13.23-13.25"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:13.34-13.35"
          }
        }
      }
    },
    "INV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:409.1-411.10"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:409.18-409.19"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:409.28-409.29"
          }
        }
      }
    },
    "JTAGG": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:189.1-196.10"
      },
      "parameter_default_values": {
        "ER1": "ENABLED",
        "ER2": "ENABLED"
      },
      "ports": {
        "TCK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "TMS": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TDI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "JTDO2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "JTDO1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TDO": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "JTDI": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "JTCK": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "JRTI2": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "JRTI1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "JSHIFT": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "JUPDATE": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "JRSTN": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "JCE2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "JCE1": {
          "direction": "output",
          "bits": [ 16 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "JCE1": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:192.39-192.43"
          }
        },
        "JCE2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:192.33-192.37"
          }
        },
        "JRSTN": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:192.26-192.31"
          }
        },
        "JRTI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:191.33-191.38"
          }
        },
        "JRTI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:191.26-191.31"
          }
        },
        "JSHIFT": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:192.9-192.15"
          }
        },
        "JTCK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:191.20-191.24"
          }
        },
        "JTDI": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:191.14-191.18"
          }
        },
        "JTDO1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:190.30-190.35"
          }
        },
        "JTDO2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:190.23-190.28"
          }
        },
        "JUPDATE": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:192.17-192.24"
          }
        },
        "TCK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:190.8-190.11"
          }
        },
        "TDI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:190.18-190.21"
          }
        },
        "TDO": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:191.9-191.12"
          }
        },
        "TMS": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:190.13-190.16"
          }
        }
      }
    },
    "L6MUX21": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:65.1-72.10"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SD": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:65.23-65.25"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:65.27-65.29"
          }
        },
        "SD": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:65.31-65.33"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:65.42-65.43"
          }
        }
      }
    },
    "LUT2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:300.1-304.10"
      },
      "parameter_default_values": {
        "INIT": "0000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:300.19-300.20"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:300.22-300.23"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:300.32-300.33"
          }
        }
      }
    },
    "LUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:4.1-16.10"
      },
      "parameter_default_values": {
        "INIT": "0000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:4.19-4.20"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:4.22-4.23"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:4.25-4.26"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:4.28-4.29"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:4.38-4.39"
          }
        }
      }
    },
    "MULT18X18D": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:5.1-48.10"
      },
      "parameter_default_values": {
        "CAS_MATCH_REG": "FALSE",
        "CLK0_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "CLK1_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "CLK2_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "CLK3_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "GSR": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "HIGHSPEED_CLK": "NONE",
        "MULT_BYPASS": "00000000000000000000000000000000000000000000000000000000000000000100010001001001010100110100000101000010010011000100010101000100",
        "REG_INPUTA_CE": "CE0",
        "REG_INPUTA_CLK": "NONE",
        "REG_INPUTA_RST": "RST0",
        "REG_INPUTB_CE": "CE0",
        "REG_INPUTB_CLK": "NONE",
        "REG_INPUTB_RST": "RST0",
        "REG_INPUTC_CE": "CE0",
        "REG_INPUTC_CLK": "NONE",
        "REG_INPUTC_RST": "RST0",
        "REG_OUTPUT_CE": "CE0",
        "REG_OUTPUT_CLK": "NONE",
        "REG_OUTPUT_RST": "RST0",
        "REG_PIPELINE_CE": "CE0",
        "REG_PIPELINE_CLK": "NONE",
        "REG_PIPELINE_RST": "RST0",
        "RESETMODE": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011",
        "SOURCEB_MODE": "00000000000000000000000000000000000000000000000000000000000000000000000001000010010111110101001101001000010010010100011001010100"
      },
      "ports": {
        "A0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "A4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "A5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "A6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "A7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "A8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "A9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "A10": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "A11": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "A12": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "A13": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "A14": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "A15": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "A16": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "A17": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "B0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "B3": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "B4": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "B5": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "B6": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "B7": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "B8": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "B9": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "B10": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "B11": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "B12": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "B13": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "B14": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "B15": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "B16": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "B17": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "C2": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "C3": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "C4": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "C5": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "C6": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "C7": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "C8": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "C9": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "C10": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "C11": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "C12": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "C13": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "C14": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "C15": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "C16": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "C17": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "SIGNEDA": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "SIGNEDB": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "SOURCEA": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "SOURCEB": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "CLK0": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "CLK1": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "CLK2": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "CLK3": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "CE0": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "CE1": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "CE2": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "CE3": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "RST0": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "RST1": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "RST2": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "RST3": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "SRIA0": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "SRIA1": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "SRIA2": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "SRIA3": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "SRIA4": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "SRIA5": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "SRIA6": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "SRIA7": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "SRIA8": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "SRIA9": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "SRIA10": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "SRIA11": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SRIA12": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "SRIA13": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "SRIA14": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "SRIA15": {
          "direction": "input",
          "bits": [ 87 ]
        },
        "SRIA16": {
          "direction": "input",
          "bits": [ 88 ]
        },
        "SRIA17": {
          "direction": "input",
          "bits": [ 89 ]
        },
        "SRIB0": {
          "direction": "input",
          "bits": [ 90 ]
        },
        "SRIB1": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "SRIB2": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "SRIB3": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "SRIB4": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "SRIB5": {
          "direction": "input",
          "bits": [ 95 ]
        },
        "SRIB6": {
          "direction": "input",
          "bits": [ 96 ]
        },
        "SRIB7": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "SRIB8": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "SRIB9": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "SRIB10": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "SRIB11": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "SRIB12": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "SRIB13": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "SRIB14": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "SRIB15": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "SRIB16": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "SRIB17": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "SROA0": {
          "direction": "output",
          "bits": [ 108 ]
        },
        "SROA1": {
          "direction": "output",
          "bits": [ 109 ]
        },
        "SROA2": {
          "direction": "output",
          "bits": [ 110 ]
        },
        "SROA3": {
          "direction": "output",
          "bits": [ 111 ]
        },
        "SROA4": {
          "direction": "output",
          "bits": [ 112 ]
        },
        "SROA5": {
          "direction": "output",
          "bits": [ 113 ]
        },
        "SROA6": {
          "direction": "output",
          "bits": [ 114 ]
        },
        "SROA7": {
          "direction": "output",
          "bits": [ 115 ]
        },
        "SROA8": {
          "direction": "output",
          "bits": [ 116 ]
        },
        "SROA9": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "SROA10": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SROA11": {
          "direction": "output",
          "bits": [ 119 ]
        },
        "SROA12": {
          "direction": "output",
          "bits": [ 120 ]
        },
        "SROA13": {
          "direction": "output",
          "bits": [ 121 ]
        },
        "SROA14": {
          "direction": "output",
          "bits": [ 122 ]
        },
        "SROA15": {
          "direction": "output",
          "bits": [ 123 ]
        },
        "SROA16": {
          "direction": "output",
          "bits": [ 124 ]
        },
        "SROA17": {
          "direction": "output",
          "bits": [ 125 ]
        },
        "SROB0": {
          "direction": "output",
          "bits": [ 126 ]
        },
        "SROB1": {
          "direction": "output",
          "bits": [ 127 ]
        },
        "SROB2": {
          "direction": "output",
          "bits": [ 128 ]
        },
        "SROB3": {
          "direction": "output",
          "bits": [ 129 ]
        },
        "SROB4": {
          "direction": "output",
          "bits": [ 130 ]
        },
        "SROB5": {
          "direction": "output",
          "bits": [ 131 ]
        },
        "SROB6": {
          "direction": "output",
          "bits": [ 132 ]
        },
        "SROB7": {
          "direction": "output",
          "bits": [ 133 ]
        },
        "SROB8": {
          "direction": "output",
          "bits": [ 134 ]
        },
        "SROB9": {
          "direction": "output",
          "bits": [ 135 ]
        },
        "SROB10": {
          "direction": "output",
          "bits": [ 136 ]
        },
        "SROB11": {
          "direction": "output",
          "bits": [ 137 ]
        },
        "SROB12": {
          "direction": "output",
          "bits": [ 138 ]
        },
        "SROB13": {
          "direction": "output",
          "bits": [ 139 ]
        },
        "SROB14": {
          "direction": "output",
          "bits": [ 140 ]
        },
        "SROB15": {
          "direction": "output",
          "bits": [ 141 ]
        },
        "SROB16": {
          "direction": "output",
          "bits": [ 142 ]
        },
        "SROB17": {
          "direction": "output",
          "bits": [ 143 ]
        },
        "ROA0": {
          "direction": "output",
          "bits": [ 144 ]
        },
        "ROA1": {
          "direction": "output",
          "bits": [ 145 ]
        },
        "ROA2": {
          "direction": "output",
          "bits": [ 146 ]
        },
        "ROA3": {
          "direction": "output",
          "bits": [ 147 ]
        },
        "ROA4": {
          "direction": "output",
          "bits": [ 148 ]
        },
        "ROA5": {
          "direction": "output",
          "bits": [ 149 ]
        },
        "ROA6": {
          "direction": "output",
          "bits": [ 150 ]
        },
        "ROA7": {
          "direction": "output",
          "bits": [ 151 ]
        },
        "ROA8": {
          "direction": "output",
          "bits": [ 152 ]
        },
        "ROA9": {
          "direction": "output",
          "bits": [ 153 ]
        },
        "ROA10": {
          "direction": "output",
          "bits": [ 154 ]
        },
        "ROA11": {
          "direction": "output",
          "bits": [ 155 ]
        },
        "ROA12": {
          "direction": "output",
          "bits": [ 156 ]
        },
        "ROA13": {
          "direction": "output",
          "bits": [ 157 ]
        },
        "ROA14": {
          "direction": "output",
          "bits": [ 158 ]
        },
        "ROA15": {
          "direction": "output",
          "bits": [ 159 ]
        },
        "ROA16": {
          "direction": "output",
          "bits": [ 160 ]
        },
        "ROA17": {
          "direction": "output",
          "bits": [ 161 ]
        },
        "ROB0": {
          "direction": "output",
          "bits": [ 162 ]
        },
        "ROB1": {
          "direction": "output",
          "bits": [ 163 ]
        },
        "ROB2": {
          "direction": "output",
          "bits": [ 164 ]
        },
        "ROB3": {
          "direction": "output",
          "bits": [ 165 ]
        },
        "ROB4": {
          "direction": "output",
          "bits": [ 166 ]
        },
        "ROB5": {
          "direction": "output",
          "bits": [ 167 ]
        },
        "ROB6": {
          "direction": "output",
          "bits": [ 168 ]
        },
        "ROB7": {
          "direction": "output",
          "bits": [ 169 ]
        },
        "ROB8": {
          "direction": "output",
          "bits": [ 170 ]
        },
        "ROB9": {
          "direction": "output",
          "bits": [ 171 ]
        },
        "ROB10": {
          "direction": "output",
          "bits": [ 172 ]
        },
        "ROB11": {
          "direction": "output",
          "bits": [ 173 ]
        },
        "ROB12": {
          "direction": "output",
          "bits": [ 174 ]
        },
        "ROB13": {
          "direction": "output",
          "bits": [ 175 ]
        },
        "ROB14": {
          "direction": "output",
          "bits": [ 176 ]
        },
        "ROB15": {
          "direction": "output",
          "bits": [ 177 ]
        },
        "ROB16": {
          "direction": "output",
          "bits": [ 178 ]
        },
        "ROB17": {
          "direction": "output",
          "bits": [ 179 ]
        },
        "ROC0": {
          "direction": "output",
          "bits": [ 180 ]
        },
        "ROC1": {
          "direction": "output",
          "bits": [ 181 ]
        },
        "ROC2": {
          "direction": "output",
          "bits": [ 182 ]
        },
        "ROC3": {
          "direction": "output",
          "bits": [ 183 ]
        },
        "ROC4": {
          "direction": "output",
          "bits": [ 184 ]
        },
        "ROC5": {
          "direction": "output",
          "bits": [ 185 ]
        },
        "ROC6": {
          "direction": "output",
          "bits": [ 186 ]
        },
        "ROC7": {
          "direction": "output",
          "bits": [ 187 ]
        },
        "ROC8": {
          "direction": "output",
          "bits": [ 188 ]
        },
        "ROC9": {
          "direction": "output",
          "bits": [ 189 ]
        },
        "ROC10": {
          "direction": "output",
          "bits": [ 190 ]
        },
        "ROC11": {
          "direction": "output",
          "bits": [ 191 ]
        },
        "ROC12": {
          "direction": "output",
          "bits": [ 192 ]
        },
        "ROC13": {
          "direction": "output",
          "bits": [ 193 ]
        },
        "ROC14": {
          "direction": "output",
          "bits": [ 194 ]
        },
        "ROC15": {
          "direction": "output",
          "bits": [ 195 ]
        },
        "ROC16": {
          "direction": "output",
          "bits": [ 196 ]
        },
        "ROC17": {
          "direction": "output",
          "bits": [ 197 ]
        },
        "P0": {
          "direction": "output",
          "bits": [ 198 ]
        },
        "P1": {
          "direction": "output",
          "bits": [ 199 ]
        },
        "P2": {
          "direction": "output",
          "bits": [ 200 ]
        },
        "P3": {
          "direction": "output",
          "bits": [ 201 ]
        },
        "P4": {
          "direction": "output",
          "bits": [ 202 ]
        },
        "P5": {
          "direction": "output",
          "bits": [ 203 ]
        },
        "P6": {
          "direction": "output",
          "bits": [ 204 ]
        },
        "P7": {
          "direction": "output",
          "bits": [ 205 ]
        },
        "P8": {
          "direction": "output",
          "bits": [ 206 ]
        },
        "P9": {
          "direction": "output",
          "bits": [ 207 ]
        },
        "P10": {
          "direction": "output",
          "bits": [ 208 ]
        },
        "P11": {
          "direction": "output",
          "bits": [ 209 ]
        },
        "P12": {
          "direction": "output",
          "bits": [ 210 ]
        },
        "P13": {
          "direction": "output",
          "bits": [ 211 ]
        },
        "P14": {
          "direction": "output",
          "bits": [ 212 ]
        },
        "P15": {
          "direction": "output",
          "bits": [ 213 ]
        },
        "P16": {
          "direction": "output",
          "bits": [ 214 ]
        },
        "P17": {
          "direction": "output",
          "bits": [ 215 ]
        },
        "P18": {
          "direction": "output",
          "bits": [ 216 ]
        },
        "P19": {
          "direction": "output",
          "bits": [ 217 ]
        },
        "P20": {
          "direction": "output",
          "bits": [ 218 ]
        },
        "P21": {
          "direction": "output",
          "bits": [ 219 ]
        },
        "P22": {
          "direction": "output",
          "bits": [ 220 ]
        },
        "P23": {
          "direction": "output",
          "bits": [ 221 ]
        },
        "P24": {
          "direction": "output",
          "bits": [ 222 ]
        },
        "P25": {
          "direction": "output",
          "bits": [ 223 ]
        },
        "P26": {
          "direction": "output",
          "bits": [ 224 ]
        },
        "P27": {
          "direction": "output",
          "bits": [ 225 ]
        },
        "P28": {
          "direction": "output",
          "bits": [ 226 ]
        },
        "P29": {
          "direction": "output",
          "bits": [ 227 ]
        },
        "P30": {
          "direction": "output",
          "bits": [ 228 ]
        },
        "P31": {
          "direction": "output",
          "bits": [ 229 ]
        },
        "P32": {
          "direction": "output",
          "bits": [ 230 ]
        },
        "P33": {
          "direction": "output",
          "bits": [ 231 ]
        },
        "P34": {
          "direction": "output",
          "bits": [ 232 ]
        },
        "P35": {
          "direction": "output",
          "bits": [ 233 ]
        },
        "SIGNEDP": {
          "direction": "output",
          "bits": [ 234 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.8-6.10"
          }
        },
        "A1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.12-6.14"
          }
        },
        "A10": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.48-6.51"
          }
        },
        "A11": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.53-6.56"
          }
        },
        "A12": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.58-6.61"
          }
        },
        "A13": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.63-6.66"
          }
        },
        "A14": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.68-6.71"
          }
        },
        "A15": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.73-6.76"
          }
        },
        "A16": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.78-6.81"
          }
        },
        "A17": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.83-6.86"
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.16-6.18"
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.20-6.22"
          }
        },
        "A4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.24-6.26"
          }
        },
        "A5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.28-6.30"
          }
        },
        "A6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.32-6.34"
          }
        },
        "A7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.36-6.38"
          }
        },
        "A8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.40-6.42"
          }
        },
        "A9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.44-6.46"
          }
        },
        "B0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.8-7.10"
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.12-7.14"
          }
        },
        "B10": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.48-7.51"
          }
        },
        "B11": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.53-7.56"
          }
        },
        "B12": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.58-7.61"
          }
        },
        "B13": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.63-7.66"
          }
        },
        "B14": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.68-7.71"
          }
        },
        "B15": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.73-7.76"
          }
        },
        "B16": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.78-7.81"
          }
        },
        "B17": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.83-7.86"
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.16-7.18"
          }
        },
        "B3": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.20-7.22"
          }
        },
        "B4": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.24-7.26"
          }
        },
        "B5": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.28-7.30"
          }
        },
        "B6": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.32-7.34"
          }
        },
        "B7": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.36-7.38"
          }
        },
        "B8": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.40-7.42"
          }
        },
        "B9": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.44-7.46"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.8-8.10"
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.12-8.14"
          }
        },
        "C10": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.48-8.51"
          }
        },
        "C11": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.53-8.56"
          }
        },
        "C12": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.58-8.61"
          }
        },
        "C13": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.63-8.66"
          }
        },
        "C14": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.68-8.71"
          }
        },
        "C15": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.73-8.76"
          }
        },
        "C16": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.78-8.81"
          }
        },
        "C17": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.83-8.86"
          }
        },
        "C2": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.16-8.18"
          }
        },
        "C3": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.20-8.22"
          }
        },
        "C4": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.24-8.26"
          }
        },
        "C5": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.28-8.30"
          }
        },
        "C6": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.32-8.34"
          }
        },
        "C7": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.36-8.38"
          }
        },
        "C8": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.40-8.42"
          }
        },
        "C9": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.44-8.46"
          }
        },
        "CE0": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:11.8-11.11"
          }
        },
        "CE1": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:11.13-11.16"
          }
        },
        "CE2": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:11.18-11.21"
          }
        },
        "CE3": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:11.23-11.26"
          }
        },
        "CLK0": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:10.8-10.12"
          }
        },
        "CLK1": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:10.14-10.18"
          }
        },
        "CLK2": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:10.20-10.24"
          }
        },
        "CLK3": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:10.26-10.30"
          }
        },
        "P0": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.9-20.11"
          }
        },
        "P1": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.13-20.15"
          }
        },
        "P10": {
          "hide_name": 0,
          "bits": [ 208 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.49-20.52"
          }
        },
        "P11": {
          "hide_name": 0,
          "bits": [ 209 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.54-20.57"
          }
        },
        "P12": {
          "hide_name": 0,
          "bits": [ 210 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.59-20.62"
          }
        },
        "P13": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.64-20.67"
          }
        },
        "P14": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.69-20.72"
          }
        },
        "P15": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.74-20.77"
          }
        },
        "P16": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.79-20.82"
          }
        },
        "P17": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.84-20.87"
          }
        },
        "P18": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.89-20.92"
          }
        },
        "P19": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.94-20.97"
          }
        },
        "P2": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.17-20.19"
          }
        },
        "P20": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.99-20.102"
          }
        },
        "P21": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.104-20.107"
          }
        },
        "P22": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.109-20.112"
          }
        },
        "P23": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.114-20.117"
          }
        },
        "P24": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.119-20.122"
          }
        },
        "P25": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.124-20.127"
          }
        },
        "P26": {
          "hide_name": 0,
          "bits": [ 224 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.129-20.132"
          }
        },
        "P27": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.134-20.137"
          }
        },
        "P28": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.139-20.142"
          }
        },
        "P29": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.144-20.147"
          }
        },
        "P3": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.21-20.23"
          }
        },
        "P30": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.149-20.152"
          }
        },
        "P31": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.154-20.157"
          }
        },
        "P32": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.159-20.162"
          }
        },
        "P33": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.164-20.167"
          }
        },
        "P34": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.169-20.172"
          }
        },
        "P35": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.174-20.177"
          }
        },
        "P4": {
          "hide_name": 0,
          "bits": [ 202 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.25-20.27"
          }
        },
        "P5": {
          "hide_name": 0,
          "bits": [ 203 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.29-20.31"
          }
        },
        "P6": {
          "hide_name": 0,
          "bits": [ 204 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.33-20.35"
          }
        },
        "P7": {
          "hide_name": 0,
          "bits": [ 205 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.37-20.39"
          }
        },
        "P8": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.41-20.43"
          }
        },
        "P9": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.45-20.47"
          }
        },
        "ROA0": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.9-17.13"
          }
        },
        "ROA1": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.15-17.19"
          }
        },
        "ROA10": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.69-17.74"
          }
        },
        "ROA11": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.76-17.81"
          }
        },
        "ROA12": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.83-17.88"
          }
        },
        "ROA13": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.90-17.95"
          }
        },
        "ROA14": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.97-17.102"
          }
        },
        "ROA15": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.104-17.109"
          }
        },
        "ROA16": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.111-17.116"
          }
        },
        "ROA17": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.118-17.123"
          }
        },
        "ROA2": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.21-17.25"
          }
        },
        "ROA3": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.27-17.31"
          }
        },
        "ROA4": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.33-17.37"
          }
        },
        "ROA5": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.39-17.43"
          }
        },
        "ROA6": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.45-17.49"
          }
        },
        "ROA7": {
          "hide_name": 0,
          "bits": [ 151 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.51-17.55"
          }
        },
        "ROA8": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.57-17.61"
          }
        },
        "ROA9": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.63-17.67"
          }
        },
        "ROB0": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.9-18.13"
          }
        },
        "ROB1": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.15-18.19"
          }
        },
        "ROB10": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.69-18.74"
          }
        },
        "ROB11": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.76-18.81"
          }
        },
        "ROB12": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.83-18.88"
          }
        },
        "ROB13": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.90-18.95"
          }
        },
        "ROB14": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.97-18.102"
          }
        },
        "ROB15": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.104-18.109"
          }
        },
        "ROB16": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.111-18.116"
          }
        },
        "ROB17": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.118-18.123"
          }
        },
        "ROB2": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.21-18.25"
          }
        },
        "ROB3": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.27-18.31"
          }
        },
        "ROB4": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.33-18.37"
          }
        },
        "ROB5": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.39-18.43"
          }
        },
        "ROB6": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.45-18.49"
          }
        },
        "ROB7": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.51-18.55"
          }
        },
        "ROB8": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.57-18.61"
          }
        },
        "ROB9": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.63-18.67"
          }
        },
        "ROC0": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.9-19.13"
          }
        },
        "ROC1": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.15-19.19"
          }
        },
        "ROC10": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.69-19.74"
          }
        },
        "ROC11": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.76-19.81"
          }
        },
        "ROC12": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.83-19.88"
          }
        },
        "ROC13": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.90-19.95"
          }
        },
        "ROC14": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.97-19.102"
          }
        },
        "ROC15": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.104-19.109"
          }
        },
        "ROC16": {
          "hide_name": 0,
          "bits": [ 196 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.111-19.116"
          }
        },
        "ROC17": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.118-19.123"
          }
        },
        "ROC2": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.21-19.25"
          }
        },
        "ROC3": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.27-19.31"
          }
        },
        "ROC4": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.33-19.37"
          }
        },
        "ROC5": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.39-19.43"
          }
        },
        "ROC6": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.45-19.49"
          }
        },
        "ROC7": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.51-19.55"
          }
        },
        "ROC8": {
          "hide_name": 0,
          "bits": [ 188 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.57-19.61"
          }
        },
        "ROC9": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.63-19.67"
          }
        },
        "RST0": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:12.8-12.12"
          }
        },
        "RST1": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:12.14-12.18"
          }
        },
        "RST2": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:12.20-12.24"
          }
        },
        "RST3": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:12.26-12.30"
          }
        },
        "SIGNEDA": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:9.8-9.15"
          }
        },
        "SIGNEDB": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:9.17-9.24"
          }
        },
        "SIGNEDP": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:21.9-21.16"
          }
        },
        "SOURCEA": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:9.26-9.33"
          }
        },
        "SOURCEB": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:9.35-9.42"
          }
        },
        "SRIA0": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.8-13.13"
          }
        },
        "SRIA1": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.15-13.20"
          }
        },
        "SRIA10": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.78-13.84"
          }
        },
        "SRIA11": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.86-13.92"
          }
        },
        "SRIA12": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.94-13.100"
          }
        },
        "SRIA13": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.102-13.108"
          }
        },
        "SRIA14": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.110-13.116"
          }
        },
        "SRIA15": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.118-13.124"
          }
        },
        "SRIA16": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.126-13.132"
          }
        },
        "SRIA17": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.134-13.140"
          }
        },
        "SRIA2": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.22-13.27"
          }
        },
        "SRIA3": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.29-13.34"
          }
        },
        "SRIA4": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.36-13.41"
          }
        },
        "SRIA5": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.43-13.48"
          }
        },
        "SRIA6": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.50-13.55"
          }
        },
        "SRIA7": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.57-13.62"
          }
        },
        "SRIA8": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.64-13.69"
          }
        },
        "SRIA9": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.71-13.76"
          }
        },
        "SRIB0": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.8-14.13"
          }
        },
        "SRIB1": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.15-14.20"
          }
        },
        "SRIB10": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.78-14.84"
          }
        },
        "SRIB11": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.86-14.92"
          }
        },
        "SRIB12": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.94-14.100"
          }
        },
        "SRIB13": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.102-14.108"
          }
        },
        "SRIB14": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.110-14.116"
          }
        },
        "SRIB15": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.118-14.124"
          }
        },
        "SRIB16": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.126-14.132"
          }
        },
        "SRIB17": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.134-14.140"
          }
        },
        "SRIB2": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.22-14.27"
          }
        },
        "SRIB3": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.29-14.34"
          }
        },
        "SRIB4": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.36-14.41"
          }
        },
        "SRIB5": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.43-14.48"
          }
        },
        "SRIB6": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.50-14.55"
          }
        },
        "SRIB7": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.57-14.62"
          }
        },
        "SRIB8": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.64-14.69"
          }
        },
        "SRIB9": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.71-14.76"
          }
        },
        "SROA0": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.9-15.14"
          }
        },
        "SROA1": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.16-15.21"
          }
        },
        "SROA10": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.79-15.85"
          }
        },
        "SROA11": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.87-15.93"
          }
        },
        "SROA12": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.95-15.101"
          }
        },
        "SROA13": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.103-15.109"
          }
        },
        "SROA14": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.111-15.117"
          }
        },
        "SROA15": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.119-15.125"
          }
        },
        "SROA16": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.127-15.133"
          }
        },
        "SROA17": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.135-15.141"
          }
        },
        "SROA2": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.23-15.28"
          }
        },
        "SROA3": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.30-15.35"
          }
        },
        "SROA4": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.37-15.42"
          }
        },
        "SROA5": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.44-15.49"
          }
        },
        "SROA6": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.51-15.56"
          }
        },
        "SROA7": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.58-15.63"
          }
        },
        "SROA8": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.65-15.70"
          }
        },
        "SROA9": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.72-15.77"
          }
        },
        "SROB0": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.9-16.14"
          }
        },
        "SROB1": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.16-16.21"
          }
        },
        "SROB10": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.79-16.85"
          }
        },
        "SROB11": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.87-16.93"
          }
        },
        "SROB12": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.95-16.101"
          }
        },
        "SROB13": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.103-16.109"
          }
        },
        "SROB14": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.111-16.117"
          }
        },
        "SROB15": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.119-16.125"
          }
        },
        "SROB16": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.127-16.133"
          }
        },
        "SROB17": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.135-16.141"
          }
        },
        "SROB2": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.23-16.28"
          }
        },
        "SROB3": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.30-16.35"
          }
        },
        "SROB4": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.37-16.42"
          }
        },
        "SROB5": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.44-16.49"
          }
        },
        "SROB6": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.51-16.56"
          }
        },
        "SROB7": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.58-16.63"
          }
        },
        "SROB8": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.65-16.70"
          }
        },
        "SROB9": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.72-16.77"
          }
        }
      }
    },
    "OB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.1-5.132"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.20-5.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.34-5.35"
          }
        }
      }
    },
    "OBCO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:9.1-9.90"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "OT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "OC": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:9.20-9.21"
          }
        },
        "OC": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:9.38-9.40"
          }
        },
        "OT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:9.34-9.36"
          }
        }
      }
    },
    "OBZ": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:6.1-6.139"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:6.20-6.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:6.34-6.35"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:6.23-6.24"
          }
        }
      }
    },
    "OBZPD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:8.1-8.139"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:8.20-8.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:8.34-8.35"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:8.23-8.24"
          }
        }
      }
    },
    "OBZPU": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:7.1-7.139"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:7.20-7.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:7.34-7.35"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:7.23-7.24"
          }
        }
      }
    },
    "ODDR71B": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:266.1-271.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "SCLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D4": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D5": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D6": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:267.25-267.27"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:267.29-267.31"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:267.33-267.35"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:267.37-267.39"
          }
        },
        "D4": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:267.41-267.43"
          }
        },
        "D5": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:267.45-267.47"
          }
        },
        "D6": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:267.49-267.51"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:267.14-267.18"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:268.9-268.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:267.20-267.23"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:267.8-267.12"
          }
        }
      }
    },
    "ODDRX1F": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:250.1-255.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "SCLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:251.19-251.21"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:251.23-251.25"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:252.9-252.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:251.14-251.17"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:251.8-251.12"
          }
        }
      }
    },
    "ODDRX2DQA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:282.1-287.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DQSW270": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:283.8-283.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:283.12-283.14"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:283.16-283.18"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:283.20-283.22"
          }
        },
        "DQSW270": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:283.41-283.48"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:283.29-283.33"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:284.9-284.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:283.24-283.27"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:283.35-283.39"
          }
        }
      }
    },
    "ODDRX2DQSB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:290.1-295.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DQSW": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:291.8-291.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:291.12-291.14"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:291.16-291.18"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:291.20-291.22"
          }
        },
        "DQSW": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:291.41-291.45"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:291.29-291.33"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:292.9-292.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:291.24-291.27"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:291.35-291.39"
          }
        }
      }
    },
    "ODDRX2F": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:258.1-263.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "SCLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:259.25-259.27"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:259.29-259.31"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:259.33-259.35"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:259.37-259.39"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:259.14-259.18"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:260.9-260.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:259.20-259.23"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:259.8-259.12"
          }
        }
      }
    },
    "OFS1P3BX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:31.1-31.302"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:31.27-31.28"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:31.23-31.25"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:31.47-31.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:31.34-31.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:31.30-31.32"
          }
        }
      }
    },
    "OFS1P3DX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:32.1-32.302"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:32.23-32.25"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:32.27-32.28"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:32.47-32.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:32.34-32.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:32.30-32.32"
          }
        }
      }
    },
    "OFS1P3IX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:33.1-33.302"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:33.23-33.25"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:33.27-33.28"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:33.47-33.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:33.34-33.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:33.30-33.32"
          }
        }
      }
    },
    "OFS1P3JX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:34.1-34.302"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:34.27-34.28"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:34.23-34.25"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:34.47-34.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:34.34-34.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:34.30-34.32"
          }
        }
      }
    },
    "OLVDS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:14.1-14.114"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:14.20-14.21"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:14.34-14.35"
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:14.37-14.39"
          }
        }
      }
    },
    "OSCG": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:175.1-179.10"
      },
      "parameter_default_values": {
        "DIV": "00000000000000000000000010000000"
      },
      "ports": {
        "OSC": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSC": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:176.9-176.12"
          }
        }
      }
    },
    "OSHX2A": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:274.1-279.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:275.8-275.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:275.12-275.14"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:275.21-275.25"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:276.9-276.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:275.16-275.19"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:275.27-275.31"
          }
        }
      }
    },
    "PCSCLKDIV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:713.1-718.10"
      },
      "parameter_default_values": {
        "GSR": "DISABLED"
      },
      "ports": {
        "CLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SEL2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SEL1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SEL0": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CDIV1": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "CDIVX": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CDIV1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:715.9-715.14"
          }
        },
        "CDIVX": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:715.16-715.21"
          }
        },
        "CLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:714.8-714.12"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:714.14-714.17"
          }
        },
        "SEL0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:714.31-714.35"
          }
        },
        "SEL1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:714.25-714.29"
          }
        },
        "SEL2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:714.19-714.23"
          }
        }
      }
    },
    "PDPW16KD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:742.1-832.10"
      },
      "parameter_default_values": {
        "ASYNC_RESET_RELEASE": "SYNC",
        "CLKRMUX": "CLKR",
        "CLKWMUX": "CLKW",
        "CSDECODE_R": "0b000",
        "CSDECODE_W": "0b000",
        "DATA_WIDTH_R": "00000000000000000000000000100100",
        "DATA_WIDTH_W": "00000000000000000000000000100100",
        "GSR": "ENABLED",
        "INITVAL_00": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_01": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_02": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_03": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_04": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_05": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_06": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_07": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_08": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_09": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_10": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_11": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_12": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_13": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_14": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_15": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_16": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_17": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_18": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_19": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_20": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_21": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_22": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_23": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_24": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_25": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_26": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_27": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_28": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_29": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_30": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_31": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_32": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_33": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_34": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_35": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_36": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_37": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_38": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_39": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_DATA": "STATIC",
        "REGMODE": "NOREG",
        "RESETMODE": "SYNC"
      },
      "ports": {
        "DI35": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DI34": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "DI33": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "DI32": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DI31": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "DI30": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DI29": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DI28": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DI27": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "DI26": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "DI25": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "DI24": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "DI23": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "DI22": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "DI21": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "DI20": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "DI19": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "DI18": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "DI17": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "DI16": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "DI15": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "DI14": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "DI13": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "DI12": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "DI11": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "DI10": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "DI9": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "DI8": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "DI7": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "DI6": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "DI5": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "DI4": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "DI3": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "DI2": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "DI1": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "DI0": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "ADW8": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "ADW7": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "ADW6": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "ADW5": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "ADW4": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "ADW3": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "ADW2": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "ADW1": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "ADW0": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "BE3": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "BE2": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "BE1": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "BE0": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "CEW": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "CLKW": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "CSW2": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "CSW1": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "CSW0": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "ADR13": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "ADR12": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "ADR11": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "ADR10": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "ADR9": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "ADR8": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "ADR7": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "ADR6": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "ADR5": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "ADR4": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "ADR3": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "ADR2": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "ADR1": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "ADR0": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CER": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "OCER": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "CLKR": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "CSR2": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "CSR1": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "CSR0": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "DO35": {
          "direction": "output",
          "bits": [ 77 ]
        },
        "DO34": {
          "direction": "output",
          "bits": [ 78 ]
        },
        "DO33": {
          "direction": "output",
          "bits": [ 79 ]
        },
        "DO32": {
          "direction": "output",
          "bits": [ 80 ]
        },
        "DO31": {
          "direction": "output",
          "bits": [ 81 ]
        },
        "DO30": {
          "direction": "output",
          "bits": [ 82 ]
        },
        "DO29": {
          "direction": "output",
          "bits": [ 83 ]
        },
        "DO28": {
          "direction": "output",
          "bits": [ 84 ]
        },
        "DO27": {
          "direction": "output",
          "bits": [ 85 ]
        },
        "DO26": {
          "direction": "output",
          "bits": [ 86 ]
        },
        "DO25": {
          "direction": "output",
          "bits": [ 87 ]
        },
        "DO24": {
          "direction": "output",
          "bits": [ 88 ]
        },
        "DO23": {
          "direction": "output",
          "bits": [ 89 ]
        },
        "DO22": {
          "direction": "output",
          "bits": [ 90 ]
        },
        "DO21": {
          "direction": "output",
          "bits": [ 91 ]
        },
        "DO20": {
          "direction": "output",
          "bits": [ 92 ]
        },
        "DO19": {
          "direction": "output",
          "bits": [ 93 ]
        },
        "DO18": {
          "direction": "output",
          "bits": [ 94 ]
        },
        "DO17": {
          "direction": "output",
          "bits": [ 95 ]
        },
        "DO16": {
          "direction": "output",
          "bits": [ 96 ]
        },
        "DO15": {
          "direction": "output",
          "bits": [ 97 ]
        },
        "DO14": {
          "direction": "output",
          "bits": [ 98 ]
        },
        "DO13": {
          "direction": "output",
          "bits": [ 99 ]
        },
        "DO12": {
          "direction": "output",
          "bits": [ 100 ]
        },
        "DO11": {
          "direction": "output",
          "bits": [ 101 ]
        },
        "DO10": {
          "direction": "output",
          "bits": [ 102 ]
        },
        "DO9": {
          "direction": "output",
          "bits": [ 103 ]
        },
        "DO8": {
          "direction": "output",
          "bits": [ 104 ]
        },
        "DO7": {
          "direction": "output",
          "bits": [ 105 ]
        },
        "DO6": {
          "direction": "output",
          "bits": [ 106 ]
        },
        "DO5": {
          "direction": "output",
          "bits": [ 107 ]
        },
        "DO4": {
          "direction": "output",
          "bits": [ 108 ]
        },
        "DO3": {
          "direction": "output",
          "bits": [ 109 ]
        },
        "DO2": {
          "direction": "output",
          "bits": [ 110 ]
        },
        "DO1": {
          "direction": "output",
          "bits": [ 111 ]
        },
        "DO0": {
          "direction": "output",
          "bits": [ 112 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADR0": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:747.90-747.94"
          }
        },
        "ADR1": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:747.84-747.88"
          }
        },
        "ADR10": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:747.29-747.34"
          }
        },
        "ADR11": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:747.22-747.27"
          }
        },
        "ADR12": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:747.15-747.20"
          }
        },
        "ADR13": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:747.8-747.13"
          }
        },
        "ADR2": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:747.78-747.82"
          }
        },
        "ADR3": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:747.72-747.76"
          }
        },
        "ADR4": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:747.66-747.70"
          }
        },
        "ADR5": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:747.60-747.64"
          }
        },
        "ADR6": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:747.54-747.58"
          }
        },
        "ADR7": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:747.48-747.52"
          }
        },
        "ADR8": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:747.42-747.46"
          }
        },
        "ADR9": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:747.36-747.40"
          }
        },
        "ADW0": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:745.56-745.60"
          }
        },
        "ADW1": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:745.50-745.54"
          }
        },
        "ADW2": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:745.44-745.48"
          }
        },
        "ADW3": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:745.38-745.42"
          }
        },
        "ADW4": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:745.32-745.36"
          }
        },
        "ADW5": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:745.26-745.30"
          }
        },
        "ADW6": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:745.20-745.24"
          }
        },
        "ADW7": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:745.14-745.18"
          }
        },
        "ADW8": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:745.8-745.12"
          }
        },
        "BE0": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:746.25-746.28"
          }
        },
        "BE1": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:746.20-746.23"
          }
        },
        "BE2": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:746.14-746.17"
          }
        },
        "BE3": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:746.8-746.11"
          }
        },
        "CER": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:748.8-748.11"
          }
        },
        "CEW": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:746.30-746.33"
          }
        },
        "CLKR": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:748.19-748.23"
          }
        },
        "CLKW": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:746.35-746.39"
          }
        },
        "CSR0": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:748.37-748.41"
          }
        },
        "CSR1": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:748.31-748.35"
          }
        },
        "CSR2": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:748.25-748.29"
          }
        },
        "CSW0": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:746.53-746.57"
          }
        },
        "CSW1": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:746.47-746.51"
          }
        },
        "CSW2": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:746.41-746.45"
          }
        },
        "DI0": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:744.101-744.104"
          }
        },
        "DI1": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:744.96-744.99"
          }
        },
        "DI10": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:744.50-744.54"
          }
        },
        "DI11": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:744.44-744.48"
          }
        },
        "DI12": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:744.38-744.42"
          }
        },
        "DI13": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:744.32-744.36"
          }
        },
        "DI14": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:744.26-744.30"
          }
        },
        "DI15": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:744.20-744.24"
          }
        },
        "DI16": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:744.14-744.18"
          }
        },
        "DI17": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:744.8-744.12"
          }
        },
        "DI18": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:743.110-743.114"
          }
        },
        "DI19": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:743.104-743.108"
          }
        },
        "DI2": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:744.91-744.94"
          }
        },
        "DI20": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:743.98-743.102"
          }
        },
        "DI21": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:743.92-743.96"
          }
        },
        "DI22": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:743.86-743.90"
          }
        },
        "DI23": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:743.80-743.84"
          }
        },
        "DI24": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:743.74-743.78"
          }
        },
        "DI25": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:743.68-743.72"
          }
        },
        "DI26": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:743.62-743.66"
          }
        },
        "DI27": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:743.56-743.60"
          }
        },
        "DI28": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:743.50-743.54"
          }
        },
        "DI29": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:743.44-743.48"
          }
        },
        "DI3": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:744.86-744.89"
          }
        },
        "DI30": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:743.38-743.42"
          }
        },
        "DI31": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:743.32-743.36"
          }
        },
        "DI32": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:743.26-743.30"
          }
        },
        "DI33": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:743.20-743.24"
          }
        },
        "DI34": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:743.14-743.18"
          }
        },
        "DI35": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:743.8-743.12"
          }
        },
        "DI4": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:744.81-744.84"
          }
        },
        "DI5": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:744.76-744.79"
          }
        },
        "DI6": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:744.71-744.74"
          }
        },
        "DI7": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:744.66-744.69"
          }
        },
        "DI8": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:744.61-744.64"
          }
        },
        "DI9": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:744.56-744.59"
          }
        },
        "DO0": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:750.102-750.105"
          }
        },
        "DO1": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:750.97-750.100"
          }
        },
        "DO10": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:750.51-750.55"
          }
        },
        "DO11": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:750.45-750.49"
          }
        },
        "DO12": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:750.39-750.43"
          }
        },
        "DO13": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:750.33-750.37"
          }
        },
        "DO14": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:750.27-750.31"
          }
        },
        "DO15": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:750.21-750.25"
          }
        },
        "DO16": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:750.15-750.19"
          }
        },
        "DO17": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:750.9-750.13"
          }
        },
        "DO18": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:749.111-749.115"
          }
        },
        "DO19": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:749.105-749.109"
          }
        },
        "DO2": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:750.92-750.95"
          }
        },
        "DO20": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:749.99-749.103"
          }
        },
        "DO21": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:749.93-749.97"
          }
        },
        "DO22": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:749.87-749.91"
          }
        },
        "DO23": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:749.81-749.85"
          }
        },
        "DO24": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:749.75-749.79"
          }
        },
        "DO25": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:749.69-749.73"
          }
        },
        "DO26": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:749.63-749.67"
          }
        },
        "DO27": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:749.57-749.61"
          }
        },
        "DO28": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:749.51-749.55"
          }
        },
        "DO29": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:749.45-749.49"
          }
        },
        "DO3": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:750.87-750.90"
          }
        },
        "DO30": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:749.39-749.43"
          }
        },
        "DO31": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:749.33-749.37"
          }
        },
        "DO32": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:749.27-749.31"
          }
        },
        "DO33": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:749.21-749.25"
          }
        },
        "DO34": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:749.15-749.19"
          }
        },
        "DO35": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:749.9-749.13"
          }
        },
        "DO4": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:750.82-750.85"
          }
        },
        "DO5": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:750.77-750.80"
          }
        },
        "DO6": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:750.72-750.75"
          }
        },
        "DO7": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:750.67-750.70"
          }
        },
        "DO8": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:750.62-750.65"
          }
        },
        "DO9": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:750.57-750.60"
          }
        },
        "OCER": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:748.13-748.17"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:748.43-748.46"
          }
        }
      }
    },
    "PFUMX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:179.1-186.10"
      },
      "ports": {
        "ALUT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "BLUT": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ALUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:179.21-179.25"
          }
        },
        "BLUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:179.27-179.31"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:179.33-179.35"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:179.44-179.45"
          }
        }
      }
    },
    "PUR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:722.1-726.10"
      },
      "parameter_default_values": {
        "RST_PULSE": "00000000000000000000000000000001"
      },
      "ports": {
        "PUR": {
          "direction": "input",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "PUR": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:723.8-723.11"
          }
        }
      }
    },
    "SGSR": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:735.1-738.10"
      },
      "ports": {
        "GSR": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:736.13-736.16"
          }
        },
        "GSR": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:736.8-736.11"
          }
        }
      }
    },
    "TRELLIS_DPR16X4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:190.1-231.10"
      },
      "parameter_default_values": {
        "INITVAL": "0000000000000000000000000000000000000000000000000000000000000000",
        "WCKMUX": "WCK",
        "WREMUX": "WRE"
      },
      "ports": {
        "DI": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "WCK": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 12, 13, 14, 15 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 16, 17, 18, 19 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DI": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:191.15-191.17"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:196.15-196.17"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:195.15-195.18"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:192.15-192.18"
          }
        },
        "WCK": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:194.15-194.18"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:193.15-193.18"
          }
        }
      }
    },
    "TRELLIS_FF": {
      "attributes": {
        "abc9_flop": "1",
        "abc9_box": "0",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:311.1-376.10"
      },
      "parameter_default_values": {
        "CEMUX": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110001",
        "CLKMUX": "CLK",
        "GSR": "ENABLED",
        "LSRMODE": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010011000101001101010010",
        "LSRMUX": "LSR",
        "REGSET": "RESET",
        "SRMODE": "LSR_OVER_CE"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LSR": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "M": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:311.35-311.37"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:311.25-311.28"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:311.39-311.41"
          }
        },
        "LSR": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:311.30-311.33"
          }
        },
        "M": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:311.43-311.44"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "init": "0",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:311.57-311.58"
          }
        }
      }
    },
    "TRELLIS_IO": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:380.1-405.10"
      },
      "parameter_default_values": {
        "DIR": "INPUT"
      },
      "ports": {
        "B": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "B": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:381.8-381.9"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:382.8-382.9"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:384.9-384.10"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:383.8-383.9"
          }
        }
      }
    },
    "TRELLIS_RAM16X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:138.1-175.10"
      },
      "parameter_default_values": {
        "INITVAL_0": "0000000000000000",
        "INITVAL_1": "0000000000000000",
        "WCKMUX": "WCK",
        "WREMUX": "WRE"
      },
      "ports": {
        "DI0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DI1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "WAD0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "WAD1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "WAD2": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "WAD3": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "WCK": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "RAD0": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "RAD1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "RAD2": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "RAD3": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "DO0": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "DO1": {
          "direction": "output",
          "bits": [ 15 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DI0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:139.8-139.11"
          }
        },
        "DI1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:139.13-139.16"
          }
        },
        "DO0": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:143.9-143.12"
          }
        },
        "DO1": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:143.14-143.17"
          }
        },
        "RAD0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:142.8-142.12"
          }
        },
        "RAD1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:142.14-142.18"
          }
        },
        "RAD2": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:142.20-142.24"
          }
        },
        "RAD3": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:142.26-142.30"
          }
        },
        "WAD0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:140.8-140.12"
          }
        },
        "WAD1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:140.14-140.18"
          }
        },
        "WAD2": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:140.20-140.24"
          }
        },
        "WAD3": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:140.26-140.30"
          }
        },
        "WCK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:141.13-141.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:141.8-141.11"
          }
        }
      }
    },
    "TRELLIS_SLICE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:415.1-586.10"
      },
      "parameter_default_values": {
        "A0MUX": "A0",
        "A1MUX": "A1",
        "B0MUX": "B0",
        "B1MUX": "B1",
        "C0MUX": "C0",
        "C1MUX": "C1",
        "CCU2_INJECT1_0": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100111001001111",
        "CCU2_INJECT1_1": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100111001001111",
        "CEMUX": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110001",
        "CLKMUX": "CLK",
        "D0MUX": "D0",
        "D1MUX": "D1",
        "GSR": "ENABLED",
        "LSRMUX": "LSR",
        "LUT0_INITVAL": "0000000000000000",
        "LUT1_INITVAL": "0000000000000000",
        "MODE": "LOGIC",
        "REG0_LSRMODE": "LSR",
        "REG0_REGSET": "RESET",
        "REG0_SD": "0 ",
        "REG1_LSRMODE": "LSR",
        "REG1_REGSET": "RESET",
        "REG1_SD": "0 ",
        "SRMODE": "LSR_OVER_CE",
        "WCKMUX": "WCK",
        "WREMUX": "WRE"
      },
      "ports": {
        "A0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "A1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "FCI": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "FXA": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "FXB": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "LSR": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "DI0": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "DI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "WD0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "WD1": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "WAD0": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "WAD1": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "WAD2": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "WAD3": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "WCK": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "F0": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "F1": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "FCO": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "OFX0": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "OFX1": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "WDO0": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "WDO1": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "WDO2": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "WDO3": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "WADO0": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "WADO1": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "WADO2": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "WADO3": {
          "direction": "output",
          "bits": [ 42 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:416.8-416.10"
          }
        },
        "A1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:417.8-417.10"
          }
        },
        "B0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:416.12-416.14"
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:417.12-417.14"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:416.16-416.18"
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:417.16-417.18"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:421.18-421.20"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:421.8-421.11"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:416.20-416.22"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:417.20-417.22"
          }
        },
        "DI0": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:422.8-422.11"
          }
        },
        "DI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:422.13-422.16"
          }
        },
        "F0": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:428.9-428.11"
          }
        },
        "F1": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:429.9-429.11"
          }
        },
        "FCI": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:419.8-419.11"
          }
        },
        "FCO": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:430.9-430.12"
          }
        },
        "FXA": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:419.13-419.16"
          }
        },
        "FXB": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:419.18-419.21"
          }
        },
        "LSR": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:421.13-421.16"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:418.8-418.10"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:418.12-418.14"
          }
        },
        "OFX0": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:430.14-430.18"
          }
        },
        "OFX1": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:430.20-430.24"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:428.13-428.15"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:429.13-429.15"
          }
        },
        "WAD0": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:425.8-425.12"
          }
        },
        "WAD1": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:425.14-425.18"
          }
        },
        "WAD2": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:425.20-425.24"
          }
        },
        "WAD3": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:425.26-425.30"
          }
        },
        "WADO0": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:433.9-433.14"
          }
        },
        "WADO1": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:433.16-433.21"
          }
        },
        "WADO2": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:433.23-433.28"
          }
        },
        "WADO3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:433.30-433.35"
          }
        },
        "WCK": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:426.13-426.16"
          }
        },
        "WD0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:424.8-424.11"
          }
        },
        "WD1": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:424.13-424.16"
          }
        },
        "WDO0": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:432.9-432.13"
          }
        },
        "WDO1": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:432.15-432.19"
          }
        },
        "WDO2": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:432.21-432.25"
          }
        },
        "WDO3": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:432.27-432.31"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:426.8-426.11"
          }
        }
      }
    },
    "TSHX2DQA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:298.1-304.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED",
        "REGSET": "SET"
      },
      "ports": {
        "T0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DQSW270": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DQSW270": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:299.28-299.35"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:299.22-299.26"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:300.9-300.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:299.37-299.40"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:299.16-299.20"
          }
        },
        "T0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:299.8-299.10"
          }
        },
        "T1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:299.12-299.14"
          }
        }
      }
    },
    "TSHX2DQSA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:307.1-313.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED",
        "REGSET": "SET"
      },
      "ports": {
        "T0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DQSW": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DQSW": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:308.28-308.32"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:308.22-308.26"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:309.9-309.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:308.34-308.37"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:308.16-308.20"
          }
        },
        "T0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:308.8-308.10"
          }
        },
        "T1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:308.12-308.14"
          }
        }
      }
    },
    "USRMCLK": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:182.1-186.10"
      },
      "ports": {
        "USRMCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "USRMCLKTS": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "USRMCLKO": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "USRMCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:183.8-183.16"
          }
        },
        "USRMCLKO": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:184.9-184.17"
          }
        },
        "USRMCLKTS": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:183.18-183.27"
          }
        }
      }
    },
    "top": {
      "attributes": {
        "hdlname": "\\top",
        "top": "00000000000000000000000000000001",
        "src": "top.v:3.1-69.10"
      },
      "ports": {
        "clk_25mhz": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "gp": {
          "direction": "input",
          "bits": [ 3, 4, 5, 6, 7 ]
        },
        "gn": {
          "direction": "output",
          "bits": [ 8, 9, 10, 2, "x" ]
        },
        "led": {
          "direction": "output",
          "bits": [ 11, "x", "x", "x", "x", "x", "x", "x" ]
        },
        "wifi_gpio0": {
          "direction": "output",
          "bits": [ "1" ]
        }
      },
      "cells": {
        "gp_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 12 ],
            "C": [ 13 ],
            "D": [ 14 ],
            "Z": [ 15 ]
          }
        },
        "gp_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 16 ],
            "B": [ 17 ],
            "C": [ 18 ],
            "D": [ 19 ],
            "Z": [ 20 ]
          }
        },
        "gp_LUT4_A_Z_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 21 ],
            "B": [ 22 ],
            "C": [ 23 ],
            "D": [ 24 ],
            "Z": [ 17 ]
          }
        },
        "gp_LUT4_A_Z_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 25 ],
            "C": [ 26 ],
            "D": [ 27 ],
            "Z": [ 18 ]
          }
        },
        "gp_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3 ],
            "C": [ 12 ],
            "D": [ 28 ],
            "Z": [ 29 ]
          }
        },
        "gp_LUT4_B_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3 ],
            "C": [ 30 ],
            "D": [ 31 ],
            "Z": [ 32 ]
          }
        },
        "gp_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 28 ],
            "C": [ 3 ],
            "D": [ 12 ],
            "Z": [ 30 ]
          }
        },
        "gp_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 33 ],
            "D": [ 19 ],
            "Z": [ 31 ]
          }
        },
        "gp_LUT4_C_Z_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 34 ],
            "C": [ 35 ],
            "D": [ 36 ],
            "Z": [ 33 ]
          }
        },
        "gp_LUT4_C_Z_LUT4_Z_C_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 37 ],
            "B": [ 38 ],
            "C": [ 39 ],
            "D": [ 40 ],
            "Z": [ 36 ]
          }
        },
        "gp_LUT4_C_Z_LUT4_Z_C_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 41 ],
            "B": [ 42 ],
            "C": [ 43 ],
            "D": [ 44 ],
            "Z": [ 35 ]
          }
        },
        "gp_LUT4_C_Z_LUT4_Z_C_LUT4_Z_B_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 45 ],
            "B": [ 46 ],
            "C": [ 47 ],
            "D": [ 48 ],
            "Z": [ 34 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:36.19-37.60|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 10 ],
            "DI": [ 49 ],
            "LSR": [ "0" ],
            "Q": [ 50 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 49 ],
            "Z": [ 51 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 52 ],
            "B": [ 53 ],
            "C": [ 54 ],
            "D": [ 55 ],
            "Z": [ 49 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 56 ],
            "B": [ 57 ],
            "C": [ 58 ],
            "D": [ 59 ],
            "Z": [ 55 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 61 ],
            "C": [ 62 ],
            "D": [ 63 ],
            "Z": [ 54 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 64 ],
            "B": [ 65 ],
            "C": [ 66 ],
            "D": [ 67 ],
            "Z": [ 53 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 68 ],
            "B": [ 69 ],
            "C": [ 70 ],
            "D": [ 71 ],
            "Z": [ 52 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 72 ],
            "B": [ 73 ],
            "C": [ 74 ],
            "D": [ 75 ],
            "Z": [ 71 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 76 ],
            "B": [ 77 ],
            "C": [ 78 ],
            "D": [ 79 ],
            "Z": [ 70 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 80 ],
            "B": [ 81 ],
            "C": [ 82 ],
            "D": [ 83 ],
            "Z": [ 69 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 84 ],
            "B": [ 85 ],
            "C": [ 86 ],
            "D": [ 87 ],
            "Z": [ 68 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:36.19-37.60|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 10 ],
            "DI": [ 88 ],
            "LSR": [ 51 ],
            "Q": [ 59 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:36.19-37.60|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 10 ],
            "DI": [ 89 ],
            "LSR": [ 51 ],
            "Q": [ 58 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:36.19-37.60|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 10 ],
            "DI": [ 90 ],
            "LSR": [ 51 ],
            "Q": [ 65 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:36.19-37.60|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 10 ],
            "DI": [ 91 ],
            "LSR": [ 51 ],
            "Q": [ 64 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:36.19-37.60|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 10 ],
            "DI": [ 92 ],
            "LSR": [ 51 ],
            "Q": [ 75 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:36.19-37.60|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 10 ],
            "DI": [ 93 ],
            "LSR": [ 51 ],
            "Q": [ 74 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:36.19-37.60|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 10 ],
            "DI": [ 94 ],
            "LSR": [ 51 ],
            "Q": [ 73 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:36.19-37.60|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 10 ],
            "DI": [ 95 ],
            "LSR": [ 51 ],
            "Q": [ 72 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:36.19-37.60|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 10 ],
            "DI": [ 96 ],
            "LSR": [ 51 ],
            "Q": [ 87 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:36.19-37.60|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 10 ],
            "DI": [ 97 ],
            "LSR": [ 51 ],
            "Q": [ 86 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:36.19-37.60|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 10 ],
            "DI": [ 98 ],
            "LSR": [ 51 ],
            "Q": [ 85 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:36.19-37.60|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 10 ],
            "DI": [ 99 ],
            "LSR": [ 51 ],
            "Q": [ 63 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:36.19-37.60|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 10 ],
            "DI": [ 100 ],
            "LSR": [ 51 ],
            "Q": [ 57 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:36.19-37.60|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 10 ],
            "DI": [ 101 ],
            "LSR": [ 51 ],
            "Q": [ 84 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:36.19-37.60|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 10 ],
            "DI": [ 102 ],
            "LSR": [ 51 ],
            "Q": [ 83 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_22": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:36.19-37.60|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 10 ],
            "DI": [ 103 ],
            "LSR": [ 51 ],
            "Q": [ 62 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_23": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:36.19-37.60|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 10 ],
            "DI": [ 104 ],
            "LSR": [ 51 ],
            "Q": [ 82 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_24": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:36.19-37.60|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 10 ],
            "DI": [ 105 ],
            "LSR": [ 51 ],
            "Q": [ 81 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_25": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:36.19-37.60|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 10 ],
            "DI": [ 106 ],
            "LSR": [ 51 ],
            "Q": [ 61 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_26": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:36.19-37.60|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 10 ],
            "DI": [ 107 ],
            "LSR": [ 51 ],
            "Q": [ 60 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_27": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:36.19-37.60|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 10 ],
            "DI": [ 108 ],
            "LSR": [ 51 ],
            "Q": [ 80 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_27_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 80 ],
            "Z": [ 108 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:36.19-37.60|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 10 ],
            "DI": [ 109 ],
            "LSR": [ 51 ],
            "Q": [ 56 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:36.19-37.60|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 10 ],
            "DI": [ 110 ],
            "LSR": [ 51 ],
            "Q": [ 67 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:36.19-37.60|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 10 ],
            "DI": [ 111 ],
            "LSR": [ 51 ],
            "Q": [ 66 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:36.19-37.60|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 10 ],
            "DI": [ 112 ],
            "LSR": [ 51 ],
            "Q": [ 79 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:36.19-37.60|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 10 ],
            "DI": [ 113 ],
            "LSR": [ 51 ],
            "Q": [ 78 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:36.19-37.60|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 10 ],
            "DI": [ 114 ],
            "LSR": [ 51 ],
            "Q": [ 77 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:36.19-37.60|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 10 ],
            "DI": [ 115 ],
            "LSR": [ 51 ],
            "Q": [ 76 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 116 ],
            "B": [ 57 ],
            "C": [ 58 ],
            "D": [ 59 ],
            "Z": [ 88 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 116 ],
            "C": [ 57 ],
            "D": [ 58 ],
            "Z": [ 89 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_10": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 117 ],
            "C": [ 64 ],
            "D": [ 65 ],
            "Z": [ 90 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_11": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 117 ],
            "D": [ 64 ],
            "Z": [ 91 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_12": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 118 ],
            "C": [ 74 ],
            "D": [ 75 ],
            "Z": [ 92 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_13": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 118 ],
            "D": [ 74 ],
            "Z": [ 93 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 119 ],
            "D": [ 73 ],
            "Z": [ 118 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_14": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 119 ],
            "D": [ 73 ],
            "Z": [ 94 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 120 ],
            "B": [ 86 ],
            "C": [ 87 ],
            "D": [ 72 ],
            "Z": [ 119 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_15": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 120 ],
            "B": [ 86 ],
            "C": [ 87 ],
            "D": [ 72 ],
            "Z": [ 95 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_16": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 120 ],
            "C": [ 86 ],
            "D": [ 87 ],
            "Z": [ 96 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_17": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 120 ],
            "D": [ 86 ],
            "Z": [ 97 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 121 ],
            "B": [ 84 ],
            "C": [ 85 ],
            "D": [ 63 ],
            "Z": [ 120 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_18": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 121 ],
            "B": [ 84 ],
            "C": [ 63 ],
            "D": [ 85 ],
            "Z": [ 98 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_19": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 121 ],
            "C": [ 84 ],
            "D": [ 63 ],
            "Z": [ 99 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 116 ],
            "D": [ 57 ],
            "Z": [ 100 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_20": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 121 ],
            "D": [ 84 ],
            "Z": [ 101 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_20_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 122 ],
            "B": [ 82 ],
            "C": [ 83 ],
            "D": [ 62 ],
            "Z": [ 121 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_21": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 122 ],
            "B": [ 82 ],
            "C": [ 62 ],
            "D": [ 83 ],
            "Z": [ 102 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_22": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 122 ],
            "C": [ 82 ],
            "D": [ 62 ],
            "Z": [ 103 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_23": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 122 ],
            "D": [ 82 ],
            "Z": [ 104 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_23_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 80 ],
            "B": [ 81 ],
            "C": [ 60 ],
            "D": [ 61 ],
            "Z": [ 122 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_24": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 80 ],
            "B": [ 60 ],
            "C": [ 61 ],
            "D": [ 81 ],
            "Z": [ 105 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_25": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 80 ],
            "C": [ 60 ],
            "D": [ 61 ],
            "Z": [ 106 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_26": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 80 ],
            "D": [ 60 ],
            "Z": [ 107 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 123 ],
            "B": [ 66 ],
            "C": [ 67 ],
            "D": [ 56 ],
            "Z": [ 109 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 123 ],
            "C": [ 66 ],
            "D": [ 67 ],
            "Z": [ 110 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 123 ],
            "D": [ 66 ],
            "Z": [ 111 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 124 ],
            "B": [ 77 ],
            "C": [ 78 ],
            "D": [ 79 ],
            "Z": [ 123 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 124 ],
            "B": [ 77 ],
            "C": [ 78 ],
            "D": [ 79 ],
            "Z": [ 112 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 124 ],
            "C": [ 77 ],
            "D": [ 78 ],
            "Z": [ 113 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_8": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 124 ],
            "D": [ 77 ],
            "Z": [ 114 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 117 ],
            "B": [ 76 ],
            "C": [ 64 ],
            "D": [ 65 ],
            "Z": [ 124 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_9": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 117 ],
            "B": [ 64 ],
            "C": [ 65 ],
            "D": [ 76 ],
            "Z": [ 115 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_9_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 118 ],
            "C": [ 74 ],
            "D": [ 75 ],
            "Z": [ 117 ]
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 123 ],
            "B": [ 56 ],
            "C": [ 66 ],
            "D": [ 67 ],
            "Z": [ 116 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:31.20-32.62|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 125 ],
            "LSR": [ "0" ],
            "Q": [ 10 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 126 ],
            "D": [ 127 ],
            "Z": [ 125 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 128 ],
            "D": [ 127 ],
            "Z": [ 129 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 128 ],
            "B": [ 130 ],
            "C": [ 131 ],
            "D": [ 132 ],
            "Z": [ 133 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_A_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 128 ],
            "B": [ 130 ],
            "C": [ 131 ],
            "D": [ 132 ],
            "Z": [ 134 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_A_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 133 ],
            "B": [ 135 ],
            "C": [ 136 ],
            "D": [ 137 ],
            "Z": [ 138 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 128 ],
            "C": [ 130 ],
            "D": [ 131 ],
            "Z": [ 139 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 128 ],
            "D": [ 130 ],
            "Z": [ 140 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 141 ],
            "B": [ 142 ],
            "C": [ 143 ],
            "D": [ 144 ],
            "Z": [ 145 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 141 ],
            "C": [ 142 ],
            "D": [ 143 ],
            "Z": [ 146 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_LUT4_Z_10": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 147 ],
            "C": [ 148 ],
            "D": [ 149 ],
            "Z": [ 150 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_LUT4_Z_11": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 147 ],
            "D": [ 148 ],
            "Z": [ 151 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_LUT4_Z_12": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 152 ],
            "D": [ 153 ],
            "Z": [ 154 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_LUT4_Z_12_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 138 ],
            "B": [ 155 ],
            "C": [ 156 ],
            "D": [ 157 ],
            "Z": [ 152 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_LUT4_Z_13": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 138 ],
            "B": [ 155 ],
            "C": [ 156 ],
            "D": [ 157 ],
            "Z": [ 158 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_LUT4_Z_14": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 138 ],
            "C": [ 155 ],
            "D": [ 156 ],
            "Z": [ 159 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_LUT4_Z_15": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 138 ],
            "D": [ 155 ],
            "Z": [ 160 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_LUT4_Z_16": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 133 ],
            "B": [ 135 ],
            "C": [ 136 ],
            "D": [ 137 ],
            "Z": [ 161 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_LUT4_Z_17": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 133 ],
            "C": [ 135 ],
            "D": [ 136 ],
            "Z": [ 162 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_LUT4_Z_18": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 133 ],
            "D": [ 135 ],
            "Z": [ 163 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_LUT4_Z_19": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 164 ],
            "B": [ 165 ],
            "C": [ 166 ],
            "D": [ 167 ],
            "Z": [ 168 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 141 ],
            "D": [ 142 ],
            "Z": [ 169 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_LUT4_Z_20": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 164 ],
            "C": [ 165 ],
            "D": [ 166 ],
            "Z": [ 170 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_LUT4_Z_21": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 164 ],
            "D": [ 165 ],
            "Z": [ 171 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 172 ],
            "B": [ 173 ],
            "C": [ 174 ],
            "D": [ 175 ],
            "Z": [ 176 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 172 ],
            "C": [ 173 ],
            "D": [ 174 ],
            "Z": [ 177 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_LUT4_Z_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 172 ],
            "D": [ 173 ],
            "Z": [ 178 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_LUT4_Z_5_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 179 ],
            "B": [ 180 ],
            "C": [ 181 ],
            "D": [ 182 ],
            "Z": [ 172 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_LUT4_Z_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 179 ],
            "B": [ 180 ],
            "C": [ 181 ],
            "D": [ 182 ],
            "Z": [ 183 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_LUT4_Z_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 179 ],
            "C": [ 180 ],
            "D": [ 181 ],
            "Z": [ 184 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_LUT4_Z_8": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 179 ],
            "D": [ 180 ],
            "Z": [ 185 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_LUT4_Z_8_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 147 ],
            "B": [ 148 ],
            "C": [ 149 ],
            "D": [ 186 ],
            "Z": [ 179 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_LUT4_Z_9": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 147 ],
            "B": [ 148 ],
            "C": [ 149 ],
            "D": [ 186 ],
            "Z": [ 187 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_LUT4_Z_9_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 152 ],
            "D": [ 153 ],
            "Z": [ 147 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 172 ],
            "B": [ 173 ],
            "C": [ 174 ],
            "D": [ 175 ],
            "Z": [ 141 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 188 ],
            "C": [ 189 ],
            "D": [ 126 ],
            "Z": [ 128 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_Z_B_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 188 ],
            "C": [ 189 ],
            "D": [ 126 ],
            "Z": [ 190 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_Z_B_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 188 ],
            "D": [ 189 ],
            "Z": [ 191 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 164 ],
            "B": [ 165 ],
            "C": [ 166 ],
            "D": [ 167 ],
            "Z": [ 188 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 130 ],
            "B": [ 131 ],
            "C": [ 192 ],
            "D": [ 193 ],
            "Z": [ 127 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 135 ],
            "B": [ 136 ],
            "C": [ 137 ],
            "D": [ 155 ],
            "Z": [ 193 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 194 ],
            "B": [ 195 ],
            "C": [ 196 ],
            "D": [ 197 ],
            "Z": [ 192 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_1_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 149 ],
            "B": [ 186 ],
            "C": [ 132 ],
            "D": [ 182 ],
            "Z": [ 197 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_1_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 174 ],
            "B": [ 175 ],
            "C": [ 142 ],
            "D": [ 143 ],
            "Z": [ 196 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_1_A_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 156 ],
            "B": [ 153 ],
            "C": [ 148 ],
            "D": [ 180 ],
            "Z": [ 195 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_1_A_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 181 ],
            "B": [ 173 ],
            "C": [ 144 ],
            "D": [ 157 ],
            "Z": [ 194 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.counter_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:31.20-32.62|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 145 ],
            "LSR": [ 129 ],
            "Q": [ 144 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.counter_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:31.20-32.62|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 146 ],
            "LSR": [ 129 ],
            "Q": [ 143 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.counter_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:31.20-32.62|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 150 ],
            "LSR": [ 129 ],
            "Q": [ 149 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.counter_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:31.20-32.62|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 151 ],
            "LSR": [ 129 ],
            "Q": [ 148 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.counter_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:31.20-32.62|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 154 ],
            "LSR": [ 129 ],
            "Q": [ 153 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.counter_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:31.20-32.62|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 158 ],
            "LSR": [ 129 ],
            "Q": [ 157 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.counter_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:31.20-32.62|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 159 ],
            "LSR": [ 129 ],
            "Q": [ 156 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.counter_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:31.20-32.62|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 160 ],
            "LSR": [ 129 ],
            "Q": [ 155 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.counter_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:31.20-32.62|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 161 ],
            "LSR": [ 129 ],
            "Q": [ 137 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.counter_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:31.20-32.62|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 162 ],
            "LSR": [ 129 ],
            "Q": [ 136 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.counter_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:31.20-32.62|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 163 ],
            "LSR": [ 129 ],
            "Q": [ 135 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.counter_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:31.20-32.62|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 134 ],
            "LSR": [ 129 ],
            "Q": [ 132 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.counter_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:31.20-32.62|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 169 ],
            "LSR": [ 129 ],
            "Q": [ 142 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.counter_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:31.20-32.62|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 139 ],
            "LSR": [ 129 ],
            "Q": [ 131 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.counter_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:31.20-32.62|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 140 ],
            "LSR": [ 129 ],
            "Q": [ 130 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.counter_TRELLIS_FF_Q_22": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:31.20-32.62|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 190 ],
            "LSR": [ 129 ],
            "Q": [ 126 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.counter_TRELLIS_FF_Q_23": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:31.20-32.62|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 191 ],
            "LSR": [ 129 ],
            "Q": [ 189 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.counter_TRELLIS_FF_Q_24": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:31.20-32.62|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 168 ],
            "LSR": [ 129 ],
            "Q": [ 167 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.counter_TRELLIS_FF_Q_25": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:31.20-32.62|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 170 ],
            "LSR": [ 129 ],
            "Q": [ 166 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.counter_TRELLIS_FF_Q_26": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:31.20-32.62|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 171 ],
            "LSR": [ 129 ],
            "Q": [ 165 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.counter_TRELLIS_FF_Q_27": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:31.20-32.62|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 198 ],
            "LSR": [ 129 ],
            "Q": [ 164 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.counter_TRELLIS_FF_Q_27_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 164 ],
            "Z": [ 198 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.counter_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:31.20-32.62|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 176 ],
            "LSR": [ 129 ],
            "Q": [ 175 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.counter_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:31.20-32.62|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 177 ],
            "LSR": [ 129 ],
            "Q": [ 174 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.counter_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:31.20-32.62|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 178 ],
            "LSR": [ 129 ],
            "Q": [ 173 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.counter_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:31.20-32.62|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 183 ],
            "LSR": [ 129 ],
            "Q": [ 182 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.counter_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:31.20-32.62|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 184 ],
            "LSR": [ 129 ],
            "Q": [ 181 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.counter_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:31.20-32.62|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 185 ],
            "LSR": [ 129 ],
            "Q": [ 180 ]
          }
        },
        "i2s_instance.clockdivider_for_lrclk.counter_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:31.20-32.62|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 187 ],
            "LSR": [ 129 ],
            "Q": [ 186 ]
          }
        },
        "i2s_instance.ecp5pll_inst.pll_inst": {
          "hide_name": 0,
          "type": "EHXPLLL",
          "parameters": {
            "CLKFB_DIV": "00000000000000000000000000000001",
            "CLKI_DIV": "00000000000000000000000000000010",
            "CLKOP_CPHASE": "00000000000000000000000000101111",
            "CLKOP_DIV": "00000000000000000000000000110000",
            "CLKOP_ENABLE": "ENABLED",
            "CLKOP_FPHASE": "00000000000000000000000000000000",
            "CLKOS2_CPHASE": "00000000000000000000000001011111",
            "CLKOS2_DIV": "00000000000000000000000001100000",
            "CLKOS2_ENABLE": "ENABLED",
            "CLKOS2_FPHASE": "00000000000000000000000000000000",
            "CLKOS3_CPHASE": "00000000000000000000000001011111",
            "CLKOS3_DIV": "00000000000000000000000001100000",
            "CLKOS3_ENABLE": "ENABLED",
            "CLKOS3_FPHASE": "00000000000000000000000000000000",
            "CLKOS_CPHASE": "00000000000000000000000001011111",
            "CLKOS_DIV": "00000000000000000000000001100000",
            "CLKOS_ENABLE": "ENABLED",
            "CLKOS_FPHASE": "00000000000000000000000000000000",
            "DPHASE_SOURCE": "DISABLED",
            "FEEDBK_PATH": "CLKOP",
            "INTFB_WAKE": "DISABLED",
            "OUTDIVIDER_MUXA": "DIVA",
            "OUTDIVIDER_MUXB": "DIVB",
            "OUTDIVIDER_MUXC": "DIVC",
            "OUTDIVIDER_MUXD": "DIVD",
            "PLLRST_ENA": "DISABLED",
            "PLL_LOCK_MODE": "00000000000000000000000000000000",
            "STDBY_ENABLE": "DISABLED"
          },
          "attributes": {
            "ICP_CURRENT": "12",
            "LPF_RESISTOR": "8",
            "MFG_ENABLE_FILTEROPAMP": "1 ",
            "MFG_GMCREF_SEL": "2",
            "hdlname": "i2s_instance ecp5pll_inst pll_inst",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|hdl/sv/ecp5pll.sv:245.3-267.4|i2s.v:25.5-29.9"
          },
          "port_directions": {
            "CLKFB": "input",
            "CLKI": "input",
            "CLKINTFB": "output",
            "CLKOP": "output",
            "CLKOS": "output",
            "CLKOS2": "output",
            "CLKOS3": "output",
            "ENCLKOP": "input",
            "ENCLKOS": "input",
            "ENCLKOS2": "input",
            "ENCLKOS3": "input",
            "LOCK": "output",
            "PHASEDIR": "input",
            "PHASELOADREG": "input",
            "PHASESEL0": "input",
            "PHASESEL1": "input",
            "PHASESTEP": "input",
            "PLLWAKESYNC": "input",
            "RST": "input",
            "STDBY": "input"
          },
          "connections": {
            "CLKFB": [ 199 ],
            "CLKI": [ 2 ],
            "CLKINTFB": [ ],
            "CLKOP": [ 199 ],
            "CLKOS": [ 9 ],
            "CLKOS2": [ 200 ],
            "CLKOS3": [ 201 ],
            "ENCLKOP": [ "0" ],
            "ENCLKOS": [ "0" ],
            "ENCLKOS2": [ "0" ],
            "ENCLKOS3": [ "0" ],
            "LOCK": [ 202 ],
            "PHASEDIR": [ "x" ],
            "PHASELOADREG": [ "x" ],
            "PHASESEL0": [ "1" ],
            "PHASESEL1": [ "0" ],
            "PHASESTEP": [ "x" ],
            "PLLWAKESYNC": [ "0" ],
            "RST": [ "0" ],
            "STDBY": [ "0" ]
          }
        },
        "i2s_instance.i2s_instance.bclkEdge_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 203 ],
            "D": [ 204 ],
            "Z": [ 205 ]
          }
        },
        "i2s_instance.i2s_instance.bclkEdge_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 204 ],
            "LSR": [ "0" ],
            "Q": [ 203 ]
          }
        },
        "i2s_instance.i2s_instance.bclkEdge_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 9 ],
            "LSR": [ "0" ],
            "Q": [ 204 ]
          }
        },
        "i2s_instance.i2s_instance.frameSync_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 206 ],
            "C": [ 204 ],
            "D": [ 203 ],
            "Z": [ 207 ]
          }
        },
        "i2s_instance.i2s_instance.frameSync_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 204 ],
            "C": [ 203 ],
            "D": [ 206 ],
            "Z": [ 208 ]
          }
        },
        "i2s_instance.i2s_instance.frameSync_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:89.169-89.228"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 209 ],
            "CLK": [ 2 ],
            "DI": [ "0" ],
            "LSR": [ 210 ],
            "Q": [ 206 ]
          }
        },
        "i2s_instance.i2s_instance.frameSync_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 211 ],
            "D": [ 212 ],
            "Z": [ 210 ]
          }
        },
        "i2s_instance.i2s_instance.loutData_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:36.102-36.164"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 209 ],
            "CLK": [ 2 ],
            "DI": [ 213 ],
            "LSR": [ "0" ],
            "Q": [ 8 ]
          }
        },
        "i2s_instance.i2s_instance.loutData_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 205 ],
            "Z": [ 209 ]
          }
        },
        "i2s_instance.i2s_instance.lrEdge_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 211 ],
            "LSR": [ "0" ],
            "Q": [ 212 ]
          }
        },
        "i2s_instance.i2s_instance.lrEdge_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 50 ],
            "LSR": [ "0" ],
            "Q": [ 211 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 214 ],
            "LSR": [ 205 ],
            "Q": [ 215 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 216 ],
            "LSR": [ 208 ],
            "Q": [ 217 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 218 ],
            "LSR": [ "0" ],
            "Q": [ 219 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_10_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 220 ],
            "C": [ 221 ],
            "D": [ 205 ],
            "Z": [ 218 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 222 ],
            "LSR": [ "0" ],
            "Q": [ 221 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_11_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 223 ],
            "C": [ 224 ],
            "D": [ 205 ],
            "Z": [ 222 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 225 ],
            "LSR": [ "0" ],
            "Q": [ 224 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_12_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 226 ],
            "C": [ 227 ],
            "D": [ 205 ],
            "Z": [ 225 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 228 ],
            "LSR": [ "0" ],
            "Q": [ 227 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_13_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 229 ],
            "C": [ 230 ],
            "D": [ 205 ],
            "Z": [ 228 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 231 ],
            "LSR": [ "0" ],
            "Q": [ 230 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_14_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 232 ],
            "C": [ 233 ],
            "D": [ 205 ],
            "Z": [ 231 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 234 ],
            "LSR": [ "0" ],
            "Q": [ 233 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_15_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 235 ],
            "C": [ 236 ],
            "D": [ 205 ],
            "Z": [ 234 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 237 ],
            "LSR": [ "0" ],
            "Q": [ 236 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_16_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 238 ],
            "C": [ 239 ],
            "D": [ 205 ],
            "Z": [ 237 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 240 ],
            "LSR": [ "0" ],
            "Q": [ 239 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_17_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 241 ],
            "C": [ 242 ],
            "D": [ 205 ],
            "Z": [ 240 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 243 ],
            "LSR": [ "0" ],
            "Q": [ 242 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_18_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 244 ],
            "C": [ 245 ],
            "D": [ 205 ],
            "Z": [ 243 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 246 ],
            "LSR": [ "0" ],
            "Q": [ 245 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_19_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 247 ],
            "C": [ 248 ],
            "D": [ 205 ],
            "Z": [ 246 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 249 ],
            "LSR": [ 208 ],
            "Q": [ 216 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 250 ],
            "LSR": [ "0" ],
            "Q": [ 248 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_20_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 251 ],
            "C": [ 252 ],
            "D": [ 205 ],
            "Z": [ 250 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 253 ],
            "LSR": [ "0" ],
            "Q": [ 252 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_21_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 254 ],
            "C": [ 255 ],
            "D": [ 205 ],
            "Z": [ 253 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_22": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 256 ],
            "LSR": [ "0" ],
            "Q": [ 255 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_22_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 257 ],
            "C": [ 258 ],
            "D": [ 205 ],
            "Z": [ 256 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_23": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 259 ],
            "LSR": [ "0" ],
            "Q": [ 258 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_23_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 260 ],
            "C": [ 261 ],
            "D": [ 205 ],
            "Z": [ 259 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_24": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 262 ],
            "LSR": [ "0" ],
            "Q": [ 261 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_24_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 263 ],
            "C": [ 264 ],
            "D": [ 205 ],
            "Z": [ 262 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_25": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 265 ],
            "LSR": [ "0" ],
            "Q": [ 264 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_25_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 266 ],
            "C": [ 267 ],
            "D": [ 205 ],
            "Z": [ 265 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_26": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 268 ],
            "LSR": [ "0" ],
            "Q": [ 267 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_26_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 269 ],
            "C": [ 270 ],
            "D": [ 205 ],
            "Z": [ 268 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_27": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 271 ],
            "LSR": [ "0" ],
            "Q": [ 270 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_27_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 272 ],
            "C": [ 273 ],
            "D": [ 205 ],
            "Z": [ 271 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_28": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 274 ],
            "LSR": [ "0" ],
            "Q": [ 273 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_28_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 275 ],
            "C": [ 276 ],
            "D": [ 205 ],
            "Z": [ 274 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_29": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 277 ],
            "LSR": [ "0" ],
            "Q": [ 276 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_29_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 278 ],
            "C": [ 279 ],
            "D": [ 205 ],
            "Z": [ 277 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 280 ],
            "LSR": [ 208 ],
            "Q": [ 249 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_30": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 281 ],
            "LSR": [ "0" ],
            "Q": [ 279 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_30_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 282 ],
            "C": [ 283 ],
            "D": [ 205 ],
            "Z": [ 281 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_31": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 284 ],
            "LSR": [ "0" ],
            "Q": [ 283 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_31_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 285 ],
            "C": [ 286 ],
            "D": [ 205 ],
            "Z": [ 284 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_32": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 287 ],
            "LSR": [ "0" ],
            "Q": [ 286 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_32_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 214 ],
            "C": [ 217 ],
            "D": [ 205 ],
            "Z": [ 287 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_33": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 288 ],
            "LSR": [ "0" ],
            "Q": [ 289 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_33_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 290 ],
            "C": [ 291 ],
            "D": [ 205 ],
            "Z": [ 288 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_34": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 292 ],
            "LSR": [ "0" ],
            "Q": [ 291 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_34_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 220 ],
            "C": [ 293 ],
            "D": [ 205 ],
            "Z": [ 292 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_35": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 294 ],
            "LSR": [ "0" ],
            "Q": [ 293 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_35_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 223 ],
            "C": [ 295 ],
            "D": [ 205 ],
            "Z": [ 294 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_36": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 296 ],
            "LSR": [ "0" ],
            "Q": [ 295 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_36_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 226 ],
            "C": [ 297 ],
            "D": [ 205 ],
            "Z": [ 296 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_37": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 298 ],
            "LSR": [ "0" ],
            "Q": [ 297 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_37_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 229 ],
            "C": [ 299 ],
            "D": [ 205 ],
            "Z": [ 298 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_38": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 300 ],
            "LSR": [ "0" ],
            "Q": [ 299 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_38_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 232 ],
            "C": [ 301 ],
            "D": [ 205 ],
            "Z": [ 300 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_39": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 302 ],
            "LSR": [ "0" ],
            "Q": [ 301 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_39_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 235 ],
            "C": [ 303 ],
            "D": [ 205 ],
            "Z": [ 302 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 304 ],
            "LSR": [ 208 ],
            "Q": [ 280 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_40": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 305 ],
            "LSR": [ "0" ],
            "Q": [ 303 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_40_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 238 ],
            "C": [ 306 ],
            "D": [ 205 ],
            "Z": [ 305 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_41": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 307 ],
            "LSR": [ "0" ],
            "Q": [ 306 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_41_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 241 ],
            "C": [ 308 ],
            "D": [ 205 ],
            "Z": [ 307 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_42": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 309 ],
            "LSR": [ "0" ],
            "Q": [ 308 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_42_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 244 ],
            "C": [ 310 ],
            "D": [ 205 ],
            "Z": [ 309 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_43": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 311 ],
            "LSR": [ "0" ],
            "Q": [ 310 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_43_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 247 ],
            "C": [ 312 ],
            "D": [ 205 ],
            "Z": [ 311 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_44": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 313 ],
            "LSR": [ "0" ],
            "Q": [ 312 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_44_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 251 ],
            "C": [ 314 ],
            "D": [ 205 ],
            "Z": [ 313 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_45": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 315 ],
            "LSR": [ "0" ],
            "Q": [ 314 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_45_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 254 ],
            "C": [ 316 ],
            "D": [ 205 ],
            "Z": [ 315 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_46": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 317 ],
            "LSR": [ "0" ],
            "Q": [ 316 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_46_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 257 ],
            "C": [ 318 ],
            "D": [ 205 ],
            "Z": [ 317 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_47": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 319 ],
            "LSR": [ "0" ],
            "Q": [ 318 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_47_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 260 ],
            "C": [ 320 ],
            "D": [ 205 ],
            "Z": [ 319 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_48": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 321 ],
            "LSR": [ "0" ],
            "Q": [ 320 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_48_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 263 ],
            "C": [ 322 ],
            "D": [ 205 ],
            "Z": [ 321 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_49": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 323 ],
            "LSR": [ "0" ],
            "Q": [ 322 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_49_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 266 ],
            "C": [ 324 ],
            "D": [ 205 ],
            "Z": [ 323 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 325 ],
            "LSR": [ 208 ],
            "Q": [ 304 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_50": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 326 ],
            "LSR": [ "0" ],
            "Q": [ 324 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_50_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 269 ],
            "C": [ 327 ],
            "D": [ 205 ],
            "Z": [ 326 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_51": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 328 ],
            "LSR": [ "0" ],
            "Q": [ 327 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_51_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 272 ],
            "C": [ 329 ],
            "D": [ 205 ],
            "Z": [ 328 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_52": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 330 ],
            "LSR": [ "0" ],
            "Q": [ 329 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_52_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 275 ],
            "C": [ 331 ],
            "D": [ 205 ],
            "Z": [ 330 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_53": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 332 ],
            "LSR": [ "0" ],
            "Q": [ 331 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_53_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 278 ],
            "C": [ 333 ],
            "D": [ 205 ],
            "Z": [ 332 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_54": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 334 ],
            "LSR": [ "0" ],
            "Q": [ 333 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_54_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 282 ],
            "C": [ 335 ],
            "D": [ 205 ],
            "Z": [ 334 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_55": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 336 ],
            "LSR": [ "0" ],
            "Q": [ 335 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_55_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 285 ],
            "C": [ 215 ],
            "D": [ 205 ],
            "Z": [ 336 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 337 ],
            "LSR": [ 208 ],
            "Q": [ 325 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 338 ],
            "LSR": [ 208 ],
            "Q": [ 337 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 289 ],
            "LSR": [ 208 ],
            "Q": [ 338 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 207 ],
            "CLK": [ 2 ],
            "DI": [ 339 ],
            "LSR": [ "0" ],
            "Q": [ 213 ]
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_9_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 290 ],
            "C": [ 219 ],
            "D": [ 205 ],
            "Z": [ 339 ]
          }
        },
        "l_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:62.5-68.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 340 ],
            "LSR": [ "0" ],
            "Q": [ 290 ]
          }
        },
        "l_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:62.5-68.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 341 ],
            "LSR": [ "0" ],
            "Q": [ 220 ]
          }
        },
        "l_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:62.5-68.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 342 ],
            "LSR": [ "0" ],
            "Q": [ 247 ]
          }
        },
        "l_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:62.5-68.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 343 ],
            "LSR": [ "0" ],
            "Q": [ 251 ]
          }
        },
        "l_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:62.5-68.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 344 ],
            "LSR": [ "0" ],
            "Q": [ 254 ]
          }
        },
        "l_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:62.5-68.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 345 ],
            "LSR": [ "0" ],
            "Q": [ 257 ]
          }
        },
        "l_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:62.5-68.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 346 ],
            "LSR": [ "0" ],
            "Q": [ 260 ]
          }
        },
        "l_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:62.5-68.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 347 ],
            "LSR": [ "0" ],
            "Q": [ 263 ]
          }
        },
        "l_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:62.5-68.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 348 ],
            "LSR": [ "0" ],
            "Q": [ 266 ]
          }
        },
        "l_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:62.5-68.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 349 ],
            "LSR": [ "0" ],
            "Q": [ 269 ]
          }
        },
        "l_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:62.5-68.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 350 ],
            "LSR": [ "0" ],
            "Q": [ 272 ]
          }
        },
        "l_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:62.5-68.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 351 ],
            "LSR": [ "0" ],
            "Q": [ 275 ]
          }
        },
        "l_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:62.5-68.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 352 ],
            "LSR": [ "0" ],
            "Q": [ 223 ]
          }
        },
        "l_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:62.5-68.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 353 ],
            "LSR": [ "0" ],
            "Q": [ 278 ]
          }
        },
        "l_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:62.5-68.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 354 ],
            "LSR": [ "0" ],
            "Q": [ 282 ]
          }
        },
        "l_TRELLIS_FF_Q_22": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:62.5-68.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 355 ],
            "LSR": [ "0" ],
            "Q": [ 285 ]
          }
        },
        "l_TRELLIS_FF_Q_23": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:62.5-68.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 356 ],
            "LSR": [ "0" ],
            "Q": [ 214 ]
          }
        },
        "l_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:62.5-68.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 357 ],
            "LSR": [ "0" ],
            "Q": [ 226 ]
          }
        },
        "l_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:62.5-68.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 358 ],
            "LSR": [ "0" ],
            "Q": [ 229 ]
          }
        },
        "l_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:62.5-68.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 359 ],
            "LSR": [ "0" ],
            "Q": [ 232 ]
          }
        },
        "l_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:62.5-68.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 360 ],
            "LSR": [ "0" ],
            "Q": [ 235 ]
          }
        },
        "l_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:62.5-68.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 361 ],
            "LSR": [ "0" ],
            "Q": [ 238 ]
          }
        },
        "l_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:62.5-68.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 362 ],
            "LSR": [ "0" ],
            "Q": [ 241 ]
          }
        },
        "l_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:62.5-68.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 363 ],
            "LSR": [ "0" ],
            "Q": [ 244 ]
          }
        },
        "midiprocessor.controllerNumber_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 364 ],
            "CLK": [ 2 ],
            "DI": [ 365 ],
            "LSR": [ "0" ],
            "Q": [ 366 ]
          }
        },
        "midiprocessor.controllerNumber_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 364 ],
            "CLK": [ 2 ],
            "DI": [ 367 ],
            "LSR": [ "0" ],
            "Q": [ 368 ]
          }
        },
        "midiprocessor.controllerNumber_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 364 ],
            "CLK": [ 2 ],
            "DI": [ 369 ],
            "LSR": [ "0" ],
            "Q": [ 370 ]
          }
        },
        "midiprocessor.controllerNumber_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 364 ],
            "CLK": [ 2 ],
            "DI": [ 371 ],
            "LSR": [ "0" ],
            "Q": [ 372 ]
          }
        },
        "midiprocessor.controllerNumber_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 364 ],
            "CLK": [ 2 ],
            "DI": [ 373 ],
            "LSR": [ "0" ],
            "Q": [ 374 ]
          }
        },
        "midiprocessor.controllerNumber_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 364 ],
            "CLK": [ 2 ],
            "DI": [ 375 ],
            "LSR": [ "0" ],
            "Q": [ 376 ]
          }
        },
        "midiprocessor.controllerNumber_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 364 ],
            "CLK": [ 2 ],
            "DI": [ 377 ],
            "LSR": [ "0" ],
            "Q": [ 378 ]
          }
        },
        "midiprocessor.controllerNumber_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 364 ],
            "CLK": [ 2 ],
            "DI": [ 379 ],
            "LSR": [ "0" ],
            "Q": [ 380 ]
          }
        },
        "midiprocessor.dataByte0_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 381 ],
            "CLK": [ 2 ],
            "DI": [ 382 ],
            "LSR": [ "0" ],
            "Q": [ 365 ]
          }
        },
        "midiprocessor.dataByte0_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 381 ],
            "CLK": [ 2 ],
            "DI": [ 383 ],
            "LSR": [ "0" ],
            "Q": [ 367 ]
          }
        },
        "midiprocessor.dataByte0_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 381 ],
            "CLK": [ 2 ],
            "DI": [ 384 ],
            "LSR": [ "0" ],
            "Q": [ 369 ]
          }
        },
        "midiprocessor.dataByte0_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 381 ],
            "CLK": [ 2 ],
            "DI": [ 385 ],
            "LSR": [ "0" ],
            "Q": [ 371 ]
          }
        },
        "midiprocessor.dataByte0_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 381 ],
            "CLK": [ 2 ],
            "DI": [ 386 ],
            "LSR": [ "0" ],
            "Q": [ 373 ]
          }
        },
        "midiprocessor.dataByte0_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 381 ],
            "CLK": [ 2 ],
            "DI": [ 387 ],
            "LSR": [ "0" ],
            "Q": [ 375 ]
          }
        },
        "midiprocessor.dataByte0_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 381 ],
            "CLK": [ 2 ],
            "DI": [ 388 ],
            "LSR": [ "0" ],
            "Q": [ 377 ]
          }
        },
        "midiprocessor.dataByte0_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 381 ],
            "CLK": [ 2 ],
            "DI": [ 389 ],
            "LSR": [ "0" ],
            "Q": [ 379 ]
          }
        },
        "midiprocessor.dataByte1_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 390 ],
            "CLK": [ 2 ],
            "DI": [ 382 ],
            "LSR": [ "0" ],
            "Q": [ 391 ]
          }
        },
        "midiprocessor.dataByte1_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 390 ],
            "CLK": [ 2 ],
            "DI": [ 383 ],
            "LSR": [ "0" ],
            "Q": [ 392 ]
          }
        },
        "midiprocessor.dataByte1_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 390 ],
            "CLK": [ 2 ],
            "DI": [ 384 ],
            "LSR": [ "0" ],
            "Q": [ 393 ]
          }
        },
        "midiprocessor.dataByte1_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 390 ],
            "CLK": [ 2 ],
            "DI": [ 385 ],
            "LSR": [ "0" ],
            "Q": [ 394 ]
          }
        },
        "midiprocessor.dataByte1_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 390 ],
            "CLK": [ 2 ],
            "DI": [ 386 ],
            "LSR": [ "0" ],
            "Q": [ 395 ]
          }
        },
        "midiprocessor.dataByte1_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 390 ],
            "CLK": [ 2 ],
            "DI": [ 387 ],
            "LSR": [ "0" ],
            "Q": [ 396 ]
          }
        },
        "midiprocessor.dataByte1_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 390 ],
            "CLK": [ 2 ],
            "DI": [ 388 ],
            "LSR": [ "0" ],
            "Q": [ 397 ]
          }
        },
        "midiprocessor.dataByte1_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 390 ],
            "CLK": [ 2 ],
            "DI": [ 389 ],
            "LSR": [ "0" ],
            "Q": [ 398 ]
          }
        },
        "midiprocessor.dataBytesReceivedCount_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 399 ],
            "CLK": [ 2 ],
            "DI": [ 400 ],
            "LSR": [ 401 ],
            "Q": [ 402 ]
          }
        },
        "midiprocessor.dataBytesReceivedCount_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 399 ],
            "CLK": [ 2 ],
            "DI": [ 403 ],
            "LSR": [ 401 ],
            "Q": [ 404 ]
          }
        },
        "midiprocessor.dataBytesReceivedCount_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 404 ],
            "B": [ 402 ],
            "C": [ 405 ],
            "D": [ 401 ],
            "Z": [ 399 ]
          }
        },
        "midiprocessor.dataBytesReceivedCount_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 382 ],
            "C": [ 406 ],
            "D": [ 405 ],
            "Z": [ 401 ]
          }
        },
        "midiprocessor.isDataByteAvailable_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 403 ],
            "C": [ 406 ],
            "D": [ 407 ],
            "Z": [ 408 ]
          }
        },
        "midiprocessor.isDataByteAvailable_LUT4_D_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 406 ],
            "B": [ 404 ],
            "C": [ 402 ],
            "D": [ 407 ],
            "Z": [ 409 ]
          }
        },
        "midiprocessor.isDataByteAvailable_LUT4_D_1_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 410 ],
            "C": [ 409 ],
            "D": [ 411 ],
            "Z": [ 412 ]
          }
        },
        "midiprocessor.isDataByteAvailable_LUT4_D_1_Z_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 413 ],
            "D": [ 409 ],
            "Z": [ 414 ]
          }
        },
        "midiprocessor.isDataByteAvailable_LUT4_D_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 404 ],
            "B": [ 411 ],
            "C": [ 402 ],
            "D": [ 407 ],
            "Z": [ 415 ]
          }
        },
        "midiprocessor.isDataByteAvailable_LUT4_D_2_B_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 410 ],
            "C": [ 416 ],
            "D": [ 411 ],
            "Z": [ 417 ]
          }
        },
        "midiprocessor.isDataByteAvailable_LUT4_D_2_B_LUT4_D_Z_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 418 ],
            "C": [ 419 ],
            "D": [ 417 ],
            "Z": [ 413 ]
          }
        },
        "midiprocessor.isDataByteAvailable_LUT4_D_2_B_LUT4_D_Z_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 371 ],
            "C": [ 421 ],
            "D": [ 422 ],
            "Z": [ 423 ]
          }
        },
        "midiprocessor.isDataByteAvailable_LUT4_D_2_B_LUT4_D_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 398 ],
            "B": [ 397 ],
            "C": [ 396 ],
            "D": [ 395 ],
            "Z": [ 418 ]
          }
        },
        "midiprocessor.isDataByteAvailable_LUT4_D_2_B_LUT4_D_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 394 ],
            "B": [ 393 ],
            "C": [ 392 ],
            "D": [ 391 ],
            "Z": [ 419 ]
          }
        },
        "midiprocessor.isDataByteAvailable_LUT4_D_2_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 424 ],
            "D": [ 425 ],
            "Z": [ 411 ]
          }
        },
        "midiprocessor.isDataByteAvailable_LUT4_D_2_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 426 ],
            "B": [ 410 ],
            "C": [ 415 ],
            "D": [ 406 ],
            "Z": [ 405 ]
          }
        },
        "midiprocessor.isDataByteAvailable_LUT4_D_2_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 427 ],
            "B": [ 428 ],
            "C": [ 416 ],
            "D": [ 380 ],
            "Z": [ 426 ]
          }
        },
        "midiprocessor.isDataByteAvailable_LUT4_D_2_Z_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 378 ],
            "B": [ 376 ],
            "C": [ 374 ],
            "D": [ 372 ],
            "Z": [ 428 ]
          }
        },
        "midiprocessor.isDataByteAvailable_LUT4_D_2_Z_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 370 ],
            "C": [ 368 ],
            "D": [ 366 ],
            "Z": [ 427 ]
          }
        },
        "midiprocessor.isDataByteAvailable_LUT4_D_B_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 403 ],
            "C": [ 382 ],
            "D": [ 406 ],
            "Z": [ 390 ]
          }
        },
        "midiprocessor.isDataByteAvailable_LUT4_D_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 404 ],
            "D": [ 402 ],
            "Z": [ 400 ]
          }
        },
        "midiprocessor.isDataByteAvailable_LUT4_D_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 402 ],
            "D": [ 404 ],
            "Z": [ 403 ]
          }
        },
        "midiprocessor.isDataByteAvailable_LUT4_D_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 408 ],
            "B": [ 411 ],
            "C": [ 416 ],
            "D": [ 410 ],
            "Z": [ 364 ]
          }
        },
        "midiprocessor.isDataByteAvailable_LUT4_D_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 408 ],
            "D": [ 417 ],
            "Z": [ 429 ]
          }
        },
        "midiprocessor.isDataByteAvailable_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 430 ],
            "CLK": [ 2 ],
            "DI": [ "1" ],
            "LSR": [ 431 ],
            "Q": [ 407 ]
          }
        },
        "midiprocessor.isDataByteAvailable_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 402 ],
            "C": [ 404 ],
            "D": [ 382 ],
            "Z": [ 430 ]
          }
        },
        "midiprocessor.isDataByteAvailable_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 406 ],
            "Z": [ 431 ]
          }
        },
        "midiprocessor.isNoteOn_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 432 ],
            "D": [ 433 ],
            "Z": [ 360 ]
          }
        },
        "midiprocessor.isNoteOn_LUT4_C_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 432 ],
            "D": [ 434 ],
            "Z": [ 361 ]
          }
        },
        "midiprocessor.isNoteOn_LUT4_C_10": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 432 ],
            "D": [ 435 ],
            "Z": [ 348 ]
          }
        },
        "midiprocessor.isNoteOn_LUT4_C_11": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 432 ],
            "D": [ 436 ],
            "Z": [ 349 ]
          }
        },
        "midiprocessor.isNoteOn_LUT4_C_12": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 432 ],
            "D": [ 437 ],
            "Z": [ 350 ]
          }
        },
        "midiprocessor.isNoteOn_LUT4_C_13": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 432 ],
            "D": [ 438 ],
            "Z": [ 351 ]
          }
        },
        "midiprocessor.isNoteOn_LUT4_C_14": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 432 ],
            "D": [ 439 ],
            "Z": [ 353 ]
          }
        },
        "midiprocessor.isNoteOn_LUT4_C_15": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 432 ],
            "D": [ 440 ],
            "Z": [ 354 ]
          }
        },
        "midiprocessor.isNoteOn_LUT4_C_16": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 432 ],
            "D": [ 441 ],
            "Z": [ 355 ]
          }
        },
        "midiprocessor.isNoteOn_LUT4_C_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 432 ],
            "D": [ 442 ],
            "Z": [ 362 ]
          }
        },
        "midiprocessor.isNoteOn_LUT4_C_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 432 ],
            "D": [ 443 ],
            "Z": [ 363 ]
          }
        },
        "midiprocessor.isNoteOn_LUT4_C_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 432 ],
            "D": [ 444 ],
            "Z": [ 342 ]
          }
        },
        "midiprocessor.isNoteOn_LUT4_C_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 432 ],
            "D": [ 445 ],
            "Z": [ 343 ]
          }
        },
        "midiprocessor.isNoteOn_LUT4_C_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 432 ],
            "D": [ 446 ],
            "Z": [ 344 ]
          }
        },
        "midiprocessor.isNoteOn_LUT4_C_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 432 ],
            "D": [ 447 ],
            "Z": [ 345 ]
          }
        },
        "midiprocessor.isNoteOn_LUT4_C_8": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 432 ],
            "D": [ 448 ],
            "Z": [ 346 ]
          }
        },
        "midiprocessor.isNoteOn_LUT4_C_9": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 432 ],
            "D": [ 449 ],
            "Z": [ 347 ]
          }
        },
        "midiprocessor.isNoteOn_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 450 ],
            "B": [ 451 ],
            "C": [ 452 ],
            "D": [ 432 ],
            "Z": [ 340 ]
          }
        },
        "midiprocessor.isNoteOn_LUT4_D_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 453 ],
            "B": [ 454 ],
            "C": [ 455 ],
            "D": [ 432 ],
            "Z": [ 341 ]
          }
        },
        "midiprocessor.isNoteOn_LUT4_D_1_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 456 ],
            "C": [ 457 ],
            "D": [ 458 ],
            "Z": [ 453 ]
          }
        },
        "midiprocessor.isNoteOn_LUT4_D_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 456 ],
            "B": [ 457 ],
            "C": [ 458 ],
            "D": [ 432 ],
            "Z": [ 352 ]
          }
        },
        "midiprocessor.isNoteOn_LUT4_D_2_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 459 ],
            "C": [ 460 ],
            "D": [ 461 ],
            "Z": [ 456 ]
          }
        },
        "midiprocessor.isNoteOn_LUT4_D_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 459 ],
            "B": [ 460 ],
            "C": [ 461 ],
            "D": [ 432 ],
            "Z": [ 357 ]
          }
        },
        "midiprocessor.isNoteOn_LUT4_D_3_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 462 ],
            "C": [ 463 ],
            "D": [ 464 ],
            "Z": [ 459 ]
          }
        },
        "midiprocessor.isNoteOn_LUT4_D_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 462 ],
            "B": [ 463 ],
            "C": [ 464 ],
            "D": [ 432 ],
            "Z": [ 358 ]
          }
        },
        "midiprocessor.isNoteOn_LUT4_D_4_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 465 ],
            "D": [ 466 ],
            "Z": [ 462 ]
          }
        },
        "midiprocessor.isNoteOn_LUT4_D_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 465 ],
            "C": [ 466 ],
            "D": [ 432 ],
            "Z": [ 359 ]
          }
        },
        "midiprocessor.isNoteOn_LUT4_D_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 467 ],
            "D": [ 432 ],
            "Z": [ 356 ]
          }
        },
        "midiprocessor.isNoteOn_LUT4_D_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 453 ],
            "C": [ 454 ],
            "D": [ 455 ],
            "Z": [ 450 ]
          }
        },
        "midiprocessor.isNoteOn_LUT4_D_B_MULT18X18D_P18": {
          "hide_name": 0,
          "type": "MULT18X18D",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:65.20-65.34|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/mul2dsp.v:148.7-152.6|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/mul2dsp.v:253.6-257.5|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v:9.13-16.3"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "A10": "input",
            "A11": "input",
            "A12": "input",
            "A13": "input",
            "A14": "input",
            "A15": "input",
            "A16": "input",
            "A17": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "A5": "input",
            "A6": "input",
            "A7": "input",
            "A8": "input",
            "A9": "input",
            "B0": "input",
            "B1": "input",
            "B10": "input",
            "B11": "input",
            "B12": "input",
            "B13": "input",
            "B14": "input",
            "B15": "input",
            "B16": "input",
            "B17": "input",
            "B2": "input",
            "B3": "input",
            "B4": "input",
            "B5": "input",
            "B6": "input",
            "B7": "input",
            "B8": "input",
            "B9": "input",
            "C0": "input",
            "C1": "input",
            "C10": "input",
            "C11": "input",
            "C12": "input",
            "C13": "input",
            "C14": "input",
            "C15": "input",
            "C16": "input",
            "C17": "input",
            "C2": "input",
            "C3": "input",
            "C4": "input",
            "C5": "input",
            "C6": "input",
            "C7": "input",
            "C8": "input",
            "C9": "input",
            "P0": "output",
            "P1": "output",
            "P10": "output",
            "P11": "output",
            "P12": "output",
            "P13": "output",
            "P14": "output",
            "P15": "output",
            "P16": "output",
            "P17": "output",
            "P18": "output",
            "P19": "output",
            "P2": "output",
            "P20": "output",
            "P21": "output",
            "P22": "output",
            "P23": "output",
            "P24": "output",
            "P25": "output",
            "P26": "output",
            "P27": "output",
            "P28": "output",
            "P29": "output",
            "P3": "output",
            "P30": "output",
            "P31": "output",
            "P32": "output",
            "P33": "output",
            "P34": "output",
            "P35": "output",
            "P4": "output",
            "P5": "output",
            "P6": "output",
            "P7": "output",
            "P8": "output",
            "P9": "output",
            "SIGNEDA": "input",
            "SIGNEDB": "input",
            "SOURCEA": "input",
            "SOURCEB": "input"
          },
          "connections": {
            "A0": [ 468 ],
            "A1": [ 469 ],
            "A10": [ 470 ],
            "A11": [ 471 ],
            "A12": [ 472 ],
            "A13": [ 473 ],
            "A14": [ 474 ],
            "A15": [ 475 ],
            "A16": [ 476 ],
            "A17": [ 477 ],
            "A2": [ 478 ],
            "A3": [ 479 ],
            "A4": [ 480 ],
            "A5": [ 481 ],
            "A6": [ 482 ],
            "A7": [ 483 ],
            "A8": [ 484 ],
            "A9": [ 485 ],
            "B0": [ "x" ],
            "B1": [ "x" ],
            "B10": [ "0" ],
            "B11": [ "0" ],
            "B12": [ "0" ],
            "B13": [ "0" ],
            "B14": [ "0" ],
            "B15": [ "0" ],
            "B16": [ "0" ],
            "B17": [ "0" ],
            "B2": [ "x" ],
            "B3": [ "x" ],
            "B4": [ "x" ],
            "B5": [ "x" ],
            "B6": [ "x" ],
            "B7": [ "x" ],
            "B8": [ "x" ],
            "B9": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "C10": [ "0" ],
            "C11": [ "0" ],
            "C12": [ "0" ],
            "C13": [ "0" ],
            "C14": [ "0" ],
            "C15": [ "0" ],
            "C16": [ "0" ],
            "C17": [ "0" ],
            "C2": [ "0" ],
            "C3": [ "0" ],
            "C4": [ "0" ],
            "C5": [ "0" ],
            "C6": [ "0" ],
            "C7": [ "0" ],
            "C8": [ "0" ],
            "C9": [ "0" ],
            "P0": [ 467 ],
            "P1": [ 441 ],
            "P10": [ 447 ],
            "P11": [ 446 ],
            "P12": [ 445 ],
            "P13": [ 444 ],
            "P14": [ 443 ],
            "P15": [ 442 ],
            "P16": [ 434 ],
            "P17": [ 433 ],
            "P18": [ 465 ],
            "P19": [ 463 ],
            "P2": [ 440 ],
            "P20": [ 460 ],
            "P21": [ 457 ],
            "P22": [ 454 ],
            "P23": [ 451 ],
            "P24": [ 486 ],
            "P25": [ 487 ],
            "P26": [ 488 ],
            "P27": [ 489 ],
            "P28": [ 490 ],
            "P29": [ 491 ],
            "P3": [ 439 ],
            "P30": [ 492 ],
            "P31": [ 493 ],
            "P32": [ 494 ],
            "P33": [ 495 ],
            "P34": [ 496 ],
            "P35": [ 497 ],
            "P4": [ 438 ],
            "P5": [ 437 ],
            "P6": [ 436 ],
            "P7": [ 435 ],
            "P8": [ 449 ],
            "P9": [ 448 ],
            "SIGNEDA": [ "0" ],
            "SIGNEDB": [ "0" ],
            "SOURCEA": [ "0" ],
            "SOURCEB": [ "0" ]
          }
        },
        "midiprocessor.isNoteOn_LUT4_D_C_MULT18X18D_P0": {
          "hide_name": 0,
          "type": "MULT18X18D",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:65.20-65.34|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/mul2dsp.v:168.6-172.5|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/mul2dsp.v:253.6-257.5|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v:9.13-16.3"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "A10": "input",
            "A11": "input",
            "A12": "input",
            "A13": "input",
            "A14": "input",
            "A15": "input",
            "A16": "input",
            "A17": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "A5": "input",
            "A6": "input",
            "A7": "input",
            "A8": "input",
            "A9": "input",
            "B0": "input",
            "B1": "input",
            "B10": "input",
            "B11": "input",
            "B12": "input",
            "B13": "input",
            "B14": "input",
            "B15": "input",
            "B16": "input",
            "B17": "input",
            "B2": "input",
            "B3": "input",
            "B4": "input",
            "B5": "input",
            "B6": "input",
            "B7": "input",
            "B8": "input",
            "B9": "input",
            "C0": "input",
            "C1": "input",
            "C10": "input",
            "C11": "input",
            "C12": "input",
            "C13": "input",
            "C14": "input",
            "C15": "input",
            "C16": "input",
            "C17": "input",
            "C2": "input",
            "C3": "input",
            "C4": "input",
            "C5": "input",
            "C6": "input",
            "C7": "input",
            "C8": "input",
            "C9": "input",
            "P0": "output",
            "P1": "output",
            "P10": "output",
            "P11": "output",
            "P12": "output",
            "P13": "output",
            "P14": "output",
            "P15": "output",
            "P16": "output",
            "P17": "output",
            "P18": "output",
            "P19": "output",
            "P2": "output",
            "P20": "output",
            "P21": "output",
            "P22": "output",
            "P23": "output",
            "P24": "output",
            "P25": "output",
            "P26": "output",
            "P27": "output",
            "P28": "output",
            "P29": "output",
            "P3": "output",
            "P30": "output",
            "P31": "output",
            "P32": "output",
            "P33": "output",
            "P34": "output",
            "P35": "output",
            "P4": "output",
            "P5": "output",
            "P6": "output",
            "P7": "output",
            "P8": "output",
            "P9": "output",
            "SIGNEDA": "input",
            "SIGNEDB": "input",
            "SOURCEA": "input",
            "SOURCEB": "input"
          },
          "connections": {
            "A0": [ 498 ],
            "A1": [ 499 ],
            "A10": [ "0" ],
            "A11": [ "0" ],
            "A12": [ "0" ],
            "A13": [ "0" ],
            "A14": [ "0" ],
            "A15": [ "0" ],
            "A16": [ "0" ],
            "A17": [ "0" ],
            "A2": [ 500 ],
            "A3": [ 501 ],
            "A4": [ 502 ],
            "A5": [ 503 ],
            "A6": [ "0" ],
            "A7": [ "0" ],
            "A8": [ "0" ],
            "A9": [ "0" ],
            "B0": [ "x" ],
            "B1": [ "x" ],
            "B10": [ "0" ],
            "B11": [ "0" ],
            "B12": [ "0" ],
            "B13": [ "0" ],
            "B14": [ "0" ],
            "B15": [ "0" ],
            "B16": [ "0" ],
            "B17": [ "0" ],
            "B2": [ "x" ],
            "B3": [ "x" ],
            "B4": [ "x" ],
            "B5": [ "x" ],
            "B6": [ "x" ],
            "B7": [ "x" ],
            "B8": [ "x" ],
            "B9": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "C10": [ "0" ],
            "C11": [ "0" ],
            "C12": [ "0" ],
            "C13": [ "0" ],
            "C14": [ "0" ],
            "C15": [ "0" ],
            "C16": [ "0" ],
            "C17": [ "0" ],
            "C2": [ "0" ],
            "C3": [ "0" ],
            "C4": [ "0" ],
            "C5": [ "0" ],
            "C6": [ "0" ],
            "C7": [ "0" ],
            "C8": [ "0" ],
            "C9": [ "0" ],
            "P0": [ 466 ],
            "P1": [ 464 ],
            "P10": [ 504 ],
            "P11": [ 505 ],
            "P12": [ 506 ],
            "P13": [ 507 ],
            "P14": [ 508 ],
            "P15": [ 509 ],
            "P16": [ 510 ],
            "P17": [ 511 ],
            "P18": [ 512 ],
            "P19": [ 513 ],
            "P2": [ 461 ],
            "P20": [ 514 ],
            "P21": [ 515 ],
            "P22": [ 516 ],
            "P23": [ 517 ],
            "P24": [ 518 ],
            "P25": [ 519 ],
            "P26": [ 520 ],
            "P27": [ 521 ],
            "P28": [ 522 ],
            "P29": [ 523 ],
            "P3": [ 458 ],
            "P30": [ 524 ],
            "P31": [ 525 ],
            "P32": [ 526 ],
            "P33": [ 527 ],
            "P34": [ 528 ],
            "P35": [ 529 ],
            "P4": [ 455 ],
            "P5": [ 452 ],
            "P6": [ 530 ],
            "P7": [ 531 ],
            "P8": [ 532 ],
            "P9": [ 533 ],
            "SIGNEDA": [ "0" ],
            "SIGNEDB": [ "0" ],
            "SOURCEA": [ "0" ],
            "SOURCEB": [ "0" ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 534 ],
            "LSR": [ "0" ],
            "Q": [ 432 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 535 ],
            "B": [ 536 ],
            "C": [ 537 ],
            "D": [ 538 ],
            "Z": [ 534 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 539 ],
            "C": [ 540 ],
            "D": [ 541 ],
            "Z": [ 538 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 542 ],
            "B": [ 543 ],
            "C": [ 544 ],
            "D": [ 545 ],
            "Z": [ 536 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 546 ],
            "B": [ 547 ],
            "C": [ 548 ],
            "D": [ 549 ],
            "Z": [ 545 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 550 ],
            "B": [ 551 ],
            "C": [ 548 ],
            "D": [ 552 ],
            "Z": [ 544 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_1_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 553 ],
            "B": [ 554 ],
            "C": [ 555 ],
            "D": [ 556 ],
            "Z": [ 552 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 557 ],
            "B": [ 558 ],
            "C": [ 559 ],
            "D": [ 560 ],
            "Z": [ 543 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_2_D_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110100000010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 557 ],
            "B": [ 558 ],
            "C": [ 559 ],
            "D": [ 560 ],
            "Z": [ 561 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 562 ],
            "C": [ 563 ],
            "D": [ 564 ],
            "Z": [ 565 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000100010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 566 ],
            "B": [ 567 ],
            "C": [ 568 ],
            "D": [ 569 ],
            "Z": [ 570 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_1_A_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 566 ],
            "B": [ 567 ],
            "C": [ 568 ],
            "D": [ 569 ],
            "Z": [ 571 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_1_A_LUT4_A_Z_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 571 ],
            "C": [ 572 ],
            "D": [ 573 ],
            "Z": [ 574 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_1_A_LUT4_A_Z_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 575 ],
            "B": [ 576 ],
            "C": [ 577 ],
            "D": [ 578 ],
            "Z": [ 579 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_1_A_LUT4_A_Z_LUT4_B_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000100010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 580 ],
            "B": [ 581 ],
            "C": [ 582 ],
            "D": [ 583 ],
            "Z": [ 584 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_1_A_LUT4_A_Z_LUT4_B_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 585 ],
            "D": [ 586 ],
            "Z": [ 587 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_1_A_LUT4_A_Z_LUT4_B_Z_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 588 ],
            "B": [ 589 ],
            "C": [ 590 ],
            "D": [ 591 ],
            "Z": [ 578 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_1_A_LUT4_A_Z_LUT4_B_Z_LUT4_Z_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 592 ],
            "D": [ 593 ],
            "Z": [ 577 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_1_A_LUT4_A_Z_LUT4_B_Z_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 594 ],
            "B": [ 595 ],
            "C": [ 596 ],
            "D": [ 597 ],
            "Z": [ 593 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_1_A_LUT4_A_Z_LUT4_B_Z_LUT4_Z_C_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 598 ],
            "B": [ 599 ],
            "C": [ 600 ],
            "D": [ 601 ],
            "Z": [ 590 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_1_A_LUT4_A_Z_LUT4_B_Z_LUT4_Z_C_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 602 ],
            "B": [ 603 ],
            "C": [ 604 ],
            "D": [ 605 ],
            "Z": [ 591 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_1_A_LUT4_A_Z_LUT4_B_Z_LUT4_Z_C_LUT4_Z_B_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 606 ],
            "B": [ 607 ],
            "C": [ 576 ],
            "D": [ 608 ],
            "Z": [ 589 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_1_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 557 ],
            "C": [ 558 ],
            "D": [ 559 ],
            "Z": [ 566 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 609 ],
            "B": [ 610 ],
            "C": [ 563 ],
            "D": [ 611 ],
            "Z": [ 564 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 612 ],
            "C": [ 613 ],
            "D": [ 614 ],
            "Z": [ 562 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_2_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 612 ],
            "C": [ 613 ],
            "D": [ 614 ],
            "Z": [ 560 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 615 ],
            "B": [ 616 ],
            "C": [ 617 ],
            "D": [ 618 ],
            "Z": [ 542 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_3_D_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110100000010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 615 ],
            "B": [ 616 ],
            "C": [ 617 ],
            "D": [ 618 ],
            "Z": [ 619 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_3_D_LUT4_D_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 609 ],
            "C": [ 610 ],
            "D": [ 611 ],
            "Z": [ 620 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_3_D_LUT4_D_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 621 ],
            "C": [ 622 ],
            "D": [ 623 ],
            "Z": [ 624 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_3_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 623 ],
            "C": [ 621 ],
            "D": [ 625 ],
            "Z": [ 583 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_3_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 571 ],
            "C": [ 572 ],
            "D": [ 573 ],
            "Z": [ 580 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_3_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_B_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 562 ],
            "D": [ 564 ],
            "Z": [ 582 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_3_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000100010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 582 ],
            "B": [ 625 ],
            "C": [ 621 ],
            "D": [ 623 ],
            "Z": [ 626 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_3_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 627 ],
            "C": [ 628 ],
            "D": [ 629 ],
            "Z": [ 630 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_3_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 624 ],
            "C": [ 619 ],
            "D": [ 620 ],
            "Z": [ 631 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_3_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 570 ],
            "C": [ 565 ],
            "D": [ 561 ],
            "Z": [ 632 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_3_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 633 ],
            "B": [ 634 ],
            "C": [ 635 ],
            "D": [ 636 ],
            "Z": [ 627 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_3_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 615 ],
            "B": [ 616 ],
            "C": [ 617 ],
            "D": [ 622 ],
            "Z": [ 623 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_3_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 637 ],
            "C": [ 638 ],
            "D": [ 639 ],
            "Z": [ 618 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_A_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110001010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 640 ],
            "B": [ 641 ],
            "C": [ 642 ],
            "D": [ 546 ],
            "Z": [ 547 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_A_LUT4_D_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 643 ],
            "C": [ 644 ],
            "D": [ 645 ],
            "Z": [ 548 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_A_LUT4_D_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 646 ],
            "C": [ 647 ],
            "D": [ 648 ],
            "Z": [ 549 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001011101111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 649 ],
            "B": [ 650 ],
            "C": [ 651 ],
            "D": [ 652 ],
            "Z": [ 546 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011001000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 624 ],
            "B": [ 619 ],
            "C": [ 620 ],
            "D": [ 653 ],
            "Z": [ 535 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_2_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 654 ],
            "B": [ 655 ],
            "C": [ 656 ],
            "D": [ 657 ],
            "Z": [ 653 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 658 ],
            "B": [ 659 ],
            "C": [ 660 ],
            "D": [ 661 ],
            "Z": [ 537 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 662 ],
            "B": [ 663 ],
            "C": [ 664 ],
            "D": [ 665 ],
            "Z": [ 661 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 646 ],
            "B": [ 648 ],
            "C": [ 666 ],
            "D": [ 667 ],
            "Z": [ 660 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 647 ],
            "B": [ 649 ],
            "C": [ 650 ],
            "D": [ 668 ],
            "Z": [ 648 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 669 ],
            "C": [ 670 ],
            "D": [ 671 ],
            "Z": [ 646 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_A_LUT4_Z_1_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110100000010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 672 ],
            "B": [ 673 ],
            "C": [ 674 ],
            "D": [ 675 ],
            "Z": [ 669 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_A_LUT4_Z_1_B_LUT4_Z_D_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001011101111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 676 ],
            "B": [ 675 ],
            "C": [ 670 ],
            "D": [ 671 ],
            "Z": [ 645 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_A_LUT4_Z_1_B_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 677 ],
            "C": [ 678 ],
            "D": [ 679 ],
            "Z": [ 675 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_A_LUT4_Z_1_B_LUT4_Z_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 672 ],
            "C": [ 673 ],
            "D": [ 674 ],
            "Z": [ 676 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_A_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 680 ],
            "C": [ 681 ],
            "D": [ 682 ],
            "Z": [ 671 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_A_LUT4_Z_1_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 683 ],
            "C": [ 684 ],
            "D": [ 685 ],
            "Z": [ 670 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_A_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000100010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 686 ],
            "B": [ 687 ],
            "C": [ 688 ],
            "D": [ 689 ],
            "Z": [ 647 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_A_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 651 ],
            "D": [ 652 ],
            "Z": [ 668 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_A_LUT4_Z_A_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 690 ],
            "B": [ 691 ],
            "C": [ 692 ],
            "D": [ 693 ],
            "Z": [ 688 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000100010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 694 ],
            "B": [ 695 ],
            "C": [ 696 ],
            "D": [ 697 ],
            "Z": [ 666 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000100010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 698 ],
            "B": [ 699 ],
            "C": [ 700 ],
            "D": [ 701 ],
            "Z": [ 667 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 702 ],
            "C": [ 703 ],
            "D": [ 704 ],
            "Z": [ 696 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C_LUT4_Z_C_LUT4_Z_B_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 704 ],
            "C": [ 705 ],
            "D": [ 702 ],
            "Z": [ 706 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C_LUT4_Z_C_LUT4_Z_B_LUT4_D_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000100010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 707 ],
            "B": [ 708 ],
            "C": [ 709 ],
            "D": [ 710 ],
            "Z": [ 641 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C_LUT4_Z_C_LUT4_Z_B_LUT4_D_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 711 ],
            "C": [ 712 ],
            "D": [ 713 ],
            "Z": [ 714 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C_LUT4_Z_C_LUT4_Z_B_LUT4_D_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110100000010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 715 ],
            "B": [ 716 ],
            "C": [ 717 ],
            "D": [ 718 ],
            "Z": [ 719 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C_LUT4_Z_C_LUT4_Z_B_LUT4_D_Z_LUT4_Z_2_D_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 715 ],
            "B": [ 716 ],
            "C": [ 717 ],
            "D": [ 718 ],
            "Z": [ 720 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C_LUT4_Z_C_LUT4_Z_B_LUT4_D_Z_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 721 ],
            "D": [ 722 ],
            "Z": [ 723 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C_LUT4_Z_C_LUT4_Z_B_LUT4_D_Z_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 706 ],
            "C": [ 719 ],
            "D": [ 714 ],
            "Z": [ 724 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C_LUT4_Z_C_LUT4_Z_B_LUT4_D_Z_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000100010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 725 ],
            "B": [ 726 ],
            "C": [ 662 ],
            "D": [ 727 ],
            "Z": [ 728 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C_LUT4_Z_C_LUT4_Z_B_LUT4_D_Z_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 729 ],
            "B": [ 730 ],
            "C": [ 731 ],
            "D": [ 732 ],
            "Z": [ 721 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C_LUT4_Z_C_LUT4_Z_B_LUT4_D_Z_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 709 ],
            "C": [ 733 ],
            "D": [ 710 ],
            "Z": [ 722 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C_LUT4_Z_C_LUT4_Z_B_LUT4_D_Z_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_C_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 734 ],
            "C": [ 735 ],
            "D": [ 736 ],
            "Z": [ 732 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C_LUT4_Z_C_LUT4_Z_B_LUT4_D_Z_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_C_LUT4_Z_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 737 ],
            "C": [ 738 ],
            "D": [ 739 ],
            "Z": [ 731 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C_LUT4_Z_C_LUT4_Z_B_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 740 ],
            "C": [ 741 ],
            "D": [ 742 ],
            "Z": [ 718 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 715 ],
            "B": [ 716 ],
            "C": [ 717 ],
            "D": [ 705 ],
            "Z": [ 702 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C_LUT4_Z_D_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000100010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 697 ],
            "B": [ 703 ],
            "C": [ 702 ],
            "D": [ 704 ],
            "Z": [ 640 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C_LUT4_Z_D_LUT4_A_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 640 ],
            "D": [ 642 ],
            "Z": [ 743 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C_LUT4_Z_D_LUT4_A_Z_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 632 ],
            "B": [ 631 ],
            "C": [ 626 ],
            "D": [ 630 ],
            "Z": [ 744 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C_LUT4_Z_D_LUT4_A_Z_LUT4_C_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 720 ],
            "B": [ 728 ],
            "C": [ 724 ],
            "D": [ 723 ],
            "Z": [ 745 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C_LUT4_Z_D_LUT4_A_Z_LUT4_C_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 643 ],
            "D": [ 645 ],
            "Z": [ 746 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C_LUT4_Z_D_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 641 ],
            "B": [ 706 ],
            "C": [ 719 ],
            "D": [ 714 ],
            "Z": [ 642 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 747 ],
            "D": [ 748 ],
            "Z": [ 697 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C_LUT4_Z_D_LUT4_Z_C_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 747 ],
            "C": [ 749 ],
            "D": [ 748 ],
            "Z": [ 650 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C_LUT4_Z_D_LUT4_Z_C_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 750 ],
            "C": [ 751 ],
            "D": [ 752 ],
            "Z": [ 652 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C_LUT4_Z_D_LUT4_Z_C_LUT4_B_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 691 ],
            "C": [ 692 ],
            "D": [ 693 ],
            "Z": [ 651 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C_LUT4_Z_D_LUT4_Z_C_LUT4_B_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 690 ],
            "C": [ 689 ],
            "D": [ 688 ],
            "Z": [ 649 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C_LUT4_Z_D_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 749 ],
            "B": [ 711 ],
            "C": [ 712 ],
            "D": [ 713 ],
            "Z": [ 748 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C_LUT4_Z_D_LUT4_Z_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 750 ],
            "C": [ 751 ],
            "D": [ 752 ],
            "Z": [ 747 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 753 ],
            "C": [ 754 ],
            "D": [ 755 ],
            "Z": [ 659 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_2_B_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 753 ],
            "C": [ 754 ],
            "D": [ 755 ],
            "Z": [ 756 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_2_B_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 757 ],
            "B": [ 758 ],
            "C": [ 580 ],
            "D": [ 759 ],
            "Z": [ 760 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_2_B_LUT4_B_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 761 ],
            "B": [ 762 ],
            "C": [ 763 ],
            "D": [ 764 ],
            "Z": [ 765 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_2_B_LUT4_B_Z_LUT4_Z_1_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 766 ],
            "B": [ 767 ],
            "C": [ 768 ],
            "D": [ 769 ],
            "Z": [ 762 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_2_B_LUT4_B_Z_LUT4_Z_1_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 570 ],
            "C": [ 561 ],
            "D": [ 565 ],
            "Z": [ 763 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_2_B_LUT4_B_Z_LUT4_Z_1_B_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 585 ],
            "C": [ 770 ],
            "D": [ 586 ],
            "Z": [ 764 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_2_B_LUT4_B_Z_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110100000010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 592 ],
            "B": [ 771 ],
            "C": [ 596 ],
            "D": [ 770 ],
            "Z": [ 586 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_2_B_LUT4_B_Z_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110100000010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 766 ],
            "B": [ 767 ],
            "C": [ 768 ],
            "D": [ 769 ],
            "Z": [ 585 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_2_B_LUT4_B_Z_LUT4_Z_1_B_LUT4_Z_2_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 594 ],
            "C": [ 595 ],
            "D": [ 597 ],
            "Z": [ 770 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_2_B_LUT4_B_Z_LUT4_Z_1_B_LUT4_Z_2_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 594 ],
            "C": [ 595 ],
            "D": [ 597 ],
            "Z": [ 771 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_2_B_LUT4_B_Z_LUT4_Z_1_B_LUT4_Z_2_C_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 766 ],
            "C": [ 767 ],
            "D": [ 768 ],
            "Z": [ 592 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_2_B_LUT4_B_Z_LUT4_Z_1_B_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 606 ],
            "C": [ 607 ],
            "D": [ 608 ],
            "Z": [ 769 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_2_B_LUT4_B_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 700 ],
            "B": [ 701 ],
            "C": [ 698 ],
            "D": [ 699 ],
            "Z": [ 772 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_2_B_LUT4_B_Z_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 583 ],
            "C": [ 582 ],
            "D": [ 581 ],
            "Z": [ 759 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_2_B_LUT4_B_Z_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 627 ],
            "B": [ 539 ],
            "C": [ 628 ],
            "D": [ 629 ],
            "Z": [ 758 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_2_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 696 ],
            "B": [ 697 ],
            "C": [ 694 ],
            "D": [ 695 ],
            "Z": [ 754 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_2_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 773 ],
            "B": [ 774 ],
            "C": [ 725 ],
            "D": [ 775 ],
            "Z": [ 753 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_2_B_LUT4_Z_1_A_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000100010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 773 ],
            "B": [ 775 ],
            "C": [ 725 ],
            "D": [ 774 ],
            "Z": [ 776 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_2_B_LUT4_Z_1_A_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 777 ],
            "C": [ 778 ],
            "D": [ 779 ],
            "Z": [ 780 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_2_B_LUT4_Z_1_A_LUT4_A_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 568 ],
            "D": [ 569 ],
            "Z": [ 781 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_2_B_LUT4_Z_1_A_LUT4_A_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 737 ],
            "C": [ 738 ],
            "D": [ 739 ],
            "Z": [ 782 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_2_B_LUT4_Z_1_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 727 ],
            "C": [ 662 ],
            "D": [ 726 ],
            "Z": [ 774 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_2_B_LUT4_Z_1_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 709 ],
            "B": [ 710 ],
            "C": [ 707 ],
            "D": [ 708 ],
            "Z": [ 773 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_2_B_LUT4_Z_1_A_LUT4_Z_1_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 733 ],
            "B": [ 734 ],
            "C": [ 735 ],
            "D": [ 736 ],
            "Z": [ 710 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_2_B_LUT4_Z_1_A_LUT4_Z_1_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 740 ],
            "C": [ 741 ],
            "D": [ 742 ],
            "Z": [ 709 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 649 ],
            "B": [ 650 ],
            "C": [ 651 ],
            "D": [ 652 ],
            "Z": [ 658 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 777 ],
            "B": [ 778 ],
            "C": [ 663 ],
            "D": [ 779 ],
            "Z": [ 662 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 783 ],
            "C": [ 784 ],
            "D": [ 785 ],
            "Z": [ 727 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_A_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 786 ],
            "D": [ 729 ],
            "Z": [ 725 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_A_LUT4_Z_2_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 730 ],
            "B": [ 737 ],
            "C": [ 738 ],
            "D": [ 739 ],
            "Z": [ 786 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 781 ],
            "B": [ 782 ],
            "C": [ 780 ],
            "D": [ 776 ],
            "Z": [ 665 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 783 ],
            "B": [ 784 ],
            "C": [ 785 ],
            "D": [ 662 ],
            "Z": [ 664 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 787 ],
            "B": [ 788 ],
            "C": [ 789 ],
            "D": [ 790 ],
            "Z": [ 541 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_D_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 746 ],
            "B": [ 743 ],
            "C": [ 745 ],
            "D": [ 744 ],
            "Z": [ 788 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_D_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110000100010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 791 ],
            "B": [ 630 ],
            "C": [ 792 ],
            "D": [ 793 ],
            "Z": [ 787 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_D_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000100010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 635 ],
            "B": [ 636 ],
            "C": [ 633 ],
            "D": [ 634 ],
            "Z": [ 793 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_D_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 794 ],
            "D": [ 795 ],
            "Z": [ 791 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_D_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_1_C_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 794 ],
            "C": [ 796 ],
            "D": [ 795 ],
            "Z": [ 643 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_D_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_1_C_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 670 ],
            "D": [ 671 ],
            "Z": [ 644 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_D_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110001010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 797 ],
            "B": [ 798 ],
            "C": [ 799 ],
            "D": [ 796 ],
            "Z": [ 795 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_D_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_1_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 633 ],
            "C": [ 800 ],
            "D": [ 634 ],
            "Z": [ 794 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_D_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_1_C_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 801 ],
            "C": [ 802 ],
            "D": [ 803 ],
            "Z": [ 796 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_D_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_1_C_LUT4_Z_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 798 ],
            "B": [ 680 ],
            "C": [ 681 ],
            "D": [ 682 ],
            "Z": [ 799 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_D_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000100010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 701 ],
            "B": [ 804 ],
            "C": [ 805 ],
            "D": [ 672 ],
            "Z": [ 792 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_D_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_2_C_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 672 ],
            "C": [ 805 ],
            "D": [ 804 ],
            "Z": [ 700 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_D_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_2_C_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 688 ],
            "B": [ 689 ],
            "C": [ 686 ],
            "D": [ 687 ],
            "Z": [ 698 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_D_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_2_C_LUT4_C_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 799 ],
            "D": [ 797 ],
            "Z": [ 701 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_D_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_2_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 674 ],
            "B": [ 677 ],
            "C": [ 678 ],
            "D": [ 679 ],
            "Z": [ 805 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_D_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_2_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 677 ],
            "C": [ 678 ],
            "D": [ 679 ],
            "Z": [ 673 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_D_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_2_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 683 ],
            "C": [ 684 ],
            "D": [ 685 ],
            "Z": [ 672 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_D_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 800 ],
            "B": [ 801 ],
            "C": [ 802 ],
            "D": [ 803 ],
            "Z": [ 634 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_D_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 637 ],
            "C": [ 638 ],
            "D": [ 639 ],
            "Z": [ 633 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_D_LUT4_Z_A_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 756 ],
            "B": [ 772 ],
            "C": [ 765 ],
            "D": [ 760 ],
            "Z": [ 790 ]
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_D_LUT4_Z_A_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 587 ],
            "B": [ 574 ],
            "C": [ 579 ],
            "D": [ 584 ],
            "Z": [ 789 ]
          }
        },
        "midiprocessor.midiByteReader.bitNumber_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 806 ],
            "CLK": [ 2 ],
            "DI": [ 807 ],
            "LSR": [ 30 ],
            "Q": [ 24 ]
          }
        },
        "midiprocessor.midiByteReader.bitNumber_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 806 ],
            "CLK": [ 2 ],
            "DI": [ 808 ],
            "LSR": [ 30 ],
            "Q": [ 23 ]
          }
        },
        "midiprocessor.midiByteReader.bitNumber_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 806 ],
            "CLK": [ 2 ],
            "DI": [ 809 ],
            "LSR": [ 30 ],
            "Q": [ 22 ]
          }
        },
        "midiprocessor.midiByteReader.bitNumber_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 806 ],
            "CLK": [ 2 ],
            "DI": [ 810 ],
            "LSR": [ 30 ],
            "Q": [ 21 ]
          }
        },
        "midiprocessor.midiByteReader.bitNumber_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 806 ],
            "CLK": [ 2 ],
            "DI": [ 811 ],
            "LSR": [ 30 ],
            "Q": [ 16 ]
          }
        },
        "midiprocessor.midiByteReader.bitNumber_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 806 ],
            "CLK": [ 2 ],
            "DI": [ 812 ],
            "LSR": [ 30 ],
            "Q": [ 27 ]
          }
        },
        "midiprocessor.midiByteReader.bitNumber_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 806 ],
            "CLK": [ 2 ],
            "DI": [ 813 ],
            "LSR": [ 30 ],
            "Q": [ 26 ]
          }
        },
        "midiprocessor.midiByteReader.bitNumber_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 806 ],
            "CLK": [ 2 ],
            "DI": [ 814 ],
            "LSR": [ 30 ],
            "Q": [ 25 ]
          }
        },
        "midiprocessor.midiByteReader.bitNumber_TRELLIS_FF_Q_7_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 25 ],
            "Z": [ 814 ]
          }
        },
        "midiprocessor.midiByteReader.bitNumber_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 30 ],
            "D": [ 31 ],
            "Z": [ 806 ]
          }
        },
        "midiprocessor.midiByteReader.bitNumber_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 815 ],
            "D": [ 24 ],
            "Z": [ 807 ]
          }
        },
        "midiprocessor.midiByteReader.bitNumber_TRELLIS_FF_Q_DI_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 816 ],
            "B": [ 21 ],
            "C": [ 22 ],
            "D": [ 23 ],
            "Z": [ 808 ]
          }
        },
        "midiprocessor.midiByteReader.bitNumber_TRELLIS_FF_Q_DI_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 816 ],
            "C": [ 21 ],
            "D": [ 22 ],
            "Z": [ 809 ]
          }
        },
        "midiprocessor.midiByteReader.bitNumber_TRELLIS_FF_Q_DI_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 816 ],
            "D": [ 21 ],
            "Z": [ 810 ]
          }
        },
        "midiprocessor.midiByteReader.bitNumber_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 18 ],
            "D": [ 16 ],
            "Z": [ 816 ]
          }
        },
        "midiprocessor.midiByteReader.bitNumber_TRELLIS_FF_Q_DI_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 18 ],
            "D": [ 16 ],
            "Z": [ 811 ]
          }
        },
        "midiprocessor.midiByteReader.bitNumber_TRELLIS_FF_Q_DI_LUT4_Z_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 25 ],
            "C": [ 26 ],
            "D": [ 27 ],
            "Z": [ 812 ]
          }
        },
        "midiprocessor.midiByteReader.bitNumber_TRELLIS_FF_Q_DI_LUT4_Z_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 25 ],
            "D": [ 26 ],
            "Z": [ 813 ]
          }
        },
        "midiprocessor.midiByteReader.bitNumber_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 816 ],
            "B": [ 21 ],
            "C": [ 22 ],
            "D": [ 23 ],
            "Z": [ 815 ]
          }
        },
        "midiprocessor.midiByteReader.byteValue_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 32 ],
            "CLK": [ 2 ],
            "DI": [ 817 ],
            "LSR": [ 30 ],
            "Q": [ 382 ]
          }
        },
        "midiprocessor.midiByteReader.byteValue_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 32 ],
            "CLK": [ 2 ],
            "DI": [ 818 ],
            "LSR": [ 30 ],
            "Q": [ 383 ]
          }
        },
        "midiprocessor.midiByteReader.byteValue_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 16 ],
            "B": [ 27 ],
            "C": [ 819 ],
            "D": [ 383 ],
            "Z": [ 818 ]
          }
        },
        "midiprocessor.midiByteReader.byteValue_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 32 ],
            "CLK": [ 2 ],
            "DI": [ 820 ],
            "LSR": [ 30 ],
            "Q": [ 384 ]
          }
        },
        "midiprocessor.midiByteReader.byteValue_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 16 ],
            "B": [ 27 ],
            "C": [ 821 ],
            "D": [ 384 ],
            "Z": [ 820 ]
          }
        },
        "midiprocessor.midiByteReader.byteValue_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 32 ],
            "CLK": [ 2 ],
            "DI": [ 822 ],
            "LSR": [ 30 ],
            "Q": [ 385 ]
          }
        },
        "midiprocessor.midiByteReader.byteValue_TRELLIS_FF_Q_3_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 16 ],
            "B": [ 27 ],
            "C": [ 823 ],
            "D": [ 385 ],
            "Z": [ 822 ]
          }
        },
        "midiprocessor.midiByteReader.byteValue_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 32 ],
            "CLK": [ 2 ],
            "DI": [ 824 ],
            "LSR": [ 30 ],
            "Q": [ 386 ]
          }
        },
        "midiprocessor.midiByteReader.byteValue_TRELLIS_FF_Q_4_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 16 ],
            "B": [ 825 ],
            "C": [ 17 ],
            "D": [ 386 ],
            "Z": [ 824 ]
          }
        },
        "midiprocessor.midiByteReader.byteValue_TRELLIS_FF_Q_4_DI_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 27 ],
            "C": [ 26 ],
            "D": [ 25 ],
            "Z": [ 825 ]
          }
        },
        "midiprocessor.midiByteReader.byteValue_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 32 ],
            "CLK": [ 2 ],
            "DI": [ 826 ],
            "LSR": [ 30 ],
            "Q": [ 387 ]
          }
        },
        "midiprocessor.midiByteReader.byteValue_TRELLIS_FF_Q_5_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 16 ],
            "B": [ 27 ],
            "C": [ 819 ],
            "D": [ 387 ],
            "Z": [ 826 ]
          }
        },
        "midiprocessor.midiByteReader.byteValue_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 25 ],
            "C": [ 17 ],
            "D": [ 26 ],
            "Z": [ 819 ]
          }
        },
        "midiprocessor.midiByteReader.byteValue_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 32 ],
            "CLK": [ 2 ],
            "DI": [ 827 ],
            "LSR": [ 30 ],
            "Q": [ 388 ]
          }
        },
        "midiprocessor.midiByteReader.byteValue_TRELLIS_FF_Q_6_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 16 ],
            "B": [ 27 ],
            "C": [ 821 ],
            "D": [ 388 ],
            "Z": [ 827 ]
          }
        },
        "midiprocessor.midiByteReader.byteValue_TRELLIS_FF_Q_6_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 26 ],
            "C": [ 25 ],
            "D": [ 17 ],
            "Z": [ 821 ]
          }
        },
        "midiprocessor.midiByteReader.byteValue_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 32 ],
            "CLK": [ 2 ],
            "DI": [ 828 ],
            "LSR": [ 30 ],
            "Q": [ 389 ]
          }
        },
        "midiprocessor.midiByteReader.byteValue_TRELLIS_FF_Q_7_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 16 ],
            "B": [ 27 ],
            "C": [ 823 ],
            "D": [ 389 ],
            "Z": [ 828 ]
          }
        },
        "midiprocessor.midiByteReader.byteValue_TRELLIS_FF_Q_7_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 25 ],
            "C": [ 26 ],
            "D": [ 17 ],
            "Z": [ 823 ]
          }
        },
        "midiprocessor.midiByteReader.byteValue_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 16 ],
            "B": [ 18 ],
            "C": [ 17 ],
            "D": [ 382 ],
            "Z": [ 817 ]
          }
        },
        "midiprocessor.midiByteReader.debounceCountDown_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 28 ],
            "CLK": [ 2 ],
            "DI": [ 829 ],
            "LSR": [ 29 ],
            "Q": [ 830 ]
          }
        },
        "midiprocessor.midiByteReader.debounceCountDown_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 28 ],
            "CLK": [ 2 ],
            "DI": [ 831 ],
            "LSR": [ 29 ],
            "Q": [ 832 ]
          }
        },
        "midiprocessor.midiByteReader.debounceCountDown_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 28 ],
            "CLK": [ 2 ],
            "DI": [ 833 ],
            "LSR": [ 29 ],
            "Q": [ 834 ]
          }
        },
        "midiprocessor.midiByteReader.debounceCountDown_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 28 ],
            "CLK": [ 2 ],
            "DI": [ 835 ],
            "LSR": [ 29 ],
            "Q": [ 836 ]
          }
        },
        "midiprocessor.midiByteReader.debounceCountDown_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 28 ],
            "CLK": [ 2 ],
            "DI": [ 837 ],
            "LSR": [ 29 ],
            "Q": [ 838 ]
          }
        },
        "midiprocessor.midiByteReader.debounceCountDown_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 28 ],
            "CLK": [ 2 ],
            "DI": [ 839 ],
            "LSR": [ 29 ],
            "Q": [ 840 ]
          }
        },
        "midiprocessor.midiByteReader.debounceCountDown_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 28 ],
            "CLK": [ 2 ],
            "DI": [ 841 ],
            "LSR": [ 29 ],
            "Q": [ 842 ]
          }
        },
        "midiprocessor.midiByteReader.debounceCountDown_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:89.169-89.228"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 28 ],
            "CLK": [ 2 ],
            "DI": [ 843 ],
            "LSR": [ 29 ],
            "Q": [ 844 ]
          }
        },
        "midiprocessor.midiByteReader.debounceCountDown_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:89.169-89.228"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 28 ],
            "CLK": [ 2 ],
            "DI": [ 845 ],
            "LSR": [ 29 ],
            "Q": [ 846 ]
          }
        },
        "midiprocessor.midiByteReader.debounceCountDown_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 28 ],
            "CLK": [ 2 ],
            "DI": [ 847 ],
            "LSR": [ 29 ],
            "Q": [ 848 ]
          }
        },
        "midiprocessor.midiByteReader.debounceCountDown_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 28 ],
            "CLK": [ 2 ],
            "DI": [ 849 ],
            "LSR": [ 29 ],
            "Q": [ 850 ]
          }
        },
        "midiprocessor.midiByteReader.debounceCountDown_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:89.169-89.228"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 28 ],
            "CLK": [ 2 ],
            "DI": [ 851 ],
            "LSR": [ 29 ],
            "Q": [ 852 ]
          }
        },
        "midiprocessor.midiByteReader.debounceCountDown_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 28 ],
            "CLK": [ 2 ],
            "DI": [ 853 ],
            "LSR": [ 29 ],
            "Q": [ 854 ]
          }
        },
        "midiprocessor.midiByteReader.isByteAvailable_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 404 ],
            "B": [ 402 ],
            "C": [ 382 ],
            "D": [ 406 ],
            "Z": [ 381 ]
          }
        },
        "midiprocessor.midiByteReader.isByteAvailable_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 855 ],
            "CLK": [ 2 ],
            "DI": [ 856 ],
            "LSR": [ "0" ],
            "Q": [ 406 ]
          }
        },
        "midiprocessor.midiByteReader.isByteAvailable_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 13 ],
            "C": [ 33 ],
            "D": [ 14 ],
            "Z": [ 855 ]
          }
        },
        "midiprocessor.midiByteReader.isByteAvailable_TRELLIS_FF_Q_DI_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 857 ],
            "D": [ 856 ],
            "Z": [ 858 ]
          }
        },
        "midiprocessor.midiByteReader.isByteAvailable_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 859 ],
            "C": [ 43 ],
            "D": [ 47 ],
            "Z": [ 860 ]
          }
        },
        "midiprocessor.midiByteReader.isByteAvailable_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_Z_B_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 859 ],
            "B": [ 43 ],
            "C": [ 858 ],
            "D": [ 47 ],
            "Z": [ 861 ]
          }
        },
        "midiprocessor.midiByteReader.isByteAvailable_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_Z_B_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 862 ],
            "C": [ 859 ],
            "D": [ 43 ],
            "Z": [ 863 ]
          }
        },
        "midiprocessor.midiByteReader.isByteAvailable_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_Z_B_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 864 ],
            "D": [ 862 ],
            "Z": [ 865 ]
          }
        },
        "midiprocessor.midiByteReader.isByteAvailable_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_Z_B_LUT4_C_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 860 ],
            "B": [ 48 ],
            "C": [ 862 ],
            "D": [ 44 ],
            "Z": [ 866 ]
          }
        },
        "midiprocessor.midiByteReader.isByteAvailable_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_Z_B_LUT4_C_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 858 ],
            "C": [ 860 ],
            "D": [ 48 ],
            "Z": [ 867 ]
          }
        },
        "midiprocessor.midiByteReader.isByteAvailable_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_Z_B_LUT4_C_Z_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 862 ],
            "C": [ 868 ],
            "D": [ 42 ],
            "Z": [ 869 ]
          }
        },
        "midiprocessor.midiByteReader.isByteAvailable_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_Z_B_LUT4_C_Z_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 870 ],
            "B": [ 41 ],
            "C": [ 858 ],
            "D": [ 46 ],
            "Z": [ 871 ]
          }
        },
        "midiprocessor.midiByteReader.isByteAvailable_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_Z_B_LUT4_C_Z_LUT4_Z_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 862 ],
            "C": [ 870 ],
            "D": [ 41 ],
            "Z": [ 872 ]
          }
        },
        "midiprocessor.midiByteReader.isByteAvailable_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_Z_B_LUT4_C_Z_LUT4_Z_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 862 ],
            "C": [ 873 ],
            "D": [ 40 ],
            "Z": [ 874 ]
          }
        },
        "midiprocessor.midiByteReader.isByteAvailable_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_Z_B_LUT4_C_Z_LUT4_Z_6_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 37 ],
            "C": [ 38 ],
            "D": [ 39 ],
            "Z": [ 873 ]
          }
        },
        "midiprocessor.midiByteReader.isByteAvailable_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_Z_B_LUT4_C_Z_LUT4_Z_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 37 ],
            "B": [ 38 ],
            "C": [ 862 ],
            "D": [ 39 ],
            "Z": [ 875 ]
          }
        },
        "midiprocessor.midiByteReader.isByteAvailable_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_Z_B_LUT4_C_Z_LUT4_Z_8": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 862 ],
            "C": [ 37 ],
            "D": [ 38 ],
            "Z": [ 876 ]
          }
        },
        "midiprocessor.midiByteReader.isByteAvailable_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_Z_B_LUT4_C_Z_LUT4_Z_9": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 858 ],
            "D": [ 37 ],
            "Z": [ 877 ]
          }
        },
        "midiprocessor.midiByteReader.isByteAvailable_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_Z_B_LUT4_C_Z_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 860 ],
            "B": [ 44 ],
            "C": [ 48 ],
            "D": [ 45 ],
            "Z": [ 864 ]
          }
        },
        "midiprocessor.midiByteReader.isByteAvailable_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 868 ],
            "D": [ 42 ],
            "Z": [ 859 ]
          }
        },
        "midiprocessor.midiByteReader.isByteAvailable_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_Z_B_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 870 ],
            "C": [ 41 ],
            "D": [ 46 ],
            "Z": [ 868 ]
          }
        },
        "midiprocessor.midiByteReader.isByteAvailable_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_Z_B_LUT4_Z_C_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 873 ],
            "D": [ 40 ],
            "Z": [ 870 ]
          }
        },
        "midiprocessor.midiByteReader.isByteAvailable_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 14 ],
            "D": [ 13 ],
            "Z": [ 856 ]
          }
        },
        "midiprocessor.midiByteReader.midiCount_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 15 ],
            "CLK": [ 2 ],
            "DI": [ 865 ],
            "LSR": [ "0" ],
            "Q": [ 45 ]
          }
        },
        "midiprocessor.midiByteReader.midiCount_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 15 ],
            "CLK": [ 2 ],
            "DI": [ 866 ],
            "LSR": [ "0" ],
            "Q": [ 44 ]
          }
        },
        "midiprocessor.midiByteReader.midiCount_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 15 ],
            "CLK": [ 2 ],
            "DI": [ 876 ],
            "LSR": [ "0" ],
            "Q": [ 38 ]
          }
        },
        "midiprocessor.midiByteReader.midiCount_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 15 ],
            "CLK": [ 2 ],
            "DI": [ 877 ],
            "LSR": [ "0" ],
            "Q": [ 37 ]
          }
        },
        "midiprocessor.midiByteReader.midiCount_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 15 ],
            "CLK": [ 2 ],
            "DI": [ 867 ],
            "LSR": [ "0" ],
            "Q": [ 48 ]
          }
        },
        "midiprocessor.midiByteReader.midiCount_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 15 ],
            "CLK": [ 2 ],
            "DI": [ 861 ],
            "LSR": [ "0" ],
            "Q": [ 47 ]
          }
        },
        "midiprocessor.midiByteReader.midiCount_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 15 ],
            "CLK": [ 2 ],
            "DI": [ 863 ],
            "LSR": [ "0" ],
            "Q": [ 43 ]
          }
        },
        "midiprocessor.midiByteReader.midiCount_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 15 ],
            "CLK": [ 2 ],
            "DI": [ 869 ],
            "LSR": [ "0" ],
            "Q": [ 42 ]
          }
        },
        "midiprocessor.midiByteReader.midiCount_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 15 ],
            "CLK": [ 2 ],
            "DI": [ 871 ],
            "LSR": [ "0" ],
            "Q": [ 46 ]
          }
        },
        "midiprocessor.midiByteReader.midiCount_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 15 ],
            "CLK": [ 2 ],
            "DI": [ 872 ],
            "LSR": [ "0" ],
            "Q": [ 41 ]
          }
        },
        "midiprocessor.midiByteReader.midiCount_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 15 ],
            "CLK": [ 2 ],
            "DI": [ 874 ],
            "LSR": [ "0" ],
            "Q": [ 40 ]
          }
        },
        "midiprocessor.midiByteReader.midiCount_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 15 ],
            "CLK": [ 2 ],
            "DI": [ 875 ],
            "LSR": [ "0" ],
            "Q": [ 39 ]
          }
        },
        "midiprocessor.midiByteReader.midiState_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 13 ],
            "D": [ 14 ],
            "Z": [ 862 ]
          }
        },
        "midiprocessor.midiByteReader.midiState_LUT4_C_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 13 ],
            "D": [ 14 ],
            "Z": [ 19 ]
          }
        },
        "midiprocessor.midiByteReader.midiState_LUT4_C_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 13 ],
            "D": [ 14 ],
            "Z": [ 28 ]
          }
        },
        "midiprocessor.midiByteReader.midiState_LUT4_C_2_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 840 ],
            "B": [ 832 ],
            "C": [ 830 ],
            "D": [ 878 ],
            "Z": [ 12 ]
          }
        },
        "midiprocessor.midiByteReader.midiState_LUT4_C_2_Z_LUT4_Z_D_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 840 ],
            "B": [ 832 ],
            "C": [ 878 ],
            "D": [ 830 ],
            "Z": [ 829 ]
          }
        },
        "midiprocessor.midiByteReader.midiState_LUT4_C_2_Z_LUT4_Z_D_LUT4_C_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 840 ],
            "C": [ 878 ],
            "D": [ 832 ],
            "Z": [ 831 ]
          }
        },
        "midiprocessor.midiByteReader.midiState_LUT4_C_2_Z_LUT4_Z_D_LUT4_C_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 878 ],
            "D": [ 840 ],
            "Z": [ 839 ]
          }
        },
        "midiprocessor.midiByteReader.midiState_LUT4_C_2_Z_LUT4_Z_D_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 838 ],
            "Z": [ 837 ]
          }
        },
        "midiprocessor.midiByteReader.midiState_LUT4_C_2_Z_LUT4_Z_D_LUT4_C_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 846 ],
            "B": [ 844 ],
            "C": [ 879 ],
            "D": [ 842 ],
            "Z": [ 841 ]
          }
        },
        "midiprocessor.midiByteReader.midiState_LUT4_C_2_Z_LUT4_Z_D_LUT4_C_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 846 ],
            "C": [ 879 ],
            "D": [ 844 ],
            "Z": [ 843 ]
          }
        },
        "midiprocessor.midiByteReader.midiState_LUT4_C_2_Z_LUT4_Z_D_LUT4_C_Z_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 879 ],
            "D": [ 846 ],
            "Z": [ 845 ]
          }
        },
        "midiprocessor.midiByteReader.midiState_LUT4_C_2_Z_LUT4_Z_D_LUT4_C_Z_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 852 ],
            "B": [ 850 ],
            "C": [ 880 ],
            "D": [ 848 ],
            "Z": [ 847 ]
          }
        },
        "midiprocessor.midiByteReader.midiState_LUT4_C_2_Z_LUT4_Z_D_LUT4_C_Z_LUT4_Z_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 852 ],
            "C": [ 880 ],
            "D": [ 850 ],
            "Z": [ 849 ]
          }
        },
        "midiprocessor.midiByteReader.midiState_LUT4_C_2_Z_LUT4_Z_D_LUT4_C_Z_LUT4_Z_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 880 ],
            "D": [ 852 ],
            "Z": [ 851 ]
          }
        },
        "midiprocessor.midiByteReader.midiState_LUT4_C_2_Z_LUT4_Z_D_LUT4_C_Z_LUT4_Z_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 838 ],
            "B": [ 836 ],
            "C": [ 834 ],
            "D": [ 854 ],
            "Z": [ 853 ]
          }
        },
        "midiprocessor.midiByteReader.midiState_LUT4_C_2_Z_LUT4_Z_D_LUT4_C_Z_LUT4_Z_8": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 838 ],
            "C": [ 836 ],
            "D": [ 834 ],
            "Z": [ 833 ]
          }
        },
        "midiprocessor.midiByteReader.midiState_LUT4_C_2_Z_LUT4_Z_D_LUT4_C_Z_LUT4_Z_9": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 838 ],
            "D": [ 836 ],
            "Z": [ 835 ]
          }
        },
        "midiprocessor.midiByteReader.midiState_LUT4_C_2_Z_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 846 ],
            "B": [ 844 ],
            "C": [ 842 ],
            "D": [ 879 ],
            "Z": [ 878 ]
          }
        },
        "midiprocessor.midiByteReader.midiState_LUT4_C_2_Z_LUT4_Z_D_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 852 ],
            "B": [ 850 ],
            "C": [ 848 ],
            "D": [ 880 ],
            "Z": [ 879 ]
          }
        },
        "midiprocessor.midiByteReader.midiState_LUT4_C_2_Z_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 838 ],
            "B": [ 836 ],
            "C": [ 834 ],
            "D": [ 854 ],
            "Z": [ 880 ]
          }
        },
        "midiprocessor.midiByteReader.midiState_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 881 ],
            "CLK": [ 2 ],
            "DI": [ 19 ],
            "LSR": [ "0" ],
            "Q": [ 13 ]
          }
        },
        "midiprocessor.midiByteReader.midiState_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:24.1-85.4|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 881 ],
            "CLK": [ 2 ],
            "DI": [ 862 ],
            "LSR": [ "0" ],
            "Q": [ 14 ]
          }
        },
        "midiprocessor.midiByteReader.midiState_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 857 ],
            "C": [ 20 ],
            "D": [ 15 ],
            "Z": [ 881 ]
          }
        },
        "midiprocessor.midiByteReader.midiState_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 33 ],
            "D": [ 862 ],
            "Z": [ 857 ]
          }
        },
        "midiprocessor.midiNoteNumber_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 429 ],
            "CLK": [ 2 ],
            "DI": [ 365 ],
            "LSR": [ "0" ],
            "Q": [ 882 ]
          }
        },
        "midiprocessor.midiNoteNumber_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 429 ],
            "CLK": [ 2 ],
            "DI": [ 367 ],
            "LSR": [ "0" ],
            "Q": [ 883 ]
          }
        },
        "midiprocessor.midiNoteNumber_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 429 ],
            "CLK": [ 2 ],
            "DI": [ 369 ],
            "LSR": [ "0" ],
            "Q": [ 884 ]
          }
        },
        "midiprocessor.midiNoteNumber_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 429 ],
            "CLK": [ 2 ],
            "DI": [ 371 ],
            "LSR": [ "0" ],
            "Q": [ 885 ]
          }
        },
        "midiprocessor.midiNoteNumber_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 429 ],
            "CLK": [ 2 ],
            "DI": [ 373 ],
            "LSR": [ "0" ],
            "Q": [ 886 ]
          }
        },
        "midiprocessor.midiNoteNumber_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 429 ],
            "CLK": [ 2 ],
            "DI": [ 375 ],
            "LSR": [ "0" ],
            "Q": [ 887 ]
          }
        },
        "midiprocessor.midiNoteNumber_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 429 ],
            "CLK": [ 2 ],
            "DI": [ 377 ],
            "LSR": [ "0" ],
            "Q": [ 888 ]
          }
        },
        "midiprocessor.midiNoteNumber_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 429 ],
            "CLK": [ 2 ],
            "DI": [ 379 ],
            "LSR": [ "0" ],
            "Q": [ 889 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 890 ],
            "LSR": [ "0" ],
            "Q": [ 569 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 891 ],
            "LSR": [ "0" ],
            "Q": [ 568 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 892 ],
            "LSR": [ "0" ],
            "Q": [ 625 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_100": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 893 ],
            "LSR": [ "0" ],
            "Q": [ 621 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_100_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 621 ],
            "C": [ 413 ],
            "D": [ 894 ],
            "Z": [ 893 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_100_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 422 ],
            "C": [ 895 ],
            "D": [ 896 ],
            "Z": [ 894 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_101": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 897 ],
            "LSR": [ "0" ],
            "Q": [ 613 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_101_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 613 ],
            "C": [ 413 ],
            "D": [ 898 ],
            "Z": [ 897 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_101_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 369 ],
            "B": [ 899 ],
            "C": [ 371 ],
            "D": [ 422 ],
            "Z": [ 898 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_102": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 900 ],
            "LSR": [ "0" ],
            "Q": [ 563 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_102_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 563 ],
            "C": [ 413 ],
            "D": [ 901 ],
            "Z": [ 900 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_102_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 369 ],
            "B": [ 902 ],
            "C": [ 371 ],
            "D": [ 422 ],
            "Z": [ 901 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_103": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 903 ],
            "LSR": [ "0" ],
            "Q": [ 612 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_103_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 612 ],
            "C": [ 413 ],
            "D": [ 904 ],
            "Z": [ 903 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_103_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 369 ],
            "B": [ 905 ],
            "C": [ 371 ],
            "D": [ 422 ],
            "Z": [ 904 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_104": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 906 ],
            "LSR": [ "0" ],
            "Q": [ 610 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_104_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 610 ],
            "C": [ 413 ],
            "D": [ 907 ],
            "Z": [ 906 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_104_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 422 ],
            "C": [ 895 ],
            "D": [ 908 ],
            "Z": [ 907 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_105": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 909 ],
            "LSR": [ "0" ],
            "Q": [ 596 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_105_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 596 ],
            "C": [ 413 ],
            "D": [ 910 ],
            "Z": [ 909 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_105_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 422 ],
            "C": [ 895 ],
            "D": [ 911 ],
            "Z": [ 910 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_106": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 912 ],
            "LSR": [ "0" ],
            "Q": [ 609 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_106_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 609 ],
            "C": [ 413 ],
            "D": [ 913 ],
            "Z": [ 912 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_106_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 422 ],
            "C": [ 895 ],
            "D": [ 914 ],
            "Z": [ 913 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_107": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 915 ],
            "LSR": [ "0" ],
            "Q": [ 576 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_107_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 576 ],
            "C": [ 413 ],
            "D": [ 916 ],
            "Z": [ 915 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_107_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 369 ],
            "B": [ 421 ],
            "C": [ 371 ],
            "D": [ 422 ],
            "Z": [ 916 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_108": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 917 ],
            "LSR": [ "0" ],
            "Q": [ 617 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_108_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 617 ],
            "C": [ 413 ],
            "D": [ 918 ],
            "Z": [ 917 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_108_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 422 ],
            "C": [ 895 ],
            "D": [ 919 ],
            "Z": [ 918 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_109": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 920 ],
            "LSR": [ "0" ],
            "Q": [ 575 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_109_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 575 ],
            "C": [ 413 ],
            "D": [ 921 ],
            "Z": [ 920 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_109_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 422 ],
            "C": [ 895 ],
            "D": [ 922 ],
            "Z": [ 921 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_10_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 625 ],
            "C": [ 413 ],
            "D": [ 923 ],
            "Z": [ 892 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_10_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 924 ],
            "C": [ 895 ],
            "D": [ 914 ],
            "Z": [ 923 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 925 ],
            "LSR": [ "0" ],
            "Q": [ 680 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_110": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 926 ],
            "LSR": [ "0" ],
            "Q": [ 616 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_110_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 616 ],
            "C": [ 413 ],
            "D": [ 927 ],
            "Z": [ 926 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_110_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 422 ],
            "C": [ 895 ],
            "D": [ 928 ],
            "Z": [ 927 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_111": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 929 ],
            "LSR": [ "0" ],
            "Q": [ 615 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_111_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 615 ],
            "C": [ 413 ],
            "D": [ 930 ],
            "Z": [ 929 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_111_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 369 ],
            "B": [ 931 ],
            "C": [ 371 ],
            "D": [ 932 ],
            "Z": [ 930 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_112": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 933 ],
            "LSR": [ "0" ],
            "Q": [ 708 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_112_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 708 ],
            "C": [ 413 ],
            "D": [ 934 ],
            "Z": [ 933 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_112_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 371 ],
            "C": [ 935 ],
            "D": [ 422 ],
            "Z": [ 934 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_113": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 936 ],
            "LSR": [ "0" ],
            "Q": [ 638 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_113_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 638 ],
            "C": [ 413 ],
            "D": [ 937 ],
            "Z": [ 936 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_113_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 371 ],
            "C": [ 938 ],
            "D": [ 422 ],
            "Z": [ 937 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_114": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 939 ],
            "LSR": [ "0" ],
            "Q": [ 707 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_114_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 707 ],
            "C": [ 413 ],
            "D": [ 940 ],
            "Z": [ 939 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_114_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 371 ],
            "C": [ 941 ],
            "D": [ 422 ],
            "Z": [ 940 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_115": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 942 ],
            "LSR": [ "0" ],
            "Q": [ 637 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_115_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 637 ],
            "C": [ 413 ],
            "D": [ 943 ],
            "Z": [ 942 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_115_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 371 ],
            "C": [ 944 ],
            "D": [ 422 ],
            "Z": [ 943 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_116": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 945 ],
            "LSR": [ "0" ],
            "Q": [ 703 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_116_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 703 ],
            "C": [ 413 ],
            "D": [ 946 ],
            "Z": [ 945 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_116_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 895 ],
            "B": [ 369 ],
            "C": [ 896 ],
            "D": [ 422 ],
            "Z": [ 946 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_117": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 947 ],
            "LSR": [ "0" ],
            "Q": [ 678 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_117_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 678 ],
            "C": [ 413 ],
            "D": [ 948 ],
            "Z": [ 947 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_117_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 371 ],
            "C": [ 899 ],
            "D": [ 422 ],
            "Z": [ 948 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_118": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 949 ],
            "LSR": [ "0" ],
            "Q": [ 775 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_118_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 775 ],
            "C": [ 413 ],
            "D": [ 950 ],
            "Z": [ 949 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_118_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 371 ],
            "C": [ 902 ],
            "D": [ 422 ],
            "Z": [ 950 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_119": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 951 ],
            "LSR": [ "0" ],
            "Q": [ 677 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_119_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 677 ],
            "C": [ 413 ],
            "D": [ 952 ],
            "Z": [ 951 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_119_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 371 ],
            "B": [ 369 ],
            "C": [ 422 ],
            "D": [ 905 ],
            "Z": [ 952 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_11_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 680 ],
            "C": [ 413 ],
            "D": [ 953 ],
            "Z": [ 925 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_11_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 421 ],
            "B": [ 954 ],
            "C": [ 371 ],
            "D": [ 369 ],
            "Z": [ 953 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 955 ],
            "LSR": [ "0" ],
            "Q": [ 573 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_120": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 956 ],
            "LSR": [ "0" ],
            "Q": [ 595 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_120_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 595 ],
            "C": [ 413 ],
            "D": [ 957 ],
            "Z": [ 956 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_120_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 895 ],
            "C": [ 422 ],
            "D": [ 908 ],
            "Z": [ 957 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_121": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 958 ],
            "LSR": [ "0" ],
            "Q": [ 602 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_121_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 602 ],
            "C": [ 413 ],
            "D": [ 959 ],
            "Z": [ 958 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_121_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 895 ],
            "B": [ 369 ],
            "C": [ 911 ],
            "D": [ 422 ],
            "Z": [ 959 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_122": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 960 ],
            "LSR": [ "0" ],
            "Q": [ 607 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_122_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 607 ],
            "C": [ 413 ],
            "D": [ 961 ],
            "Z": [ 960 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_122_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 895 ],
            "C": [ 422 ],
            "D": [ 914 ],
            "Z": [ 961 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_123": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 962 ],
            "LSR": [ "0" ],
            "Q": [ 674 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_123_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 674 ],
            "C": [ 413 ],
            "D": [ 423 ],
            "Z": [ 962 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_124": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 963 ],
            "LSR": [ "0" ],
            "Q": [ 606 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_124_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 606 ],
            "C": [ 413 ],
            "D": [ 964 ],
            "Z": [ 963 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_124_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 371 ],
            "C": [ 919 ],
            "D": [ 422 ],
            "Z": [ 964 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_125": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 965 ],
            "LSR": [ "0" ],
            "Q": [ 594 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_125_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 594 ],
            "C": [ 413 ],
            "D": [ 966 ],
            "Z": [ 965 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_125_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 895 ],
            "B": [ 369 ],
            "C": [ 922 ],
            "D": [ 422 ],
            "Z": [ 966 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_126": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 967 ],
            "LSR": [ "0" ],
            "Q": [ 778 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_126_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 778 ],
            "C": [ 413 ],
            "D": [ 968 ],
            "Z": [ 967 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_126_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 895 ],
            "C": [ 422 ],
            "D": [ 928 ],
            "Z": [ 968 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_127": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 969 ],
            "LSR": [ "0" ],
            "Q": [ 777 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_127_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 413 ],
            "B": [ 777 ],
            "C": [ 365 ],
            "D": [ 970 ],
            "Z": [ 969 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_127_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 369 ],
            "C": [ 367 ],
            "D": [ 971 ],
            "Z": [ 970 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_12_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 573 ],
            "C": [ 413 ],
            "D": [ 972 ],
            "Z": [ 955 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_12_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 924 ],
            "C": [ 895 ],
            "D": [ 919 ],
            "Z": [ 972 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 973 ],
            "LSR": [ "0" ],
            "Q": [ 685 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_13_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 685 ],
            "C": [ 413 ],
            "D": [ 974 ],
            "Z": [ 973 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_13_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 924 ],
            "C": [ 895 ],
            "D": [ 922 ],
            "Z": [ 974 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 975 ],
            "LSR": [ "0" ],
            "Q": [ 572 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_14_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 572 ],
            "C": [ 413 ],
            "D": [ 976 ],
            "Z": [ 975 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_14_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 924 ],
            "C": [ 895 ],
            "D": [ 928 ],
            "Z": [ 976 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 977 ],
            "LSR": [ "0" ],
            "Q": [ 684 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_15_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 684 ],
            "C": [ 413 ],
            "D": [ 978 ],
            "Z": [ 977 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_15_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 931 ],
            "B": [ 954 ],
            "C": [ 371 ],
            "D": [ 369 ],
            "Z": [ 978 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 979 ],
            "LSR": [ "0" ],
            "Q": [ 601 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_16_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 601 ],
            "C": [ 413 ],
            "D": [ 980 ],
            "Z": [ 979 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_16_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 371 ],
            "B": [ 924 ],
            "C": [ 935 ],
            "D": [ 420 ],
            "Z": [ 980 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 981 ],
            "LSR": [ "0" ],
            "Q": [ 683 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_17_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 683 ],
            "C": [ 413 ],
            "D": [ 982 ],
            "Z": [ 981 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_17_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 371 ],
            "B": [ 924 ],
            "C": [ 938 ],
            "D": [ 420 ],
            "Z": [ 982 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 983 ],
            "LSR": [ "0" ],
            "Q": [ 556 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_18_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 556 ],
            "C": [ 413 ],
            "D": [ 984 ],
            "Z": [ 983 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_18_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 371 ],
            "B": [ 924 ],
            "C": [ 941 ],
            "D": [ 420 ],
            "Z": [ 984 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 985 ],
            "LSR": [ "0" ],
            "Q": [ 636 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_19_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 636 ],
            "C": [ 413 ],
            "D": [ 986 ],
            "Z": [ 985 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_19_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 371 ],
            "B": [ 924 ],
            "C": [ 944 ],
            "D": [ 420 ],
            "Z": [ 986 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 568 ],
            "C": [ 413 ],
            "D": [ 987 ],
            "Z": [ 891 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_1_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 938 ],
            "B": [ 954 ],
            "C": [ 371 ],
            "D": [ 369 ],
            "Z": [ 987 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_1_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 379 ],
            "B": [ 377 ],
            "C": [ 375 ],
            "D": [ 373 ],
            "Z": [ 938 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 988 ],
            "LSR": [ "0" ],
            "Q": [ 611 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 989 ],
            "LSR": [ "0" ],
            "Q": [ 600 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_20_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 600 ],
            "C": [ 413 ],
            "D": [ 990 ],
            "Z": [ 989 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_20_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 895 ],
            "B": [ 924 ],
            "C": [ 420 ],
            "D": [ 896 ],
            "Z": [ 990 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 991 ],
            "LSR": [ "0" ],
            "Q": [ 755 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_21_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 755 ],
            "C": [ 413 ],
            "D": [ 992 ],
            "Z": [ 991 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_21_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 371 ],
            "B": [ 924 ],
            "C": [ 899 ],
            "D": [ 420 ],
            "Z": [ 992 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_22": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 993 ],
            "LSR": [ "0" ],
            "Q": [ 713 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_22_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 713 ],
            "C": [ 413 ],
            "D": [ 994 ],
            "Z": [ 993 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_22_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 371 ],
            "B": [ 924 ],
            "C": [ 902 ],
            "D": [ 420 ],
            "Z": [ 994 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_23": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 995 ],
            "LSR": [ "0" ],
            "Q": [ 657 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_23_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 657 ],
            "C": [ 413 ],
            "D": [ 996 ],
            "Z": [ 995 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_23_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 371 ],
            "B": [ 954 ],
            "C": [ 905 ],
            "D": [ 369 ],
            "Z": [ 996 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_24": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 997 ],
            "LSR": [ "0" ],
            "Q": [ 656 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_24_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 656 ],
            "C": [ 413 ],
            "D": [ 998 ],
            "Z": [ 997 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_24_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 895 ],
            "B": [ 924 ],
            "C": [ 420 ],
            "D": [ 908 ],
            "Z": [ 998 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_25": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 999 ],
            "LSR": [ "0" ],
            "Q": [ 757 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_25_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 757 ],
            "C": [ 413 ],
            "D": [ 1000 ],
            "Z": [ 999 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_25_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 895 ],
            "B": [ 924 ],
            "C": [ 420 ],
            "D": [ 911 ],
            "Z": [ 1000 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_26": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1001 ],
            "LSR": [ "0" ],
            "Q": [ 555 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_26_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 555 ],
            "C": [ 413 ],
            "D": [ 1002 ],
            "Z": [ 1001 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_26_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 895 ],
            "B": [ 924 ],
            "C": [ 420 ],
            "D": [ 914 ],
            "Z": [ 1002 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_27": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1003 ],
            "LSR": [ "0" ],
            "Q": [ 739 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_27_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 739 ],
            "C": [ 413 ],
            "D": [ 1004 ],
            "Z": [ 1003 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_27_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 371 ],
            "B": [ 924 ],
            "C": [ 421 ],
            "D": [ 420 ],
            "Z": [ 1004 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_28": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1005 ],
            "LSR": [ "0" ],
            "Q": [ 599 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_28_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 599 ],
            "C": [ 413 ],
            "D": [ 1006 ],
            "Z": [ 1005 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_28_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 371 ],
            "B": [ 924 ],
            "C": [ 919 ],
            "D": [ 420 ],
            "Z": [ 1006 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_29": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1007 ],
            "LSR": [ "0" ],
            "Q": [ 581 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_29_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 581 ],
            "C": [ 413 ],
            "D": [ 1008 ],
            "Z": [ 1007 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_29_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 895 ],
            "B": [ 924 ],
            "C": [ 420 ],
            "D": [ 922 ],
            "Z": [ 1008 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 611 ],
            "C": [ 413 ],
            "D": [ 1009 ],
            "Z": [ 988 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 941 ],
            "B": [ 954 ],
            "C": [ 371 ],
            "D": [ 369 ],
            "Z": [ 1009 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 377 ],
            "B": [ 379 ],
            "C": [ 375 ],
            "D": [ 373 ],
            "Z": [ 941 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1010 ],
            "LSR": [ "0" ],
            "Q": [ 567 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_30": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1011 ],
            "LSR": [ "0" ],
            "Q": [ 686 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_30_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 686 ],
            "C": [ 413 ],
            "D": [ 1012 ],
            "Z": [ 1011 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_30_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 895 ],
            "B": [ 924 ],
            "C": [ 420 ],
            "D": [ 928 ],
            "Z": [ 1012 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_31": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1013 ],
            "LSR": [ "0" ],
            "Q": [ 635 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_31_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 635 ],
            "C": [ 413 ],
            "D": [ 1014 ],
            "Z": [ 1013 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_31_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 971 ],
            "C": [ 954 ],
            "D": [ 369 ],
            "Z": [ 1014 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_32": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1015 ],
            "LSR": [ "0" ],
            "Q": [ 639 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_32_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 639 ],
            "C": [ 413 ],
            "D": [ 1016 ],
            "Z": [ 1015 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_32_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 369 ],
            "B": [ 935 ],
            "C": [ 371 ],
            "D": [ 924 ],
            "Z": [ 1016 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_33": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1017 ],
            "LSR": [ "0" ],
            "Q": [ 785 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_33_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 785 ],
            "C": [ 413 ],
            "D": [ 1018 ],
            "Z": [ 1017 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_33_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 369 ],
            "B": [ 938 ],
            "C": [ 371 ],
            "D": [ 924 ],
            "Z": [ 1018 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_34": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1019 ],
            "LSR": [ "0" ],
            "Q": [ 551 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_34_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 551 ],
            "C": [ 413 ],
            "D": [ 1020 ],
            "Z": [ 1019 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_34_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 369 ],
            "B": [ 941 ],
            "C": [ 371 ],
            "D": [ 924 ],
            "Z": [ 1020 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_35": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1021 ],
            "LSR": [ "0" ],
            "Q": [ 726 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_35_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 726 ],
            "C": [ 413 ],
            "D": [ 1022 ],
            "Z": [ 1021 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_35_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 369 ],
            "B": [ 944 ],
            "C": [ 371 ],
            "D": [ 924 ],
            "Z": [ 1022 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_36": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1023 ],
            "LSR": [ "0" ],
            "Q": [ 801 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_36_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 801 ],
            "C": [ 413 ],
            "D": [ 1024 ],
            "Z": [ 1023 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_36_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 924 ],
            "C": [ 895 ],
            "D": [ 896 ],
            "Z": [ 1024 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_37": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1025 ],
            "LSR": [ "0" ],
            "Q": [ 689 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_37_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 689 ],
            "C": [ 413 ],
            "D": [ 1026 ],
            "Z": [ 1025 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_37_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 369 ],
            "B": [ 899 ],
            "C": [ 371 ],
            "D": [ 924 ],
            "Z": [ 1026 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_38": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1027 ],
            "LSR": [ "0" ],
            "Q": [ 768 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_38_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 768 ],
            "C": [ 413 ],
            "D": [ 1028 ],
            "Z": [ 1027 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_38_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 369 ],
            "B": [ 902 ],
            "C": [ 371 ],
            "D": [ 924 ],
            "Z": [ 1028 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_39": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1029 ],
            "LSR": [ "0" ],
            "Q": [ 605 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_39_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 605 ],
            "C": [ 413 ],
            "D": [ 1030 ],
            "Z": [ 1029 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_39_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 369 ],
            "B": [ 905 ],
            "C": [ 371 ],
            "D": [ 924 ],
            "Z": [ 1030 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_3_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 567 ],
            "C": [ 413 ],
            "D": [ 1031 ],
            "Z": [ 1010 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_3_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 944 ],
            "B": [ 954 ],
            "C": [ 371 ],
            "D": [ 369 ],
            "Z": [ 1031 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_3_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 379 ],
            "B": [ 377 ],
            "C": [ 375 ],
            "D": [ 373 ],
            "Z": [ 944 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1032 ],
            "LSR": [ "0" ],
            "Q": [ 687 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_40": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1033 ],
            "LSR": [ "0" ],
            "Q": [ 752 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_40_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 752 ],
            "C": [ 413 ],
            "D": [ 1034 ],
            "Z": [ 1033 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_40_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 924 ],
            "C": [ 895 ],
            "D": [ 908 ],
            "Z": [ 1034 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_41": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1035 ],
            "LSR": [ "0" ],
            "Q": [ 751 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_41_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 751 ],
            "C": [ 413 ],
            "D": [ 1036 ],
            "Z": [ 1035 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_41_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 924 ],
            "C": [ 895 ],
            "D": [ 911 ],
            "Z": [ 1036 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_42": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1037 ],
            "LSR": [ "0" ],
            "Q": [ 736 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_42_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 736 ],
            "C": [ 413 ],
            "D": [ 1038 ],
            "Z": [ 1037 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_42_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 924 ],
            "C": [ 895 ],
            "D": [ 914 ],
            "Z": [ 1038 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_43": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1039 ],
            "LSR": [ "0" ],
            "Q": [ 735 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_43_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 735 ],
            "C": [ 413 ],
            "D": [ 1040 ],
            "Z": [ 1039 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_43_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 369 ],
            "B": [ 421 ],
            "C": [ 371 ],
            "D": [ 924 ],
            "Z": [ 1040 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_44": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1041 ],
            "LSR": [ "0" ],
            "Q": [ 540 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_44_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 540 ],
            "C": [ 413 ],
            "D": [ 1042 ],
            "Z": [ 1041 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_44_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 924 ],
            "C": [ 895 ],
            "D": [ 919 ],
            "Z": [ 1042 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_45": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1043 ],
            "LSR": [ "0" ],
            "Q": [ 598 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_45_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 598 ],
            "C": [ 413 ],
            "D": [ 1044 ],
            "Z": [ 1043 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_45_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 924 ],
            "C": [ 895 ],
            "D": [ 922 ],
            "Z": [ 1044 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_46": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1045 ],
            "LSR": [ "0" ],
            "Q": [ 655 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_46_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 655 ],
            "C": [ 413 ],
            "D": [ 1046 ],
            "Z": [ 1045 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_46_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 924 ],
            "C": [ 895 ],
            "D": [ 928 ],
            "Z": [ 1046 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_47": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1047 ],
            "LSR": [ "0" ],
            "Q": [ 712 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_47_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 712 ],
            "C": [ 413 ],
            "D": [ 1048 ],
            "Z": [ 1047 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_47_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 369 ],
            "B": [ 954 ],
            "C": [ 371 ],
            "D": [ 931 ],
            "Z": [ 1048 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_48": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1049 ],
            "LSR": [ "0" ],
            "Q": [ 711 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_48_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 711 ],
            "C": [ 413 ],
            "D": [ 1050 ],
            "Z": [ 1049 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_48_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 371 ],
            "C": [ 935 ],
            "D": [ 924 ],
            "Z": [ 1050 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_49": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1051 ],
            "LSR": [ "0" ],
            "Q": [ 750 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_49_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 750 ],
            "C": [ 413 ],
            "D": [ 1052 ],
            "Z": [ 1051 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_49_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 371 ],
            "C": [ 938 ],
            "D": [ 924 ],
            "Z": [ 1052 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_4_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 687 ],
            "C": [ 413 ],
            "D": [ 1053 ],
            "Z": [ 1032 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_4_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 924 ],
            "C": [ 895 ],
            "D": [ 896 ],
            "Z": [ 1053 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_4_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 375 ],
            "B": [ 377 ],
            "C": [ 379 ],
            "D": [ 373 ],
            "Z": [ 896 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1054 ],
            "LSR": [ "0" ],
            "Q": [ 803 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_50": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1055 ],
            "LSR": [ "0" ],
            "Q": [ 767 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_50_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 767 ],
            "C": [ 413 ],
            "D": [ 1056 ],
            "Z": [ 1055 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_50_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 371 ],
            "C": [ 941 ],
            "D": [ 924 ],
            "Z": [ 1056 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_51": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1057 ],
            "LSR": [ "0" ],
            "Q": [ 705 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_51_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 705 ],
            "C": [ 413 ],
            "D": [ 1058 ],
            "Z": [ 1057 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_51_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 371 ],
            "C": [ 944 ],
            "D": [ 924 ],
            "Z": [ 1058 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_52": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1059 ],
            "LSR": [ "0" ],
            "Q": [ 766 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_52_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 766 ],
            "C": [ 413 ],
            "D": [ 1060 ],
            "Z": [ 1059 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_52_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 895 ],
            "B": [ 369 ],
            "C": [ 896 ],
            "D": [ 924 ],
            "Z": [ 1060 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_53": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1061 ],
            "LSR": [ "0" ],
            "Q": [ 749 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_53_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 749 ],
            "C": [ 413 ],
            "D": [ 1062 ],
            "Z": [ 1061 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_53_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 371 ],
            "C": [ 899 ],
            "D": [ 924 ],
            "Z": [ 1062 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_54": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1063 ],
            "LSR": [ "0" ],
            "Q": [ 704 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_54_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 704 ],
            "C": [ 413 ],
            "D": [ 1064 ],
            "Z": [ 1063 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_54_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 371 ],
            "C": [ 902 ],
            "D": [ 924 ],
            "Z": [ 1064 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_55": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1065 ],
            "LSR": [ "0" ],
            "Q": [ 693 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_55_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 693 ],
            "C": [ 413 ],
            "D": [ 1066 ],
            "Z": [ 1065 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_55_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 371 ],
            "B": [ 369 ],
            "C": [ 924 ],
            "D": [ 905 ],
            "Z": [ 1066 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_56": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1067 ],
            "LSR": [ "0" ],
            "Q": [ 629 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_56_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 629 ],
            "C": [ 413 ],
            "D": [ 1068 ],
            "Z": [ 1067 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_56_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 895 ],
            "C": [ 924 ],
            "D": [ 908 ],
            "Z": [ 1068 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_57": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1069 ],
            "LSR": [ "0" ],
            "Q": [ 695 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_57_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 695 ],
            "C": [ 413 ],
            "D": [ 1070 ],
            "Z": [ 1069 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_57_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 895 ],
            "B": [ 369 ],
            "C": [ 911 ],
            "D": [ 924 ],
            "Z": [ 1070 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_58": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1071 ],
            "LSR": [ "0" ],
            "Q": [ 692 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_58_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 692 ],
            "C": [ 413 ],
            "D": [ 1072 ],
            "Z": [ 1071 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_58_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 895 ],
            "C": [ 924 ],
            "D": [ 914 ],
            "Z": [ 1072 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_59": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1073 ],
            "LSR": [ "0" ],
            "Q": [ 699 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_59_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 699 ],
            "C": [ 413 ],
            "D": [ 1074 ],
            "Z": [ 1073 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_59_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 371 ],
            "C": [ 421 ],
            "D": [ 924 ],
            "Z": [ 1074 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_5_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 803 ],
            "C": [ 413 ],
            "D": [ 1075 ],
            "Z": [ 1054 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 899 ],
            "B": [ 954 ],
            "C": [ 371 ],
            "D": [ 369 ],
            "Z": [ 1075 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 379 ],
            "B": [ 375 ],
            "C": [ 377 ],
            "D": [ 373 ],
            "Z": [ 899 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1076 ],
            "LSR": [ "0" ],
            "Q": [ 804 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_60": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1077 ],
            "LSR": [ "0" ],
            "Q": [ 691 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_60_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 691 ],
            "C": [ 413 ],
            "D": [ 1078 ],
            "Z": [ 1077 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_60_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 371 ],
            "C": [ 919 ],
            "D": [ 924 ],
            "Z": [ 1078 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_61": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1079 ],
            "LSR": [ "0" ],
            "Q": [ 694 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_61_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 694 ],
            "C": [ 413 ],
            "D": [ 1080 ],
            "Z": [ 1079 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_61_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 895 ],
            "B": [ 369 ],
            "C": [ 922 ],
            "D": [ 924 ],
            "Z": [ 1080 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_62": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1081 ],
            "LSR": [ "0" ],
            "Q": [ 679 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_62_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 679 ],
            "C": [ 413 ],
            "D": [ 1082 ],
            "Z": [ 1081 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_62_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 895 ],
            "C": [ 924 ],
            "D": [ 928 ],
            "Z": [ 1082 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_63": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1083 ],
            "LSR": [ "0" ],
            "Q": [ 628 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_63_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 628 ],
            "C": [ 413 ],
            "D": [ 1084 ],
            "Z": [ 1083 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_63_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 369 ],
            "C": [ 954 ],
            "D": [ 971 ],
            "Z": [ 1084 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_64": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1085 ],
            "LSR": [ "0" ],
            "Q": [ 717 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_64_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 717 ],
            "C": [ 413 ],
            "D": [ 1086 ],
            "Z": [ 1085 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_64_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 422 ],
            "B": [ 935 ],
            "C": [ 371 ],
            "D": [ 369 ],
            "Z": [ 1086 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_65": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1087 ],
            "LSR": [ "0" ],
            "Q": [ 539 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_65_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 539 ],
            "C": [ 413 ],
            "D": [ 1088 ],
            "Z": [ 1087 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_65_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 932 ],
            "B": [ 938 ],
            "C": [ 371 ],
            "D": [ 369 ],
            "Z": [ 1088 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_66": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1089 ],
            "LSR": [ "0" ],
            "Q": [ 716 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_66_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 716 ],
            "C": [ 413 ],
            "D": [ 1090 ],
            "Z": [ 1089 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_66_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 932 ],
            "B": [ 941 ],
            "C": [ 371 ],
            "D": [ 369 ],
            "Z": [ 1090 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_67": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1091 ],
            "LSR": [ "0" ],
            "Q": [ 715 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_67_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 715 ],
            "C": [ 413 ],
            "D": [ 1092 ],
            "Z": [ 1091 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_67_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 932 ],
            "B": [ 944 ],
            "C": [ 371 ],
            "D": [ 369 ],
            "Z": [ 1092 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_68": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1093 ],
            "LSR": [ "0" ],
            "Q": [ 588 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_68_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 588 ],
            "C": [ 413 ],
            "D": [ 1094 ],
            "Z": [ 1093 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_68_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 422 ],
            "C": [ 895 ],
            "D": [ 896 ],
            "Z": [ 1094 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_69": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1095 ],
            "LSR": [ "0" ],
            "Q": [ 742 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_69_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 742 ],
            "C": [ 413 ],
            "D": [ 1096 ],
            "Z": [ 1095 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_69_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 932 ],
            "B": [ 899 ],
            "C": [ 371 ],
            "D": [ 369 ],
            "Z": [ 1096 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_6_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 804 ],
            "C": [ 413 ],
            "D": [ 1097 ],
            "Z": [ 1076 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_6_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 902 ],
            "B": [ 954 ],
            "C": [ 371 ],
            "D": [ 369 ],
            "Z": [ 1097 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_6_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 377 ],
            "B": [ 375 ],
            "C": [ 379 ],
            "D": [ 373 ],
            "Z": [ 902 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1098 ],
            "LSR": [ "0" ],
            "Q": [ 802 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_70": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1099 ],
            "LSR": [ "0" ],
            "Q": [ 741 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_70_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 741 ],
            "C": [ 413 ],
            "D": [ 1100 ],
            "Z": [ 1099 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_70_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 932 ],
            "B": [ 902 ],
            "C": [ 371 ],
            "D": [ 369 ],
            "Z": [ 1100 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_71": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1101 ],
            "LSR": [ "0" ],
            "Q": [ 740 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_71_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 740 ],
            "C": [ 413 ],
            "D": [ 1102 ],
            "Z": [ 1101 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_71_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 932 ],
            "B": [ 905 ],
            "C": [ 371 ],
            "D": [ 369 ],
            "Z": [ 1102 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_72": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1103 ],
            "LSR": [ "0" ],
            "Q": [ 654 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_72_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 654 ],
            "C": [ 413 ],
            "D": [ 1104 ],
            "Z": [ 1103 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_72_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 422 ],
            "C": [ 895 ],
            "D": [ 908 ],
            "Z": [ 1104 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_73": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1105 ],
            "LSR": [ "0" ],
            "Q": [ 734 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_73_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 734 ],
            "C": [ 413 ],
            "D": [ 1106 ],
            "Z": [ 1105 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_73_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 422 ],
            "C": [ 895 ],
            "D": [ 911 ],
            "Z": [ 1106 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_74": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1107 ],
            "LSR": [ "0" ],
            "Q": [ 554 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_74_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 554 ],
            "C": [ 413 ],
            "D": [ 1108 ],
            "Z": [ 1107 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_74_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 422 ],
            "C": [ 895 ],
            "D": [ 914 ],
            "Z": [ 1108 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_75": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1109 ],
            "LSR": [ "0" ],
            "Q": [ 738 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_75_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 738 ],
            "C": [ 413 ],
            "D": [ 1110 ],
            "Z": [ 1109 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_75_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 932 ],
            "B": [ 421 ],
            "C": [ 371 ],
            "D": [ 369 ],
            "Z": [ 1110 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_76": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1111 ],
            "LSR": [ "0" ],
            "Q": [ 553 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_76_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 553 ],
            "C": [ 413 ],
            "D": [ 1112 ],
            "Z": [ 1111 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_76_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 422 ],
            "C": [ 895 ],
            "D": [ 919 ],
            "Z": [ 1112 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_77": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1113 ],
            "LSR": [ "0" ],
            "Q": [ 737 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_77_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 737 ],
            "C": [ 413 ],
            "D": [ 1114 ],
            "Z": [ 1113 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_77_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 422 ],
            "C": [ 895 ],
            "D": [ 922 ],
            "Z": [ 1114 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_78": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1115 ],
            "LSR": [ "0" ],
            "Q": [ 761 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_78_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 761 ],
            "C": [ 413 ],
            "D": [ 1116 ],
            "Z": [ 1115 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_78_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 422 ],
            "C": [ 895 ],
            "D": [ 928 ],
            "Z": [ 1116 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_79": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1117 ],
            "LSR": [ "0" ],
            "Q": [ 550 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_79_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 550 ],
            "C": [ 413 ],
            "D": [ 1118 ],
            "Z": [ 1117 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_79_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 932 ],
            "B": [ 931 ],
            "C": [ 371 ],
            "D": [ 369 ],
            "Z": [ 1118 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_79_DI_LUT4_Z_D_LUT4_Z_B_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 931 ],
            "D": [ 371 ],
            "Z": [ 895 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_79_DI_LUT4_Z_D_LUT4_Z_B_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 379 ],
            "B": [ 375 ],
            "C": [ 373 ],
            "D": [ 377 ],
            "Z": [ 922 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_79_DI_LUT4_Z_D_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 379 ],
            "B": [ 377 ],
            "C": [ 375 ],
            "D": [ 373 ],
            "Z": [ 931 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_7_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 802 ],
            "C": [ 413 ],
            "D": [ 1119 ],
            "Z": [ 1098 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_7_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 905 ],
            "B": [ 954 ],
            "C": [ 371 ],
            "D": [ 369 ],
            "Z": [ 1119 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_7_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 379 ],
            "B": [ 377 ],
            "C": [ 375 ],
            "D": [ 373 ],
            "Z": [ 905 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_7_DI_LUT4_Z_D_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 365 ],
            "D": [ 367 ],
            "Z": [ 954 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1120 ],
            "LSR": [ "0" ],
            "Q": [ 682 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_80": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1121 ],
            "LSR": [ "0" ],
            "Q": [ 784 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_80_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 784 ],
            "C": [ 413 ],
            "D": [ 1122 ],
            "Z": [ 1121 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_80_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 371 ],
            "B": [ 422 ],
            "C": [ 935 ],
            "D": [ 420 ],
            "Z": [ 1122 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_81": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1123 ],
            "LSR": [ "0" ],
            "Q": [ 779 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_81_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 779 ],
            "C": [ 413 ],
            "D": [ 1124 ],
            "Z": [ 1123 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_81_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 371 ],
            "B": [ 422 ],
            "C": [ 938 ],
            "D": [ 420 ],
            "Z": [ 1124 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_82": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1125 ],
            "LSR": [ "0" ],
            "Q": [ 783 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_82_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 783 ],
            "C": [ 413 ],
            "D": [ 1126 ],
            "Z": [ 1125 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_82_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 371 ],
            "B": [ 422 ],
            "C": [ 941 ],
            "D": [ 420 ],
            "Z": [ 1126 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_83": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1127 ],
            "LSR": [ "0" ],
            "Q": [ 604 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_83_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 604 ],
            "C": [ 413 ],
            "D": [ 1128 ],
            "Z": [ 1127 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_83_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 371 ],
            "B": [ 422 ],
            "C": [ 944 ],
            "D": [ 420 ],
            "Z": [ 1128 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_84": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1129 ],
            "LSR": [ "0" ],
            "Q": [ 603 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_84_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 603 ],
            "C": [ 413 ],
            "D": [ 1130 ],
            "Z": [ 1129 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_84_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 895 ],
            "B": [ 422 ],
            "C": [ 420 ],
            "D": [ 896 ],
            "Z": [ 1130 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_85": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1131 ],
            "LSR": [ "0" ],
            "Q": [ 663 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_85_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 663 ],
            "C": [ 413 ],
            "D": [ 1132 ],
            "Z": [ 1131 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_85_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 371 ],
            "B": [ 422 ],
            "C": [ 899 ],
            "D": [ 420 ],
            "Z": [ 1132 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_86": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1133 ],
            "LSR": [ "0" ],
            "Q": [ 730 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_86_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 730 ],
            "C": [ 413 ],
            "D": [ 1134 ],
            "Z": [ 1133 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_86_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 371 ],
            "B": [ 422 ],
            "C": [ 902 ],
            "D": [ 420 ],
            "Z": [ 1134 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_87": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1135 ],
            "LSR": [ "0" ],
            "Q": [ 729 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_87_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 729 ],
            "C": [ 413 ],
            "D": [ 1136 ],
            "Z": [ 1135 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_87_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 371 ],
            "B": [ 905 ],
            "C": [ 932 ],
            "D": [ 369 ],
            "Z": [ 1136 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_88": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1137 ],
            "LSR": [ "0" ],
            "Q": [ 608 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_88_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 608 ],
            "C": [ 413 ],
            "D": [ 1138 ],
            "Z": [ 1137 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_88_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 895 ],
            "B": [ 422 ],
            "C": [ 420 ],
            "D": [ 908 ],
            "Z": [ 1138 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_89": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1139 ],
            "LSR": [ "0" ],
            "Q": [ 733 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_89_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 733 ],
            "C": [ 413 ],
            "D": [ 1140 ],
            "Z": [ 1139 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_89_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 895 ],
            "B": [ 422 ],
            "C": [ 420 ],
            "D": [ 911 ],
            "Z": [ 1140 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_8_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 682 ],
            "C": [ 413 ],
            "D": [ 1141 ],
            "Z": [ 1120 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_8_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 924 ],
            "C": [ 895 ],
            "D": [ 908 ],
            "Z": [ 1141 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_8_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 373 ],
            "B": [ 377 ],
            "C": [ 375 ],
            "D": [ 379 ],
            "Z": [ 908 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1142 ],
            "LSR": [ "0" ],
            "Q": [ 681 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_90": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1143 ],
            "LSR": [ "0" ],
            "Q": [ 690 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_90_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 690 ],
            "C": [ 413 ],
            "D": [ 1144 ],
            "Z": [ 1143 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_90_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 895 ],
            "B": [ 422 ],
            "C": [ 420 ],
            "D": [ 914 ],
            "Z": [ 1144 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_90_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 377 ],
            "B": [ 373 ],
            "C": [ 375 ],
            "D": [ 379 ],
            "Z": [ 914 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_91": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1145 ],
            "LSR": [ "0" ],
            "Q": [ 597 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_91_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 597 ],
            "C": [ 413 ],
            "D": [ 1146 ],
            "Z": [ 1145 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_91_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 371 ],
            "B": [ 422 ],
            "C": [ 421 ],
            "D": [ 420 ],
            "Z": [ 1146 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_92": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1147 ],
            "LSR": [ "0" ],
            "Q": [ 798 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_92_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 798 ],
            "C": [ 413 ],
            "D": [ 1148 ],
            "Z": [ 1147 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_92_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 371 ],
            "B": [ 422 ],
            "C": [ 919 ],
            "D": [ 420 ],
            "Z": [ 1148 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_92_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 375 ],
            "B": [ 373 ],
            "C": [ 379 ],
            "D": [ 377 ],
            "Z": [ 919 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_93": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1149 ],
            "LSR": [ "0" ],
            "Q": [ 559 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_93_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 559 ],
            "C": [ 413 ],
            "D": [ 1150 ],
            "Z": [ 1149 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_93_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 895 ],
            "B": [ 422 ],
            "C": [ 420 ],
            "D": [ 922 ],
            "Z": [ 1150 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_94": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1151 ],
            "LSR": [ "0" ],
            "Q": [ 797 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_94_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 797 ],
            "C": [ 413 ],
            "D": [ 1152 ],
            "Z": [ 1151 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_94_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 895 ],
            "B": [ 422 ],
            "C": [ 420 ],
            "D": [ 928 ],
            "Z": [ 1152 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_94_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 377 ],
            "B": [ 375 ],
            "C": [ 373 ],
            "D": [ 379 ],
            "Z": [ 928 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_95": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1153 ],
            "LSR": [ "0" ],
            "Q": [ 558 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_95_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 558 ],
            "C": [ 413 ],
            "D": [ 1154 ],
            "Z": [ 1153 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_95_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 932 ],
            "C": [ 971 ],
            "D": [ 369 ],
            "Z": [ 1154 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_95_DI_LUT4_Z_D_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 367 ],
            "D": [ 365 ],
            "Z": [ 932 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_95_DI_LUT4_Z_D_LUT4_Z_C_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 369 ],
            "B": [ 971 ],
            "C": [ 367 ],
            "D": [ 365 ],
            "Z": [ 924 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_95_DI_LUT4_Z_D_LUT4_Z_C_LUT4_B_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 369 ],
            "B": [ 971 ],
            "C": [ 365 ],
            "D": [ 367 ],
            "Z": [ 422 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_95_DI_LUT4_Z_D_LUT4_Z_C_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 971 ],
            "D": [ 369 ],
            "Z": [ 420 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_95_DI_LUT4_Z_D_LUT4_Z_C_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 379 ],
            "B": [ 377 ],
            "C": [ 373 ],
            "D": [ 375 ],
            "Z": [ 421 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_95_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 371 ],
            "D": [ 931 ],
            "Z": [ 971 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_96": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1155 ],
            "LSR": [ "0" ],
            "Q": [ 800 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_96_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 800 ],
            "C": [ 413 ],
            "D": [ 1156 ],
            "Z": [ 1155 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_96_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 369 ],
            "B": [ 935 ],
            "C": [ 371 ],
            "D": [ 422 ],
            "Z": [ 1156 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_97": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1157 ],
            "LSR": [ "0" ],
            "Q": [ 557 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_97_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 557 ],
            "C": [ 413 ],
            "D": [ 1158 ],
            "Z": [ 1157 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_97_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 369 ],
            "B": [ 938 ],
            "C": [ 371 ],
            "D": [ 422 ],
            "Z": [ 1158 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_98": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1159 ],
            "LSR": [ "0" ],
            "Q": [ 622 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_98_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 622 ],
            "C": [ 413 ],
            "D": [ 1160 ],
            "Z": [ 1159 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_98_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 369 ],
            "B": [ 941 ],
            "C": [ 371 ],
            "D": [ 422 ],
            "Z": [ 1160 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_99": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 412 ],
            "CLK": [ 2 ],
            "DI": [ 1161 ],
            "LSR": [ "0" ],
            "Q": [ 614 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_99_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 614 ],
            "C": [ 413 ],
            "D": [ 1162 ],
            "Z": [ 1161 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_99_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 369 ],
            "B": [ 944 ],
            "C": [ 371 ],
            "D": [ 422 ],
            "Z": [ 1162 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_9_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 681 ],
            "C": [ 413 ],
            "D": [ 1163 ],
            "Z": [ 1142 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_9_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 924 ],
            "C": [ 895 ],
            "D": [ 911 ],
            "Z": [ 1163 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_9_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 379 ],
            "B": [ 373 ],
            "C": [ 375 ],
            "D": [ 377 ],
            "Z": [ 911 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 569 ],
            "C": [ 413 ],
            "D": [ 1164 ],
            "Z": [ 890 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 924 ],
            "B": [ 935 ],
            "C": [ 371 ],
            "D": [ 369 ],
            "Z": [ 1164 ]
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 379 ],
            "B": [ 377 ],
            "C": [ 375 ],
            "D": [ 373 ],
            "Z": [ 935 ]
          }
        },
        "midiprocessor.noteSampleTicks_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 414 ],
            "CLK": [ 2 ],
            "DI": [ 1165 ],
            "LSR": [ "0" ],
            "Q": [ 1166 ]
          }
        },
        "midiprocessor.noteSampleTicks_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 414 ],
            "CLK": [ 2 ],
            "DI": [ 1167 ],
            "LSR": [ "0" ],
            "Q": [ 1168 ]
          }
        },
        "midiprocessor.noteSampleTicks_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 414 ],
            "CLK": [ 2 ],
            "DI": [ 1169 ],
            "LSR": [ "0" ],
            "Q": [ 1170 ]
          }
        },
        "midiprocessor.noteSampleTicks_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 414 ],
            "CLK": [ 2 ],
            "DI": [ 1171 ],
            "LSR": [ "0" ],
            "Q": [ 1172 ]
          }
        },
        "midiprocessor.noteSampleTicks_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 414 ],
            "CLK": [ 2 ],
            "DI": [ 1173 ],
            "LSR": [ "0" ],
            "Q": [ 1174 ]
          }
        },
        "midiprocessor.noteSampleTicks_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 414 ],
            "CLK": [ 2 ],
            "DI": [ 1175 ],
            "LSR": [ "0" ],
            "Q": [ 1176 ]
          }
        },
        "midiprocessor.noteSampleTicks_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 414 ],
            "CLK": [ 2 ],
            "DI": [ 1177 ],
            "LSR": [ "0" ],
            "Q": [ 1178 ]
          }
        },
        "midiprocessor.noteSampleTicks_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 414 ],
            "CLK": [ 2 ],
            "DI": [ 1179 ],
            "LSR": [ "0" ],
            "Q": [ 1180 ]
          }
        },
        "midiprocessor.noteSampleTicks_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 414 ],
            "CLK": [ 2 ],
            "DI": [ 1181 ],
            "LSR": [ "0" ],
            "Q": [ 1182 ]
          }
        },
        "midiprocessor.noteSampleTicks_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 414 ],
            "CLK": [ 2 ],
            "DI": [ 1183 ],
            "LSR": [ "0" ],
            "Q": [ 1184 ]
          }
        },
        "midiprocessor.noteSampleTicks_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 414 ],
            "CLK": [ 2 ],
            "DI": [ 1185 ],
            "LSR": [ "0" ],
            "Q": [ 1186 ]
          }
        },
        "midiprocessor.noteSampleTicks_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 414 ],
            "CLK": [ 2 ],
            "DI": [ 1187 ],
            "LSR": [ "0" ],
            "Q": [ 1188 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1189 ],
            "B": [ 1190 ],
            "C": [ 1191 ],
            "D": [ 1192 ],
            "Z": [ 1187 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1193 ],
            "B": [ 1194 ],
            "C": [ 1195 ],
            "D": [ 1196 ],
            "Z": [ 1169 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_10": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1197 ],
            "B": [ 1198 ],
            "C": [ 1199 ],
            "D": [ 1200 ],
            "Z": [ 1185 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_11": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1201 ],
            "B": [ 1202 ],
            "C": [ 1197 ],
            "D": [ 1203 ],
            "Z": [ 1171 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_11_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1204 ],
            "B": [ 1205 ],
            "C": [ 1206 ],
            "D": [ 1207 ],
            "Z": [ 1201 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_11_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1208 ],
            "B": [ 1209 ],
            "C": [ 1210 ],
            "D": [ 1211 ],
            "Z": [ 1203 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_11_A_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1212 ],
            "B": [ 1213 ],
            "C": [ 1214 ],
            "D": [ 1215 ],
            "Z": [ 1202 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_11_A_LUT4_Z_2_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1216 ],
            "C": [ 1205 ],
            "D": [ 1217 ],
            "Z": [ 1218 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_11_A_LUT4_Z_2_A_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1219 ],
            "B": [ 1204 ],
            "C": [ 1220 ],
            "D": [ 1221 ],
            "Z": [ 1217 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_11_A_LUT4_Z_2_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1222 ],
            "C": [ 1223 ],
            "D": [ 1224 ],
            "Z": [ 1214 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_11_A_LUT4_Z_2_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1225 ],
            "B": [ 1226 ],
            "C": [ 1227 ],
            "D": [ 1228 ],
            "Z": [ 1215 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_11_A_LUT4_Z_A_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 887 ],
            "B": [ 1229 ],
            "C": [ 886 ],
            "D": [ 1204 ],
            "Z": [ 1230 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_11_A_LUT4_Z_A_LUT4_D_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 887 ],
            "B": [ 1229 ],
            "C": [ 886 ],
            "D": [ 1204 ],
            "Z": [ 1231 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_11_A_LUT4_Z_A_LUT4_D_1_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1232 ],
            "D": [ 1233 ],
            "Z": [ 1234 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_11_A_LUT4_Z_A_LUT4_D_1_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1221 ],
            "C": [ 1205 ],
            "D": [ 1235 ],
            "Z": [ 1236 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_11_A_LUT4_Z_A_LUT4_D_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1237 ],
            "D": [ 1238 ],
            "Z": [ 1239 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_11_A_LUT4_Z_A_LUT4_D_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1240 ],
            "D": [ 1224 ],
            "Z": [ 1241 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_11_A_LUT4_Z_A_LUT4_D_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1232 ],
            "D": [ 1238 ],
            "Z": [ 1242 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_11_A_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 882 ],
            "B": [ 885 ],
            "C": [ 883 ],
            "D": [ 884 ],
            "Z": [ 1204 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_11_A_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1243 ],
            "B": [ 1244 ],
            "C": [ 1245 ],
            "D": [ 1246 ],
            "Z": [ 1207 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_11_A_LUT4_Z_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1247 ],
            "C": [ 1248 ],
            "D": [ 1249 ],
            "Z": [ 1206 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_11_A_LUT4_Z_C_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1250 ],
            "B": [ 1251 ],
            "C": [ 1252 ],
            "D": [ 1253 ],
            "Z": [ 1246 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_11_A_LUT4_Z_C_LUT4_Z_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1254 ],
            "C": [ 1231 ],
            "D": [ 1255 ],
            "Z": [ 1245 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_11_A_LUT4_Z_C_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1247 ],
            "B": [ 1221 ],
            "C": [ 889 ],
            "D": [ 1256 ],
            "Z": [ 1255 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_11_A_LUT4_Z_C_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1256 ],
            "D": [ 1238 ],
            "Z": [ 1257 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_11_A_LUT4_Z_C_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_LUT4_C_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1256 ],
            "D": [ 889 ],
            "Z": [ 1258 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_11_A_LUT4_Z_C_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_LUT4_C_1_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 883 ],
            "B": [ 882 ],
            "C": [ 884 ],
            "D": [ 885 ],
            "Z": [ 1224 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_11_A_LUT4_Z_C_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1224 ],
            "C": [ 1259 ],
            "D": [ 1260 ],
            "Z": [ 1261 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_11_A_LUT4_Z_C_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 888 ],
            "D": [ 1262 ],
            "Z": [ 1256 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1263 ],
            "C": [ 1264 ],
            "D": [ 1265 ],
            "Z": [ 1165 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_2_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1259 ],
            "C": [ 1258 ],
            "D": [ 1233 ],
            "Z": [ 1264 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_2_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1266 ],
            "C": [ 1267 ],
            "D": [ 1233 ],
            "Z": [ 1263 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_2_B_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 889 ],
            "C": [ 888 ],
            "D": [ 1268 ],
            "Z": [ 1259 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1210 ],
            "D": [ 1269 ],
            "Z": [ 1167 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_3_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1270 ],
            "B": [ 1259 ],
            "C": [ 1271 ],
            "D": [ 1272 ],
            "Z": [ 1269 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1273 ],
            "B": [ 1274 ],
            "C": [ 1275 ],
            "D": [ 1276 ],
            "Z": [ 1173 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_4_D_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1224 ],
            "B": [ 1223 ],
            "C": [ 1277 ],
            "D": [ 1276 ],
            "Z": [ 1278 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_4_D_LUT4_D_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1229 ],
            "B": [ 1279 ],
            "C": [ 1280 ],
            "D": [ 1216 ],
            "Z": [ 1208 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_4_D_LUT4_D_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1281 ],
            "B": [ 1232 ],
            "C": [ 1238 ],
            "D": [ 1282 ],
            "Z": [ 1209 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_4_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1259 ],
            "C": [ 1258 ],
            "D": [ 1270 ],
            "Z": [ 1282 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_4_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1270 ],
            "B": [ 1283 ],
            "C": [ 1248 ],
            "D": [ 1233 ],
            "Z": [ 1276 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1284 ],
            "B": [ 1285 ],
            "C": [ 1273 ],
            "D": [ 1286 ],
            "Z": [ 1175 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_5_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1232 ],
            "C": [ 1281 ],
            "D": [ 1270 ],
            "Z": [ 1287 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_5_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1280 ],
            "D": [ 1238 ],
            "Z": [ 1284 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_5_A_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1237 ],
            "D": [ 1224 ],
            "Z": [ 1288 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_5_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1233 ],
            "B": [ 1280 ],
            "C": [ 1289 ],
            "D": [ 1239 ],
            "Z": [ 1286 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_5_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1263 ],
            "B": [ 1242 ],
            "C": [ 1290 ],
            "D": [ 1291 ],
            "Z": [ 1285 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_5_B_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1257 ],
            "B": [ 1292 ],
            "C": [ 1293 ],
            "D": [ 1294 ],
            "Z": [ 1290 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_5_B_LUT4_Z_1_C_LUT4_Z_B_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1270 ],
            "C": [ 1295 ],
            "D": [ 1292 ],
            "Z": [ 1271 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_5_B_LUT4_Z_1_C_LUT4_Z_B_LUT4_D_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1296 ],
            "B": [ 1238 ],
            "C": [ 1280 ],
            "D": [ 1224 ],
            "Z": [ 1297 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_5_B_LUT4_Z_1_C_LUT4_Z_B_LUT4_D_Z_LUT4_Z_A_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1223 ],
            "C": [ 1296 ],
            "D": [ 1238 ],
            "Z": [ 1298 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_5_B_LUT4_Z_1_C_LUT4_Z_B_LUT4_D_Z_LUT4_Z_A_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1299 ],
            "D": [ 1300 ],
            "Z": [ 1301 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_5_B_LUT4_Z_1_C_LUT4_Z_B_LUT4_D_Z_LUT4_Z_A_LUT4_C_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1248 ],
            "C": [ 1279 ],
            "D": [ 1247 ],
            "Z": [ 1302 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_5_B_LUT4_Z_1_C_LUT4_Z_B_LUT4_D_Z_LUT4_Z_A_LUT4_C_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1266 ],
            "C": [ 1267 ],
            "D": [ 1216 ],
            "Z": [ 1244 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_5_B_LUT4_Z_1_C_LUT4_Z_B_LUT4_D_Z_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1248 ],
            "D": [ 1281 ],
            "Z": [ 1296 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_5_B_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1283 ],
            "D": [ 1233 ],
            "Z": [ 1292 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_5_B_LUT4_Z_1_C_LUT4_Z_D_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1259 ],
            "B": [ 1258 ],
            "C": [ 1224 ],
            "D": [ 1294 ],
            "Z": [ 1303 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_5_B_LUT4_Z_1_C_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1268 ],
            "C": [ 1238 ],
            "D": [ 888 ],
            "Z": [ 1294 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_5_B_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 885 ],
            "B": [ 882 ],
            "C": [ 883 ],
            "D": [ 884 ],
            "Z": [ 1216 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_5_B_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1247 ],
            "C": [ 1268 ],
            "D": [ 888 ],
            "Z": [ 1304 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_5_B_LUT4_Z_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1220 ],
            "D": [ 1238 ],
            "Z": [ 1289 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1233 ],
            "B": [ 1305 ],
            "C": [ 1306 ],
            "D": [ 1307 ],
            "Z": [ 1177 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 884 ],
            "B": [ 885 ],
            "C": [ 883 ],
            "D": [ 882 ],
            "Z": [ 1233 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_B_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1308 ],
            "C": [ 1305 ],
            "D": [ 1238 ],
            "Z": [ 1211 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_B_LUT4_C_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1305 ],
            "D": [ 1247 ],
            "Z": [ 1213 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_B_LUT4_C_1_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 884 ],
            "B": [ 885 ],
            "C": [ 882 ],
            "D": [ 883 ],
            "Z": [ 1221 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_B_LUT4_C_1_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 884 ],
            "B": [ 882 ],
            "C": [ 883 ],
            "D": [ 885 ],
            "Z": [ 1247 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_B_LUT4_C_1_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1277 ],
            "B": [ 1309 ],
            "C": [ 1211 ],
            "D": [ 1310 ],
            "Z": [ 1311 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_B_LUT4_C_1_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1235 ],
            "B": [ 1265 ],
            "C": [ 1312 ],
            "D": [ 1313 ],
            "Z": [ 1314 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_B_LUT4_C_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 885 ],
            "B": [ 883 ],
            "C": [ 882 ],
            "D": [ 884 ],
            "Z": [ 1238 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_B_LUT4_C_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 889 ],
            "C": [ 888 ],
            "D": [ 1279 ],
            "Z": [ 1283 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_B_LUT4_C_D_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1229 ],
            "D": [ 1279 ],
            "Z": [ 1205 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_B_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1222 ],
            "B": [ 1233 ],
            "C": [ 1223 ],
            "D": [ 1270 ],
            "Z": [ 1310 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_B_LUT4_C_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 889 ],
            "D": [ 1293 ],
            "Z": [ 1309 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_B_LUT4_C_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1258 ],
            "D": [ 1233 ],
            "Z": [ 1277 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1315 ],
            "D": [ 1237 ],
            "Z": [ 1305 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_B_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 888 ],
            "C": [ 1316 ],
            "D": [ 889 ],
            "Z": [ 1237 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1317 ],
            "B": [ 1318 ],
            "C": [ 1291 ],
            "D": [ 1319 ],
            "Z": [ 1307 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1320 ],
            "C": [ 1321 ],
            "D": [ 1322 ],
            "Z": [ 1306 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1249 ],
            "B": [ 1323 ],
            "C": [ 1303 ],
            "D": [ 1324 ],
            "Z": [ 1319 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 888 ],
            "C": [ 1270 ],
            "D": [ 1316 ],
            "Z": [ 1317 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_1_D_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 889 ],
            "C": [ 888 ],
            "D": [ 1316 ],
            "Z": [ 1232 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_1_D_LUT4_D_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1229 ],
            "D": [ 1316 ],
            "Z": [ 1248 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_1_D_LUT4_D_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 884 ],
            "B": [ 883 ],
            "C": [ 882 ],
            "D": [ 885 ],
            "Z": [ 1270 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_1_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 887 ],
            "D": [ 886 ],
            "Z": [ 1316 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1220 ],
            "D": [ 1224 ],
            "Z": [ 1249 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_B_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1323 ],
            "B": [ 1299 ],
            "C": [ 1304 ],
            "D": [ 1325 ],
            "Z": [ 1312 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_B_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1220 ],
            "D": [ 1233 ],
            "Z": [ 1265 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 889 ],
            "C": [ 1316 ],
            "D": [ 1247 ],
            "Z": [ 1325 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1266 ],
            "D": [ 1224 ],
            "Z": [ 1323 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_C_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1303 ],
            "B": [ 1326 ],
            "C": [ 1327 ],
            "D": [ 1300 ],
            "Z": [ 1328 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_B_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 886 ],
            "B": [ 1224 ],
            "C": [ 1229 ],
            "D": [ 1326 ],
            "Z": [ 1329 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_B_LUT4_D_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1330 ],
            "C": [ 1241 ],
            "D": [ 1331 ],
            "Z": [ 1332 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_B_LUT4_D_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1243 ],
            "B": [ 1254 ],
            "C": [ 1260 ],
            "D": [ 1333 ],
            "Z": [ 1334 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_B_LUT4_D_Z_LUT4_Z_1_C_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 889 ],
            "B": [ 1260 ],
            "C": [ 1223 ],
            "D": [ 1238 ],
            "Z": [ 1335 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_B_LUT4_D_Z_LUT4_Z_1_C_LUT4_B_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1281 ],
            "D": [ 1270 ],
            "Z": [ 1251 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_B_LUT4_D_Z_LUT4_Z_1_C_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1336 ],
            "C": [ 1316 ],
            "D": [ 1216 ],
            "Z": [ 1337 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_B_LUT4_D_Z_LUT4_Z_1_C_LUT4_B_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 888 ],
            "C": [ 1279 ],
            "D": [ 889 ],
            "Z": [ 1281 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_B_LUT4_D_Z_LUT4_Z_1_C_LUT4_B_Z_LUT4_Z_B_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1336 ],
            "D": [ 1268 ],
            "Z": [ 1240 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_B_LUT4_D_Z_LUT4_Z_1_C_LUT4_B_Z_LUT4_Z_B_LUT4_C_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1336 ],
            "D": [ 1316 ],
            "Z": [ 1222 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_B_LUT4_D_Z_LUT4_Z_1_C_LUT4_B_Z_LUT4_Z_B_LUT4_C_1_Z_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1259 ],
            "B": [ 1315 ],
            "C": [ 1221 ],
            "D": [ 1338 ],
            "Z": [ 1252 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_B_LUT4_D_Z_LUT4_Z_1_C_LUT4_B_Z_LUT4_Z_B_LUT4_C_1_Z_LUT4_B_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 888 ],
            "B": [ 889 ],
            "C": [ 1247 ],
            "D": [ 1279 ],
            "Z": [ 1338 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_B_LUT4_D_Z_LUT4_Z_1_C_LUT4_B_Z_LUT4_Z_B_LUT4_C_1_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1315 ],
            "D": [ 1222 ],
            "Z": [ 1280 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_B_LUT4_D_Z_LUT4_Z_1_C_LUT4_B_Z_LUT4_Z_B_LUT4_C_1_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1262 ],
            "D": [ 1229 ],
            "Z": [ 1315 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_B_LUT4_D_Z_LUT4_Z_1_C_LUT4_B_Z_LUT4_Z_B_LUT4_C_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1336 ],
            "D": [ 1279 ],
            "Z": [ 1223 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_B_LUT4_D_Z_LUT4_Z_1_C_LUT4_B_Z_LUT4_Z_B_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1262 ],
            "D": [ 1336 ],
            "Z": [ 1308 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_B_LUT4_D_Z_LUT4_Z_1_C_LUT4_B_Z_LUT4_Z_B_LUT4_D_Z_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1268 ],
            "C": [ 1229 ],
            "D": [ 1308 ],
            "Z": [ 1267 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_B_LUT4_D_Z_LUT4_Z_1_C_LUT4_B_Z_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 888 ],
            "D": [ 889 ],
            "Z": [ 1336 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_B_LUT4_D_Z_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 888 ],
            "C": [ 1316 ],
            "D": [ 1221 ],
            "Z": [ 1260 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_B_LUT4_D_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1284 ],
            "C": [ 1288 ],
            "D": [ 1287 ],
            "Z": [ 1339 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1222 ],
            "C": [ 1295 ],
            "D": [ 1270 ],
            "Z": [ 1326 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 888 ],
            "C": [ 1224 ],
            "D": [ 1279 ],
            "Z": [ 1299 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1221 ],
            "B": [ 1240 ],
            "C": [ 1205 ],
            "D": [ 1224 ],
            "Z": [ 1300 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1328 ],
            "B": [ 1340 ],
            "C": [ 1226 ],
            "D": [ 1341 ],
            "Z": [ 1194 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1221 ],
            "B": [ 1220 ],
            "C": [ 1248 ],
            "D": [ 1224 ],
            "Z": [ 1341 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1342 ],
            "B": [ 1234 ],
            "C": [ 1231 ],
            "D": [ 1236 ],
            "Z": [ 1340 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1270 ],
            "B": [ 1240 ],
            "C": [ 1232 ],
            "D": [ 1233 ],
            "Z": [ 1324 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_B_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1318 ],
            "D": [ 1343 ],
            "Z": [ 1210 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_B_LUT4_C_D_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1221 ],
            "C": [ 1267 ],
            "D": [ 1343 ],
            "Z": [ 1344 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_B_LUT4_C_D_LUT4_D_Z_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1270 ],
            "B": [ 1308 ],
            "C": [ 1226 ],
            "D": [ 1344 ],
            "Z": [ 1199 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_B_LUT4_C_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1244 ],
            "B": [ 1298 ],
            "C": [ 1301 ],
            "D": [ 1302 ],
            "Z": [ 1200 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_B_LUT4_C_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1339 ],
            "B": [ 1329 ],
            "C": [ 1334 ],
            "D": [ 1332 ],
            "Z": [ 1198 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_B_LUT4_C_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1320 ],
            "B": [ 1345 ],
            "C": [ 1346 ],
            "D": [ 1327 ],
            "Z": [ 1197 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_B_LUT4_C_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1232 ],
            "C": [ 1248 ],
            "D": [ 1233 ],
            "Z": [ 1343 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1270 ],
            "B": [ 1240 ],
            "C": [ 1293 ],
            "D": [ 1347 ],
            "Z": [ 1318 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 888 ],
            "C": [ 1233 ],
            "D": [ 1279 ],
            "Z": [ 1293 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1248 ],
            "D": [ 1270 ],
            "Z": [ 1348 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1205 ],
            "D": [ 1233 ],
            "Z": [ 1347 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1349 ],
            "C": [ 1322 ],
            "D": [ 1350 ],
            "Z": [ 1179 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_7_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1270 ],
            "B": [ 1351 ],
            "C": [ 1352 ],
            "D": [ 1353 ],
            "Z": [ 1350 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_7_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1354 ],
            "C": [ 1355 ],
            "D": [ 1227 ],
            "Z": [ 1349 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_7_B_LUT4_Z_1_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1274 ],
            "B": [ 1301 ],
            "C": [ 1356 ],
            "D": [ 1357 ],
            "Z": [ 1354 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_7_B_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1221 ],
            "B": [ 1259 ],
            "C": [ 1308 ],
            "D": [ 1233 ],
            "Z": [ 1357 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_7_B_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1250 ],
            "B": [ 1257 ],
            "C": [ 1289 ],
            "D": [ 1358 ],
            "Z": [ 1356 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_7_B_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1268 ],
            "C": [ 1233 ],
            "D": [ 888 ],
            "Z": [ 1358 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_7_B_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1224 ],
            "B": [ 1308 ],
            "C": [ 1205 ],
            "D": [ 1238 ],
            "Z": [ 1359 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_7_B_LUT4_Z_1_C_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1295 ],
            "B": [ 1351 ],
            "C": [ 1221 ],
            "D": [ 1355 ],
            "Z": [ 1189 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_7_B_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1251 ],
            "B": [ 1321 ],
            "C": [ 1360 ],
            "D": [ 1361 ],
            "Z": [ 1190 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_7_B_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1212 ],
            "B": [ 1218 ],
            "C": [ 1362 ],
            "D": [ 1327 ],
            "Z": [ 1192 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_7_B_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1240 ],
            "B": [ 1247 ],
            "C": [ 1205 ],
            "D": [ 1221 ],
            "Z": [ 1362 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_7_B_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1295 ],
            "D": [ 1247 ],
            "Z": [ 1342 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_7_B_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1208 ],
            "B": [ 1278 ],
            "C": [ 1209 ],
            "D": [ 1302 ],
            "Z": [ 1191 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_7_B_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1363 ],
            "D": [ 1364 ],
            "Z": [ 1355 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_7_B_LUT4_Z_C_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1284 ],
            "B": [ 1264 ],
            "C": [ 1327 ],
            "D": [ 1352 ],
            "Z": [ 1365 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_7_B_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1232 ],
            "C": [ 1248 ],
            "D": [ 1224 ],
            "Z": [ 1352 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_7_B_LUT4_Z_D_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1366 ],
            "B": [ 1367 ],
            "C": [ 1247 ],
            "D": [ 1353 ],
            "Z": [ 1368 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_7_B_LUT4_Z_D_LUT4_D_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1238 ],
            "C": [ 1295 ],
            "D": [ 1353 ],
            "Z": [ 1291 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_7_B_LUT4_Z_D_LUT4_D_1_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1224 ],
            "B": [ 1267 ],
            "C": [ 1297 ],
            "D": [ 1271 ],
            "Z": [ 1369 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_7_B_LUT4_Z_D_LUT4_D_1_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1270 ],
            "C": [ 1315 ],
            "D": [ 1282 ],
            "Z": [ 1370 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_7_B_LUT4_Z_D_LUT4_D_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111001001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 889 ],
            "B": [ 888 ],
            "C": [ 887 ],
            "D": [ 886 ],
            "Z": [ 1367 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_7_B_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1238 ],
            "B": [ 1240 ],
            "C": [ 1205 ],
            "D": [ 1270 ],
            "Z": [ 1353 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_7_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1298 ],
            "D": [ 1253 ],
            "Z": [ 1322 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1371 ],
            "B": [ 1372 ],
            "C": [ 1373 ],
            "D": [ 1363 ],
            "Z": [ 1181 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1374 ],
            "B": [ 1375 ],
            "C": [ 1376 ],
            "D": [ 1365 ],
            "Z": [ 1371 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_A_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1238 ],
            "B": [ 1259 ],
            "C": [ 1377 ],
            "D": [ 1378 ],
            "Z": [ 1376 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_A_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1212 ],
            "B": [ 1225 ],
            "C": [ 1379 ],
            "D": [ 1380 ],
            "Z": [ 1374 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_A_LUT4_Z_A_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1233 ],
            "B": [ 1248 ],
            "C": [ 1257 ],
            "D": [ 1261 ],
            "Z": [ 1380 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_A_LUT4_Z_A_LUT4_Z_1_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1221 ],
            "C": [ 1283 ],
            "D": [ 1381 ],
            "Z": [ 1379 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_A_LUT4_Z_A_LUT4_Z_1_C_LUT4_Z_1_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1270 ],
            "C": [ 1205 ],
            "D": [ 1323 ],
            "Z": [ 1381 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_A_LUT4_Z_A_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1281 ],
            "B": [ 1232 ],
            "C": [ 1221 ],
            "D": [ 1382 ],
            "Z": [ 1378 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_A_LUT4_Z_A_LUT4_Z_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1270 ],
            "C": [ 1222 ],
            "D": [ 1383 ],
            "Z": [ 1377 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_A_LUT4_Z_A_LUT4_Z_C_LUT4_Z_1_D_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1224 ],
            "B": [ 1232 ],
            "C": [ 1384 ],
            "D": [ 1383 ],
            "Z": [ 1333 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_A_LUT4_Z_A_LUT4_Z_C_LUT4_Z_1_D_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1229 ],
            "C": [ 1268 ],
            "D": [ 1238 ],
            "Z": [ 1254 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_A_LUT4_Z_A_LUT4_Z_C_LUT4_Z_1_D_LUT4_C_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1258 ],
            "D": [ 1224 ],
            "Z": [ 1243 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_A_LUT4_Z_A_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 888 ],
            "B": [ 889 ],
            "C": [ 1262 ],
            "D": [ 1216 ],
            "Z": [ 1384 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_A_LUT4_Z_A_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1240 ],
            "D": [ 1233 ],
            "Z": [ 1383 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_A_LUT4_Z_A_LUT4_Z_C_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1270 ],
            "B": [ 1238 ],
            "C": [ 889 ],
            "D": [ 1266 ],
            "Z": [ 1382 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1372 ],
            "D": [ 1385 ],
            "Z": [ 1273 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_C_D_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1239 ],
            "B": [ 1289 ],
            "C": [ 1386 ],
            "D": [ 1385 ],
            "Z": [ 1361 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_C_D_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1270 ],
            "C": [ 1224 ],
            "D": [ 1267 ],
            "Z": [ 1321 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_C_D_LUT4_C_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1387 ],
            "B": [ 1358 ],
            "C": [ 1261 ],
            "D": [ 1359 ],
            "Z": [ 1360 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_C_D_LUT4_C_Z_LUT4_Z_1_A_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1238 ],
            "C": [ 1283 ],
            "D": [ 1387 ],
            "Z": [ 1313 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_C_D_LUT4_C_Z_LUT4_Z_1_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1229 ],
            "C": [ 1247 ],
            "D": [ 1262 ],
            "Z": [ 1387 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_C_D_LUT4_C_Z_LUT4_Z_1_A_LUT4_Z_D_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 889 ],
            "C": [ 888 ],
            "D": [ 1262 ],
            "Z": [ 1220 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_C_D_LUT4_C_Z_LUT4_Z_1_A_LUT4_Z_D_LUT4_D_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1220 ],
            "D": [ 1270 ],
            "Z": [ 1250 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_C_D_LUT4_C_Z_LUT4_Z_1_A_LUT4_Z_D_LUT4_D_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1229 ],
            "D": [ 1268 ],
            "Z": [ 1219 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_C_D_LUT4_C_Z_LUT4_Z_1_A_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 886 ],
            "D": [ 887 ],
            "Z": [ 1262 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_C_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1315 ],
            "C": [ 1220 ],
            "D": [ 1270 ],
            "Z": [ 1385 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_C_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1238 ],
            "C": [ 1240 ],
            "D": [ 1337 ],
            "Z": [ 1386 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1233 ],
            "B": [ 1219 ],
            "C": [ 1234 ],
            "D": [ 1287 ],
            "Z": [ 1275 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_C_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1270 ],
            "B": [ 1366 ],
            "C": [ 1317 ],
            "D": [ 1272 ],
            "Z": [ 1274 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_C_Z_LUT4_Z_1_B_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1366 ],
            "D": [ 1221 ],
            "Z": [ 1212 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_C_Z_LUT4_Z_1_B_LUT4_C_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1366 ],
            "D": [ 1238 ],
            "Z": [ 1225 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_C_Z_LUT4_Z_1_B_LUT4_C_1_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1232 ],
            "C": [ 1248 ],
            "D": [ 1270 ],
            "Z": [ 1228 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_C_Z_LUT4_Z_1_B_LUT4_C_1_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1221 ],
            "C": [ 1295 ],
            "D": [ 1235 ],
            "Z": [ 1227 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_C_Z_LUT4_Z_1_B_LUT4_C_1_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1283 ],
            "B": [ 1270 ],
            "C": [ 1295 ],
            "D": [ 1238 ],
            "Z": [ 1226 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_C_Z_LUT4_Z_1_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1248 ],
            "D": [ 1223 ],
            "Z": [ 1366 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_C_Z_LUT4_Z_1_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1237 ],
            "C": [ 1280 ],
            "D": [ 1233 ],
            "Z": [ 1272 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1308 ],
            "C": [ 1351 ],
            "D": [ 1270 ],
            "Z": [ 1372 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_Z_C_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1351 ],
            "D": [ 1233 ],
            "Z": [ 1320 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1237 ],
            "C": [ 1220 ],
            "D": [ 1233 ],
            "Z": [ 1327 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1221 ],
            "B": [ 1232 ],
            "C": [ 1280 ],
            "D": [ 1233 ],
            "Z": [ 1346 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1342 ],
            "D": [ 1362 ],
            "Z": [ 1345 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1268 ],
            "C": [ 1229 ],
            "D": [ 1258 ],
            "Z": [ 1351 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_Z_C_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 886 ],
            "D": [ 887 ],
            "Z": [ 1268 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_Z_C_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 886 ],
            "D": [ 887 ],
            "Z": [ 1279 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_Z_C_LUT4_Z_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 888 ],
            "D": [ 889 ],
            "Z": [ 1229 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_C_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1330 ],
            "B": [ 1288 ],
            "C": [ 1368 ],
            "D": [ 1373 ],
            "Z": [ 1193 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_C_LUT4_C_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1270 ],
            "B": [ 1259 ],
            "C": [ 1304 ],
            "D": [ 1289 ],
            "Z": [ 1331 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_C_LUT4_C_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1259 ],
            "D": [ 1216 ],
            "Z": [ 1330 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_C_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1370 ],
            "B": [ 1388 ],
            "C": [ 1389 ],
            "D": [ 1390 ],
            "Z": [ 1196 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_C_LUT4_C_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1266 ],
            "B": [ 1280 ],
            "C": [ 1216 ],
            "D": [ 1263 ],
            "Z": [ 1195 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_C_LUT4_C_Z_LUT4_Z_1_A_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1266 ],
            "D": [ 889 ],
            "Z": [ 1295 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_C_LUT4_C_Z_LUT4_Z_1_A_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1283 ],
            "D": [ 1224 ],
            "Z": [ 1235 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_C_LUT4_C_Z_LUT4_Z_1_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 888 ],
            "D": [ 1268 ],
            "Z": [ 1266 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1221 ],
            "B": [ 1281 ],
            "C": [ 1337 ],
            "D": [ 1335 ],
            "Z": [ 1389 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1242 ],
            "B": [ 1241 ],
            "C": [ 1239 ],
            "D": [ 1230 ],
            "Z": [ 1388 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_C_LUT4_C_Z_LUT4_Z_D_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1220 ],
            "B": [ 1315 ],
            "C": [ 1221 ],
            "D": [ 1390 ],
            "Z": [ 1375 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_C_LUT4_C_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1345 ],
            "B": [ 1370 ],
            "C": [ 1369 ],
            "D": [ 1291 ],
            "Z": [ 1391 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_C_LUT4_C_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1213 ],
            "B": [ 1311 ],
            "C": [ 1314 ],
            "D": [ 1228 ],
            "Z": [ 1392 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1258 ],
            "C": [ 1267 ],
            "D": [ 1221 ],
            "Z": [ 1390 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1251 ],
            "B": [ 1348 ],
            "C": [ 1347 ],
            "D": [ 1292 ],
            "Z": [ 1373 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_C_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1283 ],
            "C": [ 1205 ],
            "D": [ 1238 ],
            "Z": [ 1253 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1270 ],
            "B": [ 1295 ],
            "C": [ 1309 ],
            "D": [ 1347 ],
            "Z": [ 1364 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1237 ],
            "C": [ 1280 ],
            "D": [ 1224 ],
            "Z": [ 1363 ]
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_9": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1392 ],
            "C": [ 1391 ],
            "D": [ 1375 ],
            "Z": [ 1183 ]
          }
        },
        "midiprocessor.status_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1393 ],
            "CLK": [ 2 ],
            "DI": [ 382 ],
            "LSR": [ "0" ],
            "Q": [ 425 ]
          }
        },
        "midiprocessor.status_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1393 ],
            "CLK": [ 2 ],
            "DI": [ 383 ],
            "LSR": [ "0" ],
            "Q": [ 424 ]
          }
        },
        "midiprocessor.status_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1393 ],
            "CLK": [ 2 ],
            "DI": [ 384 ],
            "LSR": [ "0" ],
            "Q": [ 410 ]
          }
        },
        "midiprocessor.status_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1393 ],
            "CLK": [ 2 ],
            "DI": [ 385 ],
            "LSR": [ "0" ],
            "Q": [ 416 ]
          }
        },
        "midiprocessor.status_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 406 ],
            "D": [ 382 ],
            "Z": [ 1393 ]
          }
        },
        "o_led_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:62.5-68.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 432 ],
            "LSR": [ "0" ],
            "Q": [ 11 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|clock.v:13.5-19.8|top.v:87.19-87.104|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 1394 ],
            "LSR": [ "0" ],
            "Q": [ 1395 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1396 ],
            "D": [ 1397 ],
            "Z": [ 1394 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011001000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1398 ],
            "B": [ 1399 ],
            "C": [ 1166 ],
            "D": [ 1400 ],
            "Z": [ 1397 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1166 ],
            "B": [ 1401 ],
            "C": [ 1402 ],
            "D": [ 1400 ],
            "Z": [ 1403 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1168 ],
            "D": [ 1404 ],
            "Z": [ 1401 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001011111101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1399 ],
            "B": [ 1405 ],
            "C": [ 1406 ],
            "D": [ 1396 ],
            "Z": [ 1407 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D_B_LUT4_Z_1_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1404 ],
            "D": [ 1168 ],
            "Z": [ 1406 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D_B_LUT4_Z_1_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1408 ],
            "C": [ 1409 ],
            "D": [ 1410 ],
            "Z": [ 1405 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D_B_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1411 ],
            "D": [ 1174 ],
            "Z": [ 1409 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D_B_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010011111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1412 ],
            "B": [ 1413 ],
            "C": [ 1414 ],
            "D": [ 1415 ],
            "Z": [ 1408 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D_B_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_1_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1416 ],
            "C": [ 1417 ],
            "D": [ 1178 ],
            "Z": [ 1414 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D_B_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_1_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1178 ],
            "C": [ 1417 ],
            "D": [ 1176 ],
            "Z": [ 1412 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D_B_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_1_A_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1418 ],
            "B": [ 1419 ],
            "C": [ 1420 ],
            "D": [ 1421 ],
            "Z": [ 1413 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D_B_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_1_A_LUT4_Z_2_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1422 ],
            "C": [ 1423 ],
            "D": [ 1424 ],
            "Z": [ 1418 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D_B_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1174 ],
            "D": [ 1411 ],
            "Z": [ 1404 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D_B_LUT4_Z_D_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1176 ],
            "C": [ 1178 ],
            "D": [ 1417 ],
            "Z": [ 1411 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D_B_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1417 ],
            "C": [ 1178 ],
            "D": [ 1416 ],
            "Z": [ 1421 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D_B_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1180 ],
            "D": [ 1425 ],
            "Z": [ 1417 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D_B_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1425 ],
            "D": [ 1180 ],
            "Z": [ 1419 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D_B_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1184 ],
            "C": [ 1182 ],
            "D": [ 1426 ],
            "Z": [ 1425 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D_B_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1426 ],
            "C": [ 1184 ],
            "D": [ 1427 ],
            "Z": [ 1428 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D_B_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_B_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1427 ],
            "B": [ 1426 ],
            "C": [ 1184 ],
            "D": [ 1429 ],
            "Z": [ 1422 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D_B_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_B_1_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1430 ],
            "B": [ 1431 ],
            "C": [ 1432 ],
            "D": [ 1428 ],
            "Z": [ 1429 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D_B_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1188 ],
            "B": [ 1170 ],
            "C": [ 1172 ],
            "D": [ 1186 ],
            "Z": [ 1431 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D_B_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_B_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1433 ],
            "C": [ 1434 ],
            "D": [ 1435 ],
            "Z": [ 1430 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D_B_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_B_Z_LUT4_Z_1_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1170 ],
            "C": [ 1172 ],
            "D": [ 1188 ],
            "Z": [ 1434 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D_B_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_B_Z_LUT4_Z_1_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1436 ],
            "B": [ 1437 ],
            "C": [ 1170 ],
            "D": [ 1172 ],
            "Z": [ 1433 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D_B_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1184 ],
            "C": [ 1426 ],
            "D": [ 1182 ],
            "Z": [ 1423 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D_B_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1188 ],
            "B": [ 1186 ],
            "C": [ 1170 ],
            "D": [ 1172 ],
            "Z": [ 1426 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1396 ],
            "B": [ 1401 ],
            "C": [ 1166 ],
            "D": [ 1407 ],
            "Z": [ 1402 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1438 ],
            "B": [ 1439 ],
            "C": [ 1168 ],
            "D": [ 1410 ],
            "Z": [ 1398 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1440 ],
            "B": [ 1441 ],
            "C": [ 1442 ],
            "D": [ 1443 ],
            "Z": [ 1400 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1444 ],
            "B": [ 1445 ],
            "C": [ 1446 ],
            "D": [ 1447 ],
            "Z": [ 1443 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1448 ],
            "B": [ 1449 ],
            "C": [ 1450 ],
            "D": [ 1451 ],
            "Z": [ 1442 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1452 ],
            "B": [ 1453 ],
            "C": [ 1454 ],
            "D": [ 1455 ],
            "Z": [ 1441 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1456 ],
            "B": [ 1457 ],
            "C": [ 1458 ],
            "D": [ 1459 ],
            "Z": [ 1440 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1416 ],
            "B": [ 1176 ],
            "C": [ 1460 ],
            "D": [ 1461 ],
            "Z": [ 1439 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1410 ],
            "B": [ 1168 ],
            "C": [ 1415 ],
            "D": [ 1174 ],
            "Z": [ 1438 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z_A_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101010011011101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1178 ],
            "B": [ 1420 ],
            "C": [ 1462 ],
            "D": [ 1463 ],
            "Z": [ 1460 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z_A_LUT4_Z_C_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1436 ],
            "B": [ 1170 ],
            "C": [ 1464 ],
            "D": [ 1465 ],
            "Z": [ 1463 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z_A_LUT4_Z_C_LUT4_Z_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1466 ],
            "B": [ 1467 ],
            "C": [ 1468 ],
            "D": [ 1469 ],
            "Z": [ 1462 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z_A_LUT4_Z_C_LUT4_Z_C_LUT4_Z_1_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101100100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1184 ],
            "B": [ 1432 ],
            "C": [ 1435 ],
            "D": [ 1186 ],
            "Z": [ 1466 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z_A_LUT4_Z_C_LUT4_Z_C_LUT4_Z_1_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101100100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1180 ],
            "B": [ 1424 ],
            "C": [ 1427 ],
            "D": [ 1182 ],
            "Z": [ 1469 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z_A_LUT4_Z_C_LUT4_Z_C_LUT4_Z_1_A_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1437 ],
            "B": [ 1188 ],
            "C": [ 1464 ],
            "D": [ 1470 ],
            "Z": [ 1467 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z_A_LUT4_Z_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1470 ],
            "B": [ 1468 ],
            "C": [ 1461 ],
            "D": [ 1471 ],
            "Z": [ 1465 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z_A_LUT4_Z_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1170 ],
            "B": [ 1436 ],
            "C": [ 1188 ],
            "D": [ 1437 ],
            "Z": [ 1464 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z_A_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1437 ],
            "B": [ 1188 ],
            "C": [ 1178 ],
            "D": [ 1420 ],
            "Z": [ 1471 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z_A_LUT4_Z_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1174 ],
            "B": [ 1415 ],
            "C": [ 1176 ],
            "D": [ 1416 ],
            "Z": [ 1461 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z_A_LUT4_Z_D_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1182 ],
            "B": [ 1427 ],
            "C": [ 1180 ],
            "D": [ 1424 ],
            "Z": [ 1468 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z_A_LUT4_Z_D_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1184 ],
            "B": [ 1432 ],
            "C": [ 1435 ],
            "D": [ 1186 ],
            "Z": [ 1470 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|clock.v:13.5-19.8|top.v:87.19-87.104|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 1472 ],
            "LSR": [ 1403 ],
            "Q": [ 1449 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|clock.v:13.5-19.8|top.v:87.19-87.104|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 1473 ],
            "LSR": [ 1403 ],
            "Q": [ 1448 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|clock.v:13.5-19.8|top.v:87.19-87.104|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 1474 ],
            "LSR": [ 1403 ],
            "Q": [ 1450 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|clock.v:13.5-19.8|top.v:87.19-87.104|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 1475 ],
            "LSR": [ 1403 ],
            "Q": [ 1452 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|clock.v:13.5-19.8|top.v:87.19-87.104|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 1476 ],
            "LSR": [ 1403 ],
            "Q": [ 1459 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|clock.v:13.5-19.8|top.v:87.19-87.104|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 1477 ],
            "LSR": [ 1403 ],
            "Q": [ 1458 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|clock.v:13.5-19.8|top.v:87.19-87.104|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 1478 ],
            "LSR": [ 1403 ],
            "Q": [ 1457 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|clock.v:13.5-19.8|top.v:87.19-87.104|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 1479 ],
            "LSR": [ 1403 ],
            "Q": [ 1456 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|clock.v:13.5-19.8|top.v:87.19-87.104|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 1480 ],
            "LSR": [ 1403 ],
            "Q": [ 1396 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|clock.v:13.5-19.8|top.v:87.19-87.104|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 1481 ],
            "LSR": [ 1403 ],
            "Q": [ 1399 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|clock.v:13.5-19.8|top.v:87.19-87.104|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 1482 ],
            "LSR": [ 1403 ],
            "Q": [ 1410 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|clock.v:13.5-19.8|top.v:87.19-87.104|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 1483 ],
            "LSR": [ 1403 ],
            "Q": [ 1415 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|clock.v:13.5-19.8|top.v:87.19-87.104|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 1484 ],
            "LSR": [ 1403 ],
            "Q": [ 1447 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|clock.v:13.5-19.8|top.v:87.19-87.104|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 1485 ],
            "LSR": [ 1403 ],
            "Q": [ 1416 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|clock.v:13.5-19.8|top.v:87.19-87.104|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 1486 ],
            "LSR": [ 1403 ],
            "Q": [ 1420 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_22": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|clock.v:13.5-19.8|top.v:87.19-87.104|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 1487 ],
            "LSR": [ 1403 ],
            "Q": [ 1424 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_23": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|clock.v:13.5-19.8|top.v:87.19-87.104|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 1488 ],
            "LSR": [ 1403 ],
            "Q": [ 1427 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_24": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|clock.v:13.5-19.8|top.v:87.19-87.104|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 1489 ],
            "LSR": [ 1403 ],
            "Q": [ 1432 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_25": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|clock.v:13.5-19.8|top.v:87.19-87.104|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 1490 ],
            "LSR": [ 1403 ],
            "Q": [ 1435 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_26": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|clock.v:13.5-19.8|top.v:87.19-87.104|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 1491 ],
            "LSR": [ 1403 ],
            "Q": [ 1437 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_27": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|clock.v:13.5-19.8|top.v:87.19-87.104|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 1492 ],
            "LSR": [ 1403 ],
            "Q": [ 1436 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_27_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1436 ],
            "Z": [ 1492 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|clock.v:13.5-19.8|top.v:87.19-87.104|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 1493 ],
            "LSR": [ 1403 ],
            "Q": [ 1446 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|clock.v:13.5-19.8|top.v:87.19-87.104|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 1494 ],
            "LSR": [ 1403 ],
            "Q": [ 1445 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|clock.v:13.5-19.8|top.v:87.19-87.104|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 1495 ],
            "LSR": [ 1403 ],
            "Q": [ 1444 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|clock.v:13.5-19.8|top.v:87.19-87.104|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 1496 ],
            "LSR": [ 1403 ],
            "Q": [ 1451 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|clock.v:13.5-19.8|top.v:87.19-87.104|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 1497 ],
            "LSR": [ 1403 ],
            "Q": [ 1455 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|clock.v:13.5-19.8|top.v:87.19-87.104|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 1498 ],
            "LSR": [ 1403 ],
            "Q": [ 1454 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|clock.v:13.5-19.8|top.v:87.19-87.104|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "DI": [ 1499 ],
            "LSR": [ 1403 ],
            "Q": [ 1453 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1500 ],
            "B": [ 1447 ],
            "C": [ 1448 ],
            "D": [ 1449 ],
            "Z": [ 1472 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1500 ],
            "C": [ 1447 ],
            "D": [ 1448 ],
            "Z": [ 1473 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_10": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1501 ],
            "C": [ 1452 ],
            "D": [ 1450 ],
            "Z": [ 1474 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_11": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1501 ],
            "D": [ 1452 ],
            "Z": [ 1475 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_12": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1502 ],
            "C": [ 1458 ],
            "D": [ 1459 ],
            "Z": [ 1476 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_13": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1502 ],
            "D": [ 1458 ],
            "Z": [ 1477 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1503 ],
            "D": [ 1457 ],
            "Z": [ 1502 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_14": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1503 ],
            "D": [ 1457 ],
            "Z": [ 1478 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1504 ],
            "B": [ 1396 ],
            "C": [ 1456 ],
            "D": [ 1399 ],
            "Z": [ 1503 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_15": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1504 ],
            "B": [ 1396 ],
            "C": [ 1399 ],
            "D": [ 1456 ],
            "Z": [ 1479 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_16": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1504 ],
            "C": [ 1399 ],
            "D": [ 1396 ],
            "Z": [ 1480 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_17": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1504 ],
            "D": [ 1399 ],
            "Z": [ 1481 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1505 ],
            "B": [ 1416 ],
            "C": [ 1415 ],
            "D": [ 1410 ],
            "Z": [ 1504 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_18": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1505 ],
            "B": [ 1416 ],
            "C": [ 1415 ],
            "D": [ 1410 ],
            "Z": [ 1482 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_19": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1505 ],
            "C": [ 1416 ],
            "D": [ 1415 ],
            "Z": [ 1483 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1500 ],
            "D": [ 1447 ],
            "Z": [ 1484 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_20": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1505 ],
            "D": [ 1416 ],
            "Z": [ 1485 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_20_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1506 ],
            "B": [ 1427 ],
            "C": [ 1424 ],
            "D": [ 1420 ],
            "Z": [ 1505 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_21": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1506 ],
            "B": [ 1427 ],
            "C": [ 1424 ],
            "D": [ 1420 ],
            "Z": [ 1486 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_22": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1506 ],
            "C": [ 1427 ],
            "D": [ 1424 ],
            "Z": [ 1487 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_23": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1506 ],
            "D": [ 1427 ],
            "Z": [ 1488 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_23_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1436 ],
            "B": [ 1437 ],
            "C": [ 1435 ],
            "D": [ 1432 ],
            "Z": [ 1506 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_24": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1436 ],
            "B": [ 1437 ],
            "C": [ 1435 ],
            "D": [ 1432 ],
            "Z": [ 1489 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_25": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1436 ],
            "C": [ 1437 ],
            "D": [ 1435 ],
            "Z": [ 1490 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_26": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1436 ],
            "D": [ 1437 ],
            "Z": [ 1491 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1507 ],
            "B": [ 1444 ],
            "C": [ 1445 ],
            "D": [ 1446 ],
            "Z": [ 1493 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1507 ],
            "C": [ 1444 ],
            "D": [ 1445 ],
            "Z": [ 1494 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1507 ],
            "D": [ 1444 ],
            "Z": [ 1495 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1508 ],
            "B": [ 1454 ],
            "C": [ 1455 ],
            "D": [ 1451 ],
            "Z": [ 1507 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1508 ],
            "B": [ 1454 ],
            "C": [ 1455 ],
            "D": [ 1451 ],
            "Z": [ 1496 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1508 ],
            "C": [ 1454 ],
            "D": [ 1455 ],
            "Z": [ 1497 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_8": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1508 ],
            "D": [ 1454 ],
            "Z": [ 1498 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1501 ],
            "B": [ 1452 ],
            "C": [ 1453 ],
            "D": [ 1450 ],
            "Z": [ 1508 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_9": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1501 ],
            "B": [ 1452 ],
            "C": [ 1450 ],
            "D": [ 1453 ],
            "Z": [ 1499 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_9_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1502 ],
            "C": [ 1458 ],
            "D": [ 1459 ],
            "Z": [ 1501 ]
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1507 ],
            "B": [ 1444 ],
            "C": [ 1445 ],
            "D": [ 1446 ],
            "Z": [ 1500 ]
          }
        },
        "sine_wave.phase_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "INV",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|top.v:88.5-92.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:6.100-6.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1395 ],
            "DI": [ 1509 ],
            "LSR": [ "0" ],
            "Q": [ 1510 ]
          }
        },
        "sine_wave.phase_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "INV",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|top.v:88.5-92.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:6.100-6.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1395 ],
            "DI": [ 1511 ],
            "LSR": [ "0" ],
            "Q": [ 1512 ]
          }
        },
        "sine_wave.phase_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "INV",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|top.v:88.5-92.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:6.100-6.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1395 ],
            "DI": [ 1513 ],
            "LSR": [ "0" ],
            "Q": [ 1514 ]
          }
        },
        "sine_wave.phase_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "INV",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|top.v:88.5-92.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:6.100-6.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1395 ],
            "DI": [ 1515 ],
            "LSR": [ "0" ],
            "Q": [ 1516 ]
          }
        },
        "sine_wave.phase_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "INV",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|top.v:88.5-92.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:6.100-6.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1395 ],
            "DI": [ 1517 ],
            "LSR": [ "0" ],
            "Q": [ 1518 ]
          }
        },
        "sine_wave.phase_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "INV",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|top.v:88.5-92.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:6.100-6.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1395 ],
            "DI": [ 1519 ],
            "LSR": [ "0" ],
            "Q": [ 1520 ]
          }
        },
        "sine_wave.phase_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "INV",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|top.v:88.5-92.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:6.100-6.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1395 ],
            "DI": [ 1521 ],
            "LSR": [ "0" ],
            "Q": [ 1522 ]
          }
        },
        "sine_wave.phase_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "INV",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|top.v:88.5-92.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:6.100-6.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1395 ],
            "DI": [ 1523 ],
            "LSR": [ "0" ],
            "Q": [ 1524 ]
          }
        },
        "sine_wave.phase_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "INV",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|top.v:88.5-92.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:6.100-6.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1395 ],
            "DI": [ 1525 ],
            "LSR": [ "0" ],
            "Q": [ 1526 ]
          }
        },
        "sine_wave.phase_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "INV",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|top.v:88.5-92.8|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:6.100-6.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1395 ],
            "DI": [ 1527 ],
            "LSR": [ "0" ],
            "Q": [ 1528 ]
          }
        },
        "sine_wave.phase_TRELLIS_FF_Q_9_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1528 ],
            "Z": [ 1527 ]
          }
        },
        "sine_wave.phase_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1529 ],
            "B": [ 1514 ],
            "C": [ 1512 ],
            "D": [ 1510 ],
            "Z": [ 1509 ]
          }
        },
        "sine_wave.phase_TRELLIS_FF_Q_DI_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1529 ],
            "C": [ 1514 ],
            "D": [ 1512 ],
            "Z": [ 1511 ]
          }
        },
        "sine_wave.phase_TRELLIS_FF_Q_DI_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1529 ],
            "D": [ 1514 ],
            "Z": [ 1513 ]
          }
        },
        "sine_wave.phase_TRELLIS_FF_Q_DI_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1530 ],
            "B": [ 1520 ],
            "C": [ 1518 ],
            "D": [ 1516 ],
            "Z": [ 1515 ]
          }
        },
        "sine_wave.phase_TRELLIS_FF_Q_DI_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1530 ],
            "C": [ 1520 ],
            "D": [ 1518 ],
            "Z": [ 1517 ]
          }
        },
        "sine_wave.phase_TRELLIS_FF_Q_DI_LUT4_Z_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1530 ],
            "D": [ 1520 ],
            "Z": [ 1519 ]
          }
        },
        "sine_wave.phase_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1528 ],
            "B": [ 1526 ],
            "C": [ 1524 ],
            "D": [ 1522 ],
            "Z": [ 1530 ]
          }
        },
        "sine_wave.phase_TRELLIS_FF_Q_DI_LUT4_Z_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1528 ],
            "B": [ 1526 ],
            "C": [ 1524 ],
            "D": [ 1522 ],
            "Z": [ 1521 ]
          }
        },
        "sine_wave.phase_TRELLIS_FF_Q_DI_LUT4_Z_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1528 ],
            "C": [ 1526 ],
            "D": [ 1524 ],
            "Z": [ 1523 ]
          }
        },
        "sine_wave.phase_TRELLIS_FF_Q_DI_LUT4_Z_8": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1528 ],
            "D": [ 1526 ],
            "Z": [ 1525 ]
          }
        },
        "sine_wave.phase_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1530 ],
            "B": [ 1520 ],
            "C": [ 1518 ],
            "D": [ 1516 ],
            "Z": [ 1529 ]
          }
        },
        "sine_wave.table.0.0.0": {
          "hide_name": 0,
          "type": "DP16KD",
          "parameters": {
            "CLKAMUX": "CLKA",
            "CLKBMUX": "INV",
            "DATA_WIDTH_A": "00000000000000000000000000010010",
            "DATA_WIDTH_B": "00000000000000000000000000010010",
            "GSR": "DISABLED",
            "INITVAL_00": "00011001000101111010000101111000011101010001010111110110110100010100011001100001000100101101010100100001000101000100000000001111101100101011000011100010000101000000110010001111101100001010111111100000000010010110110000110000011111011010010000000110010010000101000001001011011001000000001100100100001100000001100100100001",
            "INITVAL_01": "00110001111100010111001100000110011011000010111011011011101100101101010100000010001010111100010000100010101000110111101100101000101010101110001001110001110110110010010110010000001000100100000000100010001000100111001111100010000011100101010000011111010101100100000111011100011100000001110000110111100000011010101001111011",
            "INITVAL_02": "00001010010100000001000010001100111011100000011101001101000100000101110010101000000001000100011101000000001011000011011000000001001111101110001111111011100110110011111000110011111100111100101011011001001110110010011010010011100110011111000100111000000101110000001101101000111001100011010100000101010000110011011110111001",
            "INITVAL_03": "00100001111101111000001000001000001110000001111100001110101000011101100110001101000111000010001000010001101010101010011100011001001100011111000101111011100010010001011000111110011000010100110000110110000100110100011110000001000111001010111000010000010011010111000011101100111100110000110101010000010000001011110100001000",
            "INITVAL_04": "00111000101011010111001101110100101000110011010111100101110100110100100000000101001100110001100110110011000110110001111100110000010010010010001011101101111100110010110101110100010000101100000010000011001010101001101100100010100100101101000000100111101111011110001001100100110111000010010011011100101000100011011010101001",
            "INITVAL_05": "00001110001110011101000011001110101011010000101110011010011000001010010010001010000010001111010110010000011110100001001100000110010010111000000001001111010010000000001110011100001100000010010000101011000000001110011111100011111110001011110100111110001011101001001111001101000000010011101101110000011000111010000011111000",
            "INITVAL_06": "00100010011001111001001000010010111111110001111111110110110000011110101111000001000111010111111111010001110001000010000000011011000000101100000110011100001000000001100001111111101100010111001111000000000101011111011011010001010010110000001100010011011010000010000100100001111010100001000011010011110000001111100001111000",
            "INITVAL_07": "00110101000001001111001100111110011110110011001011001000110000110001101010000001001100001000010110110010111101100001101000101110001110111101001011010001010001100010101111101011010000101010110000001000001010011001010000010010100001100110000000100111001101100101001001100000010100000010010011010010001000100011100111011010",
            "INITVAL_08": "00000101111001000000000001001110001111110000001111100010000000000010110111100010000000011101100001110000000011010000110100111111110001110110001111101011110000010011110110101110111100111100101000000000001110111000111100110011101001111100101000111001011010000100001110000101001000010011011100111010001000110110001000000110",
            "INITVAL_09": "00010100110110110011000100111111101011000001001100011000010000010010001100111100000100010100110100110001000001100100101000001111011110100001000011101000110110000000110110011111000000001100101011100111000010111011101111110000101011000111011100001001110100010001000010001101100010110000011111011110011000000110111000100010",
            "INITVAL_0A": "00100001110001011001001000010000011011110010000001000110001000011111100000110010000111101011111000000001110111110110101100011101001011010101000111000110000111000001101110010100000100011010110001000100000110011111001001100001100100011110011000011000010010000101000101110111000000100001011010010101111000010101101110011001",
            "INITVAL_0B": "00101100100000110101001010111110100001010010101101001011000000101010101010110111001010100000100110100010100101100101100100101000101111110011001010000001011010100010011101101011110100100110101111101100001001100000111110000010010101011110000000100100101010100101001000111111010001110010001100111100010100100010100000100001",
            "INITVAL_0C": "00110100111110100000001101001000010000100011010000001011110100110011100100010011001100110001010001000011001010010100111100110010000100110101001100011000111101010011000100001001000000110000100000000110001011111111010101110010111101101000001000101110110110001001001011100100011010110010110110110010100100101101000111000001",
            "INITVAL_0D": "00111011000101001011001110101100010100010011101001110011000000111010000111101000001110011100011110010011100101101110010000111001000100101001001110001011010001110011100001010011111100110111111100010001001101111000101111000011011100100100000100110110101110100000001101100100110110010011010111011110110000110101011011011001",
            "INITVAL_0E": "00111110110001000110001111101001101111000011111001110000101000111110010000110010001111100001001100100011110111100000101100111101101010111100001111010111010001110011110100111010101000111100111111100111001111001011111111000011110001111110101000111100001110110010001110111111010100110011101110101100110000111011011000011111",
            "INITVAL_0F": "00000000000000000000001111111111111011000011111111111011000100111111111101001110001111111110110001000011111111100001001000111111110100111001001111111100001110000011111110110001000000111111100111000001001111111000010010100011111101101010110000111111010011100110001111110010111110010011111100001110010100111110111010101001",
            "INITVAL_10": "00111110110001000110001111101110101010010011111100001110010100111111001011111001001111110100111001100011111101101010110000111111100001001010001111111001110000010011111110110001000000111111110000111000001111111101001110010011111111100001001000111111111011000100001111111111010011100011111111111011000100111111111111101100",
            "INITVAL_11": "00111011000101001011001110110110000111110011101110101100110000111011111101010011001111000011101100100011110001111110101000111100101111111100001111001111111001110011110100111010101000111101011101000111001111011010101111000011110111100000101100111110000100110010001111100100001100100011111001110000101000111110100110111100",
            "INITVAL_12": "00110100111110100000001101010110110110010011010111011110110000110110010011011001001101101011101000000011011100100100000100110111100010111100001101111111000100010011100001010011111100111000101101000111001110010001001010010011100101101110010000111001110001111001001110100001111010000011101001110011000000111010110001010001",
            "INITVAL_13": "00101100100000110101001011010001110000010010110110110010100100101110010001101011001011101101100010010010111101101000001000101111111101010111001100001000000001100011000100001001000000110001100011110101001100100001001101010011001010010100111100110011000101000100001100111001000100110011010000001011110100110100100001000010",
            "INITVAL_14": "00100001110001011001001000101000001000010010001100111100010100100011111101000111001001001010101001010010010101011110000000100110000011111000001001101011111011000010011101101011110100101000000101101010001010001011111100110010100101100101100100101010000010011010001010101010101101110010101101001011000000101011111010000101",
            "INITVAL_15": "00010100110110110011000101011011100110010001011010010101111000010111011100000010000110000100100001010001100100011110011000011001111100100110000110101100010001000001101110010100000100011100011000011100000111010010110101010001110111110110101100011110101111100000000111111000001100100010000001000110001000100001000001101111",
            "INITVAL_16": "00000101111001000000000001101110001000100000011111011110011000001000110110001011000010011101000100010000101011000111011100001011101110111111000011001010111001110000110110011111000000001110100011011000000011110111101000010001000001100100101000010001010011010011000100100011001111000001001100011000010000010011111110101100",
            "INITVAL_17": "00110101000001001111001101100010000001100011011100111010001000111000010100100001001110010110100001000011101001111100101000111011100011110011001111001010000000000011110110101110111100111110101111000001001111111100011101100000000011010000110100000001110110000111000000101101111000100000001111100010000000000100111000111111",
            "INITVAL_18": "00100010011001111001001000111001110110100010010011010010001000100110000001010000001001110011011001010010100001100110000000101001100101000001001010101100000010000010101111101011010000101101000101000110001011100011101111010010111101100001101000110000100001011011001100011010100000010011001011001000110000110011111001111011",
            "INITVAL_19": "00001110001110011101000011111000011110000001000011010011110000010010000111101010000100110110100000100001010010110000001100010101111101101101000101110011110000000001100001111111101100011001110000100000000110110000001011000001110001000010000000011101011111111101000111101011110000010001111111110110110000100001001011111111",
            "INITVAL_1A": "00111000101011010111001110100000111110000011101101110000011000111100110100000001001111100010111010010011111110001011110100000000111001111110000000100100001010110000001110011100001100000100111101001000000001100100101110000000011110100001001100001000111101011001000010100100100010100000101110011010011000001100111010101101",
            "INITVAL_1B": "00100001111101111000001000110110101010010010010011011100101000100110010011011100001001111011110111100010100100101101000000101010100110110010001011000000100000110010110101110100010000101110110111110011001100000100100100100011000110110001111100110011000110011011001101001000000001010011010111100101110100110111010010100011",
            "INITVAL_1C": "00001010010100000001000010111101000010000000110101010000010000001110110011110011000100000100110101110001000111001010111000010011010001111000000101001100001101100001011000111110011000010111101110001001000110010011000111110001101010101010011100011100001000100001000111011001100011010001111100001110101000100000100000111000",
            "INITVAL_1D": "00110001111100010111001100110111101110010011010100000101010000110110100011100110001110000001011100000011100110011111000100111011001001101001001111001010110110010011111000110011111100111111101110011011000000010011111011100000001011000011011000000100010001110100000001011100101010000000011101001101000100001000110011101110",
            "INITVAL_1E": "00011001000101111010000110101010011110110001110000110111100000011101110001110000000111110101011001000010000011100101010000100010011100111110001001000000001000100010010110010000001000100111000111011011001010001010101011100010101000110111101100101011110001000010001011010101000000100010111011011011101100110000011001101100",
            "INITVAL_1F": "00111110011011011111000000011001001000010000001100100100001100000100101101100100000001100100100001010000011111011010010000001001011011000011000010101111111000000000110010001111101100001110001000010100000011111011001010110001000101000100000000010010110101010010000101000110011000010001010111110110110100010111100001110101",
            "INITVAL_20": "00100101010110000101001001101110100001100010100001111000101100101010000010010011001010111001100111110010110100101010111000101110101111000000001100000100110101010011000111011110110000110011011100000101001101010000001000000011011010010011110100111000001001011100001110011011011110110011101101001001110000111100110110111101",
            "INITVAL_21": "00001100100001000111000011100000111010010000111110011001010000010001001001000101000100101010111111100001010000111011111000010101110010000101000101110101010100100001100011100010010100011010011011111110000110111111110111100001110110001100001000011111000110101100001000001010100111000010001000111001000000100011110010001000",
            "INITVAL_22": "00110100001011111000001101011010111111110011011100110001001000111000101100101111001110100011010110000011101110111000110000111101001111001010001111101100000100100000000001000110010100000001110011000001000000110101001001110000010011011001011100000110011000001111000001111110100100000000100101110001101000001010111110101100",
            "INITVAL_23": "00011100100101010111000111100000100010000001111101111100100000100000111100010110001000100110011100110010001111011101111100100101010101011001001001101100111000010010100001000111011100101001110000011010001010110011110010100010110010111000100000101110001101010010001011111011001010010011000100110000110100110010101011111100",
            "INITVAL_24": "00000101111100001000000001110101001010010000100010110101110100001010000110100011000010110111111110110000110011100110010100001110010011100001000011111011011011100001000100100000110100010010100010111100000100111111011111010001010101100100111000010110110100110000000110000100001000100001100110110010010000011011001000110110",
            "INITVAL_25": "00110000011110001000001100011100011000110011001100010101001100110100011001011010001101011011011101100011011100001010011100111000010111101101001110011011010010000011101100001011100000111100011000111101001111011011110101010011111100011000001000000000011101000011000000011101000101110000001100101111111100000100100011111010",
            "INITVAL_26": "00011100011000100110000111011001100001110001111011010000000100100000000010010100001000010100001111110010001010000000001100100011101111100000001001001111110101000010011000111110000000100111100000000101001010001100010000000010101000001001001100101011010011111101001011001001011111100010110111100001011000101111001011000100",
            "INITVAL_27": "00001001110111111010000010101111101100010000110000011000010100001101001101110100000011100101011111110000111101111010010100010000100111100110000100011100010000110001001011101011101000010100000101001100000101010011111110000001011001101011111100010111100110100000000110001100100110110001100111111011000000011011001011011110",
            "INITVAL_28": "00111001000111011110001110100001110000000011101100011100000100111100000111100000001111010010000111100011111000100111100100111111001011110011000000000011100010100000000101000011111100000010010100010001000000110110000000000000010001110000110100000101100000110110000001101001011111000000011110101101111100001000110001011110",
            "INITVAL_29": "00101010010001100111001010110010010011010010110000000101010000101100111001111100001011011100110001000010111010110010110100101111100110110110001100001000010111110011000101110010100000110010011000010000001100110101000110010011010001000100000100110101001110001001001101100010111011110011011100100111010100111000001000011010",
            "INITVAL_2A": "00011101011111011111000111100011101001110001111011111001000100011111101110011110001000000111110011100010000101000010000000100010000010010101001000101101001010110010001110011110010000100100011010111111001001010011101111000010011000001101101000100110111000011010001001111011011110110010100010001111111000101001011010100010",
            "INITVAL_2B": "00010010111000111111000100110111110010110001010000010111101100010100101101010000000101010101010010010001010111110110011000010110100110100111000101110100000011010001011111101001011000011000100101000011000110010100000101000001100111110000100000011010101000100000000110110101010110110001110000001011100100011100110000111011",
            "INITVAL_2C": "00001010100100100111000010110000011000000000101101111011111000001011111101000011000011000110111011010000110011101011110000001101011010110001000011011110110010110000111001110000101100001110111101110000000011110111111110100001000000001010100100010000100101111110000100010010011101110001000110111001010100010010010011010111",
            "INITVAL_2D": "00000100100111100001000001001110101101010000010100111010111100000101100011010000000001011110000110000000011000111000011100000110100100011100000001101110110101110000011101001011100100000111101011000001000010000000111011110000100001110100010000001000110110111111000010010100011000000000100110110010011100001010001000010100",
            "INITVAL_2E": "00000001000101010111000000010011101110100000000101100100010000000001100011110110000000011011110011100000000111101100111000000010000111110101000000100101010001000000001010001011100100000010110001010110000000110000000110010000001101000000010000000011100000010110000000111100010011100000010000001010110100000100010100110100",
            "INITVAL_2F": "00000000000000010100000000000000000000000000000000000001010000000000000001001111000000000000101100100000000000010011110000000000000111101110000000000010110001110000000000111100100000000000010011110000000000000110001111110000000001111011011000000000100101010100000000001011000110100000000011010000011100000000111100011011",
            "INITVAL_30": "00000001011001000100000000010011101110100000000100010101011100000000111100011011000000001101000001110000000010110001101000000000100101010100000000000111101101100000000001100011111100000000010011110000000000000011110010000000000000101100011100000000000111101110000000000001001111000000000000001011001000000000000001001111",
            "INITVAL_31": "00000101001110101111000001001110101101010000010010011110000100000100010100110100000001000000101011010000001111000100111000000011100000010110000000110100000001000000001100000001100100000010110001010110000000101000101110010000001001010100010000000010000111110101000000011110110011100000000110111100111000000001100011110110",
            "INITVAL_32": "00001011011110111110000010110000011000000000101010010010011100001010001000010100000010011011001001110000100101000110000000001000110110111111000010000111010001000000100000001110111100000111101011000001000001110100101110010000011011101101011100000110100100011100000001100011100001110000010111100001100000000101100011010000",
            "INITVAL_33": "00010100000101111011000100110111110010110001001011100011111100010010010011010111000100011011100101010001000100100111011100010000100101111110000100000000101010010000111101111111101000001110111101110000000011100111000010110000110111101100101100001101011010110001000011001110101111000000110001101110110100001011111101000011",
            "INITVAL_34": "00011110111110010001000111100011101001110001110101111101111100011100110000111011000111000000101110010001101101010101101100011010101000100000000110011111000010000001100101000001010000011000100101000011000101111110100101100001011101000000110100010110100110100111000101011111011001100001010101010100100100010100101101010000",
            "INITVAL_35": "00101100000001010100001010110010010011010010101001000110011100101001011010100010001010001000111111100010011110110111101100100110111000011010001001100000110110100010010100111011110000100100011010111111001000111001111001000010001011010010101100100010000010010101001000010100001000000010000001111100111000011111101110011110",
            "INITVAL_36": "00111011000111000001001110100001110000000011100100011101111000111000001000011010001101110010011101010011011000101110111100110101001110001001001101000100010000010011001101010001100100110010011000010000001100010111001010000011000010000101111100101111100110110110001011101011001011010010110111001100010000101100111001111100",
            "INITVAL_37": "00001100000110000101000010101111101100010000100111011111101000001000110001011110000001111010110111110000011010010111110000000101100000110110000001000111000011010000001101100000000000000010010100010001000000010100001111110000000000111000101000111111001011110011001111100010011110010011110100100001111000111100000111100000",
            "INITVAL_38": "00011110110100000001000111011001100001110001110001100010011000011011001011011110000110011111101100000001100011001001101100010111100110100000000101100110101111110001010100111111100000010100000101001100000100101110101110100001000111000100001100010000100111100110000011110111101001010000111001010111111100001101001101110100",
            "INITVAL_39": "00110011000101010011001100011100011000110011000001111000100000101111001011000100001011011110000101100010110010010111111000101011010011111101001010100000100100110010100011000100000000100111100000000101001001100011111000000010010011111101010000100011101111100000001000101000000000110010000101000011111100100000000010010100",
            "INITVAL_3A": "00001000101101011101000001110101001010010000010111110000100000000100100011111010000000110010111111110000000111010001011100000000011101000011001111110001100000100011110110111101010100111100011000111101001110110000101110000011100110110100100000111000010111101101001101110000101001110011010110110111011000110100011001011010",
            "INITVAL_3B": "00011111011111001000000111100000100010000001110010010101011100011011001000110110000110011011001001000001100001000010001000010110110100110000000101010110010011100001001111110111110100010010100010111100000100010010000011010000111110110110111000001110010011100001000011001110011001010000101101111111101100001010000110100011",
            "INITVAL_3C": "00110111001100010010001101011010111111110011010000101111100000110010101011111100001100010011000011010010111110110010100100101110001101010010001011001011100010000010101100111100101000101001110000011010001010000100011101110010011011001110000100100101010101011001001000111101110111110010001001100111001100100000111100010110",
            "INITVAL_3D": "00001111100110010100000011100000111010010000110010000100011100001010111110101100000010010111000110100000011111101001000000000110011000001111000001001101100101110000001101010010011100000001110011000001000000000100011001010011111011000001001000111101001111001010001110111011100011000011101000110101100000111000101100101111",
            "INITVAL_3E": "00101000011110001011001001101110100001100010010101011000010100100011110010001000001000100011100100000010000010101001110000011111000110101100000111011000110000100001101111111101111000011010011011111110000110001110001001010001011101010101001000010101110010000101000101000011101111100001001010101111111000010001001001000101",
            "INITVAL_3F": "00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx0011111001101101111100111100110110111101001110110100100111000011100110110111101100111000001001011100001101101001001111010011010100000010000000110011011100000101001100011101111011000011000001001101010100101110101111000000001011010010101011100010101110011001111100101010000010010011",
            "WRITEMODE_A": "READBEFOREWRITE",
            "WRITEMODE_B": "READBEFOREWRITE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v:105.5-111.4"
          },
          "port_directions": {
            "ADA0": "input",
            "ADA1": "input",
            "ADA10": "input",
            "ADA11": "input",
            "ADA12": "input",
            "ADA13": "input",
            "ADA2": "input",
            "ADA3": "input",
            "ADA4": "input",
            "ADA5": "input",
            "ADA6": "input",
            "ADA7": "input",
            "ADA8": "input",
            "ADA9": "input",
            "ADB0": "input",
            "ADB1": "input",
            "ADB10": "input",
            "ADB11": "input",
            "ADB12": "input",
            "ADB13": "input",
            "ADB2": "input",
            "ADB3": "input",
            "ADB4": "input",
            "ADB5": "input",
            "ADB6": "input",
            "ADB7": "input",
            "ADB8": "input",
            "ADB9": "input",
            "CEA": "input",
            "CEB": "input",
            "CLKA": "input",
            "CLKB": "input",
            "DIA0": "input",
            "DIA1": "input",
            "DIA10": "input",
            "DIA11": "input",
            "DIA12": "input",
            "DIA13": "input",
            "DIA14": "input",
            "DIA15": "input",
            "DIA16": "input",
            "DIA17": "input",
            "DIA2": "input",
            "DIA3": "input",
            "DIA4": "input",
            "DIA5": "input",
            "DIA6": "input",
            "DIA7": "input",
            "DIA8": "input",
            "DIA9": "input",
            "DOB0": "output",
            "DOB1": "output",
            "DOB10": "output",
            "DOB11": "output",
            "DOB12": "output",
            "DOB13": "output",
            "DOB14": "output",
            "DOB15": "output",
            "DOB16": "output",
            "DOB17": "output",
            "DOB2": "output",
            "DOB3": "output",
            "DOB4": "output",
            "DOB5": "output",
            "DOB6": "output",
            "DOB7": "output",
            "DOB8": "output",
            "DOB9": "output",
            "OCEA": "input",
            "OCEB": "input",
            "RSTA": "input",
            "RSTB": "input",
            "WEA": "input",
            "WEB": "input"
          },
          "connections": {
            "ADA0": [ "0" ],
            "ADA1": [ "0" ],
            "ADA10": [ "0" ],
            "ADA11": [ "0" ],
            "ADA12": [ "0" ],
            "ADA13": [ "0" ],
            "ADA2": [ "0" ],
            "ADA3": [ "0" ],
            "ADA4": [ "0" ],
            "ADA5": [ "0" ],
            "ADA6": [ "0" ],
            "ADA7": [ "0" ],
            "ADA8": [ "0" ],
            "ADA9": [ "0" ],
            "ADB0": [ "0" ],
            "ADB1": [ "0" ],
            "ADB10": [ 1516 ],
            "ADB11": [ 1514 ],
            "ADB12": [ 1512 ],
            "ADB13": [ 1510 ],
            "ADB2": [ "0" ],
            "ADB3": [ "0" ],
            "ADB4": [ 1528 ],
            "ADB5": [ 1526 ],
            "ADB6": [ 1524 ],
            "ADB7": [ 1522 ],
            "ADB8": [ 1520 ],
            "ADB9": [ 1518 ],
            "CEA": [ "1" ],
            "CEB": [ "1" ],
            "CLKA": [ "x" ],
            "CLKB": [ 1395 ],
            "DIA0": [ "x" ],
            "DIA1": [ "x" ],
            "DIA10": [ "x" ],
            "DIA11": [ "x" ],
            "DIA12": [ "x" ],
            "DIA13": [ "x" ],
            "DIA14": [ "x" ],
            "DIA15": [ "x" ],
            "DIA16": [ "x" ],
            "DIA17": [ "x" ],
            "DIA2": [ "x" ],
            "DIA3": [ "x" ],
            "DIA4": [ "x" ],
            "DIA5": [ "x" ],
            "DIA6": [ "x" ],
            "DIA7": [ "x" ],
            "DIA8": [ "x" ],
            "DIA9": [ "x" ],
            "DOB0": [ 468 ],
            "DOB1": [ 469 ],
            "DOB10": [ 470 ],
            "DOB11": [ 471 ],
            "DOB12": [ 472 ],
            "DOB13": [ 473 ],
            "DOB14": [ 474 ],
            "DOB15": [ 475 ],
            "DOB16": [ 476 ],
            "DOB17": [ 477 ],
            "DOB2": [ 478 ],
            "DOB3": [ 479 ],
            "DOB4": [ 480 ],
            "DOB5": [ 481 ],
            "DOB6": [ 482 ],
            "DOB7": [ 483 ],
            "DOB8": [ 484 ],
            "DOB9": [ 485 ],
            "OCEA": [ "1" ],
            "OCEB": [ "1" ],
            "RSTA": [ "0" ],
            "RSTB": [ "0" ],
            "WEA": [ "0" ],
            "WEB": [ "0" ]
          }
        },
        "sine_wave.table.1.0.0": {
          "hide_name": 0,
          "type": "DP16KD",
          "parameters": {
            "CLKAMUX": "CLKA",
            "CLKBMUX": "INV",
            "DATA_WIDTH_A": "00000000000000000000000000010010",
            "DATA_WIDTH_B": "00000000000000000000000000010010",
            "GSR": "DISABLED",
            "INITVAL_00": "00xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx000000",
            "INITVAL_01": "00xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx000000",
            "INITVAL_02": "00xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx000000",
            "INITVAL_03": "00xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx000001",
            "INITVAL_04": "00xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx000001",
            "INITVAL_05": "00xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx000001",
            "INITVAL_06": "00xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx000010",
            "INITVAL_07": "00xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx000010",
            "INITVAL_08": "00xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx000010",
            "INITVAL_09": "00xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx000011",
            "INITVAL_0A": "00xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx000011",
            "INITVAL_0B": "00xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx000011",
            "INITVAL_0C": "00xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx000011",
            "INITVAL_0D": "00xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx000011",
            "INITVAL_0E": "00xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx000011",
            "INITVAL_0F": "00xxxxxxxxxxxx00010000xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx000011",
            "INITVAL_10": "00xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx000011",
            "INITVAL_11": "00xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx000011",
            "INITVAL_12": "00xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx000011",
            "INITVAL_13": "00xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx000011",
            "INITVAL_14": "00xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx000011",
            "INITVAL_15": "00xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx000011",
            "INITVAL_16": "00xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx000011",
            "INITVAL_17": "00xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx00001100xxxxxxxxxxxx000011",
            "INITVAL_18": "00xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx000010",
            "INITVAL_19": "00xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx000010",
            "INITVAL_1A": "00xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx00001000xxxxxxxxxxxx000010",
            "INITVAL_1B": "00xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx000001",
            "INITVAL_1C": "00xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx000001",
            "INITVAL_1D": "00xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx00000100xxxxxxxxxxxx000001",
            "INITVAL_1E": "00xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx000000",
            "INITVAL_1F": "00xxxxxxxxxxxx11111100xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx00000000xxxxxxxxxxxx000000",
            "INITVAL_20": "00xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx111111",
            "INITVAL_21": "00xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx111111",
            "INITVAL_22": "00xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx111111",
            "INITVAL_23": "00xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx111110",
            "INITVAL_24": "00xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx111110",
            "INITVAL_25": "00xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx111110",
            "INITVAL_26": "00xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx111101",
            "INITVAL_27": "00xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx111101",
            "INITVAL_28": "00xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx111101",
            "INITVAL_29": "00xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx111100",
            "INITVAL_2A": "00xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx111100",
            "INITVAL_2B": "00xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx111100",
            "INITVAL_2C": "00xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx111100",
            "INITVAL_2D": "00xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx111100",
            "INITVAL_2E": "00xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx111100",
            "INITVAL_2F": "00xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx111100",
            "INITVAL_30": "00xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx111100",
            "INITVAL_31": "00xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx111100",
            "INITVAL_32": "00xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx111100",
            "INITVAL_33": "00xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx111100",
            "INITVAL_34": "00xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx111100",
            "INITVAL_35": "00xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx111100",
            "INITVAL_36": "00xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx111100",
            "INITVAL_37": "00xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx11110000xxxxxxxxxxxx111100",
            "INITVAL_38": "00xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx111101",
            "INITVAL_39": "00xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx111101",
            "INITVAL_3A": "00xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx11110100xxxxxxxxxxxx111101",
            "INITVAL_3B": "00xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx111110",
            "INITVAL_3C": "00xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx111110",
            "INITVAL_3D": "00xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx11111000xxxxxxxxxxxx111110",
            "INITVAL_3E": "00xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx111111",
            "INITVAL_3F": "00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx11111100xxxxxxxxxxxx111111",
            "WRITEMODE_A": "READBEFOREWRITE",
            "WRITEMODE_B": "READBEFOREWRITE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v:105.5-111.4"
          },
          "port_directions": {
            "ADA0": "input",
            "ADA1": "input",
            "ADA10": "input",
            "ADA11": "input",
            "ADA12": "input",
            "ADA13": "input",
            "ADA2": "input",
            "ADA3": "input",
            "ADA4": "input",
            "ADA5": "input",
            "ADA6": "input",
            "ADA7": "input",
            "ADA8": "input",
            "ADA9": "input",
            "ADB0": "input",
            "ADB1": "input",
            "ADB10": "input",
            "ADB11": "input",
            "ADB12": "input",
            "ADB13": "input",
            "ADB2": "input",
            "ADB3": "input",
            "ADB4": "input",
            "ADB5": "input",
            "ADB6": "input",
            "ADB7": "input",
            "ADB8": "input",
            "ADB9": "input",
            "CEA": "input",
            "CEB": "input",
            "CLKA": "input",
            "CLKB": "input",
            "DIA0": "input",
            "DIA1": "input",
            "DIA10": "input",
            "DIA11": "input",
            "DIA12": "input",
            "DIA13": "input",
            "DIA14": "input",
            "DIA15": "input",
            "DIA16": "input",
            "DIA17": "input",
            "DIA2": "input",
            "DIA3": "input",
            "DIA4": "input",
            "DIA5": "input",
            "DIA6": "input",
            "DIA7": "input",
            "DIA8": "input",
            "DIA9": "input",
            "DOB0": "output",
            "DOB1": "output",
            "DOB10": "output",
            "DOB11": "output",
            "DOB12": "output",
            "DOB13": "output",
            "DOB14": "output",
            "DOB15": "output",
            "DOB16": "output",
            "DOB17": "output",
            "DOB2": "output",
            "DOB3": "output",
            "DOB4": "output",
            "DOB5": "output",
            "DOB6": "output",
            "DOB7": "output",
            "DOB8": "output",
            "DOB9": "output",
            "OCEA": "input",
            "OCEB": "input",
            "RSTA": "input",
            "RSTB": "input",
            "WEA": "input",
            "WEB": "input"
          },
          "connections": {
            "ADA0": [ "0" ],
            "ADA1": [ "0" ],
            "ADA10": [ "0" ],
            "ADA11": [ "0" ],
            "ADA12": [ "0" ],
            "ADA13": [ "0" ],
            "ADA2": [ "0" ],
            "ADA3": [ "0" ],
            "ADA4": [ "0" ],
            "ADA5": [ "0" ],
            "ADA6": [ "0" ],
            "ADA7": [ "0" ],
            "ADA8": [ "0" ],
            "ADA9": [ "0" ],
            "ADB0": [ "0" ],
            "ADB1": [ "0" ],
            "ADB10": [ 1516 ],
            "ADB11": [ 1514 ],
            "ADB12": [ 1512 ],
            "ADB13": [ 1510 ],
            "ADB2": [ "0" ],
            "ADB3": [ "0" ],
            "ADB4": [ 1528 ],
            "ADB5": [ 1526 ],
            "ADB6": [ 1524 ],
            "ADB7": [ 1522 ],
            "ADB8": [ 1520 ],
            "ADB9": [ 1518 ],
            "CEA": [ "1" ],
            "CEB": [ "1" ],
            "CLKA": [ "x" ],
            "CLKB": [ 1395 ],
            "DIA0": [ "x" ],
            "DIA1": [ "x" ],
            "DIA10": [ "x" ],
            "DIA11": [ "x" ],
            "DIA12": [ "x" ],
            "DIA13": [ "x" ],
            "DIA14": [ "x" ],
            "DIA15": [ "x" ],
            "DIA16": [ "x" ],
            "DIA17": [ "x" ],
            "DIA2": [ "x" ],
            "DIA3": [ "x" ],
            "DIA4": [ "x" ],
            "DIA5": [ "x" ],
            "DIA6": [ "x" ],
            "DIA7": [ "x" ],
            "DIA8": [ "x" ],
            "DIA9": [ "x" ],
            "DOB0": [ 498 ],
            "DOB1": [ 499 ],
            "DOB10": [ 1531 ],
            "DOB11": [ 1532 ],
            "DOB12": [ 1533 ],
            "DOB13": [ 1534 ],
            "DOB14": [ 1535 ],
            "DOB15": [ 1536 ],
            "DOB16": [ 1537 ],
            "DOB17": [ 1538 ],
            "DOB2": [ 500 ],
            "DOB3": [ 501 ],
            "DOB4": [ 502 ],
            "DOB5": [ 503 ],
            "DOB6": [ 1539 ],
            "DOB7": [ 1540 ],
            "DOB8": [ 1541 ],
            "DOB9": [ 1542 ],
            "OCEA": [ "1" ],
            "OCEB": [ "1" ],
            "RSTA": [ "0" ],
            "RSTB": [ "0" ],
            "WEA": [ "0" ],
            "WEB": [ "0" ]
          }
        }
      },
      "netnames": {
        "adsr.clk": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "hdlname": "adsr clk",
            "src": "top.v:43.10-43.38|top.v:95.19-95.22"
          }
        },
        "adsr.clkaudio": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "adsr clkaudio",
            "src": "top.v:43.10-43.38|top.v:108.21-108.29"
          }
        },
        "adsr.clockdivider_for_audioclk.clock_in": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "hdlname": "adsr clockdivider_for_audioclk clock_in",
            "src": "top.v:43.10-43.38|clock.v:8.11-8.19|top.v:103.18-103.95"
          }
        },
        "adsr.clockdivider_for_audioclk.div": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "adsr clockdivider_for_audioclk div",
            "src": "top.v:43.10-43.38|clock.v:11.22-11.25|top.v:103.18-103.95"
          }
        },
        "adsr.factor": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "adsr factor",
            "src": "top.v:43.10-43.38|top.v:95.50-95.56"
          }
        },
        "adsr.gate": {
          "hide_name": 0,
          "bits": [ 432 ],
          "attributes": {
            "hdlname": "adsr gate",
            "src": "top.v:43.10-43.38|top.v:95.30-95.34"
          }
        },
        "adsr.phase": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "adsr phase",
            "src": "top.v:43.10-43.38|top.v:97.13-97.18"
          }
        },
        "audio": {
          "hide_name": 0,
          "bits": [ 468, 469, 478, 479, 480, 481, 482, 483, 484, 485, 470, 471, 472, 473, 474, 475, 476, 477, 498, 499, 500, 501, 502, 503 ],
          "attributes": {
            "src": "top.v:38.17-38.22"
          }
        },
        "audioclk": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "top.v:36.28-36.36"
          }
        },
        "bclk": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "top.v:36.22-36.26"
          }
        },
        "clk_25mhz": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "top.v:3.18-3.27"
          }
        },
        "din": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "top.v:36.10-36.13"
          }
        },
        "factor": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "gn": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 2, "x" ],
          "attributes": {
            "src": "top.v:5.25-5.27"
          }
        },
        "gp": {
          "hide_name": 0,
          "bits": [ 3, 4, 5, 6, 7 ],
          "attributes": {
            "src": "top.v:4.25-4.27"
          }
        },
        "gp_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 857, 20, 15 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "gp_LUT4_A_Z_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "gp_LUT4_A_Z_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 862, 19 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:0.0-0.0|MidiByteReader.v:26.3-84.10|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "gp_LUT4_B_1_Z": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
          }
        },
        "gp_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
          }
        },
        "gp_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 3, 30, 31 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "gp_LUT4_C_Z_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 33, 19 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "gp_LUT4_C_Z_LUT4_Z_C_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 34, 35, 36 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "i2s_instance.audioclk": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "hdlname": "i2s_instance audioclk",
            "src": "top.v:46.13-55.8|i2s.v:9.22-9.30"
          }
        },
        "i2s_instance.bclk": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "i2s_instance bclk",
            "src": "top.v:46.13-55.8|i2s.v:10.22-10.26"
          }
        },
        "i2s_instance.clockdivider_for_audioclk.clock_in": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "hdlname": "i2s_instance clockdivider_for_audioclk clock_in",
            "src": "top.v:46.13-55.8|clock.v:8.11-8.19|i2s.v:36.19-37.60"
          }
        },
        "i2s_instance.clockdivider_for_audioclk.clock_out": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "hdlname": "i2s_instance clockdivider_for_audioclk clock_out",
            "src": "top.v:46.13-55.8|clock.v:9.16-9.25|i2s.v:36.19-37.60"
          }
        },
        "i2s_instance.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "i2s_instance.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
          }
        },
        "i2s_instance.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "i2s_instance.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A": {
          "hide_name": 0,
          "bits": [ 68, 69, 70, 71 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter": {
          "hide_name": 0,
          "bits": [ 80, 60, 61, 81, 82, 62, 83, 84, 63, 85, 86, 87, 72, 73, 74, 75, 64, 65, 76, 77, 78, 79, 66, 67, 56, 57, 58, 59 ],
          "attributes": {
            "hdlname": "i2s_instance clockdivider_for_audioclk counter",
            "src": "top.v:46.13-55.8|clock.v:10.15-10.22|i2s.v:36.19-37.60"
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_27_DI": {
          "hide_name": 0,
          "bits": [ 108, 60, 61, 81, 82, 62, 83, 84, 63, 85, 86, 87, 72, 73, 74, 75, 64, 65, 76, 77, 78, 79, 66, 67, 56, 57, 58, 59 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:15.20-15.35|i2s.v:36.19-37.60|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 108, 107, 106, 105, 104, 103, 102, 101, 99, 98, 97, 96, 95, 94, 93, 92, 91, 90, 115, 114, 113, 112, 111, 110, 109, 100, 89, 88 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:15.20-15.35|i2s.v:36.19-37.60|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_13_C": {
          "hide_name": 0,
          "bits": [ 118, 74 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_14_C": {
          "hide_name": 0,
          "bits": [ 119, 73 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_17_C": {
          "hide_name": 0,
          "bits": [ 120, 86, 87, 72 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_20_C": {
          "hide_name": 0,
          "bits": [ 121, 84 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_23_C": {
          "hide_name": 0,
          "bits": [ 122, 82, 83, 62 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_5_C": {
          "hide_name": 0,
          "bits": [ 123, 56, 66, 67 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_8_C": {
          "hide_name": 0,
          "bits": [ 124, 77, 78, 79 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_9_A": {
          "hide_name": 0,
          "bits": [ 117, 64, 65 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "i2s_instance.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 116, 57 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "i2s_instance.clockdivider_for_audioclk.div": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "i2s_instance clockdivider_for_audioclk div",
            "src": "top.v:46.13-55.8|clock.v:11.22-11.25|i2s.v:36.19-37.60"
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_in": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "i2s_instance clockdivider_for_lrclk clock_in",
            "src": "top.v:46.13-55.8|clock.v:8.11-8.19|i2s.v:31.20-32.62"
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "hdlname": "i2s_instance clockdivider_for_lrclk clock_out",
            "src": "top.v:46.13-55.8|clock.v:9.16-9.25|i2s.v:31.20-32.62"
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "top.v:46.13-55.8|clock.v:13.5-19.8|i2s.v:31.20-32.62"
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 126, 127 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C": {
          "hide_name": 0,
          "bits": [ 128, 130, 131 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 133, 135, 136, 137 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 198, 171, 170, 168, 191, 190, 140, 139, 134, 163, 162, 161, 160, 159, 158, 154, 151, 150, 187, 185, 184, 183, 178, 177, 176, 169, 146, 145 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:15.20-15.35|i2s.v:31.20-32.62|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_LUT4_Z_12_C": {
          "hide_name": 0,
          "bits": [ 152, 153 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_LUT4_Z_15_C": {
          "hide_name": 0,
          "bits": [ 138, 155, 156, 157 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_LUT4_Z_5_C": {
          "hide_name": 0,
          "bits": [ 172, 173 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_LUT4_Z_8_C": {
          "hide_name": 0,
          "bits": [ 179, 180, 181, 182 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_LUT4_Z_9_A": {
          "hide_name": 0,
          "bits": [ 147, 148, 149, 186 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 141, 142, 143, 144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_C_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 188, 189, 126 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 130, 131, 192, 193 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "i2s_instance.clockdivider_for_lrclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_1_A": {
          "hide_name": 0,
          "bits": [ 194, 195, 196, 197 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "i2s_instance.clockdivider_for_lrclk.counter": {
          "hide_name": 0,
          "bits": [ 164, 165, 166, 167, 189, 126, 130, 131, 132, 135, 136, 137, 155, 156, 157, 153, 148, 149, 186, 180, 181, 182, 173, 174, 175, 142, 143, 144 ],
          "attributes": {
            "hdlname": "i2s_instance clockdivider_for_lrclk counter",
            "src": "top.v:46.13-55.8|clock.v:10.15-10.22|i2s.v:31.20-32.62"
          }
        },
        "i2s_instance.clockdivider_for_lrclk.counter_TRELLIS_FF_Q_27_DI": {
          "hide_name": 0,
          "bits": [ 198, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:46.13-55.8|clock.v:18.23-18.36|i2s.v:31.20-32.62|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/techmap.v:279.21-279.23",
            "unused_bits": "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27"
          }
        },
        "i2s_instance.clockdivider_for_lrclk.div": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "i2s_instance clockdivider_for_lrclk div",
            "src": "top.v:46.13-55.8|clock.v:11.22-11.25|i2s.v:31.20-32.62"
          }
        },
        "i2s_instance.clocks": {
          "hide_name": 0,
          "bits": [ 199, 9, 200, 201 ],
          "attributes": {
            "hdlname": "i2s_instance clocks",
            "src": "top.v:46.13-55.8|i2s.v:15.18-15.24",
            "unused_bits": "2 3"
          }
        },
        "i2s_instance.ecp5pll_inst.CLKOP": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "hdlname": "i2s_instance ecp5pll_inst CLKOP",
            "src": "top.v:46.13-55.8|hdl/sv/ecp5pll.sv:198.8-198.13|i2s.v:25.5-29.9"
          }
        },
        "i2s_instance.ecp5pll_inst.PHASESEL_HW": {
          "hide_name": 0,
          "bits": [ "1", "0" ],
          "attributes": {
            "hdlname": "i2s_instance ecp5pll_inst PHASESEL_HW",
            "src": "top.v:46.13-55.8|hdl/sv/ecp5pll.sv:197.14-197.25|i2s.v:25.5-29.9"
          }
        },
        "i2s_instance.ecp5pll_inst.clk_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "i2s_instance ecp5pll_inst clk_i",
            "src": "top.v:46.13-55.8|hdl/sv/ecp5pll.sv:31.16-31.21|i2s.v:25.5-29.9"
          }
        },
        "i2s_instance.ecp5pll_inst.clk_o": {
          "hide_name": 0,
          "bits": [ 199, 9, 200, 201 ],
          "attributes": {
            "hdlname": "i2s_instance ecp5pll_inst clk_o",
            "src": "top.v:46.13-55.8|hdl/sv/ecp5pll.sv:32.16-32.21|i2s.v:25.5-29.9",
            "unused_bits": "2 3"
          }
        },
        "i2s_instance.ecp5pll_inst.locked": {
          "hide_name": 0,
          "bits": [ 202 ],
          "attributes": {
            "hdlname": "i2s_instance ecp5pll_inst locked",
            "src": "top.v:46.13-55.8|hdl/sv/ecp5pll.sv:37.16-37.22|i2s.v:25.5-29.9",
            "unused_bits": "0 "
          }
        },
        "i2s_instance.ecp5pll_inst.phasedir": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "i2s_instance ecp5pll_inst phasedir",
            "src": "top.v:46.13-55.8|hdl/sv/ecp5pll.sv:36.16-36.24|i2s.v:25.5-29.9"
          }
        },
        "i2s_instance.ecp5pll_inst.phaseloadreg": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "i2s_instance ecp5pll_inst phaseloadreg",
            "src": "top.v:46.13-55.8|hdl/sv/ecp5pll.sv:36.37-36.49|i2s.v:25.5-29.9"
          }
        },
        "i2s_instance.ecp5pll_inst.phasesel": {
          "hide_name": 0,
          "bits": [ "x", "x" ],
          "attributes": {
            "hdlname": "i2s_instance ecp5pll_inst phasesel",
            "src": "top.v:46.13-55.8|hdl/sv/ecp5pll.sv:35.16-35.24|i2s.v:25.5-29.9"
          }
        },
        "i2s_instance.ecp5pll_inst.phasestep": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "i2s_instance ecp5pll_inst phasestep",
            "src": "top.v:46.13-55.8|hdl/sv/ecp5pll.sv:36.26-36.35|i2s.v:25.5-29.9"
          }
        },
        "i2s_instance.i2s_instance.bclk": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "i2s_instance i2s_instance bclk",
            "src": "top.v:46.13-55.8|i2s.v:52.15-52.19|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.bclkEdge": {
          "hide_name": 0,
          "bits": [ 204, 203 ],
          "attributes": {
            "hdlname": "i2s_instance i2s_instance bclkEdge",
            "src": "top.v:46.13-55.8|i2s.v:62.15-62.23|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.bclkEdge_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 278, 333, 205 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "i2s_instance.i2s_instance.frameSync": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
            "hdlname": "i2s_instance i2s_instance frameSync",
            "src": "top.v:46.13-55.8|i2s.v:64.9-64.18|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.frameSync_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
          }
        },
        "i2s_instance.i2s_instance.frameSync_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 208 ],
          "attributes": {
          }
        },
        "i2s_instance.i2s_instance.frameSync_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 210 ],
          "attributes": {
          }
        },
        "i2s_instance.i2s_instance.inLeft": {
          "hide_name": 0,
          "bits": [ 214, 285, 282, 278, 275, 272, 269, 266, 263, 260, 257, 254, 251, 247, 244, 241, 238, 235, 232, 229, 226, 223, 220, 290 ],
          "attributes": {
            "hdlname": "i2s_instance i2s_instance inLeft",
            "src": "top.v:46.13-55.8|i2s.v:56.22-56.28|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.inRight": {
          "hide_name": 0,
          "bits": [ 214, 285, 282, 278, 275, 272, 269, 266, 263, 260, 257, 254, 251, 247, 244, 241, 238, 235, 232, 229, 226, 223, 220, 290 ],
          "attributes": {
            "hdlname": "i2s_instance i2s_instance inRight",
            "src": "top.v:46.13-55.8|i2s.v:57.22-57.29|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.loutData": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "hdlname": "i2s_instance i2s_instance loutData",
            "src": "top.v:46.13-55.8|i2s.v:54.16-54.24|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.loutData_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 209 ],
          "attributes": {
          }
        },
        "i2s_instance.i2s_instance.lr": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "hdlname": "i2s_instance i2s_instance lr",
            "src": "top.v:46.13-55.8|i2s.v:53.15-53.17|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.lrEdge": {
          "hide_name": 0,
          "bits": [ 211, 212 ],
          "attributes": {
            "hdlname": "i2s_instance i2s_instance lrEdge",
            "src": "top.v:46.13-55.8|i2s.v:63.15-63.21|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", 215, 335, 333, 331, 329, 327, 324, 322, 320, 318, 316, 314, 312, 310, 308, 306, 303, 301, 299, 297, 295, 293, 291, 289, 338, 337, 325, 304, 280, 249, 216, 217, 286, 283, 279, 276, 273, 270, 267, 264, 261, 258, 255, 252, 248, 245, 242, 239, 236, 233, 230, 227, 224, 221, 219, 213 ],
          "attributes": {
            "hdlname": "i2s_instance i2s_instance outputShift",
            "src": "top.v:46.13-55.8|i2s.v:61.16-61.27|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_10_DI": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_11_DI": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_12_DI": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_13_DI": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_14_DI": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_15_DI": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_16_DI": {
          "hide_name": 0,
          "bits": [ 237 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_17_DI": {
          "hide_name": 0,
          "bits": [ 240 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_18_DI": {
          "hide_name": 0,
          "bits": [ 243 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_19_DI": {
          "hide_name": 0,
          "bits": [ 246 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_20_DI": {
          "hide_name": 0,
          "bits": [ 250 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_21_DI": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_22_DI": {
          "hide_name": 0,
          "bits": [ 256 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_23_DI": {
          "hide_name": 0,
          "bits": [ 259 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_24_DI": {
          "hide_name": 0,
          "bits": [ 262 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_25_DI": {
          "hide_name": 0,
          "bits": [ 265 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_26_DI": {
          "hide_name": 0,
          "bits": [ 268 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_27_DI": {
          "hide_name": 0,
          "bits": [ 271 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_28_DI": {
          "hide_name": 0,
          "bits": [ 274 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_29_DI": {
          "hide_name": 0,
          "bits": [ 277 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_30_DI": {
          "hide_name": 0,
          "bits": [ 281 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_31_DI": {
          "hide_name": 0,
          "bits": [ 284 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_32_DI": {
          "hide_name": 0,
          "bits": [ 287 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_33_DI": {
          "hide_name": 0,
          "bits": [ 288 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_34_DI": {
          "hide_name": 0,
          "bits": [ 292 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_35_DI": {
          "hide_name": 0,
          "bits": [ 294 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_36_DI": {
          "hide_name": 0,
          "bits": [ 296 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_37_DI": {
          "hide_name": 0,
          "bits": [ 298 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_38_DI": {
          "hide_name": 0,
          "bits": [ 300 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_39_DI": {
          "hide_name": 0,
          "bits": [ 302 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_40_DI": {
          "hide_name": 0,
          "bits": [ 305 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_41_DI": {
          "hide_name": 0,
          "bits": [ 307 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_42_DI": {
          "hide_name": 0,
          "bits": [ 309 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_43_DI": {
          "hide_name": 0,
          "bits": [ 311 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_44_DI": {
          "hide_name": 0,
          "bits": [ 313 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_45_DI": {
          "hide_name": 0,
          "bits": [ 315 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_46_DI": {
          "hide_name": 0,
          "bits": [ 317 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_47_DI": {
          "hide_name": 0,
          "bits": [ 319 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_48_DI": {
          "hide_name": 0,
          "bits": [ 321 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_49_DI": {
          "hide_name": 0,
          "bits": [ 323 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_50_DI": {
          "hide_name": 0,
          "bits": [ 326 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_51_DI": {
          "hide_name": 0,
          "bits": [ 328 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_52_DI": {
          "hide_name": 0,
          "bits": [ 330 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_53_DI": {
          "hide_name": 0,
          "bits": [ 332 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_54_DI": {
          "hide_name": 0,
          "bits": [ 334 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_55_DI": {
          "hide_name": 0,
          "bits": [ 336 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.outputShift_TRELLIS_FF_Q_9_DI": {
          "hide_name": 0,
          "bits": [ 339 ],
          "attributes": {
            "src": "top.v:46.13-55.8|i2s.v:66.5-87.8|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.i2s_instance.sclk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "i2s_instance i2s_instance sclk",
            "src": "top.v:46.13-55.8|i2s.v:51.15-51.19|i2s.v:39.18-47.8"
          }
        },
        "i2s_instance.inLeft": {
          "hide_name": 0,
          "bits": [ 214, 285, 282, 278, 275, 272, 269, 266, 263, 260, 257, 254, 251, 247, 244, 241, 238, 235, 232, 229, 226, 223, 220, 290 ],
          "attributes": {
            "hdlname": "i2s_instance inLeft",
            "src": "top.v:46.13-55.8|i2s.v:11.22-11.28"
          }
        },
        "i2s_instance.inRight": {
          "hide_name": 0,
          "bits": [ 214, 285, 282, 278, 275, 272, 269, 266, 263, 260, 257, 254, 251, 247, 244, 241, 238, 235, 232, 229, 226, 223, 220, 290 ],
          "attributes": {
            "hdlname": "i2s_instance inRight",
            "src": "top.v:46.13-55.8|i2s.v:12.22-12.29"
          }
        },
        "i2s_instance.loutData": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "hdlname": "i2s_instance loutData",
            "src": "top.v:46.13-55.8|i2s.v:7.22-7.30"
          }
        },
        "i2s_instance.lrclk": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "hdlname": "i2s_instance lrclk",
            "src": "top.v:46.13-55.8|i2s.v:8.22-8.27"
          }
        },
        "i2s_instance.sclk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "i2s_instance sclk",
            "src": "top.v:46.13-55.8|i2s.v:6.22-6.26"
          }
        },
        "i_clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "top.v:9.10-9.15"
          }
        },
        "l": {
          "hide_name": 0,
          "bits": [ 214, 285, 282, 278, 275, 272, 269, 266, 263, 260, 257, 254, 251, 247, 244, 241, 238, 235, 232, 229, 226, 223, 220, 290 ],
          "attributes": {
            "src": "top.v:32.16-32.17"
          }
        },
        "led": {
          "hide_name": 0,
          "bits": [ 11, "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "top.v:6.25-6.28"
          }
        },
        "lrclk": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "top.v:36.15-36.20"
          }
        },
        "midiprocessor.MIDI_RX": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "midiprocessor MIDI_RX",
            "src": "top.v:34.19-34.90|MidiProcessor.v:3.8-3.15"
          }
        },
        "midiprocessor.byteValue": {
          "hide_name": 0,
          "bits": [ 389, 388, 387, 386, 385, 384, 383, 382 ],
          "attributes": {
            "hdlname": "midiprocessor byteValue",
            "src": "top.v:34.19-34.90|MidiProcessor.v:21.12-21.21"
          }
        },
        "midiprocessor.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "midiprocessor clk",
            "src": "top.v:34.19-34.90|MidiProcessor.v:2.8-2.11"
          }
        },
        "midiprocessor.controllerNumber": {
          "hide_name": 0,
          "bits": [ 380, 378, 376, 374, 372, 370, 368, 366 ],
          "attributes": {
            "hdlname": "midiprocessor controllerNumber",
            "src": "top.v:34.19-34.90|MidiProcessor.v:18.11-18.27"
          }
        },
        "midiprocessor.dataByte0": {
          "hide_name": 0,
          "bits": [ 379, 377, 375, 373, 371, 369, 367, 365 ],
          "attributes": {
            "hdlname": "midiprocessor dataByte0",
            "src": "top.v:34.19-34.90|MidiProcessor.v:12.11-12.20"
          }
        },
        "midiprocessor.dataByte0_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 381 ],
          "attributes": {
          }
        },
        "midiprocessor.dataByte1": {
          "hide_name": 0,
          "bits": [ 398, 397, 396, 395, 394, 393, 392, 391 ],
          "attributes": {
            "hdlname": "midiprocessor dataByte1",
            "src": "top.v:34.19-34.90|MidiProcessor.v:13.11-13.20"
          }
        },
        "midiprocessor.dataBytesReceivedCount": {
          "hide_name": 0,
          "bits": [ 404, 402, "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "midiprocessor dataBytesReceivedCount",
            "src": "top.v:34.19-34.90|MidiProcessor.v:15.11-15.33"
          }
        },
        "midiprocessor.dataBytesReceivedCount_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 399 ],
          "attributes": {
          }
        },
        "midiprocessor.dataBytesReceivedCount_TRELLIS_FF_Q_CE_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 382, 406, 405 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.dataBytesReceivedCount_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 404, 402, 405, 401 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isByteAvailable": {
          "hide_name": 0,
          "bits": [ 406 ],
          "attributes": {
            "hdlname": "midiprocessor isByteAvailable",
            "src": "top.v:34.19-34.90|MidiProcessor.v:20.6-20.21"
          }
        },
        "midiprocessor.isDataByteAvailable": {
          "hide_name": 0,
          "bits": [ 407 ],
          "attributes": {
            "hdlname": "midiprocessor isDataByteAvailable",
            "src": "top.v:34.19-34.90|MidiProcessor.v:16.5-16.24"
          }
        },
        "midiprocessor.isDataByteAvailable_LUT4_D_1_Z": {
          "hide_name": 0,
          "bits": [ 413, 409 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isDataByteAvailable_LUT4_D_1_Z_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 412 ],
          "attributes": {
          }
        },
        "midiprocessor.isDataByteAvailable_LUT4_D_1_Z_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 414 ],
          "attributes": {
          }
        },
        "midiprocessor.isDataByteAvailable_LUT4_D_2_B": {
          "hide_name": 0,
          "bits": [ 404, 411, 402, 407 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isDataByteAvailable_LUT4_D_2_B_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 418, 419, 417 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isDataByteAvailable_LUT4_D_2_B_LUT4_D_Z_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 674, 413, 423 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isDataByteAvailable_LUT4_D_2_Z": {
          "hide_name": 0,
          "bits": [ 426, 410, 415, 406 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isDataByteAvailable_LUT4_D_2_Z_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 427, 428, 416, 380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isDataByteAvailable_LUT4_D_B": {
          "hide_name": 0,
          "bits": [ 403, 400 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:37.6-56.13|MidiProcessor.v:0.0-0.0|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "midiprocessor.isDataByteAvailable_LUT4_D_B_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 390 ],
          "attributes": {
          }
        },
        "midiprocessor.isDataByteAvailable_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 408, 417 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isDataByteAvailable_LUT4_D_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 364 ],
          "attributes": {
          }
        },
        "midiprocessor.isDataByteAvailable_LUT4_D_Z_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 429 ],
          "attributes": {
          }
        },
        "midiprocessor.isDataByteAvailable_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 430 ],
          "attributes": {
          }
        },
        "midiprocessor.isDataByteAvailable_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 431 ],
          "attributes": {
          }
        },
        "midiprocessor.isNoteOn": {
          "hide_name": 0,
          "bits": [ 432 ],
          "attributes": {
            "hdlname": "midiprocessor isNoteOn",
            "src": "top.v:34.19-34.90|MidiProcessor.v:4.13-4.21"
          }
        },
        "midiprocessor.isNoteOn_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 356, 355, 354, 353, 351, 350, 349, 348, 347, 346, 345, 344, 343, 342, 363, 362, 361, 360, 359, 358, 357, 352, 341, 340 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:65.12-65.45|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/mul2dsp.v:276.23-276.24"
          }
        },
        "midiprocessor.isNoteOn_LUT4_D_1_A": {
          "hide_name": 0,
          "bits": [ 453, 454, 455 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_LUT4_D_2_A": {
          "hide_name": 0,
          "bits": [ 456, 457, 458 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_LUT4_D_3_A": {
          "hide_name": 0,
          "bits": [ 459, 460, 461 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_LUT4_D_4_A": {
          "hide_name": 0,
          "bits": [ 462, 463, 464 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_LUT4_D_A": {
          "hide_name": 0,
          "bits": [ 450, 451, 452, 432 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_LUT4_D_B": {
          "hide_name": 0,
          "bits": [ 465, 463, 460, 457, 454, 451 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:65.20-65.34|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173.32-173.125|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/techmap.v:266.22-266.23"
          }
        },
        "midiprocessor.isNoteOn_LUT4_D_B_MULT18X18D_P18_P0": {
          "hide_name": 0,
          "bits": [ 467, 441, 440, 439, 438, 437, 436, 435, 449, 448, 447, 446, 445, 444, 443, 442, 434, 433, 1570, 1571, 1572, 1573, 1574, 1575 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:65.20-65.34|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/mul2dsp.v:65.23-65.24",
            "unused_bits": "18 19 20 21 22 23"
          }
        },
        "midiprocessor.isNoteOn_LUT4_D_B_MULT18X18D_P18_P24": {
          "hide_name": 0,
          "bits": [ 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497 ],
          "attributes": {
            "src": "top.v:65.20-65.34|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/mul2dsp.v:148.7-152.6|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/mul2dsp.v:253.6-257.5|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v:1.68-1.69",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
          }
        },
        "midiprocessor.isNoteOn_LUT4_D_C": {
          "hide_name": 0,
          "bits": [ 466, 464, 461, 458, 455, 452 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:65.20-65.34|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173.32-173.125|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/techmap.v:268.22-268.23"
          }
        },
        "midiprocessor.isNoteOn_LUT4_D_C_MULT18X18D_P0_P15": {
          "hide_name": 0,
          "bits": [ 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529 ],
          "attributes": {
            "src": "top.v:65.20-65.34|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/mul2dsp.v:168.6-172.5|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/mul2dsp.v:253.6-257.5|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v:1.68-1.69",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
          }
        },
        "midiprocessor.isNoteOn_LUT4_D_C_MULT18X18D_P0_P6": {
          "hide_name": 0,
          "bits": [ 466, 464, 461, 458, 455, 452, 530, 531, 532, 533, 504, 505, 506, 507, 508 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:65.20-65.34|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/mul2dsp.v:136.29-136.41",
            "unused_bits": "6 7 8 9 10 11 12 13 14"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 534, 534, 534, 534, 534, 534, 534, 534, 534, 534, 534, 534, 534, 534, 534, 534, 534, 534, 534, 534, 534, 534, 534, 534 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiProcessor.v:117.16-117.44|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/techmap.v:270.26-270.27",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 535, 536, 537, 538 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A": {
          "hide_name": 0,
          "bits": [ 542, 543, 544, 545 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_1_D": {
          "hide_name": 0,
          "bits": [ 550, 551, 548, 552 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_2_D": {
          "hide_name": 0,
          "bits": [ 557, 558, 559, 560 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_2_D_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 570, 565, 561 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_1_A": {
          "hide_name": 0,
          "bits": [ 566, 567, 568, 569 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_1_A_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 571, 572, 573 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_1_A_LUT4_A_Z_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 587, 574, 579, 584 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_1_A_LUT4_A_Z_LUT4_B_Z_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 575, 576, 577, 578 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_1_A_LUT4_A_Z_LUT4_B_Z_LUT4_Z_C_LUT4_Z_1_D": {
          "hide_name": 0,
          "bits": [ 592, 593 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_1_A_LUT4_A_Z_LUT4_B_Z_LUT4_Z_C_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 588, 589, 590, 591 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 562, 564 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_3_D": {
          "hide_name": 0,
          "bits": [ 615, 616, 617, 618 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_3_D_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 624, 619, 620 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_3_D_LUT4_D_Z_LUT4_Z_1_D": {
          "hide_name": 0,
          "bits": [ 623, 621, 625 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_3_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 580, 581, 582, 583 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_3_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 632, 631, 626, 630 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_3_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 627, 539, 628, 629 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 640, 641, 642, 546 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_A_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 546, 547, 548, 549 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_2_D": {
          "hide_name": 0,
          "bits": [ 624, 619, 620, 653 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A": {
          "hide_name": 0,
          "bits": [ 658, 659, 660, 661 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_A": {
          "hide_name": 0,
          "bits": [ 646, 647, 648 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_A_LUT4_Z_1_B": {
          "hide_name": 0,
          "bits": [ 669, 670, 671 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_A_LUT4_Z_1_B_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 676, 675, 670, 671 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_A_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 670, 671 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_A_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 647, 649, 650, 668 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_A_LUT4_Z_A_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 686, 687, 688, 689 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 646, 648, 666, 667 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 696, 697, 694, 695 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C_LUT4_Z_C_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 704, 705, 702 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C_LUT4_Z_C_LUT4_Z_B_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 641, 706, 719, 714 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C_LUT4_Z_C_LUT4_Z_B_LUT4_D_Z_LUT4_Z_2_D": {
          "hide_name": 0,
          "bits": [ 715, 716, 717, 718 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C_LUT4_Z_C_LUT4_Z_B_LUT4_D_Z_LUT4_Z_2_D_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 720, 728, 724, 723 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C_LUT4_Z_C_LUT4_Z_B_LUT4_D_Z_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 721, 722 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C_LUT4_Z_C_LUT4_Z_B_LUT4_D_Z_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_C_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 729, 730, 731, 732 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 697, 703, 702, 704 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C_LUT4_Z_D_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 640, 642 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C_LUT4_Z_D_LUT4_A_Z_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 746, 743, 745, 744 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C_LUT4_Z_D_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 747, 748 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_1_C_LUT4_Z_D_LUT4_Z_C_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 649, 650, 651, 652 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_2_B": {
          "hide_name": 0,
          "bits": [ 753, 754, 755 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_2_B_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 756, 772, 765, 760 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_2_B_LUT4_B_Z_LUT4_Z_1_B": {
          "hide_name": 0,
          "bits": [ 761, 762, 763, 764 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_2_B_LUT4_B_Z_LUT4_Z_1_B_LUT4_Z_2_B": {
          "hide_name": 0,
          "bits": [ 585, 770, 586 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_2_B_LUT4_B_Z_LUT4_Z_1_B_LUT4_Z_2_C": {
          "hide_name": 0,
          "bits": [ 592, 771, 596, 770 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_2_B_LUT4_B_Z_LUT4_Z_1_B_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 766, 767, 768, 769 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_2_B_LUT4_B_Z_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 757, 758, 580, 759 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_2_B_LUT4_Z_1_A": {
          "hide_name": 0,
          "bits": [ 773, 775, 725, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_2_B_LUT4_Z_1_A_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 781, 782, 780, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_2_B_LUT4_Z_1_A_LUT4_Z_1_A": {
          "hide_name": 0,
          "bits": [ 707, 708, 709, 710 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 725, 726, 662, 727 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_A_LUT4_Z_2_C": {
          "hide_name": 0,
          "bits": [ 786, 729 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_3_A_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 662, 663, 664, 665 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 539, 540, 541 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_D_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 787, 788, 789, 790 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_D_LUT4_Z_A_LUT4_Z_1_A": {
          "hide_name": 0,
          "bits": [ 791, 630, 792, 793 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_D_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 794, 796, 795 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_D_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_1_C_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 643, 644, 645 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_D_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_1_C_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 797, 798, 799, 796 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_D_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_2_C": {
          "hide_name": 0,
          "bits": [ 672, 805, 804 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_D_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_2_C_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 700, 701, 698, 699 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_D_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_2_D": {
          "hide_name": 0,
          "bits": [ 672, 673, 674 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.isNoteOn_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_D_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 633, 800, 634 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.midiByteReader.MIDI_RX": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "midiprocessor midiByteReader MIDI_RX",
            "src": "top.v:34.19-34.90|MidiByteReader.v:3.11-3.18|MidiProcessor.v:28.16-28.72"
          }
        },
        "midiprocessor.midiByteReader.bitNumber": {
          "hide_name": 0,
          "bits": [ 25, 26, 27, 16, 21, 22, 23, 24 ],
          "attributes": {
            "hdlname": "midiprocessor midiByteReader bitNumber",
            "src": "top.v:34.19-34.90|MidiByteReader.v:20.13-20.22|MidiProcessor.v:28.16-28.72"
          }
        },
        "midiprocessor.midiByteReader.bitNumber_TRELLIS_FF_Q_7_DI": {
          "hide_name": 0,
          "bits": [ 814, 26, 27, 16, 21, 22, 23, 24 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:59.19-59.35|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "midiprocessor.midiByteReader.bitNumber_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 806 ],
          "attributes": {
          }
        },
        "midiprocessor.midiByteReader.bitNumber_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 814, 813, 812, 811, 810, 809, 808, 807 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:59.19-59.35|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "midiprocessor.midiByteReader.bitNumber_TRELLIS_FF_Q_DI_LUT4_Z_3_C": {
          "hide_name": 0,
          "bits": [ 816, 21, 22, 23 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.midiByteReader.bitNumber_TRELLIS_FF_Q_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 815, 24 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.midiByteReader.byteValue": {
          "hide_name": 0,
          "bits": [ 389, 388, 387, 386, 385, 384, 383, 382 ],
          "attributes": {
            "hdlname": "midiprocessor midiByteReader byteValue",
            "src": "top.v:34.19-34.90|MidiByteReader.v:5.19-5.28|MidiProcessor.v:28.16-28.72"
          }
        },
        "midiprocessor.midiByteReader.byteValue_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 818 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiByteReader.v:64.21-64.52|MidiProcessor.v:28.16-28.72"
          }
        },
        "midiprocessor.midiByteReader.byteValue_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 820 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiByteReader.v:64.21-64.52|MidiProcessor.v:28.16-28.72"
          }
        },
        "midiprocessor.midiByteReader.byteValue_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 822 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiByteReader.v:64.21-64.52|MidiProcessor.v:28.16-28.72"
          }
        },
        "midiprocessor.midiByteReader.byteValue_TRELLIS_FF_Q_4_DI": {
          "hide_name": 0,
          "bits": [ 824 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiByteReader.v:64.21-64.52|MidiProcessor.v:28.16-28.72"
          }
        },
        "midiprocessor.midiByteReader.byteValue_TRELLIS_FF_Q_4_DI_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 16, 825, 17, 386 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.midiByteReader.byteValue_TRELLIS_FF_Q_5_DI": {
          "hide_name": 0,
          "bits": [ 826 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiByteReader.v:64.21-64.52|MidiProcessor.v:28.16-28.72"
          }
        },
        "midiprocessor.midiByteReader.byteValue_TRELLIS_FF_Q_5_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 16, 27, 819, 383 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.midiByteReader.byteValue_TRELLIS_FF_Q_6_DI": {
          "hide_name": 0,
          "bits": [ 827 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiByteReader.v:64.21-64.52|MidiProcessor.v:28.16-28.72"
          }
        },
        "midiprocessor.midiByteReader.byteValue_TRELLIS_FF_Q_6_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 16, 27, 821, 384 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.midiByteReader.byteValue_TRELLIS_FF_Q_7_DI": {
          "hide_name": 0,
          "bits": [ 828 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiByteReader.v:64.21-64.52|MidiProcessor.v:28.16-28.72"
          }
        },
        "midiprocessor.midiByteReader.byteValue_TRELLIS_FF_Q_7_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 16, 27, 823, 389 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.midiByteReader.byteValue_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 817 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiByteReader.v:64.21-64.52|MidiProcessor.v:28.16-28.72"
          }
        },
        "midiprocessor.midiByteReader.clk_25": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "midiprocessor midiByteReader clk_25",
            "src": "top.v:34.19-34.90|MidiByteReader.v:2.11-2.17|MidiProcessor.v:28.16-28.72"
          }
        },
        "midiprocessor.midiByteReader.debounceCountDown": {
          "hide_name": 0,
          "bits": [ 838, 836, 834, 854, 852, 850, 848, 846, 844, 842, 840, 832, 830 ],
          "attributes": {
            "hdlname": "midiprocessor midiByteReader debounceCountDown",
            "src": "top.v:34.19-34.90|MidiByteReader.v:22.14-22.31|MidiProcessor.v:28.16-28.72"
          }
        },
        "midiprocessor.midiByteReader.isByteAvailable": {
          "hide_name": 0,
          "bits": [ 406 ],
          "attributes": {
            "hdlname": "midiprocessor midiByteReader isByteAvailable",
            "src": "top.v:34.19-34.90|MidiByteReader.v:4.15-4.30|MidiProcessor.v:28.16-28.72"
          }
        },
        "midiprocessor.midiByteReader.isByteAvailable_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 855 ],
          "attributes": {
          }
        },
        "midiprocessor.midiByteReader.isByteAvailable_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 856, 1623 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:0.0-0.0|MidiByteReader.v:26.3-84.10|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/techmap.v:573.22-573.23",
            "unused_bits": "1 "
          }
        },
        "midiprocessor.midiByteReader.isByteAvailable_TRELLIS_FF_Q_DI_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 858, 860, 48 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.midiByteReader.isByteAvailable_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 859, 43, 47 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.midiByteReader.isByteAvailable_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_Z_B_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 877, 876, 875, 874, 872, 871, 869, 863, 861, 867, 866, 865 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:0.0-0.0|MidiByteReader.v:26.3-84.10|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "midiprocessor.midiByteReader.isByteAvailable_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_Z_B_LUT4_C_Z_LUT4_Z_6_C": {
          "hide_name": 0,
          "bits": [ 862, 873, 40 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.midiByteReader.isByteAvailable_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_Z_B_LUT4_C_Z_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 864, 862 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.midiByteReader.isByteAvailable_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_Z_B_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 862, 868, 42 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.midiByteReader.isByteAvailable_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_Z_B_LUT4_Z_C_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 870, 41, 46 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.midiByteReader.midiCount": {
          "hide_name": 0,
          "bits": [ 37, 38, 39, 40, 41, 46, 42, 43, 47, 48, 44, 45 ],
          "attributes": {
            "hdlname": "midiprocessor midiByteReader midiCount",
            "src": "top.v:34.19-34.90|MidiByteReader.v:21.14-21.23|MidiProcessor.v:28.16-28.72"
          }
        },
        "midiprocessor.midiByteReader.midiState": {
          "hide_name": 0,
          "bits": [ 14, 13, "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "midiprocessor midiByteReader midiState",
            "src": "top.v:34.19-34.90|MidiByteReader.v:19.13-19.22|MidiProcessor.v:28.16-28.72"
          }
        },
        "midiprocessor.midiByteReader.midiState_LUT4_C_2_Z": {
          "hide_name": 0,
          "bits": [ 28, 3, 12 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.midiByteReader.midiState_LUT4_C_2_Z_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 840, 832, 830, 878 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.midiByteReader.midiState_LUT4_C_2_Z_LUT4_Z_D_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 837, 835, 833, 853, 851, 849, 847, 845, 843, 841, 839, 831, 829 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:34.19-34.90|MidiByteReader.v:35.27-35.51|MidiProcessor.v:28.16-28.72|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "midiprocessor.midiByteReader.midiState_LUT4_C_2_Z_LUT4_Z_D_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 846, 844, 842, 879 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.midiByteReader.midiState_LUT4_C_2_Z_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 852, 850, 848, 880 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.midiByteReader.midiState_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 881 ],
          "attributes": {
          }
        },
        "midiprocessor.midiByteReader.midiState_TRELLIS_FF_Q_CE_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 857, 856 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.midiNoteNumber": {
          "hide_name": 0,
          "bits": [ 889, 888, 887, 886, 885, 884, 883, 882 ],
          "attributes": {
            "hdlname": "midiprocessor midiNoteNumber",
            "src": "top.v:34.19-34.90|MidiProcessor.v:17.11-17.25"
          }
        },
        "midiprocessor.midiNoteNumberToSampleTicks.midiNoteNumber": {
          "hide_name": 0,
          "bits": [ 889, 888, 887, 886, 885, 884, 883, 882 ],
          "attributes": {
            "hdlname": "midiprocessor midiNoteNumberToSampleTicks midiNoteNumber",
            "src": "top.v:34.19-34.90|MidiNoteNumberToSampleTicks.v:3.14-3.28|MidiProcessor.v:29.29-29.85"
          }
        },
        "midiprocessor.midiNoteNumberToSampleTicks.noteSampleTicks": {
          "hide_name": 0,
          "bits": [ 1171, 1169, 1187, 1185, 1183, 1181, 1179, 1177, 1175, 1173, 1167, 1165, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "midiprocessor midiNoteNumberToSampleTicks noteSampleTicks",
            "src": "top.v:34.19-34.90|MidiNoteNumberToSampleTicks.v:4.20-4.35|MidiProcessor.v:29.29-29.85"
          }
        },
        "midiprocessor.noteRegister": {
          "hide_name": 0,
          "bits": [ 777, 778, 594, 606, 674, 607, 602, 595, 677, 775, 678, 703, 637, 707, 638, 708, 615, 616, 575, 617, 576, 609, 596, 610, 612, 563, 613, 621, 614, 622, 557, 800, 558, 797, 559, 798, 597, 690, 733, 608, 729, 730, 663, 603, 604, 783, 779, 784, 550, 761, 737, 553, 738, 554, 734, 654, 740, 741, 742, 588, 715, 716, 539, 717, 628, 679, 694, 691, 699, 692, 695, 629, 693, 704, 749, 766, 705, 767, 750, 711, 712, 655, 598, 540, 735, 736, 751, 752, 605, 768, 689, 801, 726, 551, 785, 639, 635, 686, 581, 599, 739, 555, 757, 656, 657, 713, 755, 600, 636, 556, 683, 601, 684, 572, 685, 573, 680, 625, 681, 682, 802, 804, 803, 687, 567, 611, 568, 569 ],
          "attributes": {
            "hdlname": "midiprocessor noteRegister",
            "src": "top.v:34.19-34.90|MidiProcessor.v:25.13-25.25"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_100_DI": {
          "hide_name": 0,
          "bits": [ 893 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_100_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 621, 413, 894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_101_DI": {
          "hide_name": 0,
          "bits": [ 897 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_101_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 613, 413, 898 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_102_DI": {
          "hide_name": 0,
          "bits": [ 900 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_102_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 563, 413, 901 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_103_DI": {
          "hide_name": 0,
          "bits": [ 903 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_103_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 612, 413, 904 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_104_DI": {
          "hide_name": 0,
          "bits": [ 906 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_104_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 610, 413, 907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_105_DI": {
          "hide_name": 0,
          "bits": [ 909 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_105_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 596, 413, 910 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_106_DI": {
          "hide_name": 0,
          "bits": [ 912 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_106_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 609, 413, 913 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_107_DI": {
          "hide_name": 0,
          "bits": [ 915 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_107_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 576, 413, 916 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_108_DI": {
          "hide_name": 0,
          "bits": [ 917 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_108_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 617, 413, 918 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_109_DI": {
          "hide_name": 0,
          "bits": [ 920 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_109_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 575, 413, 921 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_10_DI": {
          "hide_name": 0,
          "bits": [ 892 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_10_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 625, 413, 923 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_110_DI": {
          "hide_name": 0,
          "bits": [ 926 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_110_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 616, 413, 927 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_111_DI": {
          "hide_name": 0,
          "bits": [ 929 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_111_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 615, 413, 930 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_112_DI": {
          "hide_name": 0,
          "bits": [ 933 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_112_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 708, 413, 934 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_113_DI": {
          "hide_name": 0,
          "bits": [ 936 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_113_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 638, 413, 937 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_114_DI": {
          "hide_name": 0,
          "bits": [ 939 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_114_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 707, 413, 940 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_115_DI": {
          "hide_name": 0,
          "bits": [ 942 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_115_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 637, 413, 943 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_116_DI": {
          "hide_name": 0,
          "bits": [ 945 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_116_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 703, 413, 946 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_117_DI": {
          "hide_name": 0,
          "bits": [ 947 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_117_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 678, 413, 948 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_118_DI": {
          "hide_name": 0,
          "bits": [ 949 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_118_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 775, 413, 950 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_119_DI": {
          "hide_name": 0,
          "bits": [ 951 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_119_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 677, 413, 952 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_11_DI": {
          "hide_name": 0,
          "bits": [ 925 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_11_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 680, 413, 953 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_120_DI": {
          "hide_name": 0,
          "bits": [ 956 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_120_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 595, 413, 957 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_121_DI": {
          "hide_name": 0,
          "bits": [ 958 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_121_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 602, 413, 959 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_122_DI": {
          "hide_name": 0,
          "bits": [ 960 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_122_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 607, 413, 961 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_123_DI": {
          "hide_name": 0,
          "bits": [ 962 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_124_DI": {
          "hide_name": 0,
          "bits": [ 963 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_124_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 606, 413, 964 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_125_DI": {
          "hide_name": 0,
          "bits": [ 965 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_125_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 594, 413, 966 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_126_DI": {
          "hide_name": 0,
          "bits": [ 967 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_126_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 778, 413, 968 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_127_DI": {
          "hide_name": 0,
          "bits": [ 969 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_127_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 413, 777, 365, 970 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_12_DI": {
          "hide_name": 0,
          "bits": [ 955 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_12_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 573, 413, 972 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_13_DI": {
          "hide_name": 0,
          "bits": [ 973 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_13_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 685, 413, 974 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_14_DI": {
          "hide_name": 0,
          "bits": [ 975 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_14_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 572, 413, 976 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_15_DI": {
          "hide_name": 0,
          "bits": [ 977 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_15_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 684, 413, 978 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_16_DI": {
          "hide_name": 0,
          "bits": [ 979 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_16_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 601, 413, 980 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_17_DI": {
          "hide_name": 0,
          "bits": [ 981 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_17_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 683, 413, 982 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_18_DI": {
          "hide_name": 0,
          "bits": [ 983 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_18_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 556, 413, 984 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_19_DI": {
          "hide_name": 0,
          "bits": [ 985 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_19_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 636, 413, 986 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 891 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_1_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 568, 413, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_1_DI_LUT4_Z_D_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 420, 371, 938, 422 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_20_DI": {
          "hide_name": 0,
          "bits": [ 989 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_20_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 600, 413, 990 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_21_DI": {
          "hide_name": 0,
          "bits": [ 991 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_21_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 755, 413, 992 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_22_DI": {
          "hide_name": 0,
          "bits": [ 993 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_22_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 713, 413, 994 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_23_DI": {
          "hide_name": 0,
          "bits": [ 995 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_23_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 657, 413, 996 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_24_DI": {
          "hide_name": 0,
          "bits": [ 997 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_24_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 656, 413, 998 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_25_DI": {
          "hide_name": 0,
          "bits": [ 999 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_25_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 757, 413, 1000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_26_DI": {
          "hide_name": 0,
          "bits": [ 1001 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_26_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 555, 413, 1002 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_27_DI": {
          "hide_name": 0,
          "bits": [ 1003 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_27_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 739, 413, 1004 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_28_DI": {
          "hide_name": 0,
          "bits": [ 1005 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_28_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 599, 413, 1006 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_29_DI": {
          "hide_name": 0,
          "bits": [ 1007 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_29_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 581, 413, 1008 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 988 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_2_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 611, 413, 1009 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 371, 422, 941, 420 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_30_DI": {
          "hide_name": 0,
          "bits": [ 1011 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_30_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 686, 413, 1012 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_31_DI": {
          "hide_name": 0,
          "bits": [ 1013 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_31_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 635, 413, 1014 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_32_DI": {
          "hide_name": 0,
          "bits": [ 1015 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_32_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 639, 413, 1016 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_33_DI": {
          "hide_name": 0,
          "bits": [ 1017 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_33_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 785, 413, 1018 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_34_DI": {
          "hide_name": 0,
          "bits": [ 1019 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_34_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 551, 413, 1020 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_35_DI": {
          "hide_name": 0,
          "bits": [ 1021 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_35_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 726, 413, 1022 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_36_DI": {
          "hide_name": 0,
          "bits": [ 1023 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_36_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 801, 413, 1024 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_37_DI": {
          "hide_name": 0,
          "bits": [ 1025 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_37_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 689, 413, 1026 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_38_DI": {
          "hide_name": 0,
          "bits": [ 1027 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_38_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 768, 413, 1028 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_39_DI": {
          "hide_name": 0,
          "bits": [ 1029 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_39_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 605, 413, 1030 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 1010 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_3_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 567, 413, 1031 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_3_DI_LUT4_Z_D_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 420, 371, 944, 422 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_40_DI": {
          "hide_name": 0,
          "bits": [ 1033 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_40_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 752, 413, 1034 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_41_DI": {
          "hide_name": 0,
          "bits": [ 1035 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_41_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 751, 413, 1036 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_42_DI": {
          "hide_name": 0,
          "bits": [ 1037 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_42_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 736, 413, 1038 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_43_DI": {
          "hide_name": 0,
          "bits": [ 1039 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_43_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 735, 413, 1040 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_44_DI": {
          "hide_name": 0,
          "bits": [ 1041 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_44_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 540, 413, 1042 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_45_DI": {
          "hide_name": 0,
          "bits": [ 1043 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_45_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 598, 413, 1044 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_46_DI": {
          "hide_name": 0,
          "bits": [ 1045 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_46_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 655, 413, 1046 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_47_DI": {
          "hide_name": 0,
          "bits": [ 1047 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_47_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 712, 413, 1048 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_48_DI": {
          "hide_name": 0,
          "bits": [ 1049 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_48_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 711, 413, 1050 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_49_DI": {
          "hide_name": 0,
          "bits": [ 1051 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_49_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 750, 413, 1052 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_4_DI": {
          "hide_name": 0,
          "bits": [ 1032 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_4_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 687, 413, 1053 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_4_DI_LUT4_Z_D_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 420, 422, 895, 896 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_50_DI": {
          "hide_name": 0,
          "bits": [ 1055 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_50_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 767, 413, 1056 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_51_DI": {
          "hide_name": 0,
          "bits": [ 1057 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_51_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 705, 413, 1058 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_52_DI": {
          "hide_name": 0,
          "bits": [ 1059 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_52_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 766, 413, 1060 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_53_DI": {
          "hide_name": 0,
          "bits": [ 1061 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_53_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 749, 413, 1062 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_54_DI": {
          "hide_name": 0,
          "bits": [ 1063 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_54_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 704, 413, 1064 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_55_DI": {
          "hide_name": 0,
          "bits": [ 1065 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_55_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 693, 413, 1066 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_56_DI": {
          "hide_name": 0,
          "bits": [ 1067 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_56_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 629, 413, 1068 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_57_DI": {
          "hide_name": 0,
          "bits": [ 1069 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_57_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 695, 413, 1070 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_58_DI": {
          "hide_name": 0,
          "bits": [ 1071 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_58_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 692, 413, 1072 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_59_DI": {
          "hide_name": 0,
          "bits": [ 1073 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_59_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 699, 413, 1074 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_5_DI": {
          "hide_name": 0,
          "bits": [ 1054 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_5_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 803, 413, 1075 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 371, 422, 899, 420 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_60_DI": {
          "hide_name": 0,
          "bits": [ 1077 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_60_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 691, 413, 1078 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_61_DI": {
          "hide_name": 0,
          "bits": [ 1079 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_61_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 694, 413, 1080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_62_DI": {
          "hide_name": 0,
          "bits": [ 1081 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_62_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 679, 413, 1082 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_63_DI": {
          "hide_name": 0,
          "bits": [ 1083 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_63_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 628, 413, 1084 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_64_DI": {
          "hide_name": 0,
          "bits": [ 1085 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_64_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 717, 413, 1086 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_65_DI": {
          "hide_name": 0,
          "bits": [ 1087 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_65_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 539, 413, 1088 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_66_DI": {
          "hide_name": 0,
          "bits": [ 1089 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_66_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 716, 413, 1090 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_67_DI": {
          "hide_name": 0,
          "bits": [ 1091 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_67_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 715, 413, 1092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_68_DI": {
          "hide_name": 0,
          "bits": [ 1093 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_68_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 588, 413, 1094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_69_DI": {
          "hide_name": 0,
          "bits": [ 1095 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_69_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 742, 413, 1096 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_6_DI": {
          "hide_name": 0,
          "bits": [ 1076 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_6_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 804, 413, 1097 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_6_DI_LUT4_Z_D_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 420, 371, 902, 422 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_70_DI": {
          "hide_name": 0,
          "bits": [ 1099 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_70_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 741, 413, 1100 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_71_DI": {
          "hide_name": 0,
          "bits": [ 1101 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_71_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 740, 413, 1102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_72_DI": {
          "hide_name": 0,
          "bits": [ 1103 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_72_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 654, 413, 1104 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_73_DI": {
          "hide_name": 0,
          "bits": [ 1105 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_73_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 734, 413, 1106 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_74_DI": {
          "hide_name": 0,
          "bits": [ 1107 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_74_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 554, 413, 1108 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_75_DI": {
          "hide_name": 0,
          "bits": [ 1109 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_75_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 738, 413, 1110 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_76_DI": {
          "hide_name": 0,
          "bits": [ 1111 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_76_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 553, 413, 1112 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_77_DI": {
          "hide_name": 0,
          "bits": [ 1113 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_77_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 737, 413, 1114 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_78_DI": {
          "hide_name": 0,
          "bits": [ 1115 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_78_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 761, 413, 1116 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_79_DI": {
          "hide_name": 0,
          "bits": [ 1117 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_79_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 550, 413, 1118 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_79_DI_LUT4_Z_D_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 371, 931 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_79_DI_LUT4_Z_D_LUT4_Z_B_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 895, 369, 922, 422 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_7_DI": {
          "hide_name": 0,
          "bits": [ 1098 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_7_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 802, 413, 1119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_7_DI_LUT4_Z_D_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 371, 905, 932, 369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_7_DI_LUT4_Z_D_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 971, 954, 369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_80_DI": {
          "hide_name": 0,
          "bits": [ 1121 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_80_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 784, 413, 1122 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_81_DI": {
          "hide_name": 0,
          "bits": [ 1123 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_81_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 779, 413, 1124 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_82_DI": {
          "hide_name": 0,
          "bits": [ 1125 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_82_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 783, 413, 1126 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_83_DI": {
          "hide_name": 0,
          "bits": [ 1127 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_83_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 604, 413, 1128 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_84_DI": {
          "hide_name": 0,
          "bits": [ 1129 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_84_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 603, 413, 1130 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_85_DI": {
          "hide_name": 0,
          "bits": [ 1131 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_85_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 663, 413, 1132 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_86_DI": {
          "hide_name": 0,
          "bits": [ 1133 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_86_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 730, 413, 1134 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_87_DI": {
          "hide_name": 0,
          "bits": [ 1135 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_87_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 729, 413, 1136 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_88_DI": {
          "hide_name": 0,
          "bits": [ 1137 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_88_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 608, 413, 1138 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_89_DI": {
          "hide_name": 0,
          "bits": [ 1139 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_89_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 733, 413, 1140 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_8_DI": {
          "hide_name": 0,
          "bits": [ 1120 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_8_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 682, 413, 1141 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_8_DI_LUT4_Z_D_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 420, 895, 422, 908 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_90_DI": {
          "hide_name": 0,
          "bits": [ 1143 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_90_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 690, 413, 1144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_90_DI_LUT4_Z_D_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 895, 422, 420, 914 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_91_DI": {
          "hide_name": 0,
          "bits": [ 1145 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_91_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 597, 413, 1146 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_92_DI": {
          "hide_name": 0,
          "bits": [ 1147 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_92_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 798, 413, 1148 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_92_DI_LUT4_Z_D_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 371, 422, 919, 420 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_93_DI": {
          "hide_name": 0,
          "bits": [ 1149 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_93_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 559, 413, 1150 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_94_DI": {
          "hide_name": 0,
          "bits": [ 1151 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_94_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 797, 413, 1152 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_94_DI_LUT4_Z_D_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 420, 422, 895, 928 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_95_DI": {
          "hide_name": 0,
          "bits": [ 1153 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_95_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 558, 413, 1154 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_95_DI_LUT4_Z_D_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 932, 971, 369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_95_DI_LUT4_Z_D_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 369, 367, 971 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_95_DI_LUT4_Z_D_LUT4_Z_C_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 895, 369, 922, 924 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_95_DI_LUT4_Z_D_LUT4_Z_C_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 420, 371, 421, 422 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_96_DI": {
          "hide_name": 0,
          "bits": [ 1155 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_96_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 800, 413, 1156 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_97_DI": {
          "hide_name": 0,
          "bits": [ 1157 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_97_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 557, 413, 1158 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_98_DI": {
          "hide_name": 0,
          "bits": [ 1159 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_98_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 622, 413, 1160 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_99_DI": {
          "hide_name": 0,
          "bits": [ 1161 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_99_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 614, 413, 1162 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_9_DI": {
          "hide_name": 0,
          "bits": [ 1142 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_9_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 681, 413, 1163 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_9_DI_LUT4_Z_D_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 420, 422, 895, 911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 890 ],
          "attributes": {
            "src": "top.v:34.19-34.90|MidiProcessor.v:31.1-119.4"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 569, 413, 1164 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteRegister_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 371, 422, 935, 420 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.noteSampleTicks": {
          "hide_name": 0,
          "bits": [ 1172, 1170, 1188, 1186, 1184, 1182, 1180, 1178, 1176, 1174, 1168, 1166, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "midiprocessor noteSampleTicks",
            "src": "top.v:34.19-34.90|MidiProcessor.v:5.20-5.35"
          }
        },
        "midiprocessor.sampleTicks": {
          "hide_name": 0,
          "bits": [ 1171, 1169, 1187, 1185, 1183, 1181, 1179, 1177, 1175, 1173, 1167, 1165, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "midiprocessor sampleTicks",
            "src": "top.v:34.19-34.90|MidiProcessor.v:22.13-22.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_11_A": {
          "hide_name": 0,
          "bits": [ 1201, 1202, 1197, 1203 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_11_A_LUT4_Z_2_A": {
          "hide_name": 0,
          "bits": [ 1212, 1218, 1362, 1327 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_11_A_LUT4_Z_2_A_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1216, 1205, 1217 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_11_A_LUT4_Z_2_C": {
          "hide_name": 0,
          "bits": [ 1212, 1213, 1214, 1215 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_11_A_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 887, 1229, 886, 1204 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_11_A_LUT4_Z_A_LUT4_D_1_Z": {
          "hide_name": 0,
          "bits": [ 1342, 1234, 1231, 1236 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_11_A_LUT4_Z_A_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1242, 1241, 1239, 1230 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_11_A_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1204, 1205, 1206, 1207 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_11_A_LUT4_Z_C_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1243, 1244, 1245, 1246 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_11_A_LUT4_Z_C_LUT4_Z_C_LUT4_Z_1_D": {
          "hide_name": 0,
          "bits": [ 1254, 1231, 1255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_11_A_LUT4_Z_C_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1256, 889 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_11_A_LUT4_Z_C_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_LUT4_C_1_Z": {
          "hide_name": 0,
          "bits": [ 1258, 1224 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_11_A_LUT4_Z_C_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1233, 1248, 1257, 1261 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_2_B": {
          "hide_name": 0,
          "bits": [ 1263, 1264, 1265 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_2_B_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1259, 1216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_3_C": {
          "hide_name": 0,
          "bits": [ 1210, 1269 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_4_D": {
          "hide_name": 0,
          "bits": [ 1224, 1223, 1277, 1276 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_4_D_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1208, 1278, 1209, 1302 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_4_D_LUT4_D_Z_LUT4_Z_1_D": {
          "hide_name": 0,
          "bits": [ 1270, 1315, 1282 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_5_A": {
          "hide_name": 0,
          "bits": [ 1284, 1288, 1287 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_5_B": {
          "hide_name": 0,
          "bits": [ 1284, 1285, 1273, 1286 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_5_B_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 1263, 1242, 1290, 1291 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_5_B_LUT4_Z_1_C_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1270, 1295, 1292 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_5_B_LUT4_Z_1_C_LUT4_Z_B_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1224, 1267, 1297, 1271 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_5_B_LUT4_Z_1_C_LUT4_Z_B_LUT4_D_Z_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1223, 1296, 1238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_5_B_LUT4_Z_1_C_LUT4_Z_B_LUT4_D_Z_LUT4_Z_A_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1244, 1298, 1301, 1302 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_5_B_LUT4_Z_1_C_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1259, 1258, 1224, 1294 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_5_B_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1229, 1279, 1280, 1216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_5_B_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1270, 1259, 1304, 1289 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_A": {
          "hide_name": 0,
          "bits": [ 1205, 1233 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_B": {
          "hide_name": 0,
          "bits": [ 1308, 1305, 1238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_B_LUT4_C_1_D": {
          "hide_name": 0,
          "bits": [ 1247, 1221, 889, 1256 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_B_LUT4_C_1_Z": {
          "hide_name": 0,
          "bits": [ 1213, 1311, 1314, 1228 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_B_LUT4_C_D": {
          "hide_name": 0,
          "bits": [ 1283, 1205, 1238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_B_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1277, 1309, 1211, 1310 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_B_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1237, 1238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C": {
          "hide_name": 0,
          "bits": [ 1233, 1305, 1306, 1307 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1317, 1318, 1291, 1319 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_1_D": {
          "hide_name": 0,
          "bits": [ 889, 888, 1316 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_1_D_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1232, 1248, 1270 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1247, 1248, 1249 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1323, 1299, 1304, 1325 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_B_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1235, 1265, 1312, 1313 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1303, 1326, 1327, 1300 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_B": {
          "hide_name": 0,
          "bits": [ 886, 1224, 1229, 1326 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_B_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1339, 1329, 1334, 1332 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_B_LUT4_D_Z_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 889, 1260, 1223, 1238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_B_LUT4_D_Z_LUT4_Z_1_C_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1221, 1281, 1337, 1335 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_B_LUT4_D_Z_LUT4_Z_1_C_LUT4_B_Z_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1262, 1336 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_B_LUT4_D_Z_LUT4_Z_1_C_LUT4_B_Z_LUT4_Z_B_LUT4_C_1_Z": {
          "hide_name": 0,
          "bits": [ 1315, 1222 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_B_LUT4_D_Z_LUT4_Z_1_C_LUT4_B_Z_LUT4_Z_B_LUT4_C_1_Z_LUT4_B_D": {
          "hide_name": 0,
          "bits": [ 1259, 1315, 1221, 1338 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_B_LUT4_D_Z_LUT4_Z_1_C_LUT4_B_Z_LUT4_Z_B_LUT4_C_2_Z": {
          "hide_name": 0,
          "bits": [ 1248, 1223 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_B_LUT4_D_Z_LUT4_Z_1_C_LUT4_B_Z_LUT4_Z_B_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1240, 1224 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_B_LUT4_D_Z_LUT4_Z_1_C_LUT4_B_Z_LUT4_Z_B_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1224, 1308, 1205, 1238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_D": {
          "hide_name": 0,
          "bits": [ 1299, 1300 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1328, 1340, 1226, 1341 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1249, 1323, 1303, 1324 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1318, 1343 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_B_LUT4_C_D": {
          "hide_name": 0,
          "bits": [ 1221, 1267, 1343 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_B_LUT4_C_D_LUT4_D_C": {
          "hide_name": 0,
          "bits": [ 1266, 1267, 1216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_B_LUT4_C_D_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1270, 1308, 1226, 1344 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_B_LUT4_C_D_LUT4_D_Z_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1197, 1198, 1199, 1200 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 889, 1293 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1251, 1348, 1347, 1292 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_7_B": {
          "hide_name": 0,
          "bits": [ 1349, 1322, 1350 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_7_B_LUT4_Z_1_B": {
          "hide_name": 0,
          "bits": [ 1354, 1355, 1227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_7_B_LUT4_Z_1_B_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1274, 1301, 1356, 1357 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_7_B_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z_1_D": {
          "hide_name": 0,
          "bits": [ 1387, 1358, 1261, 1359 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_7_B_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 1295, 1351, 1221, 1355 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_7_B_LUT4_Z_1_C_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1189, 1190, 1191, 1192 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_7_B_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 1342, 1362 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_7_B_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1270, 1351, 1352, 1353 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_7_B_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1238, 1295, 1353 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_7_B_LUT4_Z_D_LUT4_D_1_Z": {
          "hide_name": 0,
          "bits": [ 1345, 1370, 1369, 1291 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_7_B_LUT4_Z_D_LUT4_D_B": {
          "hide_name": 0,
          "bits": [ 1366, 1367, 1247, 1353 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_7_C": {
          "hide_name": 0,
          "bits": [ 1320, 1321, 1322 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_A": {
          "hide_name": 0,
          "bits": [ 1371, 1372, 1373, 1363 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_A_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1374, 1375, 1376, 1365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_A_LUT4_Z_A_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 1212, 1225, 1379, 1380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_A_LUT4_Z_A_LUT4_Z_1_C_LUT4_Z_1_D": {
          "hide_name": 0,
          "bits": [ 1221, 1283, 1381 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_A_LUT4_Z_A_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1238, 1259, 1377, 1378 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_A_LUT4_Z_A_LUT4_Z_C_LUT4_Z_1_D": {
          "hide_name": 0,
          "bits": [ 1224, 1232, 1384, 1383 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_A_LUT4_Z_A_LUT4_Z_C_LUT4_Z_1_D_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1243, 1254, 1260, 1333 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_A_LUT4_Z_A_LUT4_Z_C_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1281, 1232, 1221, 1382 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B": {
          "hide_name": 0,
          "bits": [ 1372, 1385 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_C_D": {
          "hide_name": 0,
          "bits": [ 1239, 1289, 1386, 1385 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_C_D_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1251, 1321, 1360, 1361 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_C_D_LUT4_C_Z_LUT4_Z_1_A": {
          "hide_name": 0,
          "bits": [ 1238, 1283, 1387 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_C_D_LUT4_C_Z_LUT4_Z_1_A_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 888, 1262 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_C_D_LUT4_C_Z_LUT4_Z_1_A_LUT4_Z_D_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1219, 1204, 1220, 1221 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1273, 1274, 1275, 1276 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_C_Z_LUT4_Z_1_B": {
          "hide_name": 0,
          "bits": [ 1366, 1238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_C_Z_LUT4_Z_1_B_LUT4_C_1_Z": {
          "hide_name": 0,
          "bits": [ 1225, 1226, 1227, 1228 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_C_Z_LUT4_Z_1_D": {
          "hide_name": 0,
          "bits": [ 1270, 1259, 1271, 1272 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1351, 1233 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_Z_C_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1320, 1345, 1346, 1327 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_Z_C_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 889, 888, 1268 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_B_LUT4_Z_C_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1229, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_C": {
          "hide_name": 0,
          "bits": [ 1330, 1288, 1368, 1373 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_C_LUT4_C_A": {
          "hide_name": 0,
          "bits": [ 1330, 1241, 1331 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_C_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1193, 1194, 1195, 1196 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_C_LUT4_C_Z_LUT4_Z_1_A": {
          "hide_name": 0,
          "bits": [ 1266, 889 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_C_LUT4_C_Z_LUT4_Z_1_A_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1221, 1295, 1235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_C_LUT4_C_Z_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1370, 1388, 1389, 1390 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_C_LUT4_C_Z_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1220, 1315, 1221, 1390 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_C_LUT4_C_Z_LUT4_Z_D_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1392, 1391, 1375 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_C_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1250, 1251, 1252, 1253 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.sampleTicks_LUT4_Z_8_D": {
          "hide_name": 0,
          "bits": [ 1363, 1364 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "midiprocessor.status": {
          "hide_name": 0,
          "bits": [ 416, 410, 424, 425 ],
          "attributes": {
            "hdlname": "midiprocessor status",
            "src": "top.v:34.19-34.90|MidiProcessor.v:10.11-10.17"
          }
        },
        "midiprocessor.status_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 1393 ],
          "attributes": {
          }
        },
        "noteTicks": {
          "hide_name": 0,
          "bits": [ 1172, 1170, 1188, 1186, 1184, 1182, 1180, 1178, 1176, 1174, 1168, 1166 ],
          "attributes": {
          }
        },
        "note_on": {
          "hide_name": 0,
          "bits": [ 432 ],
          "attributes": {
            "src": "top.v:21.9-21.16"
          }
        },
        "o_led": {
          "hide_name": 0,
          "bits": [ 11, "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "top.v:14.15-14.20"
          }
        },
        "r": {
          "hide_name": 0,
          "bits": [ 214, 285, 282, 278, 275, 272, 269, 266, 263, 260, 257, 254, 251, 247, 244, 241, 238, 235, 232, 229, 226, 223, 220, 290 ],
          "attributes": {
            "src": "top.v:32.18-32.19"
          }
        },
        "sine_wave.audio": {
          "hide_name": 0,
          "bits": [ 468, 469, 478, 479, 480, 481, 482, 483, 484, 485, 470, 471, 472, 473, 474, 475, 476, 477, 498, 499, 500, 501, 502, 503 ],
          "attributes": {
            "hdlname": "sine_wave audio",
            "src": "top.v:42.14-42.47|top.v:78.66-78.71"
          }
        },
        "sine_wave.clk": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "sine_wave clk",
            "src": "top.v:42.14-42.47|top.v:78.23-78.26"
          }
        },
        "sine_wave.clockaudio": {
          "hide_name": 0,
          "bits": [ 1395 ],
          "attributes": {
            "hdlname": "sine_wave clockaudio",
            "src": "top.v:42.14-42.47|top.v:85.11-85.21"
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_in": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "sine_wave clockdivider_for_audioclk clock_in",
            "src": "top.v:42.14-42.47|clock.v:8.11-8.19|top.v:87.19-87.104"
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out": {
          "hide_name": 0,
          "bits": [ 1395 ],
          "attributes": {
            "hdlname": "sine_wave clockdivider_for_audioclk clock_out",
            "src": "top.v:42.14-42.47|clock.v:9.16-9.25|top.v:87.19-87.104"
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1394 ],
          "attributes": {
            "src": "top.v:42.14-42.47|clock.v:13.5-19.8|top.v:87.19-87.104"
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1396, 1397 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1398, 1399, 1166, 1400 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D_B": {
          "hide_name": 0,
          "bits": [ 1396, 1401, 1166, 1407 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D_B_LUT4_Z_1_B": {
          "hide_name": 0,
          "bits": [ 1399, 1405, 1406, 1396 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D_B_LUT4_Z_1_B_LUT4_Z_1_B": {
          "hide_name": 0,
          "bits": [ 1408, 1409, 1410 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D_B_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_1_A": {
          "hide_name": 0,
          "bits": [ 1412, 1413, 1414, 1415 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D_B_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_1_A_LUT4_Z_2_A": {
          "hide_name": 0,
          "bits": [ 1418, 1419, 1420, 1421 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D_B_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_1_A_LUT4_Z_2_A_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1422, 1423, 1424 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D_B_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1168, 1404 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D_B_LUT4_Z_D_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1174, 1411 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D_B_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1417, 1178, 1416 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D_B_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1180, 1425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D_B_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1184, 1426, 1182 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D_B_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_B_1_D": {
          "hide_name": 0,
          "bits": [ 1427, 1426, 1184, 1429 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D_B_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1430, 1431, 1432, 1428 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D_B_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_B_Z_LUT4_Z_1_B": {
          "hide_name": 0,
          "bits": [ 1433, 1434, 1435 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D_C": {
          "hide_name": 0,
          "bits": [ 1166, 1401, 1402, 1400 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1403 ],
          "attributes": {
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z_1_A": {
          "hide_name": 0,
          "bits": [ 1440, 1441, 1442, 1443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1438, 1439, 1168, 1410 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z_A_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1416, 1176, 1460, 1461 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z_A_LUT4_Z_C_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1178, 1420, 1462, 1463 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z_A_LUT4_Z_C_LUT4_Z_C_LUT4_Z_1_A": {
          "hide_name": 0,
          "bits": [ 1466, 1467, 1468, 1469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z_A_LUT4_Z_C_LUT4_Z_C_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1436, 1170, 1464, 1465 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "sine_wave.clockdivider_for_audioclk.clock_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z_A_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1470, 1468, 1461, 1471 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter": {
          "hide_name": 0,
          "bits": [ 1436, 1437, 1435, 1432, 1427, 1424, 1420, 1416, 1415, 1410, 1399, 1396, 1456, 1457, 1458, 1459, 1452, 1450, 1453, 1454, 1455, 1451, 1444, 1445, 1446, 1447, 1448, 1449 ],
          "attributes": {
            "hdlname": "sine_wave clockdivider_for_audioclk counter",
            "src": "top.v:42.14-42.47|clock.v:10.15-10.22|top.v:87.19-87.104"
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_27_DI": {
          "hide_name": 0,
          "bits": [ 1492, 1624, 1625, 1626, 1627, 1628, 1629, 1630, 1631, 1632, 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|clock.v:18.23-18.36|top.v:87.19-87.104|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/techmap.v:279.21-279.23",
            "unused_bits": "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27"
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1492, 1491, 1490, 1489, 1488, 1487, 1486, 1485, 1483, 1482, 1481, 1480, 1479, 1478, 1477, 1476, 1475, 1474, 1499, 1498, 1497, 1496, 1495, 1494, 1493, 1484, 1473, 1472 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|clock.v:15.20-15.35|top.v:87.19-87.104|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_13_C": {
          "hide_name": 0,
          "bits": [ 1502, 1458, 1459 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_14_C": {
          "hide_name": 0,
          "bits": [ 1503, 1457 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_17_C": {
          "hide_name": 0,
          "bits": [ 1504, 1396, 1456, 1399 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_20_C": {
          "hide_name": 0,
          "bits": [ 1505, 1416, 1415, 1410 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_23_C": {
          "hide_name": 0,
          "bits": [ 1506, 1427, 1424, 1420 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_5_C": {
          "hide_name": 0,
          "bits": [ 1507, 1444, 1445, 1446 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_8_C": {
          "hide_name": 0,
          "bits": [ 1508, 1454, 1455, 1451 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_9_A": {
          "hide_name": 0,
          "bits": [ 1501, 1452, 1453, 1450 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "sine_wave.clockdivider_for_audioclk.counter_TRELLIS_FF_Q_DI_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1500, 1447, 1448, 1449 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "sine_wave.clockdivider_for_audioclk.div": {
          "hide_name": 0,
          "bits": [ 1172, 1170, 1188, 1186, 1184, 1182, 1180, 1178, 1176, 1174, 1168, 1166, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "sine_wave clockdivider_for_audioclk div",
            "src": "top.v:42.14-42.47|clock.v:11.22-11.25|top.v:87.19-87.104"
          }
        },
        "sine_wave.noteTicks": {
          "hide_name": 0,
          "bits": [ 1172, 1170, 1188, 1186, 1184, 1182, 1180, 1178, 1176, 1174, 1168, 1166, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "sine_wave noteTicks",
            "src": "top.v:42.14-42.47|top.v:78.41-78.50"
          }
        },
        "sine_wave.phase": {
          "hide_name": 0,
          "bits": [ 1528, 1526, 1524, 1522, 1520, 1518, 1516, 1514, 1512, 1510 ],
          "attributes": {
            "hdlname": "sine_wave phase",
            "src": "top.v:42.14-42.47|top.v:82.14-82.19"
          }
        },
        "sine_wave.phase_TRELLIS_FF_Q_9_DI": {
          "hide_name": 0,
          "bits": [ 1527, 1526, 1524, 1522, 1520, 1518, 1516, 1514, 1512, 1510 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|top.v:89.17-89.24|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "sine_wave.phase_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1527, 1525, 1523, 1521, 1519, 1517, 1515, 1513, 1511, 1509 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:42.14-42.47|top.v:89.17-89.24|/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "sine_wave.phase_TRELLIS_FF_Q_DI_LUT4_Z_5_C": {
          "hide_name": 0,
          "bits": [ 1530, 1520 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "sine_wave.phase_TRELLIS_FF_Q_DI_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1529, 1514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/bjo/Software/fpga/ulx3s/oss-cad/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "sine_wave.table.1.0.0_DOB6": {
          "hide_name": 0,
          "bits": [ 468, 469, 478, 479, 480, 481, 482, 483, 484, 485, 470, 471, 472, 473, 474, 475, 476, 477, 498, 499, 500, 501, 502, 503, 1539, 1540, 1541, 1542, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538 ],
          "attributes": {
            "unused_bits": "24 25 26 27 28 29 30 31 32 33 34 35"
          }
        },
        "wifi_gpio0": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "top.v:7.20-7.30"
          }
        }
      }
    }
  }
}
