PPA Report for prio_enc_cdc.v (Module: prio_enc_cdc)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 12
FF Count: 49
IO Count: 23
Cell Count: 131

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 282.77 MHz
Reg-to-Reg Critical Path Delay: 3.201 ns

POWER METRICS:
-------------
Total Power Consumption: 1.235 W
