Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Dec  7 16:36:45 2021
| Host         : DESKTOP-B55N7T0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx
| Design       : bd_0_wrapper
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.309        0.000                      0                  576        0.079        0.000                      0                  576        1.858        0.000                       0                   397  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.309        0.000                      0                  576        0.079        0.000                      0                  576        1.858        0.000                       0                   397  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.858ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[8]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.599ns  (logic 0.404ns (15.546%)  route 2.195ns (84.454%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y156        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y156        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter1_reg_reg[1]/Q
                         net (fo=8, routed)           1.168     1.928    bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter1_reg[1]
    SLICE_X20Y155        LUT5 (Prop_lut5_I2_O)        0.047     1.975 r  bd_0_i/hls_inst/inst/m_5_reg_889[0]_i_1/O
                         net (fo=7, routed)           0.553     2.528    bd_0_i/hls_inst/inst/m_5_reg_889[0]_i_1_n_0
    SLICE_X19Y154        LUT5 (Prop_lut5_I0_O)        0.134     2.662 r  bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[8]_srl2_i_1/O
                         net (fo=1, routed)           0.474     3.136    bd_0_i/hls_inst/inst/p_0_in[8]
    SLICE_X18Y150        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[8]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y150        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[8]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X18Y150        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     5.445    bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[8]_srl2
  -------------------------------------------------------------------
                         required time                          5.445    
                         arrival time                          -3.136    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_879_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[41]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.447ns (17.372%)  route 2.126ns (82.628%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y157        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_879_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y157        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/sub_ln962_reg_879_reg[0]/Q
                         net (fo=31, routed)          0.677     1.437    bd_0_i/hls_inst/inst/sub_ln962_reg_879[0]
    SLICE_X22Y153        LUT3 (Prop_lut3_I1_O)        0.047     1.484 r  bd_0_i/hls_inst/inst/p_Result_4_reg_894[0]_i_5/O
                         net (fo=4, routed)           0.580     2.063    bd_0_i/hls_inst/inst/p_Result_4_reg_894[0]_i_5_n_0
    SLICE_X20Y153        LUT6 (Prop_lut6_I0_O)        0.134     2.197 r  bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[49]_srl2_i_3/O
                         net (fo=6, routed)           0.480     2.678    bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[49]_srl2_i_3_n_0
    SLICE_X19Y152        LUT6 (Prop_lut6_I0_O)        0.043     2.721 r  bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[41]_srl2_i_1/O
                         net (fo=1, routed)           0.390     3.110    bd_0_i/hls_inst/inst/p_0_in[41]
    SLICE_X18Y152        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[41]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y152        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[41]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X18Y152        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     5.428    bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[41]_srl2
  -------------------------------------------------------------------
                         required time                          5.428    
                         arrival time                          -3.110    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.336ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[32]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 0.404ns (15.711%)  route 2.167ns (84.289%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y156        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y156        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter1_reg_reg[1]/Q
                         net (fo=8, routed)           1.168     1.928    bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter1_reg[1]
    SLICE_X20Y155        LUT5 (Prop_lut5_I2_O)        0.047     1.975 r  bd_0_i/hls_inst/inst/m_5_reg_889[0]_i_1/O
                         net (fo=7, routed)           0.644     2.619    bd_0_i/hls_inst/inst/m_5_reg_889[0]_i_1_n_0
    SLICE_X17Y154        LUT6 (Prop_lut6_I0_O)        0.134     2.753 r  bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[32]_srl2_i_1/O
                         net (fo=1, routed)           0.355     3.108    bd_0_i/hls_inst/inst/p_0_in[32]
    SLICE_X16Y152        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[32]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y152        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[32]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X16Y152        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     5.445    bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[32]_srl2
  -------------------------------------------------------------------
                         required time                          5.445    
                         arrival time                          -3.108    
  -------------------------------------------------------------------
                         slack                                  2.336    

Slack (MET) :             2.380ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_879_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[39]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.358ns (14.712%)  route 2.075ns (85.288%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y157        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_879_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y157        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/sub_ln962_reg_879_reg[0]/Q
                         net (fo=31, routed)          0.673     1.433    bd_0_i/hls_inst/inst/sub_ln962_reg_879[0]
    SLICE_X22Y153        LUT3 (Prop_lut3_I1_O)        0.043     1.476 r  bd_0_i/hls_inst/inst/p_Result_4_reg_894[0]_i_4/O
                         net (fo=4, routed)           0.479     1.955    bd_0_i/hls_inst/inst/p_Result_4_reg_894[0]_i_4_n_0
    SLICE_X21Y154        LUT5 (Prop_lut5_I1_O)        0.043     1.998 r  bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[47]_srl2_i_2/O
                         net (fo=5, routed)           0.550     2.547    bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[47]_srl2_i_2_n_0
    SLICE_X19Y153        LUT5 (Prop_lut5_I0_O)        0.049     2.596 r  bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[39]_srl2_i_1/O
                         net (fo=1, routed)           0.374     2.970    bd_0_i/hls_inst/inst/p_0_in[39]
    SLICE_X18Y152        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[39]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y152        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[39]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X18Y152        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.124     5.351    bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[39]_srl2
  -------------------------------------------------------------------
                         required time                          5.351    
                         arrival time                          -2.970    
  -------------------------------------------------------------------
                         slack                                  2.380    

Slack (MET) :             2.389ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_879_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[50]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.457ns (18.172%)  route 2.058ns (81.828%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y157        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_879_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y157        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/sub_ln962_reg_879_reg[0]/Q
                         net (fo=31, routed)          0.760     1.520    bd_0_i/hls_inst/inst/sub_ln962_reg_879[0]
    SLICE_X21Y152        LUT3 (Prop_lut3_I1_O)        0.054     1.574 r  bd_0_i/hls_inst/inst/m_5_reg_889[4]_i_3/O
                         net (fo=3, routed)           0.389     1.963    bd_0_i/hls_inst/inst/m_5_reg_889[4]_i_3_n_0
    SLICE_X22Y153        LUT6 (Prop_lut6_I0_O)        0.137     2.100 r  bd_0_i/hls_inst/inst/m_5_reg_889[2]_i_1/O
                         net (fo=7, routed)           0.629     2.729    bd_0_i/hls_inst/inst/m_5_reg_889[2]_i_1_n_0
    SLICE_X17Y153        LUT6 (Prop_lut6_I0_O)        0.043     2.772 r  bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[50]_srl2_i_1/O
                         net (fo=1, routed)           0.280     3.052    bd_0_i/hls_inst/inst/p_0_in[50]
    SLICE_X16Y154        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[50]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y154        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[50]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X16Y154        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034     5.441    bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[50]_srl2
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -3.052    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.412ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_879_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[14]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 0.397ns (15.866%)  route 2.105ns (84.134%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y157        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_879_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y157        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/sub_ln962_reg_879_reg[1]/Q
                         net (fo=28, routed)          0.849     1.645    bd_0_i/hls_inst/inst/sub_ln962_reg_879[1]
    SLICE_X22Y152        LUT6 (Prop_lut6_I2_O)        0.043     1.688 r  bd_0_i/hls_inst/inst/m_5_reg_889[6]_i_5/O
                         net (fo=1, routed)           0.363     2.051    bd_0_i/hls_inst/inst/m_5_reg_889[6]_i_5_n_0
    SLICE_X22Y152        LUT5 (Prop_lut5_I4_O)        0.043     2.094 r  bd_0_i/hls_inst/inst/m_5_reg_889[6]_i_2/O
                         net (fo=6, routed)           0.619     2.713    bd_0_i/hls_inst/inst/m_5_reg_889[6]_i_2_n_0
    SLICE_X17Y151        LUT5 (Prop_lut5_I0_O)        0.052     2.765 r  bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[14]_srl2_i_1/O
                         net (fo=1, routed)           0.274     3.039    bd_0_i/hls_inst/inst/p_0_in[14]
    SLICE_X18Y150        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[14]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y150        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[14]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X18Y150        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.024     5.451    bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[14]_srl2
  -------------------------------------------------------------------
                         required time                          5.451    
                         arrival time                          -3.039    
  -------------------------------------------------------------------
                         slack                                  2.412    

Slack (MET) :             2.432ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[16]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.404ns (16.318%)  route 2.072ns (83.682%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y156        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y156        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter1_reg_reg[1]/Q
                         net (fo=8, routed)           1.168     1.928    bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter1_reg[1]
    SLICE_X20Y155        LUT5 (Prop_lut5_I2_O)        0.047     1.975 r  bd_0_i/hls_inst/inst/m_5_reg_889[0]_i_1/O
                         net (fo=7, routed)           0.621     2.596    bd_0_i/hls_inst/inst/m_5_reg_889[0]_i_1_n_0
    SLICE_X17Y154        LUT6 (Prop_lut6_I1_O)        0.134     2.730 r  bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[16]_srl2_i_1/O
                         net (fo=1, routed)           0.282     3.013    bd_0_i/hls_inst/inst/p_0_in[16]
    SLICE_X16Y151        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[16]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y151        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[16]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X16Y151        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     5.445    bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[16]_srl2
  -------------------------------------------------------------------
                         required time                          5.445    
                         arrival time                          -3.013    
  -------------------------------------------------------------------
                         slack                                  2.432    

Slack (MET) :             2.448ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_879_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[20]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.451ns (18.308%)  route 2.012ns (81.692%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y157        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_879_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y157        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/sub_ln962_reg_879_reg[0]/Q
                         net (fo=31, routed)          0.760     1.520    bd_0_i/hls_inst/inst/sub_ln962_reg_879[0]
    SLICE_X21Y152        LUT3 (Prop_lut3_I1_O)        0.049     1.569 r  bd_0_i/hls_inst/inst/m_5_reg_889[6]_i_4/O
                         net (fo=4, routed)           0.473     2.042    bd_0_i/hls_inst/inst/m_5_reg_889[6]_i_4_n_0
    SLICE_X22Y152        LUT5 (Prop_lut5_I0_O)        0.136     2.178 r  bd_0_i/hls_inst/inst/m_5_reg_889[4]_i_1/O
                         net (fo=6, routed)           0.400     2.578    bd_0_i/hls_inst/inst/m_5_reg_889[4]_i_1_n_0
    SLICE_X20Y151        LUT6 (Prop_lut6_I1_O)        0.043     2.621 r  bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[20]_srl2_i_1/O
                         net (fo=1, routed)           0.379     3.000    bd_0_i/hls_inst/inst/p_0_in[20]
    SLICE_X16Y151        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[20]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y151        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[20]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X16Y151        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.026     5.449    bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[20]_srl2
  -------------------------------------------------------------------
                         required time                          5.449    
                         arrival time                          -3.000    
  -------------------------------------------------------------------
                         slack                                  2.448    

Slack (MET) :             2.453ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_879_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[36]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.451ns (18.345%)  route 2.007ns (81.655%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y157        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_879_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y157        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/sub_ln962_reg_879_reg[0]/Q
                         net (fo=31, routed)          0.760     1.520    bd_0_i/hls_inst/inst/sub_ln962_reg_879[0]
    SLICE_X21Y152        LUT3 (Prop_lut3_I1_O)        0.049     1.569 r  bd_0_i/hls_inst/inst/m_5_reg_889[6]_i_4/O
                         net (fo=4, routed)           0.473     2.042    bd_0_i/hls_inst/inst/m_5_reg_889[6]_i_4_n_0
    SLICE_X22Y152        LUT5 (Prop_lut5_I0_O)        0.136     2.178 r  bd_0_i/hls_inst/inst/m_5_reg_889[4]_i_1/O
                         net (fo=6, routed)           0.475     2.653    bd_0_i/hls_inst/inst/m_5_reg_889[4]_i_1_n_0
    SLICE_X21Y151        LUT6 (Prop_lut6_I0_O)        0.043     2.696 r  bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[36]_srl2_i_1/O
                         net (fo=1, routed)           0.299     2.995    bd_0_i/hls_inst/inst/p_0_in[36]
    SLICE_X16Y152        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[36]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y152        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[36]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X16Y152        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.026     5.449    bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[36]_srl2
  -------------------------------------------------------------------
                         required time                          5.449    
                         arrival time                          -2.995    
  -------------------------------------------------------------------
                         slack                                  2.453    

Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_879_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[34]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 0.457ns (18.693%)  route 1.988ns (81.307%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y157        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_879_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y157        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/sub_ln962_reg_879_reg[0]/Q
                         net (fo=31, routed)          0.760     1.520    bd_0_i/hls_inst/inst/sub_ln962_reg_879[0]
    SLICE_X21Y152        LUT3 (Prop_lut3_I1_O)        0.054     1.574 r  bd_0_i/hls_inst/inst/m_5_reg_889[4]_i_3/O
                         net (fo=3, routed)           0.389     1.963    bd_0_i/hls_inst/inst/m_5_reg_889[4]_i_3_n_0
    SLICE_X22Y153        LUT6 (Prop_lut6_I0_O)        0.137     2.100 r  bd_0_i/hls_inst/inst/m_5_reg_889[2]_i_1/O
                         net (fo=7, routed)           0.556     2.656    bd_0_i/hls_inst/inst/m_5_reg_889[2]_i_1_n_0
    SLICE_X17Y152        LUT6 (Prop_lut6_I0_O)        0.043     2.699 r  bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[34]_srl2_i_1/O
                         net (fo=1, routed)           0.283     2.982    bd_0_i/hls_inst/inst/p_0_in[34]
    SLICE_X16Y152        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[34]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y152        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[34]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X16Y152        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034     5.441    bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[34]_srl2
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -2.982    
  -------------------------------------------------------------------
                         slack                                  2.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_pp0_iter15_reg_reg[10]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y158        FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y158        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_reg[10]/Q
                         net (fo=1, routed)           0.095     0.461    bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_reg[4]
    SLICE_X10Y157        SRL16E                                       r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_pp0_iter15_reg_reg[10]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y157        SRL16E                                       r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_pp0_iter15_reg_reg[10]_srl7/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X10Y157        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.382    bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_pp0_iter15_reg_reg[10]_srl7
  -------------------------------------------------------------------
                         required time                         -0.382    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_pp0_iter15_reg_reg[9]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y158        FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y158        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_reg[9]/Q
                         net (fo=1, routed)           0.095     0.461    bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_reg[3]
    SLICE_X10Y157        SRL16E                                       r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_pp0_iter15_reg_reg[9]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y157        SRL16E                                       r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_pp0_iter15_reg_reg[9]_srl7/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X10Y157        SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     0.375    bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_pp0_iter15_reg_reg[9]_srl7
  -------------------------------------------------------------------
                         required time                         -0.375    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_pp0_iter15_reg_reg[8]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y155        FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y155        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_reg[8]/Q
                         net (fo=1, routed)           0.101     0.468    bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_reg[2]
    SLICE_X10Y157        SRL16E                                       r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_pp0_iter15_reg_reg[8]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y157        SRL16E                                       r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_pp0_iter15_reg_reg[8]_srl7/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X10Y157        SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     0.366    bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_pp0_iter15_reg_reg[8]_srl7
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_pp0_iter15_reg_reg[7]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.100ns (42.808%)  route 0.134ns (57.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y158        FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y158        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_reg[7]/Q
                         net (fo=1, routed)           0.134     0.500    bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_reg[1]
    SLICE_X10Y157        SRL16E                                       r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_pp0_iter15_reg_reg[7]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y157        SRL16E                                       r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_pp0_iter15_reg_reg[7]_srl7/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X10Y157        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     0.378    bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_pp0_iter15_reg_reg[7]_srl7
  -------------------------------------------------------------------
                         required time                         -0.378    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_pp0_iter15_reg_reg[13]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.100ns (33.943%)  route 0.195ns (66.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y158        FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y158        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_reg[13]/Q
                         net (fo=1, routed)           0.195     0.561    bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_reg[7]
    SLICE_X10Y157        SRL16E                                       r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_pp0_iter15_reg_reg[13]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y157        SRL16E                                       r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_pp0_iter15_reg_reg[13]_srl7/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X10Y157        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.434    bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_pp0_iter15_reg_reg[13]_srl7
  -------------------------------------------------------------------
                         required time                         -0.434    
                         arrival time                           0.561    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_817_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.091ns (64.233%)  route 0.051ns (35.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X23Y152        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_817_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y152        FDRE (Prop_fdre_C_Q)         0.091     0.357 r  bd_0_i/hls_inst/inst/in_read_reg_817_reg[7]/Q
                         net (fo=1, routed)           0.051     0.408    bd_0_i/hls_inst/inst/in_read_reg_817[7]
    SLICE_X23Y152        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X23Y152        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter1_reg_reg[7]/C
                         clock pessimism              0.000     0.280    
    SLICE_X23Y152        FDRE (Hold_fdre_C_D)        -0.006     0.274    bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.274    
                         arrival time                           0.408    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter2_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/icmp_ln1549_reg_904_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.157ns (72.880%)  route 0.058ns (27.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y154        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter2_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y154        FDRE (Prop_fdre_C_Q)         0.091     0.357 r  bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter2_reg_reg[15]/Q
                         net (fo=2, routed)           0.058     0.416    bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter2_reg[15]
    SLICE_X17Y154        LUT4 (Prop_lut4_I0_O)        0.066     0.482 r  bd_0_i/hls_inst/inst/icmp_ln1549_reg_904[0]_i_1/O
                         net (fo=1, routed)           0.000     0.482    bd_0_i/hls_inst/inst/icmp_ln1549_fu_468_p2
    SLICE_X17Y154        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln1549_reg_904_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y154        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln1549_reg_904_reg[0]/C
                         clock pessimism              0.000     0.280    
    SLICE_X17Y154        FDRE (Hold_fdre_C_D)         0.060     0.340    bd_0_i/hls_inst/inst/icmp_ln1549_reg_904_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.340    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter4_reg_reg[2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.779%)  route 0.145ns (59.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y155        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y155        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter1_reg_reg[2]/Q
                         net (fo=6, routed)           0.145     0.512    bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter1_reg[2]
    SLICE_X12Y153        SRL16E                                       r  bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter4_reg_reg[2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y153        SRL16E                                       r  bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter4_reg_reg[2]_srl3/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X12Y153        SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     0.366    bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter4_reg_reg[2]_srl3
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter4_reg_reg[4]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.117%)  route 0.162ns (61.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y151        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y151        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter1_reg_reg[4]/Q
                         net (fo=3, routed)           0.162     0.529    bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter1_reg[4]
    SLICE_X12Y153        SRL16E                                       r  bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter4_reg_reg[4]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y153        SRL16E                                       r  bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter4_reg_reg[4]_srl3/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X12Y153        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.382    bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter4_reg_reg[4]_srl3
  -------------------------------------------------------------------
                         required time                         -0.382    
                         arrival time                           0.529    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/x0_V_4_reg_946_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/x0_V_4_reg_946_pp0_iter7_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.149%)  route 0.103ns (50.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X9Y154         FDRE                                         r  bd_0_i/hls_inst/inst/x0_V_4_reg_946_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y154         FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/x0_V_4_reg_946_reg[13]/Q
                         net (fo=1, routed)           0.103     0.470    bd_0_i/hls_inst/inst/x0_V_4_reg_946_reg_n_0_[13]
    SLICE_X10Y154        FDRE                                         r  bd_0_i/hls_inst/inst/x0_V_4_reg_946_pp0_iter7_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y154        FDRE                                         r  bd_0_i/hls_inst/inst/x0_V_4_reg_946_pp0_iter7_reg_reg[13]/C
                         clock pessimism              0.000     0.280    
    SLICE_X10Y154        FDRE (Hold_fdre_C_D)         0.040     0.320    bd_0_i/hls_inst/inst/x0_V_4_reg_946_pp0_iter7_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.320    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.538         5.000       3.462      DSP48_X0Y62    bd_0_i/hls_inst/inst/mul_ln1246_reg_1007_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.538         5.000       3.462      DSP48_X0Y60    bd_0_i/hls_inst/inst/r_V_6_reg_987_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.538         5.000       3.462      DSP48_X0Y61    bd_0_i/hls_inst/inst/mul_17s_32ns_43_5_1_U2/buff2_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.538         5.000       3.462      DSP48_X1Y60    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.538         5.000       3.462      DSP48_X0Y58    bd_0_i/hls_inst/inst/mul_mul_16ns_13ns_29_4_1_U3/sigmoid_top_mul_mul_16ns_13ns_29_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.538         5.000       3.462      DSP48_X0Y59    bd_0_i/hls_inst/inst/mul_mul_8ns_12ns_20_4_1_U4/sigmoid_top_mul_mul_8ns_12ns_20_4_1_DSP48_1_U/p_reg_reg/CLK
Min Period        n/a     FDRE/C       n/a            0.750         5.000       4.250      SLICE_X12Y157  bd_0_i/hls_inst/inst/icmp_ln1549_1_reg_854_pp0_iter5_reg_reg[0]/C
Min Period        n/a     FDRE/C       n/a            0.750         5.000       4.250      SLICE_X21Y158  bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter1_reg_reg[14]/C
Min Period        n/a     FDRE/C       n/a            0.750         5.000       4.250      SLICE_X17Y154  bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter2_reg_reg[15]/C
Min Period        n/a     FDRE/C       n/a            0.750         5.000       4.250      SLICE_X12Y153  bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter5_reg_reg[4]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X12Y157  bd_0_i/hls_inst/inst/icmp_ln1549_1_reg_854_pp0_iter4_reg_reg[0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X12Y157  bd_0_i/hls_inst/inst/icmp_ln1549_1_reg_854_pp0_iter4_reg_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X12Y153  bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter4_reg_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X12Y153  bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter4_reg_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X16Y153  bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter4_reg_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X16Y153  bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter4_reg_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X16Y153  bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter4_reg_reg[11]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X16Y153  bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter4_reg_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X14Y154  bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter4_reg_reg[12]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X14Y154  bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter4_reg_reg[12]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X12Y157  bd_0_i/hls_inst/inst/icmp_ln1549_1_reg_854_pp0_iter4_reg_reg[0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X12Y157  bd_0_i/hls_inst/inst/icmp_ln1549_1_reg_854_pp0_iter4_reg_reg[0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X12Y153  bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter4_reg_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X12Y153  bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter4_reg_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X16Y153  bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter4_reg_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X16Y153  bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter4_reg_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X16Y153  bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter4_reg_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X16Y153  bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter4_reg_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X14Y154  bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter4_reg_reg[12]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X14Y154  bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter4_reg_reg[12]_srl2/CLK



