# Reading pref.tcl
# do lab06_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/Users/lucca/Projetos 3 semestre/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab06/lab06.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:48:10 on Apr 02,2025
# vcom -reportprogress 300 -2008 -work work C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab06/lab06.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lab06
# -- Compiling architecture logic of lab06
# End time: 13:48:10 on Apr 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.lab06
# vsim work.lab06 
# Start time: 13:49:07 on Apr 02,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.lab06(logic)
wave create -driver freeze -pattern counter -startvalue 000 -endvalue 111 -type Range -direction Up -period 50ps -step 1 -repeat 1 -range 2 0 -starttime 0ps -endtime 800ps sim:/lab06/SW
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
add wave -position end  sim:/lab06/HEX7
add wave -position end  sim:/lab06/HEX5
add wave -position end  sim:/lab06/HEX3
add wave -position end  sim:/lab06/HEX1
run
# End time: 13:52:46 on Apr 02,2025, Elapsed time: 0:03:39
# Errors: 0, Warnings: 0
wave editwrite -file {C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab06/simulation/modelsim/lab06.do}
