\item \begin{theorem}{(10)} Endianness：\begin{itemize}
        \item Big Endian：最左邊或MSB放在最低address，e.g. MIPS。
        \item Little Endian：最右邊或LSB放在最低address，e.g. x86。
    \end{itemize}
\end{theorem}

\item \begin{theorem}{(28, 47, 59)} \quad\quad \begin{itemize}
        \item \code{srl/sll rd, rt, shamt # rs = 5'0 }
        \item \code{lw/sw rt, imm(rs)}
        \item \code{beq/bne rs, rt, addr}
        \item \code{addi rt, rs, imm}
        \item \code{lb}: Load最高address（LSB）到最高address（LSB），\code{sb}: Store最高address（LSB）到最低address（MSB）。
        \item \code{jr rs # rt = rd = shamt = 5'0}：R-type
    \end{itemize}
\end{theorem}

\item \begin{theorem}{(62)} \quad\quad \begin{lstlisting}[language={C}]
        int fact (int n) {
            if (n < 1)
                return 1;
            else
                return (n * fact(n - 1));            
        }
    \end{lstlisting}
    \begin{lstlisting}[language={[x86masm]Assembler}]
        fact:
            addi $sp, $sp, -8
            sw $ra, 4($sp)
            sw $a0, 0($sp)
            slti $t0, $a0, 1
            beq $t0, $zero, L1
            addi $v0, $zero, 1
            addi $sp, $sp, 8
            jr $ra
        L1:
            addi $a0, $a0, -1
            jal fact
            lw $a0, 0($sp)
            lw $ra, 4($sp)
            addi $sp, $sp, 8
            mul $v0, $a0, $v0
            jr $ra
    \end{lstlisting}
\end{theorem}
