Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Oct 27 17:54:27 2021
| Host         : FishelHPLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file req2_timing_summary_routed.rpt -pb req2_timing_summary_routed.pb -rpx req2_timing_summary_routed.rpx -warn_on_violation
| Design       : req2
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: c1_reg[27]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.343        0.000                      0                   28        0.252        0.000                      0                   28        3.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.343        0.000                      0                   28        0.252        0.000                      0                   28        3.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.343ns  (required time - arrival time)
  Source:                 c1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            c1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.652ns  (logic 2.034ns (76.691%)  route 0.618ns (23.309%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.382ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.748     5.382    clk_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  c1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.456     5.838 r  c1_reg[1]/Q
                         net (fo=1, routed)           0.618     6.456    c1_reg_n_0_[1]
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.130 r  c1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.130    c1_reg[0]_i_1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  c1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.244    c1_reg[4]_i_1_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  c1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.358    c1_reg[8]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.472 r  c1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.472    c1_reg[12]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.586 r  c1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.586    c1_reg[16]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.700 r  c1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.700    c1_reg[20]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.034 r  c1_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.034    c1_reg[24]_i_1_n_6
    SLICE_X43Y23         FDRE                                         r  c1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564    14.922    clk_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  c1_reg[25]/C
                         clock pessimism              0.429    15.351    
                         clock uncertainty           -0.035    15.316    
    SLICE_X43Y23         FDRE (Setup_fdre_C_D)        0.062    15.378    c1_reg[25]
  -------------------------------------------------------------------
                         required time                         15.378    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                  7.343    

Slack (MET) :             7.364ns  (required time - arrival time)
  Source:                 c1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            c1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 2.013ns (76.504%)  route 0.618ns (23.495%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.382ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.748     5.382    clk_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  c1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.456     5.838 r  c1_reg[1]/Q
                         net (fo=1, routed)           0.618     6.456    c1_reg_n_0_[1]
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.130 r  c1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.130    c1_reg[0]_i_1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  c1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.244    c1_reg[4]_i_1_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  c1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.358    c1_reg[8]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.472 r  c1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.472    c1_reg[12]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.586 r  c1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.586    c1_reg[16]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.700 r  c1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.700    c1_reg[20]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.013 r  c1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.013    c1_reg[24]_i_1_n_4
    SLICE_X43Y23         FDRE                                         r  c1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564    14.922    clk_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  c1_reg[27]/C
                         clock pessimism              0.429    15.351    
                         clock uncertainty           -0.035    15.316    
    SLICE_X43Y23         FDRE (Setup_fdre_C_D)        0.062    15.378    c1_reg[27]
  -------------------------------------------------------------------
                         required time                         15.378    
                         arrival time                          -8.013    
  -------------------------------------------------------------------
                         slack                                  7.364    

Slack (MET) :             7.438ns  (required time - arrival time)
  Source:                 c1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            c1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 1.939ns (75.825%)  route 0.618ns (24.175%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.382ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.748     5.382    clk_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  c1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.456     5.838 r  c1_reg[1]/Q
                         net (fo=1, routed)           0.618     6.456    c1_reg_n_0_[1]
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.130 r  c1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.130    c1_reg[0]_i_1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  c1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.244    c1_reg[4]_i_1_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  c1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.358    c1_reg[8]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.472 r  c1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.472    c1_reg[12]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.586 r  c1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.586    c1_reg[16]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.700 r  c1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.700    c1_reg[20]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.939 r  c1_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.939    c1_reg[24]_i_1_n_5
    SLICE_X43Y23         FDRE                                         r  c1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564    14.922    clk_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  c1_reg[26]/C
                         clock pessimism              0.429    15.351    
                         clock uncertainty           -0.035    15.316    
    SLICE_X43Y23         FDRE (Setup_fdre_C_D)        0.062    15.378    c1_reg[26]
  -------------------------------------------------------------------
                         required time                         15.378    
                         arrival time                          -7.939    
  -------------------------------------------------------------------
                         slack                                  7.438    

Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 c1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            c1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 1.923ns (75.672%)  route 0.618ns (24.328%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.382ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.748     5.382    clk_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  c1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.456     5.838 r  c1_reg[1]/Q
                         net (fo=1, routed)           0.618     6.456    c1_reg_n_0_[1]
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.130 r  c1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.130    c1_reg[0]_i_1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  c1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.244    c1_reg[4]_i_1_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  c1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.358    c1_reg[8]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.472 r  c1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.472    c1_reg[12]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.586 r  c1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.586    c1_reg[16]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.700 r  c1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.700    c1_reg[20]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.923 r  c1_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.923    c1_reg[24]_i_1_n_7
    SLICE_X43Y23         FDRE                                         r  c1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564    14.922    clk_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  c1_reg[24]/C
                         clock pessimism              0.429    15.351    
                         clock uncertainty           -0.035    15.316    
    SLICE_X43Y23         FDRE (Setup_fdre_C_D)        0.062    15.378    c1_reg[24]
  -------------------------------------------------------------------
                         required time                         15.378    
                         arrival time                          -7.923    
  -------------------------------------------------------------------
                         slack                                  7.454    

Slack (MET) :             7.458ns  (required time - arrival time)
  Source:                 c1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            c1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 1.920ns (75.644%)  route 0.618ns (24.356%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.382ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.748     5.382    clk_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  c1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.456     5.838 r  c1_reg[1]/Q
                         net (fo=1, routed)           0.618     6.456    c1_reg_n_0_[1]
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.130 r  c1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.130    c1_reg[0]_i_1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  c1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.244    c1_reg[4]_i_1_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  c1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.358    c1_reg[8]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.472 r  c1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.472    c1_reg[12]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.586 r  c1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.586    c1_reg[16]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.920 r  c1_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.920    c1_reg[20]_i_1_n_6
    SLICE_X43Y22         FDRE                                         r  c1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565    14.923    clk_IBUF_BUFG
    SLICE_X43Y22         FDRE                                         r  c1_reg[21]/C
                         clock pessimism              0.429    15.352    
                         clock uncertainty           -0.035    15.317    
    SLICE_X43Y22         FDRE (Setup_fdre_C_D)        0.062    15.379    c1_reg[21]
  -------------------------------------------------------------------
                         required time                         15.379    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                  7.458    

Slack (MET) :             7.479ns  (required time - arrival time)
  Source:                 c1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            c1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 1.899ns (75.440%)  route 0.618ns (24.560%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.382ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.748     5.382    clk_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  c1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.456     5.838 r  c1_reg[1]/Q
                         net (fo=1, routed)           0.618     6.456    c1_reg_n_0_[1]
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.130 r  c1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.130    c1_reg[0]_i_1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  c1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.244    c1_reg[4]_i_1_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  c1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.358    c1_reg[8]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.472 r  c1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.472    c1_reg[12]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.586 r  c1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.586    c1_reg[16]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.899 r  c1_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.899    c1_reg[20]_i_1_n_4
    SLICE_X43Y22         FDRE                                         r  c1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565    14.923    clk_IBUF_BUFG
    SLICE_X43Y22         FDRE                                         r  c1_reg[23]/C
                         clock pessimism              0.429    15.352    
                         clock uncertainty           -0.035    15.317    
    SLICE_X43Y22         FDRE (Setup_fdre_C_D)        0.062    15.379    c1_reg[23]
  -------------------------------------------------------------------
                         required time                         15.379    
                         arrival time                          -7.899    
  -------------------------------------------------------------------
                         slack                                  7.479    

Slack (MET) :             7.553ns  (required time - arrival time)
  Source:                 c1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            c1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 1.825ns (74.697%)  route 0.618ns (25.303%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.382ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.748     5.382    clk_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  c1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.456     5.838 r  c1_reg[1]/Q
                         net (fo=1, routed)           0.618     6.456    c1_reg_n_0_[1]
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.130 r  c1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.130    c1_reg[0]_i_1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  c1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.244    c1_reg[4]_i_1_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  c1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.358    c1_reg[8]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.472 r  c1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.472    c1_reg[12]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.586 r  c1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.586    c1_reg[16]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.825 r  c1_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.825    c1_reg[20]_i_1_n_5
    SLICE_X43Y22         FDRE                                         r  c1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565    14.923    clk_IBUF_BUFG
    SLICE_X43Y22         FDRE                                         r  c1_reg[22]/C
                         clock pessimism              0.429    15.352    
                         clock uncertainty           -0.035    15.317    
    SLICE_X43Y22         FDRE (Setup_fdre_C_D)        0.062    15.379    c1_reg[22]
  -------------------------------------------------------------------
                         required time                         15.379    
                         arrival time                          -7.825    
  -------------------------------------------------------------------
                         slack                                  7.553    

Slack (MET) :             7.569ns  (required time - arrival time)
  Source:                 c1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            c1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 1.809ns (74.530%)  route 0.618ns (25.470%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.382ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.748     5.382    clk_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  c1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.456     5.838 r  c1_reg[1]/Q
                         net (fo=1, routed)           0.618     6.456    c1_reg_n_0_[1]
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.130 r  c1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.130    c1_reg[0]_i_1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  c1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.244    c1_reg[4]_i_1_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  c1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.358    c1_reg[8]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.472 r  c1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.472    c1_reg[12]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.586 r  c1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.586    c1_reg[16]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.809 r  c1_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.809    c1_reg[20]_i_1_n_7
    SLICE_X43Y22         FDRE                                         r  c1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565    14.923    clk_IBUF_BUFG
    SLICE_X43Y22         FDRE                                         r  c1_reg[20]/C
                         clock pessimism              0.429    15.352    
                         clock uncertainty           -0.035    15.317    
    SLICE_X43Y22         FDRE (Setup_fdre_C_D)        0.062    15.379    c1_reg[20]
  -------------------------------------------------------------------
                         required time                         15.379    
                         arrival time                          -7.809    
  -------------------------------------------------------------------
                         slack                                  7.569    

Slack (MET) :             7.574ns  (required time - arrival time)
  Source:                 c1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            c1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 1.806ns (74.498%)  route 0.618ns (25.502%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.382ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.748     5.382    clk_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  c1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.456     5.838 r  c1_reg[1]/Q
                         net (fo=1, routed)           0.618     6.456    c1_reg_n_0_[1]
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.130 r  c1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.130    c1_reg[0]_i_1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  c1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.244    c1_reg[4]_i_1_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  c1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.358    c1_reg[8]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.472 r  c1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.472    c1_reg[12]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.806 r  c1_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.806    c1_reg[16]_i_1_n_6
    SLICE_X43Y21         FDRE                                         r  c1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.567    14.925    clk_IBUF_BUFG
    SLICE_X43Y21         FDRE                                         r  c1_reg[17]/C
                         clock pessimism              0.429    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X43Y21         FDRE (Setup_fdre_C_D)        0.062    15.381    c1_reg[17]
  -------------------------------------------------------------------
                         required time                         15.381    
                         arrival time                          -7.806    
  -------------------------------------------------------------------
                         slack                                  7.574    

Slack (MET) :             7.595ns  (required time - arrival time)
  Source:                 c1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            c1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.785ns (74.275%)  route 0.618ns (25.725%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.382ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.748     5.382    clk_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  c1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.456     5.838 r  c1_reg[1]/Q
                         net (fo=1, routed)           0.618     6.456    c1_reg_n_0_[1]
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.130 r  c1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.130    c1_reg[0]_i_1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  c1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.244    c1_reg[4]_i_1_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  c1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.358    c1_reg[8]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.472 r  c1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.472    c1_reg[12]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.785 r  c1_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.785    c1_reg[16]_i_1_n_4
    SLICE_X43Y21         FDRE                                         r  c1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.567    14.925    clk_IBUF_BUFG
    SLICE_X43Y21         FDRE                                         r  c1_reg[19]/C
                         clock pessimism              0.429    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X43Y21         FDRE (Setup_fdre_C_D)        0.062    15.381    c1_reg[19]
  -------------------------------------------------------------------
                         required time                         15.381    
                         arrival time                          -7.785    
  -------------------------------------------------------------------
                         slack                                  7.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 c1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            c1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.585     1.463    clk_IBUF_BUFG
    SLICE_X43Y20         FDRE                                         r  c1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  c1_reg[15]/Q
                         net (fo=1, routed)           0.108     1.712    c1_reg_n_0_[15]
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.820 r  c1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.820    c1_reg[12]_i_1_n_4
    SLICE_X43Y20         FDRE                                         r  c1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.852     1.977    clk_IBUF_BUFG
    SLICE_X43Y20         FDRE                                         r  c1_reg[15]/C
                         clock pessimism             -0.514     1.463    
    SLICE_X43Y20         FDRE (Hold_fdre_C_D)         0.105     1.568    c1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 c1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            c1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.584     1.462    clk_IBUF_BUFG
    SLICE_X43Y21         FDRE                                         r  c1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  c1_reg[19]/Q
                         net (fo=1, routed)           0.108     1.711    c1_reg_n_0_[19]
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.819 r  c1_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.819    c1_reg[16]_i_1_n_4
    SLICE_X43Y21         FDRE                                         r  c1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.851     1.976    clk_IBUF_BUFG
    SLICE_X43Y21         FDRE                                         r  c1_reg[19]/C
                         clock pessimism             -0.514     1.462    
    SLICE_X43Y21         FDRE (Hold_fdre_C_D)         0.105     1.567    c1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 c1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            c1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.587     1.465    clk_IBUF_BUFG
    SLICE_X43Y18         FDRE                                         r  c1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  c1_reg[7]/Q
                         net (fo=1, routed)           0.108     1.714    c1_reg_n_0_[7]
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.822 r  c1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.822    c1_reg[4]_i_1_n_4
    SLICE_X43Y18         FDRE                                         r  c1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.854     1.979    clk_IBUF_BUFG
    SLICE_X43Y18         FDRE                                         r  c1_reg[7]/C
                         clock pessimism             -0.514     1.465    
    SLICE_X43Y18         FDRE (Hold_fdre_C_D)         0.105     1.570    c1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 c1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            c1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.586     1.464    clk_IBUF_BUFG
    SLICE_X43Y19         FDRE                                         r  c1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  c1_reg[11]/Q
                         net (fo=1, routed)           0.108     1.713    c1_reg_n_0_[11]
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.821 r  c1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.821    c1_reg[8]_i_1_n_4
    SLICE_X43Y19         FDRE                                         r  c1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.853     1.978    clk_IBUF_BUFG
    SLICE_X43Y19         FDRE                                         r  c1_reg[11]/C
                         clock pessimism             -0.514     1.464    
    SLICE_X43Y19         FDRE (Hold_fdre_C_D)         0.105     1.569    c1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 c1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            c1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.466    clk_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  c1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  c1_reg[3]/Q
                         net (fo=1, routed)           0.108     1.715    c1_reg_n_0_[3]
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.823 r  c1_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.823    c1_reg[0]_i_1_n_4
    SLICE_X43Y17         FDRE                                         r  c1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.855     1.980    clk_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  c1_reg[3]/C
                         clock pessimism             -0.514     1.466    
    SLICE_X43Y17         FDRE (Hold_fdre_C_D)         0.105     1.571    c1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 c1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            c1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.585     1.463    clk_IBUF_BUFG
    SLICE_X43Y20         FDRE                                         r  c1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  c1_reg[12]/Q
                         net (fo=1, routed)           0.105     1.709    c1_reg_n_0_[12]
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.824 r  c1_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.824    c1_reg[12]_i_1_n_7
    SLICE_X43Y20         FDRE                                         r  c1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.852     1.977    clk_IBUF_BUFG
    SLICE_X43Y20         FDRE                                         r  c1_reg[12]/C
                         clock pessimism             -0.514     1.463    
    SLICE_X43Y20         FDRE (Hold_fdre_C_D)         0.105     1.568    c1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 c1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            c1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.587     1.465    clk_IBUF_BUFG
    SLICE_X43Y18         FDRE                                         r  c1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  c1_reg[4]/Q
                         net (fo=1, routed)           0.105     1.711    c1_reg_n_0_[4]
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.826 r  c1_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.826    c1_reg[4]_i_1_n_7
    SLICE_X43Y18         FDRE                                         r  c1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.854     1.979    clk_IBUF_BUFG
    SLICE_X43Y18         FDRE                                         r  c1_reg[4]/C
                         clock pessimism             -0.514     1.465    
    SLICE_X43Y18         FDRE (Hold_fdre_C_D)         0.105     1.570    c1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 c1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            c1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.584     1.462    clk_IBUF_BUFG
    SLICE_X43Y21         FDRE                                         r  c1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  c1_reg[16]/Q
                         net (fo=1, routed)           0.105     1.708    c1_reg_n_0_[16]
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.823 r  c1_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.823    c1_reg[16]_i_1_n_7
    SLICE_X43Y21         FDRE                                         r  c1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.851     1.976    clk_IBUF_BUFG
    SLICE_X43Y21         FDRE                                         r  c1_reg[16]/C
                         clock pessimism             -0.514     1.462    
    SLICE_X43Y21         FDRE (Hold_fdre_C_D)         0.105     1.567    c1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 c1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            c1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.582     1.460    clk_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  c1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  c1_reg[24]/Q
                         net (fo=1, routed)           0.105     1.706    c1_reg_n_0_[24]
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.821 r  c1_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.821    c1_reg[24]_i_1_n_7
    SLICE_X43Y23         FDRE                                         r  c1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.848     1.973    clk_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  c1_reg[24]/C
                         clock pessimism             -0.513     1.460    
    SLICE_X43Y23         FDRE (Hold_fdre_C_D)         0.105     1.565    c1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 c1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            c1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.586     1.464    clk_IBUF_BUFG
    SLICE_X43Y19         FDRE                                         r  c1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  c1_reg[8]/Q
                         net (fo=1, routed)           0.105     1.710    c1_reg_n_0_[8]
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.825 r  c1_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.825    c1_reg[8]_i_1_n_7
    SLICE_X43Y19         FDRE                                         r  c1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.853     1.978    clk_IBUF_BUFG
    SLICE_X43Y19         FDRE                                         r  c1_reg[8]/C
                         clock pessimism             -0.514     1.464    
    SLICE_X43Y19         FDRE (Hold_fdre_C_D)         0.105     1.569    c1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y17    c1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y19    c1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y19    c1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y20    c1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y20    c1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y20    c1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y20    c1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y21    c1_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y21    c1_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y17    c1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y17    c1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y19    c1_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y19    c1_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y19    c1_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y19    c1_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y20    c1_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y20    c1_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y20    c1_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y20    c1_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y17    c1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y17    c1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y19    c1_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y19    c1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y19    c1_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y19    c1_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y20    c1_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y20    c1_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y20    c1_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y20    c1_reg[13]/C



