============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 30 2025  11:00:57 pm
  Module:                 alu_WIDTH8
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (18 ps) Setup Check with Pin out/q_reg[7]/CK->D
          Group: clock
     Startpoint: (R) in2/q_reg[3]/CK
          Clock: (R) clock
       Endpoint: (F) out/q_reg[7]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     333            0     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=     226                  
      Launch Clock:-       0                  
         Data Path:-     209                  
             Slack:=      18                  

#---------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  in2/q_reg[3]/CK         -       -     R     (arrival)        32    -     0     0       0    (-,-) 
  in2/q_reg[3]/Q          -       CK->Q R     DFFRX2LVT         6 10.0    29    52      52    (-,-) 
  add_102_37_g211__5115/Y -       B->Y  F     NOR2X2LVT         3  5.1    19    13      65    (-,-) 
  add_102_37_g197__8428/Y -       A->Y  R     NOR2X1LVT         1  3.9    39    27      91    (-,-) 
  add_102_37_g189__7410/Y -       A0->Y F     AOI21X4LVT        3  6.2    25    19     111    (-,-) 
  add_102_37_g185__9945/Y -       A1->Y R     OAI21X4LVT        2  4.2    20    15     126    (-,-) 
  add_102_37_g182__4733/Y -       A1->Y F     AOI21X2LVT        1  2.2    18    15     141    (-,-) 
  add_102_37_g2__6417/Y   -       B->Y  F     CLKXOR2X1LVT      1  2.7    14    23     164    (-,-) 
  g703__7482/Y            -       A1->Y R     AOI221X2LVT       1  2.1    38    25     189    (-,-) 
  g688__6260/Y            -       B->Y  F     NAND2X1LVT        1  2.0    24    20     209    (-,-) 
  out/q_reg[7]/D          <<<     -     F     DFFRHQX1LVT       1    -     -     0     209    (-,-) 
#---------------------------------------------------------------------------------------------------

============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 30 2025  11:01:13 pm
  Module:                 alu_WIDTH16
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (12 ps) Setup Check with Pin out/q_reg[9]/CK->D
          Group: clock
     Startpoint: (R) in2/q_reg[4]/CK
          Clock: (R) clock
       Endpoint: (R) out/q_reg[9]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     333            0     
                                              
             Setup:-      12                  
       Uncertainty:-     100                  
     Required Time:=     221                  
      Launch Clock:-       0                  
         Data Path:-     209                  
             Slack:=      12                  

#----------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  in2/q_reg[4]/CK         -       -      R     (arrival)        56    -     0     0       0    (-,-) 
  in2/q_reg[4]/Q          -       CK->Q  R     DFFRHQX4LVT       6 13.5    22    48      48    (-,-) 
  add_102_37_g469__6161/Y -       B->Y   F     NAND2X2LVT        3  4.8    25    18      66    (-,-) 
  add_102_37_g437__9315/Y -       A0N->Y F     AOI2BB1X4LVT      3  5.2    14    30      96    (-,-) 
  add_102_37_g417__4319/Y -       A1->Y  R     OAI21X2LVT        1  3.9    26    18     115    (-,-) 
  add_102_37_g401__5115/Y -       B0->Y  F     AOI21X4LVT        2  6.0    24    10     125    (-,-) 
  add_102_37_g400/Y       -       A->Y   R     CLKINVX6LVT       7 14.0    16    12     137    (-,-) 
  add_102_37_g389__5526/Y -       A1->Y  F     AOI21X2LVT        1  2.2    18    15     152    (-,-) 
  add_102_37_g385__5107/Y -       B->Y   R     XNOR2X1LVT        1  2.7    16    28     180    (-,-) 
  g1094__5107/Y           -       A1->Y  F     AOI22X2LVT        1  2.6    31    18     198    (-,-) 
  g1039__6260/Y           -       B->Y   R     NAND3X2LVT        1  2.1    19    11     209    (-,-) 
  out/q_reg[9]/D          <<<     -      R     DFFRHQX1LVT       1    -     -     0     209    (-,-) 
#----------------------------------------------------------------------------------------------------

============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 30 2025  11:01:31 pm
  Module:                 alu_WIDTH32
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin out/q_reg[24]/CK->D
          Group: clock
     Startpoint: (R) in1/q_reg[1]/CK
          Clock: (R) clock
       Endpoint: (R) out/q_reg[24]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     333            0     
                                              
             Setup:-      12                  
       Uncertainty:-     100                  
     Required Time:=     221                  
      Launch Clock:-       0                  
         Data Path:-     221                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  in1/q_reg[1]/CK          -       -     R     (arrival)       104    -     0     0       0    (-,-) 
  in1/q_reg[1]/Q           -       CK->Q R     DFFRHQX4LVT       4 12.6    21    47      47    (-,-) 
  fopt1/Y                  -       A->Y  F     CLKINVX6LVT       2  7.7    10     8      56    (-,-) 
  add_102_37_g1173__2802/Y -       B->Y  R     NAND2X6LVT        2  5.1     9     8      63    (-,-) 
  add_102_37_g1054__2398/Y -       A1->Y F     AOI21X4LVT        2  5.5    19    15      78    (-,-) 
  add_102_37_g1024__8428/Y -       B->Y  R     NOR2X6LVT         1  6.3    16    12      90    (-,-) 
  add_102_37_g1018__6417/Y -       B->Y  F     NOR2X8LVT         4  9.3    13     8      98    (-,-) 
  add_102_37_g1010__6161/Y -       B->Y  R     NOR2X6LVT         1  6.3    15    12     110    (-,-) 
  add_102_37_g1002__8246/Y -       B->Y  F     NOR2X8LVT         8 14.4    16    10     120    (-,-) 
  add_102_37_g1000__5122/Y -       B->Y  R     NOR2X6LVT         1  6.3    16    12     132    (-,-) 
  add_102_37_g993__8428/Y  -       B->Y  F     NOR2X8LVT         2  9.1    12     8     140    (-,-) 
  add_102_37_g987/Y        -       A->Y  R     CLKINVX12LVT     15 29.1    16    14     153    (-,-) 
  add_102_37_g964__8428/Y  -       A1->Y F     AOI21X2LVT        1  2.2    18    15     168    (-,-) 
  add_102_37_g952__9315/Y  -       B->Y  R     XNOR2X1LVT        1  2.8    16    28     196    (-,-) 
  g1910__5122/Y            -       A->Y  F     NAND2X2LVT        1  3.7    33    15     212    (-,-) 
  g1772__7098/Y            -       C->Y  R     NAND4X4LVT        1  2.1    18    10     221    (-,-) 
  out/q_reg[24]/D          <<<     -     R     DFFRHQX1LVT       1    -     -     0     221    (-,-) 
#----------------------------------------------------------------------------------------------------

