(pcb E:\msx\vhd_if_c9d\vhd_if_c9d.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.5)-3")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  190000 -150000  45000 -150000  45000 -30000  190000 -30000
            190000 -150000)
    )
    (via "Via[0-1]_800:400_um" "Via[0-1]_1600:1000_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Inductor_THT:L_Axial_L5.0mm_D3.6mm_P10.00mm_Horizontal_Murata_BL01RN1A2A2
      (place L1 175832 -52705 front 180 (PN L))
      (place L2 176974 -133414 front 90 (PN L))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (place FL9 169545 -60198 front 90 (PN EMI_Filter_LCL))
      (place FL8 169736 -56705.5 front 90 (PN EMI_Filter_LCL))
      (place FL7 165418 -126365 front 90 (PN EMI_Filter_LCL))
      (place FL6 165290 -122682 front 90 (PN EMI_Filter_LCL))
      (place FL5 169990 -111506 front 270 (PN EMI_Filter_LCL))
      (place FL4 170752 -130302 front 270 (PN EMI_Filter_LCL))
      (place FL3 170116 -118999 front 270 (PN EMI_Filter_LCL))
      (place FL2 170116 -115252 front 270 (PN EMI_Filter_LCL))
      (place FL1 170054 -107823 front 270 (PN EMI_Filter_LCL))
    )
    (component Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
      (place R4 175324 -41402 front 270 (PN 10K))
      (place R24 121158 -129667 front 90 (PN 10K))
      (place R23 150432 -107378 front 270 (PN 10K))
      (place R22 98234.5 -42100.5 front 90 (PN 4K7))
      (place R21 79629 -145732 front 0 (PN 10K))
      (place R20 53022.5 -145986 front 0 (PN 10K))
      (place R19 125603 -145288 front 90 (PN 750K))
      (place R18 153289 -136780 front 90 (PN 2K2))
      (place R17 150812 -96202.5 front 270 (PN 10K))
      (place R16 131826 -134874 front 90 (PN 47K))
      (place R15 117729 -43561 front 270 (PN 10K))
      (place R14 123826 -113918 front 90 (PN 10K))
      (place R13 160782 -77406.5 front 270 (PN 4K7))
      (place R11 161988 -111379 front 180 (PN 220R))
      (place R10 165990 -77470 front 270 (PN 4K7))
      (place R9 160084 -121984 front 180 (PN 220R))
      (place R8 164719 -143764 front 90 (PN 10K))
      (place R7 157988 -77343 front 270 (PN 4K7))
      (place R6 161672 -118174 front 180 (PN 220R))
      (place R5 163512 -77470 front 270 (PN 4K7))
      (place R3 170878 -77343 front 270 (PN 4K7))
      (place R2 162306 -107632 front 180 (PN 220R))
      (place R1 168466 -77406.5 front 270 (PN 4K7))
    )
    (component "Package_TO_SOT_THT:TO-92S_Wide"
      (place Q3 93472 -34353.5 front 270 (PN "PNP (B641)"))
      (place Q2 167640 -143510 front 0 (PN "NPN (D637)"))
      (place Q1 53149.5 -142875 front 0 (PN "NPN (D637)"))
    )
    (component "Connector_Dsub:DSUB-9_Female_Horizontal_P2.77x2.84mm_EdgePinOffset7.70mm_Housed_MountingHolesOffset9.12mm"
      (place J2 179341 -54029 front 90 (PN DB9_Female))
    )
    (component "Package_DIP:DIP-8_W7.62mm"
      (place IC11 159194 -38036.5 front 0 (PN SN751701P))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm
      (place C101 172720 -36068 front 270 (PN 100nF))
      (place C100 155258 -35687 front 270 (PN 100nF))
      (place C11 164782 -48958.5 front 180 (PN 100nF))
      (place C3 83312 -36068 front 0 (PN 100nF))
      (place C2 105156 -145098 front 180 (PN 100nF))
      (place C1 132715 -117920 front 0 (PN 100nF))
      (place C7 66992.5 -143764 front 0 (PN 100nF))
      (place C6 102490 -80137 front 0 (PN 100nF))
      (place C8 66992.5 -115634 front 0 (PN 100nF))
      (place C5 105220 -36131.5 front 0 (PN 100nF))
      (place C10 82677 -115062 front 0 (PN 100nF))
      (place C9 82550 -142684 front 0 (PN 100nF))
      (place C12 134302 -140652 front 270 (PN 100nF))
      (place C122 156845 -145098 front 90 (PN 27pF))
      (place C121 139573 -145796 front 90 (PN 27pF))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket"
      (place IC12 146240 -137350 front 180 (PN 74H004P))
      (place IC10 90487.5 -111633 front 180 (PN 74LS04))
      (place IC9 90551 -139446 front 180 (PN 74LS02))
      (place IC8 75247.5 -112204 front 180 (PN 74LS32))
      (place IC7 74993.5 -140398 front 180 (PN 74LS27))
      (place IC6 110300 -76581 front 180 (PN 74LS30))
      (place IC5 110172 -54546.5 front 180 (PN 74LS30))
    )
    (component "Package_DIP:DIP-28_W15.24mm"
      (place IC3 89027 -72580.5 front 180 (PN 27C256))
    )
    (component "Package_DIP:DIP-40_W15.24mm_Socket"
      (place IC2 115760 -141668 front 180 (PN 8255A))
      (place IC1 144780 -114364 front 180 (PN 80C49C))
    )
    (component Connector_DIN:Conn_DIN41612_B096F
      (place J1 50863.5 -50630 front 0 (PN DIN41612_03x32_ABC))
    )
    (component "Connector_Dsub:DSUB-15_Female_Horizontal_P2.77x2.84mm_EdgePinOffset4.94mm_Housed_MountingHolesOffset7.48mm"
      (place J3 181991 -90805 front 90 (PN DB15_Female))
    )
    (component "Crystal:Crystal_HC18-U_Vertical"
      (place Y1 145732 -143256 front 0 (PN 6Mhz))
    )
    (component Resistor_THT:R_Array_SIP9
      (place RN1 150304 -86550.5 front 90 (PN 8x10K))
    )
    (component "Diode_THT:D_A-405_P7.62mm_Horizontal"
      (place D10 165544 -92456 front 0 (PN D))
      (place D9 155068 -92583 front 0 (PN D))
      (place D8 165926 -103251 front 0 (PN D))
      (place D7 155194 -103442 front 0 (PN D))
      (place D6 165544 -88963.5 front 0 (PN D))
      (place D5 155004 -89027 front 0 (PN D))
      (place D4 165544 -96266 front 0 (PN D))
      (place D3 155258 -96012 front 0 (PN D))
      (place D2 165798 -99758.5 front 0 (PN D))
      (place D1 155258 -99758.5 front 0 (PN D))
    )
    (component Capacitor_THT:CP_Radial_D10.0mm_P5.00mm
      (place C4 58102.5 -37147.5 front 0 (PN 100uf/6.3V))
    )
  )
  (library
    (image Inductor_THT:L_Axial_L5.0mm_D3.6mm_P10.00mm_Horizontal_Murata_BL01RN1A2A2
      (outline (path signal 50  11050 2050  -1050 2050))
      (outline (path signal 50  11050 -2050  11050 2050))
      (outline (path signal 50  -1050 -2050  11050 -2050))
      (outline (path signal 50  -1050 2050  -1050 -2050))
      (outline (path signal 120  9000 0  7620 0))
      (outline (path signal 120  1000 0  2380 0))
      (outline (path signal 120  7620 1920  2380 1920))
      (outline (path signal 120  7620 -1920  7620 1920))
      (outline (path signal 120  2380 -1920  7620 -1920))
      (outline (path signal 120  2380 1920  2380 -1920))
      (outline (path signal 100  10000 0  7500 0))
      (outline (path signal 100  0 0  2500 0))
      (outline (path signal 100  7500 1800  2500 1800))
      (outline (path signal 100  7500 -1800  7500 1800))
      (outline (path signal 100  2500 -1800  7500 -1800))
      (outline (path signal 100  2500 1800  2500 -1800))
      (pin Oval[A]Pad_1600x1600_um 2 10000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -6850  1800 1800))
      (outline (path signal 50  -1800 -6850  1800 -6850))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -6350  -1270 635))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (outline (path signal 100  1270 1270  1270 -6350))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
      (outline (path signal 50  8570 1050  -950 1050))
      (outline (path signal 50  8570 -1050  8570 1050))
      (outline (path signal 50  -950 -1050  8570 -1050))
      (outline (path signal 50  -950 1050  -950 -1050))
      (outline (path signal 120  6680 0  5730 0))
      (outline (path signal 120  940 0  1890 0))
      (outline (path signal 120  5730 920  1890 920))
      (outline (path signal 120  5730 -920  5730 920))
      (outline (path signal 120  1890 -920  5730 -920))
      (outline (path signal 120  1890 920  1890 -920))
      (outline (path signal 100  7620 0  5610 0))
      (outline (path signal 100  0 0  2010 0))
      (outline (path signal 100  5610 800  2010 800))
      (outline (path signal 100  5610 -800  5610 800))
      (outline (path signal 100  2010 -800  5610 -800))
      (outline (path signal 100  2010 800  2010 -800))
      (pin Oval[A]Pad_1400x1400_um 2 7620 0)
      (pin Round[A]Pad_1400_um 1 0 0)
    )
    (image "Package_TO_SOT_THT:TO-92S_Wide"
      (outline (path signal 120  670 -750  4420 -750))
      (outline (path signal 120  4420 -750  4570 0))
      (outline (path signal 120  4570 0  3970 1550))
      (outline (path signal 120  670 -750  520 0))
      (outline (path signal 120  520 0  1120 1550))
      (outline (path signal 120  1120 1550  3970 1550))
      (outline (path signal 120  620 -850  4470 -850))
      (outline (path signal 120  4470 -850  4500 -700))
      (outline (path signal 120  4350 700  4020 1600))
      (outline (path signal 120  4020 1600  1070 1600))
      (outline (path signal 120  1070 1600  700 700))
      (outline (path signal 50  520 -1000  4570 -1000))
      (outline (path signal 50  4570 -1000  4650 -850))
      (outline (path signal 50  4500 850  4120 1800))
      (outline (path signal 50  4120 1800  970 1800))
      (outline (path signal 50  4500 850  5850 850))
      (outline (path signal 50  5850 850  5850 -850))
      (outline (path signal 50  5850 -850  4650 -850))
      (outline (path signal 50  510 -1000  430 -850))
      (outline (path signal 50  580 850  960 1800))
      (outline (path signal 50  580 850  -700 850))
      (outline (path signal 50  -700 850  -700 -850))
      (outline (path signal 50  -700 -850  430 -850))
      (pin Rect[A]Pad_1050x1300_um (rotate 180) 1 0 0)
      (pin Oval[A]Pad_1050x1300_um (rotate 180) 3 5080 0)
      (pin Oval[A]Pad_1050x1300_um (rotate 180) 2 2540 0)
    )
    (image "Connector_Dsub:DSUB-9_Female_Horizontal_P2.77x2.84mm_EdgePinOffset7.70mm_Housed_MountingHolesOffset9.12mm"
      (outline (path signal 50  10400 2350  -21500 2350))
      (outline (path signal 50  10400 -17650  10400 2350))
      (outline (path signal 50  -21500 -17650  10400 -17650))
      (outline (path signal 50  -21500 2350  -21500 -17650))
      (outline (path signal 120  0 2321.32  -250 2754.34))
      (outline (path signal 120  250 2754.34  0 2321.32))
      (outline (path signal 120  -250 2754.34  250 2754.34))
      (outline (path signal 120  9945 1860  9945 -10480))
      (outline (path signal 120  -21025 1860  9945 1860))
      (outline (path signal 120  -21025 -10480  -21025 1860))
      (outline (path signal 100  8560 -10540  8560 -1420))
      (outline (path signal 100  5360 -10540  5360 -1420))
      (outline (path signal 100  -16440 -10540  -16440 -1420))
      (outline (path signal 100  -19640 -10540  -19640 -1420))
      (outline (path signal 100  9460 -10940  4460 -10940))
      (outline (path signal 100  9460 -15940  9460 -10940))
      (outline (path signal 100  4460 -15940  9460 -15940))
      (outline (path signal 100  4460 -10940  4460 -15940))
      (outline (path signal 100  -15540 -10940  -20540 -10940))
      (outline (path signal 100  -15540 -15940  -15540 -10940))
      (outline (path signal 100  -20540 -15940  -15540 -15940))
      (outline (path signal 100  -20540 -10940  -20540 -15940))
      (outline (path signal 100  2610 -10940  -13690 -10940))
      (outline (path signal 100  2610 -17110  2610 -10940))
      (outline (path signal 100  -13690 -17110  2610 -17110))
      (outline (path signal 100  -13690 -10940  -13690 -17110))
      (outline (path signal 100  9885 -10540  -20965 -10540))
      (outline (path signal 100  9885 -10940  9885 -10540))
      (outline (path signal 100  -20965 -10940  9885 -10940))
      (outline (path signal 100  -20965 -10540  -20965 -10940))
      (outline (path signal 100  9885 1800  -20965 1800))
      (outline (path signal 100  9885 -10540  9885 1800))
      (outline (path signal 100  -20965 -10540  9885 -10540))
      (outline (path signal 100  -20965 1800  -20965 -10540))
      (pin Round[A]Pad_4000_um 0 6960 -1420)
      (pin Round[A]Pad_4000_um 0@1 -18040 -1420)
      (pin Round[A]Pad_1600_um 9 -9695 -2840)
      (pin Round[A]Pad_1600_um 8 -6925 -2840)
      (pin Round[A]Pad_1600_um 7 -4155 -2840)
      (pin Round[A]Pad_1600_um 6 -1385 -2840)
      (pin Round[A]Pad_1600_um 5 -11080 0)
      (pin Round[A]Pad_1600_um 4 -8310 0)
      (pin Round[A]Pad_1600_um 3 -5540 0)
      (pin Round[A]Pad_1600_um 2 -2770 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-8_W7.62mm"
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -9150  8700 1550))
      (outline (path signal 50  -1100 -9150  8700 -9150))
      (outline (path signal 50  -1100 1550  -1100 -9150))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -8950  6460 1330))
      (outline (path signal 120  1160 -8950  6460 -8950))
      (outline (path signal 120  1160 1330  1160 -8950))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 8 7620 0)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -7620)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  0 1250  0 -1250))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-28_W15.24mm"
      (outline (path signal 50  16300 1550  -1050 1550))
      (outline (path signal 50  16300 -34550  16300 1550))
      (outline (path signal 50  -1050 -34550  16300 -34550))
      (outline (path signal 50  -1050 1550  -1050 -34550))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -34350  14080 1330))
      (outline (path signal 120  1160 -34350  14080 -34350))
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-40_W15.24mm_Socket"
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  16800 -49850  16800 1600))
      (outline (path signal 50  -1550 -49850  16800 -49850))
      (outline (path signal 50  -1550 1600  -1550 -49850))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  16570 -49650  16570 1390))
      (outline (path signal 120  -1330 -49650  16570 -49650))
      (outline (path signal 120  -1330 1390  -1330 -49650))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -49590  14080 1330))
      (outline (path signal 120  1160 -49590  14080 -49590))
      (outline (path signal 120  1160 1330  1160 -49590))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  16510 -49590  16510 1330))
      (outline (path signal 100  -1270 -49590  16510 -49590))
      (outline (path signal 100  -1270 1330  -1270 -49590))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Oval[A]Pad_1600x1600_um 40 15240 0)
      (pin Oval[A]Pad_1600x1600_um 20 0 -48260)
      (pin Oval[A]Pad_1600x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 19 0 -45720)
      (pin Oval[A]Pad_1600x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 18 0 -43180)
      (pin Oval[A]Pad_1600x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 17 0 -40640)
      (pin Oval[A]Pad_1600x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -48260)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Connector_DIN:Conn_DIN41612_B096F
      (outline (path signal 120  43.18 -86970  43.18 -80870))
      (outline (path signal 120  -11000 2130  -6000 2130))
      (outline (path signal 120  -11000 -80870  -11000 2130))
      (outline (path signal 120  -6000 -80870  -11000 -80870))
      (outline (path signal 120  -6000 -86970  -2880 -86970))
      (outline (path signal 120  -6000 8255  -6000 -86970))
      (outline (path signal 120  43.18 8255  -6000 8255))
      (outline (path signal 120  43.18 2166.62  43.18 8255))
      (outline (path signal 50  -6050 8630  -6050 -87370))
      (outline (path signal 50  -6050 -87370  8360 -87370))
      (outline (path signal 50  8360 -87370  8360 8630))
      (outline (path signal 50  8360 8630  -6050 8630))
      (outline (path signal 100  -1705 2130  6785 2130))
      (outline (path signal 100  6785 2130  6785 -80870))
      (outline (path signal 100  6785 -80870  1245 -80870))
      (outline (path signal 100  -1705 -80870  -1705 2130))
      (outline (path signal 120  -2980 0  -3580 300))
      (outline (path signal 120  -3580 300  -3580 -300))
      (outline (path signal 120  -3580 -300  -2980 0))
      (outline (path signal 150  -2880 -86970  43.18 -86970))
      (outline (path signal 150  6785 -80870  6785 2130))
      (outline (path signal 150  43.18 8230  -2880 8230))
      (outline (path signal 150  43.18 2130  6785 2130))
      (outline (path signal 150  6785 -80870  -1705 -80870))
      (outline (path signal 120  -2980 0  -3580 300))
      (outline (path signal 120  -3580 300  -3580 -300))
      (outline (path signal 120  -3580 -300  -2980 0))
      (pin Rect[A]Pad_1700x1700_um A32 0 0)
      (pin Round[A]Pad_1700_um B32 2540 0)
      (pin Round[A]Pad_1700_um C32 5080 0)
      (pin Round[A]Pad_1700_um A31 0 -2540)
      (pin Round[A]Pad_1700_um B31 2540 -2540)
      (pin Round[A]Pad_1700_um C31 5080 -2540)
      (pin Round[A]Pad_1700_um A30 0 -5080)
      (pin Round[A]Pad_1700_um B30 2540 -5080)
      (pin Round[A]Pad_1700_um C30 5080 -5080)
      (pin Round[A]Pad_1700_um A29 0 -7620)
      (pin Round[A]Pad_1700_um B29 2540 -7620)
      (pin Round[A]Pad_1700_um C29 5080 -7620)
      (pin Round[A]Pad_1700_um A28 0 -10160)
      (pin Round[A]Pad_1700_um B28 2540 -10160)
      (pin Round[A]Pad_1700_um C28 5080 -10160)
      (pin Round[A]Pad_1700_um A27 0 -12700)
      (pin Round[A]Pad_1700_um B27 2540 -12700)
      (pin Round[A]Pad_1700_um C27 5080 -12700)
      (pin Round[A]Pad_1700_um A26 0 -15240)
      (pin Round[A]Pad_1700_um B26 2540 -15240)
      (pin Round[A]Pad_1700_um C26 5080 -15240)
      (pin Round[A]Pad_1700_um A25 0 -17780)
      (pin Round[A]Pad_1700_um B25 2540 -17780)
      (pin Round[A]Pad_1700_um C25 5080 -17780)
      (pin Round[A]Pad_1700_um A24 0 -20320)
      (pin Round[A]Pad_1700_um B24 2540 -20320)
      (pin Round[A]Pad_1700_um C24 5080 -20320)
      (pin Round[A]Pad_1700_um A23 0 -22860)
      (pin Round[A]Pad_1700_um B23 2540 -22860)
      (pin Round[A]Pad_1700_um C23 5080 -22860)
      (pin Round[A]Pad_1700_um A22 0 -25400)
      (pin Round[A]Pad_1700_um B22 2540 -25400)
      (pin Round[A]Pad_1700_um C22 5080 -25400)
      (pin Round[A]Pad_1700_um A21 0 -27940)
      (pin Round[A]Pad_1700_um B21 2540 -27940)
      (pin Round[A]Pad_1700_um C21 5080 -27940)
      (pin Round[A]Pad_1700_um A20 0 -30480)
      (pin Round[A]Pad_1700_um B20 2540 -30480)
      (pin Round[A]Pad_1700_um C20 5080 -30480)
      (pin Round[A]Pad_1700_um A19 0 -33020)
      (pin Round[A]Pad_1700_um B19 2540 -33020)
      (pin Round[A]Pad_1700_um C19 5080 -33020)
      (pin Round[A]Pad_1700_um A18 0 -35560)
      (pin Round[A]Pad_1700_um B18 2540 -35560)
      (pin Round[A]Pad_1700_um C18 5080 -35560)
      (pin Round[A]Pad_1700_um A17 0 -38100)
      (pin Round[A]Pad_1700_um B17 2540 -38100)
      (pin Round[A]Pad_1700_um C17 5080 -38100)
      (pin Round[A]Pad_1700_um A16 0 -40640)
      (pin Round[A]Pad_1700_um B16 2540 -40640)
      (pin Round[A]Pad_1700_um C16 5080 -40640)
      (pin Round[A]Pad_1700_um A15 0 -43180)
      (pin Round[A]Pad_1700_um B15 2540 -43180)
      (pin Round[A]Pad_1700_um C15 5080 -43180)
      (pin Round[A]Pad_1700_um A14 0 -45720)
      (pin Round[A]Pad_1700_um B14 2540 -45720)
      (pin Round[A]Pad_1700_um C14 5080 -45720)
      (pin Round[A]Pad_1700_um A13 0 -48260)
      (pin Round[A]Pad_1700_um B13 2540 -48260)
      (pin Round[A]Pad_1700_um C13 5080 -48260)
      (pin Round[A]Pad_1700_um A12 0 -50800)
      (pin Round[A]Pad_1700_um B12 2540 -50800)
      (pin Round[A]Pad_1700_um C12 5080 -50800)
      (pin Round[A]Pad_1700_um A11 0 -53340)
      (pin Round[A]Pad_1700_um B11 2540 -53340)
      (pin Round[A]Pad_1700_um C11 5080 -53340)
      (pin Round[A]Pad_1700_um A10 0 -55880)
      (pin Round[A]Pad_1700_um B10 2540 -55880)
      (pin Round[A]Pad_1700_um C10 5080 -55880)
      (pin Round[A]Pad_1700_um A9 0 -58420)
      (pin Round[A]Pad_1700_um B9 2540 -58420)
      (pin Round[A]Pad_1700_um C9 5080 -58420)
      (pin Round[A]Pad_1700_um A8 0 -60960)
      (pin Round[A]Pad_1700_um B8 2540 -60960)
      (pin Round[A]Pad_1700_um C8 5080 -60960)
      (pin Round[A]Pad_1700_um A7 0 -63500)
      (pin Round[A]Pad_1700_um B7 2540 -63500)
      (pin Round[A]Pad_1700_um C7 5080 -63500)
      (pin Round[A]Pad_1700_um A6 0 -66040)
      (pin Round[A]Pad_1700_um B6 2540 -66040)
      (pin Round[A]Pad_1700_um C6 5080 -66040)
      (pin Round[A]Pad_1700_um A5 0 -68580)
      (pin Round[A]Pad_1700_um B5 2540 -68580)
      (pin Round[A]Pad_1700_um C5 5080 -68580)
      (pin Round[A]Pad_1700_um A4 0 -71120)
      (pin Round[A]Pad_1700_um B4 2540 -71120)
      (pin Round[A]Pad_1700_um C4 5080 -71120)
      (pin Round[A]Pad_1700_um A3 0 -73660)
      (pin Round[A]Pad_1700_um B3 2540 -73660)
      (pin Round[A]Pad_1700_um C3 5080 -73660)
      (pin Round[A]Pad_1700_um A2 0 -76200)
      (pin Round[A]Pad_1700_um B2 2540 -76200)
      (pin Round[A]Pad_1700_um C2 5080 -76200)
      (pin Round[A]Pad_1700_um A1 0 -78740)
      (pin Round[A]Pad_1700_um B1 2540 -78740)
      (pin Round[A]Pad_1700_um C1 5080 -78740)
      (pin Round[A]Pad_4500_um @1 -3000 5000)
      (pin Round[A]Pad_4500_um @2 -3000 -83740)
    )
    (image "Connector_Dsub:DSUB-15_Female_Horizontal_P2.77x2.84mm_EdgePinOffset4.94mm_Housed_MountingHolesOffset7.48mm"
      (outline (path signal 50  10450 3250  -29800 3250))
      (outline (path signal 50  10450 -14850  10450 3250))
      (outline (path signal 50  -29800 -14850  10450 -14850))
      (outline (path signal 50  -29800 3250  -29800 -14850))
      (outline (path signal 120  0 3221.32  -250 3654.34))
      (outline (path signal 120  250 3654.34  0 3221.32))
      (outline (path signal 120  -250 3654.34  250 3654.34))
      (outline (path signal 120  9965 2760  9965 -7720))
      (outline (path signal 120  -29355 2760  9965 2760))
      (outline (path signal 120  -29355 -7720  -29355 2760))
      (outline (path signal 100  8555 -7780  8555 -300))
      (outline (path signal 100  5355 -7780  5355 -300))
      (outline (path signal 100  -24745 -7780  -24745 -300))
      (outline (path signal 100  -27945 -7780  -27945 -300))
      (outline (path signal 100  9455 -8180  4455 -8180))
      (outline (path signal 100  9455 -13180  9455 -8180))
      (outline (path signal 100  4455 -13180  9455 -13180))
      (outline (path signal 100  4455 -8180  4455 -13180))
      (outline (path signal 100  -23845 -8180  -28845 -8180))
      (outline (path signal 100  -23845 -13180  -23845 -8180))
      (outline (path signal 100  -28845 -13180  -23845 -13180))
      (outline (path signal 100  -28845 -8180  -28845 -13180))
      (outline (path signal 100  2605 -8180  -21995 -8180))
      (outline (path signal 100  2605 -14350  2605 -8180))
      (outline (path signal 100  -21995 -14350  2605 -14350))
      (outline (path signal 100  -21995 -8180  -21995 -14350))
      (outline (path signal 100  9905 -7780  -29295 -7780))
      (outline (path signal 100  9905 -8180  9905 -7780))
      (outline (path signal 100  -29295 -8180  9905 -8180))
      (outline (path signal 100  -29295 -7780  -29295 -8180))
      (outline (path signal 100  9905 2700  -29295 2700))
      (outline (path signal 100  9905 -7780  9905 2700))
      (outline (path signal 100  -29295 -7780  9905 -7780))
      (outline (path signal 100  -29295 2700  -29295 -7780))
      (pin Round[A]Pad_4000_um 0 6955 -300)
      (pin Round[A]Pad_4000_um 0@1 -26345 -300)
      (pin Round[A]Pad_1600_um 15 -18005 -2840)
      (pin Round[A]Pad_1600_um 14 -15235 -2840)
      (pin Round[A]Pad_1600_um 13 -12465 -2840)
      (pin Round[A]Pad_1600_um 12 -9695 -2840)
      (pin Round[A]Pad_1600_um 11 -6925 -2840)
      (pin Round[A]Pad_1600_um 10 -4155 -2840)
      (pin Round[A]Pad_1600_um 9 -1385 -2840)
      (pin Round[A]Pad_1600_um 8 -19390 0)
      (pin Round[A]Pad_1600_um 7 -16620 0)
      (pin Round[A]Pad_1600_um 6 -13850 0)
      (pin Round[A]Pad_1600_um 5 -11080 0)
      (pin Round[A]Pad_1600_um 4 -8310 0)
      (pin Round[A]Pad_1600_um 3 -5540 0)
      (pin Round[A]Pad_1600_um 2 -2770 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Crystal:Crystal_HC18-U_Vertical"
      (outline (path signal 50  8400 2800  -3500 2800))
      (outline (path signal 50  8400 -2800  8400 2800))
      (outline (path signal 50  -3500 -2800  8400 -2800))
      (outline (path signal 50  -3500 2800  -3500 -2800))
      (outline (path signal 120  -675 -2525  5575 -2525))
      (outline (path signal 120  -675 2525  5575 2525))
      (outline (path signal 100  -550 -2000  5450 -2000))
      (outline (path signal 100  -550 2000  5450 2000))
      (outline (path signal 100  -675 -2325  5575 -2325))
      (outline (path signal 100  -675 2325  5575 2325))
      (pin Round[A]Pad_1500_um 2 4900 0)
      (pin Round[A]Pad_1500_um 1 0 0)
    )
    (image Resistor_THT:R_Array_SIP9
      (outline (path signal 50  22050 1650  -1700 1650))
      (outline (path signal 50  22050 -1650  22050 1650))
      (outline (path signal 50  -1700 -1650  22050 -1650))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 120  21760 1400  -1440 1400))
      (outline (path signal 120  21760 -1400  21760 1400))
      (outline (path signal 120  -1440 -1400  21760 -1400))
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 100  21610 1250  -1290 1250))
      (outline (path signal 100  21610 -1250  21610 1250))
      (outline (path signal 100  -1290 -1250  21610 -1250))
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (pin Oval[A]Pad_1600x1600_um 9 20320 0)
      (pin Oval[A]Pad_1600x1600_um 8 17780 0)
      (pin Oval[A]Pad_1600x1600_um 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Diode_THT:D_A-405_P7.62mm_Horizontal"
      (outline (path signal 50  8770 1600  -1150 1600))
      (outline (path signal 50  8770 -1600  8770 1600))
      (outline (path signal 50  -1150 -1600  8770 -1600))
      (outline (path signal 50  -1150 1600  -1150 -1600))
      (outline (path signal 120  1870 1470  1870 -1470))
      (outline (path signal 120  2110 1470  2110 -1470))
      (outline (path signal 120  1990 1470  1990 -1470))
      (outline (path signal 120  6530 -1470  6530 -1140))
      (outline (path signal 120  1090 -1470  6530 -1470))
      (outline (path signal 120  1090 -1140  1090 -1470))
      (outline (path signal 120  6530 1470  6530 1140))
      (outline (path signal 120  1090 1470  6530 1470))
      (outline (path signal 120  1090 1140  1090 1470))
      (outline (path signal 100  1890 1350  1890 -1350))
      (outline (path signal 100  2090 1350  2090 -1350))
      (outline (path signal 100  1990 1350  1990 -1350))
      (outline (path signal 100  7620 0  6410 0))
      (outline (path signal 100  0 0  1210 0))
      (outline (path signal 100  6410 1350  1210 1350))
      (outline (path signal 100  6410 -1350  6410 1350))
      (outline (path signal 100  1210 -1350  6410 -1350))
      (outline (path signal 100  1210 1350  1210 -1350))
      (pin Oval[A]Pad_1800x1800_um 2 7620 0)
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
    )
    (image Capacitor_THT:CP_Radial_D10.0mm_P5.00mm
      (outline (path signal 120  -2479.65 3375  -2479.65 2375))
      (outline (path signal 120  -2979.65 2875  -1979.65 2875))
      (outline (path signal 120  7581 599  7581 -599))
      (outline (path signal 120  7541 862  7541 -862))
      (outline (path signal 120  7501 1062  7501 -1062))
      (outline (path signal 120  7461 1230  7461 -1230))
      (outline (path signal 120  7421 1378  7421 -1378))
      (outline (path signal 120  7381 1510  7381 -1510))
      (outline (path signal 120  7341 1630  7341 -1630))
      (outline (path signal 120  7301 1742  7301 -1742))
      (outline (path signal 120  7261 1846  7261 -1846))
      (outline (path signal 120  7221 1944  7221 -1944))
      (outline (path signal 120  7181 2037  7181 -2037))
      (outline (path signal 120  7141 2125  7141 -2125))
      (outline (path signal 120  7101 2209  7101 -2209))
      (outline (path signal 120  7061 2289  7061 -2289))
      (outline (path signal 120  7021 2365  7021 -2365))
      (outline (path signal 120  6981 2439  6981 -2439))
      (outline (path signal 120  6941 2510  6941 -2510))
      (outline (path signal 120  6901 2579  6901 -2579))
      (outline (path signal 120  6861 2645  6861 -2645))
      (outline (path signal 120  6821 2709  6821 -2709))
      (outline (path signal 120  6781 2770  6781 -2770))
      (outline (path signal 120  6741 2830  6741 -2830))
      (outline (path signal 120  6701 2889  6701 -2889))
      (outline (path signal 120  6661 2945  6661 -2945))
      (outline (path signal 120  6621 3000  6621 -3000))
      (outline (path signal 120  6581 3054  6581 -3054))
      (outline (path signal 120  6541 3106  6541 -3106))
      (outline (path signal 120  6501 3156  6501 -3156))
      (outline (path signal 120  6461 3206  6461 -3206))
      (outline (path signal 120  6421 3254  6421 -3254))
      (outline (path signal 120  6381 3301  6381 -3301))
      (outline (path signal 120  6341 3347  6341 -3347))
      (outline (path signal 120  6301 3392  6301 -3392))
      (outline (path signal 120  6261 3436  6261 -3436))
      (outline (path signal 120  6221 -1241  6221 -3478))
      (outline (path signal 120  6221 3478  6221 1241))
      (outline (path signal 120  6181 -1241  6181 -3520))
      (outline (path signal 120  6181 3520  6181 1241))
      (outline (path signal 120  6141 -1241  6141 -3561))
      (outline (path signal 120  6141 3561  6141 1241))
      (outline (path signal 120  6101 -1241  6101 -3601))
      (outline (path signal 120  6101 3601  6101 1241))
      (outline (path signal 120  6061 -1241  6061 -3640))
      (outline (path signal 120  6061 3640  6061 1241))
      (outline (path signal 120  6021 -1241  6021 -3679))
      (outline (path signal 120  6021 3679  6021 1241))
      (outline (path signal 120  5981 -1241  5981 -3716))
      (outline (path signal 120  5981 3716  5981 1241))
      (outline (path signal 120  5941 -1241  5941 -3753))
      (outline (path signal 120  5941 3753  5941 1241))
      (outline (path signal 120  5901 -1241  5901 -3789))
      (outline (path signal 120  5901 3789  5901 1241))
      (outline (path signal 120  5861 -1241  5861 -3824))
      (outline (path signal 120  5861 3824  5861 1241))
      (outline (path signal 120  5821 -1241  5821 -3858))
      (outline (path signal 120  5821 3858  5821 1241))
      (outline (path signal 120  5781 -1241  5781 -3892))
      (outline (path signal 120  5781 3892  5781 1241))
      (outline (path signal 120  5741 -1241  5741 -3925))
      (outline (path signal 120  5741 3925  5741 1241))
      (outline (path signal 120  5701 -1241  5701 -3957))
      (outline (path signal 120  5701 3957  5701 1241))
      (outline (path signal 120  5661 -1241  5661 -3989))
      (outline (path signal 120  5661 3989  5661 1241))
      (outline (path signal 120  5621 -1241  5621 -4020))
      (outline (path signal 120  5621 4020  5621 1241))
      (outline (path signal 120  5581 -1241  5581 -4050))
      (outline (path signal 120  5581 4050  5581 1241))
      (outline (path signal 120  5541 -1241  5541 -4080))
      (outline (path signal 120  5541 4080  5541 1241))
      (outline (path signal 120  5501 -1241  5501 -4110))
      (outline (path signal 120  5501 4110  5501 1241))
      (outline (path signal 120  5461 -1241  5461 -4138))
      (outline (path signal 120  5461 4138  5461 1241))
      (outline (path signal 120  5421 -1241  5421 -4166))
      (outline (path signal 120  5421 4166  5421 1241))
      (outline (path signal 120  5381 -1241  5381 -4194))
      (outline (path signal 120  5381 4194  5381 1241))
      (outline (path signal 120  5341 -1241  5341 -4221))
      (outline (path signal 120  5341 4221  5341 1241))
      (outline (path signal 120  5301 -1241  5301 -4247))
      (outline (path signal 120  5301 4247  5301 1241))
      (outline (path signal 120  5261 -1241  5261 -4273))
      (outline (path signal 120  5261 4273  5261 1241))
      (outline (path signal 120  5221 -1241  5221 -4298))
      (outline (path signal 120  5221 4298  5221 1241))
      (outline (path signal 120  5181 -1241  5181 -4323))
      (outline (path signal 120  5181 4323  5181 1241))
      (outline (path signal 120  5141 -1241  5141 -4347))
      (outline (path signal 120  5141 4347  5141 1241))
      (outline (path signal 120  5101 -1241  5101 -4371))
      (outline (path signal 120  5101 4371  5101 1241))
      (outline (path signal 120  5061 -1241  5061 -4395))
      (outline (path signal 120  5061 4395  5061 1241))
      (outline (path signal 120  5021 -1241  5021 -4417))
      (outline (path signal 120  5021 4417  5021 1241))
      (outline (path signal 120  4981 -1241  4981 -4440))
      (outline (path signal 120  4981 4440  4981 1241))
      (outline (path signal 120  4941 -1241  4941 -4462))
      (outline (path signal 120  4941 4462  4941 1241))
      (outline (path signal 120  4901 -1241  4901 -4483))
      (outline (path signal 120  4901 4483  4901 1241))
      (outline (path signal 120  4861 -1241  4861 -4504))
      (outline (path signal 120  4861 4504  4861 1241))
      (outline (path signal 120  4821 -1241  4821 -4525))
      (outline (path signal 120  4821 4525  4821 1241))
      (outline (path signal 120  4781 -1241  4781 -4545))
      (outline (path signal 120  4781 4545  4781 1241))
      (outline (path signal 120  4741 -1241  4741 -4564))
      (outline (path signal 120  4741 4564  4741 1241))
      (outline (path signal 120  4701 -1241  4701 -4584))
      (outline (path signal 120  4701 4584  4701 1241))
      (outline (path signal 120  4661 -1241  4661 -4603))
      (outline (path signal 120  4661 4603  4661 1241))
      (outline (path signal 120  4621 -1241  4621 -4621))
      (outline (path signal 120  4621 4621  4621 1241))
      (outline (path signal 120  4581 -1241  4581 -4639))
      (outline (path signal 120  4581 4639  4581 1241))
      (outline (path signal 120  4541 -1241  4541 -4657))
      (outline (path signal 120  4541 4657  4541 1241))
      (outline (path signal 120  4501 -1241  4501 -4674))
      (outline (path signal 120  4501 4674  4501 1241))
      (outline (path signal 120  4461 -1241  4461 -4690))
      (outline (path signal 120  4461 4690  4461 1241))
      (outline (path signal 120  4421 -1241  4421 -4707))
      (outline (path signal 120  4421 4707  4421 1241))
      (outline (path signal 120  4381 -1241  4381 -4723))
      (outline (path signal 120  4381 4723  4381 1241))
      (outline (path signal 120  4341 -1241  4341 -4738))
      (outline (path signal 120  4341 4738  4341 1241))
      (outline (path signal 120  4301 -1241  4301 -4754))
      (outline (path signal 120  4301 4754  4301 1241))
      (outline (path signal 120  4261 -1241  4261 -4768))
      (outline (path signal 120  4261 4768  4261 1241))
      (outline (path signal 120  4221 -1241  4221 -4783))
      (outline (path signal 120  4221 4783  4221 1241))
      (outline (path signal 120  4181 -1241  4181 -4797))
      (outline (path signal 120  4181 4797  4181 1241))
      (outline (path signal 120  4141 -1241  4141 -4811))
      (outline (path signal 120  4141 4811  4141 1241))
      (outline (path signal 120  4101 -1241  4101 -4824))
      (outline (path signal 120  4101 4824  4101 1241))
      (outline (path signal 120  4061 -1241  4061 -4837))
      (outline (path signal 120  4061 4837  4061 1241))
      (outline (path signal 120  4021 -1241  4021 -4850))
      (outline (path signal 120  4021 4850  4021 1241))
      (outline (path signal 120  3981 -1241  3981 -4862))
      (outline (path signal 120  3981 4862  3981 1241))
      (outline (path signal 120  3941 -1241  3941 -4874))
      (outline (path signal 120  3941 4874  3941 1241))
      (outline (path signal 120  3901 -1241  3901 -4885))
      (outline (path signal 120  3901 4885  3901 1241))
      (outline (path signal 120  3861 -1241  3861 -4897))
      (outline (path signal 120  3861 4897  3861 1241))
      (outline (path signal 120  3821 -1241  3821 -4907))
      (outline (path signal 120  3821 4907  3821 1241))
      (outline (path signal 120  3781 -1241  3781 -4918))
      (outline (path signal 120  3781 4918  3781 1241))
      (outline (path signal 120  3741 4928  3741 -4928))
      (outline (path signal 120  3701 4938  3701 -4938))
      (outline (path signal 120  3661 4947  3661 -4947))
      (outline (path signal 120  3621 4956  3621 -4956))
      (outline (path signal 120  3581 4965  3581 -4965))
      (outline (path signal 120  3541 4974  3541 -4974))
      (outline (path signal 120  3501 4982  3501 -4982))
      (outline (path signal 120  3461 4990  3461 -4990))
      (outline (path signal 120  3421 4997  3421 -4997))
      (outline (path signal 120  3381 5004  3381 -5004))
      (outline (path signal 120  3341 5011  3341 -5011))
      (outline (path signal 120  3301 5018  3301 -5018))
      (outline (path signal 120  3261 5024  3261 -5024))
      (outline (path signal 120  3221 5030  3221 -5030))
      (outline (path signal 120  3180 5035  3180 -5035))
      (outline (path signal 120  3140 5040  3140 -5040))
      (outline (path signal 120  3100 5045  3100 -5045))
      (outline (path signal 120  3060 5050  3060 -5050))
      (outline (path signal 120  3020 5054  3020 -5054))
      (outline (path signal 120  2980 5058  2980 -5058))
      (outline (path signal 120  2940 5062  2940 -5062))
      (outline (path signal 120  2900 5065  2900 -5065))
      (outline (path signal 120  2860 5068  2860 -5068))
      (outline (path signal 120  2820 5070  2820 -5070))
      (outline (path signal 120  2780 5073  2780 -5073))
      (outline (path signal 120  2740 5075  2740 -5075))
      (outline (path signal 120  2700 5077  2700 -5077))
      (outline (path signal 120  2660 5078  2660 -5078))
      (outline (path signal 120  2620 5079  2620 -5079))
      (outline (path signal 120  2580 5080  2580 -5080))
      (outline (path signal 120  2540 5080  2540 -5080))
      (outline (path signal 120  2500 5080  2500 -5080))
      (outline (path signal 100  -1288.86 2687.5  -1288.86 1687.5))
      (outline (path signal 100  -1788.86 2187.5  -788.861 2187.5))
      (outline (path signal 50  7750 0  7670.24 -911.653  7433.39 -1795.61  7046.63 -2625
            6521.73 -3374.64  5874.64 -4021.73  5125 -4546.63  4295.61 -4933.39
            3411.65 -5170.24  2500 -5250  1588.35 -5170.24  704.394 -4933.39
            -125 -4546.63  -874.635 -4021.73  -1521.73 -3374.64  -2046.63 -2625
            -2433.39 -1795.61  -2670.24 -911.653  -2750 0  -2670.24 911.653
            -2433.39 1795.61  -2046.63 2625  -1521.73 3374.64  -874.635 4021.73
            -125 4546.63  704.394 4933.39  1588.35 5170.24  2500 5250  3411.65 5170.24
            4295.61 4933.39  5125 4546.63  5874.64 4021.73  6521.73 3374.64
            7046.63 2625  7433.39 1795.61  7670.24 911.653  7750 0))
      (outline (path signal 120  7620 0  7542.22 -889.079  7311.23 -1751.14  6934.05 -2560
            6422.15 -3291.07  5791.07 -3922.15  5060 -4434.05  4251.14 -4811.23
            3389.08 -5042.22  2500 -5120  1610.92 -5042.22  748.857 -4811.23
            -60 -4434.05  -791.073 -3922.15  -1422.15 -3291.07  -1934.05 -2560
            -2311.23 -1751.14  -2542.22 -889.079  -2620 0  -2542.22 889.079
            -2311.23 1751.14  -1934.05 2560  -1422.15 3291.07  -791.073 3922.15
            -60 4434.05  748.857 4811.23  1610.92 5042.22  2500 5120  3389.08 5042.22
            4251.14 4811.23  5060 4434.05  5791.07 3922.15  6422.15 3291.07
            6934.05 2560  7311.23 1751.14  7542.22 889.079  7620 0))
      (outline (path signal 100  7500 0  7419.65 -892.784  7181.17 -1756.87  6792.24 -2564.5
            6265.36 -3289.69  5617.45 -3909.16  4869.34 -4402.98  4045.09 -4755.28
            3171.17 -4954.75  2275.68 -4994.97  1387.39 -4874.64  534.875 -4597.64
            -254.485 -4172.87  -955.313 -3613.97  -1545.09 -2938.93  -2004.84 -2169.42
            -2319.81 -1330.18  -2479.87 -448.197  -2479.87 448.197  -2319.81 1330.18
            -2004.84 2169.42  -1545.09 2938.93  -955.313 3613.97  -254.485 4172.87
            534.875 4597.64  1387.39 4874.64  2275.68 4994.97  3171.17 4954.75
            4045.09 4755.28  4869.34 4402.98  5617.45 3909.16  6265.36 3289.69
            6792.24 2564.5  7181.17 1756.87  7419.65 892.784  7500 0))
      (pin Round[A]Pad_2000_um 2 5000 0)
      (pin Rect[A]Pad_2000x2000_um 1 0 0)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Round[A]Pad_1500_um
      (shape (circle F.Cu 1500))
      (shape (circle B.Cu 1500))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1700_um
      (shape (circle F.Cu 1700))
      (shape (circle B.Cu 1700))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Round[A]Pad_4000_um
      (shape (circle F.Cu 4000))
      (shape (circle B.Cu 4000))
      (attach off)
    )
    (padstack Round[A]Pad_4500_um
      (shape (circle F.Cu 4500))
      (shape (circle B.Cu 4500))
      (attach off)
    )
    (padstack Oval[A]Pad_1050x1300_um
      (shape (path F.Cu 1050  0 -125  0 125))
      (shape (path B.Cu 1050  0 -125  0 125))
      (attach off)
    )
    (padstack Oval[A]Pad_1400x1400_um
      (shape (path F.Cu 1400  0 0  0 0))
      (shape (path B.Cu 1400  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1800x1800_um
      (shape (path F.Cu 1800  0 0  0 0))
      (shape (path B.Cu 1800  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2000x2000_um
      (shape (rect F.Cu -1000 -1000 1000 1000))
      (shape (rect B.Cu -1000 -1000 1000 1000))
      (attach off)
    )
    (padstack Rect[A]Pad_1050x1300_um
      (shape (rect F.Cu -525 -650 525 650))
      (shape (rect B.Cu -525 -650 525 650))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
    (padstack "Via[0-1]_1600:1000_um"
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
  )
  (network
    (net "Net-(D10-Pad1)"
      (pins IC12-3 R11-2 D10-1 D9-2)
    )
    (net RESET_
      (pins IC12-9 IC1-4 R16-2)
    )
    (net CLK
      (pins IC12-2 IC1-2 R18-2)
    )
    (net A2
      (pins IC10-13 IC7-3 J1-A2)
    )
    (net C14
      (pins IC10-5 IC3-4 J1-C14)
    )
    (net T1_PC7
      (pins IC2-10 IC1-39 R24-2)
    )
    (net "Net-(D5-Pad2)"
      (pins IC1-38 R6-2 D6-1 D5-2)
    )
    (net "Net-(D1-Pad2)"
      (pins IC1-37 R2-2 D2-1 D1-2)
    )
    (net "Net-(D7-Pad2)"
      (pins IC1-36 R9-2 D8-1 D7-2)
    )
    (net "Net-(IC10-Pad4)"
      (pins IC10-4 IC8-12)
    )
    (net WR_PC4
      (pins IC2-13 IC1-10)
    )
    (net RD_PC6
      (pins IC2-11 IC1-8)
    )
    (net P2.1_PC1
      (pins IC2-15 IC1-22)
    )
    (net P2.0_PC0
      (pins IC2-14 IC1-21)
    )
    (net T0_PC5
      (pins IC2-12 IC1-1 R23-2)
    )
    (net C16
      (pins IC5-6 IC3-21 J1-C16)
    )
    (net B17
      (pins IC5-5 IC3-23 J1-B17)
    )
    (net B16
      (pins IC5-4 IC5-1 IC3-24 J1-B16)
    )
    (net C15
      (pins IC5-3 IC3-25 J1-C15)
    )
    (net C17
      (pins IC5-2 IC3-2 J1-C17)
    )
    (net "Net-(IC5-Pad8)"
      (pins IC7-4 IC5-8)
    )
    (net "Net-(IC6-Pad5)"
      (pins IC6-6 IC6-5 R15-2)
    )
    (net C12
      (pins IC6-11 IC3-8 J1-C12)
    )
    (net B13
      (pins IC6-4 IC3-7 J1-B13)
    )
    (net C13
      (pins IC6-3 IC3-6 J1-C13)
    )
    (net B14
      (pins IC6-2 IC3-5 J1-B14)
    )
    (net "Net-(IC6-Pad8)"
      (pins IC9-9 IC7-5 IC6-8)
    )
    (net B15
      (pins IC6-1 IC3-3 J1-B15)
    )
    (net C6
      (pins IC8-5 IC8-1 J1-C6)
    )
    (net "Net-(IC7-Pad10)"
      (pins IC8-11 IC8-4 IC8-10 IC7-10)
    )
    (net B19
      (pins IC8-2 IC5-12 J1-B19)
    )
    (net A5
      (pins IC7-13 IC7-9 J1-A5)
    )
    (net "Net-(IC10-Pad6)"
      (pins IC10-6 IC6-12)
    )
    (net C3
      (pins IC7-1 IC3-22 J1-C3)
    )
    (net "Net-(IC9-Pad10)"
      (pins IC9-5 IC9-10)
    )
    (net "Net-(IC9-Pad1)"
      (pins IC9-1 R22-1 R21-2)
    )
    (net C21
      (pins IC3-11 IC2-34 J1-C21)
    )
    (net B21
      (pins IC3-12 IC2-33 J1-B21)
    )
    (net C22
      (pins IC3-13 IC2-32 J1-C22)
    )
    (net B22
      (pins IC3-15 IC2-31 J1-B22)
    )
    (net C23
      (pins IC3-16 IC2-30 J1-C23)
    )
    (net B23
      (pins IC3-17 IC2-29 J1-B23)
    )
    (net C11
      (pins IC3-10 IC2-9 J1-C11)
    )
    (net C24
      (pins IC3-18 IC2-28 J1-C24)
    )
    (net B12
      (pins IC3-9 IC2-8 J1-B12)
    )
    (net B24
      (pins IC3-19 IC2-27 J1-B24)
    )
    (net C18
      (pins IC5-11 IC3-27 J1-C18)
    )
    (net "Net-(Q1-Pad1)"
      (pins Q1-1 R20-1)
    )
    (net VHD4
      (pins J3-4 FL2-1)
    )
    (net "Net-(Q2-Pad1)"
      (pins Q2-1 R8-1)
    )
    (net "Net-(Q3-Pad1)"
      (pins Q3-1 R22-2)
    )
    (net VHD10
      (pins J3-10 FL1-1)
    )
    (net VHD12
      (pins J3-12 FL3-1)
    )
    (net VHD8
      (pins J3-8 FL4-1)
    )
    (net "Net-(IC1-Pad6)"
      (pins IC12-4 IC1-6)
    )
    (net VHD3
      (pins J3-3 FL5-1)
    )
    (net B4
      (pins IC10-10 J1-B4)
    )
    (net B7
      (pins IC10-3 J1-B7)
    )
    (net B6
      (pins IC8-13 J1-B6)
    )
    (net C7
      (pins IC8-9 J1-C7)
    )
    (net B18
      (pins IC3-26 J1-B18)
    )
    (net B8
      (pins Q1-2 J1-B8)
    )
    (net A23
      (pins IC11-2 J1-A23)
    )
    (net A24
      (pins IC11-3 J1-A24)
    )
    (net A26
      (pins Q3-3 J1-A26)
    )
    (net "Net-(D3-Pad2)"
      (pins Q2-2 FL2-3 R3-2 D4-1 D3-2)
    )
    (net "Net-(FL1-Pad3)"
      (pins FL1-3 R2-1 R1-2)
    )
    (net "Net-(FL3-Pad3)"
      (pins FL3-3 R6-1 R5-2)
    )
    (net "Net-(FL4-Pad3)"
      (pins FL4-3 R9-1 R7-2)
    )
    (net "Net-(FL5-Pad3)"
      (pins FL5-3 R11-1 R10-2)
    )
    (net VHD7
      (pins FL7-1 R13-2)
    )
    (net "Net-(J3-Pad14)"
      (pins J3-15 J3-14 L2-2)
    )
    (net C2
      (pins IC11-1 C100-1 J1-C2)
    )
    (net C1
      (pins IC11-8 C101-1 J1-C1)
    )
    (net A1
      (pins L1-2 FL9-2 FL8-2 FL7-2 FL6-2 Q3-2 Q2-3 Q1-3 IC11-4 C101-2 C100-2 C11-2
        C3-2 C2-2 C1-2 C7-2 C6-2 IC12-7 IC12-11 IC10-7 IC9-7 IC8-7 IC7-7 IC7-2 IC6-7
        IC5-7 IC3-14 IC2-7 IC1-20 IC1-7 IC1-23 J1-A32 J1-B32 J1-C32 J1-A31 J1-A1 J1-B1
        C8-2 L2-1 FL5-2 FL4-2 FL3-2 FL2-2 FL1-2 D10-2 D8-2 D6-2 D4-2 D2-2 C5-2 C10-2
        C9-2 C12-2 C4-2 C122-2 C121-2)
    )
    (net B29
      (pins R4-2 C11-1 C3-1 C2-1 C1-1 C7-1 C6-1 IC12-14 IC10-14 IC9-14 IC8-14 IC7-14
        IC6-14 IC5-14 IC3-28 IC3-1 IC2-26 IC1-40 IC1-26 J1-B30 J1-C30 J1-B29 J1-C29
        C8-1 RN1-1 R24-1 R23-1 R21-1 R18-1 R17-1 R16-1 R15-1 R14-1 R13-1 R10-1 R7-1
        R5-1 R3-1 R1-1 D9-1 D7-1 D5-1 D3-1 D1-1 C5-1 C10-1 C9-1 C12-1 C4-1)
    )
    (net "Net-(IC1-Pad19)"
      (pins IC2-37 IC1-19 RN1-9)
    )
    (net "Net-(IC1-Pad18)"
      (pins IC2-38 IC1-18 RN1-8)
    )
    (net "Net-(IC1-Pad17)"
      (pins IC2-39 IC1-17 RN1-7)
    )
    (net "Net-(IC1-Pad16)"
      (pins IC2-40 IC1-16 RN1-6)
    )
    (net "Net-(IC1-Pad35)"
      (pins IC12-13 IC1-35)
    )
    (net "Net-(IC1-Pad15)"
      (pins IC2-1 IC1-15 RN1-5)
    )
    (net "Net-(IC1-Pad14)"
      (pins IC2-2 IC1-14 RN1-4)
    )
    (net "Net-(IC1-Pad13)"
      (pins IC2-3 IC1-13 RN1-3)
    )
    (net "Net-(IC1-Pad12)"
      (pins IC2-4 IC1-12 RN1-2)
    )
    (net "Net-(IC1-Pad25)"
      (pins IC1-25 R14-2)
    )
    (net "Net-(IC1-Pad5)"
      (pins IC1-5 R17-2)
    )
    (net "Net-(IC2-Pad17)"
      (pins IC2-17 R20-2)
    )
    (net "Net-(IC2-Pad36)"
      (pins IC8-8 IC2-36)
    )
    (net "Net-(IC12-Pad8)"
      (pins IC12-8 IC2-35)
    )
    (net "Net-(IC2-Pad6)"
      (pins IC9-11 IC9-4 IC7-11 IC2-6)
    )
    (net "Net-(IC2-Pad5)"
      (pins IC9-12 IC8-6 IC2-5)
    )
    (net "Net-(IC3-Pad20)"
      (pins IC8-3 IC3-20)
    )
    (net "Net-(IC7-Pad6)"
      (pins IC9-6 IC7-6)
    )
    (net "Net-(IC7-Pad12)"
      (pins IC9-2 IC7-12)
    )
    (net "Net-(IC7-Pad8)"
      (pins IC9-3 IC7-8)
    )
    (net "Net-(IC10-Pad11)"
      (pins IC10-11 IC9-13)
    )
    (net "Net-(IC10-Pad12)"
      (pins IC10-12 IC9-8)
    )
    (net "Net-(IC12-Pad12)"
      (pins IC12-12 R8-2)
    )
    (net "Net-(C122-Pad1)"
      (pins IC12-5 Y1-2 R19-2 C122-1)
    )
    (net "Net-(C121-Pad1)"
      (pins IC12-6 IC12-1 Y1-1 R19-1 C121-1)
    )
    (net S2
      (pins FL8-1 IC11-7)
    )
    (net "Net-(IC11-Pad6)"
      (pins R4-1 IC11-6)
    )
    (net S3
      (pins FL9-1 IC11-5)
    )
    (net "Net-(FL6-Pad3)"
      (pins FL6-3 J3-6)
    )
    (net "Net-(FL7-Pad3)"
      (pins FL7-3 J3-7)
    )
    (net "Net-(FL8-Pad3)"
      (pins FL8-3 J2-2)
    )
    (net "Net-(FL9-Pad3)"
      (pins FL9-3 J2-3)
    )
    (net "Net-(J2-Pad1)"
      (pins L1-1 J2-7 J2-1)
    )
    (class kicad_default "" A10 A11 A12 A13 A14 A15 A16 A17 A18 A19 A2 A20
      A21 A22 A23 A24 A25 A26 A27 A28 A29 A3 A30 A4 A5 A6 A7 A8 A9 B10 B11
      B12 B13 B14 B15 B16 B17 B18 B19 B2 B20 B21 B22 B23 B24 B25 B26 B27 B28
      B3 B31 B4 B5 B6 B7 B8 B9 C10 C11 C12 C13 C14 C15 C16 C17 C18 C19 C20
      C21 C22 C23 C24 C25 C26 C27 C28 C3 C31 C4 C5 C6 C7 C8 C9 CLK "Net-(C121-Pad1)"
      "Net-(C122-Pad1)" "Net-(D1-Pad2)" "Net-(D10-Pad1)" "Net-(D3-Pad2)" "Net-(D5-Pad2)"
      "Net-(D7-Pad2)" "Net-(FL1-Pad3)" "Net-(FL3-Pad3)" "Net-(FL4-Pad3)" "Net-(FL5-Pad3)"
      "Net-(FL6-Pad3)" "Net-(FL7-Pad3)" "Net-(FL8-Pad3)" "Net-(FL9-Pad3)"
      "Net-(IC1-Pad11)" "Net-(IC1-Pad12)" "Net-(IC1-Pad13)" "Net-(IC1-Pad14)"
      "Net-(IC1-Pad15)" "Net-(IC1-Pad16)" "Net-(IC1-Pad17)" "Net-(IC1-Pad18)"
      "Net-(IC1-Pad19)" "Net-(IC1-Pad25)" "Net-(IC1-Pad3)" "Net-(IC1-Pad35)"
      "Net-(IC1-Pad5)" "Net-(IC1-Pad6)" "Net-(IC1-Pad9)" "Net-(IC10-Pad1)"
      "Net-(IC10-Pad11)" "Net-(IC10-Pad12)" "Net-(IC10-Pad2)" "Net-(IC10-Pad4)"
      "Net-(IC10-Pad6)" "Net-(IC10-Pad8)" "Net-(IC10-Pad9)" "Net-(IC11-Pad6)"
      "Net-(IC12-Pad10)" "Net-(IC12-Pad12)" "Net-(IC12-Pad8)" "Net-(IC2-Pad16)"
      "Net-(IC2-Pad17)" "Net-(IC2-Pad18)" "Net-(IC2-Pad19)" "Net-(IC2-Pad20)"
      "Net-(IC2-Pad21)" "Net-(IC2-Pad22)" "Net-(IC2-Pad23)" "Net-(IC2-Pad24)"
      "Net-(IC2-Pad25)" "Net-(IC2-Pad36)" "Net-(IC2-Pad5)" "Net-(IC2-Pad6)"
      "Net-(IC3-Pad20)" "Net-(IC5-Pad8)" "Net-(IC6-Pad5)" "Net-(IC6-Pad8)"
      "Net-(IC7-Pad10)" "Net-(IC7-Pad12)" "Net-(IC7-Pad6)" "Net-(IC7-Pad8)"
      "Net-(IC9-Pad1)" "Net-(IC9-Pad10)" "Net-(J2-Pad1)" "Net-(J2-Pad4)" "Net-(J2-Pad5)"
      "Net-(J2-Pad6)" "Net-(J2-Pad8)" "Net-(J2-Pad9)" "Net-(J3-Pad1)" "Net-(J3-Pad11)"
      "Net-(J3-Pad13)" "Net-(J3-Pad14)" "Net-(J3-Pad2)" "Net-(J3-Pad5)" "Net-(J3-Pad6)"
      "Net-(J3-Pad7)" "Net-(Q1-Pad1)" "Net-(Q2-Pad1)" "Net-(Q3-Pad1)" P1.0_CPU2_P2.0
      P1.1_CPU2_P2.1 P1.2_CPU2_P2.2 P1.3_CPU2_P2.3 P1.4_CPU2_P2.4 P1.5_CPU2_P2.5
      P1.6_CPU2_P2.6 P1.7_CPU2_P2.7 P2.0_PC0 P2.1_PC1 P2.3_CPU2_P1.4 RD_PC6
      RESET_ S2 S3 T0_PC5 T1_PC7 VHD10 VHD12 VHD3 VHD4 VHD6 VHD7 VHD8 VHD9
      WR_PC4
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class Power A1 B29 C1 C2
      (circuit
        (use_via Via[0-1]_1600:1000_um)
      )
      (rule
        (width 1000)
        (clearance 250.1)
      )
    )
  )
  (wiring
  )
)
