

Implementation tool: Xilinx Vivado v.2018.2
Project:             fir_prj
Solution:            classic
Device target:       xc7k160tfbg484-1
Report date:         Fri Aug 31 21:47:20 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:         1415
LUT:           4253
FF:            5214
DSP:              4
BRAM:             0
SRL:            132
#=== Final timing ===
CP required:    2.500
CP achieved post-synthesis:    2.990
CP achieved post-implementation:    2.590
Timing not met
