{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556319454196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556319454196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 23:57:34 2019 " "Processing started: Fri Apr 26 23:57:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556319454196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319454196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FFTtest -c FFTtest " "Command: quartus_map --read_settings_files=on --write_settings_files=off FFTtest -c FFTtest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319454196 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556319457618 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1556319457618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/fft.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFT " "Found entity 1: FFT" {  } { { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319469338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319469338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (fft) " "Found design unit 1: auk_dspip_text_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319469791 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319469791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319469791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (fft) " "Found design unit 1: auk_dspip_math_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319469806 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319469806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319469806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (fft) " "Found design unit 1: auk_dspip_lib_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_dspip_lib_pkg.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319469806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319469806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319469900 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_sink " "Found entity 1: auk_dspip_avalon_streaming_block_sink" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319469900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319469900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319469994 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_source " "Found entity 1: auk_dspip_avalon_streaming_block_source" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319469994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319469994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "FFT/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319469994 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "FFT/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319469994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319469994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319470009 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink " "Found entity 1: auk_dspip_avalon_streaming_sink" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319470009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319470009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319470009 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source " "Found entity 1: auk_dspip_avalon_streaming_source" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319470009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319470009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller-struct" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319470009 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller " "Found entity 1: auk_dspip_avalon_streaming_controller" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319470009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319470009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_dual_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_ram-rtl " "Found design unit 1: altera_fft_dual_port_ram-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319470103 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_ram " "Found entity 1: altera_fft_dual_port_ram" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319470103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319470103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_dual_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_rom-rtl " "Found design unit 1: altera_fft_dual_port_rom-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319470181 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_rom " "Found entity 1: altera_fft_dual_port_rom" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319470181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319470181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_mult_add.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fft/synthesis/submodules/altera_fft_mult_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_mult_add-rtl " "Found design unit 1: altera_fft_mult_add-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319470307 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altera_fft_mult_add_new-rtl " "Found design unit 2: altera_fft_mult_add_new-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 159 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319470307 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altera_fft_mult_add_old-rtl " "Found design unit 3: altera_fft_mult_add_old-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 415 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319470307 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_mult_add " "Found entity 1: altera_fft_mult_add" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319470307 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_fft_mult_add_new " "Found entity 2: altera_fft_mult_add_new" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319470307 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_fft_mult_add_old " "Found entity 3: altera_fft_mult_add_old" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 396 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319470307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319470307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_single_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_single_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_single_port_rom-rtl " "Found design unit 1: altera_fft_single_port_rom-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319470400 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_single_port_rom " "Found entity 1: altera_fft_single_port_rom" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319470400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319470400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_fft_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_fft_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_fft_pkg (fft) " "Found design unit 1: auk_fft_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_fft_pkg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319470479 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_fft_pkg-body " "Found design unit 2: auk_fft_pkg-body" {  } { { "FFT/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_fft_pkg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319470479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319470479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "FFT/synthesis/submodules/hyper_pipeline_interface.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319470556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319470556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "FFT/synthesis/submodules/counter_module.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319470635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319470635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/fft_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/fft_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fft_pack (fft) " "Found design unit 1: fft_pack (fft)" {  } { { "FFT/synthesis/submodules/fft_pack.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/fft_pack.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319470837 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fft_pack-body " "Found design unit 2: fft_pack-body" {  } { { "FFT/synthesis/submodules/fft_pack.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/fft_pack.vhd" 2136 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319470837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319470837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_cmult_cpx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_cmult_cpx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_cmult_cpx-model " "Found design unit 1: apn_fft_cmult_cpx-model" {  } { { "FFT/synthesis/submodules/apn_fft_cmult_cpx.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_cmult_cpx.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319470931 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_cmult_cpx " "Found entity 1: apn_fft_cmult_cpx" {  } { { "FFT/synthesis/submodules/apn_fft_cmult_cpx.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_cmult_cpx.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319470931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319470931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_cmult_cpx2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_cmult_cpx2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_cmult_cpx2-model " "Found design unit 1: apn_fft_cmult_cpx2-model" {  } { { "FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319471025 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_cmult_cpx2 " "Found entity 1: apn_fft_cmult_cpx2" {  } { { "FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319471025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319471025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_mult_can.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_can.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_can-rtl " "Found design unit 1: apn_fft_mult_can-rtl" {  } { { "FFT/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_mult_can.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319471119 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_can " "Found entity 1: apn_fft_mult_can" {  } { { "FFT/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_mult_can.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319471119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319471119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_mult_cpx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_cpx-rtl " "Found design unit 1: apn_fft_mult_cpx-rtl" {  } { { "FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319471212 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx " "Found entity 1: apn_fft_mult_cpx" {  } { { "FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319471212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319471212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_1dp_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_1dp_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_1dp_ram-syn " "Found design unit 1: asj_fft_1dp_ram-syn" {  } { { "FFT/synthesis/submodules/asj_fft_1dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_1dp_ram.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319471306 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_1dp_ram " "Found entity 1: asj_fft_1dp_ram" {  } { { "FFT/synthesis/submodules/asj_fft_1dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_1dp_ram.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319471306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319471306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_1tdp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_1tdp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_1tdp_rom-syn " "Found design unit 1: asj_fft_1tdp_rom-syn" {  } { { "FFT/synthesis/submodules/asj_fft_1tdp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_1tdp_rom.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319471385 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_1tdp_rom " "Found entity 1: asj_fft_1tdp_rom" {  } { { "FFT/synthesis/submodules/asj_fft_1tdp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_1tdp_rom.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319471385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319471385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_3dp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_3dp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_3dp_rom-syn " "Found design unit 1: asj_fft_3dp_rom-syn" {  } { { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319471479 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_3dp_rom " "Found entity 1: asj_fft_3dp_rom" {  } { { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319471479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319471479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_3pi_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_3pi_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_3pi_mram-syn " "Found design unit 1: asj_fft_3pi_mram-syn" {  } { { "FFT/synthesis/submodules/asj_fft_3pi_mram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3pi_mram.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319471587 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_3pi_mram " "Found entity 1: asj_fft_3pi_mram" {  } { { "FFT/synthesis/submodules/asj_fft_3pi_mram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3pi_mram.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319471587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319471587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_3tdp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_3tdp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_3tdp_rom-syn " "Found design unit 1: asj_fft_3tdp_rom-syn" {  } { { "FFT/synthesis/submodules/asj_fft_3tdp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3tdp_rom.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319471697 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_3tdp_rom " "Found entity 1: asj_fft_3tdp_rom" {  } { { "FFT/synthesis/submodules/asj_fft_3tdp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3tdp_rom.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319471697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319471697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_4dp_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_4dp_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_4dp_ram-syn " "Found design unit 1: asj_fft_4dp_ram-syn" {  } { { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319471791 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_4dp_ram " "Found entity 1: asj_fft_4dp_ram" {  } { { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319471791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319471791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_6tdp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_6tdp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_6tdp_rom-syn " "Found design unit 1: asj_fft_6tdp_rom-syn" {  } { { "FFT/synthesis/submodules/asj_fft_6tdp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_6tdp_rom.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319471916 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_6tdp_rom " "Found entity 1: asj_fft_6tdp_rom" {  } { { "FFT/synthesis/submodules/asj_fft_6tdp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_6tdp_rom.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319471916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319471916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_alt_shift_tdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_alt_shift_tdl-SYN " "Found design unit 1: asj_fft_alt_shift_tdl-SYN" {  } { { "FFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319472010 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_alt_shift_tdl " "Found entity 1: asj_fft_alt_shift_tdl" {  } { { "FFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319472010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319472010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_bfp_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_ctrl-syn " "Found design unit 1: asj_fft_bfp_ctrl-syn" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319472135 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_ctrl " "Found entity 1: asj_fft_bfp_ctrl" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319472135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319472135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_bfp_i.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_i.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_i-input_bfp " "Found design unit 1: asj_fft_bfp_i-input_bfp" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_i.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_i.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319472229 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_i " "Found entity 1: asj_fft_bfp_i" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_i.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_i.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319472229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319472229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_bfp_i_1pt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_i_1pt-input_bfp " "Found design unit 1: asj_fft_bfp_i_1pt-input_bfp" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319472322 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_i_1pt " "Found entity 1: asj_fft_bfp_i_1pt" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319472322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319472322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_bfp_o.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_o.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_o-output_bfp " "Found design unit 1: asj_fft_bfp_o-output_bfp" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_o.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_o.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319472452 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_o " "Found entity 1: asj_fft_bfp_o" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_o.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_o.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319472452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319472452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_bfp_o_1pt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_o_1pt-output_bfp " "Found design unit 1: asj_fft_bfp_o_1pt-output_bfp" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319472541 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_o_1pt " "Found entity 1: asj_fft_bfp_o_1pt" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319472541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319472541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_burst_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_burst_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_burst_ctrl-burst_sw " "Found design unit 1: asj_fft_burst_ctrl-burst_sw" {  } { { "FFT/synthesis/submodules/asj_fft_burst_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_burst_ctrl.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319472619 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_burst_ctrl " "Found entity 1: asj_fft_burst_ctrl" {  } { { "FFT/synthesis/submodules/asj_fft_burst_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_burst_ctrl.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319472619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319472619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_burst_ctrl_de.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_burst_ctrl_de-cnt_sw " "Found design unit 1: asj_fft_burst_ctrl_de-cnt_sw" {  } { { "FFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319472713 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_burst_ctrl_de " "Found entity 1: asj_fft_burst_ctrl_de" {  } { { "FFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319472713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319472713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_burst_ctrl_qe-cnt_sw " "Found design unit 1: asj_fft_burst_ctrl_qe-cnt_sw" {  } { { "FFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" 126 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319472838 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_burst_ctrl_qe " "Found entity 1: asj_fft_burst_ctrl_qe" {  } { { "FFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319472838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319472838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cmult_can.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cmult_can.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cmult_can-model " "Found design unit 1: asj_fft_cmult_can-model" {  } { { "FFT/synthesis/submodules/asj_fft_cmult_can.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cmult_can.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319472948 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cmult_can " "Found entity 1: asj_fft_cmult_can" {  } { { "FFT/synthesis/submodules/asj_fft_cmult_can.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cmult_can.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319472948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319472948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cmult_std.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cmult_std.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cmult_std-model " "Found design unit 1: asj_fft_cmult_std-model" {  } { { "FFT/synthesis/submodules/asj_fft_cmult_std.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cmult_std.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319473088 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cmult_std " "Found entity 1: asj_fft_cmult_std" {  } { { "FFT/synthesis/submodules/asj_fft_cmult_std.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cmult_std.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319473088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319473088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cnt_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cnt_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cnt_ctrl-cnt_sw " "Found design unit 1: asj_fft_cnt_ctrl-cnt_sw" {  } { { "FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319473181 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cnt_ctrl " "Found entity 1: asj_fft_cnt_ctrl" {  } { { "FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319473181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319473181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cnt_ctrl_de-cnt_sw " "Found design unit 1: asj_fft_cnt_ctrl_de-cnt_sw" {  } { { "FFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319473291 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cnt_ctrl_de " "Found entity 1: asj_fft_cnt_ctrl_de" {  } { { "FFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319473291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319473291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cxb_addr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_addr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_addr-syn " "Found design unit 1: asj_fft_cxb_addr-syn" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_addr.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cxb_addr.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319473385 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_addr " "Found entity 1: asj_fft_cxb_addr" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_addr.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cxb_addr.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319473385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319473385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cxb_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data-syn " "Found design unit 1: asj_fft_cxb_data-syn" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_data.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cxb_data.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319473463 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data " "Found entity 1: asj_fft_cxb_data" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_data.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cxb_data.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319473463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319473463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cxb_data_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_data_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data_mram-syn " "Found design unit 1: asj_fft_cxb_data_mram-syn" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319473556 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data_mram " "Found entity 1: asj_fft_cxb_data_mram" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319473556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319473556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cxb_data_r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_data_r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data_r-syn " "Found design unit 1: asj_fft_cxb_data_r-syn" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319473650 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data_r " "Found entity 1: asj_fft_cxb_data_r" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319473650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319473650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dataadgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dataadgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dataadgen-gen_all " "Found design unit 1: asj_fft_dataadgen-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_dataadgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dataadgen.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319473947 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dataadgen " "Found entity 1: asj_fft_dataadgen" {  } { { "FFT/synthesis/submodules/asj_fft_dataadgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dataadgen.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319473947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319473947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_data_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_data_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_data_ram-SYN " "Found design unit 1: asj_fft_data_ram-SYN" {  } { { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319474025 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_data_ram " "Found entity 1: asj_fft_data_ram" {  } { { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319474025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319474025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_data_ram_dp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_data_ram_dp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_data_ram_dp-SYN " "Found design unit 1: asj_fft_data_ram_dp-SYN" {  } { { "FFT/synthesis/submodules/asj_fft_data_ram_dp.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram_dp.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319474119 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_data_ram_dp " "Found entity 1: asj_fft_data_ram_dp" {  } { { "FFT/synthesis/submodules/asj_fft_data_ram_dp.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram_dp.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319474119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319474119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dft_bfp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dft_bfp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dft_bfp-dft_r4 " "Found design unit 1: asj_fft_dft_bfp-dft_r4" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319474260 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dft_bfp " "Found entity 1: asj_fft_dft_bfp" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319474260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319474260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dft_bfp_sgl-dft_r4 " "Found design unit 1: asj_fft_dft_bfp_sgl-dft_r4" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319474385 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dft_bfp_sgl " "Found entity 1: asj_fft_dft_bfp_sgl" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319474385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319474385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dpi_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dpi_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dpi_mram-syn " "Found design unit 1: asj_fft_dpi_mram-syn" {  } { { "FFT/synthesis/submodules/asj_fft_dpi_mram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dpi_mram.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319474478 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dpi_mram " "Found entity 1: asj_fft_dpi_mram" {  } { { "FFT/synthesis/submodules/asj_fft_dpi_mram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dpi_mram.vhd" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319474478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319474478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dp_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dp_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dp_mram-syn " "Found design unit 1: asj_fft_dp_mram-syn" {  } { { "FFT/synthesis/submodules/asj_fft_dp_mram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dp_mram.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319474572 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dp_mram " "Found entity 1: asj_fft_dp_mram" {  } { { "FFT/synthesis/submodules/asj_fft_dp_mram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dp_mram.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319474572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319474572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dualstream.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dualstream.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dualstream-transform " "Found design unit 1: asj_fft_dualstream-transform" {  } { { "FFT/synthesis/submodules/asj_fft_dualstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dualstream.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319474822 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dualstream " "Found entity 1: asj_fft_dualstream" {  } { { "FFT/synthesis/submodules/asj_fft_dualstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dualstream.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319474822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319474822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_in_write_sgl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_in_write_sgl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_in_write_sgl-writer " "Found design unit 1: asj_fft_in_write_sgl-writer" {  } { { "FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319474978 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_in_write_sgl " "Found entity 1: asj_fft_in_write_sgl" {  } { { "FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319474978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319474978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lcm_mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lcm_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lcm_mult-mult " "Found design unit 1: asj_fft_lcm_mult-mult" {  } { { "FFT/synthesis/submodules/asj_fft_lcm_mult.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lcm_mult.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319475073 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lcm_mult " "Found entity 1: asj_fft_lcm_mult" {  } { { "FFT/synthesis/submodules/asj_fft_lcm_mult.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lcm_mult.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319475073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319475073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lcm_mult_2m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lcm_mult_2m-mult " "Found design unit 1: asj_fft_lcm_mult_2m-mult" {  } { { "FFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319475166 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lcm_mult_2m " "Found entity 1: asj_fft_lcm_mult_2m" {  } { { "FFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319475166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319475166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lpp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpp-dft " "Found design unit 1: asj_fft_lpp-dft" {  } { { "FFT/synthesis/submodules/asj_fft_lpp.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpp.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319475260 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpp " "Found entity 1: asj_fft_lpp" {  } { { "FFT/synthesis/submodules/asj_fft_lpp.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpp.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319475260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319475260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lpprdadgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpprdadgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpprdadgen-gen_all " "Found design unit 1: asj_fft_lpprdadgen-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319475384 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpprdadgen " "Found entity 1: asj_fft_lpprdadgen" {  } { { "FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319475384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319475384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lpprdadr2gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpprdadr2gen-gen_all " "Found design unit 1: asj_fft_lpprdadr2gen-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319475494 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpprdadr2gen " "Found entity 1: asj_fft_lpprdadr2gen" {  } { { "FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319475494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319475494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lpp_serial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpp_serial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpp_serial-lp " "Found design unit 1: asj_fft_lpp_serial-lp" {  } { { "FFT/synthesis/submodules/asj_fft_lpp_serial.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpp_serial.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319475587 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpp_serial " "Found entity 1: asj_fft_lpp_serial" {  } { { "FFT/synthesis/submodules/asj_fft_lpp_serial.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpp_serial.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319475587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319475587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lpp_serial_r2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpp_serial_r2-lp " "Found design unit 1: asj_fft_lpp_serial_r2-lp" {  } { { "FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319475681 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpp_serial_r2 " "Found entity 1: asj_fft_lpp_serial_r2" {  } { { "FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319475681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319475681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_mult_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_mult_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_mult_add-syn " "Found design unit 1: asj_fft_mult_add-syn" {  } { { "FFT/synthesis/submodules/asj_fft_mult_add.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_mult_add.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319475775 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_mult_add " "Found entity 1: asj_fft_mult_add" {  } { { "FFT/synthesis/submodules/asj_fft_mult_add.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_mult_add.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319475775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319475775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_m_k_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_m_k_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_m_k_counter-gen_all " "Found design unit 1: asj_fft_m_k_counter-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_m_k_counter.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_m_k_counter.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319475886 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_m_k_counter " "Found entity 1: asj_fft_m_k_counter" {  } { { "FFT/synthesis/submodules/asj_fft_m_k_counter.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_m_k_counter.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319475886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319475886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_pround.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_pround.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_pround-AROUNDPIPE_SYNTH " "Found design unit 1: asj_fft_pround-AROUNDPIPE_SYNTH" {  } { { "FFT/synthesis/submodules/asj_fft_pround.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_pround.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319475962 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_pround " "Found entity 1: asj_fft_pround" {  } { { "FFT/synthesis/submodules/asj_fft_pround.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_pround.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319475962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319475962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_sglstream.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_sglstream.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_sglstream-transform " "Found design unit 1: asj_fft_sglstream-transform" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319476182 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_sglstream " "Found entity 1: asj_fft_sglstream" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319476182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319476182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_de_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_de_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_de_so_b-transform " "Found design unit 1: asj_fft_si_de_so_b-transform" {  } { { "FFT/synthesis/submodules/asj_fft_si_de_so_b.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_de_so_b.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319476369 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_de_so_b " "Found entity 1: asj_fft_si_de_so_b" {  } { { "FFT/synthesis/submodules/asj_fft_si_de_so_b.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_de_so_b.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319476369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319476369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_de_so_bb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_de_so_bb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_de_so_bb-transform " "Found design unit 1: asj_fft_si_de_so_bb-transform" {  } { { "FFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319476588 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_de_so_bb " "Found entity 1: asj_fft_si_de_so_bb" {  } { { "FFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319476588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319476588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_qe_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_qe_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_qe_so_b-transform " "Found design unit 1: asj_fft_si_qe_so_b-transform" {  } { { "FFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319476807 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_qe_so_b " "Found entity 1: asj_fft_si_qe_so_b" {  } { { "FFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319476807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319476807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_qe_so_bb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_qe_so_bb-transform " "Found design unit 1: asj_fft_si_qe_so_bb-transform" {  } { { "FFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319477057 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_qe_so_bb " "Found entity 1: asj_fft_si_qe_so_bb" {  } { { "FFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319477057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319477057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_se_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_se_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_se_so_b-transform " "Found design unit 1: asj_fft_si_se_so_b-transform" {  } { { "FFT/synthesis/submodules/asj_fft_si_se_so_b.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_se_so_b.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319477228 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_se_so_b " "Found entity 1: asj_fft_si_se_so_b" {  } { { "FFT/synthesis/submodules/asj_fft_si_se_so_b.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_se_so_b.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319477228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319477228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_se_so_bb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_se_so_bb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_se_so_bb-transform " "Found design unit 1: asj_fft_si_se_so_bb-transform" {  } { { "FFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319477432 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_se_so_bb " "Found entity 1: asj_fft_si_se_so_bb" {  } { { "FFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319477432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319477432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_sose_so_b-transform " "Found design unit 1: asj_fft_si_sose_so_b-transform" {  } { { "FFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319477619 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_sose_so_b " "Found entity 1: asj_fft_si_sose_so_b" {  } { { "FFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319477619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319477619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_tdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl-syn " "Found design unit 1: asj_fft_tdl-syn" {  } { { "FFT/synthesis/submodules/asj_fft_tdl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_tdl.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319477712 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl " "Found entity 1: asj_fft_tdl" {  } { { "FFT/synthesis/submodules/asj_fft_tdl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_tdl.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319477712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319477712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_tdl_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_bit-syn " "Found design unit 1: asj_fft_tdl_bit-syn" {  } { { "FFT/synthesis/submodules/asj_fft_tdl_bit.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_tdl_bit.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319477807 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_bit " "Found entity 1: asj_fft_tdl_bit" {  } { { "FFT/synthesis/submodules/asj_fft_tdl_bit.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_tdl_bit.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319477807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319477807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_tdl_bit_rst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_bit_rst-syn " "Found design unit 1: asj_fft_tdl_bit_rst-syn" {  } { { "FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319477884 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_bit_rst " "Found entity 1: asj_fft_tdl_bit_rst" {  } { { "FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319477884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319477884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_tdl_rst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl_rst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_rst-syn " "Found design unit 1: asj_fft_tdl_rst-syn" {  } { { "FFT/synthesis/submodules/asj_fft_tdl_rst.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_tdl_rst.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319477978 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_rst " "Found entity 1: asj_fft_tdl_rst" {  } { { "FFT/synthesis/submodules/asj_fft_tdl_rst.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_tdl_rst.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319477978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319477978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twadgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadgen-gen_all " "Found design unit 1: asj_fft_twadgen-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_twadgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twadgen.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319478087 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadgen " "Found entity 1: asj_fft_twadgen" {  } { { "FFT/synthesis/submodules/asj_fft_twadgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twadgen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319478087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319478087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twadgen_dual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadgen_dual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadgen_dual-gen_all " "Found design unit 1: asj_fft_twadgen_dual-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_twadgen_dual.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twadgen_dual.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319478228 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadgen_dual " "Found entity 1: asj_fft_twadgen_dual" {  } { { "FFT/synthesis/submodules/asj_fft_twadgen_dual.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twadgen_dual.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319478228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319478228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twadsogen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadsogen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadsogen-gen_all " "Found design unit 1: asj_fft_twadsogen-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_twadsogen.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twadsogen.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319478368 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadsogen " "Found entity 1: asj_fft_twadsogen" {  } { { "FFT/synthesis/submodules/asj_fft_twadsogen.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twadsogen.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319478368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319478368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twadsogen_q.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadsogen_q.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadsogen_q-gen_all " "Found design unit 1: asj_fft_twadsogen_q-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_twadsogen_q.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twadsogen_q.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319478494 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadsogen_q " "Found entity 1: asj_fft_twadsogen_q" {  } { { "FFT/synthesis/submodules/asj_fft_twadsogen_q.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twadsogen_q.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319478494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319478494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twiddle_ctrl_qe-cnt_sw " "Found design unit 1: asj_fft_twiddle_ctrl_qe-cnt_sw" {  } { { "FFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319478667 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twiddle_ctrl_qe " "Found entity 1: asj_fft_twiddle_ctrl_qe" {  } { { "FFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319478667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319478667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twid_rom_tdp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twid_rom_tdp-SYN " "Found design unit 1: asj_fft_twid_rom_tdp-SYN" {  } { { "FFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319478760 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twid_rom_tdp " "Found entity 1: asj_fft_twid_rom_tdp" {  } { { "FFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319478760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319478760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_unbburst_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_ctrl-burst_sw " "Found design unit 1: asj_fft_unbburst_ctrl-burst_sw" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319478837 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_ctrl " "Found entity 1: asj_fft_unbburst_ctrl" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319478837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319478837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_ctrl_de-cnt_sw " "Found design unit 1: asj_fft_unbburst_ctrl_de-cnt_sw" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319478931 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_ctrl_de " "Found entity 1: asj_fft_unbburst_ctrl_de" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319478931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319478931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_ctrl_qe-cnt_sw " "Found design unit 1: asj_fft_unbburst_ctrl_qe-cnt_sw" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" 119 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319479026 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_ctrl_qe " "Found entity 1: asj_fft_unbburst_ctrl_qe" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319479026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319479026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_sose_ctrl-burst_sw " "Found design unit 1: asj_fft_unbburst_sose_ctrl-burst_sw" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319479119 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_sose_ctrl " "Found entity 1: asj_fft_unbburst_sose_ctrl" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319479119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319479119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_wrengen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_wrengen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_wrengen-gen_all " "Found design unit 1: asj_fft_wrengen-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_wrengen.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_wrengen.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319479213 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_wrengen " "Found entity 1: asj_fft_wrengen" {  } { { "FFT/synthesis/submodules/asj_fft_wrengen.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_wrengen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319479213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319479213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_wrswgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_wrswgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_wrswgen-gen_all " "Found design unit 1: asj_fft_wrswgen-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_wrswgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_wrswgen.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319479369 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_wrswgen " "Found entity 1: asj_fft_wrswgen" {  } { { "FFT/synthesis/submodules/asj_fft_wrswgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_wrswgen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319479369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319479369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/twid_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/twid_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twid_rom-SYN " "Found design unit 1: twid_rom-SYN" {  } { { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319479463 ""} { "Info" "ISGN_ENTITY_NAME" "1 twid_rom " "Found entity 1: twid_rom" {  } { { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319479463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319479463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_mult_cpx_1825.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx_1825.v" { { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx_1825 " "Found entity 1: apn_fft_mult_cpx_1825" {  } { { "FFT/synthesis/submodules/apn_fft_mult_cpx_1825.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_mult_cpx_1825.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319479556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319479556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/fft_fft_ii_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/fft_fft_ii_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FFT_fft_ii_0 " "Found entity 1: FFT_fft_ii_0" {  } { { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319479556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319479556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "afifo.v 1 1 " "Found 1 design units, including 1 entities, in source file afifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 aFifo " "Found entity 1: aFifo" {  } { { "aFifo.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/aFifo.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319479572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319479572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/afifo_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/afifo_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 afifo_tb " "Found entity 1: afifo_tb" {  } { { "simulation/aFifo_tb.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/aFifo_tb.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319479572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319479572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graycounter.v 1 1 " "Found 1 design units, including 1 entities, in source file graycounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 GrayCounter " "Found entity 1: GrayCounter" {  } { { "GrayCounter.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/GrayCounter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319479588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319479588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocore.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocore.v" { { "Info" "ISGN_ENTITY_NAME" "1 audioCore " "Found entity 1: audioCore" {  } { { "audioCore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/audioCore.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319479603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319479603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftcore.v 1 1 " "Found 1 design units, including 1 entities, in source file fftcore.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFTcore " "Found entity 1: FFTcore" {  } { { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319479603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319479603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 topLevel " "Found entity 1: topLevel" {  } { { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319479619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319479619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/audiocore_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/audiocore_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 audioCore_tb " "Found entity 1: audioCore_tb" {  } { { "simulation/audioCore_tb.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/audioCore_tb.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319479619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319479619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/toplevel_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/toplevel_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 topLevel_tb " "Found entity 1: topLevel_tb" {  } { { "simulation/topLevel_tb.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/topLevel_tb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319479634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319479634 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ledMatrix.v(80) " "Verilog HDL information at ledMatrix.v(80): always construct contains both blocking and non-blocking assignments" {  } { { "ledMatrix.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/ledMatrix.v" 80 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556319479634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledmatrix.v 1 1 " "Found 1 design units, including 1 entities, in source file ledmatrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledMatrix " "Found entity 1: ledMatrix" {  } { { "ledMatrix.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/ledMatrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319479634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319479634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/ledmatrix_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/ledmatrix_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledMatrix_tb " "Found entity 1: ledMatrix_tb" {  } { { "simulation/ledMatrix_tb.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/ledMatrix_tb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319479650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319479650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/fftcore_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/fftcore_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFTcore_tb " "Found entity 1: FFTcore_tb" {  } { { "simulation/FFTcore_tb.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/FFTcore_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319479666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319479666 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_sig topLevel_tb.v(29) " "Verilog HDL Implicit Net warning at topLevel_tb.v(29): created implicit net for \"b_sig\"" {  } { { "simulation/topLevel_tb.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/topLevel_tb.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319479837 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1_sig ledMatrix_tb.v(18) " "Verilog HDL Implicit Net warning at ledMatrix_tb.v(18): created implicit net for \"R1_sig\"" {  } { { "simulation/ledMatrix_tb.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/ledMatrix_tb.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319479837 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G1_sig ledMatrix_tb.v(19) " "Verilog HDL Implicit Net warning at ledMatrix_tb.v(19): created implicit net for \"G1_sig\"" {  } { { "simulation/ledMatrix_tb.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/ledMatrix_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319479837 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B1_sig ledMatrix_tb.v(20) " "Verilog HDL Implicit Net warning at ledMatrix_tb.v(20): created implicit net for \"B1_sig\"" {  } { { "simulation/ledMatrix_tb.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/ledMatrix_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319479837 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2_sig ledMatrix_tb.v(21) " "Verilog HDL Implicit Net warning at ledMatrix_tb.v(21): created implicit net for \"R2_sig\"" {  } { { "simulation/ledMatrix_tb.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/ledMatrix_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319479837 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G2_sig ledMatrix_tb.v(22) " "Verilog HDL Implicit Net warning at ledMatrix_tb.v(22): created implicit net for \"G2_sig\"" {  } { { "simulation/ledMatrix_tb.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/ledMatrix_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319479837 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B2_sig ledMatrix_tb.v(23) " "Verilog HDL Implicit Net warning at ledMatrix_tb.v(23): created implicit net for \"B2_sig\"" {  } { { "simulation/ledMatrix_tb.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/ledMatrix_tb.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319479837 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A_sig ledMatrix_tb.v(24) " "Verilog HDL Implicit Net warning at ledMatrix_tb.v(24): created implicit net for \"A_sig\"" {  } { { "simulation/ledMatrix_tb.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/ledMatrix_tb.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319479837 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_sig ledMatrix_tb.v(25) " "Verilog HDL Implicit Net warning at ledMatrix_tb.v(25): created implicit net for \"B_sig\"" {  } { { "simulation/ledMatrix_tb.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/ledMatrix_tb.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319479837 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C_sig ledMatrix_tb.v(26) " "Verilog HDL Implicit Net warning at ledMatrix_tb.v(26): created implicit net for \"C_sig\"" {  } { { "simulation/ledMatrix_tb.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/ledMatrix_tb.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319479837 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D_sig ledMatrix_tb.v(27) " "Verilog HDL Implicit Net warning at ledMatrix_tb.v(27): created implicit net for \"D_sig\"" {  } { { "simulation/ledMatrix_tb.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/ledMatrix_tb.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319479837 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_MATRIX_sig ledMatrix_tb.v(28) " "Verilog HDL Implicit Net warning at ledMatrix_tb.v(28): created implicit net for \"CLK_MATRIX_sig\"" {  } { { "simulation/ledMatrix_tb.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/ledMatrix_tb.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319479837 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LATCH_sig ledMatrix_tb.v(29) " "Verilog HDL Implicit Net warning at ledMatrix_tb.v(29): created implicit net for \"LATCH_sig\"" {  } { { "simulation/ledMatrix_tb.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/ledMatrix_tb.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319479837 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OE_sig ledMatrix_tb.v(30) " "Verilog HDL Implicit Net warning at ledMatrix_tb.v(30): created implicit net for \"OE_sig\"" {  } { { "simulation/ledMatrix_tb.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/ledMatrix_tb.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319479837 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FFTcore " "Elaborating entity \"FFTcore\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556319480493 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test FFTcore.v(63) " "Verilog HDL or VHDL warning at FFTcore.v(63): object \"test\" assigned a value but never read" {  } { { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556319480493 "|FFTcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FFTcore.v(70) " "Verilog HDL assignment warning at FFTcore.v(70): truncated value with size 32 to match size of target (10)" {  } { { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556319480493 "|FFTcore"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT FFT:u0 " "Elaborating entity \"FFT\" for hierarchy \"FFT:u0\"" {  } { { "FFTcore.v" "u0" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319480509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT_fft_ii_0 FFT:u0\|FFT_fft_ii_0:fft_ii_0 " "Elaborating entity \"FFT_fft_ii_0\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\"" {  } { { "FFT/synthesis/FFT.v" "fft_ii_0" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319480542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_sglstream FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst " "Elaborating entity \"asj_fft_sglstream\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\"" {  } { { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "asj_fft_sglstream_inst" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319480587 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in_bfp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in_bfp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1556319480743 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "twiddle_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"twiddle_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1556319480743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1 " "Elaborating entity \"auk_dspip_avalon_streaming_sink\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "auk_dsp_atlantic_sink_1" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319480916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Elaborating entity \"scfifo\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "\\normal_fifo:fifo_eab_on:in_fifo" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319481181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_99p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_99p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_99p1 " "Found entity 1: scfifo_99p1" {  } { { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319481259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319481259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_99p1 FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated " "Elaborating entity \"scfifo_99p1\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319481275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_tie1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_tie1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_tie1 " "Found entity 1: a_dpfifo_tie1" {  } { { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319481306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319481306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_tie1 FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo " "Elaborating entity \"a_dpfifo_tie1\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\"" {  } { { "db/scfifo_99p1.tdf" "dpfifo" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319481322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2fp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2fp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2fp1 " "Found entity 1: altsyncram_2fp1" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319481384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319481384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2fp1 FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram " "Elaborating entity \"altsyncram_2fp1\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\"" {  } { { "db/a_dpfifo_tie1.tdf" "FIFOram" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319481400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2l8 " "Found entity 1: cmpr_2l8" {  } { { "db/cmpr_2l8.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/cmpr_2l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319481478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319481478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|cmpr_2l8:almost_full_comparer " "Elaborating entity \"cmpr_2l8\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|cmpr_2l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_tie1.tdf" "almost_full_comparer" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319481494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|cmpr_2l8:two_comparison " "Elaborating entity \"cmpr_2l8\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|cmpr_2l8:two_comparison\"" {  } { { "db/a_dpfifo_tie1.tdf" "two_comparison" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319481525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgb " "Found entity 1: cntr_fgb" {  } { { "db/cntr_fgb.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/cntr_fgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319481588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319481588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fgb FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|cntr_fgb:rd_ptr_msb " "Elaborating entity \"cntr_fgb\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|cntr_fgb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_tie1.tdf" "rd_ptr_msb" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319481603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sg7 " "Found entity 1: cntr_sg7" {  } { { "db/cntr_sg7.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/cntr_sg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319481682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319481682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sg7 FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|cntr_sg7:usedw_counter " "Elaborating entity \"cntr_sg7\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|cntr_sg7:usedw_counter\"" {  } { { "db/a_dpfifo_tie1.tdf" "usedw_counter" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319481682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggb " "Found entity 1: cntr_ggb" {  } { { "db/cntr_ggb.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/cntr_ggb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319481761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319481761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ggb FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|cntr_ggb:wr_ptr " "Elaborating entity \"cntr_ggb\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|cntr_ggb:wr_ptr\"" {  } { { "db/a_dpfifo_tie1.tdf" "wr_ptr" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319481775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1 " "Elaborating entity \"auk_dspip_avalon_streaming_source\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "auk_dsp_atlantic_source_1" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319481806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1 " "Elaborating entity \"auk_dspip_avalon_streaming_controller\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "auk_dsp_interface_controller_1" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319481853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_m_k_counter FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_m_k_counter:\\gen_gt256_mk:ctrl " "Elaborating entity \"asj_fft_m_k_counter\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_m_k_counter:\\gen_gt256_mk:ctrl\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_gt256_mk:ctrl" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319481915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit_rst:delay_ctrl_np " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit_rst:delay_ctrl_np\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "delay_ctrl_np" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319482025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit_rst:delay_npd " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit_rst:delay_npd\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "delay_npd" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319482134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_wrengen FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_wrengen:sel_we " "Elaborating entity \"asj_fft_wrengen\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_wrengen:sel_we\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "sel_we" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319482244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_in_write_sgl FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_in_write_sgl:writer " "Elaborating entity \"asj_fft_in_write_sgl\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_in_write_sgl:writer\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "writer" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319482368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cnt_ctrl FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cnt_ctrl:ccc " "Elaborating entity \"asj_fft_cnt_ctrl\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cnt_ctrl:ccc\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "ccc" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319482493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_4dp_ram FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A " "Elaborating entity \"asj_fft_4dp_ram\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "dat_A" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319482667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_data_ram FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A " "Elaborating entity \"asj_fft_data_ram\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\"" {  } { { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "\\gen_rams:0:dat_A" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319482791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_dual_port_ram FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component " "Elaborating entity \"altera_fft_dual_port_ram\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\"" {  } { { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "\\gen_M4K:ram_component" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319482886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319483104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h704.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h704.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h704 " "Found entity 1: altsyncram_h704" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319483212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319483212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h704 FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated " "Elaborating entity \"altsyncram_h704\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319483228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_dataadgen FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dataadgen:rd_adgen " "Elaborating entity \"asj_fft_dataadgen\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dataadgen:rd_adgen\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "rd_adgen" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319485494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_addr FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cxb_addr:ram_cxb_rd " "Elaborating entity \"asj_fft_cxb_addr\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cxb_addr:ram_cxb_rd\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "ram_cxb_rd" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319485604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl:\\gen_wrsw_2:k_delay " "Elaborating entity \"asj_fft_tdl\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl:\\gen_wrsw_2:k_delay\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_wrsw_2:k_delay" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319485728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl:\\gen_wrsw_2:p_delay " "Elaborating entity \"asj_fft_tdl\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl:\\gen_wrsw_2:p_delay\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_wrsw_2:p_delay" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319485837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_wrswgen FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_wrswgen:\\gen_wrsw_2:get_wr_swtiches " "Elaborating entity \"asj_fft_wrswgen\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_wrswgen:\\gen_wrsw_2:get_wr_swtiches\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_wrsw_2:get_wr_swtiches" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319485900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_addr FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cxb_addr:\\gen_wrsw_2:ram_cxb_wr " "Elaborating entity \"asj_fft_cxb_addr\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cxb_addr:\\gen_wrsw_2:ram_cxb_wr\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_wrsw_2:ram_cxb_wr" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319486056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_data FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cxb_data:ram_cxb_wr_data " "Elaborating entity \"asj_fft_cxb_data\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cxb_data:ram_cxb_wr_data\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "ram_cxb_wr_data" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319486124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_data_r FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cxb_data_r:ram_cxb_bfp_data " "Elaborating entity \"asj_fft_cxb_data_r\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cxb_data_r:ram_cxb_bfp_data\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "ram_cxb_bfp_data" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319486248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_dft_bfp FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft " "Elaborating entity \"asj_fft_dft_bfp\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_dft_2:bfpdft" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319486370 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1556319486540 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in_sc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in_sc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1556319486540 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "do_tdl " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"do_tdl\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1556319486540 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_st1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_st1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1556319486540 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_st2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_st2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1556319486540 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1556319486540 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_rnd " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_rnd\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1556319486540 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "reg_no_twiddle " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"reg_no_twiddle\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1556319486540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_pround FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|asj_fft_pround:\\gen_full_rnd:gen_rounding_blk:0:u0 " "Elaborating entity \"asj_fft_pround\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|asj_fft_pround:\\gen_full_rnd:gen_rounding_blk:0:u0\"" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "\\gen_full_rnd:gen_rounding_blk:0:u0" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319486697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|asj_fft_pround:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|asj_fft_pround:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "FFT/synthesis/submodules/asj_fft_pround.vhd" "\\gbrnd:nev:gp:lpm_add_sub_component" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_pround.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319486837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9gj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9gj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9gj " "Found entity 1: add_sub_9gj" {  } { { "db/add_sub_9gj.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/add_sub_9gj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319486916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319486916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9gj FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|asj_fft_pround:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_9gj:auto_generated " "Elaborating entity \"add_sub_9gj\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|asj_fft_pround:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_9gj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319486916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_i FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|asj_fft_bfp_i:\\gen_cont:bfp_scale " "Elaborating entity \"asj_fft_bfp_i\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|asj_fft_bfp_i:\\gen_cont:bfp_scale\"" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "\\gen_cont:bfp_scale" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319487556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_o FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|asj_fft_bfp_o:\\gen_cont:bfp_detect " "Elaborating entity \"asj_fft_bfp_o\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|asj_fft_bfp_o:\\gen_cont:bfp_detect\"" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "\\gen_cont:bfp_detect" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319487760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|asj_fft_bfp_o:\\gen_cont:bfp_detect\|asj_fft_tdl_bit:\\gen_blk_float:gen_streaming:gen_cont:delay_next_pass " "Elaborating entity \"asj_fft_tdl_bit\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|asj_fft_bfp_o:\\gen_cont:bfp_detect\|asj_fft_tdl_bit:\\gen_blk_float:gen_streaming:gen_cont:delay_next_pass\"" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_o.vhd" "\\gen_blk_float:gen_streaming:gen_cont:delay_next_pass" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_o.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319487869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|asj_fft_bfp_o:\\gen_cont:bfp_detect\|asj_fft_tdl_bit:\\gen_blk_float:gen_streaming:gen_cont:delay_next_blk " "Elaborating entity \"asj_fft_tdl_bit\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|asj_fft_bfp_o:\\gen_cont:bfp_detect\|asj_fft_tdl_bit:\\gen_blk_float:gen_streaming:gen_cont:delay_next_blk\"" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_o.vhd" "\\gen_blk_float:gen_streaming:gen_cont:delay_next_blk" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_o.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319487980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_o_1pt FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|asj_fft_bfp_o_1pt:\\gen_cont:bfp_detect_1pt " "Elaborating entity \"asj_fft_bfp_o_1pt\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|asj_fft_bfp_o_1pt:\\gen_cont:bfp_detect_1pt\"" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "\\gen_cont:bfp_detect_1pt" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319488056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|asj_fft_tdl_bit:\\gen_cont:delay_next_blk " "Elaborating entity \"asj_fft_tdl_bit\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|asj_fft_tdl_bit:\\gen_cont:delay_next_blk\"" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "\\gen_cont:delay_next_blk" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319488150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apn_fft_cmult_cpx2 FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1 " "Elaborating entity \"apn_fft_cmult_cpx2\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\"" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "\\gen_da2:cm1" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 1100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319488213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apn_fft_mult_can FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|apn_fft_mult_can:\\gen_infr_3cpx:calc_mult_3cpx " "Elaborating entity \"apn_fft_mult_can\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|apn_fft_mult_can:\\gen_infr_3cpx:calc_mult_3cpx\"" {  } { { "FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "\\gen_infr_3cpx:calc_mult_3cpx" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319488323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_pround FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_pround:u0 " "Elaborating entity \"asj_fft_pround\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_pround:u0\"" {  } { { "FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "u0" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319488448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_pround:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_pround:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "FFT/synthesis/submodules/asj_fft_pround.vhd" "\\gbrnd:nev:gp:lpm_add_sub_component" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_pround.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319488493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dgj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dgj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dgj " "Found entity 1: add_sub_dgj" {  } { { "db/add_sub_dgj.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/add_sub_dgj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319488588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319488588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dgj FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_pround:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_dgj:auto_generated " "Elaborating entity \"add_sub_dgj\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_pround:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_dgj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319488588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_tdl:real_delay " "Elaborating entity \"asj_fft_tdl\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_tdl:real_delay\"" {  } { { "FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "real_delay" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319488760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit_rst:\\gen_dft_2:delay_blk_done " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit_rst:\\gen_dft_2:delay_blk_done\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_dft_2:delay_blk_done" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319489510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_ctrl FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_bfp_ctrl:\\gen_dft_2:bfpc " "Elaborating entity \"asj_fft_bfp_ctrl\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_bfp_ctrl:\\gen_dft_2:bfpc\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_dft_2:bfpc" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319489573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_bfp_ctrl:\\gen_dft_2:bfpc\|asj_fft_tdl_bit_rst:\\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_bfp_ctrl:\\gen_dft_2:bfpc\|asj_fft_tdl_bit_rst:\\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass\"" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" "\\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319489666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_bfp_ctrl:\\gen_dft_2:bfpc\|asj_fft_tdl_bit_rst:\\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass2 " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_bfp_ctrl:\\gen_dft_2:bfpc\|asj_fft_tdl_bit_rst:\\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass2\"" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" "\\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass2" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319489744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit_rst:\\gen_dft_2:delay_blk_done2 " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit_rst:\\gen_dft_2:delay_blk_done2\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_dft_2:delay_blk_done2" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319489823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_twadgen FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_twadgen:twid_factors " "Elaborating entity \"asj_fft_twadgen\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_twadgen:twid_factors\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "twid_factors" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319489886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_3dp_rom FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom " "Elaborating entity \"asj_fft_3dp_rom\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "twrom" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319489979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n " "Elaborating entity \"twid_rom\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\"" {  } { { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "\\gen_M4K:sin_1n" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319490088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\"" {  } { { "FFT/synthesis/submodules/twid_rom.vhd" "\\gen_auto:rom_component" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319490181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319490275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5h34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5h34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5h34 " "Found entity 1: altsyncram_5h34" {  } { { "db/altsyncram_5h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_5h34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319490353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319490353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5h34 FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated " "Elaborating entity \"altsyncram_5h34\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319490369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n " "Elaborating entity \"twid_rom\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\"" {  } { { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "\\gen_M4K:sin_2n" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319490635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\"" {  } { { "FFT/synthesis/submodules/twid_rom.vhd" "\\gen_auto:rom_component" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319490697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319490729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6h34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6h34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6h34 " "Found entity 1: altsyncram_6h34" {  } { { "db/altsyncram_6h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_6h34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319490837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319490837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6h34 FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated " "Elaborating entity \"altsyncram_6h34\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319490837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n " "Elaborating entity \"twid_rom\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\"" {  } { { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "\\gen_M4K:sin_3n" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319491104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\"" {  } { { "FFT/synthesis/submodules/twid_rom.vhd" "\\gen_auto:rom_component" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319491166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319491198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7h34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7h34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7h34 " "Found entity 1: altsyncram_7h34" {  } { { "db/altsyncram_7h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_7h34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319491291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319491291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7h34 FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated " "Elaborating entity \"altsyncram_7h34\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319491306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n " "Elaborating entity \"twid_rom\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\"" {  } { { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "\\gen_M4K:cos_1n" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319491556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\"" {  } { { "FFT/synthesis/submodules/twid_rom.vhd" "\\gen_auto:rom_component" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319491634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319491667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0h34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0h34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0h34 " "Found entity 1: altsyncram_0h34" {  } { { "db/altsyncram_0h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_0h34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319491776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319491776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0h34 FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated " "Elaborating entity \"altsyncram_0h34\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319491776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n " "Elaborating entity \"twid_rom\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\"" {  } { { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "\\gen_M4K:cos_2n" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319492010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\"" {  } { { "FFT/synthesis/submodules/twid_rom.vhd" "\\gen_auto:rom_component" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319492056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319492087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1h34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1h34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1h34 " "Found entity 1: altsyncram_1h34" {  } { { "db/altsyncram_1h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_1h34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319492197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319492197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1h34 FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated " "Elaborating entity \"altsyncram_1h34\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319492212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n " "Elaborating entity \"twid_rom\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\"" {  } { { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "\\gen_M4K:cos_3n" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319492448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\"" {  } { { "FFT/synthesis/submodules/twid_rom.vhd" "\\gen_auto:rom_component" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319492510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319492540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2h34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2h34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2h34 " "Found entity 1: altsyncram_2h34" {  } { { "db/altsyncram_2h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2h34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319492619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319492619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2h34 FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated " "Elaborating entity \"altsyncram_2h34\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319492635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_lpprdadgen FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpprdadgen:\\gen_radix_4_last_pass:gen_lpp_addr " "Elaborating entity \"asj_fft_lpprdadgen\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpprdadgen:\\gen_radix_4_last_pass:gen_lpp_addr\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_radix_4_last_pass:gen_lpp_addr" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319492931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpprdadgen:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_bit_rst:delay_en " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpprdadgen:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_bit_rst:delay_en\"" {  } { { "FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" "delay_en" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319493042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_rst FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpprdadgen:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_rst:\\gen_M4K:delay_swd " "Elaborating entity \"asj_fft_tdl_rst\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpprdadgen:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_rst:\\gen_M4K:delay_swd\"" {  } { { "FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" "\\gen_M4K:delay_swd" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319493119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_lpp_serial FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpp_serial:\\gen_radix_4_last_pass:lpp " "Elaborating entity \"asj_fft_lpp_serial\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpp_serial:\\gen_radix_4_last_pass:lpp\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_radix_4_last_pass:lpp" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319493276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpp_serial:\\gen_radix_4_last_pass:lpp\|asj_fft_tdl_bit:\\gen_str_val:delay_val " "Elaborating entity \"asj_fft_tdl_bit\" for hierarchy \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpp_serial:\\gen_radix_4_last_pass:lpp\|asj_fft_tdl_bit:\\gen_str_val:delay_val\"" {  } { { "FFT/synthesis/submodules/asj_fft_lpp_serial.vhd" "\\gen_str_val:delay_val" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpp_serial.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319493416 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1556319495025 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.04.26.23:58:19 Progress: Loading sld003cba3e/alt_sld_fab_wrapper_hw.tcl " "2019.04.26.23:58:19 Progress: Loading sld003cba3e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319499901 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319503306 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319503494 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319506299 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319506471 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319506659 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319506861 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319506877 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319506877 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1556319507613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld003cba3e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld003cba3e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld003cba3e/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/ip/sld003cba3e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319507893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319507893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319507986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319507986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319508018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319508018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319508128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319508128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319508236 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319508236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319508236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319508315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319508315 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[48\] " "Synthesized away node \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 1575 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556319510269 "|FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[49\] " "Synthesized away node \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 1607 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556319510269 "|FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a49"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1556319510269 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1556319510269 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319512236 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl:\\gen_wrsw_2:k_delay\|tdl_arr_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl:\\gen_wrsw_2:k_delay\|tdl_arr_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556319514881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 19 " "Parameter TAP_DISTANCE set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556319514881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556319514881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556319514881 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556319514881 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl:\\gen_wrsw_2:k_delay\|tdl_arr_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl:\\gen_wrsw_2:k_delay\|tdl_arr_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556319514881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 20 " "Parameter TAP_DISTANCE set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556319514881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556319514881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556319514881 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556319514881 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|p_tdl_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|p_tdl_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556319514881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556319514881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556319514881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556319514881 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556319514881 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_twadgen:twid_factors\|twad_temp_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_twadgen:twid_factors\|twad_temp_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556319514881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 8 " "Parameter TAP_DISTANCE set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556319514881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556319514881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556319514881 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556319514881 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1556319514881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl:\\gen_wrsw_2:k_delay\|altshift_taps:tdl_arr_rtl_0 " "Elaborated megafunction instantiation \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl:\\gen_wrsw_2:k_delay\|altshift_taps:tdl_arr_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319515096 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl:\\gen_wrsw_2:k_delay\|altshift_taps:tdl_arr_rtl_0 " "Instantiated megafunction \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl:\\gen_wrsw_2:k_delay\|altshift_taps:tdl_arr_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556319515096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 19 " "Parameter \"TAP_DISTANCE\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556319515096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556319515096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556319515096 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556319515096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ggv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ggv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ggv " "Found entity 1: shift_taps_ggv" {  } { { "db/shift_taps_ggv.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/shift_taps_ggv.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319515143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319515143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5s91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5s91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5s91 " "Found entity 1: altsyncram_5s91" {  } { { "db/altsyncram_5s91.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_5s91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319515221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319515221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ijf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ijf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ijf " "Found entity 1: cntr_ijf" {  } { { "db/cntr_ijf.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/cntr_ijf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319515315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319515315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319515393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319515393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl:\\gen_wrsw_2:k_delay\|altshift_taps:tdl_arr_rtl_1 " "Elaborated megafunction instantiation \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl:\\gen_wrsw_2:k_delay\|altshift_taps:tdl_arr_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319515518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl:\\gen_wrsw_2:k_delay\|altshift_taps:tdl_arr_rtl_1 " "Instantiated megafunction \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl:\\gen_wrsw_2:k_delay\|altshift_taps:tdl_arr_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556319515518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 20 " "Parameter \"TAP_DISTANCE\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556319515518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556319515518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556319515518 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556319515518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_4gv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_4gv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_4gv " "Found entity 1: shift_taps_4gv" {  } { { "db/shift_taps_4gv.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/shift_taps_4gv.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319515581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319515581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dr91 " "Found entity 1: altsyncram_dr91" {  } { { "db/altsyncram_dr91.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_dr91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319515659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319515659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ajf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ajf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ajf " "Found entity 1: cntr_ajf" {  } { { "db/cntr_ajf.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/cntr_ajf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319515736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319515736 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|altshift_taps:p_tdl_rtl_0 " "Elaborated megafunction instantiation \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|altshift_taps:p_tdl_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319515877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|altshift_taps:p_tdl_rtl_0 " "Instantiated megafunction \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|altshift_taps:p_tdl_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556319515877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 16 " "Parameter \"TAP_DISTANCE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556319515877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556319515877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556319515877 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556319515877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_agv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_agv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_agv " "Found entity 1: shift_taps_agv" {  } { { "db/shift_taps_agv.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/shift_taps_agv.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319515956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319515956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nr91 " "Found entity 1: altsyncram_nr91" {  } { { "db/altsyncram_nr91.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_nr91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319516034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319516034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ejf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ejf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ejf " "Found entity 1: cntr_ejf" {  } { { "db/cntr_ejf.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/cntr_ejf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319516127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319516127 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_twadgen:twid_factors\|altshift_taps:twad_temp_rtl_0 " "Elaborated megafunction instantiation \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_twadgen:twid_factors\|altshift_taps:twad_temp_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319516236 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_twadgen:twid_factors\|altshift_taps:twad_temp_rtl_0 " "Instantiated megafunction \"FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_twadgen:twid_factors\|altshift_taps:twad_temp_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556319516236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 8 " "Parameter \"TAP_DISTANCE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556319516236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556319516236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556319516236 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556319516236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_0fv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_0fv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_0fv " "Found entity 1: shift_taps_0fv" {  } { { "db/shift_taps_0fv.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/shift_taps_0fv.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319516299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319516299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1p91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1p91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1p91 " "Found entity 1: altsyncram_1p91" {  } { { "db/altsyncram_1p91.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_1p91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319516378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319516378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uhf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uhf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uhf " "Found entity 1: cntr_uhf" {  } { { "db/cntr_uhf.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/cntr_uhf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556319516456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319516456 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "FFT/IFFT " "\"FFT/IFFT\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1556319518893 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1556319518893 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "altera_fft_ii " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature altera_fft_ii" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The output signals source_real, source_imag and source_exp are forced low when the evaluation time expires " "The output signals source_real, source_imag and source_exp are forced low when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1556319518971 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1556319518971 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1556319518971 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1556319518971 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1556319518971 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "96 " "96 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556319524143 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319524643 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/17.1/projects/FFTtest/output_files/FFTtest.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/17.1/projects/FFTtest/output_files/FFTtest.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319526565 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556319531145 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556319531145 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8692 " "Implemented 8692 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "56 " "Implemented 56 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556319532268 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556319532268 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7586 " "Implemented 7586 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556319532268 ""} { "Info" "ICUT_CUT_TM_RAMS" "979 " "Implemented 979 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1556319532268 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "9 " "Implemented 9 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1556319532268 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556319532268 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5141 " "Peak virtual memory: 5141 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556319532362 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 23:58:52 2019 " "Processing ended: Fri Apr 26 23:58:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556319532362 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556319532362 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:42 " "Total CPU time (on all processors): 00:01:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556319532362 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556319532362 ""}
