During development of this operating system, there were found bugs in:

Simics
======
- ia32 BIOS rewrites memory during AP start in SMP environment (#3351)
- ia32 Simics does not report #GP when EFER.NXE is 0 and finds NX page (#4214)
- incorrect MIPS instructions MSUB, MSUBU 

Bochs
=====
- FXSAVE/FXRSTOR not working correctly with XMM registers (patch #1282033)

Msim
====
- Incorrect interpretation of lwl/lwr/swl/swr instructions

Gcc
===
- Incorrect generation of unaligned data access instructions 
  (lwl/lwr/swl/swr) when using mipsel- target and -EB(big endian)
  compilation, -O2 (#23824)
