#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000208f6448500 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000208f648e4d0_0 .net "PC", 31 0, v00000208f6487aa0_0;  1 drivers
v00000208f648e110_0 .var "clk", 0 0;
v00000208f648d2b0_0 .net "clkout", 0 0, L_00000208f64c2dc0;  1 drivers
v00000208f648e610_0 .net "cycles_consumed", 31 0, v00000208f648ec50_0;  1 drivers
v00000208f648e2f0_0 .var "rst", 0 0;
S_00000208f63f3560 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000208f6448500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000208f6462680 .param/l "RType" 0 4 2, C4<000000>;
P_00000208f64626b8 .param/l "add" 0 4 5, C4<100000>;
P_00000208f64626f0 .param/l "addi" 0 4 8, C4<001000>;
P_00000208f6462728 .param/l "addu" 0 4 5, C4<100001>;
P_00000208f6462760 .param/l "and_" 0 4 5, C4<100100>;
P_00000208f6462798 .param/l "andi" 0 4 8, C4<001100>;
P_00000208f64627d0 .param/l "beq" 0 4 10, C4<000100>;
P_00000208f6462808 .param/l "bne" 0 4 10, C4<000101>;
P_00000208f6462840 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000208f6462878 .param/l "j" 0 4 12, C4<000010>;
P_00000208f64628b0 .param/l "jal" 0 4 12, C4<000011>;
P_00000208f64628e8 .param/l "jr" 0 4 6, C4<001000>;
P_00000208f6462920 .param/l "lw" 0 4 8, C4<100011>;
P_00000208f6462958 .param/l "nor_" 0 4 5, C4<100111>;
P_00000208f6462990 .param/l "or_" 0 4 5, C4<100101>;
P_00000208f64629c8 .param/l "ori" 0 4 8, C4<001101>;
P_00000208f6462a00 .param/l "sgt" 0 4 6, C4<101011>;
P_00000208f6462a38 .param/l "sll" 0 4 6, C4<000000>;
P_00000208f6462a70 .param/l "slt" 0 4 5, C4<101010>;
P_00000208f6462aa8 .param/l "slti" 0 4 8, C4<101010>;
P_00000208f6462ae0 .param/l "srl" 0 4 6, C4<000010>;
P_00000208f6462b18 .param/l "sub" 0 4 5, C4<100010>;
P_00000208f6462b50 .param/l "subu" 0 4 5, C4<100011>;
P_00000208f6462b88 .param/l "sw" 0 4 8, C4<101011>;
P_00000208f6462bc0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000208f6462bf8 .param/l "xori" 0 4 8, C4<001110>;
L_00000208f64c2ea0 .functor NOT 1, v00000208f648e2f0_0, C4<0>, C4<0>, C4<0>;
L_00000208f64c3060 .functor NOT 1, v00000208f648e2f0_0, C4<0>, C4<0>, C4<0>;
L_00000208f64c2e30 .functor NOT 1, v00000208f648e2f0_0, C4<0>, C4<0>, C4<0>;
L_00000208f64c2f10 .functor NOT 1, v00000208f648e2f0_0, C4<0>, C4<0>, C4<0>;
L_00000208f64c34c0 .functor NOT 1, v00000208f648e2f0_0, C4<0>, C4<0>, C4<0>;
L_00000208f64c2b90 .functor NOT 1, v00000208f648e2f0_0, C4<0>, C4<0>, C4<0>;
L_00000208f64c3290 .functor NOT 1, v00000208f648e2f0_0, C4<0>, C4<0>, C4<0>;
L_00000208f64c29d0 .functor NOT 1, v00000208f648e2f0_0, C4<0>, C4<0>, C4<0>;
L_00000208f64c2dc0 .functor OR 1, v00000208f648e110_0, v00000208f6452ae0_0, C4<0>, C4<0>;
L_00000208f64c30d0 .functor OR 1, L_00000208f650f910, L_00000208f650fa50, C4<0>, C4<0>;
L_00000208f64c28f0 .functor AND 1, L_00000208f6510a90, L_00000208f65112b0, C4<1>, C4<1>;
L_00000208f64c2810 .functor NOT 1, v00000208f648e2f0_0, C4<0>, C4<0>, C4<0>;
L_00000208f64c2a40 .functor OR 1, L_00000208f6511030, L_00000208f6510f90, C4<0>, C4<0>;
L_00000208f64c3370 .functor OR 1, L_00000208f64c2a40, L_00000208f65110d0, C4<0>, C4<0>;
L_00000208f64c2ff0 .functor OR 1, L_00000208f65103b0, L_00000208f6521cf0, C4<0>, C4<0>;
L_00000208f64c3300 .functor AND 1, L_00000208f650feb0, L_00000208f64c2ff0, C4<1>, C4<1>;
L_00000208f64c33e0 .functor OR 1, L_00000208f6523050, L_00000208f6522510, C4<0>, C4<0>;
L_00000208f64c3530 .functor AND 1, L_00000208f6522b50, L_00000208f64c33e0, C4<1>, C4<1>;
L_00000208f64c3450 .functor NOT 1, L_00000208f64c2dc0, C4<0>, C4<0>, C4<0>;
v00000208f6488220_0 .net "ALUOp", 3 0, v00000208f6452b80_0;  1 drivers
v00000208f6488360_0 .net "ALUResult", 31 0, v00000208f64885e0_0;  1 drivers
v00000208f64887c0_0 .net "ALUSrc", 0 0, v00000208f6452040_0;  1 drivers
v00000208f64895b0_0 .net "ALUin2", 31 0, L_00000208f6522d30;  1 drivers
v00000208f648a370_0 .net "MemReadEn", 0 0, v00000208f6451640_0;  1 drivers
v00000208f6489970_0 .net "MemWriteEn", 0 0, v00000208f64520e0_0;  1 drivers
v00000208f648ac30_0 .net "MemtoReg", 0 0, v00000208f64525e0_0;  1 drivers
v00000208f648acd0_0 .net "PC", 31 0, v00000208f6487aa0_0;  alias, 1 drivers
v00000208f6489510_0 .net "PCPlus1", 31 0, L_00000208f6511670;  1 drivers
v00000208f648a050_0 .net "PCsrc", 0 0, v00000208f6488860_0;  1 drivers
v00000208f6489ab0_0 .net "RegDst", 0 0, v00000208f6452180_0;  1 drivers
v00000208f6489330_0 .net "RegWriteEn", 0 0, v00000208f64524a0_0;  1 drivers
v00000208f64890b0_0 .net "WriteRegister", 4 0, L_00000208f65104f0;  1 drivers
v00000208f648a410_0 .net *"_ivl_0", 0 0, L_00000208f64c2ea0;  1 drivers
L_00000208f64c37b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000208f6489a10_0 .net/2u *"_ivl_10", 4 0, L_00000208f64c37b0;  1 drivers
L_00000208f64c3ba0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000208f6489150_0 .net *"_ivl_101", 15 0, L_00000208f64c3ba0;  1 drivers
v00000208f648a690_0 .net *"_ivl_102", 31 0, L_00000208f650fcd0;  1 drivers
L_00000208f64c3be8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000208f64891f0_0 .net *"_ivl_105", 25 0, L_00000208f64c3be8;  1 drivers
L_00000208f64c3c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000208f648a870_0 .net/2u *"_ivl_106", 31 0, L_00000208f64c3c30;  1 drivers
v00000208f6489b50_0 .net *"_ivl_108", 0 0, L_00000208f6510a90;  1 drivers
L_00000208f64c3c78 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000208f6489bf0_0 .net/2u *"_ivl_110", 5 0, L_00000208f64c3c78;  1 drivers
v00000208f6489c90_0 .net *"_ivl_112", 0 0, L_00000208f65112b0;  1 drivers
v00000208f6489290_0 .net *"_ivl_115", 0 0, L_00000208f64c28f0;  1 drivers
v00000208f6489d30_0 .net *"_ivl_116", 47 0, L_00000208f6510770;  1 drivers
L_00000208f64c3cc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000208f648a230_0 .net *"_ivl_119", 15 0, L_00000208f64c3cc0;  1 drivers
L_00000208f64c37f8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000208f648ab90_0 .net/2u *"_ivl_12", 5 0, L_00000208f64c37f8;  1 drivers
v00000208f64893d0_0 .net *"_ivl_120", 47 0, L_00000208f65108b0;  1 drivers
L_00000208f64c3d08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000208f648a190_0 .net *"_ivl_123", 15 0, L_00000208f64c3d08;  1 drivers
v00000208f648aaf0_0 .net *"_ivl_125", 0 0, L_00000208f6510090;  1 drivers
v00000208f6489470_0 .net *"_ivl_126", 31 0, L_00000208f6511350;  1 drivers
v00000208f648a4b0_0 .net *"_ivl_128", 47 0, L_00000208f6510590;  1 drivers
v00000208f6489650_0 .net *"_ivl_130", 47 0, L_00000208f650fff0;  1 drivers
v00000208f6489010_0 .net *"_ivl_132", 47 0, L_00000208f6510950;  1 drivers
v00000208f6489830_0 .net *"_ivl_134", 47 0, L_00000208f65109f0;  1 drivers
v00000208f64896f0_0 .net *"_ivl_14", 0 0, L_00000208f648e7f0;  1 drivers
v00000208f6489790_0 .net *"_ivl_140", 0 0, L_00000208f64c2810;  1 drivers
L_00000208f64c3d98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000208f64898d0_0 .net/2u *"_ivl_142", 31 0, L_00000208f64c3d98;  1 drivers
L_00000208f64c3e70 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000208f648aa50_0 .net/2u *"_ivl_146", 5 0, L_00000208f64c3e70;  1 drivers
v00000208f6488f70_0 .net *"_ivl_148", 0 0, L_00000208f6511030;  1 drivers
L_00000208f64c3eb8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000208f648ad70_0 .net/2u *"_ivl_150", 5 0, L_00000208f64c3eb8;  1 drivers
v00000208f648a730_0 .net *"_ivl_152", 0 0, L_00000208f6510f90;  1 drivers
v00000208f6489dd0_0 .net *"_ivl_155", 0 0, L_00000208f64c2a40;  1 drivers
L_00000208f64c3f00 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000208f6488ed0_0 .net/2u *"_ivl_156", 5 0, L_00000208f64c3f00;  1 drivers
v00000208f6489e70_0 .net *"_ivl_158", 0 0, L_00000208f65110d0;  1 drivers
L_00000208f64c3840 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000208f648a550_0 .net/2u *"_ivl_16", 4 0, L_00000208f64c3840;  1 drivers
v00000208f6489f10_0 .net *"_ivl_161", 0 0, L_00000208f64c3370;  1 drivers
L_00000208f64c3f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000208f6489fb0_0 .net/2u *"_ivl_162", 15 0, L_00000208f64c3f48;  1 drivers
v00000208f648a0f0_0 .net *"_ivl_164", 31 0, L_00000208f6511210;  1 drivers
v00000208f648a2d0_0 .net *"_ivl_167", 0 0, L_00000208f65101d0;  1 drivers
v00000208f648a5f0_0 .net *"_ivl_168", 15 0, L_00000208f6511490;  1 drivers
v00000208f648a7d0_0 .net *"_ivl_170", 31 0, L_00000208f6511530;  1 drivers
v00000208f648a910_0 .net *"_ivl_174", 31 0, L_00000208f650fb90;  1 drivers
L_00000208f64c3f90 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000208f648a9b0_0 .net *"_ivl_177", 25 0, L_00000208f64c3f90;  1 drivers
L_00000208f64c3fd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000208f648b700_0 .net/2u *"_ivl_178", 31 0, L_00000208f64c3fd8;  1 drivers
v00000208f648c420_0 .net *"_ivl_180", 0 0, L_00000208f650feb0;  1 drivers
L_00000208f64c4020 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000208f648bb60_0 .net/2u *"_ivl_182", 5 0, L_00000208f64c4020;  1 drivers
v00000208f648bde0_0 .net *"_ivl_184", 0 0, L_00000208f65103b0;  1 drivers
L_00000208f64c4068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000208f648c7e0_0 .net/2u *"_ivl_186", 5 0, L_00000208f64c4068;  1 drivers
v00000208f648b520_0 .net *"_ivl_188", 0 0, L_00000208f6521cf0;  1 drivers
v00000208f648bca0_0 .net *"_ivl_19", 4 0, L_00000208f648ecf0;  1 drivers
v00000208f648b5c0_0 .net *"_ivl_191", 0 0, L_00000208f64c2ff0;  1 drivers
v00000208f648b980_0 .net *"_ivl_193", 0 0, L_00000208f64c3300;  1 drivers
L_00000208f64c40b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000208f648bfc0_0 .net/2u *"_ivl_194", 5 0, L_00000208f64c40b0;  1 drivers
v00000208f648cba0_0 .net *"_ivl_196", 0 0, L_00000208f6521890;  1 drivers
L_00000208f64c40f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000208f648b020_0 .net/2u *"_ivl_198", 31 0, L_00000208f64c40f8;  1 drivers
L_00000208f64c3768 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000208f648be80_0 .net/2u *"_ivl_2", 5 0, L_00000208f64c3768;  1 drivers
v00000208f648cc40_0 .net *"_ivl_20", 4 0, L_00000208f648ea70;  1 drivers
v00000208f648c1a0_0 .net *"_ivl_200", 31 0, L_00000208f65226f0;  1 drivers
v00000208f648b7a0_0 .net *"_ivl_204", 31 0, L_00000208f6521bb0;  1 drivers
L_00000208f64c4140 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000208f648b0c0_0 .net *"_ivl_207", 25 0, L_00000208f64c4140;  1 drivers
L_00000208f64c4188 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000208f648c2e0_0 .net/2u *"_ivl_208", 31 0, L_00000208f64c4188;  1 drivers
v00000208f648aee0_0 .net *"_ivl_210", 0 0, L_00000208f6522b50;  1 drivers
L_00000208f64c41d0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000208f648c4c0_0 .net/2u *"_ivl_212", 5 0, L_00000208f64c41d0;  1 drivers
v00000208f648ca60_0 .net *"_ivl_214", 0 0, L_00000208f6523050;  1 drivers
L_00000208f64c4218 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000208f648b840_0 .net/2u *"_ivl_216", 5 0, L_00000208f64c4218;  1 drivers
v00000208f648cce0_0 .net *"_ivl_218", 0 0, L_00000208f6522510;  1 drivers
v00000208f648b2a0_0 .net *"_ivl_221", 0 0, L_00000208f64c33e0;  1 drivers
v00000208f648c920_0 .net *"_ivl_223", 0 0, L_00000208f64c3530;  1 drivers
L_00000208f64c4260 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000208f648cd80_0 .net/2u *"_ivl_224", 5 0, L_00000208f64c4260;  1 drivers
v00000208f648c600_0 .net *"_ivl_226", 0 0, L_00000208f6523690;  1 drivers
v00000208f648b8e0_0 .net *"_ivl_228", 31 0, L_00000208f6522a10;  1 drivers
v00000208f648c560_0 .net *"_ivl_24", 0 0, L_00000208f64c2e30;  1 drivers
L_00000208f64c3888 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000208f648ba20_0 .net/2u *"_ivl_26", 4 0, L_00000208f64c3888;  1 drivers
v00000208f648b160_0 .net *"_ivl_29", 4 0, L_00000208f648ed90;  1 drivers
v00000208f648b3e0_0 .net *"_ivl_32", 0 0, L_00000208f64c2f10;  1 drivers
L_00000208f64c38d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000208f648b340_0 .net/2u *"_ivl_34", 4 0, L_00000208f64c38d0;  1 drivers
v00000208f648af80_0 .net *"_ivl_37", 4 0, L_00000208f648cf90;  1 drivers
v00000208f648bac0_0 .net *"_ivl_40", 0 0, L_00000208f64c34c0;  1 drivers
L_00000208f64c3918 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000208f648bc00_0 .net/2u *"_ivl_42", 15 0, L_00000208f64c3918;  1 drivers
v00000208f648bf20_0 .net *"_ivl_45", 15 0, L_00000208f6510310;  1 drivers
v00000208f648c060_0 .net *"_ivl_48", 0 0, L_00000208f64c2b90;  1 drivers
v00000208f648c740_0 .net *"_ivl_5", 5 0, L_00000208f648e9d0;  1 drivers
L_00000208f64c3960 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000208f648b200_0 .net/2u *"_ivl_50", 36 0, L_00000208f64c3960;  1 drivers
L_00000208f64c39a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000208f648b480_0 .net/2u *"_ivl_52", 31 0, L_00000208f64c39a8;  1 drivers
v00000208f648bd40_0 .net *"_ivl_55", 4 0, L_00000208f6510450;  1 drivers
v00000208f648b660_0 .net *"_ivl_56", 36 0, L_00000208f6510d10;  1 drivers
v00000208f648c100_0 .net *"_ivl_58", 36 0, L_00000208f6510ef0;  1 drivers
v00000208f648c380_0 .net *"_ivl_62", 0 0, L_00000208f64c3290;  1 drivers
L_00000208f64c39f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000208f648c240_0 .net/2u *"_ivl_64", 5 0, L_00000208f64c39f0;  1 drivers
v00000208f648c6a0_0 .net *"_ivl_67", 5 0, L_00000208f6510db0;  1 drivers
v00000208f648c880_0 .net *"_ivl_70", 0 0, L_00000208f64c29d0;  1 drivers
L_00000208f64c3a38 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000208f648c9c0_0 .net/2u *"_ivl_72", 57 0, L_00000208f64c3a38;  1 drivers
L_00000208f64c3a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000208f648cb00_0 .net/2u *"_ivl_74", 31 0, L_00000208f64c3a80;  1 drivers
v00000208f648d5d0_0 .net *"_ivl_77", 25 0, L_00000208f650f7d0;  1 drivers
v00000208f648e250_0 .net *"_ivl_78", 57 0, L_00000208f6510e50;  1 drivers
v00000208f648d710_0 .net *"_ivl_8", 0 0, L_00000208f64c3060;  1 drivers
v00000208f648db70_0 .net *"_ivl_80", 57 0, L_00000208f6510810;  1 drivers
L_00000208f64c3ac8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000208f648dc10_0 .net/2u *"_ivl_84", 31 0, L_00000208f64c3ac8;  1 drivers
L_00000208f64c3b10 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000208f648e430_0 .net/2u *"_ivl_88", 5 0, L_00000208f64c3b10;  1 drivers
v00000208f648dcb0_0 .net *"_ivl_90", 0 0, L_00000208f650f910;  1 drivers
L_00000208f64c3b58 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000208f648ebb0_0 .net/2u *"_ivl_92", 5 0, L_00000208f64c3b58;  1 drivers
v00000208f648d350_0 .net *"_ivl_94", 0 0, L_00000208f650fa50;  1 drivers
v00000208f648d670_0 .net *"_ivl_97", 0 0, L_00000208f64c30d0;  1 drivers
v00000208f648d7b0_0 .net *"_ivl_98", 47 0, L_00000208f6510c70;  1 drivers
v00000208f648d3f0_0 .net "adderResult", 31 0, L_00000208f6511170;  1 drivers
v00000208f648e390_0 .net "address", 31 0, L_00000208f6510630;  1 drivers
v00000208f648d990_0 .net "clk", 0 0, L_00000208f64c2dc0;  alias, 1 drivers
v00000208f648ec50_0 .var "cycles_consumed", 31 0;
v00000208f648e1b0_0 .net "extImm", 31 0, L_00000208f650ff50;  1 drivers
v00000208f648e890_0 .net "funct", 5 0, L_00000208f6510130;  1 drivers
v00000208f648e070_0 .net "hlt", 0 0, v00000208f6452ae0_0;  1 drivers
v00000208f648dad0_0 .net "imm", 15 0, L_00000208f650f870;  1 drivers
v00000208f648d850_0 .net "immediate", 31 0, L_00000208f6521f70;  1 drivers
v00000208f648d8f0_0 .net "input_clk", 0 0, v00000208f648e110_0;  1 drivers
v00000208f648e570_0 .net "instruction", 31 0, L_00000208f650fe10;  1 drivers
v00000208f648de90_0 .net "memoryReadData", 31 0, v00000208f6486ec0_0;  1 drivers
v00000208f648da30_0 .net "nextPC", 31 0, L_00000208f650fd70;  1 drivers
v00000208f648d170_0 .net "opcode", 5 0, L_00000208f648e750;  1 drivers
v00000208f648d210_0 .net "rd", 4 0, L_00000208f648eb10;  1 drivers
v00000208f648e930_0 .net "readData1", 31 0, L_00000208f64c3220;  1 drivers
v00000208f648dd50_0 .net "readData1_w", 31 0, L_00000208f6522290;  1 drivers
v00000208f648d030_0 .net "readData2", 31 0, L_00000208f64c2f80;  1 drivers
v00000208f648ddf0_0 .net "rs", 4 0, L_00000208f648cef0;  1 drivers
v00000208f648d0d0_0 .net "rst", 0 0, v00000208f648e2f0_0;  1 drivers
v00000208f648d490_0 .net "rt", 4 0, L_00000208f650f9b0;  1 drivers
v00000208f648e6b0_0 .net "shamt", 31 0, L_00000208f65106d0;  1 drivers
v00000208f648d530_0 .net "wire_instruction", 31 0, L_00000208f64c3140;  1 drivers
v00000208f648df30_0 .net "writeData", 31 0, L_00000208f6521ed0;  1 drivers
v00000208f648dfd0_0 .net "zero", 0 0, L_00000208f65235f0;  1 drivers
L_00000208f648e9d0 .part L_00000208f650fe10, 26, 6;
L_00000208f648e750 .functor MUXZ 6, L_00000208f648e9d0, L_00000208f64c3768, L_00000208f64c2ea0, C4<>;
L_00000208f648e7f0 .cmp/eq 6, L_00000208f648e750, L_00000208f64c37f8;
L_00000208f648ecf0 .part L_00000208f650fe10, 11, 5;
L_00000208f648ea70 .functor MUXZ 5, L_00000208f648ecf0, L_00000208f64c3840, L_00000208f648e7f0, C4<>;
L_00000208f648eb10 .functor MUXZ 5, L_00000208f648ea70, L_00000208f64c37b0, L_00000208f64c3060, C4<>;
L_00000208f648ed90 .part L_00000208f650fe10, 21, 5;
L_00000208f648cef0 .functor MUXZ 5, L_00000208f648ed90, L_00000208f64c3888, L_00000208f64c2e30, C4<>;
L_00000208f648cf90 .part L_00000208f650fe10, 16, 5;
L_00000208f650f9b0 .functor MUXZ 5, L_00000208f648cf90, L_00000208f64c38d0, L_00000208f64c2f10, C4<>;
L_00000208f6510310 .part L_00000208f650fe10, 0, 16;
L_00000208f650f870 .functor MUXZ 16, L_00000208f6510310, L_00000208f64c3918, L_00000208f64c34c0, C4<>;
L_00000208f6510450 .part L_00000208f650fe10, 6, 5;
L_00000208f6510d10 .concat [ 5 32 0 0], L_00000208f6510450, L_00000208f64c39a8;
L_00000208f6510ef0 .functor MUXZ 37, L_00000208f6510d10, L_00000208f64c3960, L_00000208f64c2b90, C4<>;
L_00000208f65106d0 .part L_00000208f6510ef0, 0, 32;
L_00000208f6510db0 .part L_00000208f650fe10, 0, 6;
L_00000208f6510130 .functor MUXZ 6, L_00000208f6510db0, L_00000208f64c39f0, L_00000208f64c3290, C4<>;
L_00000208f650f7d0 .part L_00000208f650fe10, 0, 26;
L_00000208f6510e50 .concat [ 26 32 0 0], L_00000208f650f7d0, L_00000208f64c3a80;
L_00000208f6510810 .functor MUXZ 58, L_00000208f6510e50, L_00000208f64c3a38, L_00000208f64c29d0, C4<>;
L_00000208f6510630 .part L_00000208f6510810, 0, 32;
L_00000208f6511670 .arith/sum 32, v00000208f6487aa0_0, L_00000208f64c3ac8;
L_00000208f650f910 .cmp/eq 6, L_00000208f648e750, L_00000208f64c3b10;
L_00000208f650fa50 .cmp/eq 6, L_00000208f648e750, L_00000208f64c3b58;
L_00000208f6510c70 .concat [ 32 16 0 0], L_00000208f6510630, L_00000208f64c3ba0;
L_00000208f650fcd0 .concat [ 6 26 0 0], L_00000208f648e750, L_00000208f64c3be8;
L_00000208f6510a90 .cmp/eq 32, L_00000208f650fcd0, L_00000208f64c3c30;
L_00000208f65112b0 .cmp/eq 6, L_00000208f6510130, L_00000208f64c3c78;
L_00000208f6510770 .concat [ 32 16 0 0], L_00000208f64c3220, L_00000208f64c3cc0;
L_00000208f65108b0 .concat [ 32 16 0 0], v00000208f6487aa0_0, L_00000208f64c3d08;
L_00000208f6510090 .part L_00000208f650f870, 15, 1;
LS_00000208f6511350_0_0 .concat [ 1 1 1 1], L_00000208f6510090, L_00000208f6510090, L_00000208f6510090, L_00000208f6510090;
LS_00000208f6511350_0_4 .concat [ 1 1 1 1], L_00000208f6510090, L_00000208f6510090, L_00000208f6510090, L_00000208f6510090;
LS_00000208f6511350_0_8 .concat [ 1 1 1 1], L_00000208f6510090, L_00000208f6510090, L_00000208f6510090, L_00000208f6510090;
LS_00000208f6511350_0_12 .concat [ 1 1 1 1], L_00000208f6510090, L_00000208f6510090, L_00000208f6510090, L_00000208f6510090;
LS_00000208f6511350_0_16 .concat [ 1 1 1 1], L_00000208f6510090, L_00000208f6510090, L_00000208f6510090, L_00000208f6510090;
LS_00000208f6511350_0_20 .concat [ 1 1 1 1], L_00000208f6510090, L_00000208f6510090, L_00000208f6510090, L_00000208f6510090;
LS_00000208f6511350_0_24 .concat [ 1 1 1 1], L_00000208f6510090, L_00000208f6510090, L_00000208f6510090, L_00000208f6510090;
LS_00000208f6511350_0_28 .concat [ 1 1 1 1], L_00000208f6510090, L_00000208f6510090, L_00000208f6510090, L_00000208f6510090;
LS_00000208f6511350_1_0 .concat [ 4 4 4 4], LS_00000208f6511350_0_0, LS_00000208f6511350_0_4, LS_00000208f6511350_0_8, LS_00000208f6511350_0_12;
LS_00000208f6511350_1_4 .concat [ 4 4 4 4], LS_00000208f6511350_0_16, LS_00000208f6511350_0_20, LS_00000208f6511350_0_24, LS_00000208f6511350_0_28;
L_00000208f6511350 .concat [ 16 16 0 0], LS_00000208f6511350_1_0, LS_00000208f6511350_1_4;
L_00000208f6510590 .concat [ 16 32 0 0], L_00000208f650f870, L_00000208f6511350;
L_00000208f650fff0 .arith/sum 48, L_00000208f65108b0, L_00000208f6510590;
L_00000208f6510950 .functor MUXZ 48, L_00000208f650fff0, L_00000208f6510770, L_00000208f64c28f0, C4<>;
L_00000208f65109f0 .functor MUXZ 48, L_00000208f6510950, L_00000208f6510c70, L_00000208f64c30d0, C4<>;
L_00000208f6511170 .part L_00000208f65109f0, 0, 32;
L_00000208f650fd70 .functor MUXZ 32, L_00000208f6511670, L_00000208f6511170, v00000208f6488860_0, C4<>;
L_00000208f650fe10 .functor MUXZ 32, L_00000208f64c3140, L_00000208f64c3d98, L_00000208f64c2810, C4<>;
L_00000208f6511030 .cmp/eq 6, L_00000208f648e750, L_00000208f64c3e70;
L_00000208f6510f90 .cmp/eq 6, L_00000208f648e750, L_00000208f64c3eb8;
L_00000208f65110d0 .cmp/eq 6, L_00000208f648e750, L_00000208f64c3f00;
L_00000208f6511210 .concat [ 16 16 0 0], L_00000208f650f870, L_00000208f64c3f48;
L_00000208f65101d0 .part L_00000208f650f870, 15, 1;
LS_00000208f6511490_0_0 .concat [ 1 1 1 1], L_00000208f65101d0, L_00000208f65101d0, L_00000208f65101d0, L_00000208f65101d0;
LS_00000208f6511490_0_4 .concat [ 1 1 1 1], L_00000208f65101d0, L_00000208f65101d0, L_00000208f65101d0, L_00000208f65101d0;
LS_00000208f6511490_0_8 .concat [ 1 1 1 1], L_00000208f65101d0, L_00000208f65101d0, L_00000208f65101d0, L_00000208f65101d0;
LS_00000208f6511490_0_12 .concat [ 1 1 1 1], L_00000208f65101d0, L_00000208f65101d0, L_00000208f65101d0, L_00000208f65101d0;
L_00000208f6511490 .concat [ 4 4 4 4], LS_00000208f6511490_0_0, LS_00000208f6511490_0_4, LS_00000208f6511490_0_8, LS_00000208f6511490_0_12;
L_00000208f6511530 .concat [ 16 16 0 0], L_00000208f650f870, L_00000208f6511490;
L_00000208f650ff50 .functor MUXZ 32, L_00000208f6511530, L_00000208f6511210, L_00000208f64c3370, C4<>;
L_00000208f650fb90 .concat [ 6 26 0 0], L_00000208f648e750, L_00000208f64c3f90;
L_00000208f650feb0 .cmp/eq 32, L_00000208f650fb90, L_00000208f64c3fd8;
L_00000208f65103b0 .cmp/eq 6, L_00000208f6510130, L_00000208f64c4020;
L_00000208f6521cf0 .cmp/eq 6, L_00000208f6510130, L_00000208f64c4068;
L_00000208f6521890 .cmp/eq 6, L_00000208f648e750, L_00000208f64c40b0;
L_00000208f65226f0 .functor MUXZ 32, L_00000208f650ff50, L_00000208f64c40f8, L_00000208f6521890, C4<>;
L_00000208f6521f70 .functor MUXZ 32, L_00000208f65226f0, L_00000208f65106d0, L_00000208f64c3300, C4<>;
L_00000208f6521bb0 .concat [ 6 26 0 0], L_00000208f648e750, L_00000208f64c4140;
L_00000208f6522b50 .cmp/eq 32, L_00000208f6521bb0, L_00000208f64c4188;
L_00000208f6523050 .cmp/eq 6, L_00000208f6510130, L_00000208f64c41d0;
L_00000208f6522510 .cmp/eq 6, L_00000208f6510130, L_00000208f64c4218;
L_00000208f6523690 .cmp/eq 6, L_00000208f648e750, L_00000208f64c4260;
L_00000208f6522a10 .functor MUXZ 32, L_00000208f64c3220, v00000208f6487aa0_0, L_00000208f6523690, C4<>;
L_00000208f6522290 .functor MUXZ 32, L_00000208f6522a10, L_00000208f64c2f80, L_00000208f64c3530, C4<>;
S_00000208f63f36f0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000208f63f3560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000208f645d170 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000208f64c2c00 .functor NOT 1, v00000208f6452040_0, C4<0>, C4<0>, C4<0>;
v00000208f6451f00_0 .net *"_ivl_0", 0 0, L_00000208f64c2c00;  1 drivers
v00000208f64534e0_0 .net "in1", 31 0, L_00000208f64c2f80;  alias, 1 drivers
v00000208f6452a40_0 .net "in2", 31 0, L_00000208f6521f70;  alias, 1 drivers
v00000208f6452720_0 .net "out", 31 0, L_00000208f6522d30;  alias, 1 drivers
v00000208f6453440_0 .net "s", 0 0, v00000208f6452040_0;  alias, 1 drivers
L_00000208f6522d30 .functor MUXZ 32, L_00000208f6521f70, L_00000208f64c2f80, L_00000208f64c2c00, C4<>;
S_00000208f63169c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000208f63f3560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000208f64c0090 .param/l "RType" 0 4 2, C4<000000>;
P_00000208f64c00c8 .param/l "add" 0 4 5, C4<100000>;
P_00000208f64c0100 .param/l "addi" 0 4 8, C4<001000>;
P_00000208f64c0138 .param/l "addu" 0 4 5, C4<100001>;
P_00000208f64c0170 .param/l "and_" 0 4 5, C4<100100>;
P_00000208f64c01a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000208f64c01e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000208f64c0218 .param/l "bne" 0 4 10, C4<000101>;
P_00000208f64c0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000208f64c0288 .param/l "j" 0 4 12, C4<000010>;
P_00000208f64c02c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000208f64c02f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000208f64c0330 .param/l "lw" 0 4 8, C4<100011>;
P_00000208f64c0368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000208f64c03a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000208f64c03d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000208f64c0410 .param/l "sgt" 0 4 6, C4<101011>;
P_00000208f64c0448 .param/l "sll" 0 4 6, C4<000000>;
P_00000208f64c0480 .param/l "slt" 0 4 5, C4<101010>;
P_00000208f64c04b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000208f64c04f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000208f64c0528 .param/l "sub" 0 4 5, C4<100010>;
P_00000208f64c0560 .param/l "subu" 0 4 5, C4<100011>;
P_00000208f64c0598 .param/l "sw" 0 4 8, C4<101011>;
P_00000208f64c05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000208f64c0608 .param/l "xori" 0 4 8, C4<001110>;
v00000208f6452b80_0 .var "ALUOp", 3 0;
v00000208f6452040_0 .var "ALUSrc", 0 0;
v00000208f6451640_0 .var "MemReadEn", 0 0;
v00000208f64520e0_0 .var "MemWriteEn", 0 0;
v00000208f64525e0_0 .var "MemtoReg", 0 0;
v00000208f6452180_0 .var "RegDst", 0 0;
v00000208f64524a0_0 .var "RegWriteEn", 0 0;
v00000208f6452860_0 .net "funct", 5 0, L_00000208f6510130;  alias, 1 drivers
v00000208f6452ae0_0 .var "hlt", 0 0;
v00000208f6452fe0_0 .net "opcode", 5 0, L_00000208f648e750;  alias, 1 drivers
v00000208f64533a0_0 .net "rst", 0 0, v00000208f648e2f0_0;  alias, 1 drivers
E_00000208f645cbf0 .event anyedge, v00000208f64533a0_0, v00000208f6452fe0_0, v00000208f6452860_0;
S_00000208f6486ce0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000208f63f3560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000208f645c770 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000208f64c3140 .functor BUFZ 32, L_00000208f650faf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000208f64516e0_0 .net "Data_Out", 31 0, L_00000208f64c3140;  alias, 1 drivers
v00000208f6452cc0 .array "InstMem", 0 1023, 31 0;
v00000208f6452540_0 .net *"_ivl_0", 31 0, L_00000208f650faf0;  1 drivers
v00000208f6451960_0 .net *"_ivl_3", 9 0, L_00000208f650fc30;  1 drivers
v00000208f6453080_0 .net *"_ivl_4", 11 0, L_00000208f65115d0;  1 drivers
L_00000208f64c3d50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000208f6453120_0 .net *"_ivl_7", 1 0, L_00000208f64c3d50;  1 drivers
v00000208f64522c0_0 .net "addr", 31 0, v00000208f6487aa0_0;  alias, 1 drivers
v00000208f6451a00_0 .var/i "i", 31 0;
L_00000208f650faf0 .array/port v00000208f6452cc0, L_00000208f65115d0;
L_00000208f650fc30 .part v00000208f6487aa0_0, 0, 10;
L_00000208f65115d0 .concat [ 10 2 0 0], L_00000208f650fc30, L_00000208f64c3d50;
S_00000208f6316b50 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000208f63f3560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000208f64c3220 .functor BUFZ 32, L_00000208f6510270, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000208f64c2f80 .functor BUFZ 32, L_00000208f65113f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000208f6451780_0 .net *"_ivl_0", 31 0, L_00000208f6510270;  1 drivers
v00000208f6451b40_0 .net *"_ivl_10", 6 0, L_00000208f6510bd0;  1 drivers
L_00000208f64c3e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000208f6433e30_0 .net *"_ivl_13", 1 0, L_00000208f64c3e28;  1 drivers
v00000208f64345b0_0 .net *"_ivl_2", 6 0, L_00000208f6510b30;  1 drivers
L_00000208f64c3de0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000208f6487f00_0 .net *"_ivl_5", 1 0, L_00000208f64c3de0;  1 drivers
v00000208f64878c0_0 .net *"_ivl_8", 31 0, L_00000208f65113f0;  1 drivers
v00000208f64876e0_0 .net "clk", 0 0, L_00000208f64c2dc0;  alias, 1 drivers
v00000208f6487be0_0 .var/i "i", 31 0;
v00000208f6488720_0 .net "readData1", 31 0, L_00000208f64c3220;  alias, 1 drivers
v00000208f64873c0_0 .net "readData2", 31 0, L_00000208f64c2f80;  alias, 1 drivers
v00000208f64870a0_0 .net "readRegister1", 4 0, L_00000208f648cef0;  alias, 1 drivers
v00000208f6487500_0 .net "readRegister2", 4 0, L_00000208f650f9b0;  alias, 1 drivers
v00000208f6488a40 .array "registers", 31 0, 31 0;
v00000208f6487280_0 .net "rst", 0 0, v00000208f648e2f0_0;  alias, 1 drivers
v00000208f6488400_0 .net "we", 0 0, v00000208f64524a0_0;  alias, 1 drivers
v00000208f6488900_0 .net "writeData", 31 0, L_00000208f6521ed0;  alias, 1 drivers
v00000208f6487e60_0 .net "writeRegister", 4 0, L_00000208f65104f0;  alias, 1 drivers
E_00000208f645cd30/0 .event negedge, v00000208f64533a0_0;
E_00000208f645cd30/1 .event posedge, v00000208f64876e0_0;
E_00000208f645cd30 .event/or E_00000208f645cd30/0, E_00000208f645cd30/1;
L_00000208f6510270 .array/port v00000208f6488a40, L_00000208f6510b30;
L_00000208f6510b30 .concat [ 5 2 0 0], L_00000208f648cef0, L_00000208f64c3de0;
L_00000208f65113f0 .array/port v00000208f6488a40, L_00000208f6510bd0;
L_00000208f6510bd0 .concat [ 5 2 0 0], L_00000208f650f9b0, L_00000208f64c3e28;
S_00000208f63f1390 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000208f6316b50;
 .timescale 0 0;
v00000208f6453260_0 .var/i "i", 31 0;
S_00000208f63f1520 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000208f63f3560;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000208f645d570 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000208f64c31b0 .functor NOT 1, v00000208f6452180_0, C4<0>, C4<0>, C4<0>;
v00000208f6487820_0 .net *"_ivl_0", 0 0, L_00000208f64c31b0;  1 drivers
v00000208f6487b40_0 .net "in1", 4 0, L_00000208f650f9b0;  alias, 1 drivers
v00000208f6487c80_0 .net "in2", 4 0, L_00000208f648eb10;  alias, 1 drivers
v00000208f6488ae0_0 .net "out", 4 0, L_00000208f65104f0;  alias, 1 drivers
v00000208f6487320_0 .net "s", 0 0, v00000208f6452180_0;  alias, 1 drivers
L_00000208f65104f0 .functor MUXZ 5, L_00000208f648eb10, L_00000208f650f9b0, L_00000208f64c31b0, C4<>;
S_00000208f63db120 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000208f63f3560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000208f645cc70 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000208f64c2ab0 .functor NOT 1, v00000208f64525e0_0, C4<0>, C4<0>, C4<0>;
v00000208f6487fa0_0 .net *"_ivl_0", 0 0, L_00000208f64c2ab0;  1 drivers
v00000208f6486f60_0 .net "in1", 31 0, v00000208f64885e0_0;  alias, 1 drivers
v00000208f64884a0_0 .net "in2", 31 0, v00000208f6486ec0_0;  alias, 1 drivers
v00000208f6487960_0 .net "out", 31 0, L_00000208f6521ed0;  alias, 1 drivers
v00000208f6488540_0 .net "s", 0 0, v00000208f64525e0_0;  alias, 1 drivers
L_00000208f6521ed0 .functor MUXZ 32, v00000208f6486ec0_0, v00000208f64885e0_0, L_00000208f64c2ab0, C4<>;
S_00000208f63db2b0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000208f63f3560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000208f641e950 .param/l "ADD" 0 9 12, C4<0000>;
P_00000208f641e988 .param/l "AND" 0 9 12, C4<0010>;
P_00000208f641e9c0 .param/l "NOR" 0 9 12, C4<0101>;
P_00000208f641e9f8 .param/l "OR" 0 9 12, C4<0011>;
P_00000208f641ea30 .param/l "SGT" 0 9 12, C4<0111>;
P_00000208f641ea68 .param/l "SLL" 0 9 12, C4<1000>;
P_00000208f641eaa0 .param/l "SLT" 0 9 12, C4<0110>;
P_00000208f641ead8 .param/l "SRL" 0 9 12, C4<1001>;
P_00000208f641eb10 .param/l "SUB" 0 9 12, C4<0001>;
P_00000208f641eb48 .param/l "XOR" 0 9 12, C4<0100>;
P_00000208f641eb80 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000208f641ebb8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000208f64c42a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000208f6488cc0_0 .net/2u *"_ivl_0", 31 0, L_00000208f64c42a8;  1 drivers
v00000208f64882c0_0 .net "opSel", 3 0, v00000208f6452b80_0;  alias, 1 drivers
v00000208f6488c20_0 .net "operand1", 31 0, L_00000208f6522290;  alias, 1 drivers
v00000208f6487460_0 .net "operand2", 31 0, L_00000208f6522d30;  alias, 1 drivers
v00000208f64885e0_0 .var "result", 31 0;
v00000208f6487000_0 .net "zero", 0 0, L_00000208f65235f0;  alias, 1 drivers
E_00000208f645c8f0 .event anyedge, v00000208f6452b80_0, v00000208f6488c20_0, v00000208f6452720_0;
L_00000208f65235f0 .cmp/eq 32, v00000208f64885e0_0, L_00000208f64c42a8;
S_00000208f641ec00 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000208f63f3560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000208f64c1660 .param/l "RType" 0 4 2, C4<000000>;
P_00000208f64c1698 .param/l "add" 0 4 5, C4<100000>;
P_00000208f64c16d0 .param/l "addi" 0 4 8, C4<001000>;
P_00000208f64c1708 .param/l "addu" 0 4 5, C4<100001>;
P_00000208f64c1740 .param/l "and_" 0 4 5, C4<100100>;
P_00000208f64c1778 .param/l "andi" 0 4 8, C4<001100>;
P_00000208f64c17b0 .param/l "beq" 0 4 10, C4<000100>;
P_00000208f64c17e8 .param/l "bne" 0 4 10, C4<000101>;
P_00000208f64c1820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000208f64c1858 .param/l "j" 0 4 12, C4<000010>;
P_00000208f64c1890 .param/l "jal" 0 4 12, C4<000011>;
P_00000208f64c18c8 .param/l "jr" 0 4 6, C4<001000>;
P_00000208f64c1900 .param/l "lw" 0 4 8, C4<100011>;
P_00000208f64c1938 .param/l "nor_" 0 4 5, C4<100111>;
P_00000208f64c1970 .param/l "or_" 0 4 5, C4<100101>;
P_00000208f64c19a8 .param/l "ori" 0 4 8, C4<001101>;
P_00000208f64c19e0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000208f64c1a18 .param/l "sll" 0 4 6, C4<000000>;
P_00000208f64c1a50 .param/l "slt" 0 4 5, C4<101010>;
P_00000208f64c1a88 .param/l "slti" 0 4 8, C4<101010>;
P_00000208f64c1ac0 .param/l "srl" 0 4 6, C4<000010>;
P_00000208f64c1af8 .param/l "sub" 0 4 5, C4<100010>;
P_00000208f64c1b30 .param/l "subu" 0 4 5, C4<100011>;
P_00000208f64c1b68 .param/l "sw" 0 4 8, C4<101011>;
P_00000208f64c1ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000208f64c1bd8 .param/l "xori" 0 4 8, C4<001110>;
v00000208f6488860_0 .var "PCsrc", 0 0;
v00000208f6487a00_0 .net "funct", 5 0, L_00000208f6510130;  alias, 1 drivers
v00000208f6487d20_0 .net "opcode", 5 0, L_00000208f648e750;  alias, 1 drivers
v00000208f6487dc0_0 .net "operand1", 31 0, L_00000208f64c3220;  alias, 1 drivers
v00000208f6488b80_0 .net "operand2", 31 0, L_00000208f6522d30;  alias, 1 drivers
v00000208f64875a0_0 .net "rst", 0 0, v00000208f648e2f0_0;  alias, 1 drivers
E_00000208f645d5b0/0 .event anyedge, v00000208f64533a0_0, v00000208f6452fe0_0, v00000208f6488720_0, v00000208f6452720_0;
E_00000208f645d5b0/1 .event anyedge, v00000208f6452860_0;
E_00000208f645d5b0 .event/or E_00000208f645d5b0/0, E_00000208f645d5b0/1;
S_00000208f64c1c20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000208f63f3560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000208f6487640 .array "DataMem", 0 1023, 31 0;
v00000208f6488680_0 .net "address", 31 0, v00000208f64885e0_0;  alias, 1 drivers
v00000208f6488d60_0 .net "clock", 0 0, L_00000208f64c3450;  1 drivers
v00000208f6488040_0 .net "data", 31 0, L_00000208f64c2f80;  alias, 1 drivers
v00000208f6487780_0 .var/i "i", 31 0;
v00000208f6486ec0_0 .var "q", 31 0;
v00000208f64880e0_0 .net "rden", 0 0, v00000208f6451640_0;  alias, 1 drivers
v00000208f64871e0_0 .net "wren", 0 0, v00000208f64520e0_0;  alias, 1 drivers
E_00000208f645cdb0 .event posedge, v00000208f6488d60_0;
S_00000208f64c1db0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000208f63f3560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000208f645d1b0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000208f64889a0_0 .net "PCin", 31 0, L_00000208f650fd70;  alias, 1 drivers
v00000208f6487aa0_0 .var "PCout", 31 0;
v00000208f6487140_0 .net "clk", 0 0, L_00000208f64c2dc0;  alias, 1 drivers
v00000208f6488180_0 .net "rst", 0 0, v00000208f648e2f0_0;  alias, 1 drivers
    .scope S_00000208f641ec00;
T_0 ;
    %wait E_00000208f645d5b0;
    %load/vec4 v00000208f64875a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000208f6488860_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000208f6487d20_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000208f6487dc0_0;
    %load/vec4 v00000208f6488b80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000208f6487d20_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000208f6487dc0_0;
    %load/vec4 v00000208f6488b80_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000208f6487d20_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000208f6487d20_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000208f6487d20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000208f6487a00_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000208f6488860_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000208f64c1db0;
T_1 ;
    %wait E_00000208f645cd30;
    %load/vec4 v00000208f6488180_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000208f6487aa0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000208f64889a0_0;
    %assign/vec4 v00000208f6487aa0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000208f6486ce0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000208f6451a00_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000208f6451a00_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000208f6451a00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000208f6452cc0, 0, 4;
    %load/vec4 v00000208f6451a00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000208f6451a00_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000208f6452cc0, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000208f6452cc0, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000208f6452cc0, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000208f6452cc0, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000208f6452cc0, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000208f6452cc0, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000208f6452cc0, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000208f6452cc0, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000208f6452cc0, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000208f6452cc0, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000208f6452cc0, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000208f6452cc0, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000208f6452cc0, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000208f6452cc0, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000208f6452cc0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000208f6452cc0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000208f6452cc0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000208f6452cc0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000208f6452cc0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000208f63169c0;
T_3 ;
    %wait E_00000208f645cbf0;
    %load/vec4 v00000208f64533a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000208f6452ae0_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000208f6452b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000208f6452040_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000208f64524a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000208f64520e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000208f64525e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000208f6451640_0, 0;
    %assign/vec4 v00000208f6452180_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000208f6452ae0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000208f6452b80_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000208f6452040_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000208f64524a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000208f64520e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000208f64525e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000208f6451640_0, 0, 1;
    %store/vec4 v00000208f6452180_0, 0, 1;
    %load/vec4 v00000208f6452fe0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000208f6452ae0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000208f6452180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000208f64524a0_0, 0;
    %load/vec4 v00000208f6452860_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000208f6452b80_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000208f6452b80_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000208f6452b80_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000208f6452b80_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000208f6452b80_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000208f6452b80_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000208f6452b80_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000208f6452b80_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000208f6452b80_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000208f6452b80_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000208f6452040_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000208f6452b80_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000208f6452040_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000208f6452b80_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000208f6452b80_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000208f64524a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000208f6452180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000208f6452040_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000208f64524a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000208f6452180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000208f6452040_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000208f6452b80_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000208f64524a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000208f6452040_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000208f6452b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000208f64524a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000208f6452040_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000208f6452b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000208f64524a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000208f6452040_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000208f6452b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000208f64524a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000208f6452040_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000208f6451640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000208f64524a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000208f6452040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000208f64525e0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000208f64520e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000208f6452040_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000208f6452b80_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000208f6452b80_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000208f6316b50;
T_4 ;
    %wait E_00000208f645cd30;
    %fork t_1, S_00000208f63f1390;
    %jmp t_0;
    .scope S_00000208f63f1390;
t_1 ;
    %load/vec4 v00000208f6487280_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000208f6453260_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000208f6453260_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000208f6453260_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000208f6488a40, 0, 4;
    %load/vec4 v00000208f6453260_0;
    %addi 1, 0, 32;
    %store/vec4 v00000208f6453260_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000208f6488400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000208f6488900_0;
    %load/vec4 v00000208f6487e60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000208f6488a40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000208f6488a40, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000208f6316b50;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000208f6316b50;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000208f6487be0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000208f6487be0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000208f6487be0_0;
    %ix/getv/s 4, v00000208f6487be0_0;
    %load/vec4a v00000208f6488a40, 4;
    %ix/getv/s 4, v00000208f6487be0_0;
    %load/vec4a v00000208f6488a40, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000208f6487be0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000208f6487be0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000208f63db2b0;
T_6 ;
    %wait E_00000208f645c8f0;
    %load/vec4 v00000208f64882c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000208f64885e0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000208f6488c20_0;
    %load/vec4 v00000208f6487460_0;
    %add;
    %assign/vec4 v00000208f64885e0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000208f6488c20_0;
    %load/vec4 v00000208f6487460_0;
    %sub;
    %assign/vec4 v00000208f64885e0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000208f6488c20_0;
    %load/vec4 v00000208f6487460_0;
    %and;
    %assign/vec4 v00000208f64885e0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000208f6488c20_0;
    %load/vec4 v00000208f6487460_0;
    %or;
    %assign/vec4 v00000208f64885e0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000208f6488c20_0;
    %load/vec4 v00000208f6487460_0;
    %xor;
    %assign/vec4 v00000208f64885e0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000208f6488c20_0;
    %load/vec4 v00000208f6487460_0;
    %or;
    %inv;
    %assign/vec4 v00000208f64885e0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000208f6488c20_0;
    %load/vec4 v00000208f6487460_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000208f64885e0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000208f6487460_0;
    %load/vec4 v00000208f6488c20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000208f64885e0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000208f6488c20_0;
    %ix/getv 4, v00000208f6487460_0;
    %shiftl 4;
    %assign/vec4 v00000208f64885e0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000208f6488c20_0;
    %ix/getv 4, v00000208f6487460_0;
    %shiftr 4;
    %assign/vec4 v00000208f64885e0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000208f64c1c20;
T_7 ;
    %wait E_00000208f645cdb0;
    %load/vec4 v00000208f64880e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000208f6488680_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000208f6487640, 4;
    %assign/vec4 v00000208f6486ec0_0, 0;
T_7.0 ;
    %load/vec4 v00000208f64871e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000208f6488040_0;
    %ix/getv 3, v00000208f6488680_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000208f6487640, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000208f64c1c20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000208f6487780_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000208f6487780_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000208f6487780_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000208f6487640, 0, 4;
    %load/vec4 v00000208f6487780_0;
    %addi 1, 0, 32;
    %store/vec4 v00000208f6487780_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000208f6487640, 0, 4;
    %end;
    .thread T_8;
    .scope S_00000208f64c1c20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000208f6487780_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000208f6487780_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000208f6487780_0;
    %load/vec4a v00000208f6487640, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000208f6487780_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000208f6487780_0;
    %addi 1, 0, 32;
    %store/vec4 v00000208f6487780_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000208f63f3560;
T_10 ;
    %wait E_00000208f645cd30;
    %load/vec4 v00000208f648d0d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000208f648ec50_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000208f648ec50_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000208f648ec50_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000208f6448500;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000208f648e110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000208f648e2f0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000208f6448500;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000208f648e110_0;
    %inv;
    %assign/vec4 v00000208f648e110_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000208f6448500;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000208f648e2f0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000208f648e2f0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000208f648e610_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
