# ECE5710_WatchChip
Final Project repository for Verilog files and other components for making a wristwatch chip for VLSI.
<br>
Project 2 is the directory containing the modfiied sealring_merged (our layout including the cirucit, polyfill, metalfill, and sealring) to pass the DRC/LVS checks.
