 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : img2_jtag_tap_wrap
Scenario(s): norm.tt0p8v85c.typical_CCworst norm.ffgnp0p88vm40c.rcbest_CCbest norm.ssgnp0p72v125c.rcworst_CCworst
Version: P-2019.03-SP4
Date   : Tue Nov 19 17:45:50 2024
****************************************

 * Some/all delay information is back-annotated.
Wire Load Model Mode: Inactive.

  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0]
            (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0085    0.0044     0.5044 f                   
  tdi (net)                      6                 0.0000     0.5044 f                   
  U289/Z (BUFFD1BWP16P90CPD)             0.0079    0.0152 *   0.5196 f                   0.80
  n464 (net)                     1                 0.0000     0.5196 f                   
  U549/ZN (INVD2BWP16P90CPD)             0.0059    0.0075 *   0.5271 r                   0.80
  n461 (net)                     1                 0.0000     0.5271 r                   
  U548/ZN (INVD3BWP16P90CPD)             0.1329    0.0855 *   0.6126 f                   0.80
  dbg_dat_si[0] (net)            1                 0.0000     0.6126 f                   
  dbg_dat_si[0] (out)                    0.1329    0.0077 *   0.6203 f                   
  data arrival time                                           0.6203                     

  clock clock (rise edge)                          1.2000     1.2000                     
  clock network delay (ideal)                      0.0000     1.2000                     
  clock uncertainty                               -0.0700     1.1300                     
  output external delay                           -0.5000     0.6300                     
  data required time                                          0.6300                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.6300                     
  data arrival time                                          -0.6203                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.0097                     


  Startpoint: dbg_datf_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 r                   
  dbg_datf_so[0] (in)                                   0.0057    0.0014     0.5014 r                   
  dbg_datf_so[0] (net)                          1                 0.0000     0.5014 r                   
  U280/ZN (AOI22D2BWP16P90CPDULVT)                      0.0140    0.0065 *   0.5079 f                   0.80
  n454 (net)                                    1                 0.0000     0.5079 f                   
  U284/ZN (ND2D1BWP16P90CPDULVT)                        0.0053    0.0045 *   0.5124 r                   0.80
  n472 (net)                                    1                 0.0000     0.5124 r                   
  U281/ZN (INR2D1BWP16P90CPDULVT)                       0.0060    0.0056 *   0.5180 f                   0.80
  n255 (net)                                    1                 0.0000     0.5180 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNSNQD4BWP16P90CPDULVT)   0.0060    0.0001 *   0.5180 f                   0.80
  data arrival time                                                          0.5180                     

  clock clock (fall edge)                                         0.6000     0.6000                     
  clock network delay (ideal)                                     0.0000     0.6000                     
  clock uncertainty                                              -0.0700     0.5300                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNSNQD4BWP16P90CPDULVT)           0.0000     0.5300 f                   
  library setup time                                             -0.0117     0.5183                     
  data required time                                                         0.5183                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5183                     
  data arrival time                                                         -0.5180                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0003                     


  Startpoint: i_img2_jtag_tap_tdo_enable_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo_enable (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.6000     0.6000                     
  clock network delay (ideal)                                     0.0000     0.6000                     
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)   0.0400   0.0000   0.6000 f i           0.80
  i_img2_jtag_tap_tdo_enable_reg/Q (DFNCNQD4BWP16P90CPDULVT)   0.0063   0.0390   0.6390 r               0.80
  n406 (net)                                    1                 0.0000     0.6390 r                   
  U298/Z (CKBD14BWP16P90CPDULVT)                        0.0215    0.0219 *   0.6609 r                   0.80
  tdo_enable (net)                              1                 0.0000     0.6609 r                   
  tdo_enable (out)                                      0.0225    0.0061 *   0.6670 r                   
  data arrival time                                                          0.6670                     

  clock clock (rise edge)                                         1.2000     1.2000                     
  clock network delay (ideal)                                     0.0000     1.2000                     
  clock uncertainty                                              -0.0700     1.1300                     
  output external delay                                          -0.5000     0.6300                     
  data required time                                                         0.6300                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6300                     
  data arrival time                                                         -0.6670                     
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -0.0370                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)   0.0400   0.0000   0.0000 r i  0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)   0.0328   0.0840   0.0840 r 0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)    11   0.0000   0.0840 r                  
  U304/ZN (INVD1BWP16P90CPD)                            0.0332    0.0343 *   0.1184 f                   0.80
  n396 (net)                                    8                 0.0000     0.1184 f                   
  U256/ZN (NR2D1BWP16P90CPD)                            0.0186    0.0223 *   0.1406 r                   0.80
  n222 (net)                                    3                 0.0000     0.1406 r                   
  U257/ZN (IND2D1BWP16P90CPD)                           0.0500    0.0400 *   0.1807 f                   0.80
  n220 (net)                                    7                 0.0000     0.1807 f                   
  U262/ZN (INR2D1BWP16P90CPD)                           0.0110    0.0255 *   0.2062 f                   0.80
  n139 (net)                                    2                 0.0000     0.2062 f                   
  U305/ZN (INR3D1BWP16P90CPD)                           0.0087    0.0160 *   0.2222 f                   0.80
  n141 (net)                                    1                 0.0000     0.2222 f                   
  U276/ZN (IAO21D1BWP16P90CPD)                          0.0265    0.0211 *   0.2433 r                   0.80
  n145 (net)                                    3                 0.0000     0.2433 r                   
  U547/ZN (INVD1BWP16P90CPD)                            0.0107    0.0142 *   0.2575 f                   0.80
  n458 (net)                                    2                 0.0000     0.2575 f                   
  U285/ZN (INR2D1BWP16P90CPD)                           0.0154    0.0146 *   0.2721 r                   0.80
  n455 (net)                                    1                 0.0000     0.2721 r                   
  U280/ZN (AOI22D2BWP16P90CPDULVT)                      0.0140    0.0084 *   0.2805 f                   0.80
  n454 (net)                                    1                 0.0000     0.2805 f                   
  U284/ZN (ND2D1BWP16P90CPDULVT)                        0.0053    0.0045 *   0.2850 r                   0.80
  n472 (net)                                    1                 0.0000     0.2850 r                   
  U281/ZN (INR2D1BWP16P90CPDULVT)                       0.0060    0.0056 *   0.2905 f                   0.80
  n255 (net)                                    1                 0.0000     0.2905 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNSNQD4BWP16P90CPDULVT)   0.0060    0.0001 *   0.2906 f                   0.80
  data arrival time                                                          0.2906                     

  clock clock (fall edge)                                         0.6000     0.6000                     
  clock network delay (ideal)                                     0.0000     0.6000                     
  clock uncertainty                                              -0.0700     0.5300                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNSNQD4BWP16P90CPDULVT)           0.0000     0.5300 f                   
  library setup time                                             -0.0117     0.5183                     
  data required time                                                         0.5183                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5183                     
  data arrival time                                                         -0.2906                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.2277                     


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0]
            (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 r                   
  tdi (in)                               0.0062    0.0034     0.5034 r                   
  tdi (net)                      6                 0.0000     0.5034 r                   
  U289/Z (BUFFD1BWP16P90CPD)             0.0058    0.0116 *   0.5149 r                   0.88
  n464 (net)                     1                 0.0000     0.5149 r                   
  U549/ZN (INVD2BWP16P90CPD)             0.0043    0.0055 *   0.5204 f                   0.88
  n461 (net)                     1                 0.0000     0.5204 f                   
  U548/ZN (INVD3BWP16P90CPD)             0.0974    0.0645 *   0.5850 r                   0.88
  dbg_dat_si[0] (net)            1                 0.0000     0.5850 r                   
  dbg_dat_si[0] (out)                    0.0974    0.0028 *   0.5878 r                   
  data arrival time                                           0.5878                     

  clock clock (rise edge)                          1.2000     1.2000                     
  clock network delay (ideal)                      0.0000     1.2000                     
  clock uncertainty                               -0.0100     1.1900                     
  output external delay                           -0.5000     0.6900                     
  data required time                                          0.6900                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.6900                     
  data arrival time                                          -0.5878                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.1022                     


  Startpoint: dbg_datf_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 r                   
  dbg_datf_so[0] (in)                                   0.0040    0.0011     0.5011 r                   
  dbg_datf_so[0] (net)                          1                 0.0000     0.5011 r                   
  U280/ZN (AOI22D2BWP16P90CPDULVT)                      0.0100    0.0046 *   0.5057 f                   0.88
  n454 (net)                                    1                 0.0000     0.5057 f                   
  U284/ZN (ND2D1BWP16P90CPDULVT)                        0.0040    0.0042 *   0.5099 r                   0.88
  n472 (net)                                    1                 0.0000     0.5099 r                   
  U281/ZN (INR2D1BWP16P90CPDULVT)                       0.0045    0.0043 *   0.5142 f                   0.88
  n255 (net)                                    1                 0.0000     0.5142 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNSNQD4BWP16P90CPDULVT)   0.0045    0.0000 *   0.5143 f                   0.88
  data arrival time                                                          0.5143                     

  clock clock (fall edge)                                         0.6000     0.6000                     
  clock network delay (ideal)                                     0.0000     0.6000                     
  clock uncertainty                                              -0.0100     0.5900                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNSNQD4BWP16P90CPDULVT)           0.0000     0.5900 f                   
  library setup time                                             -0.0091     0.5809                     
  data required time                                                         0.5809                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5809                     
  data arrival time                                                         -0.5143                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0666                     


  Startpoint: i_img2_jtag_tap_tdo_enable_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo_enable (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.6000     0.6000                     
  clock network delay (ideal)                                     0.0000     0.6000                     
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)   0.0600   0.0000   0.6000 f i           0.88
  i_img2_jtag_tap_tdo_enable_reg/Q (DFNCNQD4BWP16P90CPDULVT)   0.0046   0.0324   0.6324 r               0.88
  n406 (net)                                    1                 0.0000     0.6324 r                   
  U298/Z (CKBD14BWP16P90CPDULVT)                        0.0176    0.0182 *   0.6506 r                   0.88
  tdo_enable (net)                              1                 0.0000     0.6506 r                   
  tdo_enable (out)                                      0.0176    0.0018 *   0.6524 r                   
  data arrival time                                                          0.6524                     

  clock clock (rise edge)                                         1.2000     1.2000                     
  clock network delay (ideal)                                     0.0000     1.2000                     
  clock uncertainty                                              -0.0100     1.1900                     
  output external delay                                          -0.5000     0.6900                     
  data required time                                                         0.6900                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6900                     
  data arrival time                                                         -0.6524                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0376                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)   0.0600   0.0000   0.0000 r i  0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)   0.0250   0.0692   0.0692 r 0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)    11   0.0000   0.0692 r                  
  U304/ZN (INVD1BWP16P90CPD)                            0.0229    0.0245 *   0.0937 f                   0.88
  n396 (net)                                    8                 0.0000     0.0937 f                   
  U256/ZN (NR2D1BWP16P90CPD)                            0.0134    0.0179 *   0.1115 r                   0.88
  n222 (net)                                    3                 0.0000     0.1115 r                   
  U257/ZN (IND2D1BWP16P90CPD)                           0.0321    0.0271 *   0.1387 f                   0.88
  n220 (net)                                    7                 0.0000     0.1387 f                   
  U262/ZN (INR2D1BWP16P90CPD)                           0.0075    0.0190 *   0.1576 f                   0.88
  n139 (net)                                    2                 0.0000     0.1576 f                   
  U305/ZN (INR3D1BWP16P90CPD)                           0.0064    0.0123 *   0.1699 f                   0.88
  n141 (net)                                    1                 0.0000     0.1699 f                   
  U276/ZN (IAO21D1BWP16P90CPD)                          0.0198    0.0167 *   0.1867 r                   0.88
  n145 (net)                                    3                 0.0000     0.1867 r                   
  U547/ZN (INVD1BWP16P90CPD)                            0.0076    0.0097 *   0.1963 f                   0.88
  n458 (net)                                    2                 0.0000     0.1963 f                   
  U285/ZN (INR2D1BWP16P90CPD)                           0.0114    0.0115 *   0.2078 r                   0.88
  n455 (net)                                    1                 0.0000     0.2078 r                   
  U280/ZN (AOI22D2BWP16P90CPDULVT)                      0.0100    0.0060 *   0.2138 f                   0.88
  n454 (net)                                    1                 0.0000     0.2138 f                   
  U284/ZN (ND2D1BWP16P90CPDULVT)                        0.0040    0.0042 *   0.2180 r                   0.88
  n472 (net)                                    1                 0.0000     0.2180 r                   
  U281/ZN (INR2D1BWP16P90CPDULVT)                       0.0045    0.0043 *   0.2223 f                   0.88
  n255 (net)                                    1                 0.0000     0.2223 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNSNQD4BWP16P90CPDULVT)   0.0045    0.0000 *   0.2224 f                   0.88
  data arrival time                                                          0.2224                     

  clock clock (fall edge)                                         0.6000     0.6000                     
  clock network delay (ideal)                                     0.0000     0.6000                     
  clock uncertainty                                              -0.0100     0.5900                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNSNQD4BWP16P90CPDULVT)           0.0000     0.5900 f                   
  library setup time                                             -0.0091     0.5809                     
  data required time                                                         0.5809                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5809                     
  data arrival time                                                         -0.2224                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.3585                     


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0]
            (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0119    0.0062     0.5062 f                   
  tdi (net)                      6                 0.0000     0.5062 f                   
  U289/Z (BUFFD1BWP16P90CPD)             0.0116    0.0228 *   0.5290 f                   0.72
  n464 (net)                     1                 0.0000     0.5290 f                   
  U549/ZN (INVD2BWP16P90CPD)             0.0079    0.0107 *   0.5397 r                   0.72
  n461 (net)                     1                 0.0000     0.5397 r                   
  U548/ZN (INVD3BWP16P90CPD)             0.1822    0.1177 *   0.6574 f                   0.72
  dbg_dat_si[0] (net)            1                 0.0000     0.6574 f                   
  dbg_dat_si[0] (out)                    0.1822    0.0142 *   0.6715 f                   
  data arrival time                                           0.6715                     

  clock clock (rise edge)                          1.2000     1.2000                     
  clock network delay (ideal)                      0.0000     1.2000                     
  clock uncertainty                               -0.0100     1.1900                     
  output external delay                           -0.5000     0.6900                     
  data required time                                          0.6900                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.6900                     
  data arrival time                                          -0.6715                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.0185                     


  Startpoint: dbg_datf_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 r                   
  dbg_datf_so[0] (in)                                   0.0080    0.0020     0.5020 r                   
  dbg_datf_so[0] (net)                          1                 0.0000     0.5020 r                   
  U280/ZN (AOI22D2BWP16P90CPDULVT)                      0.0186    0.0087 *   0.5107 f                   0.72
  n454 (net)                                    1                 0.0000     0.5107 f                   
  U284/ZN (ND2D1BWP16P90CPDULVT)                        0.0068    0.0059 *   0.5166 r                   0.72
  n472 (net)                                    1                 0.0000     0.5166 r                   
  U281/ZN (INR2D1BWP16P90CPDULVT)                       0.0073    0.0072 *   0.5238 f                   0.72
  n255 (net)                                    1                 0.0000     0.5238 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNSNQD4BWP16P90CPDULVT)   0.0073    0.0001 *   0.5239 f                   0.72
  data arrival time                                                          0.5239                     

  clock clock (fall edge)                                         0.6000     0.6000                     
  clock network delay (ideal)                                     0.0000     0.6000                     
  clock uncertainty                                              -0.0100     0.5900                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNSNQD4BWP16P90CPDULVT)           0.0000     0.5900 f                   
  library setup time                                             -0.0134     0.5766                     
  data required time                                                         0.5766                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5766                     
  data arrival time                                                         -0.5239                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0527                     


  Startpoint: i_img2_jtag_tap_tdo_enable_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo_enable (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.6000     0.6000                     
  clock network delay (ideal)                                     0.0000     0.6000                     
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)   0.0700   0.0000   0.6000 f i           0.72
  i_img2_jtag_tap_tdo_enable_reg/Q (DFNCNQD4BWP16P90CPDULVT)   0.0079   0.0534   0.6534 r               0.72
  n406 (net)                                    1                 0.0000     0.6534 r                   
  U298/Z (CKBD14BWP16P90CPDULVT)                        0.0261    0.0272 *   0.6806 r                   0.72
  tdo_enable (net)                              1                 0.0000     0.6806 r                   
  tdo_enable (out)                                      0.0292    0.0120 *   0.6927 r                   
  data arrival time                                                          0.6927                     

  clock clock (rise edge)                                         1.2000     1.2000                     
  clock network delay (ideal)                                     0.0000     1.2000                     
  clock uncertainty                                              -0.0100     1.1900                     
  output external delay                                          -0.5000     0.6900                     
  data required time                                                         0.6900                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6900                     
  data arrival time                                                         -0.6927                     
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -0.0027                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)   0.0700   0.0000   0.0000 r i  0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)   0.0464   0.1349   0.1349 r 0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)    11   0.0000   0.1349 r                  
  U304/ZN (INVD1BWP16P90CPD)                            0.0474    0.0515 *   0.1864 f                   0.72
  n396 (net)                                    8                 0.0000     0.1864 f                   
  U256/ZN (NR2D1BWP16P90CPD)                            0.0268    0.0345 *   0.2210 r                   0.72
  n222 (net)                                    3                 0.0000     0.2210 r                   
  U257/ZN (IND2D1BWP16P90CPD)                           0.0735    0.0606 *   0.2816 f                   0.72
  n220 (net)                                    7                 0.0000     0.2816 f                   
  U262/ZN (INR2D1BWP16P90CPD)                           0.0156    0.0414 *   0.3230 f                   0.72
  n139 (net)                                    2                 0.0000     0.3230 f                   
  U305/ZN (INR3D1BWP16P90CPD)                           0.0123    0.0244 *   0.3474 f                   0.72
  n141 (net)                                    1                 0.0000     0.3474 f                   
  U276/ZN (IAO21D1BWP16P90CPD)                          0.0389    0.0316 *   0.3790 r                   0.72
  n145 (net)                                    3                 0.0000     0.3790 r                   
  U547/ZN (INVD1BWP16P90CPD)                            0.0158    0.0234 *   0.4024 f                   0.72
  n458 (net)                                    2                 0.0000     0.4024 f                   
  U285/ZN (INR2D1BWP16P90CPD)                           0.0229    0.0225 *   0.4248 r                   0.72
  n455 (net)                                    1                 0.0000     0.4248 r                   
  U280/ZN (AOI22D2BWP16P90CPDULVT)                      0.0186    0.0116 *   0.4365 f                   0.72
  n454 (net)                                    1                 0.0000     0.4365 f                   
  U284/ZN (ND2D1BWP16P90CPDULVT)                        0.0068    0.0059 *   0.4424 r                   0.72
  n472 (net)                                    1                 0.0000     0.4424 r                   
  U281/ZN (INR2D1BWP16P90CPDULVT)                       0.0073    0.0072 *   0.4496 f                   0.72
  n255 (net)                                    1                 0.0000     0.4496 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNSNQD4BWP16P90CPDULVT)   0.0073    0.0001 *   0.4497 f                   0.72
  data arrival time                                                          0.4497                     

  clock clock (fall edge)                                         0.6000     0.6000                     
  clock network delay (ideal)                                     0.0000     0.6000                     
  clock uncertainty                                              -0.0100     0.5900                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNSNQD4BWP16P90CPDULVT)           0.0000     0.5900 f                   
  library setup time                                             -0.0134     0.5766                     
  data required time                                                         0.5766                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5766                     
  data arrival time                                                         -0.4497                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.1269                     


1
