$date
	Sun Feb 14 05:30:36 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module counter_test $end
$var wire 4 ! B [3:0] $end
$var reg 1 " A $end
$scope module UUT $end
$var wire 1 " A $end
$var wire 1 # W3 $end
$var wire 1 $ W2 $end
$var wire 1 % W1 $end
$var wire 1 & W0 $end
$var wire 4 ' B [3:0] $end
$scope module U0 $end
$var wire 1 " A $end
$var reg 1 & F $end
$upscope $end
$scope module U1 $end
$var wire 1 & A $end
$var reg 1 % F $end
$upscope $end
$scope module U2 $end
$var wire 1 % A $end
$var reg 1 $ F $end
$upscope $end
$scope module U3 $end
$var wire 1 # A $end
$var reg 1 ( F $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1(
b1111 '
1&
1%
1$
z#
1"
b1111 !
$end
#5000
0$
0%
b1000 !
b1000 '
0&
0"
#10000
1"
#15000
b1001 !
b1001 '
1&
0"
#20000
1"
#25000
1%
b1010 !
b1010 '
0&
0"
#30000
1"
#35000
b1011 !
b1011 '
1&
0"
#40000
1"
#45000
1$
0%
b1100 !
b1100 '
0&
0"
#50000
1"
#55000
b1101 !
b1101 '
1&
0"
#60000
1"
#65000
1%
b1110 !
b1110 '
0&
0"
#70000
1"
#75000
b1111 !
b1111 '
1&
0"
#80000
1"
#85000
0$
0%
b1000 !
b1000 '
0&
0"
#90000
1"
#95000
b1001 !
b1001 '
1&
0"
#100000
1"
#105000
1%
b1010 !
b1010 '
0&
0"
#110000
1"
#115000
b1011 !
b1011 '
1&
0"
#120000
1"
#125000
1$
0%
b1100 !
b1100 '
0&
0"
#130000
1"
#135000
b1101 !
b1101 '
1&
0"
#140000
1"
#145000
1%
b1110 !
b1110 '
0&
0"
#150000
