
7SEG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000037a4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  08003944  08003944  00004944  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080039f0  080039f0  00005068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080039f0  080039f0  000049f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080039f8  080039f8  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080039f8  080039f8  000049f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080039fc  080039fc  000049fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08003a00  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000021c  20000068  08003a68  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000284  08003a68  00005284  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000081b4  00000000  00000000  00005098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000017b1  00000000  00000000  0000d24c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000750  00000000  00000000  0000ea00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000586  00000000  00000000  0000f150  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000163f4  00000000  00000000  0000f6d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008e7d  00000000  00000000  00025aca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086ec5  00000000  00000000  0002e947  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b580c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002428  00000000  00000000  000b5850  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  000b7c78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800392c 	.word	0x0800392c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	0800392c 	.word	0x0800392c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch) {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 10);
 80005b4:	1d39      	adds	r1, r7, #4
 80005b6:	230a      	movs	r3, #10
 80005b8:	2201      	movs	r2, #1
 80005ba:	4804      	ldr	r0, [pc, #16]	@ (80005cc <__io_putchar+0x20>)
 80005bc:	f001 fdd8 	bl	8002170 <HAL_UART_Transmit>
  return ch;
 80005c0:	687b      	ldr	r3, [r7, #4]
}
 80005c2:	4618      	mov	r0, r3
 80005c4:	3708      	adds	r7, #8
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bd80      	pop	{r7, pc}
 80005ca:	bf00      	nop
 80005cc:	200000cc 	.word	0x200000cc

080005d0 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b082      	sub	sp, #8
 80005d4:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick.
   */
  HAL_Init();
 80005d6:	f000 fda9 	bl	800112c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005da:	f000 f8a1 	bl	8000720 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005de:	f000 f95f 	bl	80008a0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005e2:	f000 f933 	bl	800084c <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80005e6:	f000 f907 	bl	80007f8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  TM1637_Init();
 80005ea:	f000 fc65 	bl	8000eb8 <TM1637_Init>
  TM1637_DisplayDecimal(0, 0); // Start with 0
 80005ee:	2100      	movs	r1, #0
 80005f0:	2000      	movs	r0, #0
 80005f2:	f000 fcb7 	bl	8000f64 <TM1637_DisplayDecimal>

  // MANUALLY ENABLE USART1 INTERRUPT (If missed by CubeMX)
  HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80005f6:	2200      	movs	r2, #0
 80005f8:	2100      	movs	r1, #0
 80005fa:	2025      	movs	r0, #37	@ 0x25
 80005fc:	f000 fee3 	bl	80013c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000600:	2025      	movs	r0, #37	@ 0x25
 8000602:	f000 fefc 	bl	80013fe <HAL_NVIC_EnableIRQ>

  printf("System Started. UART2 for Debug. UART1 for DWIN. (POLLING MODE)\r\n");
 8000606:	4840      	ldr	r0, [pc, #256]	@ (8000708 <main+0x138>)
 8000608:	f002 fb2e 	bl	8002c68 <puts>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    // POLLING MODE (Simpler, No Interrupts)
    // Try to receive 1 byte with 10ms timeout
    if (HAL_UART_Receive(&huart1, &rxByte, 1, 10) == HAL_OK) {
 800060c:	230a      	movs	r3, #10
 800060e:	2201      	movs	r2, #1
 8000610:	493e      	ldr	r1, [pc, #248]	@ (800070c <main+0x13c>)
 8000612:	483f      	ldr	r0, [pc, #252]	@ (8000710 <main+0x140>)
 8000614:	f001 fe37 	bl	8002286 <HAL_UART_Receive>
 8000618:	4603      	mov	r3, r0
 800061a:	2b00      	cmp	r3, #0
 800061c:	d1f6      	bne.n	800060c <main+0x3c>
      // We got a byte!
      rxBuffer[rxIndex++] = rxByte;
 800061e:	4b3d      	ldr	r3, [pc, #244]	@ (8000714 <main+0x144>)
 8000620:	781b      	ldrb	r3, [r3, #0]
 8000622:	1c5a      	adds	r2, r3, #1
 8000624:	b2d1      	uxtb	r1, r2
 8000626:	4a3b      	ldr	r2, [pc, #236]	@ (8000714 <main+0x144>)
 8000628:	7011      	strb	r1, [r2, #0]
 800062a:	461a      	mov	r2, r3
 800062c:	4b37      	ldr	r3, [pc, #220]	@ (800070c <main+0x13c>)
 800062e:	781b      	ldrb	r3, [r3, #0]
 8000630:	b2d9      	uxtb	r1, r3
 8000632:	4b39      	ldr	r3, [pc, #228]	@ (8000718 <main+0x148>)
 8000634:	5499      	strb	r1, [r3, r2]

      // Debug Print
      // printf("RX: %02X\r\n", rxByte);

      // Parser Logic
      if (rxIndex >= 4) {
 8000636:	4b37      	ldr	r3, [pc, #220]	@ (8000714 <main+0x144>)
 8000638:	781b      	ldrb	r3, [r3, #0]
 800063a:	2b03      	cmp	r3, #3
 800063c:	d95b      	bls.n	80006f6 <main+0x126>
        if (rxBuffer[0] == 0x5A && rxBuffer[1] == 0xA5) {
 800063e:	4b36      	ldr	r3, [pc, #216]	@ (8000718 <main+0x148>)
 8000640:	781b      	ldrb	r3, [r3, #0]
 8000642:	2b5a      	cmp	r3, #90	@ 0x5a
 8000644:	d13a      	bne.n	80006bc <main+0xec>
 8000646:	4b34      	ldr	r3, [pc, #208]	@ (8000718 <main+0x148>)
 8000648:	785b      	ldrb	r3, [r3, #1]
 800064a:	2ba5      	cmp	r3, #165	@ 0xa5
 800064c:	d136      	bne.n	80006bc <main+0xec>
          uint8_t len = rxBuffer[2];
 800064e:	4b32      	ldr	r3, [pc, #200]	@ (8000718 <main+0x148>)
 8000650:	789b      	ldrb	r3, [r3, #2]
 8000652:	70fb      	strb	r3, [r7, #3]
          if (rxIndex >= (len + 3)) {
 8000654:	78fb      	ldrb	r3, [r7, #3]
 8000656:	3302      	adds	r3, #2
 8000658:	4a2e      	ldr	r2, [pc, #184]	@ (8000714 <main+0x144>)
 800065a:	7812      	ldrb	r2, [r2, #0]
 800065c:	4293      	cmp	r3, r2
 800065e:	da49      	bge.n	80006f4 <main+0x124>
            uint8_t cmd = rxBuffer[3];
 8000660:	4b2d      	ldr	r3, [pc, #180]	@ (8000718 <main+0x148>)
 8000662:	78db      	ldrb	r3, [r3, #3]
 8000664:	70bb      	strb	r3, [r7, #2]
            if (cmd == 0x82 || cmd == 0x83) {
 8000666:	78bb      	ldrb	r3, [r7, #2]
 8000668:	2b82      	cmp	r3, #130	@ 0x82
 800066a:	d002      	beq.n	8000672 <main+0xa2>
 800066c:	78bb      	ldrb	r3, [r7, #2]
 800066e:	2b83      	cmp	r3, #131	@ 0x83
 8000670:	d140      	bne.n	80006f4 <main+0x124>
              uint16_t val = (rxBuffer[6 + (cmd == 0x83)] << 8) |
 8000672:	78bb      	ldrb	r3, [r7, #2]
 8000674:	2b83      	cmp	r3, #131	@ 0x83
 8000676:	d101      	bne.n	800067c <main+0xac>
 8000678:	2307      	movs	r3, #7
 800067a:	e000      	b.n	800067e <main+0xae>
 800067c:	2306      	movs	r3, #6
 800067e:	4a26      	ldr	r2, [pc, #152]	@ (8000718 <main+0x148>)
 8000680:	5cd3      	ldrb	r3, [r2, r3]
 8000682:	b21b      	sxth	r3, r3
 8000684:	021b      	lsls	r3, r3, #8
 8000686:	b21a      	sxth	r2, r3
                             rxBuffer[7 + (cmd == 0x83)];
 8000688:	78bb      	ldrb	r3, [r7, #2]
 800068a:	2b83      	cmp	r3, #131	@ 0x83
 800068c:	d101      	bne.n	8000692 <main+0xc2>
 800068e:	2308      	movs	r3, #8
 8000690:	e000      	b.n	8000694 <main+0xc4>
 8000692:	2307      	movs	r3, #7
 8000694:	4920      	ldr	r1, [pc, #128]	@ (8000718 <main+0x148>)
 8000696:	5ccb      	ldrb	r3, [r1, r3]
 8000698:	b21b      	sxth	r3, r3
              uint16_t val = (rxBuffer[6 + (cmd == 0x83)] << 8) |
 800069a:	4313      	orrs	r3, r2
 800069c:	b21b      	sxth	r3, r3
 800069e:	803b      	strh	r3, [r7, #0]
              printf("Value: %d\r\n", val);
 80006a0:	883b      	ldrh	r3, [r7, #0]
 80006a2:	4619      	mov	r1, r3
 80006a4:	481d      	ldr	r0, [pc, #116]	@ (800071c <main+0x14c>)
 80006a6:	f002 fa77 	bl	8002b98 <iprintf>
              TM1637_DisplayDecimal(val, 0);
 80006aa:	883b      	ldrh	r3, [r7, #0]
 80006ac:	2100      	movs	r1, #0
 80006ae:	4618      	mov	r0, r3
 80006b0:	f000 fc58 	bl	8000f64 <TM1637_DisplayDecimal>
              rxIndex = 0;
 80006b4:	4b17      	ldr	r3, [pc, #92]	@ (8000714 <main+0x144>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	701a      	strb	r2, [r3, #0]
        if (rxBuffer[0] == 0x5A && rxBuffer[1] == 0xA5) {
 80006ba:	e01b      	b.n	80006f4 <main+0x124>
            }
          }
        } else {
          // Shift
          for (int i = 0; i < rxIndex - 1; i++)
 80006bc:	2300      	movs	r3, #0
 80006be:	607b      	str	r3, [r7, #4]
 80006c0:	e00b      	b.n	80006da <main+0x10a>
            rxBuffer[i] = rxBuffer[i + 1];
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	3301      	adds	r3, #1
 80006c6:	4a14      	ldr	r2, [pc, #80]	@ (8000718 <main+0x148>)
 80006c8:	5cd1      	ldrb	r1, [r2, r3]
 80006ca:	4a13      	ldr	r2, [pc, #76]	@ (8000718 <main+0x148>)
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	4413      	add	r3, r2
 80006d0:	460a      	mov	r2, r1
 80006d2:	701a      	strb	r2, [r3, #0]
          for (int i = 0; i < rxIndex - 1; i++)
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	3301      	adds	r3, #1
 80006d8:	607b      	str	r3, [r7, #4]
 80006da:	4b0e      	ldr	r3, [pc, #56]	@ (8000714 <main+0x144>)
 80006dc:	781b      	ldrb	r3, [r3, #0]
 80006de:	3b01      	subs	r3, #1
 80006e0:	687a      	ldr	r2, [r7, #4]
 80006e2:	429a      	cmp	r2, r3
 80006e4:	dbed      	blt.n	80006c2 <main+0xf2>
          rxIndex--;
 80006e6:	4b0b      	ldr	r3, [pc, #44]	@ (8000714 <main+0x144>)
 80006e8:	781b      	ldrb	r3, [r3, #0]
 80006ea:	3b01      	subs	r3, #1
 80006ec:	b2da      	uxtb	r2, r3
 80006ee:	4b09      	ldr	r3, [pc, #36]	@ (8000714 <main+0x144>)
 80006f0:	701a      	strb	r2, [r3, #0]
 80006f2:	e000      	b.n	80006f6 <main+0x126>
        if (rxBuffer[0] == 0x5A && rxBuffer[1] == 0xA5) {
 80006f4:	bf00      	nop
        }
      }

      if (rxIndex >= 20)
 80006f6:	4b07      	ldr	r3, [pc, #28]	@ (8000714 <main+0x144>)
 80006f8:	781b      	ldrb	r3, [r3, #0]
 80006fa:	2b13      	cmp	r3, #19
 80006fc:	d986      	bls.n	800060c <main+0x3c>
        rxIndex = 0; // Safety
 80006fe:	4b05      	ldr	r3, [pc, #20]	@ (8000714 <main+0x144>)
 8000700:	2200      	movs	r2, #0
 8000702:	701a      	strb	r2, [r3, #0]
    if (HAL_UART_Receive(&huart1, &rxByte, 1, 10) == HAL_OK) {
 8000704:	e782      	b.n	800060c <main+0x3c>
 8000706:	bf00      	nop
 8000708:	08003944 	.word	0x08003944
 800070c:	20000114 	.word	0x20000114
 8000710:	20000084 	.word	0x20000084
 8000714:	2000012c 	.word	0x2000012c
 8000718:	20000118 	.word	0x20000118
 800071c:	08003988 	.word	0x08003988

08000720 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000720:	b580      	push	{r7, lr}
 8000722:	b094      	sub	sp, #80	@ 0x50
 8000724:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000726:	f107 0320 	add.w	r3, r7, #32
 800072a:	2230      	movs	r2, #48	@ 0x30
 800072c:	2100      	movs	r1, #0
 800072e:	4618      	mov	r0, r3
 8000730:	f002 fb7a 	bl	8002e28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000734:	f107 030c 	add.w	r3, r7, #12
 8000738:	2200      	movs	r2, #0
 800073a:	601a      	str	r2, [r3, #0]
 800073c:	605a      	str	r2, [r3, #4]
 800073e:	609a      	str	r2, [r3, #8]
 8000740:	60da      	str	r2, [r3, #12]
 8000742:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000744:	2300      	movs	r3, #0
 8000746:	60bb      	str	r3, [r7, #8]
 8000748:	4b29      	ldr	r3, [pc, #164]	@ (80007f0 <SystemClock_Config+0xd0>)
 800074a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800074c:	4a28      	ldr	r2, [pc, #160]	@ (80007f0 <SystemClock_Config+0xd0>)
 800074e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000752:	6413      	str	r3, [r2, #64]	@ 0x40
 8000754:	4b26      	ldr	r3, [pc, #152]	@ (80007f0 <SystemClock_Config+0xd0>)
 8000756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000758:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800075c:	60bb      	str	r3, [r7, #8]
 800075e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000760:	2300      	movs	r3, #0
 8000762:	607b      	str	r3, [r7, #4]
 8000764:	4b23      	ldr	r3, [pc, #140]	@ (80007f4 <SystemClock_Config+0xd4>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800076c:	4a21      	ldr	r2, [pc, #132]	@ (80007f4 <SystemClock_Config+0xd4>)
 800076e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000772:	6013      	str	r3, [r2, #0]
 8000774:	4b1f      	ldr	r3, [pc, #124]	@ (80007f4 <SystemClock_Config+0xd4>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800077c:	607b      	str	r3, [r7, #4]
 800077e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000780:	2302      	movs	r3, #2
 8000782:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000784:	2301      	movs	r3, #1
 8000786:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000788:	2310      	movs	r3, #16
 800078a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800078c:	2302      	movs	r3, #2
 800078e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000790:	2300      	movs	r3, #0
 8000792:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000794:	2310      	movs	r3, #16
 8000796:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000798:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800079c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800079e:	2304      	movs	r3, #4
 80007a0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80007a2:	2307      	movs	r3, #7
 80007a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80007a6:	f107 0320 	add.w	r3, r7, #32
 80007aa:	4618      	mov	r0, r3
 80007ac:	f000 fff8 	bl	80017a0 <HAL_RCC_OscConfig>
 80007b0:	4603      	mov	r3, r0
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d001      	beq.n	80007ba <SystemClock_Config+0x9a>
    Error_Handler();
 80007b6:	f000 f8f9 	bl	80009ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 80007ba:	230f      	movs	r3, #15
 80007bc:	60fb      	str	r3, [r7, #12]
                                RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007be:	2302      	movs	r3, #2
 80007c0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007c2:	2300      	movs	r3, #0
 80007c4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007c6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007ca:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007cc:	2300      	movs	r3, #0
 80007ce:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80007d0:	f107 030c 	add.w	r3, r7, #12
 80007d4:	2102      	movs	r1, #2
 80007d6:	4618      	mov	r0, r3
 80007d8:	f001 fa5a 	bl	8001c90 <HAL_RCC_ClockConfig>
 80007dc:	4603      	mov	r3, r0
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d001      	beq.n	80007e6 <SystemClock_Config+0xc6>
    Error_Handler();
 80007e2:	f000 f8e3 	bl	80009ac <Error_Handler>
  }
}
 80007e6:	bf00      	nop
 80007e8:	3750      	adds	r7, #80	@ 0x50
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	40023800 	.word	0x40023800
 80007f4:	40007000 	.word	0x40007000

080007f8 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80007fc:	4b11      	ldr	r3, [pc, #68]	@ (8000844 <MX_USART1_UART_Init+0x4c>)
 80007fe:	4a12      	ldr	r2, [pc, #72]	@ (8000848 <MX_USART1_UART_Init+0x50>)
 8000800:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000802:	4b10      	ldr	r3, [pc, #64]	@ (8000844 <MX_USART1_UART_Init+0x4c>)
 8000804:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000808:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800080a:	4b0e      	ldr	r3, [pc, #56]	@ (8000844 <MX_USART1_UART_Init+0x4c>)
 800080c:	2200      	movs	r2, #0
 800080e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000810:	4b0c      	ldr	r3, [pc, #48]	@ (8000844 <MX_USART1_UART_Init+0x4c>)
 8000812:	2200      	movs	r2, #0
 8000814:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000816:	4b0b      	ldr	r3, [pc, #44]	@ (8000844 <MX_USART1_UART_Init+0x4c>)
 8000818:	2200      	movs	r2, #0
 800081a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800081c:	4b09      	ldr	r3, [pc, #36]	@ (8000844 <MX_USART1_UART_Init+0x4c>)
 800081e:	220c      	movs	r2, #12
 8000820:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000822:	4b08      	ldr	r3, [pc, #32]	@ (8000844 <MX_USART1_UART_Init+0x4c>)
 8000824:	2200      	movs	r2, #0
 8000826:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000828:	4b06      	ldr	r3, [pc, #24]	@ (8000844 <MX_USART1_UART_Init+0x4c>)
 800082a:	2200      	movs	r2, #0
 800082c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK) {
 800082e:	4805      	ldr	r0, [pc, #20]	@ (8000844 <MX_USART1_UART_Init+0x4c>)
 8000830:	f001 fc4e 	bl	80020d0 <HAL_UART_Init>
 8000834:	4603      	mov	r3, r0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d001      	beq.n	800083e <MX_USART1_UART_Init+0x46>
    Error_Handler();
 800083a:	f000 f8b7 	bl	80009ac <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */
}
 800083e:	bf00      	nop
 8000840:	bd80      	pop	{r7, pc}
 8000842:	bf00      	nop
 8000844:	20000084 	.word	0x20000084
 8000848:	40011000 	.word	0x40011000

0800084c <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 800084c:	b580      	push	{r7, lr}
 800084e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000850:	4b11      	ldr	r3, [pc, #68]	@ (8000898 <MX_USART2_UART_Init+0x4c>)
 8000852:	4a12      	ldr	r2, [pc, #72]	@ (800089c <MX_USART2_UART_Init+0x50>)
 8000854:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000856:	4b10      	ldr	r3, [pc, #64]	@ (8000898 <MX_USART2_UART_Init+0x4c>)
 8000858:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800085c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800085e:	4b0e      	ldr	r3, [pc, #56]	@ (8000898 <MX_USART2_UART_Init+0x4c>)
 8000860:	2200      	movs	r2, #0
 8000862:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000864:	4b0c      	ldr	r3, [pc, #48]	@ (8000898 <MX_USART2_UART_Init+0x4c>)
 8000866:	2200      	movs	r2, #0
 8000868:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800086a:	4b0b      	ldr	r3, [pc, #44]	@ (8000898 <MX_USART2_UART_Init+0x4c>)
 800086c:	2200      	movs	r2, #0
 800086e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000870:	4b09      	ldr	r3, [pc, #36]	@ (8000898 <MX_USART2_UART_Init+0x4c>)
 8000872:	220c      	movs	r2, #12
 8000874:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000876:	4b08      	ldr	r3, [pc, #32]	@ (8000898 <MX_USART2_UART_Init+0x4c>)
 8000878:	2200      	movs	r2, #0
 800087a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800087c:	4b06      	ldr	r3, [pc, #24]	@ (8000898 <MX_USART2_UART_Init+0x4c>)
 800087e:	2200      	movs	r2, #0
 8000880:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK) {
 8000882:	4805      	ldr	r0, [pc, #20]	@ (8000898 <MX_USART2_UART_Init+0x4c>)
 8000884:	f001 fc24 	bl	80020d0 <HAL_UART_Init>
 8000888:	4603      	mov	r3, r0
 800088a:	2b00      	cmp	r3, #0
 800088c:	d001      	beq.n	8000892 <MX_USART2_UART_Init+0x46>
    Error_Handler();
 800088e:	f000 f88d 	bl	80009ac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */
}
 8000892:	bf00      	nop
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	200000cc 	.word	0x200000cc
 800089c:	40004400 	.word	0x40004400

080008a0 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b08a      	sub	sp, #40	@ 0x28
 80008a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008a6:	f107 0314 	add.w	r3, r7, #20
 80008aa:	2200      	movs	r2, #0
 80008ac:	601a      	str	r2, [r3, #0]
 80008ae:	605a      	str	r2, [r3, #4]
 80008b0:	609a      	str	r2, [r3, #8]
 80008b2:	60da      	str	r2, [r3, #12]
 80008b4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008b6:	2300      	movs	r3, #0
 80008b8:	613b      	str	r3, [r7, #16]
 80008ba:	4b39      	ldr	r3, [pc, #228]	@ (80009a0 <MX_GPIO_Init+0x100>)
 80008bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008be:	4a38      	ldr	r2, [pc, #224]	@ (80009a0 <MX_GPIO_Init+0x100>)
 80008c0:	f043 0304 	orr.w	r3, r3, #4
 80008c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008c6:	4b36      	ldr	r3, [pc, #216]	@ (80009a0 <MX_GPIO_Init+0x100>)
 80008c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ca:	f003 0304 	and.w	r3, r3, #4
 80008ce:	613b      	str	r3, [r7, #16]
 80008d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008d2:	2300      	movs	r3, #0
 80008d4:	60fb      	str	r3, [r7, #12]
 80008d6:	4b32      	ldr	r3, [pc, #200]	@ (80009a0 <MX_GPIO_Init+0x100>)
 80008d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008da:	4a31      	ldr	r2, [pc, #196]	@ (80009a0 <MX_GPIO_Init+0x100>)
 80008dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80008e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80008e2:	4b2f      	ldr	r3, [pc, #188]	@ (80009a0 <MX_GPIO_Init+0x100>)
 80008e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008ea:	60fb      	str	r3, [r7, #12]
 80008ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ee:	2300      	movs	r3, #0
 80008f0:	60bb      	str	r3, [r7, #8]
 80008f2:	4b2b      	ldr	r3, [pc, #172]	@ (80009a0 <MX_GPIO_Init+0x100>)
 80008f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008f6:	4a2a      	ldr	r2, [pc, #168]	@ (80009a0 <MX_GPIO_Init+0x100>)
 80008f8:	f043 0301 	orr.w	r3, r3, #1
 80008fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80008fe:	4b28      	ldr	r3, [pc, #160]	@ (80009a0 <MX_GPIO_Init+0x100>)
 8000900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000902:	f003 0301 	and.w	r3, r3, #1
 8000906:	60bb      	str	r3, [r7, #8]
 8000908:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800090a:	2300      	movs	r3, #0
 800090c:	607b      	str	r3, [r7, #4]
 800090e:	4b24      	ldr	r3, [pc, #144]	@ (80009a0 <MX_GPIO_Init+0x100>)
 8000910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000912:	4a23      	ldr	r2, [pc, #140]	@ (80009a0 <MX_GPIO_Init+0x100>)
 8000914:	f043 0302 	orr.w	r3, r3, #2
 8000918:	6313      	str	r3, [r2, #48]	@ 0x30
 800091a:	4b21      	ldr	r3, [pc, #132]	@ (80009a0 <MX_GPIO_Init+0x100>)
 800091c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800091e:	f003 0302 	and.w	r3, r3, #2
 8000922:	607b      	str	r3, [r7, #4]
 8000924:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin | GPIO_PIN_8, GPIO_PIN_RESET);
 8000926:	2200      	movs	r2, #0
 8000928:	f44f 7190 	mov.w	r1, #288	@ 0x120
 800092c:	481d      	ldr	r0, [pc, #116]	@ (80009a4 <MX_GPIO_Init+0x104>)
 800092e:	f000 ff1d 	bl	800176c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8000932:	2200      	movs	r2, #0
 8000934:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000938:	481b      	ldr	r0, [pc, #108]	@ (80009a8 <MX_GPIO_Init+0x108>)
 800093a:	f000 ff17 	bl	800176c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800093e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000942:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000944:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000948:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094a:	2300      	movs	r3, #0
 800094c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800094e:	f107 0314 	add.w	r3, r7, #20
 8000952:	4619      	mov	r1, r3
 8000954:	4814      	ldr	r0, [pc, #80]	@ (80009a8 <MX_GPIO_Init+0x108>)
 8000956:	f000 fd6d 	bl	8001434 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA8 */
  GPIO_InitStruct.Pin = LD2_Pin | GPIO_PIN_8;
 800095a:	f44f 7390 	mov.w	r3, #288	@ 0x120
 800095e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000960:	2301      	movs	r3, #1
 8000962:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000964:	2300      	movs	r3, #0
 8000966:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000968:	2300      	movs	r3, #0
 800096a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800096c:	f107 0314 	add.w	r3, r7, #20
 8000970:	4619      	mov	r1, r3
 8000972:	480c      	ldr	r0, [pc, #48]	@ (80009a4 <MX_GPIO_Init+0x104>)
 8000974:	f000 fd5e 	bl	8001434 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000978:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800097c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800097e:	2301      	movs	r3, #1
 8000980:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000982:	2300      	movs	r3, #0
 8000984:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000986:	2300      	movs	r3, #0
 8000988:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800098a:	f107 0314 	add.w	r3, r7, #20
 800098e:	4619      	mov	r1, r3
 8000990:	4805      	ldr	r0, [pc, #20]	@ (80009a8 <MX_GPIO_Init+0x108>)
 8000992:	f000 fd4f 	bl	8001434 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000996:	bf00      	nop
 8000998:	3728      	adds	r7, #40	@ 0x28
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	40023800 	.word	0x40023800
 80009a4:	40020000 	.word	0x40020000
 80009a8:	40020800 	.word	0x40020800

080009ac <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80009ac:	b480      	push	{r7}
 80009ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009b0:	b672      	cpsid	i
}
 80009b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 80009b4:	bf00      	nop
 80009b6:	e7fd      	b.n	80009b4 <Error_Handler+0x8>

080009b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009b8:	b480      	push	{r7}
 80009ba:	b083      	sub	sp, #12
 80009bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009be:	2300      	movs	r3, #0
 80009c0:	607b      	str	r3, [r7, #4]
 80009c2:	4b10      	ldr	r3, [pc, #64]	@ (8000a04 <HAL_MspInit+0x4c>)
 80009c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009c6:	4a0f      	ldr	r2, [pc, #60]	@ (8000a04 <HAL_MspInit+0x4c>)
 80009c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80009ce:	4b0d      	ldr	r3, [pc, #52]	@ (8000a04 <HAL_MspInit+0x4c>)
 80009d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80009d6:	607b      	str	r3, [r7, #4]
 80009d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009da:	2300      	movs	r3, #0
 80009dc:	603b      	str	r3, [r7, #0]
 80009de:	4b09      	ldr	r3, [pc, #36]	@ (8000a04 <HAL_MspInit+0x4c>)
 80009e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009e2:	4a08      	ldr	r2, [pc, #32]	@ (8000a04 <HAL_MspInit+0x4c>)
 80009e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80009ea:	4b06      	ldr	r3, [pc, #24]	@ (8000a04 <HAL_MspInit+0x4c>)
 80009ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009f2:	603b      	str	r3, [r7, #0]
 80009f4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009f6:	bf00      	nop
 80009f8:	370c      	adds	r7, #12
 80009fa:	46bd      	mov	sp, r7
 80009fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop
 8000a04:	40023800 	.word	0x40023800

08000a08 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b08c      	sub	sp, #48	@ 0x30
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a10:	f107 031c 	add.w	r3, r7, #28
 8000a14:	2200      	movs	r2, #0
 8000a16:	601a      	str	r2, [r3, #0]
 8000a18:	605a      	str	r2, [r3, #4]
 8000a1a:	609a      	str	r2, [r3, #8]
 8000a1c:	60da      	str	r2, [r3, #12]
 8000a1e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	4a32      	ldr	r2, [pc, #200]	@ (8000af0 <HAL_UART_MspInit+0xe8>)
 8000a26:	4293      	cmp	r3, r2
 8000a28:	d12d      	bne.n	8000a86 <HAL_UART_MspInit+0x7e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	61bb      	str	r3, [r7, #24]
 8000a2e:	4b31      	ldr	r3, [pc, #196]	@ (8000af4 <HAL_UART_MspInit+0xec>)
 8000a30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a32:	4a30      	ldr	r2, [pc, #192]	@ (8000af4 <HAL_UART_MspInit+0xec>)
 8000a34:	f043 0310 	orr.w	r3, r3, #16
 8000a38:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a3a:	4b2e      	ldr	r3, [pc, #184]	@ (8000af4 <HAL_UART_MspInit+0xec>)
 8000a3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a3e:	f003 0310 	and.w	r3, r3, #16
 8000a42:	61bb      	str	r3, [r7, #24]
 8000a44:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a46:	2300      	movs	r3, #0
 8000a48:	617b      	str	r3, [r7, #20]
 8000a4a:	4b2a      	ldr	r3, [pc, #168]	@ (8000af4 <HAL_UART_MspInit+0xec>)
 8000a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a4e:	4a29      	ldr	r2, [pc, #164]	@ (8000af4 <HAL_UART_MspInit+0xec>)
 8000a50:	f043 0301 	orr.w	r3, r3, #1
 8000a54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a56:	4b27      	ldr	r3, [pc, #156]	@ (8000af4 <HAL_UART_MspInit+0xec>)
 8000a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a5a:	f003 0301 	and.w	r3, r3, #1
 8000a5e:	617b      	str	r3, [r7, #20]
 8000a60:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000a62:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000a66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a68:	2302      	movs	r3, #2
 8000a6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a70:	2303      	movs	r3, #3
 8000a72:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000a74:	2307      	movs	r3, #7
 8000a76:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a78:	f107 031c 	add.w	r3, r7, #28
 8000a7c:	4619      	mov	r1, r3
 8000a7e:	481e      	ldr	r0, [pc, #120]	@ (8000af8 <HAL_UART_MspInit+0xf0>)
 8000a80:	f000 fcd8 	bl	8001434 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8000a84:	e030      	b.n	8000ae8 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART2)
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	4a1c      	ldr	r2, [pc, #112]	@ (8000afc <HAL_UART_MspInit+0xf4>)
 8000a8c:	4293      	cmp	r3, r2
 8000a8e:	d12b      	bne.n	8000ae8 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a90:	2300      	movs	r3, #0
 8000a92:	613b      	str	r3, [r7, #16]
 8000a94:	4b17      	ldr	r3, [pc, #92]	@ (8000af4 <HAL_UART_MspInit+0xec>)
 8000a96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a98:	4a16      	ldr	r2, [pc, #88]	@ (8000af4 <HAL_UART_MspInit+0xec>)
 8000a9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a9e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000aa0:	4b14      	ldr	r3, [pc, #80]	@ (8000af4 <HAL_UART_MspInit+0xec>)
 8000aa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aa4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000aa8:	613b      	str	r3, [r7, #16]
 8000aaa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aac:	2300      	movs	r3, #0
 8000aae:	60fb      	str	r3, [r7, #12]
 8000ab0:	4b10      	ldr	r3, [pc, #64]	@ (8000af4 <HAL_UART_MspInit+0xec>)
 8000ab2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ab4:	4a0f      	ldr	r2, [pc, #60]	@ (8000af4 <HAL_UART_MspInit+0xec>)
 8000ab6:	f043 0301 	orr.w	r3, r3, #1
 8000aba:	6313      	str	r3, [r2, #48]	@ 0x30
 8000abc:	4b0d      	ldr	r3, [pc, #52]	@ (8000af4 <HAL_UART_MspInit+0xec>)
 8000abe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ac0:	f003 0301 	and.w	r3, r3, #1
 8000ac4:	60fb      	str	r3, [r7, #12]
 8000ac6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000ac8:	230c      	movs	r3, #12
 8000aca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000acc:	2302      	movs	r3, #2
 8000ace:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ad8:	2307      	movs	r3, #7
 8000ada:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000adc:	f107 031c 	add.w	r3, r7, #28
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4805      	ldr	r0, [pc, #20]	@ (8000af8 <HAL_UART_MspInit+0xf0>)
 8000ae4:	f000 fca6 	bl	8001434 <HAL_GPIO_Init>
}
 8000ae8:	bf00      	nop
 8000aea:	3730      	adds	r7, #48	@ 0x30
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bd80      	pop	{r7, pc}
 8000af0:	40011000 	.word	0x40011000
 8000af4:	40023800 	.word	0x40023800
 8000af8:	40020000 	.word	0x40020000
 8000afc:	40004400 	.word	0x40004400

08000b00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b04:	bf00      	nop
 8000b06:	e7fd      	b.n	8000b04 <NMI_Handler+0x4>

08000b08 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b0c:	bf00      	nop
 8000b0e:	e7fd      	b.n	8000b0c <HardFault_Handler+0x4>

08000b10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b14:	bf00      	nop
 8000b16:	e7fd      	b.n	8000b14 <MemManage_Handler+0x4>

08000b18 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b1c:	bf00      	nop
 8000b1e:	e7fd      	b.n	8000b1c <BusFault_Handler+0x4>

08000b20 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b24:	bf00      	nop
 8000b26:	e7fd      	b.n	8000b24 <UsageFault_Handler+0x4>

08000b28 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b2c:	bf00      	nop
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b34:	4770      	bx	lr

08000b36 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b36:	b480      	push	{r7}
 8000b38:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b3a:	bf00      	nop
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b42:	4770      	bx	lr

08000b44 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b44:	b480      	push	{r7}
 8000b46:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b48:	bf00      	nop
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b50:	4770      	bx	lr

08000b52 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b52:	b580      	push	{r7, lr}
 8000b54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b56:	f000 fb3b 	bl	80011d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b5a:	bf00      	nop
 8000b5c:	bd80      	pop	{r7, pc}

08000b5e <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b5e:	b580      	push	{r7, lr}
 8000b60:	b086      	sub	sp, #24
 8000b62:	af00      	add	r7, sp, #0
 8000b64:	60f8      	str	r0, [r7, #12]
 8000b66:	60b9      	str	r1, [r7, #8]
 8000b68:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	617b      	str	r3, [r7, #20]
 8000b6e:	e00a      	b.n	8000b86 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b70:	f3af 8000 	nop.w
 8000b74:	4601      	mov	r1, r0
 8000b76:	68bb      	ldr	r3, [r7, #8]
 8000b78:	1c5a      	adds	r2, r3, #1
 8000b7a:	60ba      	str	r2, [r7, #8]
 8000b7c:	b2ca      	uxtb	r2, r1
 8000b7e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b80:	697b      	ldr	r3, [r7, #20]
 8000b82:	3301      	adds	r3, #1
 8000b84:	617b      	str	r3, [r7, #20]
 8000b86:	697a      	ldr	r2, [r7, #20]
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	429a      	cmp	r2, r3
 8000b8c:	dbf0      	blt.n	8000b70 <_read+0x12>
  }

  return len;
 8000b8e:	687b      	ldr	r3, [r7, #4]
}
 8000b90:	4618      	mov	r0, r3
 8000b92:	3718      	adds	r7, #24
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}

08000b98 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b086      	sub	sp, #24
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	60f8      	str	r0, [r7, #12]
 8000ba0:	60b9      	str	r1, [r7, #8]
 8000ba2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	617b      	str	r3, [r7, #20]
 8000ba8:	e009      	b.n	8000bbe <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000baa:	68bb      	ldr	r3, [r7, #8]
 8000bac:	1c5a      	adds	r2, r3, #1
 8000bae:	60ba      	str	r2, [r7, #8]
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	f7ff fcfa 	bl	80005ac <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bb8:	697b      	ldr	r3, [r7, #20]
 8000bba:	3301      	adds	r3, #1
 8000bbc:	617b      	str	r3, [r7, #20]
 8000bbe:	697a      	ldr	r2, [r7, #20]
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	429a      	cmp	r2, r3
 8000bc4:	dbf1      	blt.n	8000baa <_write+0x12>
  }
  return len;
 8000bc6:	687b      	ldr	r3, [r7, #4]
}
 8000bc8:	4618      	mov	r0, r3
 8000bca:	3718      	adds	r7, #24
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}

08000bd0 <_close>:

int _close(int file)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	b083      	sub	sp, #12
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000bd8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000bdc:	4618      	mov	r0, r3
 8000bde:	370c      	adds	r7, #12
 8000be0:	46bd      	mov	sp, r7
 8000be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be6:	4770      	bx	lr

08000be8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000be8:	b480      	push	{r7}
 8000bea:	b083      	sub	sp, #12
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
 8000bf0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000bf2:	683b      	ldr	r3, [r7, #0]
 8000bf4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000bf8:	605a      	str	r2, [r3, #4]
  return 0;
 8000bfa:	2300      	movs	r3, #0
}
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	370c      	adds	r7, #12
 8000c00:	46bd      	mov	sp, r7
 8000c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c06:	4770      	bx	lr

08000c08 <_isatty>:

int _isatty(int file)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	b083      	sub	sp, #12
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c10:	2301      	movs	r3, #1
}
 8000c12:	4618      	mov	r0, r3
 8000c14:	370c      	adds	r7, #12
 8000c16:	46bd      	mov	sp, r7
 8000c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1c:	4770      	bx	lr

08000c1e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c1e:	b480      	push	{r7}
 8000c20:	b085      	sub	sp, #20
 8000c22:	af00      	add	r7, sp, #0
 8000c24:	60f8      	str	r0, [r7, #12]
 8000c26:	60b9      	str	r1, [r7, #8]
 8000c28:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c2a:	2300      	movs	r3, #0
}
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	3714      	adds	r7, #20
 8000c30:	46bd      	mov	sp, r7
 8000c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c36:	4770      	bx	lr

08000c38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b086      	sub	sp, #24
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c40:	4a14      	ldr	r2, [pc, #80]	@ (8000c94 <_sbrk+0x5c>)
 8000c42:	4b15      	ldr	r3, [pc, #84]	@ (8000c98 <_sbrk+0x60>)
 8000c44:	1ad3      	subs	r3, r2, r3
 8000c46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c48:	697b      	ldr	r3, [r7, #20]
 8000c4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c4c:	4b13      	ldr	r3, [pc, #76]	@ (8000c9c <_sbrk+0x64>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d102      	bne.n	8000c5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c54:	4b11      	ldr	r3, [pc, #68]	@ (8000c9c <_sbrk+0x64>)
 8000c56:	4a12      	ldr	r2, [pc, #72]	@ (8000ca0 <_sbrk+0x68>)
 8000c58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c5a:	4b10      	ldr	r3, [pc, #64]	@ (8000c9c <_sbrk+0x64>)
 8000c5c:	681a      	ldr	r2, [r3, #0]
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	4413      	add	r3, r2
 8000c62:	693a      	ldr	r2, [r7, #16]
 8000c64:	429a      	cmp	r2, r3
 8000c66:	d207      	bcs.n	8000c78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c68:	f002 f92c 	bl	8002ec4 <__errno>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	220c      	movs	r2, #12
 8000c70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c72:	f04f 33ff 	mov.w	r3, #4294967295
 8000c76:	e009      	b.n	8000c8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c78:	4b08      	ldr	r3, [pc, #32]	@ (8000c9c <_sbrk+0x64>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c7e:	4b07      	ldr	r3, [pc, #28]	@ (8000c9c <_sbrk+0x64>)
 8000c80:	681a      	ldr	r2, [r3, #0]
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	4413      	add	r3, r2
 8000c86:	4a05      	ldr	r2, [pc, #20]	@ (8000c9c <_sbrk+0x64>)
 8000c88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c8a:	68fb      	ldr	r3, [r7, #12]
}
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	3718      	adds	r7, #24
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	20018000 	.word	0x20018000
 8000c98:	00000400 	.word	0x00000400
 8000c9c:	20000130 	.word	0x20000130
 8000ca0:	20000288 	.word	0x20000288

08000ca4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ca8:	4b06      	ldr	r3, [pc, #24]	@ (8000cc4 <SystemInit+0x20>)
 8000caa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000cae:	4a05      	ldr	r2, [pc, #20]	@ (8000cc4 <SystemInit+0x20>)
 8000cb0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000cb4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cb8:	bf00      	nop
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc0:	4770      	bx	lr
 8000cc2:	bf00      	nop
 8000cc4:	e000ed00 	.word	0xe000ed00

08000cc8 <TM1637_DelayMicroseconds>:
const uint8_t segmentMap[] = {
    0x3f, 0x06, 0x5b, 0x4f, 0x66, 0x6d, 0x7d, 0x07, // 0-7
    0x7f, 0x6f, 0x77, 0x7c, 0x39, 0x5e, 0x79, 0x71  // 8-9, A-F
};

static void TM1637_DelayMicroseconds(uint32_t us) {
 8000cc8:	b480      	push	{r7}
 8000cca:	b085      	sub	sp, #20
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
  // Simple delay loop
  // Approx for 84MHz (STM32F401)
  // 84 cycles per us roughly
  volatile uint32_t count = us * 20;
 8000cd0:	687a      	ldr	r2, [r7, #4]
 8000cd2:	4613      	mov	r3, r2
 8000cd4:	009b      	lsls	r3, r3, #2
 8000cd6:	4413      	add	r3, r2
 8000cd8:	009b      	lsls	r3, r3, #2
 8000cda:	60fb      	str	r3, [r7, #12]
  while (count--)
 8000cdc:	bf00      	nop
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	1e5a      	subs	r2, r3, #1
 8000ce2:	60fa      	str	r2, [r7, #12]
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d1fa      	bne.n	8000cde <TM1637_DelayMicroseconds+0x16>
    ;
}
 8000ce8:	bf00      	nop
 8000cea:	bf00      	nop
 8000cec:	3714      	adds	r7, #20
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf4:	4770      	bx	lr
	...

08000cf8 <TM1637_Start>:

static void TM1637_Start(void) {
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	af00      	add	r7, sp, #0
  CLK_HIGH();
 8000cfc:	2201      	movs	r2, #1
 8000cfe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d02:	4810      	ldr	r0, [pc, #64]	@ (8000d44 <TM1637_Start+0x4c>)
 8000d04:	f000 fd32 	bl	800176c <HAL_GPIO_WritePin>
  DIO_HIGH();
 8000d08:	2201      	movs	r2, #1
 8000d0a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d0e:	480e      	ldr	r0, [pc, #56]	@ (8000d48 <TM1637_Start+0x50>)
 8000d10:	f000 fd2c 	bl	800176c <HAL_GPIO_WritePin>
  TM1637_DelayMicroseconds(2);
 8000d14:	2002      	movs	r0, #2
 8000d16:	f7ff ffd7 	bl	8000cc8 <TM1637_DelayMicroseconds>
  DIO_LOW();
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d20:	4809      	ldr	r0, [pc, #36]	@ (8000d48 <TM1637_Start+0x50>)
 8000d22:	f000 fd23 	bl	800176c <HAL_GPIO_WritePin>
  TM1637_DelayMicroseconds(2);
 8000d26:	2002      	movs	r0, #2
 8000d28:	f7ff ffce 	bl	8000cc8 <TM1637_DelayMicroseconds>
  CLK_LOW();
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d32:	4804      	ldr	r0, [pc, #16]	@ (8000d44 <TM1637_Start+0x4c>)
 8000d34:	f000 fd1a 	bl	800176c <HAL_GPIO_WritePin>
  TM1637_DelayMicroseconds(2);
 8000d38:	2002      	movs	r0, #2
 8000d3a:	f7ff ffc5 	bl	8000cc8 <TM1637_DelayMicroseconds>
}
 8000d3e:	bf00      	nop
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	40020000 	.word	0x40020000
 8000d48:	40020800 	.word	0x40020800

08000d4c <TM1637_Stop>:

static void TM1637_Stop(void) {
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	af00      	add	r7, sp, #0
  CLK_LOW();
 8000d50:	2200      	movs	r2, #0
 8000d52:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d56:	4811      	ldr	r0, [pc, #68]	@ (8000d9c <TM1637_Stop+0x50>)
 8000d58:	f000 fd08 	bl	800176c <HAL_GPIO_WritePin>
  TM1637_DelayMicroseconds(2);
 8000d5c:	2002      	movs	r0, #2
 8000d5e:	f7ff ffb3 	bl	8000cc8 <TM1637_DelayMicroseconds>
  DIO_LOW();
 8000d62:	2200      	movs	r2, #0
 8000d64:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d68:	480d      	ldr	r0, [pc, #52]	@ (8000da0 <TM1637_Stop+0x54>)
 8000d6a:	f000 fcff 	bl	800176c <HAL_GPIO_WritePin>
  TM1637_DelayMicroseconds(2);
 8000d6e:	2002      	movs	r0, #2
 8000d70:	f7ff ffaa 	bl	8000cc8 <TM1637_DelayMicroseconds>
  CLK_HIGH();
 8000d74:	2201      	movs	r2, #1
 8000d76:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d7a:	4808      	ldr	r0, [pc, #32]	@ (8000d9c <TM1637_Stop+0x50>)
 8000d7c:	f000 fcf6 	bl	800176c <HAL_GPIO_WritePin>
  TM1637_DelayMicroseconds(2);
 8000d80:	2002      	movs	r0, #2
 8000d82:	f7ff ffa1 	bl	8000cc8 <TM1637_DelayMicroseconds>
  DIO_HIGH();
 8000d86:	2201      	movs	r2, #1
 8000d88:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d8c:	4804      	ldr	r0, [pc, #16]	@ (8000da0 <TM1637_Stop+0x54>)
 8000d8e:	f000 fced 	bl	800176c <HAL_GPIO_WritePin>
  TM1637_DelayMicroseconds(2);
 8000d92:	2002      	movs	r0, #2
 8000d94:	f7ff ff98 	bl	8000cc8 <TM1637_DelayMicroseconds>
}
 8000d98:	bf00      	nop
 8000d9a:	bd80      	pop	{r7, pc}
 8000d9c:	40020000 	.word	0x40020000
 8000da0:	40020800 	.word	0x40020800

08000da4 <TM1637_WriteByte>:

static uint8_t TM1637_WriteByte(uint8_t data) {
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b088      	sub	sp, #32
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	4603      	mov	r3, r0
 8000dac:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i < 8; i++) {
 8000dae:	2300      	movs	r3, #0
 8000db0:	77fb      	strb	r3, [r7, #31]
 8000db2:	e029      	b.n	8000e08 <TM1637_WriteByte+0x64>
    CLK_LOW();
 8000db4:	2200      	movs	r2, #0
 8000db6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000dba:	483d      	ldr	r0, [pc, #244]	@ (8000eb0 <TM1637_WriteByte+0x10c>)
 8000dbc:	f000 fcd6 	bl	800176c <HAL_GPIO_WritePin>
    if (data & 0x01)
 8000dc0:	79fb      	ldrb	r3, [r7, #7]
 8000dc2:	f003 0301 	and.w	r3, r3, #1
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d006      	beq.n	8000dd8 <TM1637_WriteByte+0x34>
      DIO_HIGH();
 8000dca:	2201      	movs	r2, #1
 8000dcc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000dd0:	4838      	ldr	r0, [pc, #224]	@ (8000eb4 <TM1637_WriteByte+0x110>)
 8000dd2:	f000 fccb 	bl	800176c <HAL_GPIO_WritePin>
 8000dd6:	e005      	b.n	8000de4 <TM1637_WriteByte+0x40>
    else
      DIO_LOW();
 8000dd8:	2200      	movs	r2, #0
 8000dda:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000dde:	4835      	ldr	r0, [pc, #212]	@ (8000eb4 <TM1637_WriteByte+0x110>)
 8000de0:	f000 fcc4 	bl	800176c <HAL_GPIO_WritePin>
    TM1637_DelayMicroseconds(3);
 8000de4:	2003      	movs	r0, #3
 8000de6:	f7ff ff6f 	bl	8000cc8 <TM1637_DelayMicroseconds>
    data >>= 1;
 8000dea:	79fb      	ldrb	r3, [r7, #7]
 8000dec:	085b      	lsrs	r3, r3, #1
 8000dee:	71fb      	strb	r3, [r7, #7]
    CLK_HIGH();
 8000df0:	2201      	movs	r2, #1
 8000df2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000df6:	482e      	ldr	r0, [pc, #184]	@ (8000eb0 <TM1637_WriteByte+0x10c>)
 8000df8:	f000 fcb8 	bl	800176c <HAL_GPIO_WritePin>
    TM1637_DelayMicroseconds(3);
 8000dfc:	2003      	movs	r0, #3
 8000dfe:	f7ff ff63 	bl	8000cc8 <TM1637_DelayMicroseconds>
  for (uint8_t i = 0; i < 8; i++) {
 8000e02:	7ffb      	ldrb	r3, [r7, #31]
 8000e04:	3301      	adds	r3, #1
 8000e06:	77fb      	strb	r3, [r7, #31]
 8000e08:	7ffb      	ldrb	r3, [r7, #31]
 8000e0a:	2b07      	cmp	r3, #7
 8000e0c:	d9d2      	bls.n	8000db4 <TM1637_WriteByte+0x10>
  }

  // Ack
  CLK_LOW();
 8000e0e:	2200      	movs	r2, #0
 8000e10:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e14:	4826      	ldr	r0, [pc, #152]	@ (8000eb0 <TM1637_WriteByte+0x10c>)
 8000e16:	f000 fca9 	bl	800176c <HAL_GPIO_WritePin>
  DIO_HIGH(); // Float DIO to input?
 8000e1a:	2201      	movs	r2, #1
 8000e1c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e20:	4824      	ldr	r0, [pc, #144]	@ (8000eb4 <TM1637_WriteByte+0x110>)
 8000e22:	f000 fca3 	bl	800176c <HAL_GPIO_WritePin>
  // Input. However, TM1637 pulls low for ACK. For simplicity with Output PP, we
  // can just set it High (Output) and if TM1637 pulls it low, it might conflict
  // but usually works for simple Write-only. Or we implement direction
  // switching. Let's implement direction switching for correctness.

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e26:	f107 0308 	add.w	r3, r7, #8
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	601a      	str	r2, [r3, #0]
 8000e2e:	605a      	str	r2, [r3, #4]
 8000e30:	609a      	str	r2, [r3, #8]
 8000e32:	60da      	str	r2, [r3, #12]
 8000e34:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Pin = TM1637_DIO_PIN;
 8000e36:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e3a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e40:	2301      	movs	r3, #1
 8000e42:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(TM1637_DIO_PORT, &GPIO_InitStruct);
 8000e44:	f107 0308 	add.w	r3, r7, #8
 8000e48:	4619      	mov	r1, r3
 8000e4a:	481a      	ldr	r0, [pc, #104]	@ (8000eb4 <TM1637_WriteByte+0x110>)
 8000e4c:	f000 faf2 	bl	8001434 <HAL_GPIO_Init>

  TM1637_DelayMicroseconds(2);
 8000e50:	2002      	movs	r0, #2
 8000e52:	f7ff ff39 	bl	8000cc8 <TM1637_DelayMicroseconds>
  CLK_HIGH();
 8000e56:	2201      	movs	r2, #1
 8000e58:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e5c:	4814      	ldr	r0, [pc, #80]	@ (8000eb0 <TM1637_WriteByte+0x10c>)
 8000e5e:	f000 fc85 	bl	800176c <HAL_GPIO_WritePin>
  TM1637_DelayMicroseconds(2);
 8000e62:	2002      	movs	r0, #2
 8000e64:	f7ff ff30 	bl	8000cc8 <TM1637_DelayMicroseconds>
  uint8_t ack =
      HAL_GPIO_ReadPin(TM1637_DIO_PORT, TM1637_DIO_PIN) == GPIO_PIN_RESET;
 8000e68:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e6c:	4811      	ldr	r0, [pc, #68]	@ (8000eb4 <TM1637_WriteByte+0x110>)
 8000e6e:	f000 fc65 	bl	800173c <HAL_GPIO_ReadPin>
 8000e72:	4603      	mov	r3, r0
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	bf0c      	ite	eq
 8000e78:	2301      	moveq	r3, #1
 8000e7a:	2300      	movne	r3, #0
 8000e7c:	b2db      	uxtb	r3, r3
  uint8_t ack =
 8000e7e:	77bb      	strb	r3, [r7, #30]
  CLK_LOW();
 8000e80:	2200      	movs	r2, #0
 8000e82:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e86:	480a      	ldr	r0, [pc, #40]	@ (8000eb0 <TM1637_WriteByte+0x10c>)
 8000e88:	f000 fc70 	bl	800176c <HAL_GPIO_WritePin>

  // Switch back to Output
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e8c:	2301      	movs	r3, #1
 8000e8e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e90:	2300      	movs	r3, #0
 8000e92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e94:	2300      	movs	r3, #0
 8000e96:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(TM1637_DIO_PORT, &GPIO_InitStruct);
 8000e98:	f107 0308 	add.w	r3, r7, #8
 8000e9c:	4619      	mov	r1, r3
 8000e9e:	4805      	ldr	r0, [pc, #20]	@ (8000eb4 <TM1637_WriteByte+0x110>)
 8000ea0:	f000 fac8 	bl	8001434 <HAL_GPIO_Init>

  return ack;
 8000ea4:	7fbb      	ldrb	r3, [r7, #30]
}
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	3720      	adds	r7, #32
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	40020000 	.word	0x40020000
 8000eb4:	40020800 	.word	0x40020800

08000eb8 <TM1637_Init>:

void TM1637_Init(void) {
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b088      	sub	sp, #32
 8000ebc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ebe:	f107 030c 	add.w	r3, r7, #12
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	601a      	str	r2, [r3, #0]
 8000ec6:	605a      	str	r2, [r3, #4]
 8000ec8:	609a      	str	r2, [r3, #8]
 8000eca:	60da      	str	r2, [r3, #12]
 8000ecc:	611a      	str	r2, [r3, #16]

  // Enable Clocks
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ece:	2300      	movs	r3, #0
 8000ed0:	60bb      	str	r3, [r7, #8]
 8000ed2:	4b21      	ldr	r3, [pc, #132]	@ (8000f58 <TM1637_Init+0xa0>)
 8000ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ed6:	4a20      	ldr	r2, [pc, #128]	@ (8000f58 <TM1637_Init+0xa0>)
 8000ed8:	f043 0301 	orr.w	r3, r3, #1
 8000edc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ede:	4b1e      	ldr	r3, [pc, #120]	@ (8000f58 <TM1637_Init+0xa0>)
 8000ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ee2:	f003 0301 	and.w	r3, r3, #1
 8000ee6:	60bb      	str	r3, [r7, #8]
 8000ee8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eea:	2300      	movs	r3, #0
 8000eec:	607b      	str	r3, [r7, #4]
 8000eee:	4b1a      	ldr	r3, [pc, #104]	@ (8000f58 <TM1637_Init+0xa0>)
 8000ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ef2:	4a19      	ldr	r2, [pc, #100]	@ (8000f58 <TM1637_Init+0xa0>)
 8000ef4:	f043 0304 	orr.w	r3, r3, #4
 8000ef8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000efa:	4b17      	ldr	r3, [pc, #92]	@ (8000f58 <TM1637_Init+0xa0>)
 8000efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000efe:	f003 0304 	and.w	r3, r3, #4
 8000f02:	607b      	str	r3, [r7, #4]
 8000f04:	687b      	ldr	r3, [r7, #4]

  // Configure CLK
  GPIO_InitStruct.Pin = TM1637_CLK_PIN;
 8000f06:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f0a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f10:	2300      	movs	r3, #0
 8000f12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f14:	2300      	movs	r3, #0
 8000f16:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(TM1637_CLK_PORT, &GPIO_InitStruct);
 8000f18:	f107 030c 	add.w	r3, r7, #12
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	480f      	ldr	r0, [pc, #60]	@ (8000f5c <TM1637_Init+0xa4>)
 8000f20:	f000 fa88 	bl	8001434 <HAL_GPIO_Init>

  // Configure DIO
  GPIO_InitStruct.Pin = TM1637_DIO_PIN;
 8000f24:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000f28:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(TM1637_DIO_PORT, &GPIO_InitStruct);
 8000f2a:	f107 030c 	add.w	r3, r7, #12
 8000f2e:	4619      	mov	r1, r3
 8000f30:	480b      	ldr	r0, [pc, #44]	@ (8000f60 <TM1637_Init+0xa8>)
 8000f32:	f000 fa7f 	bl	8001434 <HAL_GPIO_Init>

  // Set Default Low (Idle High handled by Start/Stop logic)
  CLK_HIGH();
 8000f36:	2201      	movs	r2, #1
 8000f38:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f3c:	4807      	ldr	r0, [pc, #28]	@ (8000f5c <TM1637_Init+0xa4>)
 8000f3e:	f000 fc15 	bl	800176c <HAL_GPIO_WritePin>
  DIO_HIGH();
 8000f42:	2201      	movs	r2, #1
 8000f44:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f48:	4805      	ldr	r0, [pc, #20]	@ (8000f60 <TM1637_Init+0xa8>)
 8000f4a:	f000 fc0f 	bl	800176c <HAL_GPIO_WritePin>
}
 8000f4e:	bf00      	nop
 8000f50:	3720      	adds	r7, #32
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	40023800 	.word	0x40023800
 8000f5c:	40020000 	.word	0x40020000
 8000f60:	40020800 	.word	0x40020800

08000f64 <TM1637_DisplayDecimal>:

void TM1637_DisplayDecimal(int v, int displaySeparator) {
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b086      	sub	sp, #24
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
 8000f6c:	6039      	str	r1, [r7, #0]
  uint8_t digits[4];
  if (v > 9999)
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000f74:	4293      	cmp	r3, r2
 8000f76:	dd02      	ble.n	8000f7e <TM1637_DisplayDecimal+0x1a>
    v = 9999;
 8000f78:	f242 730f 	movw	r3, #9999	@ 0x270f
 8000f7c:	607b      	str	r3, [r7, #4]
  digits[3] = v % 10;
 8000f7e:	687a      	ldr	r2, [r7, #4]
 8000f80:	4b51      	ldr	r3, [pc, #324]	@ (80010c8 <TM1637_DisplayDecimal+0x164>)
 8000f82:	fb83 1302 	smull	r1, r3, r3, r2
 8000f86:	1099      	asrs	r1, r3, #2
 8000f88:	17d3      	asrs	r3, r2, #31
 8000f8a:	1ac9      	subs	r1, r1, r3
 8000f8c:	460b      	mov	r3, r1
 8000f8e:	009b      	lsls	r3, r3, #2
 8000f90:	440b      	add	r3, r1
 8000f92:	005b      	lsls	r3, r3, #1
 8000f94:	1ad1      	subs	r1, r2, r3
 8000f96:	b2cb      	uxtb	r3, r1
 8000f98:	73fb      	strb	r3, [r7, #15]
  digits[2] = (v / 10) % 10;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	4a4a      	ldr	r2, [pc, #296]	@ (80010c8 <TM1637_DisplayDecimal+0x164>)
 8000f9e:	fb82 1203 	smull	r1, r2, r2, r3
 8000fa2:	1092      	asrs	r2, r2, #2
 8000fa4:	17db      	asrs	r3, r3, #31
 8000fa6:	1ad2      	subs	r2, r2, r3
 8000fa8:	4b47      	ldr	r3, [pc, #284]	@ (80010c8 <TM1637_DisplayDecimal+0x164>)
 8000faa:	fb83 1302 	smull	r1, r3, r3, r2
 8000fae:	1099      	asrs	r1, r3, #2
 8000fb0:	17d3      	asrs	r3, r2, #31
 8000fb2:	1ac9      	subs	r1, r1, r3
 8000fb4:	460b      	mov	r3, r1
 8000fb6:	009b      	lsls	r3, r3, #2
 8000fb8:	440b      	add	r3, r1
 8000fba:	005b      	lsls	r3, r3, #1
 8000fbc:	1ad1      	subs	r1, r2, r3
 8000fbe:	b2cb      	uxtb	r3, r1
 8000fc0:	73bb      	strb	r3, [r7, #14]
  digits[1] = (v / 100) % 10;
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	4a41      	ldr	r2, [pc, #260]	@ (80010cc <TM1637_DisplayDecimal+0x168>)
 8000fc6:	fb82 1203 	smull	r1, r2, r2, r3
 8000fca:	1152      	asrs	r2, r2, #5
 8000fcc:	17db      	asrs	r3, r3, #31
 8000fce:	1ad2      	subs	r2, r2, r3
 8000fd0:	4b3d      	ldr	r3, [pc, #244]	@ (80010c8 <TM1637_DisplayDecimal+0x164>)
 8000fd2:	fb83 1302 	smull	r1, r3, r3, r2
 8000fd6:	1099      	asrs	r1, r3, #2
 8000fd8:	17d3      	asrs	r3, r2, #31
 8000fda:	1ac9      	subs	r1, r1, r3
 8000fdc:	460b      	mov	r3, r1
 8000fde:	009b      	lsls	r3, r3, #2
 8000fe0:	440b      	add	r3, r1
 8000fe2:	005b      	lsls	r3, r3, #1
 8000fe4:	1ad1      	subs	r1, r2, r3
 8000fe6:	b2cb      	uxtb	r3, r1
 8000fe8:	737b      	strb	r3, [r7, #13]
  digits[0] = (v / 1000) % 10;
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	4a38      	ldr	r2, [pc, #224]	@ (80010d0 <TM1637_DisplayDecimal+0x16c>)
 8000fee:	fb82 1203 	smull	r1, r2, r2, r3
 8000ff2:	1192      	asrs	r2, r2, #6
 8000ff4:	17db      	asrs	r3, r3, #31
 8000ff6:	1ad2      	subs	r2, r2, r3
 8000ff8:	4b33      	ldr	r3, [pc, #204]	@ (80010c8 <TM1637_DisplayDecimal+0x164>)
 8000ffa:	fb83 1302 	smull	r1, r3, r3, r2
 8000ffe:	1099      	asrs	r1, r3, #2
 8001000:	17d3      	asrs	r3, r2, #31
 8001002:	1ac9      	subs	r1, r1, r3
 8001004:	460b      	mov	r3, r1
 8001006:	009b      	lsls	r3, r3, #2
 8001008:	440b      	add	r3, r1
 800100a:	005b      	lsls	r3, r3, #1
 800100c:	1ad1      	subs	r1, r2, r3
 800100e:	b2cb      	uxtb	r3, r1
 8001010:	733b      	strb	r3, [r7, #12]

  // Remove leading zeros
  if (v < 1000)
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001018:	da01      	bge.n	800101e <TM1637_DisplayDecimal+0xba>
    digits[0] = 0x7f; // Blank? No, 0x00 is segment map. 0x7F is 8 with dot?
 800101a:	237f      	movs	r3, #127	@ 0x7f
 800101c:	733b      	strb	r3, [r7, #12]
  // User wants 1-10. So mostly 1 or 2 digits.

  // Simple implementation:
  // Only last 2 digits matters for 1-10.

  TM1637_Start();
 800101e:	f7ff fe6b 	bl	8000cf8 <TM1637_Start>
  TM1637_WriteByte(0x40); // Command: Automatic address increment
 8001022:	2040      	movs	r0, #64	@ 0x40
 8001024:	f7ff febe 	bl	8000da4 <TM1637_WriteByte>
  TM1637_Stop();
 8001028:	f7ff fe90 	bl	8000d4c <TM1637_Stop>

  TM1637_Start();
 800102c:	f7ff fe64 	bl	8000cf8 <TM1637_Start>
  TM1637_WriteByte(0xC0); // Command: Set address to 00H
 8001030:	20c0      	movs	r0, #192	@ 0xc0
 8001032:	f7ff feb7 	bl	8000da4 <TM1637_WriteByte>

  for (int i = 0; i < 4; i++) {
 8001036:	2300      	movs	r3, #0
 8001038:	617b      	str	r3, [r7, #20]
 800103a:	e035      	b.n	80010a8 <TM1637_DisplayDecimal+0x144>
    uint8_t seg = 0;
 800103c:	2300      	movs	r3, #0
 800103e:	74fb      	strb	r3, [r7, #19]
    if (i < 2 && v < 100)
 8001040:	697b      	ldr	r3, [r7, #20]
 8001042:	2b01      	cmp	r3, #1
 8001044:	dc05      	bgt.n	8001052 <TM1637_DisplayDecimal+0xee>
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	2b63      	cmp	r3, #99	@ 0x63
 800104a:	dc02      	bgt.n	8001052 <TM1637_DisplayDecimal+0xee>
      seg = 0; // Blank leading
 800104c:	2300      	movs	r3, #0
 800104e:	74fb      	strb	r3, [r7, #19]
 8001050:	e008      	b.n	8001064 <TM1637_DisplayDecimal+0x100>
    else
      seg = segmentMap[digits[i]];
 8001052:	f107 020c 	add.w	r2, r7, #12
 8001056:	697b      	ldr	r3, [r7, #20]
 8001058:	4413      	add	r3, r2
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	461a      	mov	r2, r3
 800105e:	4b1d      	ldr	r3, [pc, #116]	@ (80010d4 <TM1637_DisplayDecimal+0x170>)
 8001060:	5c9b      	ldrb	r3, [r3, r2]
 8001062:	74fb      	strb	r3, [r7, #19]

    // Blanking logic refined:
    if (v < 10 && i < 3)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	2b09      	cmp	r3, #9
 8001068:	dc05      	bgt.n	8001076 <TM1637_DisplayDecimal+0x112>
 800106a:	697b      	ldr	r3, [r7, #20]
 800106c:	2b02      	cmp	r3, #2
 800106e:	dc02      	bgt.n	8001076 <TM1637_DisplayDecimal+0x112>
      seg = 0; // Blank first 3
 8001070:	2300      	movs	r3, #0
 8001072:	74fb      	strb	r3, [r7, #19]
 8001074:	e011      	b.n	800109a <TM1637_DisplayDecimal+0x136>
    else if (v < 100 && i < 2)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	2b63      	cmp	r3, #99	@ 0x63
 800107a:	dc05      	bgt.n	8001088 <TM1637_DisplayDecimal+0x124>
 800107c:	697b      	ldr	r3, [r7, #20]
 800107e:	2b01      	cmp	r3, #1
 8001080:	dc02      	bgt.n	8001088 <TM1637_DisplayDecimal+0x124>
      seg = 0;
 8001082:	2300      	movs	r3, #0
 8001084:	74fb      	strb	r3, [r7, #19]
 8001086:	e008      	b.n	800109a <TM1637_DisplayDecimal+0x136>
    else if (v < 1000 && i < 1)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800108e:	da04      	bge.n	800109a <TM1637_DisplayDecimal+0x136>
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	2b00      	cmp	r3, #0
 8001094:	dc01      	bgt.n	800109a <TM1637_DisplayDecimal+0x136>
      seg = 0;
 8001096:	2300      	movs	r3, #0
 8001098:	74fb      	strb	r3, [r7, #19]

    // Map digits correctly. 1-10.
    // If v=10, digits=[0,0,1,0]. Blank 0,1. Show 1,0.

    TM1637_WriteByte(seg);
 800109a:	7cfb      	ldrb	r3, [r7, #19]
 800109c:	4618      	mov	r0, r3
 800109e:	f7ff fe81 	bl	8000da4 <TM1637_WriteByte>
  for (int i = 0; i < 4; i++) {
 80010a2:	697b      	ldr	r3, [r7, #20]
 80010a4:	3301      	adds	r3, #1
 80010a6:	617b      	str	r3, [r7, #20]
 80010a8:	697b      	ldr	r3, [r7, #20]
 80010aa:	2b03      	cmp	r3, #3
 80010ac:	ddc6      	ble.n	800103c <TM1637_DisplayDecimal+0xd8>
  }
  TM1637_Stop();
 80010ae:	f7ff fe4d 	bl	8000d4c <TM1637_Stop>

  TM1637_Start();
 80010b2:	f7ff fe21 	bl	8000cf8 <TM1637_Start>
  TM1637_WriteByte(0x88 | 0x07); // Display ON, Brightness Max
 80010b6:	208f      	movs	r0, #143	@ 0x8f
 80010b8:	f7ff fe74 	bl	8000da4 <TM1637_WriteByte>
  TM1637_Stop();
 80010bc:	f7ff fe46 	bl	8000d4c <TM1637_Stop>
}
 80010c0:	bf00      	nop
 80010c2:	3718      	adds	r7, #24
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	66666667 	.word	0x66666667
 80010cc:	51eb851f 	.word	0x51eb851f
 80010d0:	10624dd3 	.word	0x10624dd3
 80010d4:	080039ac 	.word	0x080039ac

080010d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80010d8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001110 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80010dc:	f7ff fde2 	bl	8000ca4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80010e0:	480c      	ldr	r0, [pc, #48]	@ (8001114 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80010e2:	490d      	ldr	r1, [pc, #52]	@ (8001118 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80010e4:	4a0d      	ldr	r2, [pc, #52]	@ (800111c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80010e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010e8:	e002      	b.n	80010f0 <LoopCopyDataInit>

080010ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010ee:	3304      	adds	r3, #4

080010f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010f4:	d3f9      	bcc.n	80010ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010f6:	4a0a      	ldr	r2, [pc, #40]	@ (8001120 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80010f8:	4c0a      	ldr	r4, [pc, #40]	@ (8001124 <LoopFillZerobss+0x22>)
  movs r3, #0
 80010fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010fc:	e001      	b.n	8001102 <LoopFillZerobss>

080010fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001100:	3204      	adds	r2, #4

08001102 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001102:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001104:	d3fb      	bcc.n	80010fe <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001106:	f001 fee3 	bl	8002ed0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800110a:	f7ff fa61 	bl	80005d0 <main>
  bx  lr    
 800110e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001110:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001114:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001118:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 800111c:	08003a00 	.word	0x08003a00
  ldr r2, =_sbss
 8001120:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001124:	20000284 	.word	0x20000284

08001128 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001128:	e7fe      	b.n	8001128 <ADC_IRQHandler>
	...

0800112c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001130:	4b0e      	ldr	r3, [pc, #56]	@ (800116c <HAL_Init+0x40>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	4a0d      	ldr	r2, [pc, #52]	@ (800116c <HAL_Init+0x40>)
 8001136:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800113a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800113c:	4b0b      	ldr	r3, [pc, #44]	@ (800116c <HAL_Init+0x40>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4a0a      	ldr	r2, [pc, #40]	@ (800116c <HAL_Init+0x40>)
 8001142:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001146:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001148:	4b08      	ldr	r3, [pc, #32]	@ (800116c <HAL_Init+0x40>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	4a07      	ldr	r2, [pc, #28]	@ (800116c <HAL_Init+0x40>)
 800114e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001152:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001154:	2003      	movs	r0, #3
 8001156:	f000 f92b 	bl	80013b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800115a:	2000      	movs	r0, #0
 800115c:	f000 f808 	bl	8001170 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001160:	f7ff fc2a 	bl	80009b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001164:	2300      	movs	r3, #0
}
 8001166:	4618      	mov	r0, r3
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	40023c00 	.word	0x40023c00

08001170 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001178:	4b12      	ldr	r3, [pc, #72]	@ (80011c4 <HAL_InitTick+0x54>)
 800117a:	681a      	ldr	r2, [r3, #0]
 800117c:	4b12      	ldr	r3, [pc, #72]	@ (80011c8 <HAL_InitTick+0x58>)
 800117e:	781b      	ldrb	r3, [r3, #0]
 8001180:	4619      	mov	r1, r3
 8001182:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001186:	fbb3 f3f1 	udiv	r3, r3, r1
 800118a:	fbb2 f3f3 	udiv	r3, r2, r3
 800118e:	4618      	mov	r0, r3
 8001190:	f000 f943 	bl	800141a <HAL_SYSTICK_Config>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d001      	beq.n	800119e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800119a:	2301      	movs	r3, #1
 800119c:	e00e      	b.n	80011bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	2b0f      	cmp	r3, #15
 80011a2:	d80a      	bhi.n	80011ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011a4:	2200      	movs	r2, #0
 80011a6:	6879      	ldr	r1, [r7, #4]
 80011a8:	f04f 30ff 	mov.w	r0, #4294967295
 80011ac:	f000 f90b 	bl	80013c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011b0:	4a06      	ldr	r2, [pc, #24]	@ (80011cc <HAL_InitTick+0x5c>)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011b6:	2300      	movs	r3, #0
 80011b8:	e000      	b.n	80011bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011ba:	2301      	movs	r3, #1
}
 80011bc:	4618      	mov	r0, r3
 80011be:	3708      	adds	r7, #8
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	20000000 	.word	0x20000000
 80011c8:	20000008 	.word	0x20000008
 80011cc:	20000004 	.word	0x20000004

080011d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011d4:	4b06      	ldr	r3, [pc, #24]	@ (80011f0 <HAL_IncTick+0x20>)
 80011d6:	781b      	ldrb	r3, [r3, #0]
 80011d8:	461a      	mov	r2, r3
 80011da:	4b06      	ldr	r3, [pc, #24]	@ (80011f4 <HAL_IncTick+0x24>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	4413      	add	r3, r2
 80011e0:	4a04      	ldr	r2, [pc, #16]	@ (80011f4 <HAL_IncTick+0x24>)
 80011e2:	6013      	str	r3, [r2, #0]
}
 80011e4:	bf00      	nop
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr
 80011ee:	bf00      	nop
 80011f0:	20000008 	.word	0x20000008
 80011f4:	20000134 	.word	0x20000134

080011f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
  return uwTick;
 80011fc:	4b03      	ldr	r3, [pc, #12]	@ (800120c <HAL_GetTick+0x14>)
 80011fe:	681b      	ldr	r3, [r3, #0]
}
 8001200:	4618      	mov	r0, r3
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr
 800120a:	bf00      	nop
 800120c:	20000134 	.word	0x20000134

08001210 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001210:	b480      	push	{r7}
 8001212:	b085      	sub	sp, #20
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	f003 0307 	and.w	r3, r3, #7
 800121e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001220:	4b0c      	ldr	r3, [pc, #48]	@ (8001254 <__NVIC_SetPriorityGrouping+0x44>)
 8001222:	68db      	ldr	r3, [r3, #12]
 8001224:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001226:	68ba      	ldr	r2, [r7, #8]
 8001228:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800122c:	4013      	ands	r3, r2
 800122e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001234:	68bb      	ldr	r3, [r7, #8]
 8001236:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001238:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800123c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001240:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001242:	4a04      	ldr	r2, [pc, #16]	@ (8001254 <__NVIC_SetPriorityGrouping+0x44>)
 8001244:	68bb      	ldr	r3, [r7, #8]
 8001246:	60d3      	str	r3, [r2, #12]
}
 8001248:	bf00      	nop
 800124a:	3714      	adds	r7, #20
 800124c:	46bd      	mov	sp, r7
 800124e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001252:	4770      	bx	lr
 8001254:	e000ed00 	.word	0xe000ed00

08001258 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001258:	b480      	push	{r7}
 800125a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800125c:	4b04      	ldr	r3, [pc, #16]	@ (8001270 <__NVIC_GetPriorityGrouping+0x18>)
 800125e:	68db      	ldr	r3, [r3, #12]
 8001260:	0a1b      	lsrs	r3, r3, #8
 8001262:	f003 0307 	and.w	r3, r3, #7
}
 8001266:	4618      	mov	r0, r3
 8001268:	46bd      	mov	sp, r7
 800126a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126e:	4770      	bx	lr
 8001270:	e000ed00 	.word	0xe000ed00

08001274 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001274:	b480      	push	{r7}
 8001276:	b083      	sub	sp, #12
 8001278:	af00      	add	r7, sp, #0
 800127a:	4603      	mov	r3, r0
 800127c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800127e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001282:	2b00      	cmp	r3, #0
 8001284:	db0b      	blt.n	800129e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001286:	79fb      	ldrb	r3, [r7, #7]
 8001288:	f003 021f 	and.w	r2, r3, #31
 800128c:	4907      	ldr	r1, [pc, #28]	@ (80012ac <__NVIC_EnableIRQ+0x38>)
 800128e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001292:	095b      	lsrs	r3, r3, #5
 8001294:	2001      	movs	r0, #1
 8001296:	fa00 f202 	lsl.w	r2, r0, r2
 800129a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800129e:	bf00      	nop
 80012a0:	370c      	adds	r7, #12
 80012a2:	46bd      	mov	sp, r7
 80012a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a8:	4770      	bx	lr
 80012aa:	bf00      	nop
 80012ac:	e000e100 	.word	0xe000e100

080012b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b083      	sub	sp, #12
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	4603      	mov	r3, r0
 80012b8:	6039      	str	r1, [r7, #0]
 80012ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	db0a      	blt.n	80012da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	b2da      	uxtb	r2, r3
 80012c8:	490c      	ldr	r1, [pc, #48]	@ (80012fc <__NVIC_SetPriority+0x4c>)
 80012ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ce:	0112      	lsls	r2, r2, #4
 80012d0:	b2d2      	uxtb	r2, r2
 80012d2:	440b      	add	r3, r1
 80012d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012d8:	e00a      	b.n	80012f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	b2da      	uxtb	r2, r3
 80012de:	4908      	ldr	r1, [pc, #32]	@ (8001300 <__NVIC_SetPriority+0x50>)
 80012e0:	79fb      	ldrb	r3, [r7, #7]
 80012e2:	f003 030f 	and.w	r3, r3, #15
 80012e6:	3b04      	subs	r3, #4
 80012e8:	0112      	lsls	r2, r2, #4
 80012ea:	b2d2      	uxtb	r2, r2
 80012ec:	440b      	add	r3, r1
 80012ee:	761a      	strb	r2, [r3, #24]
}
 80012f0:	bf00      	nop
 80012f2:	370c      	adds	r7, #12
 80012f4:	46bd      	mov	sp, r7
 80012f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fa:	4770      	bx	lr
 80012fc:	e000e100 	.word	0xe000e100
 8001300:	e000ed00 	.word	0xe000ed00

08001304 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001304:	b480      	push	{r7}
 8001306:	b089      	sub	sp, #36	@ 0x24
 8001308:	af00      	add	r7, sp, #0
 800130a:	60f8      	str	r0, [r7, #12]
 800130c:	60b9      	str	r1, [r7, #8]
 800130e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	f003 0307 	and.w	r3, r3, #7
 8001316:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001318:	69fb      	ldr	r3, [r7, #28]
 800131a:	f1c3 0307 	rsb	r3, r3, #7
 800131e:	2b04      	cmp	r3, #4
 8001320:	bf28      	it	cs
 8001322:	2304      	movcs	r3, #4
 8001324:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001326:	69fb      	ldr	r3, [r7, #28]
 8001328:	3304      	adds	r3, #4
 800132a:	2b06      	cmp	r3, #6
 800132c:	d902      	bls.n	8001334 <NVIC_EncodePriority+0x30>
 800132e:	69fb      	ldr	r3, [r7, #28]
 8001330:	3b03      	subs	r3, #3
 8001332:	e000      	b.n	8001336 <NVIC_EncodePriority+0x32>
 8001334:	2300      	movs	r3, #0
 8001336:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001338:	f04f 32ff 	mov.w	r2, #4294967295
 800133c:	69bb      	ldr	r3, [r7, #24]
 800133e:	fa02 f303 	lsl.w	r3, r2, r3
 8001342:	43da      	mvns	r2, r3
 8001344:	68bb      	ldr	r3, [r7, #8]
 8001346:	401a      	ands	r2, r3
 8001348:	697b      	ldr	r3, [r7, #20]
 800134a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800134c:	f04f 31ff 	mov.w	r1, #4294967295
 8001350:	697b      	ldr	r3, [r7, #20]
 8001352:	fa01 f303 	lsl.w	r3, r1, r3
 8001356:	43d9      	mvns	r1, r3
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800135c:	4313      	orrs	r3, r2
         );
}
 800135e:	4618      	mov	r0, r3
 8001360:	3724      	adds	r7, #36	@ 0x24
 8001362:	46bd      	mov	sp, r7
 8001364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001368:	4770      	bx	lr
	...

0800136c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b082      	sub	sp, #8
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	3b01      	subs	r3, #1
 8001378:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800137c:	d301      	bcc.n	8001382 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800137e:	2301      	movs	r3, #1
 8001380:	e00f      	b.n	80013a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001382:	4a0a      	ldr	r2, [pc, #40]	@ (80013ac <SysTick_Config+0x40>)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	3b01      	subs	r3, #1
 8001388:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800138a:	210f      	movs	r1, #15
 800138c:	f04f 30ff 	mov.w	r0, #4294967295
 8001390:	f7ff ff8e 	bl	80012b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001394:	4b05      	ldr	r3, [pc, #20]	@ (80013ac <SysTick_Config+0x40>)
 8001396:	2200      	movs	r2, #0
 8001398:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800139a:	4b04      	ldr	r3, [pc, #16]	@ (80013ac <SysTick_Config+0x40>)
 800139c:	2207      	movs	r2, #7
 800139e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013a0:	2300      	movs	r3, #0
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	3708      	adds	r7, #8
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	e000e010 	.word	0xe000e010

080013b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013b8:	6878      	ldr	r0, [r7, #4]
 80013ba:	f7ff ff29 	bl	8001210 <__NVIC_SetPriorityGrouping>
}
 80013be:	bf00      	nop
 80013c0:	3708      	adds	r7, #8
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}

080013c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013c6:	b580      	push	{r7, lr}
 80013c8:	b086      	sub	sp, #24
 80013ca:	af00      	add	r7, sp, #0
 80013cc:	4603      	mov	r3, r0
 80013ce:	60b9      	str	r1, [r7, #8]
 80013d0:	607a      	str	r2, [r7, #4]
 80013d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80013d4:	2300      	movs	r3, #0
 80013d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80013d8:	f7ff ff3e 	bl	8001258 <__NVIC_GetPriorityGrouping>
 80013dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013de:	687a      	ldr	r2, [r7, #4]
 80013e0:	68b9      	ldr	r1, [r7, #8]
 80013e2:	6978      	ldr	r0, [r7, #20]
 80013e4:	f7ff ff8e 	bl	8001304 <NVIC_EncodePriority>
 80013e8:	4602      	mov	r2, r0
 80013ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013ee:	4611      	mov	r1, r2
 80013f0:	4618      	mov	r0, r3
 80013f2:	f7ff ff5d 	bl	80012b0 <__NVIC_SetPriority>
}
 80013f6:	bf00      	nop
 80013f8:	3718      	adds	r7, #24
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}

080013fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013fe:	b580      	push	{r7, lr}
 8001400:	b082      	sub	sp, #8
 8001402:	af00      	add	r7, sp, #0
 8001404:	4603      	mov	r3, r0
 8001406:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001408:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800140c:	4618      	mov	r0, r3
 800140e:	f7ff ff31 	bl	8001274 <__NVIC_EnableIRQ>
}
 8001412:	bf00      	nop
 8001414:	3708      	adds	r7, #8
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}

0800141a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800141a:	b580      	push	{r7, lr}
 800141c:	b082      	sub	sp, #8
 800141e:	af00      	add	r7, sp, #0
 8001420:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001422:	6878      	ldr	r0, [r7, #4]
 8001424:	f7ff ffa2 	bl	800136c <SysTick_Config>
 8001428:	4603      	mov	r3, r0
}
 800142a:	4618      	mov	r0, r3
 800142c:	3708      	adds	r7, #8
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
	...

08001434 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001434:	b480      	push	{r7}
 8001436:	b089      	sub	sp, #36	@ 0x24
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
 800143c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800143e:	2300      	movs	r3, #0
 8001440:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001442:	2300      	movs	r3, #0
 8001444:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001446:	2300      	movs	r3, #0
 8001448:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800144a:	2300      	movs	r3, #0
 800144c:	61fb      	str	r3, [r7, #28]
 800144e:	e159      	b.n	8001704 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001450:	2201      	movs	r2, #1
 8001452:	69fb      	ldr	r3, [r7, #28]
 8001454:	fa02 f303 	lsl.w	r3, r2, r3
 8001458:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	697a      	ldr	r2, [r7, #20]
 8001460:	4013      	ands	r3, r2
 8001462:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001464:	693a      	ldr	r2, [r7, #16]
 8001466:	697b      	ldr	r3, [r7, #20]
 8001468:	429a      	cmp	r2, r3
 800146a:	f040 8148 	bne.w	80016fe <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	685b      	ldr	r3, [r3, #4]
 8001472:	f003 0303 	and.w	r3, r3, #3
 8001476:	2b01      	cmp	r3, #1
 8001478:	d005      	beq.n	8001486 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	685b      	ldr	r3, [r3, #4]
 800147e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001482:	2b02      	cmp	r3, #2
 8001484:	d130      	bne.n	80014e8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	689b      	ldr	r3, [r3, #8]
 800148a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800148c:	69fb      	ldr	r3, [r7, #28]
 800148e:	005b      	lsls	r3, r3, #1
 8001490:	2203      	movs	r2, #3
 8001492:	fa02 f303 	lsl.w	r3, r2, r3
 8001496:	43db      	mvns	r3, r3
 8001498:	69ba      	ldr	r2, [r7, #24]
 800149a:	4013      	ands	r3, r2
 800149c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	68da      	ldr	r2, [r3, #12]
 80014a2:	69fb      	ldr	r3, [r7, #28]
 80014a4:	005b      	lsls	r3, r3, #1
 80014a6:	fa02 f303 	lsl.w	r3, r2, r3
 80014aa:	69ba      	ldr	r2, [r7, #24]
 80014ac:	4313      	orrs	r3, r2
 80014ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	69ba      	ldr	r2, [r7, #24]
 80014b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	685b      	ldr	r3, [r3, #4]
 80014ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80014bc:	2201      	movs	r2, #1
 80014be:	69fb      	ldr	r3, [r7, #28]
 80014c0:	fa02 f303 	lsl.w	r3, r2, r3
 80014c4:	43db      	mvns	r3, r3
 80014c6:	69ba      	ldr	r2, [r7, #24]
 80014c8:	4013      	ands	r3, r2
 80014ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	091b      	lsrs	r3, r3, #4
 80014d2:	f003 0201 	and.w	r2, r3, #1
 80014d6:	69fb      	ldr	r3, [r7, #28]
 80014d8:	fa02 f303 	lsl.w	r3, r2, r3
 80014dc:	69ba      	ldr	r2, [r7, #24]
 80014de:	4313      	orrs	r3, r2
 80014e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	69ba      	ldr	r2, [r7, #24]
 80014e6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	685b      	ldr	r3, [r3, #4]
 80014ec:	f003 0303 	and.w	r3, r3, #3
 80014f0:	2b03      	cmp	r3, #3
 80014f2:	d017      	beq.n	8001524 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	68db      	ldr	r3, [r3, #12]
 80014f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80014fa:	69fb      	ldr	r3, [r7, #28]
 80014fc:	005b      	lsls	r3, r3, #1
 80014fe:	2203      	movs	r2, #3
 8001500:	fa02 f303 	lsl.w	r3, r2, r3
 8001504:	43db      	mvns	r3, r3
 8001506:	69ba      	ldr	r2, [r7, #24]
 8001508:	4013      	ands	r3, r2
 800150a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	689a      	ldr	r2, [r3, #8]
 8001510:	69fb      	ldr	r3, [r7, #28]
 8001512:	005b      	lsls	r3, r3, #1
 8001514:	fa02 f303 	lsl.w	r3, r2, r3
 8001518:	69ba      	ldr	r2, [r7, #24]
 800151a:	4313      	orrs	r3, r2
 800151c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	69ba      	ldr	r2, [r7, #24]
 8001522:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	685b      	ldr	r3, [r3, #4]
 8001528:	f003 0303 	and.w	r3, r3, #3
 800152c:	2b02      	cmp	r3, #2
 800152e:	d123      	bne.n	8001578 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001530:	69fb      	ldr	r3, [r7, #28]
 8001532:	08da      	lsrs	r2, r3, #3
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	3208      	adds	r2, #8
 8001538:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800153c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800153e:	69fb      	ldr	r3, [r7, #28]
 8001540:	f003 0307 	and.w	r3, r3, #7
 8001544:	009b      	lsls	r3, r3, #2
 8001546:	220f      	movs	r2, #15
 8001548:	fa02 f303 	lsl.w	r3, r2, r3
 800154c:	43db      	mvns	r3, r3
 800154e:	69ba      	ldr	r2, [r7, #24]
 8001550:	4013      	ands	r3, r2
 8001552:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	691a      	ldr	r2, [r3, #16]
 8001558:	69fb      	ldr	r3, [r7, #28]
 800155a:	f003 0307 	and.w	r3, r3, #7
 800155e:	009b      	lsls	r3, r3, #2
 8001560:	fa02 f303 	lsl.w	r3, r2, r3
 8001564:	69ba      	ldr	r2, [r7, #24]
 8001566:	4313      	orrs	r3, r2
 8001568:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800156a:	69fb      	ldr	r3, [r7, #28]
 800156c:	08da      	lsrs	r2, r3, #3
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	3208      	adds	r2, #8
 8001572:	69b9      	ldr	r1, [r7, #24]
 8001574:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800157e:	69fb      	ldr	r3, [r7, #28]
 8001580:	005b      	lsls	r3, r3, #1
 8001582:	2203      	movs	r2, #3
 8001584:	fa02 f303 	lsl.w	r3, r2, r3
 8001588:	43db      	mvns	r3, r3
 800158a:	69ba      	ldr	r2, [r7, #24]
 800158c:	4013      	ands	r3, r2
 800158e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	f003 0203 	and.w	r2, r3, #3
 8001598:	69fb      	ldr	r3, [r7, #28]
 800159a:	005b      	lsls	r3, r3, #1
 800159c:	fa02 f303 	lsl.w	r3, r2, r3
 80015a0:	69ba      	ldr	r2, [r7, #24]
 80015a2:	4313      	orrs	r3, r2
 80015a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	69ba      	ldr	r2, [r7, #24]
 80015aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	f000 80a2 	beq.w	80016fe <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015ba:	2300      	movs	r3, #0
 80015bc:	60fb      	str	r3, [r7, #12]
 80015be:	4b57      	ldr	r3, [pc, #348]	@ (800171c <HAL_GPIO_Init+0x2e8>)
 80015c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015c2:	4a56      	ldr	r2, [pc, #344]	@ (800171c <HAL_GPIO_Init+0x2e8>)
 80015c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80015ca:	4b54      	ldr	r3, [pc, #336]	@ (800171c <HAL_GPIO_Init+0x2e8>)
 80015cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015d2:	60fb      	str	r3, [r7, #12]
 80015d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80015d6:	4a52      	ldr	r2, [pc, #328]	@ (8001720 <HAL_GPIO_Init+0x2ec>)
 80015d8:	69fb      	ldr	r3, [r7, #28]
 80015da:	089b      	lsrs	r3, r3, #2
 80015dc:	3302      	adds	r3, #2
 80015de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80015e4:	69fb      	ldr	r3, [r7, #28]
 80015e6:	f003 0303 	and.w	r3, r3, #3
 80015ea:	009b      	lsls	r3, r3, #2
 80015ec:	220f      	movs	r2, #15
 80015ee:	fa02 f303 	lsl.w	r3, r2, r3
 80015f2:	43db      	mvns	r3, r3
 80015f4:	69ba      	ldr	r2, [r7, #24]
 80015f6:	4013      	ands	r3, r2
 80015f8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	4a49      	ldr	r2, [pc, #292]	@ (8001724 <HAL_GPIO_Init+0x2f0>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	d019      	beq.n	8001636 <HAL_GPIO_Init+0x202>
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4a48      	ldr	r2, [pc, #288]	@ (8001728 <HAL_GPIO_Init+0x2f4>)
 8001606:	4293      	cmp	r3, r2
 8001608:	d013      	beq.n	8001632 <HAL_GPIO_Init+0x1fe>
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	4a47      	ldr	r2, [pc, #284]	@ (800172c <HAL_GPIO_Init+0x2f8>)
 800160e:	4293      	cmp	r3, r2
 8001610:	d00d      	beq.n	800162e <HAL_GPIO_Init+0x1fa>
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	4a46      	ldr	r2, [pc, #280]	@ (8001730 <HAL_GPIO_Init+0x2fc>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d007      	beq.n	800162a <HAL_GPIO_Init+0x1f6>
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	4a45      	ldr	r2, [pc, #276]	@ (8001734 <HAL_GPIO_Init+0x300>)
 800161e:	4293      	cmp	r3, r2
 8001620:	d101      	bne.n	8001626 <HAL_GPIO_Init+0x1f2>
 8001622:	2304      	movs	r3, #4
 8001624:	e008      	b.n	8001638 <HAL_GPIO_Init+0x204>
 8001626:	2307      	movs	r3, #7
 8001628:	e006      	b.n	8001638 <HAL_GPIO_Init+0x204>
 800162a:	2303      	movs	r3, #3
 800162c:	e004      	b.n	8001638 <HAL_GPIO_Init+0x204>
 800162e:	2302      	movs	r3, #2
 8001630:	e002      	b.n	8001638 <HAL_GPIO_Init+0x204>
 8001632:	2301      	movs	r3, #1
 8001634:	e000      	b.n	8001638 <HAL_GPIO_Init+0x204>
 8001636:	2300      	movs	r3, #0
 8001638:	69fa      	ldr	r2, [r7, #28]
 800163a:	f002 0203 	and.w	r2, r2, #3
 800163e:	0092      	lsls	r2, r2, #2
 8001640:	4093      	lsls	r3, r2
 8001642:	69ba      	ldr	r2, [r7, #24]
 8001644:	4313      	orrs	r3, r2
 8001646:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001648:	4935      	ldr	r1, [pc, #212]	@ (8001720 <HAL_GPIO_Init+0x2ec>)
 800164a:	69fb      	ldr	r3, [r7, #28]
 800164c:	089b      	lsrs	r3, r3, #2
 800164e:	3302      	adds	r3, #2
 8001650:	69ba      	ldr	r2, [r7, #24]
 8001652:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001656:	4b38      	ldr	r3, [pc, #224]	@ (8001738 <HAL_GPIO_Init+0x304>)
 8001658:	689b      	ldr	r3, [r3, #8]
 800165a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800165c:	693b      	ldr	r3, [r7, #16]
 800165e:	43db      	mvns	r3, r3
 8001660:	69ba      	ldr	r2, [r7, #24]
 8001662:	4013      	ands	r3, r2
 8001664:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800166e:	2b00      	cmp	r3, #0
 8001670:	d003      	beq.n	800167a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001672:	69ba      	ldr	r2, [r7, #24]
 8001674:	693b      	ldr	r3, [r7, #16]
 8001676:	4313      	orrs	r3, r2
 8001678:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800167a:	4a2f      	ldr	r2, [pc, #188]	@ (8001738 <HAL_GPIO_Init+0x304>)
 800167c:	69bb      	ldr	r3, [r7, #24]
 800167e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001680:	4b2d      	ldr	r3, [pc, #180]	@ (8001738 <HAL_GPIO_Init+0x304>)
 8001682:	68db      	ldr	r3, [r3, #12]
 8001684:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001686:	693b      	ldr	r3, [r7, #16]
 8001688:	43db      	mvns	r3, r3
 800168a:	69ba      	ldr	r2, [r7, #24]
 800168c:	4013      	ands	r3, r2
 800168e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001698:	2b00      	cmp	r3, #0
 800169a:	d003      	beq.n	80016a4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800169c:	69ba      	ldr	r2, [r7, #24]
 800169e:	693b      	ldr	r3, [r7, #16]
 80016a0:	4313      	orrs	r3, r2
 80016a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80016a4:	4a24      	ldr	r2, [pc, #144]	@ (8001738 <HAL_GPIO_Init+0x304>)
 80016a6:	69bb      	ldr	r3, [r7, #24]
 80016a8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80016aa:	4b23      	ldr	r3, [pc, #140]	@ (8001738 <HAL_GPIO_Init+0x304>)
 80016ac:	685b      	ldr	r3, [r3, #4]
 80016ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016b0:	693b      	ldr	r3, [r7, #16]
 80016b2:	43db      	mvns	r3, r3
 80016b4:	69ba      	ldr	r2, [r7, #24]
 80016b6:	4013      	ands	r3, r2
 80016b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d003      	beq.n	80016ce <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80016c6:	69ba      	ldr	r2, [r7, #24]
 80016c8:	693b      	ldr	r3, [r7, #16]
 80016ca:	4313      	orrs	r3, r2
 80016cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80016ce:	4a1a      	ldr	r2, [pc, #104]	@ (8001738 <HAL_GPIO_Init+0x304>)
 80016d0:	69bb      	ldr	r3, [r7, #24]
 80016d2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80016d4:	4b18      	ldr	r3, [pc, #96]	@ (8001738 <HAL_GPIO_Init+0x304>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016da:	693b      	ldr	r3, [r7, #16]
 80016dc:	43db      	mvns	r3, r3
 80016de:	69ba      	ldr	r2, [r7, #24]
 80016e0:	4013      	ands	r3, r2
 80016e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d003      	beq.n	80016f8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80016f0:	69ba      	ldr	r2, [r7, #24]
 80016f2:	693b      	ldr	r3, [r7, #16]
 80016f4:	4313      	orrs	r3, r2
 80016f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80016f8:	4a0f      	ldr	r2, [pc, #60]	@ (8001738 <HAL_GPIO_Init+0x304>)
 80016fa:	69bb      	ldr	r3, [r7, #24]
 80016fc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80016fe:	69fb      	ldr	r3, [r7, #28]
 8001700:	3301      	adds	r3, #1
 8001702:	61fb      	str	r3, [r7, #28]
 8001704:	69fb      	ldr	r3, [r7, #28]
 8001706:	2b0f      	cmp	r3, #15
 8001708:	f67f aea2 	bls.w	8001450 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800170c:	bf00      	nop
 800170e:	bf00      	nop
 8001710:	3724      	adds	r7, #36	@ 0x24
 8001712:	46bd      	mov	sp, r7
 8001714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001718:	4770      	bx	lr
 800171a:	bf00      	nop
 800171c:	40023800 	.word	0x40023800
 8001720:	40013800 	.word	0x40013800
 8001724:	40020000 	.word	0x40020000
 8001728:	40020400 	.word	0x40020400
 800172c:	40020800 	.word	0x40020800
 8001730:	40020c00 	.word	0x40020c00
 8001734:	40021000 	.word	0x40021000
 8001738:	40013c00 	.word	0x40013c00

0800173c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800173c:	b480      	push	{r7}
 800173e:	b085      	sub	sp, #20
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
 8001744:	460b      	mov	r3, r1
 8001746:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	691a      	ldr	r2, [r3, #16]
 800174c:	887b      	ldrh	r3, [r7, #2]
 800174e:	4013      	ands	r3, r2
 8001750:	2b00      	cmp	r3, #0
 8001752:	d002      	beq.n	800175a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001754:	2301      	movs	r3, #1
 8001756:	73fb      	strb	r3, [r7, #15]
 8001758:	e001      	b.n	800175e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800175a:	2300      	movs	r3, #0
 800175c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800175e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001760:	4618      	mov	r0, r3
 8001762:	3714      	adds	r7, #20
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr

0800176c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800176c:	b480      	push	{r7}
 800176e:	b083      	sub	sp, #12
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
 8001774:	460b      	mov	r3, r1
 8001776:	807b      	strh	r3, [r7, #2]
 8001778:	4613      	mov	r3, r2
 800177a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800177c:	787b      	ldrb	r3, [r7, #1]
 800177e:	2b00      	cmp	r3, #0
 8001780:	d003      	beq.n	800178a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001782:	887a      	ldrh	r2, [r7, #2]
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001788:	e003      	b.n	8001792 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800178a:	887b      	ldrh	r3, [r7, #2]
 800178c:	041a      	lsls	r2, r3, #16
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	619a      	str	r2, [r3, #24]
}
 8001792:	bf00      	nop
 8001794:	370c      	adds	r7, #12
 8001796:	46bd      	mov	sp, r7
 8001798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179c:	4770      	bx	lr
	...

080017a0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b086      	sub	sp, #24
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d101      	bne.n	80017b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017ae:	2301      	movs	r3, #1
 80017b0:	e267      	b.n	8001c82 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f003 0301 	and.w	r3, r3, #1
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d075      	beq.n	80018aa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80017be:	4b88      	ldr	r3, [pc, #544]	@ (80019e0 <HAL_RCC_OscConfig+0x240>)
 80017c0:	689b      	ldr	r3, [r3, #8]
 80017c2:	f003 030c 	and.w	r3, r3, #12
 80017c6:	2b04      	cmp	r3, #4
 80017c8:	d00c      	beq.n	80017e4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80017ca:	4b85      	ldr	r3, [pc, #532]	@ (80019e0 <HAL_RCC_OscConfig+0x240>)
 80017cc:	689b      	ldr	r3, [r3, #8]
 80017ce:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80017d2:	2b08      	cmp	r3, #8
 80017d4:	d112      	bne.n	80017fc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80017d6:	4b82      	ldr	r3, [pc, #520]	@ (80019e0 <HAL_RCC_OscConfig+0x240>)
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80017de:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80017e2:	d10b      	bne.n	80017fc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017e4:	4b7e      	ldr	r3, [pc, #504]	@ (80019e0 <HAL_RCC_OscConfig+0x240>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d05b      	beq.n	80018a8 <HAL_RCC_OscConfig+0x108>
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d157      	bne.n	80018a8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80017f8:	2301      	movs	r3, #1
 80017fa:	e242      	b.n	8001c82 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001804:	d106      	bne.n	8001814 <HAL_RCC_OscConfig+0x74>
 8001806:	4b76      	ldr	r3, [pc, #472]	@ (80019e0 <HAL_RCC_OscConfig+0x240>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4a75      	ldr	r2, [pc, #468]	@ (80019e0 <HAL_RCC_OscConfig+0x240>)
 800180c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001810:	6013      	str	r3, [r2, #0]
 8001812:	e01d      	b.n	8001850 <HAL_RCC_OscConfig+0xb0>
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800181c:	d10c      	bne.n	8001838 <HAL_RCC_OscConfig+0x98>
 800181e:	4b70      	ldr	r3, [pc, #448]	@ (80019e0 <HAL_RCC_OscConfig+0x240>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4a6f      	ldr	r2, [pc, #444]	@ (80019e0 <HAL_RCC_OscConfig+0x240>)
 8001824:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001828:	6013      	str	r3, [r2, #0]
 800182a:	4b6d      	ldr	r3, [pc, #436]	@ (80019e0 <HAL_RCC_OscConfig+0x240>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	4a6c      	ldr	r2, [pc, #432]	@ (80019e0 <HAL_RCC_OscConfig+0x240>)
 8001830:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001834:	6013      	str	r3, [r2, #0]
 8001836:	e00b      	b.n	8001850 <HAL_RCC_OscConfig+0xb0>
 8001838:	4b69      	ldr	r3, [pc, #420]	@ (80019e0 <HAL_RCC_OscConfig+0x240>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4a68      	ldr	r2, [pc, #416]	@ (80019e0 <HAL_RCC_OscConfig+0x240>)
 800183e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001842:	6013      	str	r3, [r2, #0]
 8001844:	4b66      	ldr	r3, [pc, #408]	@ (80019e0 <HAL_RCC_OscConfig+0x240>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	4a65      	ldr	r2, [pc, #404]	@ (80019e0 <HAL_RCC_OscConfig+0x240>)
 800184a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800184e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d013      	beq.n	8001880 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001858:	f7ff fcce 	bl	80011f8 <HAL_GetTick>
 800185c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800185e:	e008      	b.n	8001872 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001860:	f7ff fcca 	bl	80011f8 <HAL_GetTick>
 8001864:	4602      	mov	r2, r0
 8001866:	693b      	ldr	r3, [r7, #16]
 8001868:	1ad3      	subs	r3, r2, r3
 800186a:	2b64      	cmp	r3, #100	@ 0x64
 800186c:	d901      	bls.n	8001872 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800186e:	2303      	movs	r3, #3
 8001870:	e207      	b.n	8001c82 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001872:	4b5b      	ldr	r3, [pc, #364]	@ (80019e0 <HAL_RCC_OscConfig+0x240>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800187a:	2b00      	cmp	r3, #0
 800187c:	d0f0      	beq.n	8001860 <HAL_RCC_OscConfig+0xc0>
 800187e:	e014      	b.n	80018aa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001880:	f7ff fcba 	bl	80011f8 <HAL_GetTick>
 8001884:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001886:	e008      	b.n	800189a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001888:	f7ff fcb6 	bl	80011f8 <HAL_GetTick>
 800188c:	4602      	mov	r2, r0
 800188e:	693b      	ldr	r3, [r7, #16]
 8001890:	1ad3      	subs	r3, r2, r3
 8001892:	2b64      	cmp	r3, #100	@ 0x64
 8001894:	d901      	bls.n	800189a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001896:	2303      	movs	r3, #3
 8001898:	e1f3      	b.n	8001c82 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800189a:	4b51      	ldr	r3, [pc, #324]	@ (80019e0 <HAL_RCC_OscConfig+0x240>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d1f0      	bne.n	8001888 <HAL_RCC_OscConfig+0xe8>
 80018a6:	e000      	b.n	80018aa <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f003 0302 	and.w	r3, r3, #2
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d063      	beq.n	800197e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80018b6:	4b4a      	ldr	r3, [pc, #296]	@ (80019e0 <HAL_RCC_OscConfig+0x240>)
 80018b8:	689b      	ldr	r3, [r3, #8]
 80018ba:	f003 030c 	and.w	r3, r3, #12
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d00b      	beq.n	80018da <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80018c2:	4b47      	ldr	r3, [pc, #284]	@ (80019e0 <HAL_RCC_OscConfig+0x240>)
 80018c4:	689b      	ldr	r3, [r3, #8]
 80018c6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80018ca:	2b08      	cmp	r3, #8
 80018cc:	d11c      	bne.n	8001908 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80018ce:	4b44      	ldr	r3, [pc, #272]	@ (80019e0 <HAL_RCC_OscConfig+0x240>)
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d116      	bne.n	8001908 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018da:	4b41      	ldr	r3, [pc, #260]	@ (80019e0 <HAL_RCC_OscConfig+0x240>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f003 0302 	and.w	r3, r3, #2
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d005      	beq.n	80018f2 <HAL_RCC_OscConfig+0x152>
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	68db      	ldr	r3, [r3, #12]
 80018ea:	2b01      	cmp	r3, #1
 80018ec:	d001      	beq.n	80018f2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80018ee:	2301      	movs	r3, #1
 80018f0:	e1c7      	b.n	8001c82 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018f2:	4b3b      	ldr	r3, [pc, #236]	@ (80019e0 <HAL_RCC_OscConfig+0x240>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	691b      	ldr	r3, [r3, #16]
 80018fe:	00db      	lsls	r3, r3, #3
 8001900:	4937      	ldr	r1, [pc, #220]	@ (80019e0 <HAL_RCC_OscConfig+0x240>)
 8001902:	4313      	orrs	r3, r2
 8001904:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001906:	e03a      	b.n	800197e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	68db      	ldr	r3, [r3, #12]
 800190c:	2b00      	cmp	r3, #0
 800190e:	d020      	beq.n	8001952 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001910:	4b34      	ldr	r3, [pc, #208]	@ (80019e4 <HAL_RCC_OscConfig+0x244>)
 8001912:	2201      	movs	r2, #1
 8001914:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001916:	f7ff fc6f 	bl	80011f8 <HAL_GetTick>
 800191a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800191c:	e008      	b.n	8001930 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800191e:	f7ff fc6b 	bl	80011f8 <HAL_GetTick>
 8001922:	4602      	mov	r2, r0
 8001924:	693b      	ldr	r3, [r7, #16]
 8001926:	1ad3      	subs	r3, r2, r3
 8001928:	2b02      	cmp	r3, #2
 800192a:	d901      	bls.n	8001930 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800192c:	2303      	movs	r3, #3
 800192e:	e1a8      	b.n	8001c82 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001930:	4b2b      	ldr	r3, [pc, #172]	@ (80019e0 <HAL_RCC_OscConfig+0x240>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f003 0302 	and.w	r3, r3, #2
 8001938:	2b00      	cmp	r3, #0
 800193a:	d0f0      	beq.n	800191e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800193c:	4b28      	ldr	r3, [pc, #160]	@ (80019e0 <HAL_RCC_OscConfig+0x240>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	691b      	ldr	r3, [r3, #16]
 8001948:	00db      	lsls	r3, r3, #3
 800194a:	4925      	ldr	r1, [pc, #148]	@ (80019e0 <HAL_RCC_OscConfig+0x240>)
 800194c:	4313      	orrs	r3, r2
 800194e:	600b      	str	r3, [r1, #0]
 8001950:	e015      	b.n	800197e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001952:	4b24      	ldr	r3, [pc, #144]	@ (80019e4 <HAL_RCC_OscConfig+0x244>)
 8001954:	2200      	movs	r2, #0
 8001956:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001958:	f7ff fc4e 	bl	80011f8 <HAL_GetTick>
 800195c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800195e:	e008      	b.n	8001972 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001960:	f7ff fc4a 	bl	80011f8 <HAL_GetTick>
 8001964:	4602      	mov	r2, r0
 8001966:	693b      	ldr	r3, [r7, #16]
 8001968:	1ad3      	subs	r3, r2, r3
 800196a:	2b02      	cmp	r3, #2
 800196c:	d901      	bls.n	8001972 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800196e:	2303      	movs	r3, #3
 8001970:	e187      	b.n	8001c82 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001972:	4b1b      	ldr	r3, [pc, #108]	@ (80019e0 <HAL_RCC_OscConfig+0x240>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f003 0302 	and.w	r3, r3, #2
 800197a:	2b00      	cmp	r3, #0
 800197c:	d1f0      	bne.n	8001960 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f003 0308 	and.w	r3, r3, #8
 8001986:	2b00      	cmp	r3, #0
 8001988:	d036      	beq.n	80019f8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	695b      	ldr	r3, [r3, #20]
 800198e:	2b00      	cmp	r3, #0
 8001990:	d016      	beq.n	80019c0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001992:	4b15      	ldr	r3, [pc, #84]	@ (80019e8 <HAL_RCC_OscConfig+0x248>)
 8001994:	2201      	movs	r2, #1
 8001996:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001998:	f7ff fc2e 	bl	80011f8 <HAL_GetTick>
 800199c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800199e:	e008      	b.n	80019b2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019a0:	f7ff fc2a 	bl	80011f8 <HAL_GetTick>
 80019a4:	4602      	mov	r2, r0
 80019a6:	693b      	ldr	r3, [r7, #16]
 80019a8:	1ad3      	subs	r3, r2, r3
 80019aa:	2b02      	cmp	r3, #2
 80019ac:	d901      	bls.n	80019b2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80019ae:	2303      	movs	r3, #3
 80019b0:	e167      	b.n	8001c82 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019b2:	4b0b      	ldr	r3, [pc, #44]	@ (80019e0 <HAL_RCC_OscConfig+0x240>)
 80019b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80019b6:	f003 0302 	and.w	r3, r3, #2
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d0f0      	beq.n	80019a0 <HAL_RCC_OscConfig+0x200>
 80019be:	e01b      	b.n	80019f8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80019c0:	4b09      	ldr	r3, [pc, #36]	@ (80019e8 <HAL_RCC_OscConfig+0x248>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019c6:	f7ff fc17 	bl	80011f8 <HAL_GetTick>
 80019ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019cc:	e00e      	b.n	80019ec <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019ce:	f7ff fc13 	bl	80011f8 <HAL_GetTick>
 80019d2:	4602      	mov	r2, r0
 80019d4:	693b      	ldr	r3, [r7, #16]
 80019d6:	1ad3      	subs	r3, r2, r3
 80019d8:	2b02      	cmp	r3, #2
 80019da:	d907      	bls.n	80019ec <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80019dc:	2303      	movs	r3, #3
 80019de:	e150      	b.n	8001c82 <HAL_RCC_OscConfig+0x4e2>
 80019e0:	40023800 	.word	0x40023800
 80019e4:	42470000 	.word	0x42470000
 80019e8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019ec:	4b88      	ldr	r3, [pc, #544]	@ (8001c10 <HAL_RCC_OscConfig+0x470>)
 80019ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80019f0:	f003 0302 	and.w	r3, r3, #2
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d1ea      	bne.n	80019ce <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f003 0304 	and.w	r3, r3, #4
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	f000 8097 	beq.w	8001b34 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a06:	2300      	movs	r3, #0
 8001a08:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a0a:	4b81      	ldr	r3, [pc, #516]	@ (8001c10 <HAL_RCC_OscConfig+0x470>)
 8001a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d10f      	bne.n	8001a36 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a16:	2300      	movs	r3, #0
 8001a18:	60bb      	str	r3, [r7, #8]
 8001a1a:	4b7d      	ldr	r3, [pc, #500]	@ (8001c10 <HAL_RCC_OscConfig+0x470>)
 8001a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a1e:	4a7c      	ldr	r2, [pc, #496]	@ (8001c10 <HAL_RCC_OscConfig+0x470>)
 8001a20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a24:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a26:	4b7a      	ldr	r3, [pc, #488]	@ (8001c10 <HAL_RCC_OscConfig+0x470>)
 8001a28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a2e:	60bb      	str	r3, [r7, #8]
 8001a30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a32:	2301      	movs	r3, #1
 8001a34:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a36:	4b77      	ldr	r3, [pc, #476]	@ (8001c14 <HAL_RCC_OscConfig+0x474>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d118      	bne.n	8001a74 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a42:	4b74      	ldr	r3, [pc, #464]	@ (8001c14 <HAL_RCC_OscConfig+0x474>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4a73      	ldr	r2, [pc, #460]	@ (8001c14 <HAL_RCC_OscConfig+0x474>)
 8001a48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a4e:	f7ff fbd3 	bl	80011f8 <HAL_GetTick>
 8001a52:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a54:	e008      	b.n	8001a68 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a56:	f7ff fbcf 	bl	80011f8 <HAL_GetTick>
 8001a5a:	4602      	mov	r2, r0
 8001a5c:	693b      	ldr	r3, [r7, #16]
 8001a5e:	1ad3      	subs	r3, r2, r3
 8001a60:	2b02      	cmp	r3, #2
 8001a62:	d901      	bls.n	8001a68 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001a64:	2303      	movs	r3, #3
 8001a66:	e10c      	b.n	8001c82 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a68:	4b6a      	ldr	r3, [pc, #424]	@ (8001c14 <HAL_RCC_OscConfig+0x474>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d0f0      	beq.n	8001a56 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	689b      	ldr	r3, [r3, #8]
 8001a78:	2b01      	cmp	r3, #1
 8001a7a:	d106      	bne.n	8001a8a <HAL_RCC_OscConfig+0x2ea>
 8001a7c:	4b64      	ldr	r3, [pc, #400]	@ (8001c10 <HAL_RCC_OscConfig+0x470>)
 8001a7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a80:	4a63      	ldr	r2, [pc, #396]	@ (8001c10 <HAL_RCC_OscConfig+0x470>)
 8001a82:	f043 0301 	orr.w	r3, r3, #1
 8001a86:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a88:	e01c      	b.n	8001ac4 <HAL_RCC_OscConfig+0x324>
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	689b      	ldr	r3, [r3, #8]
 8001a8e:	2b05      	cmp	r3, #5
 8001a90:	d10c      	bne.n	8001aac <HAL_RCC_OscConfig+0x30c>
 8001a92:	4b5f      	ldr	r3, [pc, #380]	@ (8001c10 <HAL_RCC_OscConfig+0x470>)
 8001a94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a96:	4a5e      	ldr	r2, [pc, #376]	@ (8001c10 <HAL_RCC_OscConfig+0x470>)
 8001a98:	f043 0304 	orr.w	r3, r3, #4
 8001a9c:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a9e:	4b5c      	ldr	r3, [pc, #368]	@ (8001c10 <HAL_RCC_OscConfig+0x470>)
 8001aa0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001aa2:	4a5b      	ldr	r2, [pc, #364]	@ (8001c10 <HAL_RCC_OscConfig+0x470>)
 8001aa4:	f043 0301 	orr.w	r3, r3, #1
 8001aa8:	6713      	str	r3, [r2, #112]	@ 0x70
 8001aaa:	e00b      	b.n	8001ac4 <HAL_RCC_OscConfig+0x324>
 8001aac:	4b58      	ldr	r3, [pc, #352]	@ (8001c10 <HAL_RCC_OscConfig+0x470>)
 8001aae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ab0:	4a57      	ldr	r2, [pc, #348]	@ (8001c10 <HAL_RCC_OscConfig+0x470>)
 8001ab2:	f023 0301 	bic.w	r3, r3, #1
 8001ab6:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ab8:	4b55      	ldr	r3, [pc, #340]	@ (8001c10 <HAL_RCC_OscConfig+0x470>)
 8001aba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001abc:	4a54      	ldr	r2, [pc, #336]	@ (8001c10 <HAL_RCC_OscConfig+0x470>)
 8001abe:	f023 0304 	bic.w	r3, r3, #4
 8001ac2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	689b      	ldr	r3, [r3, #8]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d015      	beq.n	8001af8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001acc:	f7ff fb94 	bl	80011f8 <HAL_GetTick>
 8001ad0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ad2:	e00a      	b.n	8001aea <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ad4:	f7ff fb90 	bl	80011f8 <HAL_GetTick>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	693b      	ldr	r3, [r7, #16]
 8001adc:	1ad3      	subs	r3, r2, r3
 8001ade:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d901      	bls.n	8001aea <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001ae6:	2303      	movs	r3, #3
 8001ae8:	e0cb      	b.n	8001c82 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001aea:	4b49      	ldr	r3, [pc, #292]	@ (8001c10 <HAL_RCC_OscConfig+0x470>)
 8001aec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001aee:	f003 0302 	and.w	r3, r3, #2
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d0ee      	beq.n	8001ad4 <HAL_RCC_OscConfig+0x334>
 8001af6:	e014      	b.n	8001b22 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001af8:	f7ff fb7e 	bl	80011f8 <HAL_GetTick>
 8001afc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001afe:	e00a      	b.n	8001b16 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b00:	f7ff fb7a 	bl	80011f8 <HAL_GetTick>
 8001b04:	4602      	mov	r2, r0
 8001b06:	693b      	ldr	r3, [r7, #16]
 8001b08:	1ad3      	subs	r3, r2, r3
 8001b0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d901      	bls.n	8001b16 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001b12:	2303      	movs	r3, #3
 8001b14:	e0b5      	b.n	8001c82 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b16:	4b3e      	ldr	r3, [pc, #248]	@ (8001c10 <HAL_RCC_OscConfig+0x470>)
 8001b18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b1a:	f003 0302 	and.w	r3, r3, #2
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d1ee      	bne.n	8001b00 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001b22:	7dfb      	ldrb	r3, [r7, #23]
 8001b24:	2b01      	cmp	r3, #1
 8001b26:	d105      	bne.n	8001b34 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b28:	4b39      	ldr	r3, [pc, #228]	@ (8001c10 <HAL_RCC_OscConfig+0x470>)
 8001b2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b2c:	4a38      	ldr	r2, [pc, #224]	@ (8001c10 <HAL_RCC_OscConfig+0x470>)
 8001b2e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001b32:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	699b      	ldr	r3, [r3, #24]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	f000 80a1 	beq.w	8001c80 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001b3e:	4b34      	ldr	r3, [pc, #208]	@ (8001c10 <HAL_RCC_OscConfig+0x470>)
 8001b40:	689b      	ldr	r3, [r3, #8]
 8001b42:	f003 030c 	and.w	r3, r3, #12
 8001b46:	2b08      	cmp	r3, #8
 8001b48:	d05c      	beq.n	8001c04 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	699b      	ldr	r3, [r3, #24]
 8001b4e:	2b02      	cmp	r3, #2
 8001b50:	d141      	bne.n	8001bd6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b52:	4b31      	ldr	r3, [pc, #196]	@ (8001c18 <HAL_RCC_OscConfig+0x478>)
 8001b54:	2200      	movs	r2, #0
 8001b56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b58:	f7ff fb4e 	bl	80011f8 <HAL_GetTick>
 8001b5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b5e:	e008      	b.n	8001b72 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b60:	f7ff fb4a 	bl	80011f8 <HAL_GetTick>
 8001b64:	4602      	mov	r2, r0
 8001b66:	693b      	ldr	r3, [r7, #16]
 8001b68:	1ad3      	subs	r3, r2, r3
 8001b6a:	2b02      	cmp	r3, #2
 8001b6c:	d901      	bls.n	8001b72 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001b6e:	2303      	movs	r3, #3
 8001b70:	e087      	b.n	8001c82 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b72:	4b27      	ldr	r3, [pc, #156]	@ (8001c10 <HAL_RCC_OscConfig+0x470>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d1f0      	bne.n	8001b60 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	69da      	ldr	r2, [r3, #28]
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6a1b      	ldr	r3, [r3, #32]
 8001b86:	431a      	orrs	r2, r3
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b8c:	019b      	lsls	r3, r3, #6
 8001b8e:	431a      	orrs	r2, r3
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b94:	085b      	lsrs	r3, r3, #1
 8001b96:	3b01      	subs	r3, #1
 8001b98:	041b      	lsls	r3, r3, #16
 8001b9a:	431a      	orrs	r2, r3
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ba0:	061b      	lsls	r3, r3, #24
 8001ba2:	491b      	ldr	r1, [pc, #108]	@ (8001c10 <HAL_RCC_OscConfig+0x470>)
 8001ba4:	4313      	orrs	r3, r2
 8001ba6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ba8:	4b1b      	ldr	r3, [pc, #108]	@ (8001c18 <HAL_RCC_OscConfig+0x478>)
 8001baa:	2201      	movs	r2, #1
 8001bac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bae:	f7ff fb23 	bl	80011f8 <HAL_GetTick>
 8001bb2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bb4:	e008      	b.n	8001bc8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bb6:	f7ff fb1f 	bl	80011f8 <HAL_GetTick>
 8001bba:	4602      	mov	r2, r0
 8001bbc:	693b      	ldr	r3, [r7, #16]
 8001bbe:	1ad3      	subs	r3, r2, r3
 8001bc0:	2b02      	cmp	r3, #2
 8001bc2:	d901      	bls.n	8001bc8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001bc4:	2303      	movs	r3, #3
 8001bc6:	e05c      	b.n	8001c82 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bc8:	4b11      	ldr	r3, [pc, #68]	@ (8001c10 <HAL_RCC_OscConfig+0x470>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d0f0      	beq.n	8001bb6 <HAL_RCC_OscConfig+0x416>
 8001bd4:	e054      	b.n	8001c80 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bd6:	4b10      	ldr	r3, [pc, #64]	@ (8001c18 <HAL_RCC_OscConfig+0x478>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bdc:	f7ff fb0c 	bl	80011f8 <HAL_GetTick>
 8001be0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001be2:	e008      	b.n	8001bf6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001be4:	f7ff fb08 	bl	80011f8 <HAL_GetTick>
 8001be8:	4602      	mov	r2, r0
 8001bea:	693b      	ldr	r3, [r7, #16]
 8001bec:	1ad3      	subs	r3, r2, r3
 8001bee:	2b02      	cmp	r3, #2
 8001bf0:	d901      	bls.n	8001bf6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001bf2:	2303      	movs	r3, #3
 8001bf4:	e045      	b.n	8001c82 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bf6:	4b06      	ldr	r3, [pc, #24]	@ (8001c10 <HAL_RCC_OscConfig+0x470>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d1f0      	bne.n	8001be4 <HAL_RCC_OscConfig+0x444>
 8001c02:	e03d      	b.n	8001c80 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	699b      	ldr	r3, [r3, #24]
 8001c08:	2b01      	cmp	r3, #1
 8001c0a:	d107      	bne.n	8001c1c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	e038      	b.n	8001c82 <HAL_RCC_OscConfig+0x4e2>
 8001c10:	40023800 	.word	0x40023800
 8001c14:	40007000 	.word	0x40007000
 8001c18:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001c1c:	4b1b      	ldr	r3, [pc, #108]	@ (8001c8c <HAL_RCC_OscConfig+0x4ec>)
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	699b      	ldr	r3, [r3, #24]
 8001c26:	2b01      	cmp	r3, #1
 8001c28:	d028      	beq.n	8001c7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c34:	429a      	cmp	r2, r3
 8001c36:	d121      	bne.n	8001c7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c42:	429a      	cmp	r2, r3
 8001c44:	d11a      	bne.n	8001c7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001c46:	68fa      	ldr	r2, [r7, #12]
 8001c48:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001c4c:	4013      	ands	r3, r2
 8001c4e:	687a      	ldr	r2, [r7, #4]
 8001c50:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001c52:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001c54:	4293      	cmp	r3, r2
 8001c56:	d111      	bne.n	8001c7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c62:	085b      	lsrs	r3, r3, #1
 8001c64:	3b01      	subs	r3, #1
 8001c66:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001c68:	429a      	cmp	r2, r3
 8001c6a:	d107      	bne.n	8001c7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c76:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001c78:	429a      	cmp	r2, r3
 8001c7a:	d001      	beq.n	8001c80 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	e000      	b.n	8001c82 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001c80:	2300      	movs	r3, #0
}
 8001c82:	4618      	mov	r0, r3
 8001c84:	3718      	adds	r7, #24
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	40023800 	.word	0x40023800

08001c90 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b084      	sub	sp, #16
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
 8001c98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d101      	bne.n	8001ca4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	e0cc      	b.n	8001e3e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ca4:	4b68      	ldr	r3, [pc, #416]	@ (8001e48 <HAL_RCC_ClockConfig+0x1b8>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f003 0307 	and.w	r3, r3, #7
 8001cac:	683a      	ldr	r2, [r7, #0]
 8001cae:	429a      	cmp	r2, r3
 8001cb0:	d90c      	bls.n	8001ccc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cb2:	4b65      	ldr	r3, [pc, #404]	@ (8001e48 <HAL_RCC_ClockConfig+0x1b8>)
 8001cb4:	683a      	ldr	r2, [r7, #0]
 8001cb6:	b2d2      	uxtb	r2, r2
 8001cb8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cba:	4b63      	ldr	r3, [pc, #396]	@ (8001e48 <HAL_RCC_ClockConfig+0x1b8>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f003 0307 	and.w	r3, r3, #7
 8001cc2:	683a      	ldr	r2, [r7, #0]
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	d001      	beq.n	8001ccc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001cc8:	2301      	movs	r3, #1
 8001cca:	e0b8      	b.n	8001e3e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f003 0302 	and.w	r3, r3, #2
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d020      	beq.n	8001d1a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f003 0304 	and.w	r3, r3, #4
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d005      	beq.n	8001cf0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ce4:	4b59      	ldr	r3, [pc, #356]	@ (8001e4c <HAL_RCC_ClockConfig+0x1bc>)
 8001ce6:	689b      	ldr	r3, [r3, #8]
 8001ce8:	4a58      	ldr	r2, [pc, #352]	@ (8001e4c <HAL_RCC_ClockConfig+0x1bc>)
 8001cea:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001cee:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f003 0308 	and.w	r3, r3, #8
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d005      	beq.n	8001d08 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001cfc:	4b53      	ldr	r3, [pc, #332]	@ (8001e4c <HAL_RCC_ClockConfig+0x1bc>)
 8001cfe:	689b      	ldr	r3, [r3, #8]
 8001d00:	4a52      	ldr	r2, [pc, #328]	@ (8001e4c <HAL_RCC_ClockConfig+0x1bc>)
 8001d02:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001d06:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d08:	4b50      	ldr	r3, [pc, #320]	@ (8001e4c <HAL_RCC_ClockConfig+0x1bc>)
 8001d0a:	689b      	ldr	r3, [r3, #8]
 8001d0c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	689b      	ldr	r3, [r3, #8]
 8001d14:	494d      	ldr	r1, [pc, #308]	@ (8001e4c <HAL_RCC_ClockConfig+0x1bc>)
 8001d16:	4313      	orrs	r3, r2
 8001d18:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f003 0301 	and.w	r3, r3, #1
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d044      	beq.n	8001db0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	2b01      	cmp	r3, #1
 8001d2c:	d107      	bne.n	8001d3e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d2e:	4b47      	ldr	r3, [pc, #284]	@ (8001e4c <HAL_RCC_ClockConfig+0x1bc>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d119      	bne.n	8001d6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	e07f      	b.n	8001e3e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	2b02      	cmp	r3, #2
 8001d44:	d003      	beq.n	8001d4e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001d4a:	2b03      	cmp	r3, #3
 8001d4c:	d107      	bne.n	8001d5e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d4e:	4b3f      	ldr	r3, [pc, #252]	@ (8001e4c <HAL_RCC_ClockConfig+0x1bc>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d109      	bne.n	8001d6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	e06f      	b.n	8001e3e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d5e:	4b3b      	ldr	r3, [pc, #236]	@ (8001e4c <HAL_RCC_ClockConfig+0x1bc>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f003 0302 	and.w	r3, r3, #2
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d101      	bne.n	8001d6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	e067      	b.n	8001e3e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d6e:	4b37      	ldr	r3, [pc, #220]	@ (8001e4c <HAL_RCC_ClockConfig+0x1bc>)
 8001d70:	689b      	ldr	r3, [r3, #8]
 8001d72:	f023 0203 	bic.w	r2, r3, #3
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	4934      	ldr	r1, [pc, #208]	@ (8001e4c <HAL_RCC_ClockConfig+0x1bc>)
 8001d7c:	4313      	orrs	r3, r2
 8001d7e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d80:	f7ff fa3a 	bl	80011f8 <HAL_GetTick>
 8001d84:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d86:	e00a      	b.n	8001d9e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d88:	f7ff fa36 	bl	80011f8 <HAL_GetTick>
 8001d8c:	4602      	mov	r2, r0
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	1ad3      	subs	r3, r2, r3
 8001d92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d901      	bls.n	8001d9e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001d9a:	2303      	movs	r3, #3
 8001d9c:	e04f      	b.n	8001e3e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d9e:	4b2b      	ldr	r3, [pc, #172]	@ (8001e4c <HAL_RCC_ClockConfig+0x1bc>)
 8001da0:	689b      	ldr	r3, [r3, #8]
 8001da2:	f003 020c 	and.w	r2, r3, #12
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	009b      	lsls	r3, r3, #2
 8001dac:	429a      	cmp	r2, r3
 8001dae:	d1eb      	bne.n	8001d88 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001db0:	4b25      	ldr	r3, [pc, #148]	@ (8001e48 <HAL_RCC_ClockConfig+0x1b8>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f003 0307 	and.w	r3, r3, #7
 8001db8:	683a      	ldr	r2, [r7, #0]
 8001dba:	429a      	cmp	r2, r3
 8001dbc:	d20c      	bcs.n	8001dd8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dbe:	4b22      	ldr	r3, [pc, #136]	@ (8001e48 <HAL_RCC_ClockConfig+0x1b8>)
 8001dc0:	683a      	ldr	r2, [r7, #0]
 8001dc2:	b2d2      	uxtb	r2, r2
 8001dc4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dc6:	4b20      	ldr	r3, [pc, #128]	@ (8001e48 <HAL_RCC_ClockConfig+0x1b8>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f003 0307 	and.w	r3, r3, #7
 8001dce:	683a      	ldr	r2, [r7, #0]
 8001dd0:	429a      	cmp	r2, r3
 8001dd2:	d001      	beq.n	8001dd8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	e032      	b.n	8001e3e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f003 0304 	and.w	r3, r3, #4
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d008      	beq.n	8001df6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001de4:	4b19      	ldr	r3, [pc, #100]	@ (8001e4c <HAL_RCC_ClockConfig+0x1bc>)
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	68db      	ldr	r3, [r3, #12]
 8001df0:	4916      	ldr	r1, [pc, #88]	@ (8001e4c <HAL_RCC_ClockConfig+0x1bc>)
 8001df2:	4313      	orrs	r3, r2
 8001df4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f003 0308 	and.w	r3, r3, #8
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d009      	beq.n	8001e16 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e02:	4b12      	ldr	r3, [pc, #72]	@ (8001e4c <HAL_RCC_ClockConfig+0x1bc>)
 8001e04:	689b      	ldr	r3, [r3, #8]
 8001e06:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	691b      	ldr	r3, [r3, #16]
 8001e0e:	00db      	lsls	r3, r3, #3
 8001e10:	490e      	ldr	r1, [pc, #56]	@ (8001e4c <HAL_RCC_ClockConfig+0x1bc>)
 8001e12:	4313      	orrs	r3, r2
 8001e14:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001e16:	f000 f821 	bl	8001e5c <HAL_RCC_GetSysClockFreq>
 8001e1a:	4602      	mov	r2, r0
 8001e1c:	4b0b      	ldr	r3, [pc, #44]	@ (8001e4c <HAL_RCC_ClockConfig+0x1bc>)
 8001e1e:	689b      	ldr	r3, [r3, #8]
 8001e20:	091b      	lsrs	r3, r3, #4
 8001e22:	f003 030f 	and.w	r3, r3, #15
 8001e26:	490a      	ldr	r1, [pc, #40]	@ (8001e50 <HAL_RCC_ClockConfig+0x1c0>)
 8001e28:	5ccb      	ldrb	r3, [r1, r3]
 8001e2a:	fa22 f303 	lsr.w	r3, r2, r3
 8001e2e:	4a09      	ldr	r2, [pc, #36]	@ (8001e54 <HAL_RCC_ClockConfig+0x1c4>)
 8001e30:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001e32:	4b09      	ldr	r3, [pc, #36]	@ (8001e58 <HAL_RCC_ClockConfig+0x1c8>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	4618      	mov	r0, r3
 8001e38:	f7ff f99a 	bl	8001170 <HAL_InitTick>

  return HAL_OK;
 8001e3c:	2300      	movs	r3, #0
}
 8001e3e:	4618      	mov	r0, r3
 8001e40:	3710      	adds	r7, #16
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	40023c00 	.word	0x40023c00
 8001e4c:	40023800 	.word	0x40023800
 8001e50:	08003994 	.word	0x08003994
 8001e54:	20000000 	.word	0x20000000
 8001e58:	20000004 	.word	0x20000004

08001e5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e5c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001e60:	b094      	sub	sp, #80	@ 0x50
 8001e62:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001e64:	2300      	movs	r3, #0
 8001e66:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001e70:	2300      	movs	r3, #0
 8001e72:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001e74:	4b79      	ldr	r3, [pc, #484]	@ (800205c <HAL_RCC_GetSysClockFreq+0x200>)
 8001e76:	689b      	ldr	r3, [r3, #8]
 8001e78:	f003 030c 	and.w	r3, r3, #12
 8001e7c:	2b08      	cmp	r3, #8
 8001e7e:	d00d      	beq.n	8001e9c <HAL_RCC_GetSysClockFreq+0x40>
 8001e80:	2b08      	cmp	r3, #8
 8001e82:	f200 80e1 	bhi.w	8002048 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d002      	beq.n	8001e90 <HAL_RCC_GetSysClockFreq+0x34>
 8001e8a:	2b04      	cmp	r3, #4
 8001e8c:	d003      	beq.n	8001e96 <HAL_RCC_GetSysClockFreq+0x3a>
 8001e8e:	e0db      	b.n	8002048 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001e90:	4b73      	ldr	r3, [pc, #460]	@ (8002060 <HAL_RCC_GetSysClockFreq+0x204>)
 8001e92:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001e94:	e0db      	b.n	800204e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001e96:	4b73      	ldr	r3, [pc, #460]	@ (8002064 <HAL_RCC_GetSysClockFreq+0x208>)
 8001e98:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001e9a:	e0d8      	b.n	800204e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001e9c:	4b6f      	ldr	r3, [pc, #444]	@ (800205c <HAL_RCC_GetSysClockFreq+0x200>)
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001ea4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001ea6:	4b6d      	ldr	r3, [pc, #436]	@ (800205c <HAL_RCC_GetSysClockFreq+0x200>)
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d063      	beq.n	8001f7a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001eb2:	4b6a      	ldr	r3, [pc, #424]	@ (800205c <HAL_RCC_GetSysClockFreq+0x200>)
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	099b      	lsrs	r3, r3, #6
 8001eb8:	2200      	movs	r2, #0
 8001eba:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001ebc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001ebe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ec0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ec4:	633b      	str	r3, [r7, #48]	@ 0x30
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	637b      	str	r3, [r7, #52]	@ 0x34
 8001eca:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001ece:	4622      	mov	r2, r4
 8001ed0:	462b      	mov	r3, r5
 8001ed2:	f04f 0000 	mov.w	r0, #0
 8001ed6:	f04f 0100 	mov.w	r1, #0
 8001eda:	0159      	lsls	r1, r3, #5
 8001edc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ee0:	0150      	lsls	r0, r2, #5
 8001ee2:	4602      	mov	r2, r0
 8001ee4:	460b      	mov	r3, r1
 8001ee6:	4621      	mov	r1, r4
 8001ee8:	1a51      	subs	r1, r2, r1
 8001eea:	6139      	str	r1, [r7, #16]
 8001eec:	4629      	mov	r1, r5
 8001eee:	eb63 0301 	sbc.w	r3, r3, r1
 8001ef2:	617b      	str	r3, [r7, #20]
 8001ef4:	f04f 0200 	mov.w	r2, #0
 8001ef8:	f04f 0300 	mov.w	r3, #0
 8001efc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001f00:	4659      	mov	r1, fp
 8001f02:	018b      	lsls	r3, r1, #6
 8001f04:	4651      	mov	r1, sl
 8001f06:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001f0a:	4651      	mov	r1, sl
 8001f0c:	018a      	lsls	r2, r1, #6
 8001f0e:	4651      	mov	r1, sl
 8001f10:	ebb2 0801 	subs.w	r8, r2, r1
 8001f14:	4659      	mov	r1, fp
 8001f16:	eb63 0901 	sbc.w	r9, r3, r1
 8001f1a:	f04f 0200 	mov.w	r2, #0
 8001f1e:	f04f 0300 	mov.w	r3, #0
 8001f22:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001f26:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001f2a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001f2e:	4690      	mov	r8, r2
 8001f30:	4699      	mov	r9, r3
 8001f32:	4623      	mov	r3, r4
 8001f34:	eb18 0303 	adds.w	r3, r8, r3
 8001f38:	60bb      	str	r3, [r7, #8]
 8001f3a:	462b      	mov	r3, r5
 8001f3c:	eb49 0303 	adc.w	r3, r9, r3
 8001f40:	60fb      	str	r3, [r7, #12]
 8001f42:	f04f 0200 	mov.w	r2, #0
 8001f46:	f04f 0300 	mov.w	r3, #0
 8001f4a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001f4e:	4629      	mov	r1, r5
 8001f50:	024b      	lsls	r3, r1, #9
 8001f52:	4621      	mov	r1, r4
 8001f54:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001f58:	4621      	mov	r1, r4
 8001f5a:	024a      	lsls	r2, r1, #9
 8001f5c:	4610      	mov	r0, r2
 8001f5e:	4619      	mov	r1, r3
 8001f60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f62:	2200      	movs	r2, #0
 8001f64:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001f66:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001f68:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001f6c:	f7fe f988 	bl	8000280 <__aeabi_uldivmod>
 8001f70:	4602      	mov	r2, r0
 8001f72:	460b      	mov	r3, r1
 8001f74:	4613      	mov	r3, r2
 8001f76:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001f78:	e058      	b.n	800202c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f7a:	4b38      	ldr	r3, [pc, #224]	@ (800205c <HAL_RCC_GetSysClockFreq+0x200>)
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	099b      	lsrs	r3, r3, #6
 8001f80:	2200      	movs	r2, #0
 8001f82:	4618      	mov	r0, r3
 8001f84:	4611      	mov	r1, r2
 8001f86:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001f8a:	623b      	str	r3, [r7, #32]
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f90:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001f94:	4642      	mov	r2, r8
 8001f96:	464b      	mov	r3, r9
 8001f98:	f04f 0000 	mov.w	r0, #0
 8001f9c:	f04f 0100 	mov.w	r1, #0
 8001fa0:	0159      	lsls	r1, r3, #5
 8001fa2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001fa6:	0150      	lsls	r0, r2, #5
 8001fa8:	4602      	mov	r2, r0
 8001faa:	460b      	mov	r3, r1
 8001fac:	4641      	mov	r1, r8
 8001fae:	ebb2 0a01 	subs.w	sl, r2, r1
 8001fb2:	4649      	mov	r1, r9
 8001fb4:	eb63 0b01 	sbc.w	fp, r3, r1
 8001fb8:	f04f 0200 	mov.w	r2, #0
 8001fbc:	f04f 0300 	mov.w	r3, #0
 8001fc0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001fc4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001fc8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001fcc:	ebb2 040a 	subs.w	r4, r2, sl
 8001fd0:	eb63 050b 	sbc.w	r5, r3, fp
 8001fd4:	f04f 0200 	mov.w	r2, #0
 8001fd8:	f04f 0300 	mov.w	r3, #0
 8001fdc:	00eb      	lsls	r3, r5, #3
 8001fde:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001fe2:	00e2      	lsls	r2, r4, #3
 8001fe4:	4614      	mov	r4, r2
 8001fe6:	461d      	mov	r5, r3
 8001fe8:	4643      	mov	r3, r8
 8001fea:	18e3      	adds	r3, r4, r3
 8001fec:	603b      	str	r3, [r7, #0]
 8001fee:	464b      	mov	r3, r9
 8001ff0:	eb45 0303 	adc.w	r3, r5, r3
 8001ff4:	607b      	str	r3, [r7, #4]
 8001ff6:	f04f 0200 	mov.w	r2, #0
 8001ffa:	f04f 0300 	mov.w	r3, #0
 8001ffe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002002:	4629      	mov	r1, r5
 8002004:	028b      	lsls	r3, r1, #10
 8002006:	4621      	mov	r1, r4
 8002008:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800200c:	4621      	mov	r1, r4
 800200e:	028a      	lsls	r2, r1, #10
 8002010:	4610      	mov	r0, r2
 8002012:	4619      	mov	r1, r3
 8002014:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002016:	2200      	movs	r2, #0
 8002018:	61bb      	str	r3, [r7, #24]
 800201a:	61fa      	str	r2, [r7, #28]
 800201c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002020:	f7fe f92e 	bl	8000280 <__aeabi_uldivmod>
 8002024:	4602      	mov	r2, r0
 8002026:	460b      	mov	r3, r1
 8002028:	4613      	mov	r3, r2
 800202a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800202c:	4b0b      	ldr	r3, [pc, #44]	@ (800205c <HAL_RCC_GetSysClockFreq+0x200>)
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	0c1b      	lsrs	r3, r3, #16
 8002032:	f003 0303 	and.w	r3, r3, #3
 8002036:	3301      	adds	r3, #1
 8002038:	005b      	lsls	r3, r3, #1
 800203a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800203c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800203e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002040:	fbb2 f3f3 	udiv	r3, r2, r3
 8002044:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002046:	e002      	b.n	800204e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002048:	4b05      	ldr	r3, [pc, #20]	@ (8002060 <HAL_RCC_GetSysClockFreq+0x204>)
 800204a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800204c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800204e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002050:	4618      	mov	r0, r3
 8002052:	3750      	adds	r7, #80	@ 0x50
 8002054:	46bd      	mov	sp, r7
 8002056:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800205a:	bf00      	nop
 800205c:	40023800 	.word	0x40023800
 8002060:	00f42400 	.word	0x00f42400
 8002064:	007a1200 	.word	0x007a1200

08002068 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002068:	b480      	push	{r7}
 800206a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800206c:	4b03      	ldr	r3, [pc, #12]	@ (800207c <HAL_RCC_GetHCLKFreq+0x14>)
 800206e:	681b      	ldr	r3, [r3, #0]
}
 8002070:	4618      	mov	r0, r3
 8002072:	46bd      	mov	sp, r7
 8002074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002078:	4770      	bx	lr
 800207a:	bf00      	nop
 800207c:	20000000 	.word	0x20000000

08002080 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002084:	f7ff fff0 	bl	8002068 <HAL_RCC_GetHCLKFreq>
 8002088:	4602      	mov	r2, r0
 800208a:	4b05      	ldr	r3, [pc, #20]	@ (80020a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800208c:	689b      	ldr	r3, [r3, #8]
 800208e:	0a9b      	lsrs	r3, r3, #10
 8002090:	f003 0307 	and.w	r3, r3, #7
 8002094:	4903      	ldr	r1, [pc, #12]	@ (80020a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002096:	5ccb      	ldrb	r3, [r1, r3]
 8002098:	fa22 f303 	lsr.w	r3, r2, r3
}
 800209c:	4618      	mov	r0, r3
 800209e:	bd80      	pop	{r7, pc}
 80020a0:	40023800 	.word	0x40023800
 80020a4:	080039a4 	.word	0x080039a4

080020a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80020ac:	f7ff ffdc 	bl	8002068 <HAL_RCC_GetHCLKFreq>
 80020b0:	4602      	mov	r2, r0
 80020b2:	4b05      	ldr	r3, [pc, #20]	@ (80020c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80020b4:	689b      	ldr	r3, [r3, #8]
 80020b6:	0b5b      	lsrs	r3, r3, #13
 80020b8:	f003 0307 	and.w	r3, r3, #7
 80020bc:	4903      	ldr	r1, [pc, #12]	@ (80020cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80020be:	5ccb      	ldrb	r3, [r1, r3]
 80020c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	bd80      	pop	{r7, pc}
 80020c8:	40023800 	.word	0x40023800
 80020cc:	080039a4 	.word	0x080039a4

080020d0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b082      	sub	sp, #8
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d101      	bne.n	80020e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80020de:	2301      	movs	r3, #1
 80020e0:	e042      	b.n	8002168 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80020e8:	b2db      	uxtb	r3, r3
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d106      	bne.n	80020fc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2200      	movs	r2, #0
 80020f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80020f6:	6878      	ldr	r0, [r7, #4]
 80020f8:	f7fe fc86 	bl	8000a08 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2224      	movs	r2, #36	@ 0x24
 8002100:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	68da      	ldr	r2, [r3, #12]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002112:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002114:	6878      	ldr	r0, [r7, #4]
 8002116:	f000 fa09 	bl	800252c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	691a      	ldr	r2, [r3, #16]
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002128:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	695a      	ldr	r2, [r3, #20]
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002138:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	68da      	ldr	r2, [r3, #12]
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002148:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2200      	movs	r2, #0
 800214e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2220      	movs	r2, #32
 8002154:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2220      	movs	r2, #32
 800215c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2200      	movs	r2, #0
 8002164:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002166:	2300      	movs	r3, #0
}
 8002168:	4618      	mov	r0, r3
 800216a:	3708      	adds	r7, #8
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}

08002170 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b08a      	sub	sp, #40	@ 0x28
 8002174:	af02      	add	r7, sp, #8
 8002176:	60f8      	str	r0, [r7, #12]
 8002178:	60b9      	str	r1, [r7, #8]
 800217a:	603b      	str	r3, [r7, #0]
 800217c:	4613      	mov	r3, r2
 800217e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002180:	2300      	movs	r3, #0
 8002182:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800218a:	b2db      	uxtb	r3, r3
 800218c:	2b20      	cmp	r3, #32
 800218e:	d175      	bne.n	800227c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d002      	beq.n	800219c <HAL_UART_Transmit+0x2c>
 8002196:	88fb      	ldrh	r3, [r7, #6]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d101      	bne.n	80021a0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800219c:	2301      	movs	r3, #1
 800219e:	e06e      	b.n	800227e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	2200      	movs	r2, #0
 80021a4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	2221      	movs	r2, #33	@ 0x21
 80021aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80021ae:	f7ff f823 	bl	80011f8 <HAL_GetTick>
 80021b2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	88fa      	ldrh	r2, [r7, #6]
 80021b8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	88fa      	ldrh	r2, [r7, #6]
 80021be:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	689b      	ldr	r3, [r3, #8]
 80021c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80021c8:	d108      	bne.n	80021dc <HAL_UART_Transmit+0x6c>
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	691b      	ldr	r3, [r3, #16]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d104      	bne.n	80021dc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80021d2:	2300      	movs	r3, #0
 80021d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80021d6:	68bb      	ldr	r3, [r7, #8]
 80021d8:	61bb      	str	r3, [r7, #24]
 80021da:	e003      	b.n	80021e4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80021dc:	68bb      	ldr	r3, [r7, #8]
 80021de:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80021e0:	2300      	movs	r3, #0
 80021e2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80021e4:	e02e      	b.n	8002244 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	9300      	str	r3, [sp, #0]
 80021ea:	697b      	ldr	r3, [r7, #20]
 80021ec:	2200      	movs	r2, #0
 80021ee:	2180      	movs	r1, #128	@ 0x80
 80021f0:	68f8      	ldr	r0, [r7, #12]
 80021f2:	f000 f8df 	bl	80023b4 <UART_WaitOnFlagUntilTimeout>
 80021f6:	4603      	mov	r3, r0
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d005      	beq.n	8002208 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	2220      	movs	r2, #32
 8002200:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002204:	2303      	movs	r3, #3
 8002206:	e03a      	b.n	800227e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002208:	69fb      	ldr	r3, [r7, #28]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d10b      	bne.n	8002226 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800220e:	69bb      	ldr	r3, [r7, #24]
 8002210:	881b      	ldrh	r3, [r3, #0]
 8002212:	461a      	mov	r2, r3
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800221c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800221e:	69bb      	ldr	r3, [r7, #24]
 8002220:	3302      	adds	r3, #2
 8002222:	61bb      	str	r3, [r7, #24]
 8002224:	e007      	b.n	8002236 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002226:	69fb      	ldr	r3, [r7, #28]
 8002228:	781a      	ldrb	r2, [r3, #0]
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002230:	69fb      	ldr	r3, [r7, #28]
 8002232:	3301      	adds	r3, #1
 8002234:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800223a:	b29b      	uxth	r3, r3
 800223c:	3b01      	subs	r3, #1
 800223e:	b29a      	uxth	r2, r3
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002248:	b29b      	uxth	r3, r3
 800224a:	2b00      	cmp	r3, #0
 800224c:	d1cb      	bne.n	80021e6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	9300      	str	r3, [sp, #0]
 8002252:	697b      	ldr	r3, [r7, #20]
 8002254:	2200      	movs	r2, #0
 8002256:	2140      	movs	r1, #64	@ 0x40
 8002258:	68f8      	ldr	r0, [r7, #12]
 800225a:	f000 f8ab 	bl	80023b4 <UART_WaitOnFlagUntilTimeout>
 800225e:	4603      	mov	r3, r0
 8002260:	2b00      	cmp	r3, #0
 8002262:	d005      	beq.n	8002270 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	2220      	movs	r2, #32
 8002268:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800226c:	2303      	movs	r3, #3
 800226e:	e006      	b.n	800227e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	2220      	movs	r2, #32
 8002274:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002278:	2300      	movs	r3, #0
 800227a:	e000      	b.n	800227e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800227c:	2302      	movs	r3, #2
  }
}
 800227e:	4618      	mov	r0, r3
 8002280:	3720      	adds	r7, #32
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}

08002286 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002286:	b580      	push	{r7, lr}
 8002288:	b08a      	sub	sp, #40	@ 0x28
 800228a:	af02      	add	r7, sp, #8
 800228c:	60f8      	str	r0, [r7, #12]
 800228e:	60b9      	str	r1, [r7, #8]
 8002290:	603b      	str	r3, [r7, #0]
 8002292:	4613      	mov	r3, r2
 8002294:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002296:	2300      	movs	r3, #0
 8002298:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80022a0:	b2db      	uxtb	r3, r3
 80022a2:	2b20      	cmp	r3, #32
 80022a4:	f040 8081 	bne.w	80023aa <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d002      	beq.n	80022b4 <HAL_UART_Receive+0x2e>
 80022ae:	88fb      	ldrh	r3, [r7, #6]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d101      	bne.n	80022b8 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80022b4:	2301      	movs	r3, #1
 80022b6:	e079      	b.n	80023ac <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	2200      	movs	r2, #0
 80022bc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	2222      	movs	r2, #34	@ 0x22
 80022c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	2200      	movs	r2, #0
 80022ca:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80022cc:	f7fe ff94 	bl	80011f8 <HAL_GetTick>
 80022d0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	88fa      	ldrh	r2, [r7, #6]
 80022d6:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	88fa      	ldrh	r2, [r7, #6]
 80022dc:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	689b      	ldr	r3, [r3, #8]
 80022e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80022e6:	d108      	bne.n	80022fa <HAL_UART_Receive+0x74>
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	691b      	ldr	r3, [r3, #16]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d104      	bne.n	80022fa <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80022f0:	2300      	movs	r3, #0
 80022f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80022f4:	68bb      	ldr	r3, [r7, #8]
 80022f6:	61bb      	str	r3, [r7, #24]
 80022f8:	e003      	b.n	8002302 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80022fa:	68bb      	ldr	r3, [r7, #8]
 80022fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80022fe:	2300      	movs	r3, #0
 8002300:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002302:	e047      	b.n	8002394 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	9300      	str	r3, [sp, #0]
 8002308:	697b      	ldr	r3, [r7, #20]
 800230a:	2200      	movs	r2, #0
 800230c:	2120      	movs	r1, #32
 800230e:	68f8      	ldr	r0, [r7, #12]
 8002310:	f000 f850 	bl	80023b4 <UART_WaitOnFlagUntilTimeout>
 8002314:	4603      	mov	r3, r0
 8002316:	2b00      	cmp	r3, #0
 8002318:	d005      	beq.n	8002326 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	2220      	movs	r2, #32
 800231e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8002322:	2303      	movs	r3, #3
 8002324:	e042      	b.n	80023ac <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8002326:	69fb      	ldr	r3, [r7, #28]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d10c      	bne.n	8002346 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	b29b      	uxth	r3, r3
 8002334:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002338:	b29a      	uxth	r2, r3
 800233a:	69bb      	ldr	r3, [r7, #24]
 800233c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800233e:	69bb      	ldr	r3, [r7, #24]
 8002340:	3302      	adds	r3, #2
 8002342:	61bb      	str	r3, [r7, #24]
 8002344:	e01f      	b.n	8002386 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	689b      	ldr	r3, [r3, #8]
 800234a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800234e:	d007      	beq.n	8002360 <HAL_UART_Receive+0xda>
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d10a      	bne.n	800236e <HAL_UART_Receive+0xe8>
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	691b      	ldr	r3, [r3, #16]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d106      	bne.n	800236e <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	b2da      	uxtb	r2, r3
 8002368:	69fb      	ldr	r3, [r7, #28]
 800236a:	701a      	strb	r2, [r3, #0]
 800236c:	e008      	b.n	8002380 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	b2db      	uxtb	r3, r3
 8002376:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800237a:	b2da      	uxtb	r2, r3
 800237c:	69fb      	ldr	r3, [r7, #28]
 800237e:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002380:	69fb      	ldr	r3, [r7, #28]
 8002382:	3301      	adds	r3, #1
 8002384:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800238a:	b29b      	uxth	r3, r3
 800238c:	3b01      	subs	r3, #1
 800238e:	b29a      	uxth	r2, r3
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002398:	b29b      	uxth	r3, r3
 800239a:	2b00      	cmp	r3, #0
 800239c:	d1b2      	bne.n	8002304 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	2220      	movs	r2, #32
 80023a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 80023a6:	2300      	movs	r3, #0
 80023a8:	e000      	b.n	80023ac <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80023aa:	2302      	movs	r3, #2
  }
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	3720      	adds	r7, #32
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}

080023b4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b086      	sub	sp, #24
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	60f8      	str	r0, [r7, #12]
 80023bc:	60b9      	str	r1, [r7, #8]
 80023be:	603b      	str	r3, [r7, #0]
 80023c0:	4613      	mov	r3, r2
 80023c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80023c4:	e03b      	b.n	800243e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023c6:	6a3b      	ldr	r3, [r7, #32]
 80023c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023cc:	d037      	beq.n	800243e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023ce:	f7fe ff13 	bl	80011f8 <HAL_GetTick>
 80023d2:	4602      	mov	r2, r0
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	1ad3      	subs	r3, r2, r3
 80023d8:	6a3a      	ldr	r2, [r7, #32]
 80023da:	429a      	cmp	r2, r3
 80023dc:	d302      	bcc.n	80023e4 <UART_WaitOnFlagUntilTimeout+0x30>
 80023de:	6a3b      	ldr	r3, [r7, #32]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d101      	bne.n	80023e8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80023e4:	2303      	movs	r3, #3
 80023e6:	e03a      	b.n	800245e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	68db      	ldr	r3, [r3, #12]
 80023ee:	f003 0304 	and.w	r3, r3, #4
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d023      	beq.n	800243e <UART_WaitOnFlagUntilTimeout+0x8a>
 80023f6:	68bb      	ldr	r3, [r7, #8]
 80023f8:	2b80      	cmp	r3, #128	@ 0x80
 80023fa:	d020      	beq.n	800243e <UART_WaitOnFlagUntilTimeout+0x8a>
 80023fc:	68bb      	ldr	r3, [r7, #8]
 80023fe:	2b40      	cmp	r3, #64	@ 0x40
 8002400:	d01d      	beq.n	800243e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f003 0308 	and.w	r3, r3, #8
 800240c:	2b08      	cmp	r3, #8
 800240e:	d116      	bne.n	800243e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002410:	2300      	movs	r3, #0
 8002412:	617b      	str	r3, [r7, #20]
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	617b      	str	r3, [r7, #20]
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	617b      	str	r3, [r7, #20]
 8002424:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002426:	68f8      	ldr	r0, [r7, #12]
 8002428:	f000 f81d 	bl	8002466 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	2208      	movs	r2, #8
 8002430:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	2200      	movs	r2, #0
 8002436:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800243a:	2301      	movs	r3, #1
 800243c:	e00f      	b.n	800245e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	681a      	ldr	r2, [r3, #0]
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	4013      	ands	r3, r2
 8002448:	68ba      	ldr	r2, [r7, #8]
 800244a:	429a      	cmp	r2, r3
 800244c:	bf0c      	ite	eq
 800244e:	2301      	moveq	r3, #1
 8002450:	2300      	movne	r3, #0
 8002452:	b2db      	uxtb	r3, r3
 8002454:	461a      	mov	r2, r3
 8002456:	79fb      	ldrb	r3, [r7, #7]
 8002458:	429a      	cmp	r2, r3
 800245a:	d0b4      	beq.n	80023c6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800245c:	2300      	movs	r3, #0
}
 800245e:	4618      	mov	r0, r3
 8002460:	3718      	adds	r7, #24
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}

08002466 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002466:	b480      	push	{r7}
 8002468:	b095      	sub	sp, #84	@ 0x54
 800246a:	af00      	add	r7, sp, #0
 800246c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	330c      	adds	r3, #12
 8002474:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002476:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002478:	e853 3f00 	ldrex	r3, [r3]
 800247c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800247e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002480:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002484:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	330c      	adds	r3, #12
 800248c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800248e:	643a      	str	r2, [r7, #64]	@ 0x40
 8002490:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002492:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002494:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002496:	e841 2300 	strex	r3, r2, [r1]
 800249a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800249c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d1e5      	bne.n	800246e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	3314      	adds	r3, #20
 80024a8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024aa:	6a3b      	ldr	r3, [r7, #32]
 80024ac:	e853 3f00 	ldrex	r3, [r3]
 80024b0:	61fb      	str	r3, [r7, #28]
   return(result);
 80024b2:	69fb      	ldr	r3, [r7, #28]
 80024b4:	f023 0301 	bic.w	r3, r3, #1
 80024b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	3314      	adds	r3, #20
 80024c0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80024c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80024c4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024c6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80024c8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80024ca:	e841 2300 	strex	r3, r2, [r1]
 80024ce:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80024d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d1e5      	bne.n	80024a2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024da:	2b01      	cmp	r3, #1
 80024dc:	d119      	bne.n	8002512 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	330c      	adds	r3, #12
 80024e4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	e853 3f00 	ldrex	r3, [r3]
 80024ec:	60bb      	str	r3, [r7, #8]
   return(result);
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	f023 0310 	bic.w	r3, r3, #16
 80024f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	330c      	adds	r3, #12
 80024fc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80024fe:	61ba      	str	r2, [r7, #24]
 8002500:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002502:	6979      	ldr	r1, [r7, #20]
 8002504:	69ba      	ldr	r2, [r7, #24]
 8002506:	e841 2300 	strex	r3, r2, [r1]
 800250a:	613b      	str	r3, [r7, #16]
   return(result);
 800250c:	693b      	ldr	r3, [r7, #16]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d1e5      	bne.n	80024de <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2220      	movs	r2, #32
 8002516:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2200      	movs	r2, #0
 800251e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002520:	bf00      	nop
 8002522:	3754      	adds	r7, #84	@ 0x54
 8002524:	46bd      	mov	sp, r7
 8002526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252a:	4770      	bx	lr

0800252c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800252c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002530:	b0c0      	sub	sp, #256	@ 0x100
 8002532:	af00      	add	r7, sp, #0
 8002534:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002538:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	691b      	ldr	r3, [r3, #16]
 8002540:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002544:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002548:	68d9      	ldr	r1, [r3, #12]
 800254a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800254e:	681a      	ldr	r2, [r3, #0]
 8002550:	ea40 0301 	orr.w	r3, r0, r1
 8002554:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002556:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800255a:	689a      	ldr	r2, [r3, #8]
 800255c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002560:	691b      	ldr	r3, [r3, #16]
 8002562:	431a      	orrs	r2, r3
 8002564:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002568:	695b      	ldr	r3, [r3, #20]
 800256a:	431a      	orrs	r2, r3
 800256c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002570:	69db      	ldr	r3, [r3, #28]
 8002572:	4313      	orrs	r3, r2
 8002574:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002578:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	68db      	ldr	r3, [r3, #12]
 8002580:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002584:	f021 010c 	bic.w	r1, r1, #12
 8002588:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002592:	430b      	orrs	r3, r1
 8002594:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002596:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	695b      	ldr	r3, [r3, #20]
 800259e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80025a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025a6:	6999      	ldr	r1, [r3, #24]
 80025a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025ac:	681a      	ldr	r2, [r3, #0]
 80025ae:	ea40 0301 	orr.w	r3, r0, r1
 80025b2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80025b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025b8:	681a      	ldr	r2, [r3, #0]
 80025ba:	4b8f      	ldr	r3, [pc, #572]	@ (80027f8 <UART_SetConfig+0x2cc>)
 80025bc:	429a      	cmp	r2, r3
 80025be:	d005      	beq.n	80025cc <UART_SetConfig+0xa0>
 80025c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025c4:	681a      	ldr	r2, [r3, #0]
 80025c6:	4b8d      	ldr	r3, [pc, #564]	@ (80027fc <UART_SetConfig+0x2d0>)
 80025c8:	429a      	cmp	r2, r3
 80025ca:	d104      	bne.n	80025d6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80025cc:	f7ff fd6c 	bl	80020a8 <HAL_RCC_GetPCLK2Freq>
 80025d0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80025d4:	e003      	b.n	80025de <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80025d6:	f7ff fd53 	bl	8002080 <HAL_RCC_GetPCLK1Freq>
 80025da:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80025de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025e2:	69db      	ldr	r3, [r3, #28]
 80025e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80025e8:	f040 810c 	bne.w	8002804 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80025ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80025f0:	2200      	movs	r2, #0
 80025f2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80025f6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80025fa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80025fe:	4622      	mov	r2, r4
 8002600:	462b      	mov	r3, r5
 8002602:	1891      	adds	r1, r2, r2
 8002604:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002606:	415b      	adcs	r3, r3
 8002608:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800260a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800260e:	4621      	mov	r1, r4
 8002610:	eb12 0801 	adds.w	r8, r2, r1
 8002614:	4629      	mov	r1, r5
 8002616:	eb43 0901 	adc.w	r9, r3, r1
 800261a:	f04f 0200 	mov.w	r2, #0
 800261e:	f04f 0300 	mov.w	r3, #0
 8002622:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002626:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800262a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800262e:	4690      	mov	r8, r2
 8002630:	4699      	mov	r9, r3
 8002632:	4623      	mov	r3, r4
 8002634:	eb18 0303 	adds.w	r3, r8, r3
 8002638:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800263c:	462b      	mov	r3, r5
 800263e:	eb49 0303 	adc.w	r3, r9, r3
 8002642:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002646:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	2200      	movs	r2, #0
 800264e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002652:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002656:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800265a:	460b      	mov	r3, r1
 800265c:	18db      	adds	r3, r3, r3
 800265e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002660:	4613      	mov	r3, r2
 8002662:	eb42 0303 	adc.w	r3, r2, r3
 8002666:	657b      	str	r3, [r7, #84]	@ 0x54
 8002668:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800266c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002670:	f7fd fe06 	bl	8000280 <__aeabi_uldivmod>
 8002674:	4602      	mov	r2, r0
 8002676:	460b      	mov	r3, r1
 8002678:	4b61      	ldr	r3, [pc, #388]	@ (8002800 <UART_SetConfig+0x2d4>)
 800267a:	fba3 2302 	umull	r2, r3, r3, r2
 800267e:	095b      	lsrs	r3, r3, #5
 8002680:	011c      	lsls	r4, r3, #4
 8002682:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002686:	2200      	movs	r2, #0
 8002688:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800268c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002690:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002694:	4642      	mov	r2, r8
 8002696:	464b      	mov	r3, r9
 8002698:	1891      	adds	r1, r2, r2
 800269a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800269c:	415b      	adcs	r3, r3
 800269e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80026a0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80026a4:	4641      	mov	r1, r8
 80026a6:	eb12 0a01 	adds.w	sl, r2, r1
 80026aa:	4649      	mov	r1, r9
 80026ac:	eb43 0b01 	adc.w	fp, r3, r1
 80026b0:	f04f 0200 	mov.w	r2, #0
 80026b4:	f04f 0300 	mov.w	r3, #0
 80026b8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80026bc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80026c0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80026c4:	4692      	mov	sl, r2
 80026c6:	469b      	mov	fp, r3
 80026c8:	4643      	mov	r3, r8
 80026ca:	eb1a 0303 	adds.w	r3, sl, r3
 80026ce:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80026d2:	464b      	mov	r3, r9
 80026d4:	eb4b 0303 	adc.w	r3, fp, r3
 80026d8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80026dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	2200      	movs	r2, #0
 80026e4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80026e8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80026ec:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80026f0:	460b      	mov	r3, r1
 80026f2:	18db      	adds	r3, r3, r3
 80026f4:	643b      	str	r3, [r7, #64]	@ 0x40
 80026f6:	4613      	mov	r3, r2
 80026f8:	eb42 0303 	adc.w	r3, r2, r3
 80026fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80026fe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002702:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002706:	f7fd fdbb 	bl	8000280 <__aeabi_uldivmod>
 800270a:	4602      	mov	r2, r0
 800270c:	460b      	mov	r3, r1
 800270e:	4611      	mov	r1, r2
 8002710:	4b3b      	ldr	r3, [pc, #236]	@ (8002800 <UART_SetConfig+0x2d4>)
 8002712:	fba3 2301 	umull	r2, r3, r3, r1
 8002716:	095b      	lsrs	r3, r3, #5
 8002718:	2264      	movs	r2, #100	@ 0x64
 800271a:	fb02 f303 	mul.w	r3, r2, r3
 800271e:	1acb      	subs	r3, r1, r3
 8002720:	00db      	lsls	r3, r3, #3
 8002722:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002726:	4b36      	ldr	r3, [pc, #216]	@ (8002800 <UART_SetConfig+0x2d4>)
 8002728:	fba3 2302 	umull	r2, r3, r3, r2
 800272c:	095b      	lsrs	r3, r3, #5
 800272e:	005b      	lsls	r3, r3, #1
 8002730:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002734:	441c      	add	r4, r3
 8002736:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800273a:	2200      	movs	r2, #0
 800273c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002740:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002744:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002748:	4642      	mov	r2, r8
 800274a:	464b      	mov	r3, r9
 800274c:	1891      	adds	r1, r2, r2
 800274e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002750:	415b      	adcs	r3, r3
 8002752:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002754:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002758:	4641      	mov	r1, r8
 800275a:	1851      	adds	r1, r2, r1
 800275c:	6339      	str	r1, [r7, #48]	@ 0x30
 800275e:	4649      	mov	r1, r9
 8002760:	414b      	adcs	r3, r1
 8002762:	637b      	str	r3, [r7, #52]	@ 0x34
 8002764:	f04f 0200 	mov.w	r2, #0
 8002768:	f04f 0300 	mov.w	r3, #0
 800276c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002770:	4659      	mov	r1, fp
 8002772:	00cb      	lsls	r3, r1, #3
 8002774:	4651      	mov	r1, sl
 8002776:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800277a:	4651      	mov	r1, sl
 800277c:	00ca      	lsls	r2, r1, #3
 800277e:	4610      	mov	r0, r2
 8002780:	4619      	mov	r1, r3
 8002782:	4603      	mov	r3, r0
 8002784:	4642      	mov	r2, r8
 8002786:	189b      	adds	r3, r3, r2
 8002788:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800278c:	464b      	mov	r3, r9
 800278e:	460a      	mov	r2, r1
 8002790:	eb42 0303 	adc.w	r3, r2, r3
 8002794:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002798:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	2200      	movs	r2, #0
 80027a0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80027a4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80027a8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80027ac:	460b      	mov	r3, r1
 80027ae:	18db      	adds	r3, r3, r3
 80027b0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80027b2:	4613      	mov	r3, r2
 80027b4:	eb42 0303 	adc.w	r3, r2, r3
 80027b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80027ba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80027be:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80027c2:	f7fd fd5d 	bl	8000280 <__aeabi_uldivmod>
 80027c6:	4602      	mov	r2, r0
 80027c8:	460b      	mov	r3, r1
 80027ca:	4b0d      	ldr	r3, [pc, #52]	@ (8002800 <UART_SetConfig+0x2d4>)
 80027cc:	fba3 1302 	umull	r1, r3, r3, r2
 80027d0:	095b      	lsrs	r3, r3, #5
 80027d2:	2164      	movs	r1, #100	@ 0x64
 80027d4:	fb01 f303 	mul.w	r3, r1, r3
 80027d8:	1ad3      	subs	r3, r2, r3
 80027da:	00db      	lsls	r3, r3, #3
 80027dc:	3332      	adds	r3, #50	@ 0x32
 80027de:	4a08      	ldr	r2, [pc, #32]	@ (8002800 <UART_SetConfig+0x2d4>)
 80027e0:	fba2 2303 	umull	r2, r3, r2, r3
 80027e4:	095b      	lsrs	r3, r3, #5
 80027e6:	f003 0207 	and.w	r2, r3, #7
 80027ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4422      	add	r2, r4
 80027f2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80027f4:	e106      	b.n	8002a04 <UART_SetConfig+0x4d8>
 80027f6:	bf00      	nop
 80027f8:	40011000 	.word	0x40011000
 80027fc:	40011400 	.word	0x40011400
 8002800:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002804:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002808:	2200      	movs	r2, #0
 800280a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800280e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002812:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002816:	4642      	mov	r2, r8
 8002818:	464b      	mov	r3, r9
 800281a:	1891      	adds	r1, r2, r2
 800281c:	6239      	str	r1, [r7, #32]
 800281e:	415b      	adcs	r3, r3
 8002820:	627b      	str	r3, [r7, #36]	@ 0x24
 8002822:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002826:	4641      	mov	r1, r8
 8002828:	1854      	adds	r4, r2, r1
 800282a:	4649      	mov	r1, r9
 800282c:	eb43 0501 	adc.w	r5, r3, r1
 8002830:	f04f 0200 	mov.w	r2, #0
 8002834:	f04f 0300 	mov.w	r3, #0
 8002838:	00eb      	lsls	r3, r5, #3
 800283a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800283e:	00e2      	lsls	r2, r4, #3
 8002840:	4614      	mov	r4, r2
 8002842:	461d      	mov	r5, r3
 8002844:	4643      	mov	r3, r8
 8002846:	18e3      	adds	r3, r4, r3
 8002848:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800284c:	464b      	mov	r3, r9
 800284e:	eb45 0303 	adc.w	r3, r5, r3
 8002852:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002856:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	2200      	movs	r2, #0
 800285e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002862:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002866:	f04f 0200 	mov.w	r2, #0
 800286a:	f04f 0300 	mov.w	r3, #0
 800286e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002872:	4629      	mov	r1, r5
 8002874:	008b      	lsls	r3, r1, #2
 8002876:	4621      	mov	r1, r4
 8002878:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800287c:	4621      	mov	r1, r4
 800287e:	008a      	lsls	r2, r1, #2
 8002880:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002884:	f7fd fcfc 	bl	8000280 <__aeabi_uldivmod>
 8002888:	4602      	mov	r2, r0
 800288a:	460b      	mov	r3, r1
 800288c:	4b60      	ldr	r3, [pc, #384]	@ (8002a10 <UART_SetConfig+0x4e4>)
 800288e:	fba3 2302 	umull	r2, r3, r3, r2
 8002892:	095b      	lsrs	r3, r3, #5
 8002894:	011c      	lsls	r4, r3, #4
 8002896:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800289a:	2200      	movs	r2, #0
 800289c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80028a0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80028a4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80028a8:	4642      	mov	r2, r8
 80028aa:	464b      	mov	r3, r9
 80028ac:	1891      	adds	r1, r2, r2
 80028ae:	61b9      	str	r1, [r7, #24]
 80028b0:	415b      	adcs	r3, r3
 80028b2:	61fb      	str	r3, [r7, #28]
 80028b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80028b8:	4641      	mov	r1, r8
 80028ba:	1851      	adds	r1, r2, r1
 80028bc:	6139      	str	r1, [r7, #16]
 80028be:	4649      	mov	r1, r9
 80028c0:	414b      	adcs	r3, r1
 80028c2:	617b      	str	r3, [r7, #20]
 80028c4:	f04f 0200 	mov.w	r2, #0
 80028c8:	f04f 0300 	mov.w	r3, #0
 80028cc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80028d0:	4659      	mov	r1, fp
 80028d2:	00cb      	lsls	r3, r1, #3
 80028d4:	4651      	mov	r1, sl
 80028d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80028da:	4651      	mov	r1, sl
 80028dc:	00ca      	lsls	r2, r1, #3
 80028de:	4610      	mov	r0, r2
 80028e0:	4619      	mov	r1, r3
 80028e2:	4603      	mov	r3, r0
 80028e4:	4642      	mov	r2, r8
 80028e6:	189b      	adds	r3, r3, r2
 80028e8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80028ec:	464b      	mov	r3, r9
 80028ee:	460a      	mov	r2, r1
 80028f0:	eb42 0303 	adc.w	r3, r2, r3
 80028f4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80028f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	2200      	movs	r2, #0
 8002900:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002902:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002904:	f04f 0200 	mov.w	r2, #0
 8002908:	f04f 0300 	mov.w	r3, #0
 800290c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002910:	4649      	mov	r1, r9
 8002912:	008b      	lsls	r3, r1, #2
 8002914:	4641      	mov	r1, r8
 8002916:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800291a:	4641      	mov	r1, r8
 800291c:	008a      	lsls	r2, r1, #2
 800291e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002922:	f7fd fcad 	bl	8000280 <__aeabi_uldivmod>
 8002926:	4602      	mov	r2, r0
 8002928:	460b      	mov	r3, r1
 800292a:	4611      	mov	r1, r2
 800292c:	4b38      	ldr	r3, [pc, #224]	@ (8002a10 <UART_SetConfig+0x4e4>)
 800292e:	fba3 2301 	umull	r2, r3, r3, r1
 8002932:	095b      	lsrs	r3, r3, #5
 8002934:	2264      	movs	r2, #100	@ 0x64
 8002936:	fb02 f303 	mul.w	r3, r2, r3
 800293a:	1acb      	subs	r3, r1, r3
 800293c:	011b      	lsls	r3, r3, #4
 800293e:	3332      	adds	r3, #50	@ 0x32
 8002940:	4a33      	ldr	r2, [pc, #204]	@ (8002a10 <UART_SetConfig+0x4e4>)
 8002942:	fba2 2303 	umull	r2, r3, r2, r3
 8002946:	095b      	lsrs	r3, r3, #5
 8002948:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800294c:	441c      	add	r4, r3
 800294e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002952:	2200      	movs	r2, #0
 8002954:	673b      	str	r3, [r7, #112]	@ 0x70
 8002956:	677a      	str	r2, [r7, #116]	@ 0x74
 8002958:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800295c:	4642      	mov	r2, r8
 800295e:	464b      	mov	r3, r9
 8002960:	1891      	adds	r1, r2, r2
 8002962:	60b9      	str	r1, [r7, #8]
 8002964:	415b      	adcs	r3, r3
 8002966:	60fb      	str	r3, [r7, #12]
 8002968:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800296c:	4641      	mov	r1, r8
 800296e:	1851      	adds	r1, r2, r1
 8002970:	6039      	str	r1, [r7, #0]
 8002972:	4649      	mov	r1, r9
 8002974:	414b      	adcs	r3, r1
 8002976:	607b      	str	r3, [r7, #4]
 8002978:	f04f 0200 	mov.w	r2, #0
 800297c:	f04f 0300 	mov.w	r3, #0
 8002980:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002984:	4659      	mov	r1, fp
 8002986:	00cb      	lsls	r3, r1, #3
 8002988:	4651      	mov	r1, sl
 800298a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800298e:	4651      	mov	r1, sl
 8002990:	00ca      	lsls	r2, r1, #3
 8002992:	4610      	mov	r0, r2
 8002994:	4619      	mov	r1, r3
 8002996:	4603      	mov	r3, r0
 8002998:	4642      	mov	r2, r8
 800299a:	189b      	adds	r3, r3, r2
 800299c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800299e:	464b      	mov	r3, r9
 80029a0:	460a      	mov	r2, r1
 80029a2:	eb42 0303 	adc.w	r3, r2, r3
 80029a6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80029a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029ac:	685b      	ldr	r3, [r3, #4]
 80029ae:	2200      	movs	r2, #0
 80029b0:	663b      	str	r3, [r7, #96]	@ 0x60
 80029b2:	667a      	str	r2, [r7, #100]	@ 0x64
 80029b4:	f04f 0200 	mov.w	r2, #0
 80029b8:	f04f 0300 	mov.w	r3, #0
 80029bc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80029c0:	4649      	mov	r1, r9
 80029c2:	008b      	lsls	r3, r1, #2
 80029c4:	4641      	mov	r1, r8
 80029c6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80029ca:	4641      	mov	r1, r8
 80029cc:	008a      	lsls	r2, r1, #2
 80029ce:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80029d2:	f7fd fc55 	bl	8000280 <__aeabi_uldivmod>
 80029d6:	4602      	mov	r2, r0
 80029d8:	460b      	mov	r3, r1
 80029da:	4b0d      	ldr	r3, [pc, #52]	@ (8002a10 <UART_SetConfig+0x4e4>)
 80029dc:	fba3 1302 	umull	r1, r3, r3, r2
 80029e0:	095b      	lsrs	r3, r3, #5
 80029e2:	2164      	movs	r1, #100	@ 0x64
 80029e4:	fb01 f303 	mul.w	r3, r1, r3
 80029e8:	1ad3      	subs	r3, r2, r3
 80029ea:	011b      	lsls	r3, r3, #4
 80029ec:	3332      	adds	r3, #50	@ 0x32
 80029ee:	4a08      	ldr	r2, [pc, #32]	@ (8002a10 <UART_SetConfig+0x4e4>)
 80029f0:	fba2 2303 	umull	r2, r3, r2, r3
 80029f4:	095b      	lsrs	r3, r3, #5
 80029f6:	f003 020f 	and.w	r2, r3, #15
 80029fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4422      	add	r2, r4
 8002a02:	609a      	str	r2, [r3, #8]
}
 8002a04:	bf00      	nop
 8002a06:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a10:	51eb851f 	.word	0x51eb851f

08002a14 <std>:
 8002a14:	2300      	movs	r3, #0
 8002a16:	b510      	push	{r4, lr}
 8002a18:	4604      	mov	r4, r0
 8002a1a:	e9c0 3300 	strd	r3, r3, [r0]
 8002a1e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002a22:	6083      	str	r3, [r0, #8]
 8002a24:	8181      	strh	r1, [r0, #12]
 8002a26:	6643      	str	r3, [r0, #100]	@ 0x64
 8002a28:	81c2      	strh	r2, [r0, #14]
 8002a2a:	6183      	str	r3, [r0, #24]
 8002a2c:	4619      	mov	r1, r3
 8002a2e:	2208      	movs	r2, #8
 8002a30:	305c      	adds	r0, #92	@ 0x5c
 8002a32:	f000 f9f9 	bl	8002e28 <memset>
 8002a36:	4b0d      	ldr	r3, [pc, #52]	@ (8002a6c <std+0x58>)
 8002a38:	6263      	str	r3, [r4, #36]	@ 0x24
 8002a3a:	4b0d      	ldr	r3, [pc, #52]	@ (8002a70 <std+0x5c>)
 8002a3c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002a3e:	4b0d      	ldr	r3, [pc, #52]	@ (8002a74 <std+0x60>)
 8002a40:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002a42:	4b0d      	ldr	r3, [pc, #52]	@ (8002a78 <std+0x64>)
 8002a44:	6323      	str	r3, [r4, #48]	@ 0x30
 8002a46:	4b0d      	ldr	r3, [pc, #52]	@ (8002a7c <std+0x68>)
 8002a48:	6224      	str	r4, [r4, #32]
 8002a4a:	429c      	cmp	r4, r3
 8002a4c:	d006      	beq.n	8002a5c <std+0x48>
 8002a4e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002a52:	4294      	cmp	r4, r2
 8002a54:	d002      	beq.n	8002a5c <std+0x48>
 8002a56:	33d0      	adds	r3, #208	@ 0xd0
 8002a58:	429c      	cmp	r4, r3
 8002a5a:	d105      	bne.n	8002a68 <std+0x54>
 8002a5c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002a60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002a64:	f000 ba58 	b.w	8002f18 <__retarget_lock_init_recursive>
 8002a68:	bd10      	pop	{r4, pc}
 8002a6a:	bf00      	nop
 8002a6c:	08002c79 	.word	0x08002c79
 8002a70:	08002c9b 	.word	0x08002c9b
 8002a74:	08002cd3 	.word	0x08002cd3
 8002a78:	08002cf7 	.word	0x08002cf7
 8002a7c:	20000138 	.word	0x20000138

08002a80 <stdio_exit_handler>:
 8002a80:	4a02      	ldr	r2, [pc, #8]	@ (8002a8c <stdio_exit_handler+0xc>)
 8002a82:	4903      	ldr	r1, [pc, #12]	@ (8002a90 <stdio_exit_handler+0x10>)
 8002a84:	4803      	ldr	r0, [pc, #12]	@ (8002a94 <stdio_exit_handler+0x14>)
 8002a86:	f000 b869 	b.w	8002b5c <_fwalk_sglue>
 8002a8a:	bf00      	nop
 8002a8c:	2000000c 	.word	0x2000000c
 8002a90:	080037b5 	.word	0x080037b5
 8002a94:	2000001c 	.word	0x2000001c

08002a98 <cleanup_stdio>:
 8002a98:	6841      	ldr	r1, [r0, #4]
 8002a9a:	4b0c      	ldr	r3, [pc, #48]	@ (8002acc <cleanup_stdio+0x34>)
 8002a9c:	4299      	cmp	r1, r3
 8002a9e:	b510      	push	{r4, lr}
 8002aa0:	4604      	mov	r4, r0
 8002aa2:	d001      	beq.n	8002aa8 <cleanup_stdio+0x10>
 8002aa4:	f000 fe86 	bl	80037b4 <_fflush_r>
 8002aa8:	68a1      	ldr	r1, [r4, #8]
 8002aaa:	4b09      	ldr	r3, [pc, #36]	@ (8002ad0 <cleanup_stdio+0x38>)
 8002aac:	4299      	cmp	r1, r3
 8002aae:	d002      	beq.n	8002ab6 <cleanup_stdio+0x1e>
 8002ab0:	4620      	mov	r0, r4
 8002ab2:	f000 fe7f 	bl	80037b4 <_fflush_r>
 8002ab6:	68e1      	ldr	r1, [r4, #12]
 8002ab8:	4b06      	ldr	r3, [pc, #24]	@ (8002ad4 <cleanup_stdio+0x3c>)
 8002aba:	4299      	cmp	r1, r3
 8002abc:	d004      	beq.n	8002ac8 <cleanup_stdio+0x30>
 8002abe:	4620      	mov	r0, r4
 8002ac0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002ac4:	f000 be76 	b.w	80037b4 <_fflush_r>
 8002ac8:	bd10      	pop	{r4, pc}
 8002aca:	bf00      	nop
 8002acc:	20000138 	.word	0x20000138
 8002ad0:	200001a0 	.word	0x200001a0
 8002ad4:	20000208 	.word	0x20000208

08002ad8 <global_stdio_init.part.0>:
 8002ad8:	b510      	push	{r4, lr}
 8002ada:	4b0b      	ldr	r3, [pc, #44]	@ (8002b08 <global_stdio_init.part.0+0x30>)
 8002adc:	4c0b      	ldr	r4, [pc, #44]	@ (8002b0c <global_stdio_init.part.0+0x34>)
 8002ade:	4a0c      	ldr	r2, [pc, #48]	@ (8002b10 <global_stdio_init.part.0+0x38>)
 8002ae0:	601a      	str	r2, [r3, #0]
 8002ae2:	4620      	mov	r0, r4
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	2104      	movs	r1, #4
 8002ae8:	f7ff ff94 	bl	8002a14 <std>
 8002aec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002af0:	2201      	movs	r2, #1
 8002af2:	2109      	movs	r1, #9
 8002af4:	f7ff ff8e 	bl	8002a14 <std>
 8002af8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002afc:	2202      	movs	r2, #2
 8002afe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002b02:	2112      	movs	r1, #18
 8002b04:	f7ff bf86 	b.w	8002a14 <std>
 8002b08:	20000270 	.word	0x20000270
 8002b0c:	20000138 	.word	0x20000138
 8002b10:	08002a81 	.word	0x08002a81

08002b14 <__sfp_lock_acquire>:
 8002b14:	4801      	ldr	r0, [pc, #4]	@ (8002b1c <__sfp_lock_acquire+0x8>)
 8002b16:	f000 ba00 	b.w	8002f1a <__retarget_lock_acquire_recursive>
 8002b1a:	bf00      	nop
 8002b1c:	20000279 	.word	0x20000279

08002b20 <__sfp_lock_release>:
 8002b20:	4801      	ldr	r0, [pc, #4]	@ (8002b28 <__sfp_lock_release+0x8>)
 8002b22:	f000 b9fb 	b.w	8002f1c <__retarget_lock_release_recursive>
 8002b26:	bf00      	nop
 8002b28:	20000279 	.word	0x20000279

08002b2c <__sinit>:
 8002b2c:	b510      	push	{r4, lr}
 8002b2e:	4604      	mov	r4, r0
 8002b30:	f7ff fff0 	bl	8002b14 <__sfp_lock_acquire>
 8002b34:	6a23      	ldr	r3, [r4, #32]
 8002b36:	b11b      	cbz	r3, 8002b40 <__sinit+0x14>
 8002b38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002b3c:	f7ff bff0 	b.w	8002b20 <__sfp_lock_release>
 8002b40:	4b04      	ldr	r3, [pc, #16]	@ (8002b54 <__sinit+0x28>)
 8002b42:	6223      	str	r3, [r4, #32]
 8002b44:	4b04      	ldr	r3, [pc, #16]	@ (8002b58 <__sinit+0x2c>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d1f5      	bne.n	8002b38 <__sinit+0xc>
 8002b4c:	f7ff ffc4 	bl	8002ad8 <global_stdio_init.part.0>
 8002b50:	e7f2      	b.n	8002b38 <__sinit+0xc>
 8002b52:	bf00      	nop
 8002b54:	08002a99 	.word	0x08002a99
 8002b58:	20000270 	.word	0x20000270

08002b5c <_fwalk_sglue>:
 8002b5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002b60:	4607      	mov	r7, r0
 8002b62:	4688      	mov	r8, r1
 8002b64:	4614      	mov	r4, r2
 8002b66:	2600      	movs	r6, #0
 8002b68:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002b6c:	f1b9 0901 	subs.w	r9, r9, #1
 8002b70:	d505      	bpl.n	8002b7e <_fwalk_sglue+0x22>
 8002b72:	6824      	ldr	r4, [r4, #0]
 8002b74:	2c00      	cmp	r4, #0
 8002b76:	d1f7      	bne.n	8002b68 <_fwalk_sglue+0xc>
 8002b78:	4630      	mov	r0, r6
 8002b7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002b7e:	89ab      	ldrh	r3, [r5, #12]
 8002b80:	2b01      	cmp	r3, #1
 8002b82:	d907      	bls.n	8002b94 <_fwalk_sglue+0x38>
 8002b84:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002b88:	3301      	adds	r3, #1
 8002b8a:	d003      	beq.n	8002b94 <_fwalk_sglue+0x38>
 8002b8c:	4629      	mov	r1, r5
 8002b8e:	4638      	mov	r0, r7
 8002b90:	47c0      	blx	r8
 8002b92:	4306      	orrs	r6, r0
 8002b94:	3568      	adds	r5, #104	@ 0x68
 8002b96:	e7e9      	b.n	8002b6c <_fwalk_sglue+0x10>

08002b98 <iprintf>:
 8002b98:	b40f      	push	{r0, r1, r2, r3}
 8002b9a:	b507      	push	{r0, r1, r2, lr}
 8002b9c:	4906      	ldr	r1, [pc, #24]	@ (8002bb8 <iprintf+0x20>)
 8002b9e:	ab04      	add	r3, sp, #16
 8002ba0:	6808      	ldr	r0, [r1, #0]
 8002ba2:	f853 2b04 	ldr.w	r2, [r3], #4
 8002ba6:	6881      	ldr	r1, [r0, #8]
 8002ba8:	9301      	str	r3, [sp, #4]
 8002baa:	f000 fadb 	bl	8003164 <_vfiprintf_r>
 8002bae:	b003      	add	sp, #12
 8002bb0:	f85d eb04 	ldr.w	lr, [sp], #4
 8002bb4:	b004      	add	sp, #16
 8002bb6:	4770      	bx	lr
 8002bb8:	20000018 	.word	0x20000018

08002bbc <_puts_r>:
 8002bbc:	6a03      	ldr	r3, [r0, #32]
 8002bbe:	b570      	push	{r4, r5, r6, lr}
 8002bc0:	6884      	ldr	r4, [r0, #8]
 8002bc2:	4605      	mov	r5, r0
 8002bc4:	460e      	mov	r6, r1
 8002bc6:	b90b      	cbnz	r3, 8002bcc <_puts_r+0x10>
 8002bc8:	f7ff ffb0 	bl	8002b2c <__sinit>
 8002bcc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002bce:	07db      	lsls	r3, r3, #31
 8002bd0:	d405      	bmi.n	8002bde <_puts_r+0x22>
 8002bd2:	89a3      	ldrh	r3, [r4, #12]
 8002bd4:	0598      	lsls	r0, r3, #22
 8002bd6:	d402      	bmi.n	8002bde <_puts_r+0x22>
 8002bd8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002bda:	f000 f99e 	bl	8002f1a <__retarget_lock_acquire_recursive>
 8002bde:	89a3      	ldrh	r3, [r4, #12]
 8002be0:	0719      	lsls	r1, r3, #28
 8002be2:	d502      	bpl.n	8002bea <_puts_r+0x2e>
 8002be4:	6923      	ldr	r3, [r4, #16]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d135      	bne.n	8002c56 <_puts_r+0x9a>
 8002bea:	4621      	mov	r1, r4
 8002bec:	4628      	mov	r0, r5
 8002bee:	f000 f8c5 	bl	8002d7c <__swsetup_r>
 8002bf2:	b380      	cbz	r0, 8002c56 <_puts_r+0x9a>
 8002bf4:	f04f 35ff 	mov.w	r5, #4294967295
 8002bf8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002bfa:	07da      	lsls	r2, r3, #31
 8002bfc:	d405      	bmi.n	8002c0a <_puts_r+0x4e>
 8002bfe:	89a3      	ldrh	r3, [r4, #12]
 8002c00:	059b      	lsls	r3, r3, #22
 8002c02:	d402      	bmi.n	8002c0a <_puts_r+0x4e>
 8002c04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002c06:	f000 f989 	bl	8002f1c <__retarget_lock_release_recursive>
 8002c0a:	4628      	mov	r0, r5
 8002c0c:	bd70      	pop	{r4, r5, r6, pc}
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	da04      	bge.n	8002c1c <_puts_r+0x60>
 8002c12:	69a2      	ldr	r2, [r4, #24]
 8002c14:	429a      	cmp	r2, r3
 8002c16:	dc17      	bgt.n	8002c48 <_puts_r+0x8c>
 8002c18:	290a      	cmp	r1, #10
 8002c1a:	d015      	beq.n	8002c48 <_puts_r+0x8c>
 8002c1c:	6823      	ldr	r3, [r4, #0]
 8002c1e:	1c5a      	adds	r2, r3, #1
 8002c20:	6022      	str	r2, [r4, #0]
 8002c22:	7019      	strb	r1, [r3, #0]
 8002c24:	68a3      	ldr	r3, [r4, #8]
 8002c26:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002c2a:	3b01      	subs	r3, #1
 8002c2c:	60a3      	str	r3, [r4, #8]
 8002c2e:	2900      	cmp	r1, #0
 8002c30:	d1ed      	bne.n	8002c0e <_puts_r+0x52>
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	da11      	bge.n	8002c5a <_puts_r+0x9e>
 8002c36:	4622      	mov	r2, r4
 8002c38:	210a      	movs	r1, #10
 8002c3a:	4628      	mov	r0, r5
 8002c3c:	f000 f85f 	bl	8002cfe <__swbuf_r>
 8002c40:	3001      	adds	r0, #1
 8002c42:	d0d7      	beq.n	8002bf4 <_puts_r+0x38>
 8002c44:	250a      	movs	r5, #10
 8002c46:	e7d7      	b.n	8002bf8 <_puts_r+0x3c>
 8002c48:	4622      	mov	r2, r4
 8002c4a:	4628      	mov	r0, r5
 8002c4c:	f000 f857 	bl	8002cfe <__swbuf_r>
 8002c50:	3001      	adds	r0, #1
 8002c52:	d1e7      	bne.n	8002c24 <_puts_r+0x68>
 8002c54:	e7ce      	b.n	8002bf4 <_puts_r+0x38>
 8002c56:	3e01      	subs	r6, #1
 8002c58:	e7e4      	b.n	8002c24 <_puts_r+0x68>
 8002c5a:	6823      	ldr	r3, [r4, #0]
 8002c5c:	1c5a      	adds	r2, r3, #1
 8002c5e:	6022      	str	r2, [r4, #0]
 8002c60:	220a      	movs	r2, #10
 8002c62:	701a      	strb	r2, [r3, #0]
 8002c64:	e7ee      	b.n	8002c44 <_puts_r+0x88>
	...

08002c68 <puts>:
 8002c68:	4b02      	ldr	r3, [pc, #8]	@ (8002c74 <puts+0xc>)
 8002c6a:	4601      	mov	r1, r0
 8002c6c:	6818      	ldr	r0, [r3, #0]
 8002c6e:	f7ff bfa5 	b.w	8002bbc <_puts_r>
 8002c72:	bf00      	nop
 8002c74:	20000018 	.word	0x20000018

08002c78 <__sread>:
 8002c78:	b510      	push	{r4, lr}
 8002c7a:	460c      	mov	r4, r1
 8002c7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c80:	f000 f8fc 	bl	8002e7c <_read_r>
 8002c84:	2800      	cmp	r0, #0
 8002c86:	bfab      	itete	ge
 8002c88:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002c8a:	89a3      	ldrhlt	r3, [r4, #12]
 8002c8c:	181b      	addge	r3, r3, r0
 8002c8e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002c92:	bfac      	ite	ge
 8002c94:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002c96:	81a3      	strhlt	r3, [r4, #12]
 8002c98:	bd10      	pop	{r4, pc}

08002c9a <__swrite>:
 8002c9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c9e:	461f      	mov	r7, r3
 8002ca0:	898b      	ldrh	r3, [r1, #12]
 8002ca2:	05db      	lsls	r3, r3, #23
 8002ca4:	4605      	mov	r5, r0
 8002ca6:	460c      	mov	r4, r1
 8002ca8:	4616      	mov	r6, r2
 8002caa:	d505      	bpl.n	8002cb8 <__swrite+0x1e>
 8002cac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002cb0:	2302      	movs	r3, #2
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	f000 f8d0 	bl	8002e58 <_lseek_r>
 8002cb8:	89a3      	ldrh	r3, [r4, #12]
 8002cba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002cbe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002cc2:	81a3      	strh	r3, [r4, #12]
 8002cc4:	4632      	mov	r2, r6
 8002cc6:	463b      	mov	r3, r7
 8002cc8:	4628      	mov	r0, r5
 8002cca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002cce:	f000 b8e7 	b.w	8002ea0 <_write_r>

08002cd2 <__sseek>:
 8002cd2:	b510      	push	{r4, lr}
 8002cd4:	460c      	mov	r4, r1
 8002cd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002cda:	f000 f8bd 	bl	8002e58 <_lseek_r>
 8002cde:	1c43      	adds	r3, r0, #1
 8002ce0:	89a3      	ldrh	r3, [r4, #12]
 8002ce2:	bf15      	itete	ne
 8002ce4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002ce6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002cea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002cee:	81a3      	strheq	r3, [r4, #12]
 8002cf0:	bf18      	it	ne
 8002cf2:	81a3      	strhne	r3, [r4, #12]
 8002cf4:	bd10      	pop	{r4, pc}

08002cf6 <__sclose>:
 8002cf6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002cfa:	f000 b89d 	b.w	8002e38 <_close_r>

08002cfe <__swbuf_r>:
 8002cfe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d00:	460e      	mov	r6, r1
 8002d02:	4614      	mov	r4, r2
 8002d04:	4605      	mov	r5, r0
 8002d06:	b118      	cbz	r0, 8002d10 <__swbuf_r+0x12>
 8002d08:	6a03      	ldr	r3, [r0, #32]
 8002d0a:	b90b      	cbnz	r3, 8002d10 <__swbuf_r+0x12>
 8002d0c:	f7ff ff0e 	bl	8002b2c <__sinit>
 8002d10:	69a3      	ldr	r3, [r4, #24]
 8002d12:	60a3      	str	r3, [r4, #8]
 8002d14:	89a3      	ldrh	r3, [r4, #12]
 8002d16:	071a      	lsls	r2, r3, #28
 8002d18:	d501      	bpl.n	8002d1e <__swbuf_r+0x20>
 8002d1a:	6923      	ldr	r3, [r4, #16]
 8002d1c:	b943      	cbnz	r3, 8002d30 <__swbuf_r+0x32>
 8002d1e:	4621      	mov	r1, r4
 8002d20:	4628      	mov	r0, r5
 8002d22:	f000 f82b 	bl	8002d7c <__swsetup_r>
 8002d26:	b118      	cbz	r0, 8002d30 <__swbuf_r+0x32>
 8002d28:	f04f 37ff 	mov.w	r7, #4294967295
 8002d2c:	4638      	mov	r0, r7
 8002d2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002d30:	6823      	ldr	r3, [r4, #0]
 8002d32:	6922      	ldr	r2, [r4, #16]
 8002d34:	1a98      	subs	r0, r3, r2
 8002d36:	6963      	ldr	r3, [r4, #20]
 8002d38:	b2f6      	uxtb	r6, r6
 8002d3a:	4283      	cmp	r3, r0
 8002d3c:	4637      	mov	r7, r6
 8002d3e:	dc05      	bgt.n	8002d4c <__swbuf_r+0x4e>
 8002d40:	4621      	mov	r1, r4
 8002d42:	4628      	mov	r0, r5
 8002d44:	f000 fd36 	bl	80037b4 <_fflush_r>
 8002d48:	2800      	cmp	r0, #0
 8002d4a:	d1ed      	bne.n	8002d28 <__swbuf_r+0x2a>
 8002d4c:	68a3      	ldr	r3, [r4, #8]
 8002d4e:	3b01      	subs	r3, #1
 8002d50:	60a3      	str	r3, [r4, #8]
 8002d52:	6823      	ldr	r3, [r4, #0]
 8002d54:	1c5a      	adds	r2, r3, #1
 8002d56:	6022      	str	r2, [r4, #0]
 8002d58:	701e      	strb	r6, [r3, #0]
 8002d5a:	6962      	ldr	r2, [r4, #20]
 8002d5c:	1c43      	adds	r3, r0, #1
 8002d5e:	429a      	cmp	r2, r3
 8002d60:	d004      	beq.n	8002d6c <__swbuf_r+0x6e>
 8002d62:	89a3      	ldrh	r3, [r4, #12]
 8002d64:	07db      	lsls	r3, r3, #31
 8002d66:	d5e1      	bpl.n	8002d2c <__swbuf_r+0x2e>
 8002d68:	2e0a      	cmp	r6, #10
 8002d6a:	d1df      	bne.n	8002d2c <__swbuf_r+0x2e>
 8002d6c:	4621      	mov	r1, r4
 8002d6e:	4628      	mov	r0, r5
 8002d70:	f000 fd20 	bl	80037b4 <_fflush_r>
 8002d74:	2800      	cmp	r0, #0
 8002d76:	d0d9      	beq.n	8002d2c <__swbuf_r+0x2e>
 8002d78:	e7d6      	b.n	8002d28 <__swbuf_r+0x2a>
	...

08002d7c <__swsetup_r>:
 8002d7c:	b538      	push	{r3, r4, r5, lr}
 8002d7e:	4b29      	ldr	r3, [pc, #164]	@ (8002e24 <__swsetup_r+0xa8>)
 8002d80:	4605      	mov	r5, r0
 8002d82:	6818      	ldr	r0, [r3, #0]
 8002d84:	460c      	mov	r4, r1
 8002d86:	b118      	cbz	r0, 8002d90 <__swsetup_r+0x14>
 8002d88:	6a03      	ldr	r3, [r0, #32]
 8002d8a:	b90b      	cbnz	r3, 8002d90 <__swsetup_r+0x14>
 8002d8c:	f7ff fece 	bl	8002b2c <__sinit>
 8002d90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002d94:	0719      	lsls	r1, r3, #28
 8002d96:	d422      	bmi.n	8002dde <__swsetup_r+0x62>
 8002d98:	06da      	lsls	r2, r3, #27
 8002d9a:	d407      	bmi.n	8002dac <__swsetup_r+0x30>
 8002d9c:	2209      	movs	r2, #9
 8002d9e:	602a      	str	r2, [r5, #0]
 8002da0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002da4:	81a3      	strh	r3, [r4, #12]
 8002da6:	f04f 30ff 	mov.w	r0, #4294967295
 8002daa:	e033      	b.n	8002e14 <__swsetup_r+0x98>
 8002dac:	0758      	lsls	r0, r3, #29
 8002dae:	d512      	bpl.n	8002dd6 <__swsetup_r+0x5a>
 8002db0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002db2:	b141      	cbz	r1, 8002dc6 <__swsetup_r+0x4a>
 8002db4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002db8:	4299      	cmp	r1, r3
 8002dba:	d002      	beq.n	8002dc2 <__swsetup_r+0x46>
 8002dbc:	4628      	mov	r0, r5
 8002dbe:	f000 f8af 	bl	8002f20 <_free_r>
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	6363      	str	r3, [r4, #52]	@ 0x34
 8002dc6:	89a3      	ldrh	r3, [r4, #12]
 8002dc8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8002dcc:	81a3      	strh	r3, [r4, #12]
 8002dce:	2300      	movs	r3, #0
 8002dd0:	6063      	str	r3, [r4, #4]
 8002dd2:	6923      	ldr	r3, [r4, #16]
 8002dd4:	6023      	str	r3, [r4, #0]
 8002dd6:	89a3      	ldrh	r3, [r4, #12]
 8002dd8:	f043 0308 	orr.w	r3, r3, #8
 8002ddc:	81a3      	strh	r3, [r4, #12]
 8002dde:	6923      	ldr	r3, [r4, #16]
 8002de0:	b94b      	cbnz	r3, 8002df6 <__swsetup_r+0x7a>
 8002de2:	89a3      	ldrh	r3, [r4, #12]
 8002de4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8002de8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002dec:	d003      	beq.n	8002df6 <__swsetup_r+0x7a>
 8002dee:	4621      	mov	r1, r4
 8002df0:	4628      	mov	r0, r5
 8002df2:	f000 fd2d 	bl	8003850 <__smakebuf_r>
 8002df6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002dfa:	f013 0201 	ands.w	r2, r3, #1
 8002dfe:	d00a      	beq.n	8002e16 <__swsetup_r+0x9a>
 8002e00:	2200      	movs	r2, #0
 8002e02:	60a2      	str	r2, [r4, #8]
 8002e04:	6962      	ldr	r2, [r4, #20]
 8002e06:	4252      	negs	r2, r2
 8002e08:	61a2      	str	r2, [r4, #24]
 8002e0a:	6922      	ldr	r2, [r4, #16]
 8002e0c:	b942      	cbnz	r2, 8002e20 <__swsetup_r+0xa4>
 8002e0e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8002e12:	d1c5      	bne.n	8002da0 <__swsetup_r+0x24>
 8002e14:	bd38      	pop	{r3, r4, r5, pc}
 8002e16:	0799      	lsls	r1, r3, #30
 8002e18:	bf58      	it	pl
 8002e1a:	6962      	ldrpl	r2, [r4, #20]
 8002e1c:	60a2      	str	r2, [r4, #8]
 8002e1e:	e7f4      	b.n	8002e0a <__swsetup_r+0x8e>
 8002e20:	2000      	movs	r0, #0
 8002e22:	e7f7      	b.n	8002e14 <__swsetup_r+0x98>
 8002e24:	20000018 	.word	0x20000018

08002e28 <memset>:
 8002e28:	4402      	add	r2, r0
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	d100      	bne.n	8002e32 <memset+0xa>
 8002e30:	4770      	bx	lr
 8002e32:	f803 1b01 	strb.w	r1, [r3], #1
 8002e36:	e7f9      	b.n	8002e2c <memset+0x4>

08002e38 <_close_r>:
 8002e38:	b538      	push	{r3, r4, r5, lr}
 8002e3a:	4d06      	ldr	r5, [pc, #24]	@ (8002e54 <_close_r+0x1c>)
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	4604      	mov	r4, r0
 8002e40:	4608      	mov	r0, r1
 8002e42:	602b      	str	r3, [r5, #0]
 8002e44:	f7fd fec4 	bl	8000bd0 <_close>
 8002e48:	1c43      	adds	r3, r0, #1
 8002e4a:	d102      	bne.n	8002e52 <_close_r+0x1a>
 8002e4c:	682b      	ldr	r3, [r5, #0]
 8002e4e:	b103      	cbz	r3, 8002e52 <_close_r+0x1a>
 8002e50:	6023      	str	r3, [r4, #0]
 8002e52:	bd38      	pop	{r3, r4, r5, pc}
 8002e54:	20000274 	.word	0x20000274

08002e58 <_lseek_r>:
 8002e58:	b538      	push	{r3, r4, r5, lr}
 8002e5a:	4d07      	ldr	r5, [pc, #28]	@ (8002e78 <_lseek_r+0x20>)
 8002e5c:	4604      	mov	r4, r0
 8002e5e:	4608      	mov	r0, r1
 8002e60:	4611      	mov	r1, r2
 8002e62:	2200      	movs	r2, #0
 8002e64:	602a      	str	r2, [r5, #0]
 8002e66:	461a      	mov	r2, r3
 8002e68:	f7fd fed9 	bl	8000c1e <_lseek>
 8002e6c:	1c43      	adds	r3, r0, #1
 8002e6e:	d102      	bne.n	8002e76 <_lseek_r+0x1e>
 8002e70:	682b      	ldr	r3, [r5, #0]
 8002e72:	b103      	cbz	r3, 8002e76 <_lseek_r+0x1e>
 8002e74:	6023      	str	r3, [r4, #0]
 8002e76:	bd38      	pop	{r3, r4, r5, pc}
 8002e78:	20000274 	.word	0x20000274

08002e7c <_read_r>:
 8002e7c:	b538      	push	{r3, r4, r5, lr}
 8002e7e:	4d07      	ldr	r5, [pc, #28]	@ (8002e9c <_read_r+0x20>)
 8002e80:	4604      	mov	r4, r0
 8002e82:	4608      	mov	r0, r1
 8002e84:	4611      	mov	r1, r2
 8002e86:	2200      	movs	r2, #0
 8002e88:	602a      	str	r2, [r5, #0]
 8002e8a:	461a      	mov	r2, r3
 8002e8c:	f7fd fe67 	bl	8000b5e <_read>
 8002e90:	1c43      	adds	r3, r0, #1
 8002e92:	d102      	bne.n	8002e9a <_read_r+0x1e>
 8002e94:	682b      	ldr	r3, [r5, #0]
 8002e96:	b103      	cbz	r3, 8002e9a <_read_r+0x1e>
 8002e98:	6023      	str	r3, [r4, #0]
 8002e9a:	bd38      	pop	{r3, r4, r5, pc}
 8002e9c:	20000274 	.word	0x20000274

08002ea0 <_write_r>:
 8002ea0:	b538      	push	{r3, r4, r5, lr}
 8002ea2:	4d07      	ldr	r5, [pc, #28]	@ (8002ec0 <_write_r+0x20>)
 8002ea4:	4604      	mov	r4, r0
 8002ea6:	4608      	mov	r0, r1
 8002ea8:	4611      	mov	r1, r2
 8002eaa:	2200      	movs	r2, #0
 8002eac:	602a      	str	r2, [r5, #0]
 8002eae:	461a      	mov	r2, r3
 8002eb0:	f7fd fe72 	bl	8000b98 <_write>
 8002eb4:	1c43      	adds	r3, r0, #1
 8002eb6:	d102      	bne.n	8002ebe <_write_r+0x1e>
 8002eb8:	682b      	ldr	r3, [r5, #0]
 8002eba:	b103      	cbz	r3, 8002ebe <_write_r+0x1e>
 8002ebc:	6023      	str	r3, [r4, #0]
 8002ebe:	bd38      	pop	{r3, r4, r5, pc}
 8002ec0:	20000274 	.word	0x20000274

08002ec4 <__errno>:
 8002ec4:	4b01      	ldr	r3, [pc, #4]	@ (8002ecc <__errno+0x8>)
 8002ec6:	6818      	ldr	r0, [r3, #0]
 8002ec8:	4770      	bx	lr
 8002eca:	bf00      	nop
 8002ecc:	20000018 	.word	0x20000018

08002ed0 <__libc_init_array>:
 8002ed0:	b570      	push	{r4, r5, r6, lr}
 8002ed2:	4d0d      	ldr	r5, [pc, #52]	@ (8002f08 <__libc_init_array+0x38>)
 8002ed4:	4c0d      	ldr	r4, [pc, #52]	@ (8002f0c <__libc_init_array+0x3c>)
 8002ed6:	1b64      	subs	r4, r4, r5
 8002ed8:	10a4      	asrs	r4, r4, #2
 8002eda:	2600      	movs	r6, #0
 8002edc:	42a6      	cmp	r6, r4
 8002ede:	d109      	bne.n	8002ef4 <__libc_init_array+0x24>
 8002ee0:	4d0b      	ldr	r5, [pc, #44]	@ (8002f10 <__libc_init_array+0x40>)
 8002ee2:	4c0c      	ldr	r4, [pc, #48]	@ (8002f14 <__libc_init_array+0x44>)
 8002ee4:	f000 fd22 	bl	800392c <_init>
 8002ee8:	1b64      	subs	r4, r4, r5
 8002eea:	10a4      	asrs	r4, r4, #2
 8002eec:	2600      	movs	r6, #0
 8002eee:	42a6      	cmp	r6, r4
 8002ef0:	d105      	bne.n	8002efe <__libc_init_array+0x2e>
 8002ef2:	bd70      	pop	{r4, r5, r6, pc}
 8002ef4:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ef8:	4798      	blx	r3
 8002efa:	3601      	adds	r6, #1
 8002efc:	e7ee      	b.n	8002edc <__libc_init_array+0xc>
 8002efe:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f02:	4798      	blx	r3
 8002f04:	3601      	adds	r6, #1
 8002f06:	e7f2      	b.n	8002eee <__libc_init_array+0x1e>
 8002f08:	080039f8 	.word	0x080039f8
 8002f0c:	080039f8 	.word	0x080039f8
 8002f10:	080039f8 	.word	0x080039f8
 8002f14:	080039fc 	.word	0x080039fc

08002f18 <__retarget_lock_init_recursive>:
 8002f18:	4770      	bx	lr

08002f1a <__retarget_lock_acquire_recursive>:
 8002f1a:	4770      	bx	lr

08002f1c <__retarget_lock_release_recursive>:
 8002f1c:	4770      	bx	lr
	...

08002f20 <_free_r>:
 8002f20:	b538      	push	{r3, r4, r5, lr}
 8002f22:	4605      	mov	r5, r0
 8002f24:	2900      	cmp	r1, #0
 8002f26:	d041      	beq.n	8002fac <_free_r+0x8c>
 8002f28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002f2c:	1f0c      	subs	r4, r1, #4
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	bfb8      	it	lt
 8002f32:	18e4      	addlt	r4, r4, r3
 8002f34:	f000 f8e0 	bl	80030f8 <__malloc_lock>
 8002f38:	4a1d      	ldr	r2, [pc, #116]	@ (8002fb0 <_free_r+0x90>)
 8002f3a:	6813      	ldr	r3, [r2, #0]
 8002f3c:	b933      	cbnz	r3, 8002f4c <_free_r+0x2c>
 8002f3e:	6063      	str	r3, [r4, #4]
 8002f40:	6014      	str	r4, [r2, #0]
 8002f42:	4628      	mov	r0, r5
 8002f44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002f48:	f000 b8dc 	b.w	8003104 <__malloc_unlock>
 8002f4c:	42a3      	cmp	r3, r4
 8002f4e:	d908      	bls.n	8002f62 <_free_r+0x42>
 8002f50:	6820      	ldr	r0, [r4, #0]
 8002f52:	1821      	adds	r1, r4, r0
 8002f54:	428b      	cmp	r3, r1
 8002f56:	bf01      	itttt	eq
 8002f58:	6819      	ldreq	r1, [r3, #0]
 8002f5a:	685b      	ldreq	r3, [r3, #4]
 8002f5c:	1809      	addeq	r1, r1, r0
 8002f5e:	6021      	streq	r1, [r4, #0]
 8002f60:	e7ed      	b.n	8002f3e <_free_r+0x1e>
 8002f62:	461a      	mov	r2, r3
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	b10b      	cbz	r3, 8002f6c <_free_r+0x4c>
 8002f68:	42a3      	cmp	r3, r4
 8002f6a:	d9fa      	bls.n	8002f62 <_free_r+0x42>
 8002f6c:	6811      	ldr	r1, [r2, #0]
 8002f6e:	1850      	adds	r0, r2, r1
 8002f70:	42a0      	cmp	r0, r4
 8002f72:	d10b      	bne.n	8002f8c <_free_r+0x6c>
 8002f74:	6820      	ldr	r0, [r4, #0]
 8002f76:	4401      	add	r1, r0
 8002f78:	1850      	adds	r0, r2, r1
 8002f7a:	4283      	cmp	r3, r0
 8002f7c:	6011      	str	r1, [r2, #0]
 8002f7e:	d1e0      	bne.n	8002f42 <_free_r+0x22>
 8002f80:	6818      	ldr	r0, [r3, #0]
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	6053      	str	r3, [r2, #4]
 8002f86:	4408      	add	r0, r1
 8002f88:	6010      	str	r0, [r2, #0]
 8002f8a:	e7da      	b.n	8002f42 <_free_r+0x22>
 8002f8c:	d902      	bls.n	8002f94 <_free_r+0x74>
 8002f8e:	230c      	movs	r3, #12
 8002f90:	602b      	str	r3, [r5, #0]
 8002f92:	e7d6      	b.n	8002f42 <_free_r+0x22>
 8002f94:	6820      	ldr	r0, [r4, #0]
 8002f96:	1821      	adds	r1, r4, r0
 8002f98:	428b      	cmp	r3, r1
 8002f9a:	bf04      	itt	eq
 8002f9c:	6819      	ldreq	r1, [r3, #0]
 8002f9e:	685b      	ldreq	r3, [r3, #4]
 8002fa0:	6063      	str	r3, [r4, #4]
 8002fa2:	bf04      	itt	eq
 8002fa4:	1809      	addeq	r1, r1, r0
 8002fa6:	6021      	streq	r1, [r4, #0]
 8002fa8:	6054      	str	r4, [r2, #4]
 8002faa:	e7ca      	b.n	8002f42 <_free_r+0x22>
 8002fac:	bd38      	pop	{r3, r4, r5, pc}
 8002fae:	bf00      	nop
 8002fb0:	20000280 	.word	0x20000280

08002fb4 <sbrk_aligned>:
 8002fb4:	b570      	push	{r4, r5, r6, lr}
 8002fb6:	4e0f      	ldr	r6, [pc, #60]	@ (8002ff4 <sbrk_aligned+0x40>)
 8002fb8:	460c      	mov	r4, r1
 8002fba:	6831      	ldr	r1, [r6, #0]
 8002fbc:	4605      	mov	r5, r0
 8002fbe:	b911      	cbnz	r1, 8002fc6 <sbrk_aligned+0x12>
 8002fc0:	f000 fca4 	bl	800390c <_sbrk_r>
 8002fc4:	6030      	str	r0, [r6, #0]
 8002fc6:	4621      	mov	r1, r4
 8002fc8:	4628      	mov	r0, r5
 8002fca:	f000 fc9f 	bl	800390c <_sbrk_r>
 8002fce:	1c43      	adds	r3, r0, #1
 8002fd0:	d103      	bne.n	8002fda <sbrk_aligned+0x26>
 8002fd2:	f04f 34ff 	mov.w	r4, #4294967295
 8002fd6:	4620      	mov	r0, r4
 8002fd8:	bd70      	pop	{r4, r5, r6, pc}
 8002fda:	1cc4      	adds	r4, r0, #3
 8002fdc:	f024 0403 	bic.w	r4, r4, #3
 8002fe0:	42a0      	cmp	r0, r4
 8002fe2:	d0f8      	beq.n	8002fd6 <sbrk_aligned+0x22>
 8002fe4:	1a21      	subs	r1, r4, r0
 8002fe6:	4628      	mov	r0, r5
 8002fe8:	f000 fc90 	bl	800390c <_sbrk_r>
 8002fec:	3001      	adds	r0, #1
 8002fee:	d1f2      	bne.n	8002fd6 <sbrk_aligned+0x22>
 8002ff0:	e7ef      	b.n	8002fd2 <sbrk_aligned+0x1e>
 8002ff2:	bf00      	nop
 8002ff4:	2000027c 	.word	0x2000027c

08002ff8 <_malloc_r>:
 8002ff8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002ffc:	1ccd      	adds	r5, r1, #3
 8002ffe:	f025 0503 	bic.w	r5, r5, #3
 8003002:	3508      	adds	r5, #8
 8003004:	2d0c      	cmp	r5, #12
 8003006:	bf38      	it	cc
 8003008:	250c      	movcc	r5, #12
 800300a:	2d00      	cmp	r5, #0
 800300c:	4606      	mov	r6, r0
 800300e:	db01      	blt.n	8003014 <_malloc_r+0x1c>
 8003010:	42a9      	cmp	r1, r5
 8003012:	d904      	bls.n	800301e <_malloc_r+0x26>
 8003014:	230c      	movs	r3, #12
 8003016:	6033      	str	r3, [r6, #0]
 8003018:	2000      	movs	r0, #0
 800301a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800301e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80030f4 <_malloc_r+0xfc>
 8003022:	f000 f869 	bl	80030f8 <__malloc_lock>
 8003026:	f8d8 3000 	ldr.w	r3, [r8]
 800302a:	461c      	mov	r4, r3
 800302c:	bb44      	cbnz	r4, 8003080 <_malloc_r+0x88>
 800302e:	4629      	mov	r1, r5
 8003030:	4630      	mov	r0, r6
 8003032:	f7ff ffbf 	bl	8002fb4 <sbrk_aligned>
 8003036:	1c43      	adds	r3, r0, #1
 8003038:	4604      	mov	r4, r0
 800303a:	d158      	bne.n	80030ee <_malloc_r+0xf6>
 800303c:	f8d8 4000 	ldr.w	r4, [r8]
 8003040:	4627      	mov	r7, r4
 8003042:	2f00      	cmp	r7, #0
 8003044:	d143      	bne.n	80030ce <_malloc_r+0xd6>
 8003046:	2c00      	cmp	r4, #0
 8003048:	d04b      	beq.n	80030e2 <_malloc_r+0xea>
 800304a:	6823      	ldr	r3, [r4, #0]
 800304c:	4639      	mov	r1, r7
 800304e:	4630      	mov	r0, r6
 8003050:	eb04 0903 	add.w	r9, r4, r3
 8003054:	f000 fc5a 	bl	800390c <_sbrk_r>
 8003058:	4581      	cmp	r9, r0
 800305a:	d142      	bne.n	80030e2 <_malloc_r+0xea>
 800305c:	6821      	ldr	r1, [r4, #0]
 800305e:	1a6d      	subs	r5, r5, r1
 8003060:	4629      	mov	r1, r5
 8003062:	4630      	mov	r0, r6
 8003064:	f7ff ffa6 	bl	8002fb4 <sbrk_aligned>
 8003068:	3001      	adds	r0, #1
 800306a:	d03a      	beq.n	80030e2 <_malloc_r+0xea>
 800306c:	6823      	ldr	r3, [r4, #0]
 800306e:	442b      	add	r3, r5
 8003070:	6023      	str	r3, [r4, #0]
 8003072:	f8d8 3000 	ldr.w	r3, [r8]
 8003076:	685a      	ldr	r2, [r3, #4]
 8003078:	bb62      	cbnz	r2, 80030d4 <_malloc_r+0xdc>
 800307a:	f8c8 7000 	str.w	r7, [r8]
 800307e:	e00f      	b.n	80030a0 <_malloc_r+0xa8>
 8003080:	6822      	ldr	r2, [r4, #0]
 8003082:	1b52      	subs	r2, r2, r5
 8003084:	d420      	bmi.n	80030c8 <_malloc_r+0xd0>
 8003086:	2a0b      	cmp	r2, #11
 8003088:	d917      	bls.n	80030ba <_malloc_r+0xc2>
 800308a:	1961      	adds	r1, r4, r5
 800308c:	42a3      	cmp	r3, r4
 800308e:	6025      	str	r5, [r4, #0]
 8003090:	bf18      	it	ne
 8003092:	6059      	strne	r1, [r3, #4]
 8003094:	6863      	ldr	r3, [r4, #4]
 8003096:	bf08      	it	eq
 8003098:	f8c8 1000 	streq.w	r1, [r8]
 800309c:	5162      	str	r2, [r4, r5]
 800309e:	604b      	str	r3, [r1, #4]
 80030a0:	4630      	mov	r0, r6
 80030a2:	f000 f82f 	bl	8003104 <__malloc_unlock>
 80030a6:	f104 000b 	add.w	r0, r4, #11
 80030aa:	1d23      	adds	r3, r4, #4
 80030ac:	f020 0007 	bic.w	r0, r0, #7
 80030b0:	1ac2      	subs	r2, r0, r3
 80030b2:	bf1c      	itt	ne
 80030b4:	1a1b      	subne	r3, r3, r0
 80030b6:	50a3      	strne	r3, [r4, r2]
 80030b8:	e7af      	b.n	800301a <_malloc_r+0x22>
 80030ba:	6862      	ldr	r2, [r4, #4]
 80030bc:	42a3      	cmp	r3, r4
 80030be:	bf0c      	ite	eq
 80030c0:	f8c8 2000 	streq.w	r2, [r8]
 80030c4:	605a      	strne	r2, [r3, #4]
 80030c6:	e7eb      	b.n	80030a0 <_malloc_r+0xa8>
 80030c8:	4623      	mov	r3, r4
 80030ca:	6864      	ldr	r4, [r4, #4]
 80030cc:	e7ae      	b.n	800302c <_malloc_r+0x34>
 80030ce:	463c      	mov	r4, r7
 80030d0:	687f      	ldr	r7, [r7, #4]
 80030d2:	e7b6      	b.n	8003042 <_malloc_r+0x4a>
 80030d4:	461a      	mov	r2, r3
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	42a3      	cmp	r3, r4
 80030da:	d1fb      	bne.n	80030d4 <_malloc_r+0xdc>
 80030dc:	2300      	movs	r3, #0
 80030de:	6053      	str	r3, [r2, #4]
 80030e0:	e7de      	b.n	80030a0 <_malloc_r+0xa8>
 80030e2:	230c      	movs	r3, #12
 80030e4:	6033      	str	r3, [r6, #0]
 80030e6:	4630      	mov	r0, r6
 80030e8:	f000 f80c 	bl	8003104 <__malloc_unlock>
 80030ec:	e794      	b.n	8003018 <_malloc_r+0x20>
 80030ee:	6005      	str	r5, [r0, #0]
 80030f0:	e7d6      	b.n	80030a0 <_malloc_r+0xa8>
 80030f2:	bf00      	nop
 80030f4:	20000280 	.word	0x20000280

080030f8 <__malloc_lock>:
 80030f8:	4801      	ldr	r0, [pc, #4]	@ (8003100 <__malloc_lock+0x8>)
 80030fa:	f7ff bf0e 	b.w	8002f1a <__retarget_lock_acquire_recursive>
 80030fe:	bf00      	nop
 8003100:	20000278 	.word	0x20000278

08003104 <__malloc_unlock>:
 8003104:	4801      	ldr	r0, [pc, #4]	@ (800310c <__malloc_unlock+0x8>)
 8003106:	f7ff bf09 	b.w	8002f1c <__retarget_lock_release_recursive>
 800310a:	bf00      	nop
 800310c:	20000278 	.word	0x20000278

08003110 <__sfputc_r>:
 8003110:	6893      	ldr	r3, [r2, #8]
 8003112:	3b01      	subs	r3, #1
 8003114:	2b00      	cmp	r3, #0
 8003116:	b410      	push	{r4}
 8003118:	6093      	str	r3, [r2, #8]
 800311a:	da08      	bge.n	800312e <__sfputc_r+0x1e>
 800311c:	6994      	ldr	r4, [r2, #24]
 800311e:	42a3      	cmp	r3, r4
 8003120:	db01      	blt.n	8003126 <__sfputc_r+0x16>
 8003122:	290a      	cmp	r1, #10
 8003124:	d103      	bne.n	800312e <__sfputc_r+0x1e>
 8003126:	f85d 4b04 	ldr.w	r4, [sp], #4
 800312a:	f7ff bde8 	b.w	8002cfe <__swbuf_r>
 800312e:	6813      	ldr	r3, [r2, #0]
 8003130:	1c58      	adds	r0, r3, #1
 8003132:	6010      	str	r0, [r2, #0]
 8003134:	7019      	strb	r1, [r3, #0]
 8003136:	4608      	mov	r0, r1
 8003138:	f85d 4b04 	ldr.w	r4, [sp], #4
 800313c:	4770      	bx	lr

0800313e <__sfputs_r>:
 800313e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003140:	4606      	mov	r6, r0
 8003142:	460f      	mov	r7, r1
 8003144:	4614      	mov	r4, r2
 8003146:	18d5      	adds	r5, r2, r3
 8003148:	42ac      	cmp	r4, r5
 800314a:	d101      	bne.n	8003150 <__sfputs_r+0x12>
 800314c:	2000      	movs	r0, #0
 800314e:	e007      	b.n	8003160 <__sfputs_r+0x22>
 8003150:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003154:	463a      	mov	r2, r7
 8003156:	4630      	mov	r0, r6
 8003158:	f7ff ffda 	bl	8003110 <__sfputc_r>
 800315c:	1c43      	adds	r3, r0, #1
 800315e:	d1f3      	bne.n	8003148 <__sfputs_r+0xa>
 8003160:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003164 <_vfiprintf_r>:
 8003164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003168:	460d      	mov	r5, r1
 800316a:	b09d      	sub	sp, #116	@ 0x74
 800316c:	4614      	mov	r4, r2
 800316e:	4698      	mov	r8, r3
 8003170:	4606      	mov	r6, r0
 8003172:	b118      	cbz	r0, 800317c <_vfiprintf_r+0x18>
 8003174:	6a03      	ldr	r3, [r0, #32]
 8003176:	b90b      	cbnz	r3, 800317c <_vfiprintf_r+0x18>
 8003178:	f7ff fcd8 	bl	8002b2c <__sinit>
 800317c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800317e:	07d9      	lsls	r1, r3, #31
 8003180:	d405      	bmi.n	800318e <_vfiprintf_r+0x2a>
 8003182:	89ab      	ldrh	r3, [r5, #12]
 8003184:	059a      	lsls	r2, r3, #22
 8003186:	d402      	bmi.n	800318e <_vfiprintf_r+0x2a>
 8003188:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800318a:	f7ff fec6 	bl	8002f1a <__retarget_lock_acquire_recursive>
 800318e:	89ab      	ldrh	r3, [r5, #12]
 8003190:	071b      	lsls	r3, r3, #28
 8003192:	d501      	bpl.n	8003198 <_vfiprintf_r+0x34>
 8003194:	692b      	ldr	r3, [r5, #16]
 8003196:	b99b      	cbnz	r3, 80031c0 <_vfiprintf_r+0x5c>
 8003198:	4629      	mov	r1, r5
 800319a:	4630      	mov	r0, r6
 800319c:	f7ff fdee 	bl	8002d7c <__swsetup_r>
 80031a0:	b170      	cbz	r0, 80031c0 <_vfiprintf_r+0x5c>
 80031a2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80031a4:	07dc      	lsls	r4, r3, #31
 80031a6:	d504      	bpl.n	80031b2 <_vfiprintf_r+0x4e>
 80031a8:	f04f 30ff 	mov.w	r0, #4294967295
 80031ac:	b01d      	add	sp, #116	@ 0x74
 80031ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80031b2:	89ab      	ldrh	r3, [r5, #12]
 80031b4:	0598      	lsls	r0, r3, #22
 80031b6:	d4f7      	bmi.n	80031a8 <_vfiprintf_r+0x44>
 80031b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80031ba:	f7ff feaf 	bl	8002f1c <__retarget_lock_release_recursive>
 80031be:	e7f3      	b.n	80031a8 <_vfiprintf_r+0x44>
 80031c0:	2300      	movs	r3, #0
 80031c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80031c4:	2320      	movs	r3, #32
 80031c6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80031ca:	f8cd 800c 	str.w	r8, [sp, #12]
 80031ce:	2330      	movs	r3, #48	@ 0x30
 80031d0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8003380 <_vfiprintf_r+0x21c>
 80031d4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80031d8:	f04f 0901 	mov.w	r9, #1
 80031dc:	4623      	mov	r3, r4
 80031de:	469a      	mov	sl, r3
 80031e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80031e4:	b10a      	cbz	r2, 80031ea <_vfiprintf_r+0x86>
 80031e6:	2a25      	cmp	r2, #37	@ 0x25
 80031e8:	d1f9      	bne.n	80031de <_vfiprintf_r+0x7a>
 80031ea:	ebba 0b04 	subs.w	fp, sl, r4
 80031ee:	d00b      	beq.n	8003208 <_vfiprintf_r+0xa4>
 80031f0:	465b      	mov	r3, fp
 80031f2:	4622      	mov	r2, r4
 80031f4:	4629      	mov	r1, r5
 80031f6:	4630      	mov	r0, r6
 80031f8:	f7ff ffa1 	bl	800313e <__sfputs_r>
 80031fc:	3001      	adds	r0, #1
 80031fe:	f000 80a7 	beq.w	8003350 <_vfiprintf_r+0x1ec>
 8003202:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003204:	445a      	add	r2, fp
 8003206:	9209      	str	r2, [sp, #36]	@ 0x24
 8003208:	f89a 3000 	ldrb.w	r3, [sl]
 800320c:	2b00      	cmp	r3, #0
 800320e:	f000 809f 	beq.w	8003350 <_vfiprintf_r+0x1ec>
 8003212:	2300      	movs	r3, #0
 8003214:	f04f 32ff 	mov.w	r2, #4294967295
 8003218:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800321c:	f10a 0a01 	add.w	sl, sl, #1
 8003220:	9304      	str	r3, [sp, #16]
 8003222:	9307      	str	r3, [sp, #28]
 8003224:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003228:	931a      	str	r3, [sp, #104]	@ 0x68
 800322a:	4654      	mov	r4, sl
 800322c:	2205      	movs	r2, #5
 800322e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003232:	4853      	ldr	r0, [pc, #332]	@ (8003380 <_vfiprintf_r+0x21c>)
 8003234:	f7fc ffd4 	bl	80001e0 <memchr>
 8003238:	9a04      	ldr	r2, [sp, #16]
 800323a:	b9d8      	cbnz	r0, 8003274 <_vfiprintf_r+0x110>
 800323c:	06d1      	lsls	r1, r2, #27
 800323e:	bf44      	itt	mi
 8003240:	2320      	movmi	r3, #32
 8003242:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003246:	0713      	lsls	r3, r2, #28
 8003248:	bf44      	itt	mi
 800324a:	232b      	movmi	r3, #43	@ 0x2b
 800324c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003250:	f89a 3000 	ldrb.w	r3, [sl]
 8003254:	2b2a      	cmp	r3, #42	@ 0x2a
 8003256:	d015      	beq.n	8003284 <_vfiprintf_r+0x120>
 8003258:	9a07      	ldr	r2, [sp, #28]
 800325a:	4654      	mov	r4, sl
 800325c:	2000      	movs	r0, #0
 800325e:	f04f 0c0a 	mov.w	ip, #10
 8003262:	4621      	mov	r1, r4
 8003264:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003268:	3b30      	subs	r3, #48	@ 0x30
 800326a:	2b09      	cmp	r3, #9
 800326c:	d94b      	bls.n	8003306 <_vfiprintf_r+0x1a2>
 800326e:	b1b0      	cbz	r0, 800329e <_vfiprintf_r+0x13a>
 8003270:	9207      	str	r2, [sp, #28]
 8003272:	e014      	b.n	800329e <_vfiprintf_r+0x13a>
 8003274:	eba0 0308 	sub.w	r3, r0, r8
 8003278:	fa09 f303 	lsl.w	r3, r9, r3
 800327c:	4313      	orrs	r3, r2
 800327e:	9304      	str	r3, [sp, #16]
 8003280:	46a2      	mov	sl, r4
 8003282:	e7d2      	b.n	800322a <_vfiprintf_r+0xc6>
 8003284:	9b03      	ldr	r3, [sp, #12]
 8003286:	1d19      	adds	r1, r3, #4
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	9103      	str	r1, [sp, #12]
 800328c:	2b00      	cmp	r3, #0
 800328e:	bfbb      	ittet	lt
 8003290:	425b      	neglt	r3, r3
 8003292:	f042 0202 	orrlt.w	r2, r2, #2
 8003296:	9307      	strge	r3, [sp, #28]
 8003298:	9307      	strlt	r3, [sp, #28]
 800329a:	bfb8      	it	lt
 800329c:	9204      	strlt	r2, [sp, #16]
 800329e:	7823      	ldrb	r3, [r4, #0]
 80032a0:	2b2e      	cmp	r3, #46	@ 0x2e
 80032a2:	d10a      	bne.n	80032ba <_vfiprintf_r+0x156>
 80032a4:	7863      	ldrb	r3, [r4, #1]
 80032a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80032a8:	d132      	bne.n	8003310 <_vfiprintf_r+0x1ac>
 80032aa:	9b03      	ldr	r3, [sp, #12]
 80032ac:	1d1a      	adds	r2, r3, #4
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	9203      	str	r2, [sp, #12]
 80032b2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80032b6:	3402      	adds	r4, #2
 80032b8:	9305      	str	r3, [sp, #20]
 80032ba:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8003390 <_vfiprintf_r+0x22c>
 80032be:	7821      	ldrb	r1, [r4, #0]
 80032c0:	2203      	movs	r2, #3
 80032c2:	4650      	mov	r0, sl
 80032c4:	f7fc ff8c 	bl	80001e0 <memchr>
 80032c8:	b138      	cbz	r0, 80032da <_vfiprintf_r+0x176>
 80032ca:	9b04      	ldr	r3, [sp, #16]
 80032cc:	eba0 000a 	sub.w	r0, r0, sl
 80032d0:	2240      	movs	r2, #64	@ 0x40
 80032d2:	4082      	lsls	r2, r0
 80032d4:	4313      	orrs	r3, r2
 80032d6:	3401      	adds	r4, #1
 80032d8:	9304      	str	r3, [sp, #16]
 80032da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80032de:	4829      	ldr	r0, [pc, #164]	@ (8003384 <_vfiprintf_r+0x220>)
 80032e0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80032e4:	2206      	movs	r2, #6
 80032e6:	f7fc ff7b 	bl	80001e0 <memchr>
 80032ea:	2800      	cmp	r0, #0
 80032ec:	d03f      	beq.n	800336e <_vfiprintf_r+0x20a>
 80032ee:	4b26      	ldr	r3, [pc, #152]	@ (8003388 <_vfiprintf_r+0x224>)
 80032f0:	bb1b      	cbnz	r3, 800333a <_vfiprintf_r+0x1d6>
 80032f2:	9b03      	ldr	r3, [sp, #12]
 80032f4:	3307      	adds	r3, #7
 80032f6:	f023 0307 	bic.w	r3, r3, #7
 80032fa:	3308      	adds	r3, #8
 80032fc:	9303      	str	r3, [sp, #12]
 80032fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003300:	443b      	add	r3, r7
 8003302:	9309      	str	r3, [sp, #36]	@ 0x24
 8003304:	e76a      	b.n	80031dc <_vfiprintf_r+0x78>
 8003306:	fb0c 3202 	mla	r2, ip, r2, r3
 800330a:	460c      	mov	r4, r1
 800330c:	2001      	movs	r0, #1
 800330e:	e7a8      	b.n	8003262 <_vfiprintf_r+0xfe>
 8003310:	2300      	movs	r3, #0
 8003312:	3401      	adds	r4, #1
 8003314:	9305      	str	r3, [sp, #20]
 8003316:	4619      	mov	r1, r3
 8003318:	f04f 0c0a 	mov.w	ip, #10
 800331c:	4620      	mov	r0, r4
 800331e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003322:	3a30      	subs	r2, #48	@ 0x30
 8003324:	2a09      	cmp	r2, #9
 8003326:	d903      	bls.n	8003330 <_vfiprintf_r+0x1cc>
 8003328:	2b00      	cmp	r3, #0
 800332a:	d0c6      	beq.n	80032ba <_vfiprintf_r+0x156>
 800332c:	9105      	str	r1, [sp, #20]
 800332e:	e7c4      	b.n	80032ba <_vfiprintf_r+0x156>
 8003330:	fb0c 2101 	mla	r1, ip, r1, r2
 8003334:	4604      	mov	r4, r0
 8003336:	2301      	movs	r3, #1
 8003338:	e7f0      	b.n	800331c <_vfiprintf_r+0x1b8>
 800333a:	ab03      	add	r3, sp, #12
 800333c:	9300      	str	r3, [sp, #0]
 800333e:	462a      	mov	r2, r5
 8003340:	4b12      	ldr	r3, [pc, #72]	@ (800338c <_vfiprintf_r+0x228>)
 8003342:	a904      	add	r1, sp, #16
 8003344:	4630      	mov	r0, r6
 8003346:	f3af 8000 	nop.w
 800334a:	4607      	mov	r7, r0
 800334c:	1c78      	adds	r0, r7, #1
 800334e:	d1d6      	bne.n	80032fe <_vfiprintf_r+0x19a>
 8003350:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003352:	07d9      	lsls	r1, r3, #31
 8003354:	d405      	bmi.n	8003362 <_vfiprintf_r+0x1fe>
 8003356:	89ab      	ldrh	r3, [r5, #12]
 8003358:	059a      	lsls	r2, r3, #22
 800335a:	d402      	bmi.n	8003362 <_vfiprintf_r+0x1fe>
 800335c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800335e:	f7ff fddd 	bl	8002f1c <__retarget_lock_release_recursive>
 8003362:	89ab      	ldrh	r3, [r5, #12]
 8003364:	065b      	lsls	r3, r3, #25
 8003366:	f53f af1f 	bmi.w	80031a8 <_vfiprintf_r+0x44>
 800336a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800336c:	e71e      	b.n	80031ac <_vfiprintf_r+0x48>
 800336e:	ab03      	add	r3, sp, #12
 8003370:	9300      	str	r3, [sp, #0]
 8003372:	462a      	mov	r2, r5
 8003374:	4b05      	ldr	r3, [pc, #20]	@ (800338c <_vfiprintf_r+0x228>)
 8003376:	a904      	add	r1, sp, #16
 8003378:	4630      	mov	r0, r6
 800337a:	f000 f879 	bl	8003470 <_printf_i>
 800337e:	e7e4      	b.n	800334a <_vfiprintf_r+0x1e6>
 8003380:	080039bc 	.word	0x080039bc
 8003384:	080039c6 	.word	0x080039c6
 8003388:	00000000 	.word	0x00000000
 800338c:	0800313f 	.word	0x0800313f
 8003390:	080039c2 	.word	0x080039c2

08003394 <_printf_common>:
 8003394:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003398:	4616      	mov	r6, r2
 800339a:	4698      	mov	r8, r3
 800339c:	688a      	ldr	r2, [r1, #8]
 800339e:	690b      	ldr	r3, [r1, #16]
 80033a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80033a4:	4293      	cmp	r3, r2
 80033a6:	bfb8      	it	lt
 80033a8:	4613      	movlt	r3, r2
 80033aa:	6033      	str	r3, [r6, #0]
 80033ac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80033b0:	4607      	mov	r7, r0
 80033b2:	460c      	mov	r4, r1
 80033b4:	b10a      	cbz	r2, 80033ba <_printf_common+0x26>
 80033b6:	3301      	adds	r3, #1
 80033b8:	6033      	str	r3, [r6, #0]
 80033ba:	6823      	ldr	r3, [r4, #0]
 80033bc:	0699      	lsls	r1, r3, #26
 80033be:	bf42      	ittt	mi
 80033c0:	6833      	ldrmi	r3, [r6, #0]
 80033c2:	3302      	addmi	r3, #2
 80033c4:	6033      	strmi	r3, [r6, #0]
 80033c6:	6825      	ldr	r5, [r4, #0]
 80033c8:	f015 0506 	ands.w	r5, r5, #6
 80033cc:	d106      	bne.n	80033dc <_printf_common+0x48>
 80033ce:	f104 0a19 	add.w	sl, r4, #25
 80033d2:	68e3      	ldr	r3, [r4, #12]
 80033d4:	6832      	ldr	r2, [r6, #0]
 80033d6:	1a9b      	subs	r3, r3, r2
 80033d8:	42ab      	cmp	r3, r5
 80033da:	dc26      	bgt.n	800342a <_printf_common+0x96>
 80033dc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80033e0:	6822      	ldr	r2, [r4, #0]
 80033e2:	3b00      	subs	r3, #0
 80033e4:	bf18      	it	ne
 80033e6:	2301      	movne	r3, #1
 80033e8:	0692      	lsls	r2, r2, #26
 80033ea:	d42b      	bmi.n	8003444 <_printf_common+0xb0>
 80033ec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80033f0:	4641      	mov	r1, r8
 80033f2:	4638      	mov	r0, r7
 80033f4:	47c8      	blx	r9
 80033f6:	3001      	adds	r0, #1
 80033f8:	d01e      	beq.n	8003438 <_printf_common+0xa4>
 80033fa:	6823      	ldr	r3, [r4, #0]
 80033fc:	6922      	ldr	r2, [r4, #16]
 80033fe:	f003 0306 	and.w	r3, r3, #6
 8003402:	2b04      	cmp	r3, #4
 8003404:	bf02      	ittt	eq
 8003406:	68e5      	ldreq	r5, [r4, #12]
 8003408:	6833      	ldreq	r3, [r6, #0]
 800340a:	1aed      	subeq	r5, r5, r3
 800340c:	68a3      	ldr	r3, [r4, #8]
 800340e:	bf0c      	ite	eq
 8003410:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003414:	2500      	movne	r5, #0
 8003416:	4293      	cmp	r3, r2
 8003418:	bfc4      	itt	gt
 800341a:	1a9b      	subgt	r3, r3, r2
 800341c:	18ed      	addgt	r5, r5, r3
 800341e:	2600      	movs	r6, #0
 8003420:	341a      	adds	r4, #26
 8003422:	42b5      	cmp	r5, r6
 8003424:	d11a      	bne.n	800345c <_printf_common+0xc8>
 8003426:	2000      	movs	r0, #0
 8003428:	e008      	b.n	800343c <_printf_common+0xa8>
 800342a:	2301      	movs	r3, #1
 800342c:	4652      	mov	r2, sl
 800342e:	4641      	mov	r1, r8
 8003430:	4638      	mov	r0, r7
 8003432:	47c8      	blx	r9
 8003434:	3001      	adds	r0, #1
 8003436:	d103      	bne.n	8003440 <_printf_common+0xac>
 8003438:	f04f 30ff 	mov.w	r0, #4294967295
 800343c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003440:	3501      	adds	r5, #1
 8003442:	e7c6      	b.n	80033d2 <_printf_common+0x3e>
 8003444:	18e1      	adds	r1, r4, r3
 8003446:	1c5a      	adds	r2, r3, #1
 8003448:	2030      	movs	r0, #48	@ 0x30
 800344a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800344e:	4422      	add	r2, r4
 8003450:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003454:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003458:	3302      	adds	r3, #2
 800345a:	e7c7      	b.n	80033ec <_printf_common+0x58>
 800345c:	2301      	movs	r3, #1
 800345e:	4622      	mov	r2, r4
 8003460:	4641      	mov	r1, r8
 8003462:	4638      	mov	r0, r7
 8003464:	47c8      	blx	r9
 8003466:	3001      	adds	r0, #1
 8003468:	d0e6      	beq.n	8003438 <_printf_common+0xa4>
 800346a:	3601      	adds	r6, #1
 800346c:	e7d9      	b.n	8003422 <_printf_common+0x8e>
	...

08003470 <_printf_i>:
 8003470:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003474:	7e0f      	ldrb	r7, [r1, #24]
 8003476:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003478:	2f78      	cmp	r7, #120	@ 0x78
 800347a:	4691      	mov	r9, r2
 800347c:	4680      	mov	r8, r0
 800347e:	460c      	mov	r4, r1
 8003480:	469a      	mov	sl, r3
 8003482:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003486:	d807      	bhi.n	8003498 <_printf_i+0x28>
 8003488:	2f62      	cmp	r7, #98	@ 0x62
 800348a:	d80a      	bhi.n	80034a2 <_printf_i+0x32>
 800348c:	2f00      	cmp	r7, #0
 800348e:	f000 80d1 	beq.w	8003634 <_printf_i+0x1c4>
 8003492:	2f58      	cmp	r7, #88	@ 0x58
 8003494:	f000 80b8 	beq.w	8003608 <_printf_i+0x198>
 8003498:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800349c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80034a0:	e03a      	b.n	8003518 <_printf_i+0xa8>
 80034a2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80034a6:	2b15      	cmp	r3, #21
 80034a8:	d8f6      	bhi.n	8003498 <_printf_i+0x28>
 80034aa:	a101      	add	r1, pc, #4	@ (adr r1, 80034b0 <_printf_i+0x40>)
 80034ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80034b0:	08003509 	.word	0x08003509
 80034b4:	0800351d 	.word	0x0800351d
 80034b8:	08003499 	.word	0x08003499
 80034bc:	08003499 	.word	0x08003499
 80034c0:	08003499 	.word	0x08003499
 80034c4:	08003499 	.word	0x08003499
 80034c8:	0800351d 	.word	0x0800351d
 80034cc:	08003499 	.word	0x08003499
 80034d0:	08003499 	.word	0x08003499
 80034d4:	08003499 	.word	0x08003499
 80034d8:	08003499 	.word	0x08003499
 80034dc:	0800361b 	.word	0x0800361b
 80034e0:	08003547 	.word	0x08003547
 80034e4:	080035d5 	.word	0x080035d5
 80034e8:	08003499 	.word	0x08003499
 80034ec:	08003499 	.word	0x08003499
 80034f0:	0800363d 	.word	0x0800363d
 80034f4:	08003499 	.word	0x08003499
 80034f8:	08003547 	.word	0x08003547
 80034fc:	08003499 	.word	0x08003499
 8003500:	08003499 	.word	0x08003499
 8003504:	080035dd 	.word	0x080035dd
 8003508:	6833      	ldr	r3, [r6, #0]
 800350a:	1d1a      	adds	r2, r3, #4
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	6032      	str	r2, [r6, #0]
 8003510:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003514:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003518:	2301      	movs	r3, #1
 800351a:	e09c      	b.n	8003656 <_printf_i+0x1e6>
 800351c:	6833      	ldr	r3, [r6, #0]
 800351e:	6820      	ldr	r0, [r4, #0]
 8003520:	1d19      	adds	r1, r3, #4
 8003522:	6031      	str	r1, [r6, #0]
 8003524:	0606      	lsls	r6, r0, #24
 8003526:	d501      	bpl.n	800352c <_printf_i+0xbc>
 8003528:	681d      	ldr	r5, [r3, #0]
 800352a:	e003      	b.n	8003534 <_printf_i+0xc4>
 800352c:	0645      	lsls	r5, r0, #25
 800352e:	d5fb      	bpl.n	8003528 <_printf_i+0xb8>
 8003530:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003534:	2d00      	cmp	r5, #0
 8003536:	da03      	bge.n	8003540 <_printf_i+0xd0>
 8003538:	232d      	movs	r3, #45	@ 0x2d
 800353a:	426d      	negs	r5, r5
 800353c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003540:	4858      	ldr	r0, [pc, #352]	@ (80036a4 <_printf_i+0x234>)
 8003542:	230a      	movs	r3, #10
 8003544:	e011      	b.n	800356a <_printf_i+0xfa>
 8003546:	6821      	ldr	r1, [r4, #0]
 8003548:	6833      	ldr	r3, [r6, #0]
 800354a:	0608      	lsls	r0, r1, #24
 800354c:	f853 5b04 	ldr.w	r5, [r3], #4
 8003550:	d402      	bmi.n	8003558 <_printf_i+0xe8>
 8003552:	0649      	lsls	r1, r1, #25
 8003554:	bf48      	it	mi
 8003556:	b2ad      	uxthmi	r5, r5
 8003558:	2f6f      	cmp	r7, #111	@ 0x6f
 800355a:	4852      	ldr	r0, [pc, #328]	@ (80036a4 <_printf_i+0x234>)
 800355c:	6033      	str	r3, [r6, #0]
 800355e:	bf14      	ite	ne
 8003560:	230a      	movne	r3, #10
 8003562:	2308      	moveq	r3, #8
 8003564:	2100      	movs	r1, #0
 8003566:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800356a:	6866      	ldr	r6, [r4, #4]
 800356c:	60a6      	str	r6, [r4, #8]
 800356e:	2e00      	cmp	r6, #0
 8003570:	db05      	blt.n	800357e <_printf_i+0x10e>
 8003572:	6821      	ldr	r1, [r4, #0]
 8003574:	432e      	orrs	r6, r5
 8003576:	f021 0104 	bic.w	r1, r1, #4
 800357a:	6021      	str	r1, [r4, #0]
 800357c:	d04b      	beq.n	8003616 <_printf_i+0x1a6>
 800357e:	4616      	mov	r6, r2
 8003580:	fbb5 f1f3 	udiv	r1, r5, r3
 8003584:	fb03 5711 	mls	r7, r3, r1, r5
 8003588:	5dc7      	ldrb	r7, [r0, r7]
 800358a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800358e:	462f      	mov	r7, r5
 8003590:	42bb      	cmp	r3, r7
 8003592:	460d      	mov	r5, r1
 8003594:	d9f4      	bls.n	8003580 <_printf_i+0x110>
 8003596:	2b08      	cmp	r3, #8
 8003598:	d10b      	bne.n	80035b2 <_printf_i+0x142>
 800359a:	6823      	ldr	r3, [r4, #0]
 800359c:	07df      	lsls	r7, r3, #31
 800359e:	d508      	bpl.n	80035b2 <_printf_i+0x142>
 80035a0:	6923      	ldr	r3, [r4, #16]
 80035a2:	6861      	ldr	r1, [r4, #4]
 80035a4:	4299      	cmp	r1, r3
 80035a6:	bfde      	ittt	le
 80035a8:	2330      	movle	r3, #48	@ 0x30
 80035aa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80035ae:	f106 36ff 	addle.w	r6, r6, #4294967295
 80035b2:	1b92      	subs	r2, r2, r6
 80035b4:	6122      	str	r2, [r4, #16]
 80035b6:	f8cd a000 	str.w	sl, [sp]
 80035ba:	464b      	mov	r3, r9
 80035bc:	aa03      	add	r2, sp, #12
 80035be:	4621      	mov	r1, r4
 80035c0:	4640      	mov	r0, r8
 80035c2:	f7ff fee7 	bl	8003394 <_printf_common>
 80035c6:	3001      	adds	r0, #1
 80035c8:	d14a      	bne.n	8003660 <_printf_i+0x1f0>
 80035ca:	f04f 30ff 	mov.w	r0, #4294967295
 80035ce:	b004      	add	sp, #16
 80035d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035d4:	6823      	ldr	r3, [r4, #0]
 80035d6:	f043 0320 	orr.w	r3, r3, #32
 80035da:	6023      	str	r3, [r4, #0]
 80035dc:	4832      	ldr	r0, [pc, #200]	@ (80036a8 <_printf_i+0x238>)
 80035de:	2778      	movs	r7, #120	@ 0x78
 80035e0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80035e4:	6823      	ldr	r3, [r4, #0]
 80035e6:	6831      	ldr	r1, [r6, #0]
 80035e8:	061f      	lsls	r7, r3, #24
 80035ea:	f851 5b04 	ldr.w	r5, [r1], #4
 80035ee:	d402      	bmi.n	80035f6 <_printf_i+0x186>
 80035f0:	065f      	lsls	r7, r3, #25
 80035f2:	bf48      	it	mi
 80035f4:	b2ad      	uxthmi	r5, r5
 80035f6:	6031      	str	r1, [r6, #0]
 80035f8:	07d9      	lsls	r1, r3, #31
 80035fa:	bf44      	itt	mi
 80035fc:	f043 0320 	orrmi.w	r3, r3, #32
 8003600:	6023      	strmi	r3, [r4, #0]
 8003602:	b11d      	cbz	r5, 800360c <_printf_i+0x19c>
 8003604:	2310      	movs	r3, #16
 8003606:	e7ad      	b.n	8003564 <_printf_i+0xf4>
 8003608:	4826      	ldr	r0, [pc, #152]	@ (80036a4 <_printf_i+0x234>)
 800360a:	e7e9      	b.n	80035e0 <_printf_i+0x170>
 800360c:	6823      	ldr	r3, [r4, #0]
 800360e:	f023 0320 	bic.w	r3, r3, #32
 8003612:	6023      	str	r3, [r4, #0]
 8003614:	e7f6      	b.n	8003604 <_printf_i+0x194>
 8003616:	4616      	mov	r6, r2
 8003618:	e7bd      	b.n	8003596 <_printf_i+0x126>
 800361a:	6833      	ldr	r3, [r6, #0]
 800361c:	6825      	ldr	r5, [r4, #0]
 800361e:	6961      	ldr	r1, [r4, #20]
 8003620:	1d18      	adds	r0, r3, #4
 8003622:	6030      	str	r0, [r6, #0]
 8003624:	062e      	lsls	r6, r5, #24
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	d501      	bpl.n	800362e <_printf_i+0x1be>
 800362a:	6019      	str	r1, [r3, #0]
 800362c:	e002      	b.n	8003634 <_printf_i+0x1c4>
 800362e:	0668      	lsls	r0, r5, #25
 8003630:	d5fb      	bpl.n	800362a <_printf_i+0x1ba>
 8003632:	8019      	strh	r1, [r3, #0]
 8003634:	2300      	movs	r3, #0
 8003636:	6123      	str	r3, [r4, #16]
 8003638:	4616      	mov	r6, r2
 800363a:	e7bc      	b.n	80035b6 <_printf_i+0x146>
 800363c:	6833      	ldr	r3, [r6, #0]
 800363e:	1d1a      	adds	r2, r3, #4
 8003640:	6032      	str	r2, [r6, #0]
 8003642:	681e      	ldr	r6, [r3, #0]
 8003644:	6862      	ldr	r2, [r4, #4]
 8003646:	2100      	movs	r1, #0
 8003648:	4630      	mov	r0, r6
 800364a:	f7fc fdc9 	bl	80001e0 <memchr>
 800364e:	b108      	cbz	r0, 8003654 <_printf_i+0x1e4>
 8003650:	1b80      	subs	r0, r0, r6
 8003652:	6060      	str	r0, [r4, #4]
 8003654:	6863      	ldr	r3, [r4, #4]
 8003656:	6123      	str	r3, [r4, #16]
 8003658:	2300      	movs	r3, #0
 800365a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800365e:	e7aa      	b.n	80035b6 <_printf_i+0x146>
 8003660:	6923      	ldr	r3, [r4, #16]
 8003662:	4632      	mov	r2, r6
 8003664:	4649      	mov	r1, r9
 8003666:	4640      	mov	r0, r8
 8003668:	47d0      	blx	sl
 800366a:	3001      	adds	r0, #1
 800366c:	d0ad      	beq.n	80035ca <_printf_i+0x15a>
 800366e:	6823      	ldr	r3, [r4, #0]
 8003670:	079b      	lsls	r3, r3, #30
 8003672:	d413      	bmi.n	800369c <_printf_i+0x22c>
 8003674:	68e0      	ldr	r0, [r4, #12]
 8003676:	9b03      	ldr	r3, [sp, #12]
 8003678:	4298      	cmp	r0, r3
 800367a:	bfb8      	it	lt
 800367c:	4618      	movlt	r0, r3
 800367e:	e7a6      	b.n	80035ce <_printf_i+0x15e>
 8003680:	2301      	movs	r3, #1
 8003682:	4632      	mov	r2, r6
 8003684:	4649      	mov	r1, r9
 8003686:	4640      	mov	r0, r8
 8003688:	47d0      	blx	sl
 800368a:	3001      	adds	r0, #1
 800368c:	d09d      	beq.n	80035ca <_printf_i+0x15a>
 800368e:	3501      	adds	r5, #1
 8003690:	68e3      	ldr	r3, [r4, #12]
 8003692:	9903      	ldr	r1, [sp, #12]
 8003694:	1a5b      	subs	r3, r3, r1
 8003696:	42ab      	cmp	r3, r5
 8003698:	dcf2      	bgt.n	8003680 <_printf_i+0x210>
 800369a:	e7eb      	b.n	8003674 <_printf_i+0x204>
 800369c:	2500      	movs	r5, #0
 800369e:	f104 0619 	add.w	r6, r4, #25
 80036a2:	e7f5      	b.n	8003690 <_printf_i+0x220>
 80036a4:	080039cd 	.word	0x080039cd
 80036a8:	080039de 	.word	0x080039de

080036ac <__sflush_r>:
 80036ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80036b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80036b4:	0716      	lsls	r6, r2, #28
 80036b6:	4605      	mov	r5, r0
 80036b8:	460c      	mov	r4, r1
 80036ba:	d454      	bmi.n	8003766 <__sflush_r+0xba>
 80036bc:	684b      	ldr	r3, [r1, #4]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	dc02      	bgt.n	80036c8 <__sflush_r+0x1c>
 80036c2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	dd48      	ble.n	800375a <__sflush_r+0xae>
 80036c8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80036ca:	2e00      	cmp	r6, #0
 80036cc:	d045      	beq.n	800375a <__sflush_r+0xae>
 80036ce:	2300      	movs	r3, #0
 80036d0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80036d4:	682f      	ldr	r7, [r5, #0]
 80036d6:	6a21      	ldr	r1, [r4, #32]
 80036d8:	602b      	str	r3, [r5, #0]
 80036da:	d030      	beq.n	800373e <__sflush_r+0x92>
 80036dc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80036de:	89a3      	ldrh	r3, [r4, #12]
 80036e0:	0759      	lsls	r1, r3, #29
 80036e2:	d505      	bpl.n	80036f0 <__sflush_r+0x44>
 80036e4:	6863      	ldr	r3, [r4, #4]
 80036e6:	1ad2      	subs	r2, r2, r3
 80036e8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80036ea:	b10b      	cbz	r3, 80036f0 <__sflush_r+0x44>
 80036ec:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80036ee:	1ad2      	subs	r2, r2, r3
 80036f0:	2300      	movs	r3, #0
 80036f2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80036f4:	6a21      	ldr	r1, [r4, #32]
 80036f6:	4628      	mov	r0, r5
 80036f8:	47b0      	blx	r6
 80036fa:	1c43      	adds	r3, r0, #1
 80036fc:	89a3      	ldrh	r3, [r4, #12]
 80036fe:	d106      	bne.n	800370e <__sflush_r+0x62>
 8003700:	6829      	ldr	r1, [r5, #0]
 8003702:	291d      	cmp	r1, #29
 8003704:	d82b      	bhi.n	800375e <__sflush_r+0xb2>
 8003706:	4a2a      	ldr	r2, [pc, #168]	@ (80037b0 <__sflush_r+0x104>)
 8003708:	40ca      	lsrs	r2, r1
 800370a:	07d6      	lsls	r6, r2, #31
 800370c:	d527      	bpl.n	800375e <__sflush_r+0xb2>
 800370e:	2200      	movs	r2, #0
 8003710:	6062      	str	r2, [r4, #4]
 8003712:	04d9      	lsls	r1, r3, #19
 8003714:	6922      	ldr	r2, [r4, #16]
 8003716:	6022      	str	r2, [r4, #0]
 8003718:	d504      	bpl.n	8003724 <__sflush_r+0x78>
 800371a:	1c42      	adds	r2, r0, #1
 800371c:	d101      	bne.n	8003722 <__sflush_r+0x76>
 800371e:	682b      	ldr	r3, [r5, #0]
 8003720:	b903      	cbnz	r3, 8003724 <__sflush_r+0x78>
 8003722:	6560      	str	r0, [r4, #84]	@ 0x54
 8003724:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003726:	602f      	str	r7, [r5, #0]
 8003728:	b1b9      	cbz	r1, 800375a <__sflush_r+0xae>
 800372a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800372e:	4299      	cmp	r1, r3
 8003730:	d002      	beq.n	8003738 <__sflush_r+0x8c>
 8003732:	4628      	mov	r0, r5
 8003734:	f7ff fbf4 	bl	8002f20 <_free_r>
 8003738:	2300      	movs	r3, #0
 800373a:	6363      	str	r3, [r4, #52]	@ 0x34
 800373c:	e00d      	b.n	800375a <__sflush_r+0xae>
 800373e:	2301      	movs	r3, #1
 8003740:	4628      	mov	r0, r5
 8003742:	47b0      	blx	r6
 8003744:	4602      	mov	r2, r0
 8003746:	1c50      	adds	r0, r2, #1
 8003748:	d1c9      	bne.n	80036de <__sflush_r+0x32>
 800374a:	682b      	ldr	r3, [r5, #0]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d0c6      	beq.n	80036de <__sflush_r+0x32>
 8003750:	2b1d      	cmp	r3, #29
 8003752:	d001      	beq.n	8003758 <__sflush_r+0xac>
 8003754:	2b16      	cmp	r3, #22
 8003756:	d11e      	bne.n	8003796 <__sflush_r+0xea>
 8003758:	602f      	str	r7, [r5, #0]
 800375a:	2000      	movs	r0, #0
 800375c:	e022      	b.n	80037a4 <__sflush_r+0xf8>
 800375e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003762:	b21b      	sxth	r3, r3
 8003764:	e01b      	b.n	800379e <__sflush_r+0xf2>
 8003766:	690f      	ldr	r7, [r1, #16]
 8003768:	2f00      	cmp	r7, #0
 800376a:	d0f6      	beq.n	800375a <__sflush_r+0xae>
 800376c:	0793      	lsls	r3, r2, #30
 800376e:	680e      	ldr	r6, [r1, #0]
 8003770:	bf08      	it	eq
 8003772:	694b      	ldreq	r3, [r1, #20]
 8003774:	600f      	str	r7, [r1, #0]
 8003776:	bf18      	it	ne
 8003778:	2300      	movne	r3, #0
 800377a:	eba6 0807 	sub.w	r8, r6, r7
 800377e:	608b      	str	r3, [r1, #8]
 8003780:	f1b8 0f00 	cmp.w	r8, #0
 8003784:	dde9      	ble.n	800375a <__sflush_r+0xae>
 8003786:	6a21      	ldr	r1, [r4, #32]
 8003788:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800378a:	4643      	mov	r3, r8
 800378c:	463a      	mov	r2, r7
 800378e:	4628      	mov	r0, r5
 8003790:	47b0      	blx	r6
 8003792:	2800      	cmp	r0, #0
 8003794:	dc08      	bgt.n	80037a8 <__sflush_r+0xfc>
 8003796:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800379a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800379e:	81a3      	strh	r3, [r4, #12]
 80037a0:	f04f 30ff 	mov.w	r0, #4294967295
 80037a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80037a8:	4407      	add	r7, r0
 80037aa:	eba8 0800 	sub.w	r8, r8, r0
 80037ae:	e7e7      	b.n	8003780 <__sflush_r+0xd4>
 80037b0:	20400001 	.word	0x20400001

080037b4 <_fflush_r>:
 80037b4:	b538      	push	{r3, r4, r5, lr}
 80037b6:	690b      	ldr	r3, [r1, #16]
 80037b8:	4605      	mov	r5, r0
 80037ba:	460c      	mov	r4, r1
 80037bc:	b913      	cbnz	r3, 80037c4 <_fflush_r+0x10>
 80037be:	2500      	movs	r5, #0
 80037c0:	4628      	mov	r0, r5
 80037c2:	bd38      	pop	{r3, r4, r5, pc}
 80037c4:	b118      	cbz	r0, 80037ce <_fflush_r+0x1a>
 80037c6:	6a03      	ldr	r3, [r0, #32]
 80037c8:	b90b      	cbnz	r3, 80037ce <_fflush_r+0x1a>
 80037ca:	f7ff f9af 	bl	8002b2c <__sinit>
 80037ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d0f3      	beq.n	80037be <_fflush_r+0xa>
 80037d6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80037d8:	07d0      	lsls	r0, r2, #31
 80037da:	d404      	bmi.n	80037e6 <_fflush_r+0x32>
 80037dc:	0599      	lsls	r1, r3, #22
 80037de:	d402      	bmi.n	80037e6 <_fflush_r+0x32>
 80037e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80037e2:	f7ff fb9a 	bl	8002f1a <__retarget_lock_acquire_recursive>
 80037e6:	4628      	mov	r0, r5
 80037e8:	4621      	mov	r1, r4
 80037ea:	f7ff ff5f 	bl	80036ac <__sflush_r>
 80037ee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80037f0:	07da      	lsls	r2, r3, #31
 80037f2:	4605      	mov	r5, r0
 80037f4:	d4e4      	bmi.n	80037c0 <_fflush_r+0xc>
 80037f6:	89a3      	ldrh	r3, [r4, #12]
 80037f8:	059b      	lsls	r3, r3, #22
 80037fa:	d4e1      	bmi.n	80037c0 <_fflush_r+0xc>
 80037fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80037fe:	f7ff fb8d 	bl	8002f1c <__retarget_lock_release_recursive>
 8003802:	e7dd      	b.n	80037c0 <_fflush_r+0xc>

08003804 <__swhatbuf_r>:
 8003804:	b570      	push	{r4, r5, r6, lr}
 8003806:	460c      	mov	r4, r1
 8003808:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800380c:	2900      	cmp	r1, #0
 800380e:	b096      	sub	sp, #88	@ 0x58
 8003810:	4615      	mov	r5, r2
 8003812:	461e      	mov	r6, r3
 8003814:	da0d      	bge.n	8003832 <__swhatbuf_r+0x2e>
 8003816:	89a3      	ldrh	r3, [r4, #12]
 8003818:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800381c:	f04f 0100 	mov.w	r1, #0
 8003820:	bf14      	ite	ne
 8003822:	2340      	movne	r3, #64	@ 0x40
 8003824:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003828:	2000      	movs	r0, #0
 800382a:	6031      	str	r1, [r6, #0]
 800382c:	602b      	str	r3, [r5, #0]
 800382e:	b016      	add	sp, #88	@ 0x58
 8003830:	bd70      	pop	{r4, r5, r6, pc}
 8003832:	466a      	mov	r2, sp
 8003834:	f000 f848 	bl	80038c8 <_fstat_r>
 8003838:	2800      	cmp	r0, #0
 800383a:	dbec      	blt.n	8003816 <__swhatbuf_r+0x12>
 800383c:	9901      	ldr	r1, [sp, #4]
 800383e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003842:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003846:	4259      	negs	r1, r3
 8003848:	4159      	adcs	r1, r3
 800384a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800384e:	e7eb      	b.n	8003828 <__swhatbuf_r+0x24>

08003850 <__smakebuf_r>:
 8003850:	898b      	ldrh	r3, [r1, #12]
 8003852:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003854:	079d      	lsls	r5, r3, #30
 8003856:	4606      	mov	r6, r0
 8003858:	460c      	mov	r4, r1
 800385a:	d507      	bpl.n	800386c <__smakebuf_r+0x1c>
 800385c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003860:	6023      	str	r3, [r4, #0]
 8003862:	6123      	str	r3, [r4, #16]
 8003864:	2301      	movs	r3, #1
 8003866:	6163      	str	r3, [r4, #20]
 8003868:	b003      	add	sp, #12
 800386a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800386c:	ab01      	add	r3, sp, #4
 800386e:	466a      	mov	r2, sp
 8003870:	f7ff ffc8 	bl	8003804 <__swhatbuf_r>
 8003874:	9f00      	ldr	r7, [sp, #0]
 8003876:	4605      	mov	r5, r0
 8003878:	4639      	mov	r1, r7
 800387a:	4630      	mov	r0, r6
 800387c:	f7ff fbbc 	bl	8002ff8 <_malloc_r>
 8003880:	b948      	cbnz	r0, 8003896 <__smakebuf_r+0x46>
 8003882:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003886:	059a      	lsls	r2, r3, #22
 8003888:	d4ee      	bmi.n	8003868 <__smakebuf_r+0x18>
 800388a:	f023 0303 	bic.w	r3, r3, #3
 800388e:	f043 0302 	orr.w	r3, r3, #2
 8003892:	81a3      	strh	r3, [r4, #12]
 8003894:	e7e2      	b.n	800385c <__smakebuf_r+0xc>
 8003896:	89a3      	ldrh	r3, [r4, #12]
 8003898:	6020      	str	r0, [r4, #0]
 800389a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800389e:	81a3      	strh	r3, [r4, #12]
 80038a0:	9b01      	ldr	r3, [sp, #4]
 80038a2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80038a6:	b15b      	cbz	r3, 80038c0 <__smakebuf_r+0x70>
 80038a8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80038ac:	4630      	mov	r0, r6
 80038ae:	f000 f81d 	bl	80038ec <_isatty_r>
 80038b2:	b128      	cbz	r0, 80038c0 <__smakebuf_r+0x70>
 80038b4:	89a3      	ldrh	r3, [r4, #12]
 80038b6:	f023 0303 	bic.w	r3, r3, #3
 80038ba:	f043 0301 	orr.w	r3, r3, #1
 80038be:	81a3      	strh	r3, [r4, #12]
 80038c0:	89a3      	ldrh	r3, [r4, #12]
 80038c2:	431d      	orrs	r5, r3
 80038c4:	81a5      	strh	r5, [r4, #12]
 80038c6:	e7cf      	b.n	8003868 <__smakebuf_r+0x18>

080038c8 <_fstat_r>:
 80038c8:	b538      	push	{r3, r4, r5, lr}
 80038ca:	4d07      	ldr	r5, [pc, #28]	@ (80038e8 <_fstat_r+0x20>)
 80038cc:	2300      	movs	r3, #0
 80038ce:	4604      	mov	r4, r0
 80038d0:	4608      	mov	r0, r1
 80038d2:	4611      	mov	r1, r2
 80038d4:	602b      	str	r3, [r5, #0]
 80038d6:	f7fd f987 	bl	8000be8 <_fstat>
 80038da:	1c43      	adds	r3, r0, #1
 80038dc:	d102      	bne.n	80038e4 <_fstat_r+0x1c>
 80038de:	682b      	ldr	r3, [r5, #0]
 80038e0:	b103      	cbz	r3, 80038e4 <_fstat_r+0x1c>
 80038e2:	6023      	str	r3, [r4, #0]
 80038e4:	bd38      	pop	{r3, r4, r5, pc}
 80038e6:	bf00      	nop
 80038e8:	20000274 	.word	0x20000274

080038ec <_isatty_r>:
 80038ec:	b538      	push	{r3, r4, r5, lr}
 80038ee:	4d06      	ldr	r5, [pc, #24]	@ (8003908 <_isatty_r+0x1c>)
 80038f0:	2300      	movs	r3, #0
 80038f2:	4604      	mov	r4, r0
 80038f4:	4608      	mov	r0, r1
 80038f6:	602b      	str	r3, [r5, #0]
 80038f8:	f7fd f986 	bl	8000c08 <_isatty>
 80038fc:	1c43      	adds	r3, r0, #1
 80038fe:	d102      	bne.n	8003906 <_isatty_r+0x1a>
 8003900:	682b      	ldr	r3, [r5, #0]
 8003902:	b103      	cbz	r3, 8003906 <_isatty_r+0x1a>
 8003904:	6023      	str	r3, [r4, #0]
 8003906:	bd38      	pop	{r3, r4, r5, pc}
 8003908:	20000274 	.word	0x20000274

0800390c <_sbrk_r>:
 800390c:	b538      	push	{r3, r4, r5, lr}
 800390e:	4d06      	ldr	r5, [pc, #24]	@ (8003928 <_sbrk_r+0x1c>)
 8003910:	2300      	movs	r3, #0
 8003912:	4604      	mov	r4, r0
 8003914:	4608      	mov	r0, r1
 8003916:	602b      	str	r3, [r5, #0]
 8003918:	f7fd f98e 	bl	8000c38 <_sbrk>
 800391c:	1c43      	adds	r3, r0, #1
 800391e:	d102      	bne.n	8003926 <_sbrk_r+0x1a>
 8003920:	682b      	ldr	r3, [r5, #0]
 8003922:	b103      	cbz	r3, 8003926 <_sbrk_r+0x1a>
 8003924:	6023      	str	r3, [r4, #0]
 8003926:	bd38      	pop	{r3, r4, r5, pc}
 8003928:	20000274 	.word	0x20000274

0800392c <_init>:
 800392c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800392e:	bf00      	nop
 8003930:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003932:	bc08      	pop	{r3}
 8003934:	469e      	mov	lr, r3
 8003936:	4770      	bx	lr

08003938 <_fini>:
 8003938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800393a:	bf00      	nop
 800393c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800393e:	bc08      	pop	{r3}
 8003940:	469e      	mov	lr, r3
 8003942:	4770      	bx	lr
