INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documentos/GitHub/lab02-g03/Ejercicios/ejercicio_6/ejercicio_6.sim/sim_1/impl/timing/xsim/tb_memoria_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module module_memoria
INFO: [VRFC 10-311] analyzing module top_module_memoria
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documentos/GitHub/lab02-g03/Ejercicios/ejercicio_6/ejercicio_6.srcs/sources_1/imports/Desktop/package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documentos/GitHub/lab02-g03/Ejercicios/ejercicio_6/ejercicio_6.srcs/sim_1/imports/new/tb_memoria.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_memoria
