\hypertarget{sdramc_8c}{}\section{bsps/arm/atsam/contrib/libraries/libchip/source/sdramc.c File Reference}
\label{sdramc_8c}\index{bsps/arm/atsam/contrib/libraries/libchip/source/sdramc.c@{bsps/arm/atsam/contrib/libraries/libchip/source/sdramc.c}}
{\ttfamily \#include \char`\"{}chip.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}sdramc.\+h\char`\"{}}\newline
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{sdramc_8c_acba42d34b53227828bbecdd7c642e00a}{S\+D\+R\+A\+M\+C\+\_\+\+Configure}} (\mbox{\hyperlink{struct__SSdramc__Memory}{S\+Sdramc\+\_\+\+Memory}} $\ast$p\+Memory, uint32\+\_\+t dw\+Clock\+Frequency)
\begin{DoxyCompactList}\small\item\em Configure and initialize the S\+D\+R\+AM controller. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
\hypertarget{group__RTEMSBSPsARM_Purpose}{}\subsection{Purpose}\label{group__RTEMSBSPsARM_Purpose}
Interface for configuring and using S\+D\+R\+AM Controller (S\+D\+R\+A\+MC).

Implementation of memories configuration on board. 

\subsection{Function Documentation}
\mbox{\Hypertarget{sdramc_8c_acba42d34b53227828bbecdd7c642e00a}\label{sdramc_8c_acba42d34b53227828bbecdd7c642e00a}} 
\index{sdramc.c@{sdramc.c}!SDRAMC\_Configure@{SDRAMC\_Configure}}
\index{SDRAMC\_Configure@{SDRAMC\_Configure}!sdramc.c@{sdramc.c}}
\subsubsection{\texorpdfstring{SDRAMC\_Configure()}{SDRAMC\_Configure()}}
{\footnotesize\ttfamily void S\+D\+R\+A\+M\+C\+\_\+\+Configure (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct__SSdramc__Memory}{S\+Sdramc\+\_\+\+Memory}} $\ast$}]{p\+Memory,  }\item[{uint32\+\_\+t}]{dw\+Clock\+Frequency }\end{DoxyParamCaption})}



Configure and initialize the S\+D\+R\+AM controller. 


\begin{DoxyParams}{Parameters}
{\em p\+Memory} & Pointer to the sdram structure. \\
\hline
{\em dw\+Clock\+Frequency} & S\+D\+R\+AM clock frequency. \\
\hline
\end{DoxyParams}
