// Seed: 2522623021
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    output logic id_3,
    output logic id_4,
    input id_5,
    output id_6,
    input logic id_7
);
  assign id_3 = id_7;
  assign id_3 = 1;
  type_19(
      1
  );
  assign id_6 = id_5;
  reg   id_8;
  logic id_9;
  always id_8 <= 1;
  defparam id_10 = id_8;
  logic id_11;
  logic id_12 = 1;
  logic id_13;
  logic id_14;
endmodule
