<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<title>ParaFaultSim - Milestone Report</title>
<style>
    * {
        box-sizing: border-box;
        margin: 0;
        padding: 0;
    }

    body {
        font-family: -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, Arial, sans-serif, "Apple Color Emoji", "Segoe UI Emoji";
        background-color: #f6f8fa;
        color: #24292e;
        line-height: 1.6;
        margin: 0;
        padding: 2rem;
        max-width: 800px;
        margin: auto;
    }

    h1, h2, h3, h4, h5, h6 {
        font-weight: 600;
        color: #24292e;
        margin-top: 1.5rem;
    }

    h1 { font-size: 2em; }
    h2 { font-size: 1.5em; }
    h3 { font-size: 1.25em; }

    p {
        margin-bottom: 1rem;
    }

    a {
        color: #0366d6;
        text-decoration: none;
    }

    a:hover {
        text-decoration: underline;
    }

    table {
        width: 100%;
        border-collapse: collapse;
        margin-bottom: 1.5rem;
    }

    th, td {
        border: 1px solid #dfe2e5;
        padding: 0.5rem;
        text-align: left;
    }

    th {
        background-color: #f6f8fa;
        font-weight: bold;
    }

    ul, ol {
        padding-left: 2rem;
        margin-bottom: 1rem;
    }

    li {
        margin-bottom: 0.5rem;
    }
</style>
</head>
<body>
   
<h1>Milestone Report</h1>
   
<h2>URL:</h2>
<p><strong>Proposal: </strong><a href="#">https://mzy-cmu.github.io/ParaFaultSim/</a></p>
<p><strong>Milestone Report: </strong><a href="milestone_report.html">https://mzy-cmu.github.io/ParaFaultSim/milestone_report</a></p>
   
<h2>Work Progress</h2>
<p>We implemented the sequential version of Parallel Fault Simulation in C++. It starts by parsing the ISCAS89 circuit and assigning test cases to primary inputs. It then evaluates the circuit by partitioning it into independent gate lists that can be processed in parallel later using CUDA and MPI. For each test case, potential stuck-at faults of all signals are serially inserted into the circuit. After the faulty outputs are evaluated, they are compared with the correct output to determine if this fault can be detected.</p>
<p>Our goals remain the same as stated in the proposal. We are confident that we are on track to complete the implementation of the two parallel versions of the algorithm and perform performance analysis. It is a matter of time commitment and debugging effort.</p>

<h2>Results</h2>
<p>We ran several circuit topology simulations and recorded the performance. With more inputs or more gates, the computation time increases exponentially, but the parsing time (initialization) remains about the same. This suggests room for improvement through parallel implementation.</p>
<table>
    <thead>
        <tr>
            <th>Benchmark (w/ 224 Test Cases)</th>
            <th>#Inputs</th>
            <th>#Gates</th>
            <th>#Signals</th>
            <th>Parse (us)</th>
            <th>Serial Eval (us)</th>
        </tr>
    </thead>
    <tbody>
        <tr>
            <td>s27</td>
            <td>7</td>
            <td>8</td>
            <td>15</td>
            <td>541</td>
            <td>18223</td>
        </tr>
        <tr>
            <td>s208</td>
            <td>19</td>
            <td>61</td>
            <td>80</td>
            <td>1134</td>
            <td>1853329</td>
        </tr>
        <tr>
            <td>s420</td>
            <td>35</td>
            <td>122</td>
            <td>157</td>
            <td>1840</td>
            <td>13568588</td>
        </tr>
        <tr>
            <td>s838</td>
            <td>67</td>
            <td>241</td>
            <td>308</td>
            <td>554</td>
            <td>99239491</td>
        </tr>
        <tr>
            <td>s1494</td>
            <td>14</td>
            <td>558</td>
            <td>572</td>
            <td>684</td>
            <td>75260364</td>
        </tr>
    </tbody>
</table>

<img src="img/Serial Eval (us) vs. #signals.png" alt="Serial Eval (us) vs. #signals" width="600">

<h2>Poster Session Plan</h2>
<p>At the poster session, we plan to start with an overview of our project, including an explanation of the algorithm, how it works, its significance in the Design-for-Test framework, and the key implementation challenges. This will include visual aids to help the audience understand the problem setup. The results of our project will be presented as graphs, illustrating benchmark speedups achieved by the parallel implementations compared to the baseline serial version. Additionally, the graphs will compare the overhead and performance of the CUDA and MPI implementations, highlighting their respective strengths and identifying which approach is better suited for this use case. We hope to draw conclusions regarding the trade-offs, limitations, and potentials of this algorithm.</p>

<h2>Schedule</h2>
<ul>
    <li>Completed: Finished serial implementation, debugging CUDA implementation.</li>
    <li>12.4 - 12.7: Finish CUDA implementation, record initial speedup statistics (Ying & Felicia).</li>
    <li>12.8 - 12.10: Finish MPI implementation, record initial speedup statistics (Ying & Felicia).</li>
    <li>12.11 - 12.13: Optimize code and prepare for presentation (Ying & Felicia).</li>
</ul>

</body>
</html>
