// Seed: 3796640947
module module_0 (
    input uwire id_0,
    input wire id_1,
    input uwire id_2,
    output tri0 id_3,
    output supply0 id_4,
    input supply0 id_5,
    input supply0 id_6,
    output wor id_7,
    input tri0 id_8,
    output uwire id_9
    , id_13,
    input wor id_10,
    input supply0 id_11
);
endmodule
module module_1 (
    output supply0 id_0
    , id_8,
    output supply1 id_1,
    output supply0 id_2,
    input supply0 id_3,
    output tri0 id_4,
    input wire id_5,
    output tri id_6
);
  logic id_9 = id_3 == 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_5,
      id_0,
      id_4,
      id_3,
      id_5,
      id_1,
      id_3,
      id_2,
      id_5,
      id_5
  );
  assign modCall_1.id_5 = 0;
endmodule
