// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _cnn_fc_i50_o10_HH_
#define _cnn_fc_i50_o10_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "fixed_point_mul.h"
#include "cnn_fc_i50_o10_mucud.h"
#include "cnn_fc_i50_o10_CTRL_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CTRL_ADDR_WIDTH = 12,
         unsigned int C_S_AXI_CTRL_DATA_WIDTH = 32>
struct cnn_fc_i50_o10 : public sc_module {
    // Port declarations 38
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<32> > inStream_TDATA;
    sc_in< sc_logic > inStream_TVALID;
    sc_out< sc_logic > inStream_TREADY;
    sc_in< sc_lv<4> > inStream_TKEEP;
    sc_in< sc_lv<4> > inStream_TSTRB;
    sc_in< sc_lv<2> > inStream_TUSER;
    sc_in< sc_lv<1> > inStream_TLAST;
    sc_in< sc_lv<5> > inStream_TID;
    sc_in< sc_lv<6> > inStream_TDEST;
    sc_out< sc_lv<32> > outStream_TDATA;
    sc_out< sc_logic > outStream_TVALID;
    sc_in< sc_logic > outStream_TREADY;
    sc_out< sc_lv<4> > outStream_TKEEP;
    sc_out< sc_lv<4> > outStream_TSTRB;
    sc_out< sc_lv<2> > outStream_TUSER;
    sc_out< sc_lv<1> > outStream_TLAST;
    sc_out< sc_lv<5> > outStream_TID;
    sc_out< sc_lv<6> > outStream_TDEST;
    sc_in< sc_logic > s_axi_CTRL_AWVALID;
    sc_out< sc_logic > s_axi_CTRL_AWREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_CTRL_AWADDR;
    sc_in< sc_logic > s_axi_CTRL_WVALID;
    sc_out< sc_logic > s_axi_CTRL_WREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_CTRL_WDATA;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH/8> > s_axi_CTRL_WSTRB;
    sc_in< sc_logic > s_axi_CTRL_ARVALID;
    sc_out< sc_logic > s_axi_CTRL_ARREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_CTRL_ARADDR;
    sc_out< sc_logic > s_axi_CTRL_RVALID;
    sc_in< sc_logic > s_axi_CTRL_RREADY;
    sc_out< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_CTRL_RDATA;
    sc_out< sc_lv<2> > s_axi_CTRL_RRESP;
    sc_out< sc_logic > s_axi_CTRL_BVALID;
    sc_in< sc_logic > s_axi_CTRL_BREADY;
    sc_out< sc_lv<2> > s_axi_CTRL_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    cnn_fc_i50_o10(sc_module_name name);
    SC_HAS_PROCESS(cnn_fc_i50_o10);

    ~cnn_fc_i50_o10();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    cnn_fc_i50_o10_CTRL_s_axi<C_S_AXI_CTRL_ADDR_WIDTH,C_S_AXI_CTRL_DATA_WIDTH>* cnn_fc_i50_o10_CTRL_s_axi_U;
    fixed_point_mul* grp_fixed_point_mul_fu_746;
    fixed_point_mul* grp_fixed_point_mul_fu_753;
    fixed_point_mul* grp_fixed_point_mul_fu_760;
    fixed_point_mul* grp_fixed_point_mul_fu_767;
    fixed_point_mul* grp_fixed_point_mul_fu_774;
    fixed_point_mul* grp_fixed_point_mul_fu_781;
    fixed_point_mul* grp_fixed_point_mul_fu_788;
    fixed_point_mul* grp_fixed_point_mul_fu_795;
    fixed_point_mul* grp_fixed_point_mul_fu_802;
    fixed_point_mul* grp_fixed_point_mul_fu_809;
    cnn_fc_i50_o10_mucud<1,1,32,32,32,32,32,32,32,32,32,32,4,32>* cnn_fc_i50_o10_mucud_U3;
    cnn_fc_i50_o10_mucud<1,1,32,32,32,32,32,32,32,32,32,32,4,32>* cnn_fc_i50_o10_mucud_U4;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<9> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > inStream_V_data_V_0_data_out;
    sc_signal< sc_logic > inStream_V_data_V_0_vld_in;
    sc_signal< sc_logic > inStream_V_data_V_0_vld_out;
    sc_signal< sc_logic > inStream_V_data_V_0_ack_in;
    sc_signal< sc_logic > inStream_V_data_V_0_ack_out;
    sc_signal< sc_lv<32> > inStream_V_data_V_0_payload_A;
    sc_signal< sc_lv<32> > inStream_V_data_V_0_payload_B;
    sc_signal< sc_logic > inStream_V_data_V_0_sel_rd;
    sc_signal< sc_logic > inStream_V_data_V_0_sel_wr;
    sc_signal< sc_logic > inStream_V_data_V_0_sel;
    sc_signal< sc_logic > inStream_V_data_V_0_load_A;
    sc_signal< sc_logic > inStream_V_data_V_0_load_B;
    sc_signal< sc_lv<2> > inStream_V_data_V_0_state;
    sc_signal< sc_logic > inStream_V_data_V_0_state_cmp_full;
    sc_signal< sc_logic > inStream_V_dest_V_0_vld_in;
    sc_signal< sc_logic > inStream_V_dest_V_0_ack_out;
    sc_signal< sc_lv<2> > inStream_V_dest_V_0_state;
    sc_signal< sc_lv<32> > outStream_V_data_V_1_data_out;
    sc_signal< sc_logic > outStream_V_data_V_1_vld_in;
    sc_signal< sc_logic > outStream_V_data_V_1_vld_out;
    sc_signal< sc_logic > outStream_V_data_V_1_ack_in;
    sc_signal< sc_logic > outStream_V_data_V_1_ack_out;
    sc_signal< sc_lv<32> > outStream_V_data_V_1_payload_A;
    sc_signal< sc_lv<32> > outStream_V_data_V_1_payload_B;
    sc_signal< sc_logic > outStream_V_data_V_1_sel_rd;
    sc_signal< sc_logic > outStream_V_data_V_1_sel_wr;
    sc_signal< sc_logic > outStream_V_data_V_1_sel;
    sc_signal< sc_logic > outStream_V_data_V_1_load_A;
    sc_signal< sc_logic > outStream_V_data_V_1_load_B;
    sc_signal< sc_lv<2> > outStream_V_data_V_1_state;
    sc_signal< sc_logic > outStream_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<4> > outStream_V_keep_V_1_data_out;
    sc_signal< sc_logic > outStream_V_keep_V_1_vld_in;
    sc_signal< sc_logic > outStream_V_keep_V_1_vld_out;
    sc_signal< sc_logic > outStream_V_keep_V_1_ack_in;
    sc_signal< sc_logic > outStream_V_keep_V_1_ack_out;
    sc_signal< sc_logic > outStream_V_keep_V_1_sel_rd;
    sc_signal< sc_logic > outStream_V_keep_V_1_sel;
    sc_signal< sc_lv<2> > outStream_V_keep_V_1_state;
    sc_signal< sc_lv<4> > outStream_V_strb_V_1_data_out;
    sc_signal< sc_logic > outStream_V_strb_V_1_vld_in;
    sc_signal< sc_logic > outStream_V_strb_V_1_vld_out;
    sc_signal< sc_logic > outStream_V_strb_V_1_ack_in;
    sc_signal< sc_logic > outStream_V_strb_V_1_ack_out;
    sc_signal< sc_logic > outStream_V_strb_V_1_sel_rd;
    sc_signal< sc_logic > outStream_V_strb_V_1_sel;
    sc_signal< sc_lv<2> > outStream_V_strb_V_1_state;
    sc_signal< sc_lv<2> > outStream_V_user_V_1_data_out;
    sc_signal< sc_logic > outStream_V_user_V_1_vld_in;
    sc_signal< sc_logic > outStream_V_user_V_1_vld_out;
    sc_signal< sc_logic > outStream_V_user_V_1_ack_in;
    sc_signal< sc_logic > outStream_V_user_V_1_ack_out;
    sc_signal< sc_logic > outStream_V_user_V_1_sel_rd;
    sc_signal< sc_logic > outStream_V_user_V_1_sel;
    sc_signal< sc_lv<2> > outStream_V_user_V_1_state;
    sc_signal< sc_lv<1> > outStream_V_last_V_1_data_out;
    sc_signal< sc_logic > outStream_V_last_V_1_vld_in;
    sc_signal< sc_logic > outStream_V_last_V_1_vld_out;
    sc_signal< sc_logic > outStream_V_last_V_1_ack_in;
    sc_signal< sc_logic > outStream_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > outStream_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > outStream_V_last_V_1_payload_B;
    sc_signal< sc_logic > outStream_V_last_V_1_sel_rd;
    sc_signal< sc_logic > outStream_V_last_V_1_sel_wr;
    sc_signal< sc_logic > outStream_V_last_V_1_sel;
    sc_signal< sc_logic > outStream_V_last_V_1_load_A;
    sc_signal< sc_logic > outStream_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > outStream_V_last_V_1_state;
    sc_signal< sc_logic > outStream_V_last_V_1_state_cmp_full;
    sc_signal< sc_lv<5> > outStream_V_id_V_1_data_out;
    sc_signal< sc_logic > outStream_V_id_V_1_vld_in;
    sc_signal< sc_logic > outStream_V_id_V_1_vld_out;
    sc_signal< sc_logic > outStream_V_id_V_1_ack_in;
    sc_signal< sc_logic > outStream_V_id_V_1_ack_out;
    sc_signal< sc_logic > outStream_V_id_V_1_sel_rd;
    sc_signal< sc_logic > outStream_V_id_V_1_sel;
    sc_signal< sc_lv<2> > outStream_V_id_V_1_state;
    sc_signal< sc_lv<6> > outStream_V_dest_V_1_data_out;
    sc_signal< sc_logic > outStream_V_dest_V_1_vld_in;
    sc_signal< sc_logic > outStream_V_dest_V_1_vld_out;
    sc_signal< sc_logic > outStream_V_dest_V_1_ack_in;
    sc_signal< sc_logic > outStream_V_dest_V_1_ack_out;
    sc_signal< sc_logic > outStream_V_dest_V_1_sel_rd;
    sc_signal< sc_logic > outStream_V_dest_V_1_sel;
    sc_signal< sc_lv<2> > outStream_V_dest_V_1_state;
    sc_signal< sc_lv<6> > weight_0_address0;
    sc_signal< sc_logic > weight_0_ce0;
    sc_signal< sc_lv<32> > weight_0_q0;
    sc_signal< sc_lv<6> > weight_1_address0;
    sc_signal< sc_logic > weight_1_ce0;
    sc_signal< sc_lv<32> > weight_1_q0;
    sc_signal< sc_lv<6> > weight_2_address0;
    sc_signal< sc_logic > weight_2_ce0;
    sc_signal< sc_lv<32> > weight_2_q0;
    sc_signal< sc_lv<6> > weight_3_address0;
    sc_signal< sc_logic > weight_3_ce0;
    sc_signal< sc_lv<32> > weight_3_q0;
    sc_signal< sc_lv<6> > weight_4_address0;
    sc_signal< sc_logic > weight_4_ce0;
    sc_signal< sc_lv<32> > weight_4_q0;
    sc_signal< sc_lv<6> > weight_5_address0;
    sc_signal< sc_logic > weight_5_ce0;
    sc_signal< sc_lv<32> > weight_5_q0;
    sc_signal< sc_lv<6> > weight_6_address0;
    sc_signal< sc_logic > weight_6_ce0;
    sc_signal< sc_lv<32> > weight_6_q0;
    sc_signal< sc_lv<6> > weight_7_address0;
    sc_signal< sc_logic > weight_7_ce0;
    sc_signal< sc_lv<32> > weight_7_q0;
    sc_signal< sc_lv<6> > weight_8_address0;
    sc_signal< sc_logic > weight_8_ce0;
    sc_signal< sc_lv<32> > weight_8_q0;
    sc_signal< sc_lv<6> > weight_9_address0;
    sc_signal< sc_logic > weight_9_ce0;
    sc_signal< sc_lv<32> > weight_9_q0;
    sc_signal< sc_lv<4> > bias_address0;
    sc_signal< sc_logic > bias_ce0;
    sc_signal< sc_lv<32> > bias_q0;
    sc_signal< sc_lv<32> > ctrl;
    sc_signal< sc_logic > inStream_TDATA_blk_n;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_lv<1> > exitcond3_reg_1800;
    sc_signal< sc_logic > outStream_TDATA_blk_n;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp3_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< sc_lv<1> > exitcond_reg_1914;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter2;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp3_iter1_exitcond_reg_1914;
    sc_signal< sc_lv<32> > result_9_2_reg_491;
    sc_signal< sc_lv<32> > result_8_2_reg_502;
    sc_signal< sc_lv<32> > result_9_7_reg_513;
    sc_signal< sc_lv<32> > result_9_9_reg_524;
    sc_signal< sc_lv<32> > result_9_20_reg_535;
    sc_signal< sc_lv<32> > result_9_3_reg_546;
    sc_signal< sc_lv<32> > result_9_11_reg_557;
    sc_signal< sc_lv<32> > result_9_13_reg_568;
    sc_signal< sc_lv<32> > result_9_15_reg_579;
    sc_signal< sc_lv<32> > result_9_17_reg_590;
    sc_signal< sc_lv<4> > i1_reg_601;
    sc_signal< sc_lv<32> > result_9_4_reg_613;
    sc_signal< sc_lv<32> > result_8_4_reg_624;
    sc_signal< sc_lv<32> > result_7_4_reg_635;
    sc_signal< sc_lv<32> > result_6_4_reg_646;
    sc_signal< sc_lv<32> > result_5_4_reg_657;
    sc_signal< sc_lv<32> > result_4_4_reg_668;
    sc_signal< sc_lv<32> > result_3_4_reg_679;
    sc_signal< sc_lv<32> > result_2_4_reg_690;
    sc_signal< sc_lv<32> > result_1_4_reg_701;
    sc_signal< sc_lv<32> > result_0_4_reg_712;
    sc_signal< sc_lv<6> > row_reg_723;
    sc_signal< sc_lv<4> > writeCount_assign_reg_734;
    sc_signal< sc_lv<32> > ctrl_read_reg_1673;
    sc_signal< sc_lv<4> > i_1_fu_822_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state2;
    sc_signal< sc_lv<32> > newSel1_fu_932_p3;
    sc_signal< sc_lv<1> > exitcond1_fu_816_p2;
    sc_signal< sc_lv<32> > newSel3_fu_948_p3;
    sc_signal< sc_lv<32> > newSel7_fu_980_p3;
    sc_signal< sc_lv<32> > newSel10_fu_1004_p3;
    sc_signal< sc_lv<32> > newSel13_fu_1028_p3;
    sc_signal< sc_lv<32> > newSel15_fu_1044_p3;
    sc_signal< sc_lv<32> > newSel18_fu_1068_p3;
    sc_signal< sc_lv<32> > newSel20_fu_1084_p3;
    sc_signal< sc_lv<32> > result_1_s_fu_1100_p3;
    sc_signal< sc_lv<32> > result_0_s_fu_1108_p3;
    sc_signal< sc_lv<1> > exitcond2_fu_1116_p2;
    sc_signal< sc_lv<1> > exitcond2_reg_1736;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_lv<4> > i_2_fu_1122_p2;
    sc_signal< sc_lv<4> > i_2_reg_1740;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<32> > result_9_5_fu_1269_p3;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_lv<32> > result_9_6_fu_1285_p3;
    sc_signal< sc_lv<32> > result_9_8_fu_1317_p3;
    sc_signal< sc_lv<32> > result_9_10_fu_1341_p3;
    sc_signal< sc_lv<32> > result_9_12_fu_1365_p3;
    sc_signal< sc_lv<32> > result_9_14_fu_1381_p3;
    sc_signal< sc_lv<32> > result_9_16_fu_1405_p3;
    sc_signal< sc_lv<32> > result_9_18_fu_1421_p3;
    sc_signal< sc_lv<32> > result_9_22_fu_1437_p3;
    sc_signal< sc_lv<32> > result_9_23_fu_1445_p3;
    sc_signal< sc_lv<1> > exitcond3_fu_1453_p2;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp2_iter1_exitcond3_reg_1800;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp2_iter2_exitcond3_reg_1800;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp2_iter3_exitcond3_reg_1800;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp2_iter4_exitcond3_reg_1800;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp2_iter5_exitcond3_reg_1800;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp2_iter6_exitcond3_reg_1800;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp2_iter7_exitcond3_reg_1800;
    sc_signal< sc_lv<6> > row_1_fu_1459_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<32> > result_0_1_fu_1497_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter8;
    sc_signal< sc_lv<32> > result_1_1_fu_1507_p2;
    sc_signal< sc_lv<32> > result_2_1_fu_1517_p2;
    sc_signal< sc_lv<32> > result_3_1_fu_1527_p2;
    sc_signal< sc_lv<32> > result_4_1_fu_1537_p2;
    sc_signal< sc_lv<32> > result_5_1_fu_1547_p2;
    sc_signal< sc_lv<32> > result_6_1_fu_1557_p2;
    sc_signal< sc_lv<32> > result_7_1_fu_1567_p2;
    sc_signal< sc_lv<32> > result_8_1_fu_1577_p2;
    sc_signal< sc_lv<32> > result_9_1_fu_1587_p2;
    sc_signal< sc_lv<1> > tmp_8_fu_1593_p1;
    sc_signal< sc_lv<1> > tmp_8_reg_1909;
    sc_signal< sc_lv<1> > ap_CS_fsm_state16;
    sc_signal< sc_lv<1> > exitcond_fu_1596_p2;
    sc_signal< sc_lv<4> > col_fu_1602_p2;
    sc_signal< sc_lv<4> > col_reg_1918;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<1> > tmp_last_V_fu_1608_p2;
    sc_signal< sc_lv<32> > data_fu_1665_p3;
    sc_signal< sc_lv<1> > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter7;
    sc_signal< sc_lv<23> > grp_fixed_point_mul_fu_746_ap_return;
    sc_signal< sc_logic > grp_fixed_point_mul_fu_746_ap_ce;
    sc_signal< sc_lv<23> > grp_fixed_point_mul_fu_753_ap_return;
    sc_signal< sc_logic > grp_fixed_point_mul_fu_753_ap_ce;
    sc_signal< sc_lv<23> > grp_fixed_point_mul_fu_760_ap_return;
    sc_signal< sc_logic > grp_fixed_point_mul_fu_760_ap_ce;
    sc_signal< sc_lv<23> > grp_fixed_point_mul_fu_767_ap_return;
    sc_signal< sc_logic > grp_fixed_point_mul_fu_767_ap_ce;
    sc_signal< sc_lv<23> > grp_fixed_point_mul_fu_774_ap_return;
    sc_signal< sc_logic > grp_fixed_point_mul_fu_774_ap_ce;
    sc_signal< sc_lv<23> > grp_fixed_point_mul_fu_781_ap_return;
    sc_signal< sc_logic > grp_fixed_point_mul_fu_781_ap_ce;
    sc_signal< sc_lv<23> > grp_fixed_point_mul_fu_788_ap_return;
    sc_signal< sc_logic > grp_fixed_point_mul_fu_788_ap_ce;
    sc_signal< sc_lv<23> > grp_fixed_point_mul_fu_795_ap_return;
    sc_signal< sc_logic > grp_fixed_point_mul_fu_795_ap_ce;
    sc_signal< sc_lv<23> > grp_fixed_point_mul_fu_802_ap_return;
    sc_signal< sc_logic > grp_fixed_point_mul_fu_802_ap_ce;
    sc_signal< sc_lv<23> > grp_fixed_point_mul_fu_809_ap_return;
    sc_signal< sc_logic > grp_fixed_point_mul_fu_809_ap_ce;
    sc_signal< sc_lv<32> > result_9_reg_360;
    sc_signal< sc_lv<32> > result_8_reg_372;
    sc_signal< sc_lv<32> > result_7_reg_384;
    sc_signal< sc_lv<32> > result_6_reg_396;
    sc_signal< sc_lv<32> > result_5_reg_408;
    sc_signal< sc_lv<32> > result_4_reg_420;
    sc_signal< sc_lv<32> > result_3_reg_432;
    sc_signal< sc_lv<32> > result_2_reg_444;
    sc_signal< sc_lv<32> > result_1_reg_456;
    sc_signal< sc_lv<32> > result_0_reg_468;
    sc_signal< sc_lv<4> > i_reg_480;
    sc_signal< sc_lv<4> > i1_phi_fu_605_p4;
    sc_signal< sc_lv<4> > writeCount_assign_phi_fu_738_p4;
    sc_signal< sc_lv<32> > i1_cast_fu_1128_p1;
    sc_signal< sc_lv<32> > row_cast_fu_1465_p1;
    sc_signal< sc_lv<1> > sel_tmp8_fu_876_p2;
    sc_signal< sc_lv<1> > sel_tmp7_fu_870_p2;
    sc_signal< sc_lv<1> > sel_tmp6_fu_864_p2;
    sc_signal< sc_lv<1> > sel_tmp5_fu_858_p2;
    sc_signal< sc_lv<1> > sel_tmp4_fu_852_p2;
    sc_signal< sc_lv<1> > sel_tmp3_fu_846_p2;
    sc_signal< sc_lv<1> > sel_tmp2_fu_840_p2;
    sc_signal< sc_lv<1> > sel_tmp1_fu_834_p2;
    sc_signal< sc_lv<1> > sel_tmp_fu_828_p2;
    sc_signal< sc_lv<1> > or_cond_fu_882_p2;
    sc_signal< sc_lv<1> > or_cond1_fu_888_p2;
    sc_signal< sc_lv<1> > or_cond2_fu_894_p2;
    sc_signal< sc_lv<1> > or_cond3_fu_900_p2;
    sc_signal< sc_lv<1> > or_cond4_fu_914_p2;
    sc_signal< sc_lv<1> > or_cond5_fu_920_p2;
    sc_signal< sc_lv<1> > or_cond6_fu_926_p2;
    sc_signal< sc_lv<32> > newSel_fu_906_p3;
    sc_signal< sc_lv<32> > newSel2_fu_940_p3;
    sc_signal< sc_lv<32> > newSel4_fu_956_p3;
    sc_signal< sc_lv<32> > newSel5_fu_964_p3;
    sc_signal< sc_lv<32> > newSel6_fu_972_p3;
    sc_signal< sc_lv<32> > newSel8_fu_988_p3;
    sc_signal< sc_lv<32> > newSel9_fu_996_p3;
    sc_signal< sc_lv<32> > newSel11_fu_1012_p3;
    sc_signal< sc_lv<32> > newSel12_fu_1020_p3;
    sc_signal< sc_lv<32> > newSel14_fu_1036_p3;
    sc_signal< sc_lv<32> > newSel16_fu_1052_p3;
    sc_signal< sc_lv<32> > newSel17_fu_1060_p3;
    sc_signal< sc_lv<32> > newSel19_fu_1076_p3;
    sc_signal< sc_lv<32> > sel_tmp9_fu_1092_p3;
    sc_signal< sc_lv<32> > tmp_1_fu_1133_p12;
    sc_signal< sc_lv<1> > sel_tmp18_fu_1213_p2;
    sc_signal< sc_lv<1> > sel_tmp17_fu_1207_p2;
    sc_signal< sc_lv<1> > sel_tmp16_fu_1201_p2;
    sc_signal< sc_lv<1> > sel_tmp15_fu_1195_p2;
    sc_signal< sc_lv<1> > sel_tmp14_fu_1189_p2;
    sc_signal< sc_lv<1> > sel_tmp13_fu_1183_p2;
    sc_signal< sc_lv<1> > sel_tmp12_fu_1177_p2;
    sc_signal< sc_lv<1> > sel_tmp11_fu_1171_p2;
    sc_signal< sc_lv<1> > sel_tmp10_fu_1165_p2;
    sc_signal< sc_lv<32> > result_9_24_fu_1159_p2;
    sc_signal< sc_lv<1> > or_cond7_fu_1219_p2;
    sc_signal< sc_lv<1> > or_cond8_fu_1225_p2;
    sc_signal< sc_lv<1> > or_cond9_fu_1231_p2;
    sc_signal< sc_lv<1> > or_cond10_fu_1237_p2;
    sc_signal< sc_lv<1> > or_cond11_fu_1251_p2;
    sc_signal< sc_lv<1> > or_cond12_fu_1257_p2;
    sc_signal< sc_lv<1> > or_cond13_fu_1263_p2;
    sc_signal< sc_lv<32> > newSel21_fu_1243_p3;
    sc_signal< sc_lv<32> > newSel22_fu_1277_p3;
    sc_signal< sc_lv<32> > newSel23_fu_1293_p3;
    sc_signal< sc_lv<32> > newSel24_fu_1301_p3;
    sc_signal< sc_lv<32> > newSel25_fu_1309_p3;
    sc_signal< sc_lv<32> > newSel26_fu_1325_p3;
    sc_signal< sc_lv<32> > newSel27_fu_1333_p3;
    sc_signal< sc_lv<32> > newSel28_fu_1349_p3;
    sc_signal< sc_lv<32> > newSel29_fu_1357_p3;
    sc_signal< sc_lv<32> > newSel30_fu_1373_p3;
    sc_signal< sc_lv<32> > newSel31_fu_1389_p3;
    sc_signal< sc_lv<32> > newSel32_fu_1397_p3;
    sc_signal< sc_lv<32> > newSel33_fu_1413_p3;
    sc_signal< sc_lv<32> > result_9_21_fu_1429_p3;
    sc_signal< sc_lv<32> > result_0_1_trunc_ex_fu_1493_p1;
    sc_signal< sc_lv<32> > result_1_1_trunc_ex_fu_1503_p1;
    sc_signal< sc_lv<32> > result_2_1_trunc_ex_fu_1513_p1;
    sc_signal< sc_lv<32> > result_3_1_trunc_ex_fu_1523_p1;
    sc_signal< sc_lv<32> > result_4_1_trunc_ex_fu_1533_p1;
    sc_signal< sc_lv<32> > result_5_1_trunc_ex_fu_1543_p1;
    sc_signal< sc_lv<32> > result_6_1_trunc_ex_fu_1553_p1;
    sc_signal< sc_lv<32> > result_7_1_trunc_ex_fu_1563_p1;
    sc_signal< sc_lv<32> > result_8_1_trunc_ex_fu_1573_p1;
    sc_signal< sc_lv<32> > result_9_1_trunc_ex_fu_1583_p1;
    sc_signal< sc_lv<32> > data_1_fu_1615_p12;
    sc_signal< sc_lv<1> > tmp_10_fu_1645_p3;
    sc_signal< sc_lv<31> > tmp_9_fu_1641_p1;
    sc_signal< sc_lv<31> > data_2_fu_1653_p3;
    sc_signal< sc_lv<32> > data_2_cast_fu_1661_p1;
    sc_signal< sc_lv<1> > ap_CS_fsm_state20;
    sc_signal< bool > ap_condition_1889;
    sc_signal< sc_lv<9> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<9> ap_ST_fsm_state1;
    static const sc_lv<9> ap_ST_fsm_state2;
    static const sc_lv<9> ap_ST_fsm_state3;
    static const sc_lv<9> ap_ST_fsm_pp1_stage0;
    static const sc_lv<9> ap_ST_fsm_state6;
    static const sc_lv<9> ap_ST_fsm_pp2_stage0;
    static const sc_lv<9> ap_ST_fsm_state16;
    static const sc_lv<9> ap_ST_fsm_pp3_stage0;
    static const sc_lv<9> ap_ST_fsm_state20;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<6> ap_const_lv6_32;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<32> ap_const_lv32_8;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state6();
    void thread_ap_condition_1889();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_bias_address0();
    void thread_bias_ce0();
    void thread_col_fu_1602_p2();
    void thread_data_2_cast_fu_1661_p1();
    void thread_data_2_fu_1653_p3();
    void thread_data_fu_1665_p3();
    void thread_exitcond1_fu_816_p2();
    void thread_exitcond2_fu_1116_p2();
    void thread_exitcond3_fu_1453_p2();
    void thread_exitcond_fu_1596_p2();
    void thread_grp_fixed_point_mul_fu_746_ap_ce();
    void thread_grp_fixed_point_mul_fu_753_ap_ce();
    void thread_grp_fixed_point_mul_fu_760_ap_ce();
    void thread_grp_fixed_point_mul_fu_767_ap_ce();
    void thread_grp_fixed_point_mul_fu_774_ap_ce();
    void thread_grp_fixed_point_mul_fu_781_ap_ce();
    void thread_grp_fixed_point_mul_fu_788_ap_ce();
    void thread_grp_fixed_point_mul_fu_795_ap_ce();
    void thread_grp_fixed_point_mul_fu_802_ap_ce();
    void thread_grp_fixed_point_mul_fu_809_ap_ce();
    void thread_i1_cast_fu_1128_p1();
    void thread_i1_phi_fu_605_p4();
    void thread_i_1_fu_822_p2();
    void thread_i_2_fu_1122_p2();
    void thread_inStream_TDATA_blk_n();
    void thread_inStream_TREADY();
    void thread_inStream_V_data_V_0_ack_in();
    void thread_inStream_V_data_V_0_ack_out();
    void thread_inStream_V_data_V_0_data_out();
    void thread_inStream_V_data_V_0_load_A();
    void thread_inStream_V_data_V_0_load_B();
    void thread_inStream_V_data_V_0_sel();
    void thread_inStream_V_data_V_0_state_cmp_full();
    void thread_inStream_V_data_V_0_vld_in();
    void thread_inStream_V_data_V_0_vld_out();
    void thread_inStream_V_dest_V_0_ack_out();
    void thread_inStream_V_dest_V_0_vld_in();
    void thread_newSel10_fu_1004_p3();
    void thread_newSel11_fu_1012_p3();
    void thread_newSel12_fu_1020_p3();
    void thread_newSel13_fu_1028_p3();
    void thread_newSel14_fu_1036_p3();
    void thread_newSel15_fu_1044_p3();
    void thread_newSel16_fu_1052_p3();
    void thread_newSel17_fu_1060_p3();
    void thread_newSel18_fu_1068_p3();
    void thread_newSel19_fu_1076_p3();
    void thread_newSel1_fu_932_p3();
    void thread_newSel20_fu_1084_p3();
    void thread_newSel21_fu_1243_p3();
    void thread_newSel22_fu_1277_p3();
    void thread_newSel23_fu_1293_p3();
    void thread_newSel24_fu_1301_p3();
    void thread_newSel25_fu_1309_p3();
    void thread_newSel26_fu_1325_p3();
    void thread_newSel27_fu_1333_p3();
    void thread_newSel28_fu_1349_p3();
    void thread_newSel29_fu_1357_p3();
    void thread_newSel2_fu_940_p3();
    void thread_newSel30_fu_1373_p3();
    void thread_newSel31_fu_1389_p3();
    void thread_newSel32_fu_1397_p3();
    void thread_newSel33_fu_1413_p3();
    void thread_newSel3_fu_948_p3();
    void thread_newSel4_fu_956_p3();
    void thread_newSel5_fu_964_p3();
    void thread_newSel6_fu_972_p3();
    void thread_newSel7_fu_980_p3();
    void thread_newSel8_fu_988_p3();
    void thread_newSel9_fu_996_p3();
    void thread_newSel_fu_906_p3();
    void thread_or_cond10_fu_1237_p2();
    void thread_or_cond11_fu_1251_p2();
    void thread_or_cond12_fu_1257_p2();
    void thread_or_cond13_fu_1263_p2();
    void thread_or_cond1_fu_888_p2();
    void thread_or_cond2_fu_894_p2();
    void thread_or_cond3_fu_900_p2();
    void thread_or_cond4_fu_914_p2();
    void thread_or_cond5_fu_920_p2();
    void thread_or_cond6_fu_926_p2();
    void thread_or_cond7_fu_1219_p2();
    void thread_or_cond8_fu_1225_p2();
    void thread_or_cond9_fu_1231_p2();
    void thread_or_cond_fu_882_p2();
    void thread_outStream_TDATA();
    void thread_outStream_TDATA_blk_n();
    void thread_outStream_TDEST();
    void thread_outStream_TID();
    void thread_outStream_TKEEP();
    void thread_outStream_TLAST();
    void thread_outStream_TSTRB();
    void thread_outStream_TUSER();
    void thread_outStream_TVALID();
    void thread_outStream_V_data_V_1_ack_in();
    void thread_outStream_V_data_V_1_ack_out();
    void thread_outStream_V_data_V_1_data_out();
    void thread_outStream_V_data_V_1_load_A();
    void thread_outStream_V_data_V_1_load_B();
    void thread_outStream_V_data_V_1_sel();
    void thread_outStream_V_data_V_1_state_cmp_full();
    void thread_outStream_V_data_V_1_vld_in();
    void thread_outStream_V_data_V_1_vld_out();
    void thread_outStream_V_dest_V_1_ack_in();
    void thread_outStream_V_dest_V_1_ack_out();
    void thread_outStream_V_dest_V_1_data_out();
    void thread_outStream_V_dest_V_1_sel();
    void thread_outStream_V_dest_V_1_vld_in();
    void thread_outStream_V_dest_V_1_vld_out();
    void thread_outStream_V_id_V_1_ack_in();
    void thread_outStream_V_id_V_1_ack_out();
    void thread_outStream_V_id_V_1_data_out();
    void thread_outStream_V_id_V_1_sel();
    void thread_outStream_V_id_V_1_vld_in();
    void thread_outStream_V_id_V_1_vld_out();
    void thread_outStream_V_keep_V_1_ack_in();
    void thread_outStream_V_keep_V_1_ack_out();
    void thread_outStream_V_keep_V_1_data_out();
    void thread_outStream_V_keep_V_1_sel();
    void thread_outStream_V_keep_V_1_vld_in();
    void thread_outStream_V_keep_V_1_vld_out();
    void thread_outStream_V_last_V_1_ack_in();
    void thread_outStream_V_last_V_1_ack_out();
    void thread_outStream_V_last_V_1_data_out();
    void thread_outStream_V_last_V_1_load_A();
    void thread_outStream_V_last_V_1_load_B();
    void thread_outStream_V_last_V_1_sel();
    void thread_outStream_V_last_V_1_state_cmp_full();
    void thread_outStream_V_last_V_1_vld_in();
    void thread_outStream_V_last_V_1_vld_out();
    void thread_outStream_V_strb_V_1_ack_in();
    void thread_outStream_V_strb_V_1_ack_out();
    void thread_outStream_V_strb_V_1_data_out();
    void thread_outStream_V_strb_V_1_sel();
    void thread_outStream_V_strb_V_1_vld_in();
    void thread_outStream_V_strb_V_1_vld_out();
    void thread_outStream_V_user_V_1_ack_in();
    void thread_outStream_V_user_V_1_ack_out();
    void thread_outStream_V_user_V_1_data_out();
    void thread_outStream_V_user_V_1_sel();
    void thread_outStream_V_user_V_1_vld_in();
    void thread_outStream_V_user_V_1_vld_out();
    void thread_result_0_1_fu_1497_p2();
    void thread_result_0_1_trunc_ex_fu_1493_p1();
    void thread_result_0_s_fu_1108_p3();
    void thread_result_1_1_fu_1507_p2();
    void thread_result_1_1_trunc_ex_fu_1503_p1();
    void thread_result_1_s_fu_1100_p3();
    void thread_result_2_1_fu_1517_p2();
    void thread_result_2_1_trunc_ex_fu_1513_p1();
    void thread_result_3_1_fu_1527_p2();
    void thread_result_3_1_trunc_ex_fu_1523_p1();
    void thread_result_4_1_fu_1537_p2();
    void thread_result_4_1_trunc_ex_fu_1533_p1();
    void thread_result_5_1_fu_1547_p2();
    void thread_result_5_1_trunc_ex_fu_1543_p1();
    void thread_result_6_1_fu_1557_p2();
    void thread_result_6_1_trunc_ex_fu_1553_p1();
    void thread_result_7_1_fu_1567_p2();
    void thread_result_7_1_trunc_ex_fu_1563_p1();
    void thread_result_8_1_fu_1577_p2();
    void thread_result_8_1_trunc_ex_fu_1573_p1();
    void thread_result_9_10_fu_1341_p3();
    void thread_result_9_12_fu_1365_p3();
    void thread_result_9_14_fu_1381_p3();
    void thread_result_9_16_fu_1405_p3();
    void thread_result_9_18_fu_1421_p3();
    void thread_result_9_1_fu_1587_p2();
    void thread_result_9_1_trunc_ex_fu_1583_p1();
    void thread_result_9_21_fu_1429_p3();
    void thread_result_9_22_fu_1437_p3();
    void thread_result_9_23_fu_1445_p3();
    void thread_result_9_24_fu_1159_p2();
    void thread_result_9_5_fu_1269_p3();
    void thread_result_9_6_fu_1285_p3();
    void thread_result_9_8_fu_1317_p3();
    void thread_row_1_fu_1459_p2();
    void thread_row_cast_fu_1465_p1();
    void thread_sel_tmp10_fu_1165_p2();
    void thread_sel_tmp11_fu_1171_p2();
    void thread_sel_tmp12_fu_1177_p2();
    void thread_sel_tmp13_fu_1183_p2();
    void thread_sel_tmp14_fu_1189_p2();
    void thread_sel_tmp15_fu_1195_p2();
    void thread_sel_tmp16_fu_1201_p2();
    void thread_sel_tmp17_fu_1207_p2();
    void thread_sel_tmp18_fu_1213_p2();
    void thread_sel_tmp1_fu_834_p2();
    void thread_sel_tmp2_fu_840_p2();
    void thread_sel_tmp3_fu_846_p2();
    void thread_sel_tmp4_fu_852_p2();
    void thread_sel_tmp5_fu_858_p2();
    void thread_sel_tmp6_fu_864_p2();
    void thread_sel_tmp7_fu_870_p2();
    void thread_sel_tmp8_fu_876_p2();
    void thread_sel_tmp9_fu_1092_p3();
    void thread_sel_tmp_fu_828_p2();
    void thread_tmp_10_fu_1645_p3();
    void thread_tmp_8_fu_1593_p1();
    void thread_tmp_9_fu_1641_p1();
    void thread_tmp_last_V_fu_1608_p2();
    void thread_weight_0_address0();
    void thread_weight_0_ce0();
    void thread_weight_1_address0();
    void thread_weight_1_ce0();
    void thread_weight_2_address0();
    void thread_weight_2_ce0();
    void thread_weight_3_address0();
    void thread_weight_3_ce0();
    void thread_weight_4_address0();
    void thread_weight_4_ce0();
    void thread_weight_5_address0();
    void thread_weight_5_ce0();
    void thread_weight_6_address0();
    void thread_weight_6_ce0();
    void thread_weight_7_address0();
    void thread_weight_7_ce0();
    void thread_weight_8_address0();
    void thread_weight_8_ce0();
    void thread_weight_9_address0();
    void thread_weight_9_ce0();
    void thread_writeCount_assign_phi_fu_738_p4();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
