<!DOCTYPE html>
<html lang="fi">
<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <title>Oinonen Consulting</title>
  <link rel="icon" type="image/png" href="kuva.png">
  <link href="https://fonts.googleapis.com/css2?family=Poppins:wght@400;600&display=swap" rel="stylesheet">

  <style>
    html { scroll-behavior: smooth; }
    body {
      margin: 0;
      font-family: 'Poppins', sans-serif;
      overflow-x: hidden;
      background: #111;
    }

    /* Navbar */
    .navbar {
      position: fixed;
      top: 1rem;
      left: 50%;
      transform: translateX(-50%);
      background: rgba(255,255,255,0.1);
      backdrop-filter: blur(12px);
      color: white;
      display: flex;
      justify-content: space-between;
      align-items: center;
      padding: 1.5rem 4rem;
      z-index: 1000;
      border-radius: 20px;
      max-width: 95%;
      box-shadow: 0 8px 32px rgba(0,0,0,0.3);
      border: 1px solid rgba(255,255,255,0.2);
    }

    .nav-left img { height: 80px; }
    .nav-center { flex: 1; display: flex; justify-content: center; }
    .nav-links { display: flex; gap: 2rem; }
    .nav-links a {
      color: white;
      text-decoration: none;
      font-weight: 600;
    }
    .nav-links a:hover { color: #285b85; }

    section {
      min-height: 100vh;
      display: flex;
      flex-direction: column;
      align-items: center;
      justify-content: center;
      color: white;
      text-align: center;
      scroll-margin-top: 160px;
      padding: 3rem 1rem;
    }

    .animated {
      font-size: 3rem;
      margin-bottom: 1rem;
    }

    .intro-box, .glass-box {
      background: rgba(255,255,255,0.1);
      padding: 1rem 2rem;
      border-radius: 20px;
      backdrop-filter: blur(12px);
      box-shadow: 0 8px 32px rgba(0,0,0,0.3);
      border: 1px solid rgba(255,255,255,0.2);
      max-width: 800px;
      margin: 0.5rem 0;
    }

    /* About */
    .section3 .about-container {
      max-width: 800px;
      margin-top: 2rem;
      text-align: left;
    }

    .about-name { font-size: 1.6rem; font-weight: 600; }
    .about-details { color: #ccc; }

    .about-hours {
      text-align: center;
      font-size: 1.6rem;
      font-weight: 600;
      margin-top: 1rem;
    }

    .linkedin-link {
      display: block;
      margin-top: 0.5rem;
      color: #285b85;
      font-weight: 500;
      text-decoration: none;
    }
    .linkedin-link:hover { color: #1d4261; }

    /* Experience */
    .experience-container {
      max-width: 800px;
      width: 100%;
      text-align: left;
      margin-top: 2rem;
    }

    .experience-subtitle {
      font-size: 1.8rem;
      font-weight: 600;
      margin: 2rem 0 1rem;
      text-align: center;
    }

    /* Timeline */
    .timeline {
      position: relative;
      padding-left: 40px;
    }

    .timeline::before {
      content: "";
      position: absolute;
      left: 15px;
      top: 0;
      bottom: 0;
      width: 2px;
      background: rgba(255,255,255,0.2);
    }

    .timeline-item {
      position: relative;
      margin-bottom: 2.5rem;
    }

    .timeline-dot {
      position: absolute;
      left: 7px;
      top: 12px;
      width: 18px;
      height: 18px;
      background: #285b85;
      border-radius: 50%;
      box-shadow: 0 0 10px rgba(40,91,133,0.8);
    }

    .timeline-content {
      background: rgba(255,255,255,0.08);
      padding: 1rem 1.5rem;
      border-radius: 15px;
      border: 1px solid rgba(255,255,255,0.15);
    }

    .timeline-title { font-weight: 600; font-size: 1.2rem; }
    .timeline-role { color: #ccc; }
    .timeline-date { font-size: 0.9rem; color: #999; }

    .github-link {
      display: block;
      margin-top: 1rem;
      text-align: center;
      font-weight: 600;
      color: #418ac5;
      text-decoration: none;
    }
    .github-link:hover { color: #285b85; }

    footer {
      background: rgba(0,0,0,0.95);
      color: white;
      padding: 2rem 1rem;
      text-align: center;
    }
  </style>
</head>

<body>

<div id="top"></div>

<!-- Navbar -->
<div class="navbar">
  <div class="nav-left">
    <a href="#top"><img src="logo.png"></a>
  </div>
  <div class="nav-center">
    <div class="nav-links">
      <a href="#top">Oinonen Consulting</a>
      <a href="#section1">Introduction</a>
      <a href="#section3">About me</a>
      <a href="#section5">Experience</a>
      <a href="#section4">Contact</a>
    </div>
  </div>
</div>

<!-- Introduction -->
<section id="section1">
  <div class="animated">Oinonen Consulting<br> FPGA | SoC | ASIC design & verification consulting</div>
  <div class="intro-box">Digital IC designer with strong experience in SoC development, digital logic design, verification, and FPGA implementation.</div>
  <div class="intro-box">My background combines hands-on industry work in IC R&D with academic expertise in electronics and telecommunications.</div>
  <div class="intro-box">Area of consulting: Digital design (VHDL / SystemVerilog), Verification (UVM), FPGA prototyping, Python tooling</div>
</section>

<!-- About -->
<section id="section3" class="section3">
  <div class="animated">About me</div>
  <div class="about-container">
    <div class="about-name">Jesse Oinonen</div>
    <div class="about-details">BSc. in Electrical Engineering</div>
    <div class="about-details">Ongoing MSc. studies in Electronics Design</div>
    <div class="about-name">Skills:</div>
    <div class="about-details">Digital IC design (VHDL, SystemVerilog)</div>
    <div class="about-details">SoC architecture & RISC-V development</div>
    <div class="about-details">FPGA design & prototyping (Vivado, hardware bring-up)</div>
    <div class="about-details">Verification & testbench development (UVM)</div>
    <div class="about-details">Programming: Python, C/C++</div>
    <div class="about-details">Vivado, Design Vision, VCS, QuestaSim, Visual Studio, Git</div>
    <div class="about-details">Strong problem-solving & system-level thinking</div>
    <div class="about-details">üìß jesse.oinonen25@gmail.com</div>
    <a href="https://www.linkedin.com/in/jesse-oinonen-802a69262" target="_blank" class="linkedin-link">LinkedIn Profile</a>
    <div class="about-hours">OVER 1000+ HOURS of experience with digital design & verification</div>
  </div>
</section>

<!-- Experience -->
<section id="section5">
  <div class="animated">Experience</div>

  <div class="experience-container">

    <div class="experience-subtitle">Industry experience</div>

    <div class="timeline">

      <div class="timeline-item">
        <div class="timeline-dot"></div>
        <div class="timeline-content">
          <div class="timeline-title">LG Electronics</div>
          <div class="timeline-role">Digital IC Engineer Trainee</div>
          <div class="timeline-date">01/2025 - 12/2025</div>
          <div class="timeline-role">Designed and implemented RTL functionalities for RISC-V based modules using VHDL and SystemVerilog.
                                     Developed and verified testbenches and testcases with UVM methodology in VCS and Verdi.
                                     Contributed to SoC-level digital design and verification across multiple projects.
                                     Utilized Python and C for verification automation, calibration software, and tooling.
                                     Worked extensively in a Linux environment with Git for version control.
                                     Focused on hardware design, verification, and thorough documentation for collaborative development.</div>
        </div>
      </div>

      <div class="timeline-item">
        <div class="timeline-dot"></div>
        <div class="timeline-content">
          <div class="timeline-title">Abloy</div>
          <div class="timeline-role">R&D Electronics Engineer Summer Trainee</div>
          <div class="timeline-date">06/2024 - 08/2024</div>
          <div class="timeline-role">Involved in prototype construction, design, and documentation, as well as breadboard design and implementation. Conducted electronics testing (DVT), 
                                     troubleshooting, and environmental testing of electronics. Supported development projects, 
                                     maintained electronics lab equipment, and contributed to the development of production testing methods and software design.</div>
        </div>
      </div>

      <div class="timeline-item">
        <div class="timeline-dot"></div>
        <div class="timeline-content">
          <div class="timeline-title">AspoComp</div>
          <div class="timeline-role">Electrical Tester</div>
          <div class="timeline-date">05/2023 - 08/2023</div>
          <div class="timeline-role">Physical electrical testing of the PCB's, repairing of PCB layers, measuring of impedance and capacitance.</div>
        </div>
      </div>

    </div>

    <div class="experience-subtitle">Projects</div>
    <div class="intro-box"><b>RISC-V + AI accelerator Zynq Soc (Own project)</b><br> Currently under development. 
                           A compact, FPGA-based AI accelerator designed to offload compute-intensive operations from an RV32I core. 
                           Implements a systolic array architecture for efficient matrix and vector computations, enabling fast linear algebra and lightweight ML tasks. 
                           Controlled and sequenced by the RISC-V processor, providing seamless integration into the Zynq-7000 SoC. </div>
    <div class="intro-box"><b>RISC-V Space Applications (Bachelor's thesis)</b><br> Bachelor's thesis that examines the suitability of the RISC-V instruction set 
                           architecture for space applications in the evolving space technology industry, 
                           and its advantages compared to other closed instruction set architecture 
                           solutions.</div>
    <div class="intro-box"><b>I2S Audioport IP Design Project (University)</b><br> Designed and implemented an I2S audio output interface IP block as part of 
                              an SoC design course. Learned the complete IC design and verification flow 
                              from high-level modeling with SystemC to RTL design with SystemVerilog and 
                              VHDL. Gained experience with UVM-based verification, formal methods, logic 
                              synthesis, IC layout, and post-layout analysis. </div>
    <div class="intro-box"><b>Digital Design Project (University)</b><br>Modeled and verified a simple processor core using SystemVerilog as part of 
                              an IC design course. Got familiar with SystemVerilog and the design 
                              flow of digital IC design & verification </div>
    <a href="https://github.com/JesseOinonen" target="_blank" class="github-link">View my own projects on GitHub</a>

  </div>
</section>

<!-- Contact -->
<section id="section4">
  <div class="animated">Contact</div>
  <div class="glass-box">üìß jesse.oinonen25@gmail.com</div>
  <div class="glass-box">üìç Turku, Finland</div>
</section>

<footer>
  &copy; 2025 Oinonen Consulting.
</footer>

<script src="https://cdnjs.cloudflare.com/ajax/libs/gsap/3.13.0/gsap.min.js"></script>
<script src="https://cdnjs.cloudflare.com/ajax/libs/gsap/3.13.0/ScrollTrigger.min.js"></script>
<script>
gsap.registerPlugin(ScrollTrigger);
gsap.utils.toArray(".animated, .intro-box, .timeline-item").forEach(el => {
  gsap.from(el, {
    opacity: 0,
    y: 40,
    duration: 1,
    scrollTrigger: { trigger: el, start: "top 80%", scrub: true }
  });
});
</script>

</body>
</html>
