TimeQuest Timing Analyzer report for Display
Wed May 31 18:21:32 2023
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_50'
 13. Slow 1200mV 85C Model Setup: 'clk_400hz:clk_400hz|clk_400hz'
 14. Slow 1200mV 85C Model Setup: 'clr'
 15. Slow 1200mV 85C Model Setup: 'clk_0_125hz:clk_0_125hz|clk_0_125hz'
 16. Slow 1200mV 85C Model Hold: 'clk_0_125hz:clk_0_125hz|clk_0_125hz'
 17. Slow 1200mV 85C Model Hold: 'clk_50'
 18. Slow 1200mV 85C Model Hold: 'clk_400hz:clk_400hz|clk_400hz'
 19. Slow 1200mV 85C Model Hold: 'clr'
 20. Slow 1200mV 85C Model Recovery: 'clk_0_125hz:clk_0_125hz|clk_0_125hz'
 21. Slow 1200mV 85C Model Removal: 'clk_0_125hz:clk_0_125hz|clk_0_125hz'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'clr'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_0_125hz:clk_0_125hz|clk_0_125hz'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_400hz:clk_400hz|clk_400hz'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. MTBF Summary
 31. Synchronizer Summary
 32. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 33. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 34. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 35. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 36. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 37. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 38. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 39. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 40. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 41. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 42. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 43. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 44. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 45. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 46. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 47. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 48. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 49. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 50. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
 51. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
 52. Slow 1200mV 0C Model Fmax Summary
 53. Slow 1200mV 0C Model Setup Summary
 54. Slow 1200mV 0C Model Hold Summary
 55. Slow 1200mV 0C Model Recovery Summary
 56. Slow 1200mV 0C Model Removal Summary
 57. Slow 1200mV 0C Model Minimum Pulse Width Summary
 58. Slow 1200mV 0C Model Setup: 'clk_50'
 59. Slow 1200mV 0C Model Setup: 'clk_400hz:clk_400hz|clk_400hz'
 60. Slow 1200mV 0C Model Setup: 'clr'
 61. Slow 1200mV 0C Model Setup: 'clk_0_125hz:clk_0_125hz|clk_0_125hz'
 62. Slow 1200mV 0C Model Hold: 'clk_0_125hz:clk_0_125hz|clk_0_125hz'
 63. Slow 1200mV 0C Model Hold: 'clk_50'
 64. Slow 1200mV 0C Model Hold: 'clk_400hz:clk_400hz|clk_400hz'
 65. Slow 1200mV 0C Model Hold: 'clr'
 66. Slow 1200mV 0C Model Recovery: 'clk_0_125hz:clk_0_125hz|clk_0_125hz'
 67. Slow 1200mV 0C Model Removal: 'clk_0_125hz:clk_0_125hz|clk_0_125hz'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'clr'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_0_125hz:clk_0_125hz|clk_0_125hz'
 71. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_400hz:clk_400hz|clk_400hz'
 72. Setup Times
 73. Hold Times
 74. Clock to Output Times
 75. Minimum Clock to Output Times
 76. MTBF Summary
 77. Synchronizer Summary
 78. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 79. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 80. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 81. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 82. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 83. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 84. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 85. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 86. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 87. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 88. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 89. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 90. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 91. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 92. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 93. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 94. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 95. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 96. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
 97. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
 98. Fast 1200mV 0C Model Setup Summary
 99. Fast 1200mV 0C Model Hold Summary
100. Fast 1200mV 0C Model Recovery Summary
101. Fast 1200mV 0C Model Removal Summary
102. Fast 1200mV 0C Model Minimum Pulse Width Summary
103. Fast 1200mV 0C Model Setup: 'clk_50'
104. Fast 1200mV 0C Model Setup: 'clk_0_125hz:clk_0_125hz|clk_0_125hz'
105. Fast 1200mV 0C Model Setup: 'clk_400hz:clk_400hz|clk_400hz'
106. Fast 1200mV 0C Model Setup: 'clr'
107. Fast 1200mV 0C Model Hold: 'clk_0_125hz:clk_0_125hz|clk_0_125hz'
108. Fast 1200mV 0C Model Hold: 'clk_50'
109. Fast 1200mV 0C Model Hold: 'clk_400hz:clk_400hz|clk_400hz'
110. Fast 1200mV 0C Model Hold: 'clr'
111. Fast 1200mV 0C Model Recovery: 'clk_0_125hz:clk_0_125hz|clk_0_125hz'
112. Fast 1200mV 0C Model Removal: 'clk_0_125hz:clk_0_125hz|clk_0_125hz'
113. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50'
114. Fast 1200mV 0C Model Minimum Pulse Width: 'clr'
115. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_0_125hz:clk_0_125hz|clk_0_125hz'
116. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_400hz:clk_400hz|clk_400hz'
117. Setup Times
118. Hold Times
119. Clock to Output Times
120. Minimum Clock to Output Times
121. MTBF Summary
122. Synchronizer Summary
123. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
124. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
125. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
126. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
127. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
128. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
129. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
130. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
131. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
132. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
133. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
134. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
135. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
136. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
137. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
138. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
139. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
140. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
141. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
142. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
143. Multicorner Timing Analysis Summary
144. Setup Times
145. Hold Times
146. Clock to Output Times
147. Minimum Clock to Output Times
148. Board Trace Model Assignments
149. Input Transition Times
150. Signal Integrity Metrics (Slow 1200mv 0c Model)
151. Signal Integrity Metrics (Slow 1200mv 85c Model)
152. Signal Integrity Metrics (Fast 1200mv 0c Model)
153. Setup Transfers
154. Hold Transfers
155. Recovery Transfers
156. Removal Transfers
157. Report TCCS
158. Report RSKM
159. Unconstrained Paths
160. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name      ; Display                                            ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                   ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+
; Clock Name                          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                 ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+
; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_0_125hz:clk_0_125hz|clk_0_125hz } ;
; clk_50                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_50 }                              ;
; clk_400hz:clk_400hz|clk_400hz       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_400hz:clk_400hz|clk_400hz }       ;
; clr                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clr }                                 ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                        ;
+------------+-----------------+-------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                          ; Note ;
+------------+-----------------+-------------------------------------+------+
; 205.72 MHz ; 205.72 MHz      ; clk_50                              ;      ;
; 245.76 MHz ; 245.76 MHz      ; clk_400hz:clk_400hz|clk_400hz       ;      ;
; 262.05 MHz ; 262.05 MHz      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;      ;
+------------+-----------------+-------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                          ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clk_50                              ; -3.861 ; -139.680      ;
; clk_400hz:clk_400hz|clk_400hz       ; -3.069 ; -100.570      ;
; clr                                 ; -3.031 ; -42.520       ;
; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -2.816 ; -99.408       ;
+-------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                          ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.059 ; 0.000         ;
; clk_50                              ; 0.392 ; 0.000         ;
; clk_400hz:clk_400hz|clk_400hz       ; 0.405 ; 0.000         ;
; clr                                 ; 2.103 ; 0.000         ;
+-------------------------------------+-------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                       ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.246 ; -2.760        ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                        ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.073 ; -0.934        ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary            ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clk_50                              ; -3.000 ; -103.230      ;
; clr                                 ; -3.000 ; -3.000        ;
; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -2.693 ; -126.668      ;
; clk_400hz:clk_400hz|clk_400hz       ; -2.693 ; -86.040       ;
+-------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50'                                                                                                                    ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.861 ; clk_400hz:clk_400hz|counter[8]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 4.785      ;
; -3.811 ; clk_400hz:clk_400hz|counter[5]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 4.735      ;
; -3.798 ; clk_400hz:clk_400hz|counter[18]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 4.723      ;
; -3.789 ; clk_400hz:clk_400hz|counter[17]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 4.714      ;
; -3.771 ; clk_400hz:clk_400hz|counter[6]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 4.695      ;
; -3.761 ; clk_400hz:clk_400hz|counter[16]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 4.686      ;
; -3.753 ; clk_0_125hz:clk_0_125hz|counter[11] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 4.677      ;
; -3.720 ; clk_400hz:clk_400hz|counter[7]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 4.644      ;
; -3.716 ; clk_400hz:clk_400hz|counter[2]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 4.640      ;
; -3.715 ; clk_400hz:clk_400hz|counter[3]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 4.639      ;
; -3.698 ; clk_400hz:clk_400hz|counter[10]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 4.622      ;
; -3.666 ; clk_400hz:clk_400hz|counter[1]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 4.590      ;
; -3.655 ; clk_400hz:clk_400hz|counter[9]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 4.579      ;
; -3.649 ; clk_400hz:clk_400hz|counter[4]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 4.573      ;
; -3.641 ; clk_400hz:clk_400hz|counter[0]      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 4.566      ;
; -3.639 ; clk_0_125hz:clk_0_125hz|counter[12] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 4.563      ;
; -3.553 ; clk_0_125hz:clk_0_125hz|counter[8]  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 4.477      ;
; -3.551 ; clk_0_125hz:clk_0_125hz|counter[4]  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 4.475      ;
; -3.543 ; clk_400hz:clk_400hz|counter[14]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 4.468      ;
; -3.531 ; clk_0_125hz:clk_0_125hz|counter[2]  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 4.455      ;
; -3.493 ; clk_400hz:clk_400hz|counter[1]      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 4.418      ;
; -3.492 ; clk_400hz:clk_400hz|counter[19]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 4.417      ;
; -3.476 ; clk_400hz:clk_400hz|counter[0]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 4.400      ;
; -3.452 ; clk_0_125hz:clk_0_125hz|counter[10] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 4.376      ;
; -3.440 ; clk_0_125hz:clk_0_125hz|counter[9]  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 4.364      ;
; -3.436 ; clk_0_125hz:clk_0_125hz|counter[5]  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 4.359      ;
; -3.430 ; clk_400hz:clk_400hz|counter[22]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 4.355      ;
; -3.410 ; clk_400hz:clk_400hz|counter[24]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 4.335      ;
; -3.409 ; clk_400hz:clk_400hz|counter[23]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 4.334      ;
; -3.404 ; clk_0_125hz:clk_0_125hz|counter[6]  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 4.328      ;
; -3.392 ; clk_0_125hz:clk_0_125hz|counter[13] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 4.317      ;
; -3.375 ; clk_0_125hz:clk_0_125hz|counter[14] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 4.301      ;
; -3.334 ; clk_400hz:clk_400hz|counter[11]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 4.258      ;
; -3.312 ; clk_400hz:clk_400hz|counter[12]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 4.237      ;
; -3.302 ; clk_400hz:clk_400hz|counter[13]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 4.227      ;
; -3.296 ; clk_400hz:clk_400hz|counter[21]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 4.221      ;
; -3.291 ; clk_400hz:clk_400hz|counter[25]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 4.216      ;
; -3.284 ; clk_0_125hz:clk_0_125hz|counter[3]  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 4.208      ;
; -3.259 ; clk_0_125hz:clk_0_125hz|counter[15] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 4.184      ;
; -3.246 ; clk_400hz:clk_400hz|counter[20]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 4.171      ;
; -3.198 ; clk_400hz:clk_400hz|counter[15]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 4.123      ;
; -3.146 ; clk_0_125hz:clk_0_125hz|counter[21] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 4.072      ;
; -3.146 ; clk_0_125hz:clk_0_125hz|counter[7]  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 4.071      ;
; -3.022 ; clk_0_125hz:clk_0_125hz|counter[26] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.948      ;
; -3.020 ; clk_0_125hz:clk_0_125hz|counter[22] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.946      ;
; -2.917 ; clk_400hz:clk_400hz|counter[0]      ; clk_0_125hz:clk_0_125hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.835      ;
; -2.904 ; clk_400hz:clk_400hz|counter[1]      ; clk_0_125hz:clk_0_125hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.822      ;
; -2.899 ; clk_0_125hz:clk_0_125hz|counter[18] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.825      ;
; -2.895 ; clk_0_125hz:clk_0_125hz|counter[24] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.820      ;
; -2.892 ; clk_0_125hz:clk_0_125hz|counter[19] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.818      ;
; -2.888 ; clk_400hz:clk_400hz|counter[1]      ; clk_0_125hz:clk_0_125hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.806      ;
; -2.885 ; clk_400hz:clk_400hz|counter[0]      ; clk_0_125hz:clk_0_125hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.803      ;
; -2.831 ; clk_0_125hz:clk_0_125hz|counter[20] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.756      ;
; -2.819 ; clk_400hz:clk_400hz|counter[8]      ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.735      ;
; -2.811 ; clk_0_125hz:clk_0_125hz|counter[7]  ; clk_0_125hz:clk_0_125hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.729      ;
; -2.809 ; clk_0_125hz:clk_0_125hz|counter[2]  ; clk_0_125hz:clk_0_125hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.726      ;
; -2.779 ; clk_0_125hz:clk_0_125hz|counter[7]  ; clk_0_125hz:clk_0_125hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.697      ;
; -2.767 ; clk_400hz:clk_400hz|counter[18]     ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.684      ;
; -2.758 ; clk_400hz:clk_400hz|counter[17]     ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.675      ;
; -2.746 ; clk_0_125hz:clk_0_125hz|counter[25] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.671      ;
; -2.741 ; clk_400hz:clk_400hz|counter[5]      ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.657      ;
; -2.739 ; clk_0_125hz:clk_0_125hz|counter[17] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.665      ;
; -2.730 ; clk_400hz:clk_400hz|counter[16]     ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.647      ;
; -2.726 ; clk_0_125hz:clk_0_125hz|counter[16] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.651      ;
; -2.720 ; clk_0_125hz:clk_0_125hz|counter[23] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.646      ;
; -2.701 ; clk_400hz:clk_400hz|counter[6]      ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.617      ;
; -2.685 ; clk_400hz:clk_400hz|counter[7]      ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.601      ;
; -2.678 ; clk_400hz:clk_400hz|counter[2]      ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.594      ;
; -2.674 ; clk_0_125hz:clk_0_125hz|counter[4]  ; clk_0_125hz:clk_0_125hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.591      ;
; -2.672 ; clk_0_125hz:clk_0_125hz|counter[5]  ; clk_0_125hz:clk_0_125hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.588      ;
; -2.666 ; clk_400hz:clk_400hz|counter[3]      ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.582      ;
; -2.657 ; clk_0_125hz:clk_0_125hz|counter[2]  ; clk_0_125hz:clk_0_125hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.574      ;
; -2.652 ; clk_400hz:clk_400hz|counter[0]      ; clk_0_125hz:clk_0_125hz|counter[20] ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.570      ;
; -2.643 ; clk_0_125hz:clk_0_125hz|counter[5]  ; clk_0_125hz:clk_0_125hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.559      ;
; -2.639 ; clk_400hz:clk_400hz|counter[1]      ; clk_0_125hz:clk_0_125hz|counter[20] ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.557      ;
; -2.628 ; clk_400hz:clk_400hz|counter[10]     ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.544      ;
; -2.627 ; clk_0_125hz:clk_0_125hz|counter[11] ; clk_0_125hz:clk_0_125hz|counter[21] ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.543      ;
; -2.616 ; clk_400hz:clk_400hz|counter[0]      ; clk_400hz:clk_400hz|counter[15]     ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.533      ;
; -2.615 ; clk_400hz:clk_400hz|counter[1]      ; clk_0_125hz:clk_0_125hz|counter[21] ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.532      ;
; -2.612 ; clk_400hz:clk_400hz|counter[0]      ; clk_0_125hz:clk_0_125hz|counter[21] ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.529      ;
; -2.605 ; clk_400hz:clk_400hz|counter[9]      ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.521      ;
; -2.597 ; clk_400hz:clk_400hz|counter[1]      ; clk_0_125hz:clk_0_125hz|counter[23] ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.514      ;
; -2.596 ; clk_400hz:clk_400hz|counter[1]      ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.512      ;
; -2.594 ; clk_400hz:clk_400hz|counter[1]      ; clk_400hz:clk_400hz|counter[15]     ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.511      ;
; -2.594 ; clk_400hz:clk_400hz|counter[0]      ; clk_0_125hz:clk_0_125hz|counter[23] ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.511      ;
; -2.592 ; clk_0_125hz:clk_0_125hz|counter[3]  ; clk_0_125hz:clk_0_125hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.509      ;
; -2.585 ; clk_0_125hz:clk_0_125hz|counter[11] ; clk_0_125hz:clk_0_125hz|counter[11] ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.503      ;
; -2.584 ; clk_0_125hz:clk_0_125hz|counter[11] ; clk_0_125hz:clk_0_125hz|counter[10] ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.502      ;
; -2.582 ; clk_400hz:clk_400hz|counter[4]      ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.498      ;
; -2.581 ; clk_0_125hz:clk_0_125hz|counter[3]  ; clk_0_125hz:clk_0_125hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.498      ;
; -2.546 ; clk_0_125hz:clk_0_125hz|counter[11] ; clk_0_125hz:clk_0_125hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.464      ;
; -2.546 ; clk_0_125hz:clk_0_125hz|counter[6]  ; clk_0_125hz:clk_0_125hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.463      ;
; -2.546 ; clk_0_125hz:clk_0_125hz|counter[7]  ; clk_0_125hz:clk_0_125hz|counter[20] ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.464      ;
; -2.536 ; clk_0_125hz:clk_0_125hz|counter[2]  ; clk_0_125hz:clk_0_125hz|counter[21] ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.452      ;
; -2.522 ; clk_0_125hz:clk_0_125hz|counter[4]  ; clk_0_125hz:clk_0_125hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.439      ;
; -2.518 ; clk_0_125hz:clk_0_125hz|counter[2]  ; clk_0_125hz:clk_0_125hz|counter[23] ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.434      ;
; -2.513 ; clk_0_125hz:clk_0_125hz|counter[12] ; clk_0_125hz:clk_0_125hz|counter[21] ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.429      ;
; -2.506 ; clk_0_125hz:clk_0_125hz|counter[7]  ; clk_0_125hz:clk_0_125hz|counter[21] ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.423      ;
; -2.502 ; clk_400hz:clk_400hz|counter[0]      ; clk_0_125hz:clk_0_125hz|counter[26] ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.419      ;
; -2.492 ; clk_400hz:clk_400hz|counter[0]      ; clk_0_125hz:clk_0_125hz|counter[16] ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.410      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_400hz:clk_400hz|clk_400hz'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -3.069 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.078     ; 3.989      ;
; -3.066 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.078     ; 3.986      ;
; -3.061 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.078     ; 3.981      ;
; -2.989 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.076     ; 3.911      ;
; -2.974 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.076     ; 3.896      ;
; -2.968 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.076     ; 3.890      ;
; -2.927 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.080     ; 3.845      ;
; -2.926 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.206      ; 4.054      ;
; -2.926 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.206      ; 4.054      ;
; -2.926 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.206      ; 4.054      ;
; -2.926 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.206      ; 4.054      ;
; -2.924 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.078     ; 3.844      ;
; -2.911 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.206      ; 4.039      ;
; -2.911 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.206      ; 4.039      ;
; -2.911 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.206      ; 4.039      ;
; -2.911 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.206      ; 4.039      ;
; -2.883 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.206      ; 4.011      ;
; -2.883 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.206      ; 4.011      ;
; -2.883 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.206      ; 4.011      ;
; -2.883 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.206      ; 4.011      ;
; -2.876 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.080     ; 3.794      ;
; -2.829 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.078     ; 3.749      ;
; -2.826 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.076     ; 3.748      ;
; -2.778 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.078     ; 3.698      ;
; -2.771 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.082     ; 3.687      ;
; -2.771 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                       ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.082     ; 3.687      ;
; -2.771 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.082     ; 3.687      ;
; -2.771 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.082     ; 3.687      ;
; -2.771 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.082     ; 3.687      ;
; -2.764 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.076     ; 3.686      ;
; -2.756 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.082     ; 3.672      ;
; -2.756 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                       ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.082     ; 3.672      ;
; -2.756 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.082     ; 3.672      ;
; -2.756 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.082     ; 3.672      ;
; -2.756 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.082     ; 3.672      ;
; -2.746 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.080     ; 3.664      ;
; -2.745 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.206      ; 3.873      ;
; -2.745 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.206      ; 3.873      ;
; -2.745 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.206      ; 3.873      ;
; -2.745 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.206      ; 3.873      ;
; -2.744 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.204      ; 3.870      ;
; -2.744 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.204      ; 3.870      ;
; -2.744 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.204      ; 3.870      ;
; -2.744 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.204      ; 3.870      ;
; -2.741 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.076     ; 3.663      ;
; -2.736 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.076     ; 3.658      ;
; -2.734 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.082     ; 3.650      ;
; -2.734 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                       ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.082     ; 3.650      ;
; -2.734 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.082     ; 3.650      ;
; -2.734 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.082     ; 3.650      ;
; -2.734 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.082     ; 3.650      ;
; -2.734 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.076     ; 3.656      ;
; -2.731 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.076     ; 3.653      ;
; -2.699 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.080     ; 3.617      ;
; -2.699 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.080     ; 3.617      ;
; -2.699 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.080     ; 3.617      ;
; -2.699 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.080     ; 3.617      ;
; -2.699 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.080     ; 3.617      ;
; -2.693 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.204      ; 3.819      ;
; -2.693 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.204      ; 3.819      ;
; -2.693 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.204      ; 3.819      ;
; -2.693 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.204      ; 3.819      ;
; -2.689 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.078     ; 3.609      ;
; -2.689 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.078     ; 3.609      ;
; -2.689 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.078     ; 3.609      ;
; -2.689 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.078     ; 3.609      ;
; -2.689 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.078     ; 3.609      ;
; -2.684 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.080     ; 3.602      ;
; -2.684 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.080     ; 3.602      ;
; -2.684 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.080     ; 3.602      ;
; -2.684 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.080     ; 3.602      ;
; -2.684 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.080     ; 3.602      ;
; -2.674 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.078     ; 3.594      ;
; -2.674 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.078     ; 3.594      ;
; -2.674 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.078     ; 3.594      ;
; -2.674 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.078     ; 3.594      ;
; -2.674 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.078     ; 3.594      ;
; -2.666 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.228      ; 3.932      ;
; -2.666 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.074     ; 3.590      ;
; -2.661 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.082     ; 3.577      ;
; -2.661 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.074     ; 3.585      ;
; -2.659 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.078     ; 3.579      ;
; -2.651 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.228      ; 3.917      ;
; -2.649 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.082     ; 3.565      ;
; -2.647 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.078     ; 3.567      ;
; -2.647 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.078     ; 3.567      ;
; -2.647 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.078     ; 3.567      ;
; -2.647 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.078     ; 3.567      ;
; -2.647 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.078     ; 3.567      ;
; -2.646 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.080     ; 3.564      ;
; -2.646 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.082     ; 3.562      ;
; -2.643 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.078     ; 3.563      ;
; -2.643 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.080     ; 3.561      ;
; -2.643 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.080     ; 3.561      ;
; -2.643 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.080     ; 3.561      ;
; -2.643 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.080     ; 3.561      ;
; -2.643 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.080     ; 3.561      ;
; -2.615 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.078     ; 3.535      ;
; -2.614 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.076     ; 3.536      ;
; -2.612 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.076     ; 3.534      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clr'                                                                                                                ;
+--------+-----------------+---------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node                   ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+---------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -3.031 ; lfsr:lfsr|q[3]  ; lfsr:lfsr|data_out[4]~53  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -1.607     ; 0.722      ;
; -2.915 ; lfsr:lfsr|q[0]  ; lfsr:lfsr|data_out[1]~13  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -1.463     ; 0.746      ;
; -2.766 ; lfsr:lfsr|q[12] ; lfsr:lfsr|data_out[19]~49 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -1.351     ; 0.730      ;
; -2.754 ; lfsr:lfsr|q[4]  ; lfsr:lfsr|data_out[8]~29  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -1.351     ; 0.721      ;
; -2.751 ; lfsr:lfsr|q[2]  ; lfsr:lfsr|data_out[3]~41  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -1.462     ; 0.740      ;
; -2.734 ; lfsr:lfsr|q[1]  ; lfsr:lfsr|data_out[2]~1   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -1.461     ; 0.729      ;
; -2.709 ; lfsr:lfsr|q[10] ; lfsr:lfsr|data_out[17]~21 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -1.308     ; 0.731      ;
; -2.697 ; lfsr:lfsr|q[9]  ; lfsr:lfsr|data_out[16]~33 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -1.344     ; 0.706      ;
; -2.560 ; lfsr:lfsr|q[5]  ; lfsr:lfsr|data_out[9]~17  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -1.282     ; 0.731      ;
; -2.544 ; lfsr:lfsr|q[7]  ; lfsr:lfsr|data_out[11]~45 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -1.267     ; 0.730      ;
; -2.520 ; lfsr:lfsr|q[8]  ; lfsr:lfsr|data_out[12]~57 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -1.265     ; 0.705      ;
; -2.518 ; lfsr:lfsr|q[11] ; lfsr:lfsr|data_out[18]~9  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -1.275     ; 0.735      ;
; -2.517 ; lfsr:lfsr|q[14] ; lfsr:lfsr|data_out[24]~37 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -1.266     ; 0.706      ;
; -2.515 ; lfsr:lfsr|q[6]  ; lfsr:lfsr|data_out[10]~5  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -1.239     ; 0.732      ;
; -2.495 ; lfsr:lfsr|q[15] ; lfsr:lfsr|data_out[25]~25 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -1.216     ; 0.732      ;
; -2.494 ; lfsr:lfsr|q[13] ; lfsr:lfsr|data_out[20]~61 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -1.215     ; 0.731      ;
+--------+-----------------+---------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_0_125hz:clk_0_125hz|clk_0_125hz'                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -2.816 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.277      ; 4.131      ;
; -2.816 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.277      ; 4.131      ;
; -2.814 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.283      ; 4.135      ;
; -2.779 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.277      ; 4.094      ;
; -2.779 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.277      ; 4.094      ;
; -2.777 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.283      ; 4.098      ;
; -2.769 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.277      ; 4.084      ;
; -2.769 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.277      ; 4.084      ;
; -2.767 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.283      ; 4.088      ;
; -2.757 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.281      ; 4.076      ;
; -2.757 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.281      ; 4.076      ;
; -2.756 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.277      ; 4.071      ;
; -2.756 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.277      ; 4.071      ;
; -2.755 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.287      ; 4.080      ;
; -2.754 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.283      ; 4.075      ;
; -2.749 ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.280      ; 4.067      ;
; -2.720 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.281      ; 4.039      ;
; -2.720 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.281      ; 4.039      ;
; -2.718 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.287      ; 4.043      ;
; -2.710 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.281      ; 4.029      ;
; -2.710 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.281      ; 4.029      ;
; -2.708 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.287      ; 4.033      ;
; -2.697 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.281      ; 4.016      ;
; -2.697 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.281      ; 4.016      ;
; -2.695 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.287      ; 4.020      ;
; -2.679 ; lfsr:lfsr|q[13]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.288      ; 4.005      ;
; -2.676 ; lfsr:lfsr|q[9]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.281      ; 3.995      ;
; -2.657 ; lfsr:lfsr|q[10]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.281      ; 3.976      ;
; -2.625 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.279      ; 3.942      ;
; -2.625 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.279      ; 3.942      ;
; -2.623 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.285      ; 3.946      ;
; -2.621 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.277      ; 3.936      ;
; -2.621 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.277      ; 3.936      ;
; -2.620 ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.283      ; 3.941      ;
; -2.619 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.283      ; 3.940      ;
; -2.616 ; lfsr:lfsr|q[3]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.283      ; 3.937      ;
; -2.605 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.277      ; 3.920      ;
; -2.605 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.277      ; 3.920      ;
; -2.603 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.283      ; 3.924      ;
; -2.597 ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.280      ; 3.915      ;
; -2.594 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.279      ; 3.911      ;
; -2.594 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.279      ; 3.911      ;
; -2.592 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.285      ; 3.915      ;
; -2.574 ; lfsr:lfsr|q[5]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.283      ; 3.895      ;
; -2.566 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.283      ; 3.887      ;
; -2.566 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.283      ; 3.887      ;
; -2.564 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.289      ; 3.891      ;
; -2.562 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.281      ; 3.881      ;
; -2.562 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.281      ; 3.881      ;
; -2.560 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.287      ; 3.885      ;
; -2.557 ; lfsr:lfsr|q[0]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.280      ; 3.875      ;
; -2.546 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.281      ; 3.865      ;
; -2.546 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.281      ; 3.865      ;
; -2.544 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.287      ; 3.869      ;
; -2.535 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.283      ; 3.856      ;
; -2.535 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.283      ; 3.856      ;
; -2.533 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.289      ; 3.860      ;
; -2.511 ; lfsr:lfsr|q[1]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.280      ; 3.829      ;
; -2.489 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.277      ; 3.804      ;
; -2.489 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.277      ; 3.804      ;
; -2.488 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.283      ; 3.809      ;
; -2.487 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.080     ; 3.405      ;
; -2.487 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.080     ; 3.405      ;
; -2.487 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]              ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.080     ; 3.405      ;
; -2.487 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.080     ; 3.405      ;
; -2.487 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.080     ; 3.405      ;
; -2.487 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]              ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.080     ; 3.405      ;
; -2.487 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]              ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.080     ; 3.405      ;
; -2.480 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.277      ; 3.795      ;
; -2.480 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.277      ; 3.795      ;
; -2.479 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.283      ; 3.800      ;
; -2.476 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.277      ; 3.791      ;
; -2.476 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.277      ; 3.791      ;
; -2.475 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.283      ; 3.796      ;
; -2.467 ; lfsr:lfsr|q[8]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.286      ; 3.791      ;
; -2.466 ; lfsr:lfsr|q[15]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.284      ; 3.788      ;
; -2.463 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.277      ; 3.778      ;
; -2.463 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.277      ; 3.778      ;
; -2.462 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.283      ; 3.783      ;
; -2.456 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.347      ; 3.801      ;
; -2.454 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.347      ; 3.799      ;
; -2.454 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.080     ; 3.372      ;
; -2.454 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.080     ; 3.372      ;
; -2.454 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]              ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.080     ; 3.372      ;
; -2.454 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.080     ; 3.372      ;
; -2.454 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.080     ; 3.372      ;
; -2.454 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]              ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.080     ; 3.372      ;
; -2.454 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]              ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.080     ; 3.372      ;
; -2.435 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.281      ; 3.754      ;
; -2.435 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.281      ; 3.754      ;
; -2.435 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.080     ; 3.353      ;
; -2.435 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.080     ; 3.353      ;
; -2.435 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]              ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.080     ; 3.353      ;
; -2.435 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.080     ; 3.353      ;
; -2.435 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.080     ; 3.353      ;
; -2.435 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]              ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.080     ; 3.353      ;
; -2.435 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]              ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.080     ; 3.353      ;
; -2.434 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.287      ; 3.759      ;
; -2.431 ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.288      ; 3.757      ;
; -2.429 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.080     ; 3.347      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_0_125hz:clk_0_125hz|clk_0_125hz'                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.059 ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.708      ; 4.019      ;
; 0.174 ; lfsr:lfsr|data_out[3]~41                                                                                                                           ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.462      ; 1.352      ;
; 0.200 ; lfsr:lfsr|data_out[4]~53                                                                                                                           ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.607      ; 1.523      ;
; 0.210 ; lfsr:lfsr|data_out[2]~1                                                                                                                            ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.461      ; 1.387      ;
; 0.244 ; lfsr:lfsr|data_out[1]~13                                                                                                                           ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.463      ; 1.423      ;
; 0.253 ; lfsr:lfsr|data_out[12]~57                                                                                                                          ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.265      ; 1.234      ;
; 0.257 ; lfsr:lfsr|data_out[19]~49                                                                                                                          ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.351      ; 1.324      ;
; 0.273 ; lfsr:lfsr|data_out[9]~17                                                                                                                           ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.282      ; 1.271      ;
; 0.273 ; lfsr:lfsr|data_out[16]~33                                                                                                                          ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.344      ; 1.333      ;
; 0.274 ; lfsr:lfsr|data_out[11]~45                                                                                                                          ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.267      ; 1.257      ;
; 0.275 ; lfsr:lfsr|data_out[24]~37                                                                                                                          ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.266      ; 1.257      ;
; 0.294 ; lfsr:lfsr|data_out[25]~25                                                                                                                          ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.216      ; 1.226      ;
; 0.297 ; lfsr:lfsr|data_out[20]~61                                                                                                                          ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.215      ; 1.228      ;
; 0.300 ; lfsr:lfsr|data_out[18]~9                                                                                                                           ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.275      ; 1.291      ;
; 0.324 ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.713      ; 4.289      ;
; 0.387 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.096      ; 0.669      ;
; 0.400 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.434      ; 1.056      ;
; 0.405 ; lfsr:lfsr|q[15]                                                                                                                                    ; lfsr:lfsr|q[15]                                                                                                                                    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.434      ; 1.061      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.407 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.434      ; 1.063      ;
; 0.418 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.429      ; 1.069      ;
; 0.424 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.078      ; 0.688      ;
; 0.441 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.434      ; 1.097      ;
; 0.446 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.429      ; 1.097      ;
; 0.452 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.078      ; 0.716      ;
; 0.453 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.434      ; 1.109      ;
; 0.459 ; lfsr:lfsr|q[12]                                                                                                                                    ; lfsr:lfsr|q[11]                                                                                                                                    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.078      ; 0.723      ;
; 0.466 ; lfsr:lfsr|q[2]                                                                                                                                     ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.079      ; 0.731      ;
; 0.477 ; lfsr:lfsr|q[2]                                                                                                                                     ; lfsr:lfsr|q[1]                                                                                                                                     ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.079      ; 0.742      ;
; 0.495 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.508      ; 1.189      ;
; 0.509 ; lfsr:lfsr|data_out[8]~29                                                                                                                           ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.351      ; 1.576      ;
; 0.513 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.508      ; 1.207      ;
; 0.514 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.508      ; 1.208      ;
; 0.547 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.078      ; 0.811      ;
; 0.561 ; lfsr:lfsr|data_out[10]~5                                                                                                                           ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.239      ; 1.516      ;
; 0.582 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.078      ; 0.846      ;
; 0.582 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.078      ; 0.846      ;
; 0.594 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.508      ; 1.288      ;
; 0.600 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.080      ; 0.866      ;
; 0.603 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[1] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.078      ; 0.867      ;
; 0.623 ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.708      ; 4.083      ;
; 0.624 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.080      ; 0.890      ;
; 0.628 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.508      ; 1.322      ;
; 0.629 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.508      ; 1.323      ;
; 0.631 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.508      ; 1.325      ;
; 0.641 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.078      ; 0.905      ;
; 0.642 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.508      ; 1.336      ;
; 0.642 ; lfsr:lfsr|data_out[17]~21                                                                                                                          ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.308      ; 1.666      ;
; 0.643 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.508      ; 1.337      ;
; 0.653 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.096      ; 0.935      ;
; 0.658 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.096      ; 0.940      ;
; 0.668 ; lfsr:lfsr|q[0]                                                                                                                                     ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.079      ; 0.933      ;
; 0.672 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.096      ; 0.954      ;
; 0.678 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.434      ; 1.334      ;
; 0.685 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.436      ; 1.343      ;
; 0.686 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.078      ; 0.950      ;
; 0.687 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.436      ; 1.345      ;
; 0.687 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.078      ; 0.951      ;
; 0.689 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.429      ; 1.340      ;
; 0.697 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.078      ; 0.961      ;
; 0.710 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.523      ; 1.419      ;
; 0.722 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.431      ; 1.375      ;
; 0.722 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.429      ; 1.373      ;
; 0.727 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.078      ; 0.991      ;
; 0.734 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.429      ; 1.385      ;
; 0.741 ; lfsr:lfsr|q[15]                                                                                                                                    ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.078      ; 1.005      ;
; 0.744 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.429      ; 1.395      ;
; 0.757 ; lfsr:lfsr|q[14]                                                                                                                                    ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.078      ; 1.021      ;
; 0.787 ; lfsr:lfsr|q[11]                                                                                                                                    ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.078      ; 1.051      ;
; 0.802 ; lfsr:lfsr|q[1]                                                                                                                                     ; lfsr:lfsr|q[0]                                                                                                                                     ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.079      ; 1.067      ;
; 0.803 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[7] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.080      ; 1.069      ;
; 0.804 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[3] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.080      ; 1.070      ;
; 0.809 ; lfsr:lfsr|q[6]                                                                                                                                     ; lfsr:lfsr|q[5]                                                                                                                                     ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.079      ; 1.074      ;
; 0.826 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.096      ; 1.108      ;
; 0.828 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.096      ; 1.110      ;
; 0.844 ; lfsr:lfsr|q[7]                                                                                                                                     ; lfsr:lfsr|q[6]                                                                                                                                     ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.077      ; 1.107      ;
; 0.849 ; lfsr:lfsr|q[3]                                                                                                                                     ; lfsr:lfsr|q[2]                                                                                                                                     ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.077      ; 1.112      ;
; 0.851 ; lfsr:lfsr|q[11]                                                                                                                                    ; lfsr:lfsr|q[10]                                                                                                                                    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.078      ; 1.115      ;
; 0.862 ; lfsr:lfsr|q[7]                                                                                                                                     ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.078      ; 1.126      ;
; 0.863 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.508      ; 1.557      ;
; 0.865 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.508      ; 1.559      ;
; 0.874 ; lfsr:lfsr|q[8]                                                                                                                                     ; lfsr:lfsr|q[7]                                                                                                                                     ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.078      ; 1.138      ;
; 0.876 ; lfsr:lfsr|q[8]                                                                                                                                     ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.078      ; 1.140      ;
; 0.878 ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.713      ; 4.343      ;
; 0.912 ; lfsr:lfsr|q[13]                                                                                                                                    ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.078      ; 1.176      ;
; 0.921 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9]                                          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.091      ; 1.198      ;
; 0.929 ; lfsr:lfsr|q[1]                                                                                                                                     ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.079      ; 1.194      ;
; 0.936 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.065      ; 1.187      ;
; 0.938 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.523      ; 1.647      ;
; 0.961 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.431      ; 1.614      ;
; 0.978 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.508      ; 1.672      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50'                                                                                                                                                    ;
+-------+-----------------------------------------+------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                  ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.392 ; baudrate:uart_baud|tx_acc[8]            ; baudrate:uart_baud|tx_acc[8]             ; clk_50                              ; clk_50      ; 0.000        ; 0.096      ; 0.674      ;
; 0.405 ; transmitter:uart_Tx|state.TX_STATE_DATA ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50                              ; clk_50      ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; transmitter:uart_Tx|bit_pos[2]          ; transmitter:uart_Tx|bit_pos[2]           ; clk_50                              ; clk_50      ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; transmitter:uart_Tx|bit_pos[0]          ; transmitter:uart_Tx|bit_pos[0]           ; clk_50                              ; clk_50      ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; transmitter:uart_Tx|bit_pos[1]          ; transmitter:uart_Tx|bit_pos[1]           ; clk_50                              ; clk_50      ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; transmitter:uart_Tx|state.TX_STATE_STOP ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50                              ; clk_50      ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; transmitter:uart_Tx|state.TX_STATE_IDLE ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50                              ; clk_50      ; 0.000        ; 0.078      ; 0.669      ;
; 0.427 ; clk_400hz:clk_400hz|counter[25]         ; clk_400hz:clk_400hz|counter[25]          ; clk_50                              ; clk_50      ; 0.000        ; 0.081      ; 0.694      ;
; 0.442 ; clk_0_125hz:clk_0_125hz|counter[26]     ; clk_0_125hz:clk_0_125hz|counter[26]      ; clk_50                              ; clk_50      ; 0.000        ; 0.080      ; 0.708      ;
; 0.634 ; clk_400hz:clk_400hz|clk_400hz           ; clk_400hz:clk_400hz|clk_400hz            ; clk_400hz:clk_400hz|clk_400hz       ; clk_50      ; 0.000        ; 3.071      ; 4.153      ;
; 0.641 ; clk_400hz:clk_400hz|counter[19]         ; clk_400hz:clk_400hz|counter[19]          ; clk_50                              ; clk_50      ; 0.000        ; 0.081      ; 0.908      ;
; 0.642 ; clk_0_125hz:clk_0_125hz|counter[12]     ; clk_0_125hz:clk_0_125hz|counter[12]      ; clk_50                              ; clk_50      ; 0.000        ; 0.080      ; 0.908      ;
; 0.643 ; clk_400hz:clk_400hz|counter[18]         ; clk_400hz:clk_400hz|counter[18]          ; clk_50                              ; clk_50      ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; clk_400hz:clk_400hz|counter[17]         ; clk_400hz:clk_400hz|counter[17]          ; clk_50                              ; clk_50      ; 0.000        ; 0.081      ; 0.910      ;
; 0.644 ; clk_400hz:clk_400hz|counter[24]         ; clk_400hz:clk_400hz|counter[24]          ; clk_50                              ; clk_50      ; 0.000        ; 0.081      ; 0.911      ;
; 0.655 ; clk_0_125hz:clk_0_125hz|counter[4]      ; clk_0_125hz:clk_0_125hz|counter[4]       ; clk_50                              ; clk_50      ; 0.000        ; 0.080      ; 0.921      ;
; 0.655 ; clk_400hz:clk_400hz|counter[3]          ; clk_400hz:clk_400hz|counter[3]           ; clk_50                              ; clk_50      ; 0.000        ; 0.080      ; 0.921      ;
; 0.657 ; clk_0_125hz:clk_0_125hz|counter[17]     ; clk_0_125hz:clk_0_125hz|counter[17]      ; clk_50                              ; clk_50      ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; clk_0_125hz:clk_0_125hz|counter[14]     ; clk_0_125hz:clk_0_125hz|counter[14]      ; clk_50                              ; clk_50      ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; clk_0_125hz:clk_0_125hz|counter[9]      ; clk_0_125hz:clk_0_125hz|counter[9]       ; clk_50                              ; clk_50      ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; clk_0_125hz:clk_0_125hz|counter[3]      ; clk_0_125hz:clk_0_125hz|counter[3]       ; clk_50                              ; clk_50      ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; clk_0_125hz:clk_0_125hz|counter[2]      ; clk_0_125hz:clk_0_125hz|counter[2]       ; clk_50                              ; clk_50      ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; clk_400hz:clk_400hz|counter[16]         ; clk_400hz:clk_400hz|counter[16]          ; clk_50                              ; clk_50      ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clk_400hz:clk_400hz|counter[11]         ; clk_400hz:clk_400hz|counter[11]          ; clk_50                              ; clk_50      ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; baudrate:uart_baud|tx_acc[3]            ; baudrate:uart_baud|tx_acc[3]             ; clk_50                              ; clk_50      ; 0.000        ; 0.078      ; 0.922      ;
; 0.658 ; clk_0_125hz:clk_0_125hz|counter[18]     ; clk_0_125hz:clk_0_125hz|counter[18]      ; clk_50                              ; clk_50      ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; clk_0_125hz:clk_0_125hz|counter[8]      ; clk_0_125hz:clk_0_125hz|counter[8]       ; clk_50                              ; clk_50      ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; clk_0_125hz:clk_0_125hz|counter[6]      ; clk_0_125hz:clk_0_125hz|counter[6]       ; clk_50                              ; clk_50      ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; clk_400hz:clk_400hz|counter[9]          ; clk_400hz:clk_400hz|counter[9]           ; clk_50                              ; clk_50      ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; clk_400hz:clk_400hz|counter[8]          ; clk_400hz:clk_400hz|counter[8]           ; clk_50                              ; clk_50      ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; clk_400hz:clk_400hz|counter[7]          ; clk_400hz:clk_400hz|counter[7]           ; clk_50                              ; clk_50      ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; clk_0_125hz:clk_0_125hz|counter[22]     ; clk_0_125hz:clk_0_125hz|counter[22]      ; clk_50                              ; clk_50      ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; clk_400hz:clk_400hz|counter[23]         ; clk_400hz:clk_400hz|counter[23]          ; clk_50                              ; clk_50      ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; clk_400hz:clk_400hz|counter[21]         ; clk_400hz:clk_400hz|counter[21]          ; clk_50                              ; clk_50      ; 0.000        ; 0.081      ; 0.926      ;
; 0.660 ; baudrate:uart_baud|tx_acc[2]            ; baudrate:uart_baud|tx_acc[2]             ; clk_50                              ; clk_50      ; 0.000        ; 0.078      ; 0.924      ;
; 0.661 ; clk_400hz:clk_400hz|counter[22]         ; clk_400hz:clk_400hz|counter[22]          ; clk_50                              ; clk_50      ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; clk_400hz:clk_400hz|counter[20]         ; clk_400hz:clk_400hz|counter[20]          ; clk_50                              ; clk_50      ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; clk_400hz:clk_400hz|counter[6]          ; clk_400hz:clk_400hz|counter[6]           ; clk_50                              ; clk_50      ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; clk_400hz:clk_400hz|counter[4]          ; clk_400hz:clk_400hz|counter[4]           ; clk_50                              ; clk_50      ; 0.000        ; 0.080      ; 0.927      ;
; 0.664 ; baudrate:uart_baud|tx_acc[6]            ; baudrate:uart_baud|tx_acc[6]             ; clk_50                              ; clk_50      ; 0.000        ; 0.078      ; 0.928      ;
; 0.680 ; clk_400hz:clk_400hz|counter[1]          ; clk_400hz:clk_400hz|counter[1]           ; clk_50                              ; clk_50      ; 0.000        ; 0.080      ; 0.946      ;
; 0.698 ; clk_400hz:clk_400hz|counter[0]          ; clk_400hz:clk_400hz|counter[0]           ; clk_50                              ; clk_50      ; 0.000        ; 0.080      ; 0.964      ;
; 0.706 ; transmitter:uart_Tx|state.TX_STATE_STOP ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50                              ; clk_50      ; 0.000        ; 0.078      ; 0.970      ;
; 0.720 ; transmitter:uart_Tx|state.TX_STATE_DATA ; transmitter:uart_Tx|bit_pos[2]           ; clk_50                              ; clk_50      ; 0.000        ; 0.078      ; 0.984      ;
; 0.729 ; transmitter:uart_Tx|bit_pos[0]          ; transmitter:uart_Tx|bit_pos[1]           ; clk_50                              ; clk_50      ; 0.000        ; 0.078      ; 0.993      ;
; 0.748 ; clk_0_125hz:clk_0_125hz|clk_0_125hz     ; clk_0_125hz:clk_0_125hz|clk_0_125hz      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50      ; 0.000        ; 3.072      ; 4.268      ;
; 0.937 ; transmitter:uart_Tx|state.TX_STATE_IDLE ; transmitter:uart_Tx|Tx                   ; clk_50                              ; clk_50      ; 0.000        ; 0.078      ; 1.201      ;
; 0.959 ; clk_400hz:clk_400hz|counter[19]         ; clk_400hz:clk_400hz|counter[20]          ; clk_50                              ; clk_50      ; 0.000        ; 0.081      ; 1.226      ;
; 0.960 ; clk_400hz:clk_400hz|counter[17]         ; clk_400hz:clk_400hz|counter[18]          ; clk_50                              ; clk_50      ; 0.000        ; 0.081      ; 1.227      ;
; 0.970 ; clk_400hz:clk_400hz|counter[18]         ; clk_400hz:clk_400hz|counter[19]          ; clk_50                              ; clk_50      ; 0.000        ; 0.081      ; 1.237      ;
; 0.971 ; clk_400hz:clk_400hz|counter[24]         ; clk_400hz:clk_400hz|counter[25]          ; clk_50                              ; clk_50      ; 0.000        ; 0.081      ; 1.238      ;
; 0.973 ; clk_400hz:clk_400hz|counter[3]          ; clk_400hz:clk_400hz|counter[4]           ; clk_50                              ; clk_50      ; 0.000        ; 0.080      ; 1.239      ;
; 0.974 ; clk_0_125hz:clk_0_125hz|counter[2]      ; clk_0_125hz:clk_0_125hz|counter[3]       ; clk_50                              ; clk_50      ; 0.000        ; 0.080      ; 1.240      ;
; 0.975 ; clk_0_125hz:clk_0_125hz|counter[8]      ; clk_0_125hz:clk_0_125hz|counter[9]       ; clk_50                              ; clk_50      ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; clk_400hz:clk_400hz|counter[7]          ; clk_400hz:clk_400hz|counter[8]           ; clk_50                              ; clk_50      ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; clk_400hz:clk_400hz|counter[18]         ; clk_400hz:clk_400hz|counter[20]          ; clk_50                              ; clk_50      ; 0.000        ; 0.081      ; 1.242      ;
; 0.976 ; clk_400hz:clk_400hz|counter[23]         ; clk_400hz:clk_400hz|counter[24]          ; clk_50                              ; clk_50      ; 0.000        ; 0.081      ; 1.243      ;
; 0.976 ; clk_400hz:clk_400hz|counter[21]         ; clk_400hz:clk_400hz|counter[22]          ; clk_50                              ; clk_50      ; 0.000        ; 0.081      ; 1.243      ;
; 0.976 ; clk_400hz:clk_400hz|counter[5]          ; clk_400hz:clk_400hz|counter[6]           ; clk_50                              ; clk_50      ; 0.000        ; 0.080      ; 1.242      ;
; 0.984 ; clk_400hz:clk_400hz|counter[16]         ; clk_400hz:clk_400hz|counter[17]          ; clk_50                              ; clk_50      ; 0.000        ; 0.081      ; 1.251      ;
; 0.984 ; clk_0_125hz:clk_0_125hz|counter[3]      ; clk_0_125hz:clk_0_125hz|counter[4]       ; clk_50                              ; clk_50      ; 0.000        ; 0.080      ; 1.250      ;
; 0.984 ; clk_0_125hz:clk_0_125hz|counter[17]     ; clk_0_125hz:clk_0_125hz|counter[18]      ; clk_50                              ; clk_50      ; 0.000        ; 0.080      ; 1.250      ;
; 0.985 ; baudrate:uart_baud|tx_acc[1]            ; baudrate:uart_baud|tx_acc[2]             ; clk_50                              ; clk_50      ; 0.000        ; 0.078      ; 1.249      ;
; 0.985 ; clk_400hz:clk_400hz|counter[8]          ; clk_400hz:clk_400hz|counter[9]           ; clk_50                              ; clk_50      ; 0.000        ; 0.080      ; 1.251      ;
; 0.986 ; baudrate:uart_baud|tx_acc[5]            ; baudrate:uart_baud|tx_acc[6]             ; clk_50                              ; clk_50      ; 0.000        ; 0.078      ; 1.250      ;
; 0.987 ; baudrate:uart_baud|tx_acc[2]            ; baudrate:uart_baud|tx_acc[3]             ; clk_50                              ; clk_50      ; 0.000        ; 0.078      ; 1.251      ;
; 0.987 ; clk_400hz:clk_400hz|counter[2]          ; clk_400hz:clk_400hz|counter[3]           ; clk_50                              ; clk_50      ; 0.000        ; 0.080      ; 1.253      ;
; 0.988 ; clk_400hz:clk_400hz|counter[6]          ; clk_400hz:clk_400hz|counter[7]           ; clk_50                              ; clk_50      ; 0.000        ; 0.080      ; 1.254      ;
; 0.988 ; clk_400hz:clk_400hz|counter[22]         ; clk_400hz:clk_400hz|counter[23]          ; clk_50                              ; clk_50      ; 0.000        ; 0.081      ; 1.255      ;
; 0.988 ; clk_400hz:clk_400hz|counter[20]         ; clk_400hz:clk_400hz|counter[21]          ; clk_50                              ; clk_50      ; 0.000        ; 0.081      ; 1.255      ;
; 0.989 ; clk_0_125hz:clk_0_125hz|counter[21]     ; clk_0_125hz:clk_0_125hz|counter[22]      ; clk_50                              ; clk_50      ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; clk_400hz:clk_400hz|counter[16]         ; clk_400hz:clk_400hz|counter[18]          ; clk_50                              ; clk_50      ; 0.000        ; 0.081      ; 1.256      ;
; 0.991 ; clk_0_125hz:clk_0_125hz|counter[11]     ; clk_0_125hz:clk_0_125hz|counter[12]      ; clk_50                              ; clk_50      ; 0.000        ; 0.080      ; 1.257      ;
; 0.991 ; clk_400hz:clk_400hz|counter[10]         ; clk_400hz:clk_400hz|counter[11]          ; clk_50                              ; clk_50      ; 0.000        ; 0.080      ; 1.257      ;
; 0.992 ; clk_400hz:clk_400hz|counter[14]         ; clk_400hz:clk_400hz|counter[16]          ; clk_50                              ; clk_50      ; 0.000        ; 0.081      ; 1.259      ;
; 0.992 ; clk_400hz:clk_400hz|counter[2]          ; clk_400hz:clk_400hz|counter[4]           ; clk_50                              ; clk_50      ; 0.000        ; 0.080      ; 1.258      ;
; 0.993 ; clk_400hz:clk_400hz|counter[6]          ; clk_400hz:clk_400hz|counter[8]           ; clk_50                              ; clk_50      ; 0.000        ; 0.080      ; 1.259      ;
; 0.993 ; clk_400hz:clk_400hz|counter[22]         ; clk_400hz:clk_400hz|counter[24]          ; clk_50                              ; clk_50      ; 0.000        ; 0.081      ; 1.260      ;
; 0.993 ; clk_400hz:clk_400hz|counter[20]         ; clk_400hz:clk_400hz|counter[22]          ; clk_50                              ; clk_50      ; 0.000        ; 0.081      ; 1.260      ;
; 0.993 ; clk_400hz:clk_400hz|counter[4]          ; clk_400hz:clk_400hz|counter[6]           ; clk_50                              ; clk_50      ; 0.000        ; 0.080      ; 1.259      ;
; 0.997 ; baudrate:uart_baud|tx_acc[0]            ; baudrate:uart_baud|tx_acc[2]             ; clk_50                              ; clk_50      ; 0.000        ; 0.078      ; 1.261      ;
; 1.003 ; baudrate:uart_baud|tx_acc[4]            ; baudrate:uart_baud|tx_acc[6]             ; clk_50                              ; clk_50      ; 0.000        ; 0.078      ; 1.267      ;
; 1.004 ; clk_0_125hz:clk_0_125hz|counter[23]     ; clk_0_125hz:clk_0_125hz|counter[23]      ; clk_50                              ; clk_50      ; 0.000        ; 0.080      ; 1.270      ;
; 1.006 ; clk_0_125hz:clk_0_125hz|counter[19]     ; clk_0_125hz:clk_0_125hz|counter[19]      ; clk_50                              ; clk_50      ; 0.000        ; 0.080      ; 1.272      ;
; 1.006 ; clk_400hz:clk_400hz|counter[2]          ; clk_400hz:clk_400hz|counter[2]           ; clk_50                              ; clk_50      ; 0.000        ; 0.080      ; 1.272      ;
; 1.006 ; clk_400hz:clk_400hz|counter[5]          ; clk_400hz:clk_400hz|counter[5]           ; clk_50                              ; clk_50      ; 0.000        ; 0.080      ; 1.272      ;
; 1.006 ; clk_400hz:clk_400hz|counter[0]          ; clk_400hz:clk_400hz|counter[1]           ; clk_50                              ; clk_50      ; 0.000        ; 0.080      ; 1.272      ;
; 1.009 ; clk_400hz:clk_400hz|counter[14]         ; clk_400hz:clk_400hz|counter[14]          ; clk_50                              ; clk_50      ; 0.000        ; 0.081      ; 1.276      ;
; 1.011 ; baudrate:uart_baud|tx_acc[7]            ; baudrate:uart_baud|tx_acc[7]             ; clk_50                              ; clk_50      ; 0.000        ; 0.078      ; 1.275      ;
; 1.015 ; baudrate:uart_baud|tx_acc[5]            ; baudrate:uart_baud|tx_acc[5]             ; clk_50                              ; clk_50      ; 0.000        ; 0.078      ; 1.279      ;
; 1.037 ; transmitter:uart_Tx|Tx                  ; transmitter:uart_Tx|Tx                   ; clk_50                              ; clk_50      ; 0.000        ; 0.078      ; 1.301      ;
; 1.053 ; baudrate:uart_baud|tx_acc[7]            ; baudrate:uart_baud|tx_acc[8]             ; clk_50                              ; clk_50      ; 0.000        ; 0.510      ; 1.749      ;
; 1.066 ; baudrate:uart_baud|tx_acc[6]            ; baudrate:uart_baud|tx_acc[8]             ; clk_50                              ; clk_50      ; 0.000        ; 0.510      ; 1.762      ;
; 1.071 ; clk_400hz:clk_400hz|clk_400hz           ; clk_400hz:clk_400hz|clk_400hz            ; clk_400hz:clk_400hz|clk_400hz       ; clk_50      ; -0.500       ; 3.071      ; 4.090      ;
; 1.071 ; transmitter:uart_Tx|state.TX_STATE_IDLE ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50                              ; clk_50      ; 0.000        ; 0.078      ; 1.335      ;
; 1.073 ; transmitter:uart_Tx|state.TX_STATE_STOP ; transmitter:uart_Tx|Tx                   ; clk_50                              ; clk_50      ; 0.000        ; 0.078      ; 1.337      ;
; 1.080 ; transmitter:uart_Tx|state.TX_STATE_DATA ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50                              ; clk_50      ; 0.000        ; 0.078      ; 1.344      ;
; 1.080 ; clk_400hz:clk_400hz|counter[19]         ; clk_400hz:clk_400hz|counter[21]          ; clk_50                              ; clk_50      ; 0.000        ; 0.081      ; 1.347      ;
; 1.081 ; clk_400hz:clk_400hz|counter[17]         ; clk_400hz:clk_400hz|counter[19]          ; clk_50                              ; clk_50      ; 0.000        ; 0.081      ; 1.348      ;
; 1.082 ; clk_0_125hz:clk_0_125hz|counter[12]     ; clk_0_125hz:clk_0_125hz|counter[14]      ; clk_50                              ; clk_50      ; 0.000        ; 0.078      ; 1.346      ;
+-------+-----------------------------------------+------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_400hz:clk_400hz|clk_400hz'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.432 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.696      ;
; 0.433 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.697      ;
; 0.445 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.709      ;
; 0.461 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.383      ; 1.066      ;
; 0.468 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.732      ;
; 0.483 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.381      ; 1.086      ;
; 0.489 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.377      ; 1.088      ;
; 0.551 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.361      ; 1.134      ;
; 0.577 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.841      ;
; 0.584 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.848      ;
; 0.585 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.849      ;
; 0.588 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.852      ;
; 0.636 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 0.898      ;
; 0.658 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.922      ;
; 0.659 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.923      ;
; 0.660 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.924      ;
; 0.666 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.930      ;
; 0.674 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.938      ;
; 0.679 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.943      ;
; 0.704 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.968      ;
; 0.719 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.377      ; 1.318      ;
; 0.749 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.361      ; 1.332      ;
; 0.767 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.367      ; 1.356      ;
; 0.787 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.379      ; 1.388      ;
; 0.791 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.080      ; 1.057      ;
; 0.791 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 1.055      ;
; 0.794 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.361      ; 1.377      ;
; 0.800 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.367      ; 1.389      ;
; 0.801 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.365      ; 1.388      ;
; 0.827 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 1.089      ;
; 0.840 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 1.104      ;
; 0.856 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.072      ; 1.114      ;
; 0.866 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.074      ; 1.126      ;
; 0.886 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.084      ; 1.156      ;
; 0.887 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.084      ; 1.157      ;
; 0.891 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.064      ; 1.141      ;
; 0.895 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.361      ; 1.478      ;
; 0.921 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.381      ; 1.524      ;
; 0.926 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 1.190      ;
; 0.948 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.064      ; 1.198      ;
; 0.956 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.064      ; 1.206      ;
; 0.961 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.377      ; 1.560      ;
; 0.974 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.072      ; 1.232      ;
; 0.976 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 1.240      ;
; 0.981 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.377      ; 1.580      ;
; 0.997 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 1.261      ;
; 1.009 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.367      ; 1.598      ;
; 1.015 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.361      ; 1.598      ;
; 1.021 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 1.285      ;
; 1.025 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.377      ; 1.624      ;
; 1.030 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.383      ; 1.635      ;
; 1.062 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.072      ; 1.320      ;
; 1.067 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.082      ; 1.335      ;
; 1.067 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 1.331      ;
; 1.069 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.064      ; 1.319      ;
; 1.070 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.072      ; 1.328      ;
; 1.103 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.064      ; 1.353      ;
; 1.105 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.082      ; 1.373      ;
; 1.108 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.074      ; 1.368      ;
; 1.108 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.064      ; 1.358      ;
; 1.109 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.064      ; 1.359      ;
; 1.110 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.093      ; 1.389      ;
; 1.119 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.072      ; 1.377      ;
; 1.125 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 1.387      ;
; 1.141 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.383      ; 1.746      ;
; 1.141 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 1.405      ;
; 1.257 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.365      ; 1.844      ;
; 1.359 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.363      ; 1.944      ;
; 1.428 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.377      ; 2.027      ;
; 1.429 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 1.693      ;
; 1.442 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 1.706      ;
; 1.443 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 1.707      ;
; 1.444 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 1.708      ;
; 1.445 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.084      ; 1.715      ;
; 1.476 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 1.740      ;
; 1.482 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 1.746      ;
; 1.497 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 1.759      ;
; 1.535 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.074      ; 1.795      ;
; 1.588 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.084      ; 1.858      ;
; 1.589 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.084      ; 1.859      ;
; 1.655 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 1.917      ;
; 1.709 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 1.971      ;
; 1.749 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.072      ; 2.007      ;
; 1.761 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 2.023      ;
; 1.796 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 2.060      ;
; 1.836 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.074      ; 2.096      ;
; 1.873 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.074      ; 2.133      ;
; 1.873 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 2.135      ;
; 1.916 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 2.180      ;
; 1.917 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 2.181      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clr'                                                                                                                ;
+-------+-----------------+---------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                   ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+---------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 2.103 ; lfsr:lfsr|q[13] ; lfsr:lfsr|data_out[20]~61 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -1.002     ; 0.631      ;
; 2.104 ; lfsr:lfsr|q[15] ; lfsr:lfsr|data_out[25]~25 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -1.003     ; 0.631      ;
; 2.128 ; lfsr:lfsr|q[6]  ; lfsr:lfsr|data_out[10]~5  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -1.026     ; 0.632      ;
; 2.149 ; lfsr:lfsr|q[11] ; lfsr:lfsr|data_out[18]~9  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -1.045     ; 0.634      ;
; 2.156 ; lfsr:lfsr|q[7]  ; lfsr:lfsr|data_out[11]~45 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -1.056     ; 0.630      ;
; 2.163 ; lfsr:lfsr|q[10] ; lfsr:lfsr|data_out[17]~21 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -1.063     ; 0.630      ;
; 2.170 ; lfsr:lfsr|q[8]  ; lfsr:lfsr|data_out[12]~57 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -1.054     ; 0.646      ;
; 2.171 ; lfsr:lfsr|q[5]  ; lfsr:lfsr|data_out[9]~17  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -1.070     ; 0.631      ;
; 2.172 ; lfsr:lfsr|q[14] ; lfsr:lfsr|data_out[24]~37 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -1.055     ; 0.647      ;
; 2.230 ; lfsr:lfsr|q[9]  ; lfsr:lfsr|data_out[16]~33 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -1.113     ; 0.647      ;
; 2.262 ; lfsr:lfsr|q[4]  ; lfsr:lfsr|data_out[8]~29  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -1.137     ; 0.655      ;
; 2.268 ; lfsr:lfsr|q[12] ; lfsr:lfsr|data_out[19]~49 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -1.136     ; 0.662      ;
; 2.368 ; lfsr:lfsr|q[0]  ; lfsr:lfsr|data_out[1]~13  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -1.259     ; 0.639      ;
; 2.397 ; lfsr:lfsr|q[2]  ; lfsr:lfsr|data_out[3]~41  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -1.258     ; 0.669      ;
; 2.398 ; lfsr:lfsr|q[1]  ; lfsr:lfsr|data_out[2]~1   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -1.258     ; 0.670      ;
; 2.530 ; lfsr:lfsr|q[3]  ; lfsr:lfsr|data_out[4]~53  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -1.403     ; 0.657      ;
+-------+-----------------+---------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk_0_125hz:clk_0_125hz|clk_0_125hz'                                                                               ;
+--------+-----------+----------------------------------+--------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                          ; Launch Clock ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------+--------------+-------------------------------------+--------------+------------+------------+
; -0.246 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 3.197      ; 3.931      ;
; -0.246 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 3.197      ; 3.931      ;
; -0.246 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 3.197      ; 3.931      ;
; -0.246 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 3.197      ; 3.931      ;
; -0.218 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 3.197      ; 3.903      ;
; -0.218 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 3.197      ; 3.903      ;
; -0.218 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 3.197      ; 3.903      ;
; -0.218 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 3.197      ; 3.903      ;
; -0.073 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 3.200      ; 3.761      ;
; -0.073 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 3.200      ; 3.761      ;
; -0.073 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 3.200      ; 3.761      ;
; -0.073 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 3.200      ; 3.761      ;
; -0.073 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 3.200      ; 3.761      ;
; -0.073 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 3.200      ; 3.761      ;
; -0.042 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 3.202      ; 3.732      ;
; -0.042 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 3.202      ; 3.732      ;
; -0.037 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 3.200      ; 3.725      ;
; -0.037 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 3.200      ; 3.725      ;
; -0.037 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 3.200      ; 3.725      ;
; -0.037 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 3.200      ; 3.725      ;
; -0.037 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 3.200      ; 3.725      ;
; -0.037 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 3.200      ; 3.725      ;
; -0.037 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 3.200      ; 3.725      ;
; -0.037 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 3.200      ; 3.725      ;
; -0.037 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 3.200      ; 3.725      ;
; -0.037 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 3.200      ; 3.725      ;
; -0.002 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 3.199      ; 3.689      ;
; -0.002 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 3.199      ; 3.689      ;
; -0.002 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 3.199      ; 3.689      ;
; -0.002 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 3.199      ; 3.689      ;
; -0.002 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 3.199      ; 3.689      ;
; -0.002 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 3.199      ; 3.689      ;
; 0.301  ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 3.197      ; 3.884      ;
; 0.301  ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 3.197      ; 3.884      ;
; 0.301  ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 3.197      ; 3.884      ;
; 0.301  ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 3.197      ; 3.884      ;
; 0.332  ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 3.197      ; 3.853      ;
; 0.332  ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 3.197      ; 3.853      ;
; 0.332  ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 3.197      ; 3.853      ;
; 0.332  ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 3.197      ; 3.853      ;
; 0.485  ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 3.200      ; 3.703      ;
; 0.485  ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 3.200      ; 3.703      ;
; 0.485  ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 3.200      ; 3.703      ;
; 0.485  ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 3.200      ; 3.703      ;
; 0.485  ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 3.200      ; 3.703      ;
; 0.485  ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 3.200      ; 3.703      ;
; 0.511  ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 3.202      ; 3.679      ;
; 0.511  ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 3.202      ; 3.679      ;
; 0.531  ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 3.200      ; 3.657      ;
; 0.531  ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 3.200      ; 3.657      ;
; 0.531  ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 3.200      ; 3.657      ;
; 0.531  ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 3.200      ; 3.657      ;
; 0.531  ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 3.200      ; 3.657      ;
; 0.531  ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 3.200      ; 3.657      ;
; 0.531  ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 3.200      ; 3.657      ;
; 0.531  ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 3.200      ; 3.657      ;
; 0.531  ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 3.200      ; 3.657      ;
; 0.531  ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 3.200      ; 3.657      ;
; 0.560  ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 3.199      ; 3.627      ;
; 0.560  ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 3.199      ; 3.627      ;
; 0.560  ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 3.199      ; 3.627      ;
; 0.560  ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 3.199      ; 3.627      ;
; 0.560  ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 3.199      ; 3.627      ;
; 0.560  ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 3.199      ; 3.627      ;
+--------+-----------+----------------------------------+--------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk_0_125hz:clk_0_125hz|clk_0_125hz'                                                                                ;
+--------+-----------+----------------------------------+--------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                          ; Launch Clock ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------+--------------+-------------------------------------+--------------+------------+------------+
; -0.073 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.352      ; 3.495      ;
; -0.073 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.352      ; 3.495      ;
; -0.073 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.352      ; 3.495      ;
; -0.073 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.352      ; 3.495      ;
; -0.073 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.352      ; 3.495      ;
; -0.073 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.352      ; 3.495      ;
; -0.044 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.353      ; 3.525      ;
; -0.044 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.353      ; 3.525      ;
; -0.044 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.353      ; 3.525      ;
; -0.044 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.353      ; 3.525      ;
; -0.044 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.353      ; 3.525      ;
; -0.044 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.353      ; 3.525      ;
; -0.044 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.353      ; 3.525      ;
; -0.044 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.353      ; 3.525      ;
; -0.044 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.353      ; 3.525      ;
; -0.044 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.353      ; 3.525      ;
; -0.025 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.355      ; 3.546      ;
; -0.025 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.355      ; 3.546      ;
; -0.001 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.354      ; 3.569      ;
; -0.001 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.354      ; 3.569      ;
; -0.001 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.354      ; 3.569      ;
; -0.001 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.354      ; 3.569      ;
; -0.001 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.354      ; 3.569      ;
; -0.001 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.354      ; 3.569      ;
; 0.147  ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.350      ; 3.713      ;
; 0.147  ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.350      ; 3.713      ;
; 0.147  ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.350      ; 3.713      ;
; 0.147  ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.350      ; 3.713      ;
; 0.176  ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.351      ; 3.743      ;
; 0.176  ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.351      ; 3.743      ;
; 0.176  ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.351      ; 3.743      ;
; 0.176  ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.351      ; 3.743      ;
; 0.490  ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.352      ; 3.558      ;
; 0.490  ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.352      ; 3.558      ;
; 0.490  ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.352      ; 3.558      ;
; 0.490  ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.352      ; 3.558      ;
; 0.490  ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.352      ; 3.558      ;
; 0.490  ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.352      ; 3.558      ;
; 0.524  ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.353      ; 3.593      ;
; 0.524  ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.353      ; 3.593      ;
; 0.524  ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.353      ; 3.593      ;
; 0.524  ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.353      ; 3.593      ;
; 0.524  ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.353      ; 3.593      ;
; 0.524  ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.353      ; 3.593      ;
; 0.524  ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.353      ; 3.593      ;
; 0.524  ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.353      ; 3.593      ;
; 0.524  ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.353      ; 3.593      ;
; 0.524  ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.353      ; 3.593      ;
; 0.529  ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.355      ; 3.600      ;
; 0.529  ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.355      ; 3.600      ;
; 0.558  ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.354      ; 3.628      ;
; 0.558  ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.354      ; 3.628      ;
; 0.558  ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.354      ; 3.628      ;
; 0.558  ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.354      ; 3.628      ;
; 0.558  ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.354      ; 3.628      ;
; 0.558  ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.354      ; 3.628      ;
; 0.698  ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.350      ; 3.764      ;
; 0.698  ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.350      ; 3.764      ;
; 0.698  ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.350      ; 3.764      ;
; 0.698  ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.350      ; 3.764      ;
; 0.724  ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.351      ; 3.791      ;
; 0.724  ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.351      ; 3.791      ;
; 0.724  ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.351      ; 3.791      ;
; 0.724  ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.351      ; 3.791      ;
+--------+-----------+----------------------------------+--------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50'                                                                       ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock  ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk_50 ; Rise       ; clk_50                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[10]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[11]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[12]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[13]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[14]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[15]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[16]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[17]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[18]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[19]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[20]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[21]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[22]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[23]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[24]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[25]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[26]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[2]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[3]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[4]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[5]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[6]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[7]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[8]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[9]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|clk_400hz            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[10]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[11]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[12]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[13]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[14]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[15]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[16]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[17]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[18]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[19]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[20]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[21]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[22]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[23]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[24]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[25]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[8]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[9]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|Tx                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[14]      ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[17]      ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[18]      ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[19]      ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[21]      ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[22]      ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[23]      ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[26]      ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[0]           ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[10]          ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[11]          ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[12]          ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[13]          ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[15]          ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[1]           ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[2]           ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[3]           ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[4]           ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[5]           ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[6]           ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[7]           ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clr'                                                            ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clr   ; Rise       ; clr                        ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; clr~input|o                ;
; 0.395  ; 0.395        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[18]~9   ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[17]~21|dataa ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[18]~9|dataa  ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[8]~29|dataa  ;
; 0.403  ; 0.403        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[16]~33|dataa ;
; 0.403  ; 0.403        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[19]~49|dataa ;
; 0.406  ; 0.406        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[16]~33  ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[1]~13|datac  ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[2]~1|datac   ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[3]~41|datac  ;
; 0.415  ; 0.415        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[17]~21  ;
; 0.417  ; 0.417        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[2]~1    ;
; 0.417  ; 0.417        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[3]~41   ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[4]~53|datab  ;
; 0.420  ; 0.420        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[1]~13   ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[19]~49  ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[8]~29   ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[11]~45|datac ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[12]~57|datac ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[20]~61|datac ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[24]~37|datac ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[25]~25|datac ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[9]~17|datac  ;
; 0.444  ; 0.444        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[12]~57  ;
; 0.444  ; 0.444        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[24]~37  ;
; 0.447  ; 0.447        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[11]~45  ;
; 0.447  ; 0.447        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[20]~61  ;
; 0.447  ; 0.447        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[25]~25  ;
; 0.449  ; 0.449        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[4]~53   ;
; 0.450  ; 0.450        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[9]~17   ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[10]~5|datac  ;
; 0.461  ; 0.461        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[10]~5   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; clr~input|i                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; clr~input|i                ;
; 0.537  ; 0.537        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[10]~5   ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[10]~5|datac  ;
; 0.548  ; 0.548        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[9]~17   ;
; 0.549  ; 0.549        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[4]~53   ;
; 0.551  ; 0.551        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[11]~45  ;
; 0.551  ; 0.551        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[20]~61  ;
; 0.551  ; 0.551        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[25]~25  ;
; 0.554  ; 0.554        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[12]~57  ;
; 0.554  ; 0.554        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[24]~37  ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[9]~17|datac  ;
; 0.558  ; 0.558        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[11]~45|datac ;
; 0.558  ; 0.558        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[12]~57|datac ;
; 0.558  ; 0.558        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[20]~61|datac ;
; 0.558  ; 0.558        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[24]~37|datac ;
; 0.558  ; 0.558        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[25]~25|datac ;
; 0.565  ; 0.565        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[19]~49  ;
; 0.566  ; 0.566        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[8]~29   ;
; 0.568  ; 0.568        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[17]~21  ;
; 0.579  ; 0.579        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[1]~13   ;
; 0.581  ; 0.581        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[2]~1    ;
; 0.581  ; 0.581        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[4]~53|datab  ;
; 0.582  ; 0.582        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[3]~41   ;
; 0.585  ; 0.585        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[2]~1|datac   ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[1]~13|datac  ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[3]~41|datac  ;
; 0.591  ; 0.591        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[16]~33  ;
; 0.597  ; 0.597        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[16]~33|dataa ;
; 0.597  ; 0.597        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[18]~9|dataa  ;
; 0.597  ; 0.597        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[19]~49|dataa ;
; 0.597  ; 0.597        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[8]~29|dataa  ;
; 0.598  ; 0.598        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[17]~21|dataa ;
; 0.604  ; 0.604        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[18]~9   ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; clr~input|o                ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_0_125hz:clk_0_125hz|clk_0_125hz'                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[0]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[10]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[11]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[12]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[13]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[14]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[15]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[1]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[2]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[3]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[4]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[5]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[6]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[7]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[8]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[9]                                                                                                                                     ;
; 0.209  ; 0.444        ; 0.235          ; Low Pulse Width  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 0.209  ; 0.444        ; 0.235          ; Low Pulse Width  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg         ;
; 0.211  ; 0.446        ; 0.235          ; Low Pulse Width  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 0.217  ; 0.452        ; 0.235          ; Low Pulse Width  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ;
; 0.217  ; 0.452        ; 0.235          ; Low Pulse Width  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg         ;
; 0.219  ; 0.454        ; 0.235          ; Low Pulse Width  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ;
; 0.233  ; 0.453        ; 0.220          ; High Pulse Width ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ;
; 0.233  ; 0.453        ; 0.220          ; High Pulse Width ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_400hz:clk_400hz|clk_400hz'                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Wrreq     ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 3.834 ; 4.262 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; clr       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.019 ; 1.094 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; Rdreq     ; clk_400hz:clk_400hz|clk_400hz       ; 3.879 ; 4.229 ; Rise       ; clk_400hz:clk_400hz|clk_400hz       ;
; Wr_en     ; clk_50                              ; 3.495 ; 3.889 ; Rise       ; clk_50                              ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Wrreq     ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -1.585 ; -1.976 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; clr       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.089 ; -0.153 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; Rdreq     ; clk_400hz:clk_400hz|clk_400hz       ; -1.373 ; -1.770 ; Rise       ; clk_400hz:clk_400hz|clk_400hz       ;
; Wr_en     ; clk_50                              ; -1.916 ; -2.338 ; Rise       ; clk_50                              ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                 ;
+------------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Data Port  ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                     ;
+------------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Fifo_full  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 11.767 ; 11.598 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; out1[*]    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 13.696 ; 13.731 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[0]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 12.676 ; 12.745 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[1]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 13.696 ; 13.731 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[2]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 13.249 ; 13.281 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[3]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 11.253 ; 11.185 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[4]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 11.354 ; 11.309 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[5]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 13.638 ; 13.671 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[6]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 12.049 ; 12.083 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; out2[*]    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 10.655 ; 10.650 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[0]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 9.839  ; 9.818  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[1]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 9.122  ; 9.108  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[2]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 9.303  ; 9.178  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[3]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 9.514  ; 9.438  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[4]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.994  ; 8.962  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[5]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 10.655 ; 10.650 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[6]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 10.628 ; 10.601 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; out3[*]    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 9.192  ; 9.135  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[0]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.818  ; 8.692  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[1]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.880  ; 8.788  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[2]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 9.192  ; 9.101  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[3]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.929  ; 8.843  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[4]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 9.189  ; 9.135  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[5]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 9.123  ; 9.096  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[6]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.971  ; 9.084  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; out4[*]    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 10.901 ; 10.904 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[0]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 9.231  ; 9.165  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[1]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 9.169  ; 9.125  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[2]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 10.901 ; 10.904 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[3]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 9.093  ; 9.016  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[4]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 9.612  ; 9.501  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[5]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.822  ; 8.774  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[6]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 9.419  ; 9.552  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; Fifo_empty ; clk_400hz:clk_400hz|clk_400hz       ; 13.944 ; 13.974 ; Rise       ; clk_400hz:clk_400hz|clk_400hz       ;
; Tx         ; clk_50                              ; 11.646 ; 11.353 ; Rise       ; clk_50                              ;
; Tx_busy    ; clk_50                              ; 8.033  ; 8.011  ; Rise       ; clk_50                              ;
+------------+-------------------------------------+--------+--------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                         ;
+------------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Data Port  ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                     ;
+------------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Fifo_full  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 9.755  ; 9.673  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; out1[*]    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 10.503 ; 10.392 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[0]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 11.876 ; 11.897 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[1]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 12.930 ; 12.933 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[2]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 12.435 ; 12.419 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[3]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 10.503 ; 10.392 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[4]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 10.602 ; 10.527 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[5]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 12.855 ; 12.847 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[6]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 11.233 ; 11.292 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; out2[*]    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 7.948  ; 7.914  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[0]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.739  ; 8.645  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[1]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.028  ; 7.966  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[2]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.202  ; 8.094  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[3]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.370  ; 8.304  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[4]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 7.948  ; 7.914  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[5]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 9.577  ; 9.556  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[6]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 9.534  ; 9.525  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; out3[*]    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 7.478  ; 7.400  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[0]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 7.832  ; 7.735  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[1]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 7.478  ; 7.400  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[2]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 7.964  ; 7.848  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[3]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 7.921  ; 7.884  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[4]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 7.981  ; 7.928  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[5]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 7.944  ; 7.898  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[6]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.020  ; 8.148  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; out4[*]    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.235  ; 8.191  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[0]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.457  ; 8.375  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[1]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.373  ; 8.401  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[2]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 10.280 ; 10.290 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[3]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.303  ; 8.251  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[4]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.997  ; 8.889  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[5]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.235  ; 8.191  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[6]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.806  ; 8.930  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; Fifo_empty ; clk_400hz:clk_400hz|clk_400hz       ; 12.135 ; 12.195 ; Rise       ; clk_400hz:clk_400hz|clk_400hz       ;
; Tx         ; clk_50                              ; 11.282 ; 10.998 ; Rise       ; clk_50                              ;
; Tx_busy    ; clk_50                              ; 7.757  ; 7.735  ; Rise       ; clk_50                              ;
+------------+-------------------------------------+--------+--------+------------+-------------------------------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                               ; Synchronization Node                                                                                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ; Not Calculated       ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.778         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ;                ;              ;                  ; -1.355       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[8] ;                ;              ;                  ; -2.423       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.580         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ;                ;              ;                  ; -1.164       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[5] ;                ;              ;                  ; -2.416       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.441         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;                ;              ;                  ; -0.380       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ;                ;              ;                  ; -3.061       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.405         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ;                ;              ;                  ; -0.636       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ;                ;              ;                  ; -2.769       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.366         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ;                ;              ;                  ; -0.772       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ;                ;              ;                  ; -2.594       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.110         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;                ;              ;                  ; -0.541       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ;                ;              ;                  ; -2.569       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.100         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;                ;              ;                  ; -0.541       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ;                ;              ;                  ; -2.559       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.988         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;                ;              ;                  ; -0.373       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ;                ;              ;                  ; -2.615       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.932         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;                ;              ;                  ; -0.536       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ;                ;              ;                  ; -2.396       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.898         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;                ;              ;                  ; -0.318       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ;                ;              ;                  ; -2.580       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.783         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ;                ;              ;                  ; -0.027       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ;                ;              ;                  ; -2.756       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.776         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;                ;              ;                  ; -0.539       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ;                ;              ;                  ; -2.237       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.746         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;                ;              ;                  ; 0.130        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ;                ;              ;                  ; -2.876       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.652         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ;                ;              ;                  ; -0.047       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ;                ;              ;                  ; -2.605       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.564         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;                ;              ;                  ; -0.490       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ;                ;              ;                  ; -2.074       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.515         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;                ;              ;                  ; 0.131        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ;                ;              ;                  ; -2.646       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.515         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ;                ;              ;                  ; -0.180       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ;                ;              ;                  ; -2.335       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.486         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ;                ;              ;                  ; -0.230       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[7] ;                ;              ;                  ; -2.256       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.330         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ;                ;              ;                  ; -0.235       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[3] ;                ;              ;                  ; -2.095       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.301         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ;                ;              ;                  ; -0.049       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[1] ;                ;              ;                  ; -2.252       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                   ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                          ; Note                                           ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
; 223.96 MHz ; 223.96 MHz      ; clk_50                              ;                                                ;
; 269.98 MHz ; 269.98 MHz      ; clk_400hz:clk_400hz|clk_400hz       ;                                                ;
; 286.12 MHz ; 274.05 MHz      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                           ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clk_50                              ; -3.465 ; -119.046      ;
; clk_400hz:clk_400hz|clk_400hz       ; -2.704 ; -87.980       ;
; clr                                 ; -2.661 ; -37.224       ;
; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -2.495 ; -83.820       ;
+-------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                           ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.136 ; 0.000         ;
; clk_50                              ; 0.352 ; 0.000         ;
; clk_400hz:clk_400hz|clk_400hz       ; 0.357 ; 0.000         ;
; clr                                 ; 1.917 ; 0.000         ;
+-------------------------------------+-------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                        ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.200 ; -1.968        ;
+-------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                        ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.056 ; 0.000         ;
+-------------------------------------+-------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary             ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clk_50                              ; -3.000 ; -103.230      ;
; clr                                 ; -3.000 ; -3.000        ;
; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -2.649 ; -126.404      ;
; clk_400hz:clk_400hz|clk_400hz       ; -2.649 ; -85.600       ;
+-------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50'                                                                                                                     ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.465 ; clk_400hz:clk_400hz|counter[8]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.066     ; 4.398      ;
; -3.438 ; clk_400hz:clk_400hz|counter[18]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.065     ; 4.372      ;
; -3.431 ; clk_400hz:clk_400hz|counter[17]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.065     ; 4.365      ;
; -3.428 ; clk_0_125hz:clk_0_125hz|counter[11] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.065     ; 4.362      ;
; -3.410 ; clk_400hz:clk_400hz|counter[16]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.065     ; 4.344      ;
; -3.385 ; clk_400hz:clk_400hz|counter[5]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.066     ; 4.318      ;
; -3.370 ; clk_400hz:clk_400hz|counter[6]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.066     ; 4.303      ;
; -3.333 ; clk_400hz:clk_400hz|counter[7]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.066     ; 4.266      ;
; -3.327 ; clk_400hz:clk_400hz|counter[2]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.066     ; 4.260      ;
; -3.319 ; clk_400hz:clk_400hz|counter[3]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.066     ; 4.252      ;
; -3.310 ; clk_400hz:clk_400hz|counter[0]      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.065     ; 4.244      ;
; -3.293 ; clk_0_125hz:clk_0_125hz|counter[12] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.065     ; 4.227      ;
; -3.289 ; clk_400hz:clk_400hz|counter[10]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.066     ; 4.222      ;
; -3.278 ; clk_400hz:clk_400hz|counter[9]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.066     ; 4.211      ;
; -3.264 ; clk_400hz:clk_400hz|counter[4]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.066     ; 4.197      ;
; -3.239 ; clk_400hz:clk_400hz|counter[1]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.066     ; 4.172      ;
; -3.224 ; clk_0_125hz:clk_0_125hz|counter[4]  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.065     ; 4.158      ;
; -3.198 ; clk_400hz:clk_400hz|counter[14]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.065     ; 4.132      ;
; -3.193 ; clk_0_125hz:clk_0_125hz|counter[8]  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.065     ; 4.127      ;
; -3.187 ; clk_400hz:clk_400hz|counter[1]      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.065     ; 4.121      ;
; -3.169 ; clk_400hz:clk_400hz|counter[19]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.065     ; 4.103      ;
; -3.164 ; clk_0_125hz:clk_0_125hz|counter[2]  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.065     ; 4.098      ;
; -3.110 ; clk_0_125hz:clk_0_125hz|counter[10] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.065     ; 4.044      ;
; -3.103 ; clk_0_125hz:clk_0_125hz|counter[5]  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.066     ; 4.036      ;
; -3.096 ; clk_400hz:clk_400hz|counter[24]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.065     ; 4.030      ;
; -3.089 ; clk_0_125hz:clk_0_125hz|counter[9]  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.065     ; 4.023      ;
; -3.084 ; clk_400hz:clk_400hz|counter[0]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.066     ; 4.017      ;
; -3.082 ; clk_0_125hz:clk_0_125hz|counter[6]  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.065     ; 4.016      ;
; -3.077 ; clk_400hz:clk_400hz|counter[22]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.065     ; 4.011      ;
; -3.058 ; clk_400hz:clk_400hz|counter[23]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.065     ; 3.992      ;
; -3.028 ; clk_0_125hz:clk_0_125hz|counter[14] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.064     ; 3.963      ;
; -3.000 ; clk_0_125hz:clk_0_125hz|counter[13] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.065     ; 3.934      ;
; -2.995 ; clk_400hz:clk_400hz|counter[11]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.066     ; 3.928      ;
; -2.983 ; clk_0_125hz:clk_0_125hz|counter[3]  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.065     ; 3.917      ;
; -2.982 ; clk_400hz:clk_400hz|counter[25]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.065     ; 3.916      ;
; -2.962 ; clk_400hz:clk_400hz|counter[21]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.065     ; 3.896      ;
; -2.926 ; clk_400hz:clk_400hz|counter[12]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.065     ; 3.860      ;
; -2.920 ; clk_400hz:clk_400hz|counter[20]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.065     ; 3.854      ;
; -2.917 ; clk_400hz:clk_400hz|counter[13]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.065     ; 3.851      ;
; -2.876 ; clk_0_125hz:clk_0_125hz|counter[15] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.065     ; 3.810      ;
; -2.829 ; clk_400hz:clk_400hz|counter[15]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.065     ; 3.763      ;
; -2.794 ; clk_0_125hz:clk_0_125hz|counter[7]  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.065     ; 3.728      ;
; -2.792 ; clk_0_125hz:clk_0_125hz|counter[21] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.064     ; 3.727      ;
; -2.702 ; clk_0_125hz:clk_0_125hz|counter[26] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.064     ; 3.637      ;
; -2.699 ; clk_0_125hz:clk_0_125hz|counter[22] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.064     ; 3.634      ;
; -2.609 ; clk_0_125hz:clk_0_125hz|counter[19] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.064     ; 3.544      ;
; -2.592 ; clk_0_125hz:clk_0_125hz|counter[18] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.064     ; 3.527      ;
; -2.548 ; clk_0_125hz:clk_0_125hz|counter[24] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.065     ; 3.482      ;
; -2.534 ; clk_400hz:clk_400hz|counter[0]      ; clk_0_125hz:clk_0_125hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.461      ;
; -2.520 ; clk_400hz:clk_400hz|counter[1]      ; clk_0_125hz:clk_0_125hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.447      ;
; -2.492 ; clk_0_125hz:clk_0_125hz|counter[20] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.065     ; 3.426      ;
; -2.483 ; clk_400hz:clk_400hz|counter[1]      ; clk_0_125hz:clk_0_125hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.410      ;
; -2.480 ; clk_400hz:clk_400hz|counter[0]      ; clk_0_125hz:clk_0_125hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.407      ;
; -2.478 ; clk_400hz:clk_400hz|counter[8]      ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.404      ;
; -2.463 ; clk_400hz:clk_400hz|counter[18]     ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.390      ;
; -2.462 ; clk_0_125hz:clk_0_125hz|counter[7]  ; clk_0_125hz:clk_0_125hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.389      ;
; -2.459 ; clk_0_125hz:clk_0_125hz|counter[17] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.064     ; 3.394      ;
; -2.456 ; clk_400hz:clk_400hz|counter[17]     ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.383      ;
; -2.435 ; clk_400hz:clk_400hz|counter[16]     ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.362      ;
; -2.420 ; clk_0_125hz:clk_0_125hz|counter[25] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.065     ; 3.354      ;
; -2.412 ; clk_0_125hz:clk_0_125hz|counter[2]  ; clk_0_125hz:clk_0_125hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.339      ;
; -2.411 ; clk_0_125hz:clk_0_125hz|counter[23] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.064     ; 3.346      ;
; -2.410 ; clk_400hz:clk_400hz|counter[5]      ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.336      ;
; -2.401 ; clk_0_125hz:clk_0_125hz|counter[16] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.065     ; 3.335      ;
; -2.387 ; clk_0_125hz:clk_0_125hz|counter[7]  ; clk_0_125hz:clk_0_125hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.314      ;
; -2.373 ; clk_400hz:clk_400hz|counter[6]      ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.299      ;
; -2.358 ; clk_400hz:clk_400hz|counter[7]      ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.284      ;
; -2.356 ; clk_0_125hz:clk_0_125hz|counter[11] ; clk_0_125hz:clk_0_125hz|counter[21] ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.283      ;
; -2.352 ; clk_400hz:clk_400hz|counter[2]      ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.278      ;
; -2.340 ; clk_400hz:clk_400hz|counter[3]      ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.266      ;
; -2.325 ; clk_0_125hz:clk_0_125hz|counter[5]  ; clk_0_125hz:clk_0_125hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.251      ;
; -2.324 ; clk_0_125hz:clk_0_125hz|counter[11] ; clk_0_125hz:clk_0_125hz|counter[10] ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.252      ;
; -2.324 ; clk_0_125hz:clk_0_125hz|counter[11] ; clk_0_125hz:clk_0_125hz|counter[11] ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.252      ;
; -2.314 ; clk_400hz:clk_400hz|counter[10]     ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.240      ;
; -2.301 ; clk_400hz:clk_400hz|counter[0]      ; clk_0_125hz:clk_0_125hz|counter[20] ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.228      ;
; -2.296 ; clk_400hz:clk_400hz|counter[9]      ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.222      ;
; -2.293 ; clk_0_125hz:clk_0_125hz|counter[4]  ; clk_0_125hz:clk_0_125hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.220      ;
; -2.287 ; clk_400hz:clk_400hz|counter[1]      ; clk_0_125hz:clk_0_125hz|counter[20] ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.214      ;
; -2.286 ; clk_0_125hz:clk_0_125hz|counter[11] ; clk_0_125hz:clk_0_125hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.214      ;
; -2.275 ; clk_400hz:clk_400hz|counter[0]      ; clk_400hz:clk_400hz|counter[15]     ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.201      ;
; -2.269 ; clk_400hz:clk_400hz|counter[4]      ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.195      ;
; -2.265 ; clk_0_125hz:clk_0_125hz|counter[5]  ; clk_0_125hz:clk_0_125hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.191      ;
; -2.261 ; clk_0_125hz:clk_0_125hz|counter[2]  ; clk_0_125hz:clk_0_125hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.188      ;
; -2.260 ; clk_400hz:clk_400hz|counter[1]      ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.186      ;
; -2.238 ; clk_400hz:clk_400hz|counter[0]      ; clk_0_125hz:clk_0_125hz|counter[21] ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.165      ;
; -2.229 ; clk_0_125hz:clk_0_125hz|counter[7]  ; clk_0_125hz:clk_0_125hz|counter[20] ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.156      ;
; -2.223 ; clk_0_125hz:clk_0_125hz|counter[3]  ; clk_0_125hz:clk_0_125hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.150      ;
; -2.223 ; clk_400hz:clk_400hz|counter[14]     ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.150      ;
; -2.221 ; clk_0_125hz:clk_0_125hz|counter[3]  ; clk_0_125hz:clk_0_125hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.148      ;
; -2.221 ; clk_0_125hz:clk_0_125hz|counter[12] ; clk_0_125hz:clk_0_125hz|counter[21] ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.148      ;
; -2.213 ; clk_400hz:clk_400hz|counter[1]      ; clk_0_125hz:clk_0_125hz|counter[21] ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.140      ;
; -2.210 ; clk_400hz:clk_400hz|counter[1]      ; clk_0_125hz:clk_0_125hz|counter[23] ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.137      ;
; -2.207 ; clk_400hz:clk_400hz|counter[0]      ; clk_0_125hz:clk_0_125hz|counter[23] ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.134      ;
; -2.206 ; clk_400hz:clk_400hz|counter[0]      ; clk_0_125hz:clk_0_125hz|counter[10] ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.134      ;
; -2.206 ; clk_400hz:clk_400hz|counter[0]      ; clk_0_125hz:clk_0_125hz|counter[11] ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.134      ;
; -2.200 ; clk_400hz:clk_400hz|counter[1]      ; clk_400hz:clk_400hz|counter[15]     ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.126      ;
; -2.194 ; clk_400hz:clk_400hz|counter[19]     ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.121      ;
; -2.189 ; clk_0_125hz:clk_0_125hz|counter[12] ; clk_0_125hz:clk_0_125hz|counter[10] ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.117      ;
; -2.189 ; clk_0_125hz:clk_0_125hz|counter[12] ; clk_0_125hz:clk_0_125hz|counter[11] ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.117      ;
; -2.181 ; clk_0_125hz:clk_0_125hz|counter[6]  ; clk_0_125hz:clk_0_125hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.108      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_400hz:clk_400hz|clk_400hz'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -2.704 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.069     ; 3.634      ;
; -2.689 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.069     ; 3.619      ;
; -2.664 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.069     ; 3.594      ;
; -2.653 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.067     ; 3.585      ;
; -2.638 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.067     ; 3.570      ;
; -2.613 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.067     ; 3.545      ;
; -2.578 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.181      ; 3.690      ;
; -2.578 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.181      ; 3.690      ;
; -2.578 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.181      ; 3.690      ;
; -2.578 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.181      ; 3.690      ;
; -2.563 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.181      ; 3.675      ;
; -2.563 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.181      ; 3.675      ;
; -2.563 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.181      ; 3.675      ;
; -2.563 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.181      ; 3.675      ;
; -2.553 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.481      ;
; -2.551 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.069     ; 3.481      ;
; -2.538 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.181      ; 3.650      ;
; -2.538 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.181      ; 3.650      ;
; -2.538 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.181      ; 3.650      ;
; -2.538 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.181      ; 3.650      ;
; -2.507 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.435      ;
; -2.502 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.069     ; 3.432      ;
; -2.500 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.067     ; 3.432      ;
; -2.456 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.069     ; 3.386      ;
; -2.451 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.073     ; 3.377      ;
; -2.451 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                       ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.073     ; 3.377      ;
; -2.451 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.073     ; 3.377      ;
; -2.451 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.073     ; 3.377      ;
; -2.451 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.073     ; 3.377      ;
; -2.436 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.073     ; 3.362      ;
; -2.436 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                       ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.073     ; 3.362      ;
; -2.436 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.073     ; 3.362      ;
; -2.436 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.073     ; 3.362      ;
; -2.436 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.073     ; 3.362      ;
; -2.427 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.179      ; 3.537      ;
; -2.427 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.179      ; 3.537      ;
; -2.427 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.179      ; 3.537      ;
; -2.427 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.179      ; 3.537      ;
; -2.425 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.181      ; 3.537      ;
; -2.425 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.181      ; 3.537      ;
; -2.425 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.181      ; 3.537      ;
; -2.425 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.181      ; 3.537      ;
; -2.413 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.341      ;
; -2.411 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.073     ; 3.337      ;
; -2.411 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                       ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.073     ; 3.337      ;
; -2.411 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.073     ; 3.337      ;
; -2.411 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.073     ; 3.337      ;
; -2.411 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.073     ; 3.337      ;
; -2.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.067     ; 3.337      ;
; -2.386 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.067     ; 3.318      ;
; -2.383 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.311      ;
; -2.383 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.311      ;
; -2.383 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.311      ;
; -2.383 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.311      ;
; -2.383 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.311      ;
; -2.381 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.179      ; 3.491      ;
; -2.381 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.179      ; 3.491      ;
; -2.381 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.179      ; 3.491      ;
; -2.381 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.179      ; 3.491      ;
; -2.376 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.202      ; 3.608      ;
; -2.374 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.069     ; 3.304      ;
; -2.374 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.069     ; 3.304      ;
; -2.374 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.069     ; 3.304      ;
; -2.374 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.069     ; 3.304      ;
; -2.374 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.069     ; 3.304      ;
; -2.371 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.067     ; 3.303      ;
; -2.371 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.067     ; 3.303      ;
; -2.368 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.296      ;
; -2.368 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.296      ;
; -2.368 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.296      ;
; -2.368 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.296      ;
; -2.368 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.296      ;
; -2.362 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.069     ; 3.292      ;
; -2.361 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.202      ; 3.593      ;
; -2.359 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.069     ; 3.289      ;
; -2.359 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.069     ; 3.289      ;
; -2.359 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.069     ; 3.289      ;
; -2.359 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.069     ; 3.289      ;
; -2.359 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.069     ; 3.289      ;
; -2.354 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.065     ; 3.288      ;
; -2.353 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.073     ; 3.279      ;
; -2.352 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.067     ; 3.284      ;
; -2.343 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.271      ;
; -2.343 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.271      ;
; -2.343 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.271      ;
; -2.343 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.271      ;
; -2.343 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.271      ;
; -2.338 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.073     ; 3.264      ;
; -2.336 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.202      ; 3.568      ;
; -2.334 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.069     ; 3.264      ;
; -2.334 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.069     ; 3.264      ;
; -2.334 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.069     ; 3.264      ;
; -2.334 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.069     ; 3.264      ;
; -2.334 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.069     ; 3.264      ;
; -2.326 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.254      ;
; -2.323 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.069     ; 3.253      ;
; -2.313 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.073     ; 3.239      ;
; -2.304 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.067     ; 3.236      ;
; -2.303 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.067     ; 3.235      ;
; -2.300 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.224      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clr'                                                                                                                 ;
+--------+-----------------+---------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node                   ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+---------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -2.661 ; lfsr:lfsr|q[3]  ; lfsr:lfsr|data_out[4]~53  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -1.417     ; 0.653      ;
; -2.564 ; lfsr:lfsr|q[0]  ; lfsr:lfsr|data_out[1]~13  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -1.284     ; 0.677      ;
; -2.421 ; lfsr:lfsr|q[12] ; lfsr:lfsr|data_out[19]~49 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -1.185     ; 0.661      ;
; -2.412 ; lfsr:lfsr|q[4]  ; lfsr:lfsr|data_out[8]~29  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -1.186     ; 0.653      ;
; -2.404 ; lfsr:lfsr|q[2]  ; lfsr:lfsr|data_out[3]~41  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -1.283     ; 0.668      ;
; -2.392 ; lfsr:lfsr|q[1]  ; lfsr:lfsr|data_out[2]~1   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -1.283     ; 0.659      ;
; -2.376 ; lfsr:lfsr|q[10] ; lfsr:lfsr|data_out[17]~21 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -1.145     ; 0.663      ;
; -2.373 ; lfsr:lfsr|q[9]  ; lfsr:lfsr|data_out[16]~33 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -1.179     ; 0.639      ;
; -2.237 ; lfsr:lfsr|q[5]  ; lfsr:lfsr|data_out[9]~17  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -1.121     ; 0.663      ;
; -2.226 ; lfsr:lfsr|q[7]  ; lfsr:lfsr|data_out[11]~45 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -1.111     ; 0.662      ;
; -2.202 ; lfsr:lfsr|q[8]  ; lfsr:lfsr|data_out[12]~57 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -1.109     ; 0.638      ;
; -2.202 ; lfsr:lfsr|q[11] ; lfsr:lfsr|data_out[18]~9  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -1.117     ; 0.666      ;
; -2.200 ; lfsr:lfsr|q[14] ; lfsr:lfsr|data_out[24]~37 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -1.110     ; 0.639      ;
; -2.197 ; lfsr:lfsr|q[6]  ; lfsr:lfsr|data_out[10]~5  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -1.083     ; 0.664      ;
; -2.179 ; lfsr:lfsr|q[15] ; lfsr:lfsr|data_out[25]~25 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -1.062     ; 0.664      ;
; -2.178 ; lfsr:lfsr|q[13] ; lfsr:lfsr|data_out[20]~61 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -1.061     ; 0.663      ;
+--------+-----------------+---------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_0_125hz:clk_0_125hz|clk_0_125hz'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -2.495 ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.242      ; 3.767      ;
; -2.487 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.244      ; 3.761      ;
; -2.487 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.239      ; 3.756      ;
; -2.487 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.239      ; 3.756      ;
; -2.462 ; lfsr:lfsr|q[9]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.243      ; 3.735      ;
; -2.459 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.244      ; 3.733      ;
; -2.459 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.239      ; 3.728      ;
; -2.459 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.239      ; 3.728      ;
; -2.441 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.244      ; 3.715      ;
; -2.441 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.239      ; 3.710      ;
; -2.441 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.239      ; 3.710      ;
; -2.434 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.244      ; 3.708      ;
; -2.434 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.239      ; 3.703      ;
; -2.434 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.239      ; 3.703      ;
; -2.431 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.250      ; 3.711      ;
; -2.431 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.245      ; 3.706      ;
; -2.431 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.245      ; 3.706      ;
; -2.420 ; lfsr:lfsr|q[10]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.243      ; 3.693      ;
; -2.403 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.250      ; 3.683      ;
; -2.403 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.245      ; 3.678      ;
; -2.403 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.245      ; 3.678      ;
; -2.400 ; lfsr:lfsr|q[13]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.252      ; 3.682      ;
; -2.386 ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.246      ; 3.662      ;
; -2.385 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.250      ; 3.665      ;
; -2.385 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.245      ; 3.660      ;
; -2.385 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.245      ; 3.660      ;
; -2.378 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.250      ; 3.658      ;
; -2.378 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.245      ; 3.653      ;
; -2.378 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.245      ; 3.653      ;
; -2.372 ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.242      ; 3.644      ;
; -2.372 ; lfsr:lfsr|q[3]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.246      ; 3.648      ;
; -2.336 ; lfsr:lfsr|q[0]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.242      ; 3.608      ;
; -2.321 ; lfsr:lfsr|q[5]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.245      ; 3.596      ;
; -2.313 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.244      ; 3.587      ;
; -2.313 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.239      ; 3.582      ;
; -2.313 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.239      ; 3.582      ;
; -2.292 ; lfsr:lfsr|q[1]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.242      ; 3.564      ;
; -2.284 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.246      ; 3.560      ;
; -2.284 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.241      ; 3.555      ;
; -2.284 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.241      ; 3.555      ;
; -2.281 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.244      ; 3.555      ;
; -2.281 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.239      ; 3.550      ;
; -2.281 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.239      ; 3.550      ;
; -2.257 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.250      ; 3.537      ;
; -2.257 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.245      ; 3.532      ;
; -2.257 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.245      ; 3.532      ;
; -2.250 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.246      ; 3.526      ;
; -2.250 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.241      ; 3.521      ;
; -2.250 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.241      ; 3.521      ;
; -2.228 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.252      ; 3.510      ;
; -2.228 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.247      ; 3.505      ;
; -2.228 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.247      ; 3.505      ;
; -2.225 ; lfsr:lfsr|q[8]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.249      ; 3.504      ;
; -2.225 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.250      ; 3.505      ;
; -2.225 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.245      ; 3.500      ;
; -2.225 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.245      ; 3.500      ;
; -2.217 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.244      ; 3.491      ;
; -2.217 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.239      ; 3.486      ;
; -2.217 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.239      ; 3.486      ;
; -2.210 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.244      ; 3.484      ;
; -2.210 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.239      ; 3.479      ;
; -2.210 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.239      ; 3.479      ;
; -2.202 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.072     ; 3.129      ;
; -2.202 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.072     ; 3.129      ;
; -2.202 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]              ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.072     ; 3.129      ;
; -2.202 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.072     ; 3.129      ;
; -2.202 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.072     ; 3.129      ;
; -2.202 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]              ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.072     ; 3.129      ;
; -2.202 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]              ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.072     ; 3.129      ;
; -2.200 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.244      ; 3.474      ;
; -2.200 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.239      ; 3.469      ;
; -2.200 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.239      ; 3.469      ;
; -2.194 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.252      ; 3.476      ;
; -2.194 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.247      ; 3.471      ;
; -2.194 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.247      ; 3.471      ;
; -2.188 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.244      ; 3.462      ;
; -2.188 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.239      ; 3.457      ;
; -2.188 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.239      ; 3.457      ;
; -2.174 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.072     ; 3.101      ;
; -2.174 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.072     ; 3.101      ;
; -2.174 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]              ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.072     ; 3.101      ;
; -2.174 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.072     ; 3.101      ;
; -2.174 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.072     ; 3.101      ;
; -2.174 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]              ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.072     ; 3.101      ;
; -2.174 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]              ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.072     ; 3.101      ;
; -2.170 ; lfsr:lfsr|q[15]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.246      ; 3.446      ;
; -2.169 ; lfsr:lfsr|q[11]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.243      ; 3.442      ;
; -2.161 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.250      ; 3.441      ;
; -2.161 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.245      ; 3.436      ;
; -2.161 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.245      ; 3.436      ;
; -2.160 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.320      ; 3.479      ;
; -2.158 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.320      ; 3.477      ;
; -2.156 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.072     ; 3.083      ;
; -2.156 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.072     ; 3.083      ;
; -2.156 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]              ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.072     ; 3.083      ;
; -2.156 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.072     ; 3.083      ;
; -2.156 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.072     ; 3.083      ;
; -2.156 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]              ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.072     ; 3.083      ;
; -2.156 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]              ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; -0.072     ; 3.083      ;
; -2.154 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.250      ; 3.434      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_0_125hz:clk_0_125hz|clk_0_125hz'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.136 ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.330      ; 3.697      ;
; 0.217 ; lfsr:lfsr|data_out[3]~41                                                                                                                           ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.283      ; 1.201      ;
; 0.235 ; lfsr:lfsr|data_out[4]~53                                                                                                                           ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.417      ; 1.353      ;
; 0.251 ; lfsr:lfsr|data_out[2]~1                                                                                                                            ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.283      ; 1.235      ;
; 0.285 ; lfsr:lfsr|data_out[12]~57                                                                                                                          ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.109      ; 1.095      ;
; 0.288 ; lfsr:lfsr|data_out[1]~13                                                                                                                           ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.284      ; 1.273      ;
; 0.302 ; lfsr:lfsr|data_out[24]~37                                                                                                                          ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.110      ; 1.113      ;
; 0.303 ; lfsr:lfsr|data_out[11]~45                                                                                                                          ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.111      ; 1.115      ;
; 0.305 ; lfsr:lfsr|data_out[9]~17                                                                                                                           ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.121      ; 1.127      ;
; 0.325 ; lfsr:lfsr|data_out[20]~61                                                                                                                          ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.061      ; 1.087      ;
; 0.325 ; lfsr:lfsr|data_out[25]~25                                                                                                                          ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.062      ; 1.088      ;
; 0.330 ; lfsr:lfsr|data_out[18]~9                                                                                                                           ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.117      ; 1.148      ;
; 0.333 ; lfsr:lfsr|data_out[19]~49                                                                                                                          ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.185      ; 1.219      ;
; 0.339 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.087      ; 0.597      ;
; 0.346 ; lfsr:lfsr|data_out[16]~33                                                                                                                          ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.179      ; 1.226      ;
; 0.354 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.072      ; 0.597      ;
; 0.356 ; lfsr:lfsr|q[15]                                                                                                                                    ; lfsr:lfsr|q[15]                                                                                                                                    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.070      ; 0.597      ;
; 0.383 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.070      ; 0.624      ;
; 0.394 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.388      ; 0.983      ;
; 0.397 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.388      ; 0.986      ;
; 0.401 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.388      ; 0.990      ;
; 0.404 ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.336      ; 3.971      ;
; 0.408 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.070      ; 0.649      ;
; 0.413 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.382      ; 0.996      ;
; 0.416 ; lfsr:lfsr|q[12]                                                                                                                                    ; lfsr:lfsr|q[11]                                                                                                                                    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.070      ; 0.657      ;
; 0.420 ; lfsr:lfsr|q[2]                                                                                                                                     ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.071      ; 0.662      ;
; 0.435 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.388      ; 1.024      ;
; 0.439 ; lfsr:lfsr|q[2]                                                                                                                                     ; lfsr:lfsr|q[1]                                                                                                                                     ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.071      ; 0.681      ;
; 0.440 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.464      ; 1.075      ;
; 0.443 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.382      ; 1.026      ;
; 0.446 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.388      ; 1.035      ;
; 0.456 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.464      ; 1.091      ;
; 0.457 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.464      ; 1.092      ;
; 0.495 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.070      ; 0.736      ;
; 0.527 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.070      ; 0.768      ;
; 0.527 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.070      ; 0.768      ;
; 0.539 ; lfsr:lfsr|data_out[8]~29                                                                                                                           ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.186      ; 1.426      ;
; 0.541 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.464      ; 1.176      ;
; 0.551 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[1] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.070      ; 0.792      ;
; 0.557 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.072      ; 0.800      ;
; 0.557 ; lfsr:lfsr|data_out[10]~5                                                                                                                           ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.083      ; 1.341      ;
; 0.564 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.464      ; 1.199      ;
; 0.565 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.464      ; 1.200      ;
; 0.565 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.464      ; 1.200      ;
; 0.573 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.072      ; 0.816      ;
; 0.580 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.464      ; 1.215      ;
; 0.581 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.464      ; 1.216      ;
; 0.586 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.070      ; 0.827      ;
; 0.596 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.087      ; 0.854      ;
; 0.601 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.087      ; 0.859      ;
; 0.610 ; lfsr:lfsr|q[0]                                                                                                                                     ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.071      ; 0.852      ;
; 0.615 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.087      ; 0.873      ;
; 0.626 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.072      ; 0.869      ;
; 0.627 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.072      ; 0.870      ;
; 0.633 ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.330      ; 3.694      ;
; 0.636 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.072      ; 0.879      ;
; 0.644 ; lfsr:lfsr|data_out[17]~21                                                                                                                          ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.145      ; 1.490      ;
; 0.645 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.479      ; 1.295      ;
; 0.649 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.388      ; 1.238      ;
; 0.656 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.390      ; 1.247      ;
; 0.661 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.382      ; 1.244      ;
; 0.663 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.390      ; 1.254      ;
; 0.677 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.070      ; 0.918      ;
; 0.684 ; lfsr:lfsr|q[15]                                                                                                                                    ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.070      ; 0.925      ;
; 0.696 ; lfsr:lfsr|q[14]                                                                                                                                    ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.071      ; 0.938      ;
; 0.696 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.382      ; 1.279      ;
; 0.699 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.384      ; 1.284      ;
; 0.707 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.382      ; 1.290      ;
; 0.718 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.382      ; 1.301      ;
; 0.724 ; lfsr:lfsr|q[11]                                                                                                                                    ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.070      ; 0.965      ;
; 0.738 ; lfsr:lfsr|q[1]                                                                                                                                     ; lfsr:lfsr|q[0]                                                                                                                                     ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.071      ; 0.980      ;
; 0.748 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[7] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.072      ; 0.991      ;
; 0.749 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[3] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.072      ; 0.992      ;
; 0.752 ; lfsr:lfsr|q[6]                                                                                                                                     ; lfsr:lfsr|q[5]                                                                                                                                     ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.071      ; 0.994      ;
; 0.759 ; lfsr:lfsr|q[3]                                                                                                                                     ; lfsr:lfsr|q[2]                                                                                                                                     ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.069      ; 0.999      ;
; 0.765 ; lfsr:lfsr|q[7]                                                                                                                                     ; lfsr:lfsr|q[6]                                                                                                                                     ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.069      ; 1.005      ;
; 0.766 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.087      ; 1.024      ;
; 0.766 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.087      ; 1.024      ;
; 0.770 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.464      ; 1.405      ;
; 0.771 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.464      ; 1.406      ;
; 0.782 ; lfsr:lfsr|q[7]                                                                                                                                     ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.071      ; 1.024      ;
; 0.786 ; lfsr:lfsr|q[11]                                                                                                                                    ; lfsr:lfsr|q[10]                                                                                                                                    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.070      ; 1.027      ;
; 0.802 ; lfsr:lfsr|q[8]                                                                                                                                     ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.071      ; 1.044      ;
; 0.810 ; lfsr:lfsr|q[8]                                                                                                                                     ; lfsr:lfsr|q[7]                                                                                                                                     ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.071      ; 1.052      ;
; 0.821 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.479      ; 1.471      ;
; 0.831 ; lfsr:lfsr|q[13]                                                                                                                                    ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.070      ; 1.072      ;
; 0.834 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9]                                          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.085      ; 1.090      ;
; 0.841 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.057      ; 1.069      ;
; 0.858 ; lfsr:lfsr|q[1]                                                                                                                                     ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.071      ; 1.100      ;
; 0.878 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.464      ; 1.513      ;
; 0.879 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.464      ; 1.514      ;
; 0.894 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.464      ; 1.529      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50'                                                                                                                                                    ;
+-------+-----------------------------------------+-----------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.352 ; baudrate:uart_baud|tx_acc[8]            ; baudrate:uart_baud|tx_acc[8]            ; clk_50                              ; clk_50      ; 0.000        ; 0.085      ; 0.608      ;
; 0.356 ; transmitter:uart_Tx|state.TX_STATE_DATA ; transmitter:uart_Tx|state.TX_STATE_DATA ; clk_50                              ; clk_50      ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; transmitter:uart_Tx|bit_pos[2]          ; transmitter:uart_Tx|bit_pos[2]          ; clk_50                              ; clk_50      ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; transmitter:uart_Tx|bit_pos[0]          ; transmitter:uart_Tx|bit_pos[0]          ; clk_50                              ; clk_50      ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; transmitter:uart_Tx|bit_pos[1]          ; transmitter:uart_Tx|bit_pos[1]          ; clk_50                              ; clk_50      ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; transmitter:uart_Tx|state.TX_STATE_STOP ; transmitter:uart_Tx|state.TX_STATE_STOP ; clk_50                              ; clk_50      ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; transmitter:uart_Tx|state.TX_STATE_IDLE ; transmitter:uart_Tx|state.TX_STATE_IDLE ; clk_50                              ; clk_50      ; 0.000        ; 0.070      ; 0.597      ;
; 0.386 ; clk_400hz:clk_400hz|counter[25]         ; clk_400hz:clk_400hz|counter[25]         ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 0.629      ;
; 0.401 ; clk_0_125hz:clk_0_125hz|counter[26]     ; clk_0_125hz:clk_0_125hz|counter[26]     ; clk_50                              ; clk_50      ; 0.000        ; 0.071      ; 0.643      ;
; 0.586 ; clk_400hz:clk_400hz|counter[19]         ; clk_400hz:clk_400hz|counter[19]         ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 0.829      ;
; 0.588 ; clk_0_125hz:clk_0_125hz|counter[12]     ; clk_0_125hz:clk_0_125hz|counter[12]     ; clk_50                              ; clk_50      ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; clk_400hz:clk_400hz|counter[24]         ; clk_400hz:clk_400hz|counter[24]         ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; clk_400hz:clk_400hz|counter[18]         ; clk_400hz:clk_400hz|counter[18]         ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 0.831      ;
; 0.589 ; clk_400hz:clk_400hz|counter[17]         ; clk_400hz:clk_400hz|counter[17]         ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 0.832      ;
; 0.599 ; clk_400hz:clk_400hz|counter[3]          ; clk_400hz:clk_400hz|counter[3]          ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; clk_0_125hz:clk_0_125hz|counter[4]      ; clk_0_125hz:clk_0_125hz|counter[4]      ; clk_50                              ; clk_50      ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; clk_0_125hz:clk_0_125hz|counter[3]      ; clk_0_125hz:clk_0_125hz|counter[3]      ; clk_50                              ; clk_50      ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; clk_400hz:clk_400hz|counter[16]         ; clk_400hz:clk_400hz|counter[16]         ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; clk_400hz:clk_400hz|counter[8]          ; clk_400hz:clk_400hz|counter[8]          ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; baudrate:uart_baud|tx_acc[3]            ; baudrate:uart_baud|tx_acc[3]            ; clk_50                              ; clk_50      ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; clk_0_125hz:clk_0_125hz|counter[17]     ; clk_0_125hz:clk_0_125hz|counter[17]     ; clk_50                              ; clk_50      ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; clk_0_125hz:clk_0_125hz|counter[9]      ; clk_0_125hz:clk_0_125hz|counter[9]      ; clk_50                              ; clk_50      ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; clk_400hz:clk_400hz|counter[11]         ; clk_400hz:clk_400hz|counter[11]         ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; baudrate:uart_baud|tx_acc[2]            ; baudrate:uart_baud|tx_acc[2]            ; clk_50                              ; clk_50      ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; clk_0_125hz:clk_0_125hz|counter[14]     ; clk_0_125hz:clk_0_125hz|counter[14]     ; clk_50                              ; clk_50      ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; clk_400hz:clk_400hz|counter[9]          ; clk_400hz:clk_400hz|counter[9]          ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; clk_400hz:clk_400hz|counter[7]          ; clk_400hz:clk_400hz|counter[7]          ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; clk_0_125hz:clk_0_125hz|counter[18]     ; clk_0_125hz:clk_0_125hz|counter[18]     ; clk_50                              ; clk_50      ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; clk_0_125hz:clk_0_125hz|counter[8]      ; clk_0_125hz:clk_0_125hz|counter[8]      ; clk_50                              ; clk_50      ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; clk_0_125hz:clk_0_125hz|counter[6]      ; clk_0_125hz:clk_0_125hz|counter[6]      ; clk_50                              ; clk_50      ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; clk_0_125hz:clk_0_125hz|counter[2]      ; clk_0_125hz:clk_0_125hz|counter[2]      ; clk_50                              ; clk_50      ; 0.000        ; 0.071      ; 0.845      ;
; 0.604 ; clk_0_125hz:clk_0_125hz|counter[22]     ; clk_0_125hz:clk_0_125hz|counter[22]     ; clk_50                              ; clk_50      ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; clk_400hz:clk_400hz|counter[23]         ; clk_400hz:clk_400hz|counter[23]         ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; clk_400hz:clk_400hz|counter[21]         ; clk_400hz:clk_400hz|counter[21]         ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; clk_400hz:clk_400hz|counter[6]          ; clk_400hz:clk_400hz|counter[6]          ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; clk_400hz:clk_400hz|counter[4]          ; clk_400hz:clk_400hz|counter[4]          ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; clk_400hz:clk_400hz|counter[20]         ; clk_400hz:clk_400hz|counter[20]         ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 0.848      ;
; 0.606 ; clk_400hz:clk_400hz|counter[22]         ; clk_400hz:clk_400hz|counter[22]         ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 0.849      ;
; 0.607 ; baudrate:uart_baud|tx_acc[6]            ; baudrate:uart_baud|tx_acc[6]            ; clk_50                              ; clk_50      ; 0.000        ; 0.070      ; 0.848      ;
; 0.611 ; clk_400hz:clk_400hz|clk_400hz           ; clk_400hz:clk_400hz|clk_400hz           ; clk_400hz:clk_400hz|clk_400hz       ; clk_50      ; 0.000        ; 2.788      ; 3.813      ;
; 0.620 ; clk_400hz:clk_400hz|counter[1]          ; clk_400hz:clk_400hz|counter[1]          ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 0.863      ;
; 0.637 ; clk_400hz:clk_400hz|counter[0]          ; clk_400hz:clk_400hz|counter[0]          ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 0.880      ;
; 0.644 ; transmitter:uart_Tx|state.TX_STATE_STOP ; transmitter:uart_Tx|state.TX_STATE_IDLE ; clk_50                              ; clk_50      ; 0.000        ; 0.070      ; 0.885      ;
; 0.657 ; transmitter:uart_Tx|state.TX_STATE_DATA ; transmitter:uart_Tx|bit_pos[2]          ; clk_50                              ; clk_50      ; 0.000        ; 0.070      ; 0.898      ;
; 0.665 ; transmitter:uart_Tx|bit_pos[0]          ; transmitter:uart_Tx|bit_pos[1]          ; clk_50                              ; clk_50      ; 0.000        ; 0.070      ; 0.906      ;
; 0.716 ; clk_0_125hz:clk_0_125hz|clk_0_125hz     ; clk_0_125hz:clk_0_125hz|clk_0_125hz     ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50      ; 0.000        ; 2.790      ; 3.920      ;
; 0.851 ; transmitter:uart_Tx|state.TX_STATE_IDLE ; transmitter:uart_Tx|Tx                  ; clk_50                              ; clk_50      ; 0.000        ; 0.070      ; 1.092      ;
; 0.872 ; clk_400hz:clk_400hz|counter[19]         ; clk_400hz:clk_400hz|counter[20]         ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 1.115      ;
; 0.876 ; clk_400hz:clk_400hz|counter[24]         ; clk_400hz:clk_400hz|counter[25]         ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 1.119      ;
; 0.876 ; clk_400hz:clk_400hz|counter[17]         ; clk_400hz:clk_400hz|counter[18]         ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 1.119      ;
; 0.876 ; clk_400hz:clk_400hz|counter[18]         ; clk_400hz:clk_400hz|counter[19]         ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 1.119      ;
; 0.885 ; clk_400hz:clk_400hz|counter[3]          ; clk_400hz:clk_400hz|counter[4]          ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 1.128      ;
; 0.887 ; clk_400hz:clk_400hz|counter[18]         ; clk_400hz:clk_400hz|counter[20]         ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 1.130      ;
; 0.888 ; clk_400hz:clk_400hz|counter[16]         ; clk_400hz:clk_400hz|counter[17]         ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; clk_0_125hz:clk_0_125hz|counter[3]      ; clk_0_125hz:clk_0_125hz|counter[4]      ; clk_50                              ; clk_50      ; 0.000        ; 0.071      ; 1.130      ;
; 0.888 ; clk_400hz:clk_400hz|counter[8]          ; clk_400hz:clk_400hz|counter[9]          ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; clk_400hz:clk_400hz|counter[7]          ; clk_400hz:clk_400hz|counter[8]          ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; clk_0_125hz:clk_0_125hz|counter[17]     ; clk_0_125hz:clk_0_125hz|counter[18]     ; clk_50                              ; clk_50      ; 0.000        ; 0.071      ; 1.131      ;
; 0.890 ; baudrate:uart_baud|tx_acc[2]            ; baudrate:uart_baud|tx_acc[3]            ; clk_50                              ; clk_50      ; 0.000        ; 0.070      ; 1.131      ;
; 0.890 ; clk_0_125hz:clk_0_125hz|counter[2]      ; clk_0_125hz:clk_0_125hz|counter[3]      ; clk_50                              ; clk_50      ; 0.000        ; 0.071      ; 1.132      ;
; 0.890 ; clk_0_125hz:clk_0_125hz|counter[8]      ; clk_0_125hz:clk_0_125hz|counter[9]      ; clk_50                              ; clk_50      ; 0.000        ; 0.071      ; 1.132      ;
; 0.890 ; clk_400hz:clk_400hz|counter[5]          ; clk_400hz:clk_400hz|counter[6]          ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 1.133      ;
; 0.891 ; clk_400hz:clk_400hz|counter[23]         ; clk_400hz:clk_400hz|counter[24]         ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; clk_400hz:clk_400hz|counter[21]         ; clk_400hz:clk_400hz|counter[22]         ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 1.134      ;
; 0.892 ; clk_400hz:clk_400hz|counter[2]          ; clk_400hz:clk_400hz|counter[3]          ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 1.135      ;
; 0.892 ; clk_400hz:clk_400hz|counter[6]          ; clk_400hz:clk_400hz|counter[7]          ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 1.135      ;
; 0.893 ; clk_400hz:clk_400hz|counter[20]         ; clk_400hz:clk_400hz|counter[21]         ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 1.136      ;
; 0.894 ; clk_0_125hz:clk_0_125hz|counter[21]     ; clk_0_125hz:clk_0_125hz|counter[22]     ; clk_50                              ; clk_50      ; 0.000        ; 0.071      ; 1.136      ;
; 0.894 ; clk_400hz:clk_400hz|counter[22]         ; clk_400hz:clk_400hz|counter[23]         ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 1.137      ;
; 0.895 ; clk_400hz:clk_400hz|counter[10]         ; clk_400hz:clk_400hz|counter[11]         ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 1.138      ;
; 0.896 ; clk_0_125hz:clk_0_125hz|counter[11]     ; clk_0_125hz:clk_0_125hz|counter[12]     ; clk_50                              ; clk_50      ; 0.000        ; 0.071      ; 1.138      ;
; 0.898 ; baudrate:uart_baud|tx_acc[1]            ; baudrate:uart_baud|tx_acc[2]            ; clk_50                              ; clk_50      ; 0.000        ; 0.070      ; 1.139      ;
; 0.898 ; baudrate:uart_baud|tx_acc[5]            ; baudrate:uart_baud|tx_acc[6]            ; clk_50                              ; clk_50      ; 0.000        ; 0.070      ; 1.139      ;
; 0.899 ; clk_400hz:clk_400hz|counter[16]         ; clk_400hz:clk_400hz|counter[18]         ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 1.142      ;
; 0.902 ; clk_400hz:clk_400hz|counter[14]         ; clk_400hz:clk_400hz|counter[16]         ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 1.145      ;
; 0.903 ; clk_400hz:clk_400hz|counter[2]          ; clk_400hz:clk_400hz|counter[4]          ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 1.146      ;
; 0.903 ; clk_400hz:clk_400hz|counter[6]          ; clk_400hz:clk_400hz|counter[8]          ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 1.146      ;
; 0.903 ; clk_400hz:clk_400hz|counter[4]          ; clk_400hz:clk_400hz|counter[6]          ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 1.146      ;
; 0.904 ; clk_400hz:clk_400hz|counter[20]         ; clk_400hz:clk_400hz|counter[22]         ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 1.147      ;
; 0.905 ; clk_400hz:clk_400hz|counter[22]         ; clk_400hz:clk_400hz|counter[24]         ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 1.148      ;
; 0.906 ; clk_400hz:clk_400hz|counter[0]          ; clk_400hz:clk_400hz|counter[1]          ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 1.149      ;
; 0.907 ; baudrate:uart_baud|tx_acc[0]            ; baudrate:uart_baud|tx_acc[2]            ; clk_50                              ; clk_50      ; 0.000        ; 0.070      ; 1.148      ;
; 0.912 ; baudrate:uart_baud|tx_acc[4]            ; baudrate:uart_baud|tx_acc[6]            ; clk_50                              ; clk_50      ; 0.000        ; 0.070      ; 1.153      ;
; 0.921 ; clk_0_125hz:clk_0_125hz|counter[23]     ; clk_0_125hz:clk_0_125hz|counter[23]     ; clk_50                              ; clk_50      ; 0.000        ; 0.071      ; 1.163      ;
; 0.924 ; clk_0_125hz:clk_0_125hz|counter[19]     ; clk_0_125hz:clk_0_125hz|counter[19]     ; clk_50                              ; clk_50      ; 0.000        ; 0.071      ; 1.166      ;
; 0.924 ; clk_400hz:clk_400hz|counter[2]          ; clk_400hz:clk_400hz|counter[2]          ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 1.167      ;
; 0.925 ; clk_400hz:clk_400hz|counter[5]          ; clk_400hz:clk_400hz|counter[5]          ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 1.168      ;
; 0.926 ; clk_400hz:clk_400hz|counter[14]         ; clk_400hz:clk_400hz|counter[14]         ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 1.169      ;
; 0.928 ; baudrate:uart_baud|tx_acc[7]            ; baudrate:uart_baud|tx_acc[7]            ; clk_50                              ; clk_50      ; 0.000        ; 0.070      ; 1.169      ;
; 0.932 ; baudrate:uart_baud|tx_acc[5]            ; baudrate:uart_baud|tx_acc[5]            ; clk_50                              ; clk_50      ; 0.000        ; 0.070      ; 1.173      ;
; 0.939 ; baudrate:uart_baud|tx_acc[7]            ; baudrate:uart_baud|tx_acc[8]            ; clk_50                              ; clk_50      ; 0.000        ; 0.464      ; 1.574      ;
; 0.948 ; transmitter:uart_Tx|Tx                  ; transmitter:uart_Tx|Tx                  ; clk_50                              ; clk_50      ; 0.000        ; 0.070      ; 1.189      ;
; 0.951 ; baudrate:uart_baud|tx_acc[6]            ; baudrate:uart_baud|tx_acc[8]            ; clk_50                              ; clk_50      ; 0.000        ; 0.464      ; 1.586      ;
; 0.959 ; clk_400hz:clk_400hz|clk_400hz           ; clk_400hz:clk_400hz|clk_400hz           ; clk_400hz:clk_400hz|clk_400hz       ; clk_50      ; -0.500       ; 2.788      ; 3.661      ;
; 0.971 ; clk_400hz:clk_400hz|counter[19]         ; clk_400hz:clk_400hz|counter[21]         ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 1.214      ;
; 0.975 ; clk_0_125hz:clk_0_125hz|counter[12]     ; clk_0_125hz:clk_0_125hz|counter[14]     ; clk_50                              ; clk_50      ; 0.000        ; 0.070      ; 1.216      ;
; 0.975 ; clk_400hz:clk_400hz|counter[17]         ; clk_400hz:clk_400hz|counter[19]         ; clk_50                              ; clk_50      ; 0.000        ; 0.072      ; 1.218      ;
; 0.980 ; transmitter:uart_Tx|state.TX_STATE_STOP ; transmitter:uart_Tx|Tx                  ; clk_50                              ; clk_50      ; 0.000        ; 0.070      ; 1.221      ;
; 0.981 ; transmitter:uart_Tx|bit_pos[1]          ; transmitter:uart_Tx|bit_pos[2]          ; clk_50                              ; clk_50      ; 0.000        ; 0.071      ; 1.223      ;
; 0.981 ; transmitter:uart_Tx|state.TX_STATE_IDLE ; transmitter:uart_Tx|state.TX_STATE_DATA ; clk_50                              ; clk_50      ; 0.000        ; 0.070      ; 1.222      ;
+-------+-----------------------------------------+-----------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_400hz:clk_400hz|clk_400hz'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.357 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 0.597      ;
; 0.400 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 0.640      ;
; 0.400 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 0.640      ;
; 0.402 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 0.642      ;
; 0.423 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 0.663      ;
; 0.458 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.340      ; 0.999      ;
; 0.482 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.338      ; 1.021      ;
; 0.486 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.334      ; 1.021      ;
; 0.530 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 0.770      ;
; 0.530 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 0.770      ;
; 0.537 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 0.777      ;
; 0.541 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.317      ; 1.059      ;
; 0.547 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 0.787      ;
; 0.586 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.067      ; 0.824      ;
; 0.605 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 0.845      ;
; 0.605 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 0.845      ;
; 0.607 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 0.847      ;
; 0.610 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 0.850      ;
; 0.617 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 0.857      ;
; 0.622 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 0.862      ;
; 0.645 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 0.885      ;
; 0.694 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.334      ; 1.229      ;
; 0.718 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.317      ; 1.236      ;
; 0.724 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 0.964      ;
; 0.728 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.336      ; 1.265      ;
; 0.735 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.323      ; 1.259      ;
; 0.739 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 0.981      ;
; 0.751 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.067      ; 0.989      ;
; 0.768 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.321      ; 1.290      ;
; 0.772 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.317      ; 1.290      ;
; 0.774 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.323      ; 1.298      ;
; 0.777 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.065      ; 1.013      ;
; 0.777 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.017      ;
; 0.781 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.063      ; 1.015      ;
; 0.808 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.075      ; 1.054      ;
; 0.809 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.075      ; 1.055      ;
; 0.814 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.053      ; 1.038      ;
; 0.829 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.317      ; 1.347      ;
; 0.844 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.084      ;
; 0.862 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.053      ; 1.086      ;
; 0.863 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.338      ; 1.402      ;
; 0.865 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.053      ; 1.089      ;
; 0.888 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.128      ;
; 0.890 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.334      ; 1.425      ;
; 0.893 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.063      ; 1.127      ;
; 0.905 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.334      ; 1.440      ;
; 0.908 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.148      ;
; 0.932 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.172      ;
; 0.940 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.340      ; 1.481      ;
; 0.940 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.317      ; 1.458      ;
; 0.942 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.323      ; 1.466      ;
; 0.965 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.334      ; 1.500      ;
; 0.967 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.063      ; 1.201      ;
; 0.967 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.207      ;
; 0.976 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.063      ; 1.210      ;
; 0.989 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.073      ; 1.233      ;
; 0.994 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.065      ; 1.230      ;
; 0.997 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.053      ; 1.221      ;
; 0.999 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.067      ; 1.237      ;
; 1.009 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.063      ; 1.243      ;
; 1.020 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.073      ; 1.264      ;
; 1.024 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.053      ; 1.248      ;
; 1.032 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.085      ; 1.288      ;
; 1.037 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.053      ; 1.261      ;
; 1.039 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.053      ; 1.263      ;
; 1.061 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.301      ;
; 1.080 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.340      ; 1.621      ;
; 1.169 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.321      ; 1.691      ;
; 1.250 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.319      ; 1.770      ;
; 1.301 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.541      ;
; 1.309 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.075      ; 1.555      ;
; 1.315 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.555      ;
; 1.316 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.556      ;
; 1.319 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.334      ; 1.854      ;
; 1.325 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.565      ;
; 1.343 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.583      ;
; 1.348 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.067      ; 1.586      ;
; 1.362 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.602      ;
; 1.364 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.065      ; 1.600      ;
; 1.454 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.075      ; 1.700      ;
; 1.455 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.075      ; 1.701      ;
; 1.500 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.067      ; 1.738      ;
; 1.540 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.067      ; 1.778      ;
; 1.585 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.063      ; 1.819      ;
; 1.592 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.067      ; 1.830      ;
; 1.634 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.874      ;
; 1.648 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.065      ; 1.884      ;
; 1.667 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.065      ; 1.903      ;
; 1.705 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.067      ; 1.943      ;
; 1.736 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 1.978      ;
; 1.738 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.978      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clr'                                                                                                                 ;
+-------+-----------------+---------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                   ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+---------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 1.917 ; lfsr:lfsr|q[13] ; lfsr:lfsr|data_out[20]~61 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -0.870     ; 0.577      ;
; 1.918 ; lfsr:lfsr|q[15] ; lfsr:lfsr|data_out[25]~25 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -0.871     ; 0.577      ;
; 1.940 ; lfsr:lfsr|q[6]  ; lfsr:lfsr|data_out[10]~5  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -0.892     ; 0.578      ;
; 1.959 ; lfsr:lfsr|q[11] ; lfsr:lfsr|data_out[18]~9  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -0.910     ; 0.579      ;
; 1.967 ; lfsr:lfsr|q[7]  ; lfsr:lfsr|data_out[11]~45 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -0.921     ; 0.576      ;
; 1.972 ; lfsr:lfsr|q[10] ; lfsr:lfsr|data_out[17]~21 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -0.926     ; 0.576      ;
; 1.978 ; lfsr:lfsr|q[5]  ; lfsr:lfsr|data_out[9]~17  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -0.931     ; 0.577      ;
; 1.984 ; lfsr:lfsr|q[8]  ; lfsr:lfsr|data_out[12]~57 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -0.919     ; 0.595      ;
; 1.986 ; lfsr:lfsr|q[14] ; lfsr:lfsr|data_out[24]~37 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -0.920     ; 0.596      ;
; 2.037 ; lfsr:lfsr|q[9]  ; lfsr:lfsr|data_out[16]~33 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -0.971     ; 0.596      ;
; 2.068 ; lfsr:lfsr|q[4]  ; lfsr:lfsr|data_out[8]~29  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -0.994     ; 0.604      ;
; 2.074 ; lfsr:lfsr|q[12] ; lfsr:lfsr|data_out[19]~49 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -0.994     ; 0.610      ;
; 2.156 ; lfsr:lfsr|q[0]  ; lfsr:lfsr|data_out[1]~13  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -1.101     ; 0.585      ;
; 2.185 ; lfsr:lfsr|q[1]  ; lfsr:lfsr|data_out[2]~1   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -1.100     ; 0.615      ;
; 2.185 ; lfsr:lfsr|q[2]  ; lfsr:lfsr|data_out[3]~41  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -1.100     ; 0.615      ;
; 2.309 ; lfsr:lfsr|q[3]  ; lfsr:lfsr|data_out[4]~53  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -1.235     ; 0.604      ;
+-------+-----------------+---------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_0_125hz:clk_0_125hz|clk_0_125hz'                                                                                ;
+--------+-----------+----------------------------------+--------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                          ; Launch Clock ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------+--------------+-------------------------------------+--------------+------------+------------+
; -0.200 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 2.874      ; 3.563      ;
; -0.200 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 2.874      ; 3.563      ;
; -0.200 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 2.874      ; 3.563      ;
; -0.200 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 2.874      ; 3.563      ;
; -0.175 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 2.874      ; 3.538      ;
; -0.175 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 2.874      ; 3.538      ;
; -0.175 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 2.874      ; 3.538      ;
; -0.175 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 2.874      ; 3.538      ;
; -0.046 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 2.877      ; 3.412      ;
; -0.046 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 2.877      ; 3.412      ;
; -0.046 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 2.877      ; 3.412      ;
; -0.046 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 2.877      ; 3.412      ;
; -0.046 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 2.877      ; 3.412      ;
; -0.046 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 2.877      ; 3.412      ;
; -0.026 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 2.879      ; 3.394      ;
; -0.026 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 2.879      ; 3.394      ;
; -0.014 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 2.877      ; 3.380      ;
; -0.014 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 2.877      ; 3.380      ;
; -0.014 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 2.877      ; 3.380      ;
; -0.014 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 2.877      ; 3.380      ;
; -0.014 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 2.877      ; 3.380      ;
; -0.014 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 2.877      ; 3.380      ;
; -0.014 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 2.877      ; 3.380      ;
; -0.014 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 2.877      ; 3.380      ;
; -0.014 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 2.877      ; 3.380      ;
; -0.014 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 2.877      ; 3.380      ;
; 0.016  ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 2.876      ; 3.349      ;
; 0.016  ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 2.876      ; 3.349      ;
; 0.016  ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 2.876      ; 3.349      ;
; 0.016  ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 2.876      ; 3.349      ;
; 0.016  ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 2.876      ; 3.349      ;
; 0.016  ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 2.876      ; 3.349      ;
; 0.224  ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 2.874      ; 3.639      ;
; 0.224  ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 2.874      ; 3.639      ;
; 0.224  ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 2.874      ; 3.639      ;
; 0.224  ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 2.874      ; 3.639      ;
; 0.250  ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 2.874      ; 3.613      ;
; 0.250  ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 2.874      ; 3.613      ;
; 0.250  ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 2.874      ; 3.613      ;
; 0.250  ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 2.874      ; 3.613      ;
; 0.408  ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 2.877      ; 3.458      ;
; 0.408  ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 2.877      ; 3.458      ;
; 0.408  ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 2.877      ; 3.458      ;
; 0.408  ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 2.877      ; 3.458      ;
; 0.408  ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 2.877      ; 3.458      ;
; 0.408  ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 2.877      ; 3.458      ;
; 0.430  ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 2.879      ; 3.438      ;
; 0.430  ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 2.879      ; 3.438      ;
; 0.445  ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 2.877      ; 3.421      ;
; 0.445  ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 2.877      ; 3.421      ;
; 0.445  ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 2.877      ; 3.421      ;
; 0.445  ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 2.877      ; 3.421      ;
; 0.445  ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 2.877      ; 3.421      ;
; 0.445  ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 2.877      ; 3.421      ;
; 0.445  ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 2.877      ; 3.421      ;
; 0.445  ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 2.877      ; 3.421      ;
; 0.445  ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 2.877      ; 3.421      ;
; 0.445  ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 2.877      ; 3.421      ;
; 0.473  ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 2.876      ; 3.392      ;
; 0.473  ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 2.876      ; 3.392      ;
; 0.473  ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 2.876      ; 3.392      ;
; 0.473  ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 2.876      ; 3.392      ;
; 0.473  ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 2.876      ; 3.392      ;
; 0.473  ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 2.876      ; 3.392      ;
+--------+-----------+----------------------------------+--------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_0_125hz:clk_0_125hz|clk_0_125hz'                                                                                ;
+-------+-----------+----------------------------------+--------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                          ; Launch Clock ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------+--------------+-------------------------------------+--------------+------------+------------+
; 0.056 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.014      ; 3.271      ;
; 0.056 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.014      ; 3.271      ;
; 0.056 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.014      ; 3.271      ;
; 0.056 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.014      ; 3.271      ;
; 0.056 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.014      ; 3.271      ;
; 0.056 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.014      ; 3.271      ;
; 0.084 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.014      ; 3.299      ;
; 0.084 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.014      ; 3.299      ;
; 0.084 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.014      ; 3.299      ;
; 0.084 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.014      ; 3.299      ;
; 0.084 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.014      ; 3.299      ;
; 0.084 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.014      ; 3.299      ;
; 0.084 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.014      ; 3.299      ;
; 0.084 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.014      ; 3.299      ;
; 0.084 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.014      ; 3.299      ;
; 0.084 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.014      ; 3.299      ;
; 0.098 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.017      ; 3.316      ;
; 0.098 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.017      ; 3.316      ;
; 0.118 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.015      ; 3.334      ;
; 0.118 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.015      ; 3.334      ;
; 0.118 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.015      ; 3.334      ;
; 0.118 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.015      ; 3.334      ;
; 0.118 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.015      ; 3.334      ;
; 0.118 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.015      ; 3.334      ;
; 0.271 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.011      ; 3.483      ;
; 0.271 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.011      ; 3.483      ;
; 0.271 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.011      ; 3.483      ;
; 0.271 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.011      ; 3.483      ;
; 0.295 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.012      ; 3.508      ;
; 0.295 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.012      ; 3.508      ;
; 0.295 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.012      ; 3.508      ;
; 0.295 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 3.012      ; 3.508      ;
; 0.515 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.014      ; 3.230      ;
; 0.515 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.014      ; 3.230      ;
; 0.515 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.014      ; 3.230      ;
; 0.515 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.014      ; 3.230      ;
; 0.515 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.014      ; 3.230      ;
; 0.515 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.014      ; 3.230      ;
; 0.545 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.014      ; 3.260      ;
; 0.545 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.014      ; 3.260      ;
; 0.545 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.014      ; 3.260      ;
; 0.545 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.014      ; 3.260      ;
; 0.545 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.014      ; 3.260      ;
; 0.545 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.014      ; 3.260      ;
; 0.545 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.014      ; 3.260      ;
; 0.545 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.014      ; 3.260      ;
; 0.545 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.014      ; 3.260      ;
; 0.545 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.014      ; 3.260      ;
; 0.555 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.017      ; 3.273      ;
; 0.555 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.017      ; 3.273      ;
; 0.575 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.015      ; 3.291      ;
; 0.575 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.015      ; 3.291      ;
; 0.575 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.015      ; 3.291      ;
; 0.575 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.015      ; 3.291      ;
; 0.575 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.015      ; 3.291      ;
; 0.575 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.015      ; 3.291      ;
; 0.699 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.011      ; 3.411      ;
; 0.699 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.011      ; 3.411      ;
; 0.699 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.011      ; 3.411      ;
; 0.699 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.011      ; 3.411      ;
; 0.722 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.012      ; 3.435      ;
; 0.722 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.012      ; 3.435      ;
; 0.722 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.012      ; 3.435      ;
; 0.722 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 3.012      ; 3.435      ;
+-------+-----------+----------------------------------+--------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50'                                                                        ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock  ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk_50 ; Rise       ; clk_50                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[10]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[11]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[12]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[13]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[14]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[15]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[16]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[17]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[18]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[19]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[20]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[21]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[22]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[23]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[24]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[25]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[26]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[2]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[3]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[4]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[5]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[6]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[7]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[8]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[9]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|clk_400hz            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[10]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[11]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[12]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[13]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[14]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[15]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[16]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[17]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[18]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[19]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[20]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[21]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[22]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[23]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[24]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[25]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[8]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[9]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|Tx                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz      ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[5]       ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|clk_400hz            ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[10]      ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[11]      ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[12]      ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[13]      ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[15]      ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[16]      ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[20]      ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[24]      ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[25]      ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[2]       ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[3]       ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[4]       ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[6]       ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[7]       ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[8]       ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[9]       ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[0]           ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[10]          ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clr'                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clr   ; Rise       ; clr                        ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; clr~input|o                ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[10]~5   ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[9]~17   ;
; 0.464  ; 0.464        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[10]~5|datac  ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[11]~45  ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[12]~57  ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[24]~37  ;
; 0.471  ; 0.471        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[18]~9   ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[4]~53|datab  ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[16]~33|dataa ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[17]~21|dataa ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[18]~9|dataa  ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[19]~49|dataa ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[8]~29|dataa  ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[1]~13|datac  ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[2]~1|datac   ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[3]~41|datac  ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[9]~17|datac  ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[20]~61  ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[25]~25  ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[11]~45|datac ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[12]~57|datac ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[24]~37|datac ;
; 0.485  ; 0.485        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[16]~33  ;
; 0.485  ; 0.485        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[2]~1    ;
; 0.485  ; 0.485        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[3]~41   ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[19]~49  ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[1]~13   ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[4]~53   ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[8]~29   ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[17]~21  ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[20]~61|datac ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[25]~25|datac ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[17]~21  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; clr~input|i                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; clr~input|i                ;
; 0.504  ; 0.504        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[20]~61|datac ;
; 0.504  ; 0.504        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[25]~25|datac ;
; 0.509  ; 0.509        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[1]~13   ;
; 0.510  ; 0.510        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[8]~29   ;
; 0.511  ; 0.511        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[19]~49  ;
; 0.511  ; 0.511        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[4]~53   ;
; 0.512  ; 0.512        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[2]~1    ;
; 0.512  ; 0.512        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[3]~41   ;
; 0.513  ; 0.513        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[16]~33  ;
; 0.517  ; 0.517        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[20]~61  ;
; 0.517  ; 0.517        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[25]~25  ;
; 0.517  ; 0.517        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[12]~57|datac ;
; 0.518  ; 0.518        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[11]~45|datac ;
; 0.518  ; 0.518        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[24]~37|datac ;
; 0.520  ; 0.520        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[9]~17|datac  ;
; 0.523  ; 0.523        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[18]~9   ;
; 0.523  ; 0.523        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[1]~13|datac  ;
; 0.523  ; 0.523        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[2]~1|datac   ;
; 0.523  ; 0.523        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[3]~41|datac  ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[19]~49|dataa ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[16]~33|dataa ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[17]~21|dataa ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[18]~9|dataa  ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[8]~29|dataa  ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[12]~57  ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[4]~53|datab  ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[24]~37  ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[11]~45  ;
; 0.532  ; 0.532        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[10]~5|datac  ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[9]~17   ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[10]~5   ;
; 0.584  ; 0.584        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; clr~input|o                ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_0_125hz:clk_0_125hz|clk_0_125hz'                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[0]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[10]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[11]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[12]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[13]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[14]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[15]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[1]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[2]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[3]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[4]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[5]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[6]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[7]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[8]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[9]                                                                                                                                     ;
; 0.202  ; 0.420        ; 0.218          ; High Pulse Width ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ;
; 0.202  ; 0.420        ; 0.218          ; High Pulse Width ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ;
; 0.202  ; 0.420        ; 0.218          ; High Pulse Width ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ;
; 0.208  ; 0.426        ; 0.218          ; High Pulse Width ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ;
; 0.208  ; 0.426        ; 0.218          ; High Pulse Width ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ;
; 0.208  ; 0.426        ; 0.218          ; High Pulse Width ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ;
; 0.208  ; 0.426        ; 0.218          ; High Pulse Width ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ;
; 0.208  ; 0.426        ; 0.218          ; High Pulse Width ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_400hz:clk_400hz|clk_400hz'                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ;
; 0.187  ; 0.405        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;
; 0.187  ; 0.405        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;
; 0.187  ; 0.405        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;
; 0.187  ; 0.405        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;
; 0.187  ; 0.405        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;
; 0.187  ; 0.405        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;
; 0.187  ; 0.405        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;
; 0.187  ; 0.405        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Wrreq     ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 3.501 ; 3.707 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; clr       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.112 ; 1.117 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; Rdreq     ; clk_400hz:clk_400hz|clk_400hz       ; 3.539 ; 3.671 ; Rise       ; clk_400hz:clk_400hz|clk_400hz       ;
; Wr_en     ; clk_50                              ; 3.114 ; 3.396 ; Rise       ; clk_50                              ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Wrreq     ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -1.408 ; -1.655 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; clr       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.166 ; -0.163 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; Rdreq     ; clk_400hz:clk_400hz|clk_400hz       ; -1.216 ; -1.461 ; Rise       ; clk_400hz:clk_400hz|clk_400hz       ;
; Wr_en     ; clk_50                              ; -1.699 ; -1.965 ; Rise       ; clk_50                              ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                 ;
+------------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Data Port  ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                     ;
+------------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Fifo_full  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 10.528 ; 10.528 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; out1[*]    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 12.456 ; 12.396 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[0]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 11.557 ; 11.575 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[1]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 12.456 ; 12.396 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[2]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 12.118 ; 11.906 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[3]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 10.252 ; 10.167 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[4]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 10.198 ; 10.277 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[5]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 12.399 ; 12.318 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[6]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 10.924 ; 11.023 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; out2[*]    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 9.617  ; 9.579  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[0]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.943  ; 8.778  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[1]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.257  ; 8.152  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[2]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.390  ; 8.275  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[3]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.601  ; 8.499  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[4]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.162  ; 8.012  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[5]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 9.617  ; 9.467  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[6]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 9.465  ; 9.579  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; out3[*]    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.325  ; 8.233  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[0]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 7.985  ; 7.822  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[1]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.029  ; 7.902  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[2]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.260  ; 8.191  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[3]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.087  ; 7.958  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[4]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.325  ; 8.162  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[5]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.263  ; 8.141  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[6]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.076  ; 8.233  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; out4[*]    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 9.796  ; 9.765  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[0]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.376  ; 8.203  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[1]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.293  ; 8.162  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[2]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 9.796  ; 9.765  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[3]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.228  ; 8.065  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[4]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.740  ; 8.503  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[5]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 7.995  ; 7.860  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[6]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.504  ; 8.680  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; Fifo_empty ; clk_400hz:clk_400hz|clk_400hz       ; 12.504 ; 12.747 ; Rise       ; clk_400hz:clk_400hz|clk_400hz       ;
; Tx         ; clk_50                              ; 10.373 ; 10.312 ; Rise       ; clk_50                              ;
; Tx_busy    ; clk_50                              ; 7.274  ; 7.185  ; Rise       ; clk_50                              ;
+------------+-------------------------------------+--------+--------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                         ;
+------------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Data Port  ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                     ;
+------------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Fifo_full  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.708  ; 8.748  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; out1[*]    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 9.431  ; 9.301  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[0]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 10.721 ; 10.656 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[1]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 11.616 ; 11.518 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[2]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 11.234 ; 11.124 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[3]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 9.431  ; 9.301  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[4]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 9.515  ; 9.503  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[5]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 11.540 ; 11.445 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[6]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 10.055 ; 10.159 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; out2[*]    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 7.175  ; 7.056  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[0]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 7.900  ; 7.737  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[1]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 7.253  ; 7.125  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[2]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 7.415  ; 7.244  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[3]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 7.563  ; 7.431  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[4]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 7.175  ; 7.056  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[5]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.594  ; 8.495  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[6]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.467  ; 8.557  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; out3[*]    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 6.715  ; 6.596  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[0]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 7.069  ; 6.930  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[1]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 6.715  ; 6.596  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[2]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 7.148  ; 7.031  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[3]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 7.147  ; 7.063  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[4]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 7.204  ; 7.067  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[5]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 7.170  ; 7.042  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[6]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 7.182  ; 7.358  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; out4[*]    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 7.404  ; 7.354  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[0]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 7.653  ; 7.506  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[1]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 7.547  ; 7.489  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[2]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 9.251  ; 9.167  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[3]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 7.482  ; 7.376  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[4]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.118  ; 7.984  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[5]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 7.404  ; 7.354  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[6]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 7.905  ; 8.059  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; Fifo_empty ; clk_400hz:clk_400hz|clk_400hz       ; 10.852 ; 11.111 ; Rise       ; clk_400hz:clk_400hz|clk_400hz       ;
; Tx         ; clk_50                              ; 10.030 ; 9.970  ; Rise       ; clk_50                              ;
; Tx_busy    ; clk_50                              ; 7.007  ; 6.920  ; Rise       ; clk_50                              ;
+------------+-------------------------------------+--------+--------+------------+-------------------------------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                               ; Synchronization Node                                                                                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ; Not Calculated       ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.306         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ;                ;              ;                  ; -1.182       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[8] ;                ;              ;                  ; -2.124       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.093         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ;                ;              ;                  ; -0.968       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[5] ;                ;              ;                  ; -2.125       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.946         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;                ;              ;                  ; -0.257       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ;                ;              ;                  ; -2.689       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.934         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ;                ;              ;                  ; -0.500       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ;                ;              ;                  ; -2.434       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.855         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ;                ;              ;                  ; -0.605       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ;                ;              ;                  ; -2.250       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.607         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;                ;              ;                  ; -0.393       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ;                ;              ;                  ; -2.214       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.604         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;                ;              ;                  ; -0.389       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ;                ;              ;                  ; -2.215       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.547         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;                ;              ;                  ; -0.248       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ;                ;              ;                  ; -2.299       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.474         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;                ;              ;                  ; -0.198       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ;                ;              ;                  ; -2.276       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.452         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;                ;              ;                  ; -0.389       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ;                ;              ;                  ; -2.063       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.357         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ;                ;              ;                  ; 0.084        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ;                ;              ;                  ; -2.441       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.340         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;                ;              ;                  ; -0.394       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ;                ;              ;                  ; -1.946       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.288         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;                ;              ;                  ; 0.219        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ;                ;              ;                  ; -2.507       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.220         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ;                ;              ;                  ; 0.061        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ;                ;              ;                  ; -2.281       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.173         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;                ;              ;                  ; -0.353       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ;                ;              ;                  ; -1.820       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.124         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ;                ;              ;                  ; -0.057       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ;                ;              ;                  ; -2.067       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.107         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;                ;              ;                  ; 0.219        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ;                ;              ;                  ; -2.326       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.085         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ;                ;              ;                  ; -0.109       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[7] ;                ;              ;                  ; -1.976       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.970         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ;                ;              ;                  ; -0.113       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[3] ;                ;              ;                  ; -1.857       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.898         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ;                ;              ;                  ; 0.044        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[1] ;                ;              ;                  ; -1.942       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+--------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                           ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clk_50                              ; -1.445 ; -30.165       ;
; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -1.043 ; -21.884       ;
; clk_400hz:clk_400hz|clk_400hz       ; -0.987 ; -28.938       ;
; clr                                 ; -0.955 ; -11.976       ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                            ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.083 ; -0.083        ;
; clk_50                              ; 0.070  ; 0.000         ;
; clk_400hz:clk_400hz|clk_400hz       ; 0.184  ; 0.000         ;
; clr                                 ; 0.947  ; 0.000         ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                        ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.289 ; -6.700        ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                         ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.120 ; -2.818        ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary             ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clk_50                              ; -3.000 ; -86.090       ;
; clr                                 ; -3.000 ; -3.000        ;
; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -1.000 ; -92.000       ;
; clk_400hz:clk_400hz|clk_400hz       ; -1.000 ; -56.000       ;
+-------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50'                                                                                                                     ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.445 ; clk_400hz:clk_400hz|counter[5]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.037     ; 2.395      ;
; -1.417 ; clk_400hz:clk_400hz|counter[8]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.037     ; 2.367      ;
; -1.415 ; clk_400hz:clk_400hz|counter[18]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.036     ; 2.366      ;
; -1.415 ; clk_400hz:clk_400hz|counter[17]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.036     ; 2.366      ;
; -1.407 ; clk_400hz:clk_400hz|counter[16]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.036     ; 2.358      ;
; -1.379 ; clk_400hz:clk_400hz|counter[6]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.037     ; 2.329      ;
; -1.374 ; clk_0_125hz:clk_0_125hz|counter[11] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 2.322      ;
; -1.374 ; clk_400hz:clk_400hz|counter[10]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.037     ; 2.324      ;
; -1.373 ; clk_400hz:clk_400hz|counter[1]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.037     ; 2.323      ;
; -1.362 ; clk_400hz:clk_400hz|counter[7]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.037     ; 2.312      ;
; -1.359 ; clk_400hz:clk_400hz|counter[2]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.037     ; 2.309      ;
; -1.358 ; clk_400hz:clk_400hz|counter[3]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.037     ; 2.308      ;
; -1.331 ; clk_400hz:clk_400hz|counter[14]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.036     ; 2.282      ;
; -1.329 ; clk_400hz:clk_400hz|counter[4]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.037     ; 2.279      ;
; -1.324 ; clk_400hz:clk_400hz|counter[0]      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 2.273      ;
; -1.319 ; clk_400hz:clk_400hz|counter[9]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.037     ; 2.269      ;
; -1.284 ; clk_400hz:clk_400hz|counter[0]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.037     ; 2.234      ;
; -1.273 ; clk_0_125hz:clk_0_125hz|counter[2]  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 2.221      ;
; -1.271 ; clk_400hz:clk_400hz|counter[19]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.036     ; 2.222      ;
; -1.270 ; clk_0_125hz:clk_0_125hz|counter[4]  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 2.218      ;
; -1.252 ; clk_0_125hz:clk_0_125hz|counter[12] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 2.200      ;
; -1.252 ; clk_400hz:clk_400hz|counter[1]      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 2.201      ;
; -1.235 ; clk_0_125hz:clk_0_125hz|counter[10] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 2.183      ;
; -1.221 ; clk_400hz:clk_400hz|counter[22]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.036     ; 2.172      ;
; -1.206 ; clk_400hz:clk_400hz|counter[24]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.036     ; 2.157      ;
; -1.206 ; clk_400hz:clk_400hz|counter[23]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.036     ; 2.157      ;
; -1.200 ; clk_0_125hz:clk_0_125hz|counter[8]  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 2.148      ;
; -1.190 ; clk_400hz:clk_400hz|counter[12]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.036     ; 2.141      ;
; -1.190 ; clk_0_125hz:clk_0_125hz|counter[13] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 2.139      ;
; -1.188 ; clk_400hz:clk_400hz|counter[13]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.036     ; 2.139      ;
; -1.166 ; clk_400hz:clk_400hz|counter[11]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.037     ; 2.116      ;
; -1.163 ; clk_400hz:clk_400hz|counter[21]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.036     ; 2.114      ;
; -1.156 ; clk_0_125hz:clk_0_125hz|counter[9]  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 2.104      ;
; -1.149 ; clk_0_125hz:clk_0_125hz|counter[6]  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 2.097      ;
; -1.148 ; clk_400hz:clk_400hz|counter[25]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.036     ; 2.099      ;
; -1.147 ; clk_0_125hz:clk_0_125hz|counter[5]  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 2.094      ;
; -1.141 ; clk_0_125hz:clk_0_125hz|counter[3]  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 2.089      ;
; -1.131 ; clk_400hz:clk_400hz|counter[20]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.036     ; 2.082      ;
; -1.129 ; clk_400hz:clk_400hz|counter[15]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.036     ; 2.080      ;
; -1.124 ; clk_0_125hz:clk_0_125hz|counter[14] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 2.073      ;
; -1.113 ; clk_0_125hz:clk_0_125hz|counter[15] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 2.062      ;
; -1.068 ; clk_0_125hz:clk_0_125hz|counter[21] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 2.017      ;
; -1.060 ; clk_0_125hz:clk_0_125hz|counter[7]  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 2.009      ;
; -0.966 ; clk_0_125hz:clk_0_125hz|counter[22] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 1.915      ;
; -0.958 ; clk_0_125hz:clk_0_125hz|counter[26] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 1.907      ;
; -0.945 ; clk_0_125hz:clk_0_125hz|counter[19] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 1.894      ;
; -0.942 ; clk_0_125hz:clk_0_125hz|counter[24] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 1.891      ;
; -0.926 ; clk_400hz:clk_400hz|counter[0]      ; clk_0_125hz:clk_0_125hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.872      ;
; -0.924 ; clk_400hz:clk_400hz|counter[1]      ; clk_0_125hz:clk_0_125hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.870      ;
; -0.906 ; clk_400hz:clk_400hz|counter[0]      ; clk_0_125hz:clk_0_125hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.852      ;
; -0.903 ; clk_0_125hz:clk_0_125hz|counter[20] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 1.852      ;
; -0.903 ; clk_400hz:clk_400hz|counter[1]      ; clk_0_125hz:clk_0_125hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.849      ;
; -0.885 ; clk_0_125hz:clk_0_125hz|counter[2]  ; clk_0_125hz:clk_0_125hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.830      ;
; -0.884 ; clk_0_125hz:clk_0_125hz|counter[7]  ; clk_0_125hz:clk_0_125hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.830      ;
; -0.883 ; clk_0_125hz:clk_0_125hz|counter[18] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 1.832      ;
; -0.862 ; clk_0_125hz:clk_0_125hz|counter[25] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 1.811      ;
; -0.856 ; clk_0_125hz:clk_0_125hz|counter[23] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 1.805      ;
; -0.852 ; clk_400hz:clk_400hz|counter[5]      ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.796      ;
; -0.844 ; clk_0_125hz:clk_0_125hz|counter[16] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 1.793      ;
; -0.838 ; clk_0_125hz:clk_0_125hz|counter[7]  ; clk_0_125hz:clk_0_125hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.784      ;
; -0.835 ; clk_0_125hz:clk_0_125hz|counter[2]  ; clk_0_125hz:clk_0_125hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.780      ;
; -0.824 ; clk_400hz:clk_400hz|counter[8]      ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.768      ;
; -0.822 ; clk_400hz:clk_400hz|counter[18]     ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.767      ;
; -0.822 ; clk_400hz:clk_400hz|counter[17]     ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.767      ;
; -0.817 ; clk_0_125hz:clk_0_125hz|counter[17] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 1.766      ;
; -0.814 ; clk_400hz:clk_400hz|counter[16]     ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.759      ;
; -0.813 ; clk_0_125hz:clk_0_125hz|counter[4]  ; clk_0_125hz:clk_0_125hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.758      ;
; -0.808 ; clk_0_125hz:clk_0_125hz|counter[11] ; clk_0_125hz:clk_0_125hz|counter[11] ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.754      ;
; -0.807 ; clk_0_125hz:clk_0_125hz|counter[11] ; clk_0_125hz:clk_0_125hz|counter[10] ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.753      ;
; -0.806 ; clk_400hz:clk_400hz|counter[1]      ; clk_400hz:clk_400hz|counter[15]     ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.751      ;
; -0.804 ; clk_0_125hz:clk_0_125hz|counter[11] ; clk_0_125hz:clk_0_125hz|counter[21] ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.748      ;
; -0.797 ; clk_0_125hz:clk_0_125hz|counter[5]  ; clk_0_125hz:clk_0_125hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.741      ;
; -0.793 ; clk_400hz:clk_400hz|counter[0]      ; clk_400hz:clk_400hz|counter[15]     ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.738      ;
; -0.789 ; clk_400hz:clk_400hz|counter[0]      ; clk_0_125hz:clk_0_125hz|counter[21] ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.734      ;
; -0.787 ; clk_400hz:clk_400hz|counter[1]      ; clk_0_125hz:clk_0_125hz|counter[21] ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.732      ;
; -0.786 ; clk_400hz:clk_400hz|counter[6]      ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.730      ;
; -0.783 ; clk_0_125hz:clk_0_125hz|counter[11] ; clk_0_125hz:clk_0_125hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.729      ;
; -0.783 ; clk_400hz:clk_400hz|counter[0]      ; clk_0_125hz:clk_0_125hz|counter[23] ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.728      ;
; -0.781 ; clk_400hz:clk_400hz|counter[10]     ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.725      ;
; -0.781 ; clk_400hz:clk_400hz|counter[1]      ; clk_0_125hz:clk_0_125hz|counter[23] ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.726      ;
; -0.780 ; clk_400hz:clk_400hz|counter[1]      ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.724      ;
; -0.776 ; clk_0_125hz:clk_0_125hz|counter[5]  ; clk_0_125hz:clk_0_125hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.720      ;
; -0.769 ; clk_400hz:clk_400hz|counter[0]      ; clk_0_125hz:clk_0_125hz|counter[20] ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.715      ;
; -0.769 ; clk_400hz:clk_400hz|counter[7]      ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.713      ;
; -0.768 ; clk_0_125hz:clk_0_125hz|counter[3]  ; clk_0_125hz:clk_0_125hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.713      ;
; -0.766 ; clk_400hz:clk_400hz|counter[2]      ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.710      ;
; -0.766 ; clk_400hz:clk_400hz|counter[1]      ; clk_0_125hz:clk_0_125hz|counter[20] ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.712      ;
; -0.765 ; clk_400hz:clk_400hz|counter[3]      ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.709      ;
; -0.763 ; clk_0_125hz:clk_0_125hz|counter[4]  ; clk_0_125hz:clk_0_125hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.708      ;
; -0.758 ; clk_400hz:clk_400hz|counter[0]      ; clk_0_125hz:clk_0_125hz|counter[11] ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.705      ;
; -0.757 ; clk_400hz:clk_400hz|counter[0]      ; clk_0_125hz:clk_0_125hz|counter[10] ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.704      ;
; -0.753 ; clk_0_125hz:clk_0_125hz|counter[3]  ; clk_0_125hz:clk_0_125hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.698      ;
; -0.749 ; clk_0_125hz:clk_0_125hz|counter[6]  ; clk_0_125hz:clk_0_125hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.694      ;
; -0.748 ; clk_0_125hz:clk_0_125hz|counter[2]  ; clk_0_125hz:clk_0_125hz|counter[21] ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.692      ;
; -0.747 ; clk_0_125hz:clk_0_125hz|counter[7]  ; clk_0_125hz:clk_0_125hz|counter[21] ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.692      ;
; -0.742 ; clk_0_125hz:clk_0_125hz|counter[2]  ; clk_0_125hz:clk_0_125hz|counter[23] ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.686      ;
; -0.741 ; clk_0_125hz:clk_0_125hz|counter[7]  ; clk_0_125hz:clk_0_125hz|counter[23] ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.686      ;
; -0.738 ; clk_400hz:clk_400hz|counter[14]     ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.683      ;
; -0.736 ; clk_400hz:clk_400hz|counter[4]      ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.680      ;
; -0.733 ; clk_400hz:clk_400hz|counter[0]      ; clk_0_125hz:clk_0_125hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.680      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_0_125hz:clk_0_125hz|clk_0_125hz'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.043 ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.126      ; 2.178      ;
; -0.990 ; lfsr:lfsr|q[9]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.127      ; 2.126      ;
; -0.982 ; lfsr:lfsr|q[3]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.134      ; 2.125      ;
; -0.978 ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.134      ; 2.121      ;
; -0.950 ; lfsr:lfsr|q[13]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.136      ; 2.095      ;
; -0.938 ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.126      ; 2.073      ;
; -0.921 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.125      ; 2.055      ;
; -0.921 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.125      ; 2.055      ;
; -0.919 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.128      ; 2.056      ;
; -0.904 ; lfsr:lfsr|q[1]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.126      ; 2.039      ;
; -0.901 ; lfsr:lfsr|q[10]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.127      ; 2.037      ;
; -0.898 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.125      ; 2.032      ;
; -0.898 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.125      ; 2.032      ;
; -0.897 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.125      ; 2.031      ;
; -0.897 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.125      ; 2.031      ;
; -0.896 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.128      ; 2.033      ;
; -0.895 ; lfsr:lfsr|q[0]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.126      ; 2.030      ;
; -0.895 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.125      ; 2.029      ;
; -0.895 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.125      ; 2.029      ;
; -0.895 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.128      ; 2.032      ;
; -0.893 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.128      ; 2.030      ;
; -0.884 ; lfsr:lfsr|q[8]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.135      ; 2.028      ;
; -0.880 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.133      ; 2.022      ;
; -0.880 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.133      ; 2.022      ;
; -0.878 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.136      ; 2.023      ;
; -0.874 ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.136      ; 2.019      ;
; -0.857 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.133      ; 1.999      ;
; -0.857 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.133      ; 1.999      ;
; -0.856 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.133      ; 1.998      ;
; -0.856 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.133      ; 1.998      ;
; -0.855 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.136      ; 2.000      ;
; -0.855 ; lfsr:lfsr|data_out[20]~61                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 0.360      ; 1.714      ;
; -0.854 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.133      ; 1.996      ;
; -0.854 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.133      ; 1.996      ;
; -0.854 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.136      ; 1.999      ;
; -0.852 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.136      ; 1.997      ;
; -0.844 ; lfsr:lfsr|q[5]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.128      ; 1.981      ;
; -0.833 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.127      ; 1.969      ;
; -0.833 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.127      ; 1.969      ;
; -0.831 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.130      ; 1.970      ;
; -0.823 ; lfsr:lfsr|q[15]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.128      ; 1.960      ;
; -0.820 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.125      ; 1.954      ;
; -0.820 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.125      ; 1.954      ;
; -0.818 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.128      ; 1.955      ;
; -0.816 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.127      ; 1.952      ;
; -0.816 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.127      ; 1.952      ;
; -0.814 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.130      ; 1.953      ;
; -0.811 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.125      ; 1.945      ;
; -0.811 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.125      ; 1.945      ;
; -0.809 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.128      ; 1.946      ;
; -0.795 ; lfsr:lfsr|q[7]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.127      ; 1.931      ;
; -0.792 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.135      ; 1.936      ;
; -0.792 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.135      ; 1.936      ;
; -0.790 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.138      ; 1.937      ;
; -0.781 ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.126      ; 1.916      ;
; -0.779 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.133      ; 1.921      ;
; -0.779 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.133      ; 1.921      ;
; -0.777 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.136      ; 1.922      ;
; -0.775 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.135      ; 1.919      ;
; -0.775 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.135      ; 1.919      ;
; -0.774 ; lfsr:lfsr|q[4]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.127      ; 1.910      ;
; -0.774 ; lfsr:lfsr|q[14]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.127      ; 1.910      ;
; -0.773 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.138      ; 1.920      ;
; -0.773 ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.127      ; 1.909      ;
; -0.770 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.133      ; 1.912      ;
; -0.770 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.133      ; 1.912      ;
; -0.768 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.136      ; 1.913      ;
; -0.762 ; lfsr:lfsr|q[2]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.126      ; 1.897      ;
; -0.756 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.125      ; 1.890      ;
; -0.756 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.125      ; 1.890      ;
; -0.755 ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.127      ; 1.891      ;
; -0.754 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.128      ; 1.891      ;
; -0.751 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.125      ; 1.885      ;
; -0.751 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.125      ; 1.885      ;
; -0.749 ; lfsr:lfsr|q[6]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.128      ; 1.886      ;
; -0.749 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.128      ; 1.886      ;
; -0.749 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.125      ; 1.883      ;
; -0.749 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.125      ; 1.883      ;
; -0.748 ; lfsr:lfsr|q[12]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.127      ; 1.884      ;
; -0.748 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.125      ; 1.882      ;
; -0.748 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.125      ; 1.882      ;
; -0.747 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.128      ; 1.884      ;
; -0.746 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.128      ; 1.883      ;
; -0.740 ; lfsr:lfsr|q[11]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.127      ; 1.876      ;
; -0.734 ; lfsr:lfsr|data_out[4]~53                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 0.583      ; 1.816      ;
; -0.727 ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.128      ; 1.864      ;
; -0.726 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.125      ; 1.860      ;
; -0.726 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.125      ; 1.860      ;
; -0.724 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.128      ; 1.861      ;
; -0.723 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.125      ; 1.857      ;
; -0.723 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.125      ; 1.857      ;
; -0.723 ; lfsr:lfsr|data_out[18]~9                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 0.382      ; 1.604      ;
; -0.721 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.128      ; 1.858      ;
; -0.716 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.167      ; 1.870      ;
; -0.715 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.133      ; 1.857      ;
; -0.715 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.133      ; 1.857      ;
; -0.714 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.167      ; 1.868      ;
; -0.714 ; lfsr:lfsr|data_out[1]~13                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 0.490      ; 1.703      ;
; -0.713 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.136      ; 1.858      ;
; -0.710 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 0.133      ; 1.852      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_400hz:clk_400hz|clk_400hz'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.987 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.935      ;
; -0.986 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.934      ;
; -0.983 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.931      ;
; -0.945 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.103      ; 2.003      ;
; -0.945 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.103      ; 2.003      ;
; -0.945 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.103      ; 2.003      ;
; -0.945 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.103      ; 2.003      ;
; -0.944 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.103      ; 2.002      ;
; -0.944 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.103      ; 2.002      ;
; -0.944 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.103      ; 2.002      ;
; -0.944 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.103      ; 2.002      ;
; -0.942 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.037     ; 1.892      ;
; -0.941 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.103      ; 1.999      ;
; -0.941 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.103      ; 1.999      ;
; -0.941 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.103      ; 1.999      ;
; -0.941 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.103      ; 1.999      ;
; -0.941 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.037     ; 1.891      ;
; -0.938 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.037     ; 1.888      ;
; -0.917 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.041     ; 1.863      ;
; -0.909 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.857      ;
; -0.890 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.041     ; 1.836      ;
; -0.875 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.101      ; 1.931      ;
; -0.875 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.101      ; 1.931      ;
; -0.875 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.101      ; 1.931      ;
; -0.875 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.101      ; 1.931      ;
; -0.872 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.820      ;
; -0.867 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.103      ; 1.925      ;
; -0.867 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.103      ; 1.925      ;
; -0.867 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.103      ; 1.925      ;
; -0.867 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.103      ; 1.925      ;
; -0.864 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.037     ; 1.814      ;
; -0.848 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.101      ; 1.904      ;
; -0.848 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.101      ; 1.904      ;
; -0.848 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.101      ; 1.904      ;
; -0.848 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.101      ; 1.904      ;
; -0.845 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.793      ;
; -0.838 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.037     ; 1.788      ;
; -0.837 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.117      ; 1.963      ;
; -0.837 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.041     ; 1.783      ;
; -0.836 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.117      ; 1.962      ;
; -0.833 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.117      ; 1.959      ;
; -0.828 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.043     ; 1.772      ;
; -0.828 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                       ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.043     ; 1.772      ;
; -0.828 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.043     ; 1.772      ;
; -0.828 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.043     ; 1.772      ;
; -0.828 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.043     ; 1.772      ;
; -0.827 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.043     ; 1.771      ;
; -0.827 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                       ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.043     ; 1.771      ;
; -0.827 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.043     ; 1.771      ;
; -0.827 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.043     ; 1.771      ;
; -0.827 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.043     ; 1.771      ;
; -0.824 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.043     ; 1.768      ;
; -0.824 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                       ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.043     ; 1.768      ;
; -0.824 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.043     ; 1.768      ;
; -0.824 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.043     ; 1.768      ;
; -0.824 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.043     ; 1.768      ;
; -0.822 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.037     ; 1.772      ;
; -0.821 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.037     ; 1.771      ;
; -0.818 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.037     ; 1.768      ;
; -0.795 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.743      ;
; -0.795 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.743      ;
; -0.795 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.743      ;
; -0.795 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.743      ;
; -0.795 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.743      ;
; -0.795 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.101      ; 1.851      ;
; -0.795 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.101      ; 1.851      ;
; -0.795 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.101      ; 1.851      ;
; -0.795 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.101      ; 1.851      ;
; -0.794 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.043     ; 1.738      ;
; -0.794 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.742      ;
; -0.794 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.742      ;
; -0.794 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.742      ;
; -0.794 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.742      ;
; -0.794 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.742      ;
; -0.793 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.035     ; 1.745      ;
; -0.793 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.043     ; 1.737      ;
; -0.792 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.740      ;
; -0.791 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.739      ;
; -0.791 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.739      ;
; -0.791 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.739      ;
; -0.791 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.739      ;
; -0.791 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.739      ;
; -0.790 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.043     ; 1.734      ;
; -0.789 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.041     ; 1.735      ;
; -0.789 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.041     ; 1.735      ;
; -0.789 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.041     ; 1.735      ;
; -0.789 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.041     ; 1.735      ;
; -0.789 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.041     ; 1.735      ;
; -0.788 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.041     ; 1.734      ;
; -0.788 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.041     ; 1.734      ;
; -0.788 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.041     ; 1.734      ;
; -0.788 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.041     ; 1.734      ;
; -0.788 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.041     ; 1.734      ;
; -0.786 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.101      ; 1.842      ;
; -0.786 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.101      ; 1.842      ;
; -0.786 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.101      ; 1.842      ;
; -0.786 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.101      ; 1.842      ;
; -0.785 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.041     ; 1.731      ;
; -0.785 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.041     ; 1.731      ;
; -0.785 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.041     ; 1.731      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clr'                                                                                                                 ;
+--------+-----------------+---------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node                   ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+---------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -0.955 ; lfsr:lfsr|q[3]  ; lfsr:lfsr|data_out[4]~53  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -0.513     ; 0.345      ;
; -0.881 ; lfsr:lfsr|q[0]  ; lfsr:lfsr|data_out[1]~13  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -0.429     ; 0.352      ;
; -0.802 ; lfsr:lfsr|q[12] ; lfsr:lfsr|data_out[19]~49 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -0.369     ; 0.348      ;
; -0.800 ; lfsr:lfsr|q[2]  ; lfsr:lfsr|data_out[3]~41  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -0.429     ; 0.352      ;
; -0.796 ; lfsr:lfsr|q[1]  ; lfsr:lfsr|data_out[2]~1   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -0.429     ; 0.347      ;
; -0.795 ; lfsr:lfsr|q[4]  ; lfsr:lfsr|data_out[8]~29  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -0.369     ; 0.343      ;
; -0.771 ; lfsr:lfsr|q[9]  ; lfsr:lfsr|data_out[16]~33 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -0.367     ; 0.335      ;
; -0.763 ; lfsr:lfsr|q[10] ; lfsr:lfsr|data_out[17]~21 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -0.348     ; 0.344      ;
; -0.695 ; lfsr:lfsr|q[5]  ; lfsr:lfsr|data_out[9]~17  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -0.332     ; 0.343      ;
; -0.690 ; lfsr:lfsr|q[7]  ; lfsr:lfsr|data_out[11]~45 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -0.327     ; 0.343      ;
; -0.681 ; lfsr:lfsr|q[14] ; lfsr:lfsr|data_out[24]~37 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -0.326     ; 0.335      ;
; -0.679 ; lfsr:lfsr|q[8]  ; lfsr:lfsr|data_out[12]~57 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -0.326     ; 0.334      ;
; -0.678 ; lfsr:lfsr|q[11] ; lfsr:lfsr|data_out[18]~9  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -0.335     ; 0.347      ;
; -0.671 ; lfsr:lfsr|q[6]  ; lfsr:lfsr|data_out[10]~5  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -0.308     ; 0.344      ;
; -0.660 ; lfsr:lfsr|q[13] ; lfsr:lfsr|data_out[20]~61 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -0.295     ; 0.344      ;
; -0.659 ; lfsr:lfsr|q[15] ; lfsr:lfsr|data_out[25]~25 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; 0.500        ; -0.296     ; 0.344      ;
+--------+-----------------+---------------------------+-------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_0_125hz:clk_0_125hz|clk_0_125hz'                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.083 ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 1.881      ; 1.932      ;
; 0.041  ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 1.889      ; 2.064      ;
; 0.172  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.219      ; 0.495      ;
; 0.175  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.048      ; 0.307      ;
; 0.175  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.048      ; 0.307      ;
; 0.175  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.048      ; 0.307      ;
; 0.175  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.048      ; 0.307      ;
; 0.175  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.048      ; 0.307      ;
; 0.175  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.048      ; 0.307      ;
; 0.176  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.219      ; 0.499      ;
; 0.177  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.219      ; 0.500      ;
; 0.183  ; lfsr:lfsr|q[15]                                                                                                                                    ; lfsr:lfsr|q[15]                                                                                                                                    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.184  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.039      ; 0.307      ;
; 0.190  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.219      ; 0.513      ;
; 0.191  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.211      ; 0.506      ;
; 0.192  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.039      ; 0.315      ;
; 0.198  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.219      ; 0.521      ;
; 0.201  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.211      ; 0.516      ;
; 0.206  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.039      ; 0.329      ;
; 0.213  ; lfsr:lfsr|q[2]                                                                                                                                     ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.040      ; 0.337      ;
; 0.215  ; lfsr:lfsr|q[2]                                                                                                                                     ; lfsr:lfsr|q[1]                                                                                                                                     ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.040      ; 0.339      ;
; 0.215  ; lfsr:lfsr|q[12]                                                                                                                                    ; lfsr:lfsr|q[11]                                                                                                                                    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.039      ; 0.338      ;
; 0.234  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.242      ; 0.560      ;
; 0.242  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.242      ; 0.568      ;
; 0.243  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.242      ; 0.569      ;
; 0.251  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.039      ; 0.374      ;
; 0.262  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.041      ; 0.387      ;
; 0.264  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.242      ; 0.590      ;
; 0.265  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[1] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.039      ; 0.388      ;
; 0.268  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.041      ; 0.393      ;
; 0.269  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.039      ; 0.392      ;
; 0.269  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.039      ; 0.392      ;
; 0.292  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.242      ; 0.618      ;
; 0.293  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.039      ; 0.416      ;
; 0.293  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.242      ; 0.619      ;
; 0.295  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.219      ; 0.618      ;
; 0.298  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.221      ; 0.623      ;
; 0.299  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.048      ; 0.431      ;
; 0.300  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.242      ; 0.626      ;
; 0.302  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.048      ; 0.434      ;
; 0.303  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.242      ; 0.629      ;
; 0.304  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.242      ; 0.630      ;
; 0.306  ; lfsr:lfsr|q[0]                                                                                                                                     ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.040      ; 0.430      ;
; 0.308  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.048      ; 0.440      ;
; 0.309  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.211      ; 0.624      ;
; 0.317  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.221      ; 0.642      ;
; 0.319  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.040      ; 0.443      ;
; 0.319  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.040      ; 0.443      ;
; 0.319  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.040      ; 0.443      ;
; 0.321  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.039      ; 0.444      ;
; 0.322  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.256      ; 0.662      ;
; 0.332  ; lfsr:lfsr|q[15]                                                                                                                                    ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.040      ; 0.456      ;
; 0.336  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.211      ; 0.651      ;
; 0.340  ; lfsr:lfsr|q[14]                                                                                                                                    ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.040      ; 0.464      ;
; 0.342  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.213      ; 0.659      ;
; 0.343  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.211      ; 0.658      ;
; 0.344  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[7] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.041      ; 0.469      ;
; 0.345  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[3] ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.041      ; 0.470      ;
; 0.353  ; lfsr:lfsr|q[11]                                                                                                                                    ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.039      ; 0.476      ;
; 0.353  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.211      ; 0.668      ;
; 0.356  ; lfsr:lfsr|q[6]                                                                                                                                     ; lfsr:lfsr|q[5]                                                                                                                                     ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.039      ; 0.479      ;
; 0.357  ; lfsr:lfsr|q[1]                                                                                                                                     ; lfsr:lfsr|q[0]                                                                                                                                     ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.040      ; 0.481      ;
; 0.372  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.048      ; 0.504      ;
; 0.373  ; lfsr:lfsr|q[3]                                                                                                                                     ; lfsr:lfsr|q[2]                                                                                                                                     ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.039      ; 0.496      ;
; 0.373  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.048      ; 0.505      ;
; 0.374  ; lfsr:lfsr|q[11]                                                                                                                                    ; lfsr:lfsr|q[10]                                                                                                                                    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.039      ; 0.497      ;
; 0.378  ; lfsr:lfsr|q[7]                                                                                                                                     ; lfsr:lfsr|q[6]                                                                                                                                     ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.039      ; 0.501      ;
; 0.385  ; lfsr:lfsr|q[7]                                                                                                                                     ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.040      ; 0.509      ;
; 0.395  ; lfsr:lfsr|q[8]                                                                                                                                     ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.040      ; 0.519      ;
; 0.397  ; lfsr:lfsr|q[8]                                                                                                                                     ; lfsr:lfsr|q[7]                                                                                                                                     ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.040      ; 0.521      ;
; 0.405  ; lfsr:lfsr|q[13]                                                                                                                                    ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.040      ; 0.529      ;
; 0.413  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.242      ; 0.739      ;
; 0.415  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9]                                          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.052      ; 0.551      ;
; 0.415  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.242      ; 0.741      ;
; 0.417  ; lfsr:lfsr|q[1]                                                                                                                                     ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.040      ; 0.541      ;
; 0.424  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.256      ; 0.764      ;
; 0.438  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.027      ; 0.549      ;
; 0.442  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.213      ; 0.759      ;
; 0.455  ; lfsr:lfsr|q[4]                                                                                                                                     ; lfsr:lfsr|q[3]                                                                                                                                     ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.040      ; 0.579      ;
; 0.456  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.027      ; 0.567      ;
; 0.463  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.242      ; 0.789      ;
; 0.465  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.242      ; 0.791      ;
; 0.468  ; lfsr:lfsr|q[13]                                                                                                                                    ; lfsr:lfsr|q[15]                                                                                                                                    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.040      ; 0.592      ;
; 0.471  ; lfsr:lfsr|q[14]                                                                                                                                    ; lfsr:lfsr|q[13]                                                                                                                                    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.039      ; 0.594      ;
; 0.474  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.219      ; 0.797      ;
; 0.474  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.242      ; 0.800      ;
; 0.476  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.242      ; 0.802      ;
; 0.478  ; lfsr:lfsr|q[9]                                                                                                                                     ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.039      ; 0.601      ;
; 0.479  ; lfsr:lfsr|q[12]                                                                                                                                    ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.039      ; 0.602      ;
; 0.481  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8]                                          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.052      ; 0.617      ;
; 0.482  ; lfsr:lfsr|q[9]                                                                                                                                     ; lfsr:lfsr|q[8]                                                                                                                                     ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.039      ; 0.605      ;
; 0.483  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.048      ; 0.615      ;
; 0.485  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.048      ; 0.617      ;
; 0.491  ; lfsr:lfsr|q[5]                                                                                                                                     ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.039      ; 0.614      ;
; 0.497  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; -0.154     ; 0.427      ;
; 0.499  ; lfsr:lfsr|q[15]                                                                                                                                    ; lfsr:lfsr|q[14]                                                                                                                                    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.041      ; 0.624      ;
; 0.500  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 0.048      ; 0.632      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50'                                                                                                                                                     ;
+-------+-----------------------------------------+------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                  ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.070 ; clk_400hz:clk_400hz|clk_400hz           ; clk_400hz:clk_400hz|clk_400hz            ; clk_400hz:clk_400hz|clk_400hz       ; clk_50      ; 0.000        ; 1.644      ; 1.933      ;
; 0.106 ; clk_0_125hz:clk_0_125hz|clk_0_125hz     ; clk_0_125hz:clk_0_125hz|clk_0_125hz      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50      ; 0.000        ; 1.643      ; 1.968      ;
; 0.183 ; baudrate:uart_baud|tx_acc[8]            ; baudrate:uart_baud|tx_acc[8]             ; clk_50                              ; clk_50      ; 0.000        ; 0.047      ; 0.314      ;
; 0.184 ; transmitter:uart_Tx|bit_pos[0]          ; transmitter:uart_Tx|bit_pos[0]           ; clk_50                              ; clk_50      ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; transmitter:uart_Tx|bit_pos[1]          ; transmitter:uart_Tx|bit_pos[1]           ; clk_50                              ; clk_50      ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; transmitter:uart_Tx|state.TX_STATE_DATA ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50                              ; clk_50      ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; transmitter:uart_Tx|bit_pos[2]          ; transmitter:uart_Tx|bit_pos[2]           ; clk_50                              ; clk_50      ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; transmitter:uart_Tx|state.TX_STATE_STOP ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50                              ; clk_50      ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; transmitter:uart_Tx|state.TX_STATE_IDLE ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50                              ; clk_50      ; 0.000        ; 0.038      ; 0.307      ;
; 0.192 ; clk_400hz:clk_400hz|counter[25]         ; clk_400hz:clk_400hz|counter[25]          ; clk_50                              ; clk_50      ; 0.000        ; 0.042      ; 0.318      ;
; 0.199 ; clk_0_125hz:clk_0_125hz|counter[26]     ; clk_0_125hz:clk_0_125hz|counter[26]      ; clk_50                              ; clk_50      ; 0.000        ; 0.042      ; 0.325      ;
; 0.292 ; clk_0_125hz:clk_0_125hz|counter[12]     ; clk_0_125hz:clk_0_125hz|counter[12]      ; clk_50                              ; clk_50      ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; clk_400hz:clk_400hz|counter[19]         ; clk_400hz:clk_400hz|counter[19]          ; clk_50                              ; clk_50      ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; clk_400hz:clk_400hz|counter[18]         ; clk_400hz:clk_400hz|counter[18]          ; clk_50                              ; clk_50      ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; clk_400hz:clk_400hz|counter[17]         ; clk_400hz:clk_400hz|counter[17]          ; clk_50                              ; clk_50      ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; clk_400hz:clk_400hz|counter[24]         ; clk_400hz:clk_400hz|counter[24]          ; clk_50                              ; clk_50      ; 0.000        ; 0.042      ; 0.420      ;
; 0.299 ; clk_0_125hz:clk_0_125hz|counter[14]     ; clk_0_125hz:clk_0_125hz|counter[14]      ; clk_50                              ; clk_50      ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clk_0_125hz:clk_0_125hz|counter[4]      ; clk_0_125hz:clk_0_125hz|counter[4]       ; clk_50                              ; clk_50      ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; clk_400hz:clk_400hz|counter[3]          ; clk_400hz:clk_400hz|counter[3]           ; clk_50                              ; clk_50      ; 0.000        ; 0.041      ; 0.424      ;
; 0.300 ; clk_0_125hz:clk_0_125hz|counter[22]     ; clk_0_125hz:clk_0_125hz|counter[22]      ; clk_50                              ; clk_50      ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clk_0_125hz:clk_0_125hz|counter[18]     ; clk_0_125hz:clk_0_125hz|counter[18]      ; clk_50                              ; clk_50      ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clk_0_125hz:clk_0_125hz|counter[17]     ; clk_0_125hz:clk_0_125hz|counter[17]      ; clk_50                              ; clk_50      ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clk_0_125hz:clk_0_125hz|counter[6]      ; clk_0_125hz:clk_0_125hz|counter[6]       ; clk_50                              ; clk_50      ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; clk_0_125hz:clk_0_125hz|counter[3]      ; clk_0_125hz:clk_0_125hz|counter[3]       ; clk_50                              ; clk_50      ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; clk_400hz:clk_400hz|counter[21]         ; clk_400hz:clk_400hz|counter[21]          ; clk_50                              ; clk_50      ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clk_400hz:clk_400hz|counter[16]         ; clk_400hz:clk_400hz|counter[16]          ; clk_50                              ; clk_50      ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clk_400hz:clk_400hz|counter[11]         ; clk_400hz:clk_400hz|counter[11]          ; clk_50                              ; clk_50      ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; clk_0_125hz:clk_0_125hz|counter[9]      ; clk_0_125hz:clk_0_125hz|counter[9]       ; clk_50                              ; clk_50      ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; clk_0_125hz:clk_0_125hz|counter[8]      ; clk_0_125hz:clk_0_125hz|counter[8]       ; clk_50                              ; clk_50      ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; clk_0_125hz:clk_0_125hz|counter[2]      ; clk_0_125hz:clk_0_125hz|counter[2]       ; clk_50                              ; clk_50      ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; clk_400hz:clk_400hz|counter[23]         ; clk_400hz:clk_400hz|counter[23]          ; clk_50                              ; clk_50      ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; clk_400hz:clk_400hz|counter[20]         ; clk_400hz:clk_400hz|counter[20]          ; clk_50                              ; clk_50      ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; clk_400hz:clk_400hz|counter[9]          ; clk_400hz:clk_400hz|counter[9]           ; clk_50                              ; clk_50      ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; clk_400hz:clk_400hz|counter[8]          ; clk_400hz:clk_400hz|counter[8]           ; clk_50                              ; clk_50      ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; clk_400hz:clk_400hz|counter[7]          ; clk_400hz:clk_400hz|counter[7]           ; clk_50                              ; clk_50      ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; clk_400hz:clk_400hz|counter[4]          ; clk_400hz:clk_400hz|counter[4]           ; clk_50                              ; clk_50      ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; baudrate:uart_baud|tx_acc[3]            ; baudrate:uart_baud|tx_acc[3]             ; clk_50                              ; clk_50      ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; clk_400hz:clk_400hz|counter[22]         ; clk_400hz:clk_400hz|counter[22]          ; clk_50                              ; clk_50      ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; clk_400hz:clk_400hz|counter[6]          ; clk_400hz:clk_400hz|counter[6]           ; clk_50                              ; clk_50      ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; baudrate:uart_baud|tx_acc[2]            ; baudrate:uart_baud|tx_acc[2]             ; clk_50                              ; clk_50      ; 0.000        ; 0.039      ; 0.426      ;
; 0.304 ; baudrate:uart_baud|tx_acc[6]            ; baudrate:uart_baud|tx_acc[6]             ; clk_50                              ; clk_50      ; 0.000        ; 0.039      ; 0.427      ;
; 0.312 ; clk_400hz:clk_400hz|counter[1]          ; clk_400hz:clk_400hz|counter[1]           ; clk_50                              ; clk_50      ; 0.000        ; 0.041      ; 0.437      ;
; 0.321 ; clk_400hz:clk_400hz|counter[0]          ; clk_400hz:clk_400hz|counter[0]           ; clk_50                              ; clk_50      ; 0.000        ; 0.041      ; 0.446      ;
; 0.326 ; transmitter:uart_Tx|state.TX_STATE_STOP ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50                              ; clk_50      ; 0.000        ; 0.038      ; 0.448      ;
; 0.333 ; transmitter:uart_Tx|state.TX_STATE_DATA ; transmitter:uart_Tx|bit_pos[2]           ; clk_50                              ; clk_50      ; 0.000        ; 0.038      ; 0.455      ;
; 0.342 ; transmitter:uart_Tx|bit_pos[0]          ; transmitter:uart_Tx|bit_pos[1]           ; clk_50                              ; clk_50      ; 0.000        ; 0.039      ; 0.465      ;
; 0.438 ; transmitter:uart_Tx|state.TX_STATE_IDLE ; transmitter:uart_Tx|Tx                   ; clk_50                              ; clk_50      ; 0.000        ; 0.038      ; 0.560      ;
; 0.441 ; clk_400hz:clk_400hz|counter[19]         ; clk_400hz:clk_400hz|counter[20]          ; clk_50                              ; clk_50      ; 0.000        ; 0.042      ; 0.567      ;
; 0.442 ; clk_400hz:clk_400hz|counter[17]         ; clk_400hz:clk_400hz|counter[18]          ; clk_50                              ; clk_50      ; 0.000        ; 0.042      ; 0.568      ;
; 0.448 ; clk_400hz:clk_400hz|counter[3]          ; clk_400hz:clk_400hz|counter[4]           ; clk_50                              ; clk_50      ; 0.000        ; 0.041      ; 0.573      ;
; 0.449 ; clk_400hz:clk_400hz|counter[21]         ; clk_400hz:clk_400hz|counter[22]          ; clk_50                              ; clk_50      ; 0.000        ; 0.042      ; 0.575      ;
; 0.450 ; clk_400hz:clk_400hz|counter[23]         ; clk_400hz:clk_400hz|counter[24]          ; clk_50                              ; clk_50      ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; clk_0_125hz:clk_0_125hz|counter[2]      ; clk_0_125hz:clk_0_125hz|counter[3]       ; clk_50                              ; clk_50      ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; clk_0_125hz:clk_0_125hz|counter[8]      ; clk_0_125hz:clk_0_125hz|counter[9]       ; clk_50                              ; clk_50      ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; clk_400hz:clk_400hz|counter[7]          ; clk_400hz:clk_400hz|counter[8]           ; clk_50                              ; clk_50      ; 0.000        ; 0.041      ; 0.575      ;
; 0.451 ; clk_400hz:clk_400hz|counter[18]         ; clk_400hz:clk_400hz|counter[19]          ; clk_50                              ; clk_50      ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; clk_400hz:clk_400hz|counter[5]          ; clk_400hz:clk_400hz|counter[6]           ; clk_50                              ; clk_50      ; 0.000        ; 0.041      ; 0.576      ;
; 0.452 ; clk_400hz:clk_400hz|counter[24]         ; clk_400hz:clk_400hz|counter[25]          ; clk_50                              ; clk_50      ; 0.000        ; 0.042      ; 0.578      ;
; 0.453 ; clk_0_125hz:clk_0_125hz|counter[23]     ; clk_0_125hz:clk_0_125hz|counter[23]      ; clk_50                              ; clk_50      ; 0.000        ; 0.042      ; 0.579      ;
; 0.454 ; clk_0_125hz:clk_0_125hz|counter[19]     ; clk_0_125hz:clk_0_125hz|counter[19]      ; clk_50                              ; clk_50      ; 0.000        ; 0.042      ; 0.580      ;
; 0.454 ; clk_400hz:clk_400hz|counter[2]          ; clk_400hz:clk_400hz|counter[2]           ; clk_50                              ; clk_50      ; 0.000        ; 0.041      ; 0.579      ;
; 0.454 ; clk_400hz:clk_400hz|counter[18]         ; clk_400hz:clk_400hz|counter[20]          ; clk_50                              ; clk_50      ; 0.000        ; 0.042      ; 0.580      ;
; 0.455 ; clk_400hz:clk_400hz|counter[5]          ; clk_400hz:clk_400hz|counter[5]           ; clk_50                              ; clk_50      ; 0.000        ; 0.041      ; 0.580      ;
; 0.457 ; baudrate:uart_baud|tx_acc[1]            ; baudrate:uart_baud|tx_acc[2]             ; clk_50                              ; clk_50      ; 0.000        ; 0.039      ; 0.580      ;
; 0.457 ; baudrate:uart_baud|tx_acc[5]            ; baudrate:uart_baud|tx_acc[6]             ; clk_50                              ; clk_50      ; 0.000        ; 0.039      ; 0.580      ;
; 0.458 ; clk_400hz:clk_400hz|counter[14]         ; clk_400hz:clk_400hz|counter[14]          ; clk_50                              ; clk_50      ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; clk_400hz:clk_400hz|counter[16]         ; clk_400hz:clk_400hz|counter[17]          ; clk_50                              ; clk_50      ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; clk_0_125hz:clk_0_125hz|counter[3]      ; clk_0_125hz:clk_0_125hz|counter[4]       ; clk_50                              ; clk_50      ; 0.000        ; 0.041      ; 0.583      ;
; 0.458 ; clk_0_125hz:clk_0_125hz|counter[17]     ; clk_0_125hz:clk_0_125hz|counter[18]      ; clk_50                              ; clk_50      ; 0.000        ; 0.042      ; 0.584      ;
; 0.459 ; baudrate:uart_baud|tx_acc[7]            ; baudrate:uart_baud|tx_acc[7]             ; clk_50                              ; clk_50      ; 0.000        ; 0.039      ; 0.582      ;
; 0.459 ; clk_400hz:clk_400hz|counter[20]         ; clk_400hz:clk_400hz|counter[21]          ; clk_50                              ; clk_50      ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; clk_400hz:clk_400hz|counter[8]          ; clk_400hz:clk_400hz|counter[9]           ; clk_50                              ; clk_50      ; 0.000        ; 0.041      ; 0.584      ;
; 0.460 ; baudrate:uart_baud|tx_acc[5]            ; baudrate:uart_baud|tx_acc[5]             ; clk_50                              ; clk_50      ; 0.000        ; 0.039      ; 0.583      ;
; 0.460 ; clk_400hz:clk_400hz|counter[2]          ; clk_400hz:clk_400hz|counter[3]           ; clk_50                              ; clk_50      ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; clk_400hz:clk_400hz|counter[22]         ; clk_400hz:clk_400hz|counter[23]          ; clk_50                              ; clk_50      ; 0.000        ; 0.042      ; 0.586      ;
; 0.460 ; clk_400hz:clk_400hz|counter[6]          ; clk_400hz:clk_400hz|counter[7]           ; clk_50                              ; clk_50      ; 0.000        ; 0.041      ; 0.585      ;
; 0.461 ; baudrate:uart_baud|tx_acc[2]            ; baudrate:uart_baud|tx_acc[3]             ; clk_50                              ; clk_50      ; 0.000        ; 0.039      ; 0.584      ;
; 0.461 ; clk_0_125hz:clk_0_125hz|counter[21]     ; clk_0_125hz:clk_0_125hz|counter[22]      ; clk_50                              ; clk_50      ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; clk_400hz:clk_400hz|counter[16]         ; clk_400hz:clk_400hz|counter[18]          ; clk_50                              ; clk_50      ; 0.000        ; 0.042      ; 0.587      ;
; 0.462 ; clk_400hz:clk_400hz|counter[20]         ; clk_400hz:clk_400hz|counter[22]          ; clk_50                              ; clk_50      ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; clk_400hz:clk_400hz|counter[4]          ; clk_400hz:clk_400hz|counter[6]           ; clk_50                              ; clk_50      ; 0.000        ; 0.041      ; 0.587      ;
; 0.463 ; clk_0_125hz:clk_0_125hz|counter[11]     ; clk_0_125hz:clk_0_125hz|counter[12]      ; clk_50                              ; clk_50      ; 0.000        ; 0.041      ; 0.588      ;
; 0.463 ; clk_400hz:clk_400hz|counter[10]         ; clk_400hz:clk_400hz|counter[11]          ; clk_50                              ; clk_50      ; 0.000        ; 0.041      ; 0.588      ;
; 0.463 ; clk_400hz:clk_400hz|counter[2]          ; clk_400hz:clk_400hz|counter[4]           ; clk_50                              ; clk_50      ; 0.000        ; 0.041      ; 0.588      ;
; 0.463 ; clk_400hz:clk_400hz|counter[22]         ; clk_400hz:clk_400hz|counter[24]          ; clk_50                              ; clk_50      ; 0.000        ; 0.042      ; 0.589      ;
; 0.463 ; clk_400hz:clk_400hz|counter[6]          ; clk_400hz:clk_400hz|counter[8]           ; clk_50                              ; clk_50      ; 0.000        ; 0.041      ; 0.588      ;
; 0.464 ; clk_400hz:clk_400hz|counter[14]         ; clk_400hz:clk_400hz|counter[16]          ; clk_50                              ; clk_50      ; 0.000        ; 0.042      ; 0.590      ;
; 0.467 ; baudrate:uart_baud|tx_acc[0]            ; baudrate:uart_baud|tx_acc[2]             ; clk_50                              ; clk_50      ; 0.000        ; 0.039      ; 0.590      ;
; 0.470 ; baudrate:uart_baud|tx_acc[4]            ; baudrate:uart_baud|tx_acc[6]             ; clk_50                              ; clk_50      ; 0.000        ; 0.039      ; 0.593      ;
; 0.470 ; clk_400hz:clk_400hz|counter[0]          ; clk_400hz:clk_400hz|counter[1]           ; clk_50                              ; clk_50      ; 0.000        ; 0.041      ; 0.595      ;
; 0.472 ; baudrate:uart_baud|tx_acc[7]            ; baudrate:uart_baud|tx_acc[8]             ; clk_50                              ; clk_50      ; 0.000        ; 0.242      ; 0.798      ;
; 0.481 ; transmitter:uart_Tx|Tx                  ; transmitter:uart_Tx|Tx                   ; clk_50                              ; clk_50      ; 0.000        ; 0.038      ; 0.603      ;
; 0.481 ; baudrate:uart_baud|tx_acc[6]            ; baudrate:uart_baud|tx_acc[8]             ; clk_50                              ; clk_50      ; 0.000        ; 0.242      ; 0.807      ;
; 0.488 ; transmitter:uart_Tx|state.TX_STATE_IDLE ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50                              ; clk_50      ; 0.000        ; 0.038      ; 0.610      ;
; 0.498 ; transmitter:uart_Tx|state.TX_STATE_DATA ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50                              ; clk_50      ; 0.000        ; 0.038      ; 0.620      ;
; 0.498 ; transmitter:uart_Tx|state.TX_STATE_STOP ; transmitter:uart_Tx|Tx                   ; clk_50                              ; clk_50      ; 0.000        ; 0.038      ; 0.620      ;
; 0.503 ; transmitter:uart_Tx|state.TX_STATE_DATA ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50                              ; clk_50      ; 0.000        ; 0.038      ; 0.625      ;
; 0.503 ; transmitter:uart_Tx|bit_pos[1]          ; transmitter:uart_Tx|bit_pos[2]           ; clk_50                              ; clk_50      ; 0.000        ; 0.040      ; 0.627      ;
; 0.504 ; clk_400hz:clk_400hz|counter[19]         ; clk_400hz:clk_400hz|counter[21]          ; clk_50                              ; clk_50      ; 0.000        ; 0.042      ; 0.630      ;
; 0.505 ; clk_0_125hz:clk_0_125hz|counter[12]     ; clk_0_125hz:clk_0_125hz|counter[14]      ; clk_50                              ; clk_50      ; 0.000        ; 0.040      ; 0.629      ;
+-------+-----------------------------------------+------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_400hz:clk_400hz|clk_400hz'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.307      ;
; 0.191 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.314      ;
; 0.192 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.315      ;
; 0.203 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.326      ;
; 0.204 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.198      ; 0.506      ;
; 0.208 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.196      ; 0.508      ;
; 0.215 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.338      ;
; 0.219 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.192      ; 0.515      ;
; 0.248 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.178      ; 0.530      ;
; 0.258 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.381      ;
; 0.262 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.385      ;
; 0.266 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.389      ;
; 0.271 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.394      ;
; 0.278 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.037      ; 0.399      ;
; 0.299 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.422      ;
; 0.299 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.422      ;
; 0.302 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.425      ;
; 0.307 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.430      ;
; 0.309 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.432      ;
; 0.316 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.439      ;
; 0.323 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.446      ;
; 0.335 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.178      ; 0.617      ;
; 0.336 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.192      ; 0.632      ;
; 0.351 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.184      ; 0.639      ;
; 0.352 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.041      ; 0.477      ;
; 0.353 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.194      ; 0.651      ;
; 0.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.479      ;
; 0.371 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.182      ; 0.657      ;
; 0.372 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.037      ; 0.493      ;
; 0.376 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.184      ; 0.664      ;
; 0.377 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.178      ; 0.659      ;
; 0.380 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.503      ;
; 0.385 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.035      ; 0.504      ;
; 0.388 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.033      ; 0.505      ;
; 0.398 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.045      ; 0.527      ;
; 0.399 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.045      ; 0.528      ;
; 0.412 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.178      ; 0.694      ;
; 0.418 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.025      ; 0.527      ;
; 0.421 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.544      ;
; 0.436 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.192      ; 0.732      ;
; 0.438 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.025      ; 0.547      ;
; 0.442 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.025      ; 0.551      ;
; 0.445 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.033      ; 0.562      ;
; 0.446 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.192      ; 0.742      ;
; 0.452 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.575      ;
; 0.456 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.196      ; 0.756      ;
; 0.460 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.583      ;
; 0.466 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.589      ;
; 0.467 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.178      ; 0.749      ;
; 0.469 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.198      ; 0.771      ;
; 0.470 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.184      ; 0.758      ;
; 0.470 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.043      ; 0.597      ;
; 0.472 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.192      ; 0.768      ;
; 0.482 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.043      ; 0.609      ;
; 0.484 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.033      ; 0.601      ;
; 0.485 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.053      ; 0.622      ;
; 0.485 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.033      ; 0.602      ;
; 0.492 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.025      ; 0.601      ;
; 0.500 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.037      ; 0.621      ;
; 0.504 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.033      ; 0.621      ;
; 0.506 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.025      ; 0.615      ;
; 0.508 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.631      ;
; 0.509 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.025      ; 0.618      ;
; 0.510 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.025      ; 0.619      ;
; 0.518 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.641      ;
; 0.520 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.035      ; 0.639      ;
; 0.535 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.198      ; 0.837      ;
; 0.628 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.182      ; 0.914      ;
; 0.644 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.192      ; 0.940      ;
; 0.660 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.180      ; 0.944      ;
; 0.661 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.784      ;
; 0.665 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.045      ; 0.794      ;
; 0.669 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.792      ;
; 0.676 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.799      ;
; 0.677 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.800      ;
; 0.693 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.816      ;
; 0.698 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.821      ;
; 0.698 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.037      ; 0.819      ;
; 0.706 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.035      ; 0.825      ;
; 0.738 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.045      ; 0.867      ;
; 0.739 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.045      ; 0.868      ;
; 0.757 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.037      ; 0.878      ;
; 0.780 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.037      ; 0.901      ;
; 0.798 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.037      ; 0.919      ;
; 0.811 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.033      ; 0.928      ;
; 0.830 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.035      ; 0.949      ;
; 0.849 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.972      ;
; 0.859 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.035      ; 0.978      ;
; 0.878 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.037      ; 0.999      ;
; 0.888 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 1.011      ;
; 0.889 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 1.012      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clr'                                                                                                                 ;
+-------+-----------------+---------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                   ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+---------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.947 ; lfsr:lfsr|q[13] ; lfsr:lfsr|data_out[20]~61 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -0.184     ; 0.293      ;
; 0.949 ; lfsr:lfsr|q[15] ; lfsr:lfsr|data_out[25]~25 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -0.186     ; 0.293      ;
; 0.962 ; lfsr:lfsr|q[6]  ; lfsr:lfsr|data_out[10]~5  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -0.198     ; 0.294      ;
; 0.980 ; lfsr:lfsr|q[7]  ; lfsr:lfsr|data_out[11]~45 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -0.217     ; 0.293      ;
; 0.980 ; lfsr:lfsr|q[8]  ; lfsr:lfsr|data_out[12]~57 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -0.216     ; 0.294      ;
; 0.981 ; lfsr:lfsr|q[14] ; lfsr:lfsr|data_out[24]~37 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -0.217     ; 0.294      ;
; 0.982 ; lfsr:lfsr|q[11] ; lfsr:lfsr|data_out[18]~9  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -0.216     ; 0.296      ;
; 0.987 ; lfsr:lfsr|q[5]  ; lfsr:lfsr|data_out[9]~17  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -0.224     ; 0.293      ;
; 0.989 ; lfsr:lfsr|q[10] ; lfsr:lfsr|data_out[17]~21 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -0.226     ; 0.293      ;
; 1.011 ; lfsr:lfsr|q[9]  ; lfsr:lfsr|data_out[16]~33 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -0.246     ; 0.295      ;
; 1.031 ; lfsr:lfsr|q[4]  ; lfsr:lfsr|data_out[8]~29  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -0.261     ; 0.300      ;
; 1.033 ; lfsr:lfsr|q[12] ; lfsr:lfsr|data_out[19]~49 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -0.260     ; 0.303      ;
; 1.093 ; lfsr:lfsr|q[0]  ; lfsr:lfsr|data_out[1]~13  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -0.324     ; 0.299      ;
; 1.099 ; lfsr:lfsr|q[2]  ; lfsr:lfsr|data_out[3]~41  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -0.324     ; 0.305      ;
; 1.101 ; lfsr:lfsr|q[1]  ; lfsr:lfsr|data_out[2]~1   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -0.324     ; 0.307      ;
; 1.181 ; lfsr:lfsr|q[3]  ; lfsr:lfsr|data_out[4]~53  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr         ; -0.500       ; -0.410     ; 0.301      ;
+-------+-----------------+---------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_0_125hz:clk_0_125hz|clk_0_125hz'                                                                                ;
+--------+-----------+----------------------------------+--------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                          ; Launch Clock ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------+--------------+-------------------------------------+--------------+------------+------------+
; -0.289 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 1.628      ; 2.394      ;
; -0.289 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 1.628      ; 2.394      ;
; -0.289 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 1.628      ; 2.394      ;
; -0.289 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 1.628      ; 2.394      ;
; -0.277 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 1.627      ; 2.381      ;
; -0.277 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 1.627      ; 2.381      ;
; -0.277 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 1.627      ; 2.381      ;
; -0.277 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 1.627      ; 2.381      ;
; -0.201 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 1.629      ; 2.307      ;
; -0.201 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 1.629      ; 2.307      ;
; -0.201 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 1.629      ; 2.307      ;
; -0.201 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 1.629      ; 2.307      ;
; -0.201 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 1.629      ; 2.307      ;
; -0.201 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 1.629      ; 2.307      ;
; -0.191 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 1.630      ; 2.298      ;
; -0.191 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 1.630      ; 2.298      ;
; -0.184 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 1.629      ; 2.290      ;
; -0.184 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 1.629      ; 2.290      ;
; -0.184 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 1.629      ; 2.290      ;
; -0.184 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 1.629      ; 2.290      ;
; -0.184 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 1.629      ; 2.290      ;
; -0.184 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 1.629      ; 2.290      ;
; -0.184 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 1.629      ; 2.290      ;
; -0.184 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 1.629      ; 2.290      ;
; -0.184 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 1.629      ; 2.290      ;
; -0.184 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 1.629      ; 2.290      ;
; -0.168 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 1.628      ; 2.273      ;
; -0.168 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 1.628      ; 2.273      ;
; -0.168 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 1.628      ; 2.273      ;
; -0.168 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 1.628      ; 2.273      ;
; -0.168 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 1.628      ; 2.273      ;
; -0.168 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.500        ; 1.628      ; 2.273      ;
; 0.734  ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 1.628      ; 1.871      ;
; 0.734  ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 1.628      ; 1.871      ;
; 0.734  ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 1.628      ; 1.871      ;
; 0.734  ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 1.628      ; 1.871      ;
; 0.741  ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 1.627      ; 1.863      ;
; 0.741  ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 1.627      ; 1.863      ;
; 0.741  ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 1.627      ; 1.863      ;
; 0.741  ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 1.627      ; 1.863      ;
; 0.816  ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 1.629      ; 1.790      ;
; 0.816  ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 1.629      ; 1.790      ;
; 0.816  ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 1.629      ; 1.790      ;
; 0.816  ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 1.629      ; 1.790      ;
; 0.816  ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 1.629      ; 1.790      ;
; 0.816  ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 1.629      ; 1.790      ;
; 0.825  ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 1.630      ; 1.782      ;
; 0.825  ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 1.630      ; 1.782      ;
; 0.828  ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 1.629      ; 1.778      ;
; 0.828  ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 1.629      ; 1.778      ;
; 0.828  ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 1.629      ; 1.778      ;
; 0.828  ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 1.629      ; 1.778      ;
; 0.828  ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 1.629      ; 1.778      ;
; 0.828  ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 1.629      ; 1.778      ;
; 0.828  ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 1.629      ; 1.778      ;
; 0.828  ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 1.629      ; 1.778      ;
; 0.828  ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 1.629      ; 1.778      ;
; 0.828  ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 1.629      ; 1.778      ;
; 0.837  ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 1.628      ; 1.768      ;
; 0.837  ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 1.628      ; 1.768      ;
; 0.837  ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 1.628      ; 1.768      ;
; 0.837  ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 1.628      ; 1.768      ;
; 0.837  ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 1.628      ; 1.768      ;
; 0.837  ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.000        ; 1.628      ; 1.768      ;
+--------+-----------+----------------------------------+--------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_0_125hz:clk_0_125hz|clk_0_125hz'                                                                                 ;
+--------+-----------+----------------------------------+--------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                          ; Launch Clock ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------+--------------+-------------------------------------+--------------+------------+------------+
; -0.120 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 1.708      ; 1.702      ;
; -0.120 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 1.708      ; 1.702      ;
; -0.120 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 1.708      ; 1.702      ;
; -0.120 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 1.708      ; 1.702      ;
; -0.120 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 1.708      ; 1.702      ;
; -0.120 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 1.708      ; 1.702      ;
; -0.110 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 1.708      ; 1.712      ;
; -0.110 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 1.708      ; 1.712      ;
; -0.110 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 1.708      ; 1.712      ;
; -0.110 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 1.708      ; 1.712      ;
; -0.110 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 1.708      ; 1.712      ;
; -0.110 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 1.708      ; 1.712      ;
; -0.110 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 1.708      ; 1.712      ;
; -0.110 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 1.708      ; 1.712      ;
; -0.110 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 1.708      ; 1.712      ;
; -0.110 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 1.708      ; 1.712      ;
; -0.108 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 1.709      ; 1.715      ;
; -0.108 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 1.709      ; 1.715      ;
; -0.099 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 1.709      ; 1.724      ;
; -0.099 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 1.709      ; 1.724      ;
; -0.099 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 1.709      ; 1.724      ;
; -0.099 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 1.709      ; 1.724      ;
; -0.099 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 1.709      ; 1.724      ;
; -0.099 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 1.709      ; 1.724      ;
; -0.027 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 1.707      ; 1.794      ;
; -0.027 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 1.707      ; 1.794      ;
; -0.027 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 1.707      ; 1.794      ;
; -0.027 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 1.707      ; 1.794      ;
; -0.020 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 1.707      ; 1.801      ;
; -0.020 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 1.707      ; 1.801      ;
; -0.020 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 1.707      ; 1.801      ;
; -0.020 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.000        ; 1.707      ; 1.801      ;
; 0.877  ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.708      ; 2.199      ;
; 0.877  ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.708      ; 2.199      ;
; 0.877  ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.708      ; 2.199      ;
; 0.877  ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.708      ; 2.199      ;
; 0.877  ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.708      ; 2.199      ;
; 0.877  ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.708      ; 2.199      ;
; 0.894  ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.708      ; 2.216      ;
; 0.894  ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.708      ; 2.216      ;
; 0.894  ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.708      ; 2.216      ;
; 0.894  ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.708      ; 2.216      ;
; 0.894  ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.708      ; 2.216      ;
; 0.894  ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.708      ; 2.216      ;
; 0.894  ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.708      ; 2.216      ;
; 0.894  ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.708      ; 2.216      ;
; 0.894  ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.708      ; 2.216      ;
; 0.894  ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.708      ; 2.216      ;
; 0.900  ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.709      ; 2.223      ;
; 0.900  ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.709      ; 2.223      ;
; 0.909  ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.709      ; 2.232      ;
; 0.909  ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.709      ; 2.232      ;
; 0.909  ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.709      ; 2.232      ;
; 0.909  ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.709      ; 2.232      ;
; 0.909  ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.709      ; 2.232      ;
; 0.909  ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.709      ; 2.232      ;
; 0.982  ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.707      ; 2.303      ;
; 0.982  ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.707      ; 2.303      ;
; 0.982  ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.707      ; 2.303      ;
; 0.982  ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.707      ; 2.303      ;
; 0.995  ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.707      ; 2.316      ;
; 0.995  ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.707      ; 2.316      ;
; 0.995  ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.707      ; 2.316      ;
; 0.995  ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.500       ; 1.707      ; 2.316      ;
+--------+-----------+----------------------------------+--------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50'                                                                        ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock  ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk_50 ; Rise       ; clk_50                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[10]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[11]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[12]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[13]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[14]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[15]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[16]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[17]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[18]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[19]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[20]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[21]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[22]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[23]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[24]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[25]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[26]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[9]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|clk_400hz            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[10]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[11]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[12]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[13]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[14]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[15]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[16]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[17]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[18]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[19]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[20]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[21]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[22]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[23]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[24]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[25]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[7]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[8]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[9]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|Tx                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[10]      ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[11]      ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[12]      ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[13]      ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[15]      ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[16]      ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[20]      ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[24]      ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[25]      ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[2]       ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[3]       ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; clk_0_125hz:clk_0_125hz|counter[4]       ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clr'                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clr   ; Rise       ; clr                        ;
; 0.060  ; 0.060        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[18]~9   ;
; 0.061  ; 0.061        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[20]~61  ;
; 0.062  ; 0.062        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[16]~33  ;
; 0.062  ; 0.062        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[25]~25  ;
; 0.064  ; 0.064        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[20]~61|datac ;
; 0.065  ; 0.065        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[25]~25|datac ;
; 0.066  ; 0.066        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[10]~5   ;
; 0.069  ; 0.069        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[24]~37  ;
; 0.069  ; 0.069        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[10]~5|datac  ;
; 0.069  ; 0.069        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[17]~21|dataa ;
; 0.069  ; 0.069        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[18]~9|dataa  ;
; 0.069  ; 0.069        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[8]~29|dataa  ;
; 0.070  ; 0.070        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[11]~45  ;
; 0.070  ; 0.070        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[12]~57  ;
; 0.070  ; 0.070        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[16]~33|dataa ;
; 0.070  ; 0.070        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[19]~49|dataa ;
; 0.071  ; 0.071        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[17]~21  ;
; 0.072  ; 0.072        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[24]~37|datac ;
; 0.073  ; 0.073        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[3]~41   ;
; 0.073  ; 0.073        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[9]~17   ;
; 0.073  ; 0.073        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[11]~45|datac ;
; 0.073  ; 0.073        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[12]~57|datac ;
; 0.074  ; 0.074        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[1]~13   ;
; 0.074  ; 0.074        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[2]~1    ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[3]~41|datac  ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[9]~17|datac  ;
; 0.077  ; 0.077        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[19]~49  ;
; 0.077  ; 0.077        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[8]~29   ;
; 0.077  ; 0.077        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[1]~13|datac  ;
; 0.077  ; 0.077        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[2]~1|datac   ;
; 0.090  ; 0.090        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[4]~53|datab  ;
; 0.099  ; 0.099        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[4]~53   ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; clr~input|o                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; clr~input|i                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; clr~input|i                ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; clr~input|o                ;
; 0.900  ; 0.900        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[4]~53   ;
; 0.910  ; 0.910        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[4]~53|datab  ;
; 0.921  ; 0.921        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[17]~21  ;
; 0.922  ; 0.922        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[19]~49  ;
; 0.923  ; 0.923        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[8]~29   ;
; 0.923  ; 0.923        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[1]~13|datac  ;
; 0.923  ; 0.923        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[2]~1|datac   ;
; 0.923  ; 0.923        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[3]~41|datac  ;
; 0.924  ; 0.924        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[9]~17|datac  ;
; 0.926  ; 0.926        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[1]~13   ;
; 0.926  ; 0.926        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[2]~1    ;
; 0.926  ; 0.926        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[3]~41   ;
; 0.927  ; 0.927        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[9]~17   ;
; 0.927  ; 0.927        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[11]~45|datac ;
; 0.927  ; 0.927        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[12]~57|datac ;
; 0.927  ; 0.927        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[24]~37|datac ;
; 0.930  ; 0.930        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[11]~45  ;
; 0.930  ; 0.930        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[12]~57  ;
; 0.930  ; 0.930        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[24]~37  ;
; 0.930  ; 0.930        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[10]~5|datac  ;
; 0.930  ; 0.930        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[16]~33|dataa ;
; 0.930  ; 0.930        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[17]~21|dataa ;
; 0.930  ; 0.930        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[18]~9|dataa  ;
; 0.930  ; 0.930        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[19]~49|dataa ;
; 0.930  ; 0.930        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[8]~29|dataa  ;
; 0.931  ; 0.931        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[16]~33  ;
; 0.933  ; 0.933        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[10]~5   ;
; 0.935  ; 0.935        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[18]~9   ;
; 0.935  ; 0.935        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[20]~61|datac ;
; 0.935  ; 0.935        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[25]~25|datac ;
; 0.938  ; 0.938        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[20]~61  ;
; 0.938  ; 0.938        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[25]~25  ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_0_125hz:clk_0_125hz|clk_0_125hz'                                                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+-------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                               ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+-----------------+-------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[0]                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[10]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[11]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[12]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[13]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[14]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[15]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[1]                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[2]                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[3]                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[4]                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[5]                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[6]                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[7]                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[8]                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; lfsr:lfsr|q[9]                                                                                                                                     ;
; 0.185  ; 0.415        ; 0.230          ; Low Pulse Width ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 0.185  ; 0.415        ; 0.230          ; Low Pulse Width ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg         ;
; 0.186  ; 0.416        ; 0.230          ; Low Pulse Width ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ;
; 0.186  ; 0.416        ; 0.230          ; Low Pulse Width ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg         ;
; 0.187  ; 0.417        ; 0.230          ; Low Pulse Width ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 0.187  ; 0.417        ; 0.230          ; Low Pulse Width ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ;
+--------+--------------+----------------+-----------------+-------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_400hz:clk_400hz|clk_400hz'                                                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                         ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ;
; 0.184  ; 0.414        ; 0.230          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                             ;
; 0.184  ; 0.414        ; 0.230          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                             ;
; 0.184  ; 0.414        ; 0.230          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                             ;
; 0.184  ; 0.414        ; 0.230          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                             ;
; 0.184  ; 0.414        ; 0.230          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ;
; 0.186  ; 0.416        ; 0.230          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                             ;
; 0.186  ; 0.416        ; 0.230          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                             ;
; 0.186  ; 0.416        ; 0.230          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                             ;
; 0.186  ; 0.416        ; 0.230          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                             ;
; 0.186  ; 0.416        ; 0.230          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Wrreq     ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.824 ; 2.601 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; clr       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.566 ; 1.010 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; Rdreq     ; clk_400hz:clk_400hz|clk_400hz       ; 1.839 ; 2.561 ; Rise       ; clk_400hz:clk_400hz|clk_400hz       ;
; Wr_en     ; clk_50                              ; 1.717 ; 2.333 ; Rise       ; clk_50                              ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Wrreq     ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.764 ; -1.418 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; clr       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.053  ; -0.370 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; Rdreq     ; clk_400hz:clk_400hz|clk_400hz       ; -0.686 ; -1.346 ; Rise       ; clk_400hz:clk_400hz|clk_400hz       ;
; Wr_en     ; clk_50                              ; -0.923 ; -1.588 ; Rise       ; clk_50                              ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+------------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port  ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+------------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Fifo_full  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 6.210 ; 5.904 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; out1[*]    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 7.461 ; 7.631 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[0]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 6.766 ; 6.889 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[1]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 7.461 ; 7.631 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[2]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 6.870 ; 7.216 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[3]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 5.984 ; 5.992 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[4]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 6.049 ; 5.967 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[5]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 7.425 ; 7.596 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[6]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 6.517 ; 6.390 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; out2[*]    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 5.818 ; 5.836 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[0]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 5.055 ; 5.208 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[1]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.722 ; 4.825 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[2]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.795 ; 4.791 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[3]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.911 ; 5.016 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[4]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.566 ; 4.750 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[5]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 5.612 ; 5.836 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[6]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 5.818 ; 5.670 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; out3[*]    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.794 ; 4.852 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[0]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.585 ; 4.627 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[1]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.624 ; 4.691 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[2]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.792 ; 4.838 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[3]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.651 ; 4.715 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[4]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.666 ; 4.852 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[5]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.748 ; 4.847 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[6]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.794 ; 4.726 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; out4[*]    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 5.851 ; 5.984 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[0]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.763 ; 4.877 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[1]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.715 ; 4.822 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[2]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 5.851 ; 5.984 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[3]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.667 ; 4.750 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[4]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.901 ; 5.087 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[5]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.589 ; 4.674 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[6]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 5.030 ; 4.939 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; Fifo_empty ; clk_400hz:clk_400hz|clk_400hz       ; 7.421 ; 7.045 ; Rise       ; clk_400hz:clk_400hz|clk_400hz       ;
; Tx         ; clk_50                              ; 6.521 ; 6.133 ; Rise       ; clk_50                              ;
; Tx_busy    ; clk_50                              ; 4.187 ; 4.324 ; Rise       ; clk_50                              ;
+------------+-------------------------------------+-------+-------+------------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+------------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port  ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+------------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Fifo_full  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 5.211 ; 4.975 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; out1[*]    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 5.359 ; 5.391 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[0]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 6.111 ; 6.271 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[1]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 6.828 ; 6.992 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[2]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 6.347 ; 6.545 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[3]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 5.359 ; 5.391 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[4]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 5.456 ; 5.469 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[5]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 6.787 ; 6.948 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[6]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 5.875 ; 5.766 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; out2[*]    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.076 ; 4.218 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[0]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.467 ; 4.582 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[1]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.131 ; 4.218 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[2]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.199 ; 4.289 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[3]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.292 ; 4.413 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[4]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.076 ; 4.218 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[5]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 5.109 ; 5.249 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[6]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 5.232 ; 5.097 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; out3[*]    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 3.866 ; 3.943 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[0]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.015 ; 4.064 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[1]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 3.866 ; 3.943 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[2]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.135 ; 4.139 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[3]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.073 ; 4.151 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[4]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.084 ; 4.221 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[5]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.082 ; 4.213 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[6]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.239 ; 4.184 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; out4[*]    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.230 ; 4.313 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[0]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.337 ; 4.434 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[1]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.279 ; 4.446 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[2]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 5.476 ; 5.637 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[3]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.230 ; 4.318 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[4]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.609 ; 4.709 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[5]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.242 ; 4.313 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[6]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.652 ; 4.562 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; Fifo_empty ; clk_400hz:clk_400hz|clk_400hz       ; 6.527 ; 6.166 ; Rise       ; clk_400hz:clk_400hz|clk_400hz       ;
; Tx         ; clk_50                              ; 6.326 ; 5.952 ; Rise       ; clk_50                              ;
; Tx_busy    ; clk_50                              ; 4.047 ; 4.178 ; Rise       ; clk_50                              ;
+------------+-------------------------------------+-------+-------+------------+-------------------------------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                               ; Synchronization Node                                                                                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ; Not Calculated       ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.899         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ;                ;              ;                  ; -0.173       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[8] ;                ;              ;                  ; -0.726       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.792         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ;                ;              ;                  ; -0.069       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[5] ;                ;              ;                  ; -0.723       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.759         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ;                ;              ;                  ; 0.138        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ;                ;              ;                  ; -0.897       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.702         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ;                ;              ;                  ; 0.114        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ;                ;              ;                  ; -0.816       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.701         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;                ;              ;                  ; 0.282        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ;                ;              ;                  ; -0.983       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.507         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;                ;              ;                  ; 0.225        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ;                ;              ;                  ; -0.732       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.497         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;                ;              ;                  ; 0.241        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ;                ;              ;                  ; -0.738       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.462         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;                ;              ;                  ; 0.285        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ;                ;              ;                  ; -0.747       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.427         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;                ;              ;                  ; 0.316        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ;                ;              ;                  ; -0.743       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.420         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;                ;              ;                  ; 0.229        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ;                ;              ;                  ; -0.649       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.405         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ;                ;              ;                  ; 0.490        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ;                ;              ;                  ; -0.895       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.352         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;                ;              ;                  ; 0.226        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ;                ;              ;                  ; -0.578       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.331         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ;                ;              ;                  ; 0.480        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ;                ;              ;                  ; -0.811       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.316         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;                ;              ;                  ; 0.574        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ;                ;              ;                  ; -0.890       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.274         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;                ;              ;                  ; 0.251        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ;                ;              ;                  ; -0.525       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.251         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ;                ;              ;                  ; 0.421        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ;                ;              ;                  ; -0.672       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.228         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ;                ;              ;                  ; 0.413        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[7] ;                ;              ;                  ; -0.641       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.211         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;                ;              ;                  ; 0.575        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ;                ;              ;                  ; -0.786       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.157         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ;                ;              ;                  ; 0.411        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[3] ;                ;              ;                  ; -0.568       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.142         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ;                ;              ;                  ; 0.509        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[1] ;                ;              ;                  ; -0.651       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                 ;
+--------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                     ; -3.861   ; -0.083 ; -0.289   ; -0.120  ; -3.000              ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz ; -2.816   ; -0.083 ; -0.289   ; -0.120  ; -2.693              ;
;  clk_400hz:clk_400hz|clk_400hz       ; -3.069   ; 0.184  ; N/A      ; N/A     ; -2.693              ;
;  clk_50                              ; -3.861   ; 0.070  ; N/A      ; N/A     ; -3.000              ;
;  clr                                 ; -3.031   ; 0.947  ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                      ; -382.178 ; -0.083 ; -6.7     ; -2.818  ; -318.938            ;
;  clk_0_125hz:clk_0_125hz|clk_0_125hz ; -99.408  ; -0.083 ; -6.700   ; -2.818  ; -126.668            ;
;  clk_400hz:clk_400hz|clk_400hz       ; -100.570 ; 0.000  ; N/A      ; N/A     ; -86.040             ;
;  clk_50                              ; -139.680 ; 0.000  ; N/A      ; N/A     ; -103.230            ;
;  clr                                 ; -42.520  ; 0.000  ; N/A      ; N/A     ; -3.000              ;
+--------------------------------------+----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Wrreq     ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 3.834 ; 4.262 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; clr       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 1.112 ; 1.117 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; Rdreq     ; clk_400hz:clk_400hz|clk_400hz       ; 3.879 ; 4.229 ; Rise       ; clk_400hz:clk_400hz|clk_400hz       ;
; Wr_en     ; clk_50                              ; 3.495 ; 3.889 ; Rise       ; clk_50                              ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Wrreq     ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; -0.764 ; -1.418 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; clr       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 0.053  ; -0.153 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; Rdreq     ; clk_400hz:clk_400hz|clk_400hz       ; -0.686 ; -1.346 ; Rise       ; clk_400hz:clk_400hz|clk_400hz       ;
; Wr_en     ; clk_50                              ; -0.923 ; -1.588 ; Rise       ; clk_50                              ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                 ;
+------------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Data Port  ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                     ;
+------------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Fifo_full  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 11.767 ; 11.598 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; out1[*]    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 13.696 ; 13.731 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[0]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 12.676 ; 12.745 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[1]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 13.696 ; 13.731 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[2]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 13.249 ; 13.281 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[3]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 11.253 ; 11.185 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[4]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 11.354 ; 11.309 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[5]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 13.638 ; 13.671 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[6]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 12.049 ; 12.083 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; out2[*]    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 10.655 ; 10.650 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[0]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 9.839  ; 9.818  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[1]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 9.122  ; 9.108  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[2]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 9.303  ; 9.178  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[3]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 9.514  ; 9.438  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[4]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.994  ; 8.962  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[5]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 10.655 ; 10.650 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[6]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 10.628 ; 10.601 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; out3[*]    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 9.192  ; 9.135  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[0]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.818  ; 8.692  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[1]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.880  ; 8.788  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[2]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 9.192  ; 9.101  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[3]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.929  ; 8.843  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[4]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 9.189  ; 9.135  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[5]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 9.123  ; 9.096  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[6]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.971  ; 9.084  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; out4[*]    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 10.901 ; 10.904 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[0]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 9.231  ; 9.165  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[1]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 9.169  ; 9.125  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[2]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 10.901 ; 10.904 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[3]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 9.093  ; 9.016  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[4]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 9.612  ; 9.501  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[5]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 8.822  ; 8.774  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[6]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 9.419  ; 9.552  ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; Fifo_empty ; clk_400hz:clk_400hz|clk_400hz       ; 13.944 ; 13.974 ; Rise       ; clk_400hz:clk_400hz|clk_400hz       ;
; Tx         ; clk_50                              ; 11.646 ; 11.353 ; Rise       ; clk_50                              ;
; Tx_busy    ; clk_50                              ; 8.033  ; 8.011  ; Rise       ; clk_50                              ;
+------------+-------------------------------------+--------+--------+------------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+------------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port  ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+------------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Fifo_full  ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 5.211 ; 4.975 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; out1[*]    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 5.359 ; 5.391 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[0]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 6.111 ; 6.271 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[1]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 6.828 ; 6.992 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[2]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 6.347 ; 6.545 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[3]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 5.359 ; 5.391 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[4]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 5.456 ; 5.469 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[5]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 6.787 ; 6.948 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out1[6]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 5.875 ; 5.766 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; out2[*]    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.076 ; 4.218 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[0]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.467 ; 4.582 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[1]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.131 ; 4.218 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[2]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.199 ; 4.289 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[3]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.292 ; 4.413 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[4]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.076 ; 4.218 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[5]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 5.109 ; 5.249 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out2[6]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 5.232 ; 5.097 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; out3[*]    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 3.866 ; 3.943 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[0]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.015 ; 4.064 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[1]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 3.866 ; 3.943 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[2]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.135 ; 4.139 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[3]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.073 ; 4.151 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[4]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.084 ; 4.221 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[5]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.082 ; 4.213 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out3[6]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.239 ; 4.184 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; out4[*]    ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.230 ; 4.313 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[0]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.337 ; 4.434 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[1]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.279 ; 4.446 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[2]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 5.476 ; 5.637 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[3]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.230 ; 4.318 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[4]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.609 ; 4.709 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[5]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.242 ; 4.313 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
;  out4[6]   ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 4.652 ; 4.562 ; Rise       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ;
; Fifo_empty ; clk_400hz:clk_400hz|clk_400hz       ; 6.527 ; 6.166 ; Rise       ; clk_400hz:clk_400hz|clk_400hz       ;
; Tx         ; clk_50                              ; 6.326 ; 5.952 ; Rise       ; clk_50                              ;
; Tx_busy    ; clk_50                              ; 4.047 ; 4.178 ; Rise       ; clk_50                              ;
+------------+-------------------------------------+-------+-------+------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Fifo_empty    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Fifo_full     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Tx            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Tx_busy       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Rdreq                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Wrreq                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clr                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Wr_en                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Fifo_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Fifo_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; out1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; out1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; out2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; out3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; out4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Fifo_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; out1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; out1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; out2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; out3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; out4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Fifo_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; out1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; out1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; out2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; out3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; out4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                       ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 834      ; 0        ; 0        ; 0        ;
; clk_400hz:clk_400hz|clk_400hz       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 10       ; 0        ; 0        ; 0        ;
; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 16       ; 48       ; 0        ; 0        ;
; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50                              ; 1        ; 1        ; 0        ; 0        ;
; clk_50                              ; clk_50                              ; 1605     ; 0        ; 0        ; 0        ;
; clk_400hz:clk_400hz|clk_400hz       ; clk_50                              ; 9        ; 1        ; 0        ; 0        ;
; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_400hz:clk_400hz|clk_400hz       ; 10       ; 0        ; 0        ; 0        ;
; clk_400hz:clk_400hz|clk_400hz       ; clk_400hz:clk_400hz|clk_400hz       ; 880      ; 0        ; 0        ; 0        ;
; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr                                 ; 0        ; 0        ; 16       ; 0        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 834      ; 0        ; 0        ; 0        ;
; clk_400hz:clk_400hz|clk_400hz       ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 10       ; 0        ; 0        ; 0        ;
; clr                                 ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 16       ; 48       ; 0        ; 0        ;
; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_50                              ; 1        ; 1        ; 0        ; 0        ;
; clk_50                              ; clk_50                              ; 1605     ; 0        ; 0        ; 0        ;
; clk_400hz:clk_400hz|clk_400hz       ; clk_50                              ; 9        ; 1        ; 0        ; 0        ;
; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clk_400hz:clk_400hz|clk_400hz       ; 10       ; 0        ; 0        ; 0        ;
; clk_400hz:clk_400hz|clk_400hz       ; clk_400hz:clk_400hz|clk_400hz       ; 880      ; 0        ; 0        ; 0        ;
; clk_0_125hz:clk_0_125hz|clk_0_125hz ; clr                                 ; 0        ; 0        ; 16       ; 0        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                           ;
+------------+-------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------------------------------+----------+----------+----------+----------+
; clr        ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 32       ; 32       ; 0        ; 0        ;
+------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------+
; Removal Transfers                                                                            ;
+------------+-------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------------------------------+----------+----------+----------+----------+
; clr        ; clk_0_125hz:clk_0_125hz|clk_0_125hz ; 32       ; 32       ; 0        ; 0        ;
+------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 79    ; 79   ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 154   ; 154  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File FIFO.qip not found
    Info (125063): set_global_assignment -name QIP_FILE FIFO.qip
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Wed May 31 18:21:28 2023
Info: Command: quartus_sta Display -c Display
Info: qsta_default_script.tcl version: #3
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_hfg1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_b09:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_a09:dffpipe12|dffe13a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Display.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_400hz:clk_400hz|clk_400hz clk_400hz:clk_400hz|clk_400hz
    Info (332105): create_clock -period 1.000 -name clk_50 clk_50
    Info (332105): create_clock -period 1.000 -name clk_0_125hz:clk_0_125hz|clk_0_125hz clk_0_125hz:clk_0_125hz|clk_0_125hz
    Info (332105): create_clock -period 1.000 -name clr clr
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.861
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.861            -139.680 clk_50 
    Info (332119):    -3.069            -100.570 clk_400hz:clk_400hz|clk_400hz 
    Info (332119):    -3.031             -42.520 clr 
    Info (332119):    -2.816             -99.408 clk_0_125hz:clk_0_125hz|clk_0_125hz 
Info (332146): Worst-case hold slack is 0.059
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.059               0.000 clk_0_125hz:clk_0_125hz|clk_0_125hz 
    Info (332119):     0.392               0.000 clk_50 
    Info (332119):     0.405               0.000 clk_400hz:clk_400hz|clk_400hz 
    Info (332119):     2.103               0.000 clr 
Info (332146): Worst-case recovery slack is -0.246
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.246              -2.760 clk_0_125hz:clk_0_125hz|clk_0_125hz 
Info (332146): Worst-case removal slack is -0.073
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.073              -0.934 clk_0_125hz:clk_0_125hz|clk_0_125hz 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -103.230 clk_50 
    Info (332119):    -3.000              -3.000 clr 
    Info (332119):    -2.693            -126.668 clk_0_125hz:clk_0_125hz|clk_0_125hz 
    Info (332119):    -2.693             -86.040 clk_400hz:clk_400hz|clk_400hz 
Info (332114): Report Metastability: Found 20 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.465
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.465            -119.046 clk_50 
    Info (332119):    -2.704             -87.980 clk_400hz:clk_400hz|clk_400hz 
    Info (332119):    -2.661             -37.224 clr 
    Info (332119):    -2.495             -83.820 clk_0_125hz:clk_0_125hz|clk_0_125hz 
Info (332146): Worst-case hold slack is 0.136
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.136               0.000 clk_0_125hz:clk_0_125hz|clk_0_125hz 
    Info (332119):     0.352               0.000 clk_50 
    Info (332119):     0.357               0.000 clk_400hz:clk_400hz|clk_400hz 
    Info (332119):     1.917               0.000 clr 
Info (332146): Worst-case recovery slack is -0.200
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.200              -1.968 clk_0_125hz:clk_0_125hz|clk_0_125hz 
Info (332146): Worst-case removal slack is 0.056
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.056               0.000 clk_0_125hz:clk_0_125hz|clk_0_125hz 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -103.230 clk_50 
    Info (332119):    -3.000              -3.000 clr 
    Info (332119):    -2.649            -126.404 clk_0_125hz:clk_0_125hz|clk_0_125hz 
    Info (332119):    -2.649             -85.600 clk_400hz:clk_400hz|clk_400hz 
Info (332114): Report Metastability: Found 20 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.445
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.445             -30.165 clk_50 
    Info (332119):    -1.043             -21.884 clk_0_125hz:clk_0_125hz|clk_0_125hz 
    Info (332119):    -0.987             -28.938 clk_400hz:clk_400hz|clk_400hz 
    Info (332119):    -0.955             -11.976 clr 
Info (332146): Worst-case hold slack is -0.083
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.083              -0.083 clk_0_125hz:clk_0_125hz|clk_0_125hz 
    Info (332119):     0.070               0.000 clk_50 
    Info (332119):     0.184               0.000 clk_400hz:clk_400hz|clk_400hz 
    Info (332119):     0.947               0.000 clr 
Info (332146): Worst-case recovery slack is -0.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.289              -6.700 clk_0_125hz:clk_0_125hz|clk_0_125hz 
Info (332146): Worst-case removal slack is -0.120
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.120              -2.818 clk_0_125hz:clk_0_125hz|clk_0_125hz 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -86.090 clk_50 
    Info (332119):    -3.000              -3.000 clr 
    Info (332119):    -1.000             -92.000 clk_0_125hz:clk_0_125hz|clk_0_125hz 
    Info (332119):    -1.000             -56.000 clk_400hz:clk_400hz|clk_400hz 
Info (332114): Report Metastability: Found 20 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4882 megabytes
    Info: Processing ended: Wed May 31 18:21:32 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


