// Seed: 1526663445
module module_0;
  logic [7:0] id_1;
  wire id_2 = id_1[-1];
endmodule
module module_1 (
    output wire id_0,
    output tri0 id_1,
    input wor id_2,
    input wire id_3,
    input wire id_4,
    input tri0 id_5,
    input supply0 id_6,
    input tri1 id_7,
    output wire id_8,
    output tri0 id_9
);
  wire  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ;
  logic id_47;
  ;
  module_0 modCall_1 ();
  assign id_36 = 1 ? id_32 : id_14;
endmodule
