<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element clk_50
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element read_master
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element sdram_controller
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element sdram_controller.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element write_master
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="EP4CE115F29C7" />
 <parameter name="deviceFamily" value="Cyclone IV E" />
 <parameter name="deviceSpeedGrade" value="7" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="SDRAM_Avalon_MM.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk_50" internal="clk_50.clk_in" type="clock" dir="end" />
 <interface
   name="read_master_control"
   internal="read_master.control"
   type="conduit"
   dir="end" />
 <interface
   name="read_master_user"
   internal="read_master.user"
   type="conduit"
   dir="end" />
 <interface name="reset" internal="clk_50.clk_in_reset" type="reset" dir="end" />
 <interface
   name="sdram_controller_wire"
   internal="sdram_controller.wire"
   type="conduit"
   dir="end" />
 <interface
   name="write_master_control"
   internal="write_master.control"
   type="conduit"
   dir="end" />
 <interface
   name="write_master_user"
   internal="write_master.user"
   type="conduit"
   dir="end" />
 <module name="clk_50" kind="clock_source" version="16.1" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module name="read_master" kind="master_template" version="1.0" enabled="1">
  <parameter name="ADDRESS_WIDTH" value="32" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="BURST_CAPABLE" value="1" />
  <parameter name="BURST_COUNT_WIDTH" value="2" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="FIFO_DEPTH" value="128" />
  <parameter name="FIFO_DEPTH_LOG2" value="7" />
  <parameter name="MASTER_DIRECTION" value="0" />
  <parameter name="MAXIMUM_BURST_COUNT" value="2" />
  <parameter name="MEMORY_BASED_FIFO" value="1" />
 </module>
 <module
   name="sdram_controller"
   kind="altera_avalon_new_sdram_controller"
   version="16.1"
   enabled="1">
  <parameter name="TAC" value="5.5" />
  <parameter name="TMRD" value="3" />
  <parameter name="TRCD" value="20.0" />
  <parameter name="TRFC" value="70.0" />
  <parameter name="TRP" value="20.0" />
  <parameter name="TWR" value="14.0" />
  <parameter name="casLatency" value="3" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="columnWidth" value="10" />
  <parameter name="componentName">$${FILENAME}_sdram_controller</parameter>
  <parameter name="dataWidth" value="32" />
  <parameter name="generateSimulationModel" value="false" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="initRefreshCommands" value="2" />
  <parameter name="masteredTristateBridgeSlave" value="0" />
  <parameter name="model">single_Micron_MT48LC4M32B2_7_chip</parameter>
  <parameter name="numberOfBanks" value="4" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <parameter name="powerUpDelay" value="200.0" />
  <parameter name="refreshPeriod" value="7.8125" />
  <parameter name="registerDataIn" value="true" />
  <parameter name="rowWidth" value="13" />
 </module>
 <module name="write_master" kind="master_template" version="1.0" enabled="1">
  <parameter name="ADDRESS_WIDTH" value="32" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="BURST_CAPABLE" value="1" />
  <parameter name="BURST_COUNT_WIDTH" value="2" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="FIFO_DEPTH" value="128" />
  <parameter name="FIFO_DEPTH_LOG2" value="7" />
  <parameter name="MASTER_DIRECTION" value="1" />
  <parameter name="MAXIMUM_BURST_COUNT" value="2" />
  <parameter name="MEMORY_BASED_FIFO" value="1" />
 </module>
 <connection
   kind="avalon"
   version="16.1"
   start="write_master.avalon_master"
   end="sdram_controller.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.1"
   start="read_master.avalon_master"
   end="sdram_controller.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="16.1"
   start="clk_50.clk"
   end="sdram_controller.clk" />
 <connection
   kind="clock"
   version="16.1"
   start="clk_50.clk"
   end="write_master.clock_reset" />
 <connection
   kind="clock"
   version="16.1"
   start="clk_50.clk"
   end="read_master.clock_reset" />
 <connection
   kind="reset"
   version="16.1"
   start="clk_50.clk_reset"
   end="write_master.clock_reset_reset" />
 <connection
   kind="reset"
   version="16.1"
   start="clk_50.clk_reset"
   end="read_master.clock_reset_reset" />
 <connection
   kind="reset"
   version="16.1"
   start="clk_50.clk_reset"
   end="sdram_controller.reset" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
