ARM GAS  /tmp/ccWUdcCs.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  23              	MX_GPIO_Init:
  24              	.LFB252:
  25              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include "servo.h"
  25:Core/Src/main.c **** #include "squeaker.h"
  26:Core/Src/main.c **** #include "stdlib.h"
  27:Core/Src/main.c **** #include "quaternion_lib.h"
  28:Core/Src/main.c **** #include "giro_driver.h"
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** #include "stm32f0xx_ll_rcc.h"
  31:Core/Src/main.c **** #include "stm32f0xx_ll_system.h"
  32:Core/Src/main.c **** #include "stm32f0xx_ll_bus.h"
  33:Core/Src/main.c **** #include "stm32f0xx_ll_gpio.h"
ARM GAS  /tmp/ccWUdcCs.s 			page 2


  34:Core/Src/main.c **** #include "stm32f0xx_ll_exti.h"
  35:Core/Src/main.c **** #include "stm32f0xx_ll_utils.h"
  36:Core/Src/main.c **** #include "stm32f0xx_ll_cortex.h"
  37:Core/Src/main.c **** /* USER CODE END Includes */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* USER CODE END PTD */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  45:Core/Src/main.c **** /* USER CODE BEGIN PD */
  46:Core/Src/main.c **** /* USER CODE END PD */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  49:Core/Src/main.c **** /* USER CODE BEGIN PM */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* USER CODE END PM */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  54:Core/Src/main.c ****  I2C_HandleTypeDef hi2c1;
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** TIM_HandleTypeDef htim1;
  57:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* USER CODE BEGIN PV */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* USER CODE END PV */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  64:Core/Src/main.c **** void SystemClock_Config(void);
  65:Core/Src/main.c **** static void MX_GPIO_Init(void);
  66:Core/Src/main.c **** static void MX_I2C1_Init(void);
  67:Core/Src/main.c **** static void MX_TIM1_Init(void);
  68:Core/Src/main.c **** static void MX_TIM2_Init(void);
  69:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** /* USER CODE END PFP */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  74:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  75:Core/Src/main.c **** int8_t button_status = 0;
  76:Core/Src/main.c **** 
  77:Core/Src/main.c **** const uint64_t sis_tik_frik = 1000;
  78:Core/Src/main.c **** 
  79:Core/Src/main.c **** uint64_t button_delay_counter = 0;
  80:Core/Src/main.c **** 
  81:Core/Src/main.c **** uint16_t number = 0;
  82:Core/Src/main.c **** 
  83:Core/Src/main.c **** #define BUTTON_DELAY 1
  84:Core/Src/main.c **** 
  85:Core/Src/main.c **** #define BUTTON_PUSH 1
  86:Core/Src/main.c **** 
  87:Core/Src/main.c **** #define BUTTON_PUSHED 1 << 1
  88:Core/Src/main.c **** 
  89:Core/Src/main.c **** /* USER CODE END 0 */
  90:Core/Src/main.c **** 
ARM GAS  /tmp/ccWUdcCs.s 			page 3


  91:Core/Src/main.c **** /**
  92:Core/Src/main.c ****   * @brief  The application entry point.
  93:Core/Src/main.c ****   * @retval int
  94:Core/Src/main.c ****   */
  95:Core/Src/main.c **** int main(void)
  96:Core/Src/main.c **** {
  97:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* USER CODE END 1 */
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 102:Core/Src/main.c **** 
 103:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 104:Core/Src/main.c ****   HAL_Init();
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****   /* USER CODE END Init */
 109:Core/Src/main.c **** 
 110:Core/Src/main.c ****   /* Configure the system clock */
 111:Core/Src/main.c ****   SystemClock_Config();
 112:Core/Src/main.c **** 
 113:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 114:Core/Src/main.c ****   /* USER CODE END SysInit */
 115:Core/Src/main.c **** 
 116:Core/Src/main.c ****   /* Initialize all configured peripherals */
 117:Core/Src/main.c ****   MX_GPIO_Init();
 118:Core/Src/main.c ****   MX_I2C1_Init();
 119:Core/Src/main.c ****   MX_TIM1_Init();
 120:Core/Src/main.c ****   MX_TIM2_Init();
 121:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 122:Core/Src/main.c **** 
 123:Core/Src/main.c ****   //LL_GPIO_TogglePin(GPIOC, LL_GPIO_PIN_9);
 124:Core/Src/main.c ****   /*
 125:Core/Src/main.c ****   uint16_t pin_mask = LL_GPIO_ReadOutputPort(GPIOC);
 126:Core/Src/main.c **** 	pin_mask = pin_mask & (~LL_GPIO_PIN_9);
 127:Core/Src/main.c **** 	pin_mask = pin_mask | LL_GPIO_PIN_9;
 128:Core/Src/main.c ****   LL_GPIO_WriteOutputPort(GPIOC, pin_mask);
 129:Core/Src/main.c ****   */
 130:Core/Src/main.c ****   giro_config(&hi2c1);
 131:Core/Src/main.c **** 		/*
 132:Core/Src/main.c ****     uint16_t pin_mask = LL_GPIO_ReadOutputPort(GPIOC);
 133:Core/Src/main.c **** 		pin_mask = pin_mask & (~LL_GPIO_PIN_9);
 134:Core/Src/main.c **** 		pin_mask = pin_mask | LL_GPIO_PIN_9;
 135:Core/Src/main.c ****     LL_GPIO_WriteOutputPort(GPIOC, pin_mask);
 136:Core/Src/main.c ****     */
 137:Core/Src/main.c ****   //LL_GPIO_TogglePin(GPIOC, LL_GPIO_PIN_9);
 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****   htim1.Instance->CCR4 = 0;
 140:Core/Src/main.c ****   htim2.Instance->CCR1 = 10;
 141:Core/Src/main.c ****   htim2.Instance->CCR2 = 10;
 142:Core/Src/main.c ****   htim2.Instance->CCR3 = 10;
 143:Core/Src/main.c **** 
 144:Core/Src/main.c ****   HAL_TIM_PWM_Start (&htim1, TIM_CHANNEL_4);
 145:Core/Src/main.c ****   HAL_TIM_PWM_Start (&htim2, TIM_CHANNEL_1);
 146:Core/Src/main.c ****   HAL_TIM_PWM_Start (&htim2, TIM_CHANNEL_2);
 147:Core/Src/main.c ****   HAL_TIM_PWM_Start (&htim2, TIM_CHANNEL_3);
ARM GAS  /tmp/ccWUdcCs.s 			page 4


 148:Core/Src/main.c ****   /* USER CODE END 2 */
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****   /* Infinite loop */
 151:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 152:Core/Src/main.c **** 
 153:Core/Src/main.c ****   //500
 154:Core/Src/main.c ****   //1300
 155:Core/Src/main.c ****   while (1)
 156:Core/Src/main.c ****   {
 157:Core/Src/main.c ****     /* USER CODE END WHILE */
 158:Core/Src/main.c **** 
 159:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 160:Core/Src/main.c ****   }
 161:Core/Src/main.c ****   /* USER CODE END 3 */
 162:Core/Src/main.c **** }
 163:Core/Src/main.c **** 
 164:Core/Src/main.c **** /**
 165:Core/Src/main.c ****   * @brief System Clock Configuration
 166:Core/Src/main.c ****   * @retval None
 167:Core/Src/main.c ****   */
 168:Core/Src/main.c **** void SystemClock_Config(void)
 169:Core/Src/main.c **** {
 170:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 171:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 172:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 173:Core/Src/main.c **** 
 174:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 175:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 176:Core/Src/main.c ****   */
 177:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 178:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 179:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 180:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 181:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 182:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 183:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 184:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 185:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 186:Core/Src/main.c ****   {
 187:Core/Src/main.c ****     Error_Handler();
 188:Core/Src/main.c ****   }
 189:Core/Src/main.c **** 
 190:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 191:Core/Src/main.c ****   */
 192:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 193:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 194:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 195:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 196:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 197:Core/Src/main.c **** 
 198:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 199:Core/Src/main.c ****   {
 200:Core/Src/main.c ****     Error_Handler();
 201:Core/Src/main.c ****   }
 202:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 203:Core/Src/main.c ****   PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 204:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
ARM GAS  /tmp/ccWUdcCs.s 			page 5


 205:Core/Src/main.c ****   {
 206:Core/Src/main.c ****     Error_Handler();
 207:Core/Src/main.c ****   }
 208:Core/Src/main.c **** 
 209:Core/Src/main.c ****   HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 210:Core/Src/main.c ****   HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 211:Core/Src/main.c ****   HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 212:Core/Src/main.c **** }
 213:Core/Src/main.c **** /**
 214:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 215:Core/Src/main.c ****   * @param None
 216:Core/Src/main.c ****   * @retval None
 217:Core/Src/main.c ****   */
 218:Core/Src/main.c **** static void MX_I2C1_Init(void)
 219:Core/Src/main.c **** {
 220:Core/Src/main.c **** 
 221:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 222:Core/Src/main.c **** 
 223:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 224:Core/Src/main.c **** 
 225:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 226:Core/Src/main.c **** 
 227:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 228:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 229:Core/Src/main.c ****   hi2c1.Init.Timing = 0x0000020B;
 230:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 231:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 232:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 233:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 234:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 235:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 236:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 237:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 238:Core/Src/main.c ****   {
 239:Core/Src/main.c ****     Error_Handler();
 240:Core/Src/main.c ****   }
 241:Core/Src/main.c **** 
 242:Core/Src/main.c ****   /** Configure Analogue filter
 243:Core/Src/main.c ****   */
 244:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 245:Core/Src/main.c ****   {
 246:Core/Src/main.c ****     Error_Handler();
 247:Core/Src/main.c ****   }
 248:Core/Src/main.c **** 
 249:Core/Src/main.c ****   /** Configure Digital filter
 250:Core/Src/main.c ****   */
 251:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 252:Core/Src/main.c ****   {
 253:Core/Src/main.c ****     Error_Handler();
 254:Core/Src/main.c ****   }
 255:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 256:Core/Src/main.c **** 
 257:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 258:Core/Src/main.c **** 
 259:Core/Src/main.c **** }
 260:Core/Src/main.c **** 
 261:Core/Src/main.c **** /**
ARM GAS  /tmp/ccWUdcCs.s 			page 6


 262:Core/Src/main.c ****   * @brief TIM1 Initialization Function
 263:Core/Src/main.c ****   * @param None
 264:Core/Src/main.c ****   * @retval None
 265:Core/Src/main.c ****   */
 266:Core/Src/main.c **** static void MX_TIM1_Init(void)
 267:Core/Src/main.c **** {
 268:Core/Src/main.c **** 
 269:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 0 */
 270:Core/Src/main.c **** 
 271:Core/Src/main.c ****   /* USER CODE END TIM1_Init 0 */
 272:Core/Src/main.c **** 
 273:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 274:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 275:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 276:Core/Src/main.c **** 
 277:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 1 */
 278:Core/Src/main.c **** 
 279:Core/Src/main.c ****   /* USER CODE END TIM1_Init 1 */
 280:Core/Src/main.c ****   htim1.Instance = TIM1;
 281:Core/Src/main.c ****   htim1.Init.Prescaler = 48;
 282:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 283:Core/Src/main.c ****   htim1.Init.Period = 1000;
 284:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 285:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 286:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 287:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 288:Core/Src/main.c ****   {
 289:Core/Src/main.c ****     Error_Handler();
 290:Core/Src/main.c ****   }
 291:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 292:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 293:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 294:Core/Src/main.c ****   {
 295:Core/Src/main.c ****     Error_Handler();
 296:Core/Src/main.c ****   }
 297:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 298:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 299:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 300:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 301:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 302:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 303:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 304:Core/Src/main.c ****   {
 305:Core/Src/main.c ****     Error_Handler();
 306:Core/Src/main.c ****   }
 307:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 308:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 309:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 310:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 311:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 312:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 313:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 314:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 315:Core/Src/main.c ****   {
 316:Core/Src/main.c ****     Error_Handler();
 317:Core/Src/main.c ****   }
 318:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 2 */
ARM GAS  /tmp/ccWUdcCs.s 			page 7


 319:Core/Src/main.c **** 
 320:Core/Src/main.c ****   /* USER CODE END TIM1_Init 2 */
 321:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim1);
 322:Core/Src/main.c **** 
 323:Core/Src/main.c **** }
 324:Core/Src/main.c **** 
 325:Core/Src/main.c **** /**
 326:Core/Src/main.c ****   * @brief TIM2 Initialization Function
 327:Core/Src/main.c ****   * @param None
 328:Core/Src/main.c ****   * @retval None
 329:Core/Src/main.c ****   */
 330:Core/Src/main.c **** static void MX_TIM2_Init(void)
 331:Core/Src/main.c **** {
 332:Core/Src/main.c **** 
 333:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 334:Core/Src/main.c **** 
 335:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 336:Core/Src/main.c **** 
 337:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 338:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 339:Core/Src/main.c **** 
 340:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 341:Core/Src/main.c **** 
 342:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 343:Core/Src/main.c ****   htim2.Instance = TIM2;
 344:Core/Src/main.c ****   htim2.Init.Prescaler = 49;
 345:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 346:Core/Src/main.c ****   htim2.Init.Period = 20000;
 347:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 348:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 349:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 350:Core/Src/main.c ****   {
 351:Core/Src/main.c ****     Error_Handler();
 352:Core/Src/main.c ****   }
 353:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 354:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 355:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 356:Core/Src/main.c ****   {
 357:Core/Src/main.c ****     Error_Handler();
 358:Core/Src/main.c ****   }
 359:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 360:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 361:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 362:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 363:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 364:Core/Src/main.c ****   {
 365:Core/Src/main.c ****     Error_Handler();
 366:Core/Src/main.c ****   }
 367:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 368:Core/Src/main.c ****   {
 369:Core/Src/main.c ****     Error_Handler();
 370:Core/Src/main.c ****   }
 371:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 372:Core/Src/main.c ****   {
 373:Core/Src/main.c ****     Error_Handler();
 374:Core/Src/main.c ****   }
 375:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
ARM GAS  /tmp/ccWUdcCs.s 			page 8


 376:Core/Src/main.c **** 
 377:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 378:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim2);
 379:Core/Src/main.c **** 
 380:Core/Src/main.c **** }
 381:Core/Src/main.c **** 
 382:Core/Src/main.c **** /**
 383:Core/Src/main.c ****   * @brief GPIO Initialization Function
 384:Core/Src/main.c ****   * @param None
 385:Core/Src/main.c ****   * @retval None
 386:Core/Src/main.c ****   */
 387:Core/Src/main.c **** static void MX_GPIO_Init(void)
 388:Core/Src/main.c **** {
  26              		.loc 1 388 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 40
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 30B5     		push	{r4, r5, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 12
  33              		.cfi_offset 4, -12
  34              		.cfi_offset 5, -8
  35              		.cfi_offset 14, -4
  36 0002 8BB0     		sub	sp, sp, #44
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 56
 389:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  39              		.loc 1 389 3 view .LVU1
  40              		.loc 1 389 20 is_stmt 0 view .LVU2
  41 0004 1422     		movs	r2, #20
  42 0006 0021     		movs	r1, #0
  43 0008 05A8     		add	r0, sp, #20
  44 000a FFF7FEFF 		bl	memset
  45              	.LVL0:
 390:Core/Src/main.c **** 
 391:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 392:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  46              		.loc 1 392 3 is_stmt 1 view .LVU3
  47              	.LBB13:
  48              		.loc 1 392 3 view .LVU4
  49              		.loc 1 392 3 view .LVU5
  50 000e 244C     		ldr	r4, .L2
  51 0010 6269     		ldr	r2, [r4, #20]
  52 0012 8021     		movs	r1, #128
  53 0014 C903     		lsls	r1, r1, #15
  54 0016 0A43     		orrs	r2, r1
  55 0018 6261     		str	r2, [r4, #20]
  56              		.loc 1 392 3 view .LVU6
  57 001a 6369     		ldr	r3, [r4, #20]
  58 001c 0B40     		ands	r3, r1
  59 001e 0193     		str	r3, [sp, #4]
  60              		.loc 1 392 3 view .LVU7
  61 0020 019B     		ldr	r3, [sp, #4]
  62              	.LBE13:
  63              		.loc 1 392 3 view .LVU8
 393:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  64              		.loc 1 393 3 view .LVU9
ARM GAS  /tmp/ccWUdcCs.s 			page 9


  65              	.LBB14:
  66              		.loc 1 393 3 view .LVU10
  67              		.loc 1 393 3 view .LVU11
  68 0022 6269     		ldr	r2, [r4, #20]
  69 0024 8021     		movs	r1, #128
  70 0026 8902     		lsls	r1, r1, #10
  71 0028 0A43     		orrs	r2, r1
  72 002a 6261     		str	r2, [r4, #20]
  73              		.loc 1 393 3 view .LVU12
  74 002c 6369     		ldr	r3, [r4, #20]
  75 002e 0B40     		ands	r3, r1
  76 0030 0293     		str	r3, [sp, #8]
  77              		.loc 1 393 3 view .LVU13
  78 0032 029B     		ldr	r3, [sp, #8]
  79              	.LBE14:
  80              		.loc 1 393 3 view .LVU14
 394:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  81              		.loc 1 394 3 view .LVU15
  82              	.LBB15:
  83              		.loc 1 394 3 view .LVU16
  84              		.loc 1 394 3 view .LVU17
  85 0034 6369     		ldr	r3, [r4, #20]
  86 0036 8025     		movs	r5, #128
  87 0038 ED02     		lsls	r5, r5, #11
  88 003a 2B43     		orrs	r3, r5
  89 003c 6361     		str	r3, [r4, #20]
  90              		.loc 1 394 3 view .LVU18
  91 003e 6369     		ldr	r3, [r4, #20]
  92 0040 2B40     		ands	r3, r5
  93 0042 0393     		str	r3, [sp, #12]
  94              		.loc 1 394 3 view .LVU19
  95 0044 039B     		ldr	r3, [sp, #12]
  96              	.LBE15:
  97              		.loc 1 394 3 view .LVU20
 395:Core/Src/main.c **** 
 396:Core/Src/main.c ****   /*Configure GPIO pin : PA3 */
 397:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_3;
  98              		.loc 1 397 3 view .LVU21
  99              		.loc 1 397 23 is_stmt 0 view .LVU22
 100 0046 0823     		movs	r3, #8
 101 0048 0593     		str	r3, [sp, #20]
 398:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 102              		.loc 1 398 3 is_stmt 1 view .LVU23
 103              		.loc 1 398 24 is_stmt 0 view .LVU24
 104 004a 8423     		movs	r3, #132
 105 004c 9B03     		lsls	r3, r3, #14
 106 004e 0693     		str	r3, [sp, #24]
 399:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 107              		.loc 1 399 3 is_stmt 1 view .LVU25
 108              		.loc 1 399 24 is_stmt 0 view .LVU26
 109 0050 0123     		movs	r3, #1
 110 0052 0793     		str	r3, [sp, #28]
 400:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 111              		.loc 1 400 3 is_stmt 1 view .LVU27
 112 0054 9020     		movs	r0, #144
 113 0056 05A9     		add	r1, sp, #20
 114 0058 C005     		lsls	r0, r0, #23
ARM GAS  /tmp/ccWUdcCs.s 			page 10


 115 005a FFF7FEFF 		bl	HAL_GPIO_Init
 116              	.LVL1:
 401:Core/Src/main.c **** 
 402:Core/Src/main.c ****   /* EXTI interrupt init*/
 403:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 117              		.loc 1 403 3 view .LVU28
 118 005e 0022     		movs	r2, #0
 119 0060 0021     		movs	r1, #0
 120 0062 0620     		movs	r0, #6
 121 0064 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 122              	.LVL2:
 404:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 123              		.loc 1 404 3 view .LVU29
 124 0068 0620     		movs	r0, #6
 125 006a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 126              	.LVL3:
 405:Core/Src/main.c **** 
 406:Core/Src/main.c ****   LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 127              		.loc 1 406 3 view .LVU30
 128              	.LBB16:
 129              	.LBI16:
 130              		.file 2 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h"
   1:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /**
   2:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   ******************************************************************************
   3:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   * @file    stm32f0xx_ll_bus.h
   4:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   * @author  MCD Application Team
   5:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   * @brief   Header file of BUS LL module.
   6:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** 
   7:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   @verbatim                
   8:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****                       ##### RCC Limitations #####
   9:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   ==============================================================================
  10:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****     [..]  
  11:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****       A delay between an RCC peripheral clock enable and the effective peripheral 
  12:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****       enabling should be taken into account in order to manage the peripheral read/write 
  13:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****       from/to registers.
  14:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****       (+) This delay depends on the peripheral mapping.
  15:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  16:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** 
  17:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****     [..]  
  18:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****       Workarounds:
  19:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  20:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****           inserted in each LL_{BUS}_GRP{x}_EnableClock() function.
  21:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** 
  22:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   @endverbatim
  23:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   ******************************************************************************
  24:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   * @attention
  25:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   *
  26:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
  27:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   * All rights reserved.</center></h2>
  28:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   *
  29:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  30:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   * the "License"; You may not use this file except in compliance with the
  31:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   * License. You may obtain a copy of the License at:
  32:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   *                        opensource.org/licenses/BSD-3-Clause
  33:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   *
  34:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   ******************************************************************************
  35:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   */
ARM GAS  /tmp/ccWUdcCs.s 			page 11


  36:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** 
  37:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  38:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #ifndef __STM32F0xx_LL_BUS_H
  39:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define __STM32F0xx_LL_BUS_H
  40:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** 
  41:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #ifdef __cplusplus
  42:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** extern "C" {
  43:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif
  44:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** 
  45:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Includes ------------------------------------------------------------------*/
  46:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #include "stm32f0xx.h"
  47:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** 
  48:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** @addtogroup STM32F0xx_LL_Driver
  49:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   * @{
  50:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   */
  51:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** 
  52:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(RCC)
  53:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** 
  54:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** @defgroup BUS_LL BUS
  55:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   * @{
  56:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   */
  57:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** 
  58:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Private types -------------------------------------------------------------*/
  59:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Private variables ---------------------------------------------------------*/
  60:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** 
  61:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Private constants ---------------------------------------------------------*/
  62:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** 
  63:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Private macros ------------------------------------------------------------*/
  64:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** 
  65:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Exported types ------------------------------------------------------------*/
  66:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Exported constants --------------------------------------------------------*/
  67:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Constants BUS Exported Constants
  68:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   * @{
  69:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   */
  70:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** 
  71:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH  AHB1 GRP1 PERIPH
  72:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   * @{
  73:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   */
  74:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ALL            (uint32_t)0xFFFFFFFFU
  75:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA1           RCC_AHBENR_DMA1EN
  76:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(DMA2)
  77:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA2           RCC_AHBENR_DMA2EN
  78:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*DMA2*/
  79:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_SRAM           RCC_AHBENR_SRAMEN
  80:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_FLASH          RCC_AHBENR_FLITFEN
  81:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRC            RCC_AHBENR_CRCEN
  82:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOA          RCC_AHBENR_GPIOAEN
  83:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOB          RCC_AHBENR_GPIOBEN
  84:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOC          RCC_AHBENR_GPIOCEN
  85:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(GPIOD)
  86:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOD          RCC_AHBENR_GPIODEN
  87:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*GPIOD*/
  88:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(GPIOE)
  89:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOE          RCC_AHBENR_GPIOEEN
  90:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*GPIOE*/
  91:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOF          RCC_AHBENR_GPIOFEN
  92:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(TSC)
ARM GAS  /tmp/ccWUdcCs.s 			page 12


  93:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_TSC            RCC_AHBENR_TSCEN
  94:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*TSC*/
  95:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /**
  96:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   * @}
  97:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   */
  98:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** 
  99:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH  APB1 GRP1 PERIPH
 100:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   * @{
 101:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   */
 102:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_ALL            (uint32_t)0xFFFFFFFFU
 103:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(TIM2)
 104:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM2           RCC_APB1ENR_TIM2EN
 105:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*TIM2*/
 106:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM3           RCC_APB1ENR_TIM3EN
 107:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(TIM6)
 108:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM6           RCC_APB1ENR_TIM6EN
 109:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*TIM6*/
 110:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(TIM7)
 111:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM7           RCC_APB1ENR_TIM7EN
 112:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*TIM7*/
 113:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM14          RCC_APB1ENR_TIM14EN
 114:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_WWDG           RCC_APB1ENR_WWDGEN
 115:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(SPI2)
 116:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI2           RCC_APB1ENR_SPI2EN
 117:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*SPI2*/
 118:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(USART2)
 119:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART2         RCC_APB1ENR_USART2EN
 120:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /* USART2 */
 121:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(USART3)
 122:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART3         RCC_APB1ENR_USART3EN
 123:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /* USART3 */
 124:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(USART4)
 125:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART4         RCC_APB1ENR_USART4EN
 126:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /* USART4 */
 127:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(USART5)
 128:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART5         RCC_APB1ENR_USART5EN
 129:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /* USART5 */
 130:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C1           RCC_APB1ENR_I2C1EN
 131:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(I2C2)
 132:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C2           RCC_APB1ENR_I2C2EN
 133:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*I2C2*/
 134:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(USB)
 135:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USB            RCC_APB1ENR_USBEN
 136:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /* USB */
 137:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(CAN)
 138:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CAN            RCC_APB1ENR_CANEN
 139:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*CAN*/
 140:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(CRS)
 141:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CRS            RCC_APB1ENR_CRSEN
 142:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*CRS*/
 143:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_PWR            RCC_APB1ENR_PWREN
 144:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(DAC)
 145:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_DAC1           RCC_APB1ENR_DACEN
 146:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*DAC*/
 147:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(CEC)
 148:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CEC            RCC_APB1ENR_CECEN
 149:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*CEC*/
ARM GAS  /tmp/ccWUdcCs.s 			page 13


 150:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /**
 151:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   * @}
 152:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   */
 153:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** 
 154:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP2_PERIPH  APB1 GRP2 PERIPH
 155:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   * @{
 156:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   */
 157:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_ALL            (uint32_t)0xFFFFFFFFU
 158:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_SYSCFG         RCC_APB2ENR_SYSCFGEN
 159:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_ADC1           RCC_APB2ENR_ADC1EN
 160:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(USART8)
 161:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_USART8         RCC_APB2ENR_USART8EN
 162:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*USART8*/
 163:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(USART7)
 164:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_USART7         RCC_APB2ENR_USART7EN
 165:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*USART7*/
 166:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(USART6)
 167:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_USART6         RCC_APB2ENR_USART6EN
 168:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*USART6*/
 169:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_TIM1           RCC_APB2ENR_TIM1EN
 170:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_SPI1           RCC_APB2ENR_SPI1EN
 171:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_USART1         RCC_APB2ENR_USART1EN
 172:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(TIM15)
 173:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_TIM15          RCC_APB2ENR_TIM15EN
 174:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*TIM15*/
 175:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_TIM16          RCC_APB2ENR_TIM16EN
 176:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_TIM17          RCC_APB2ENR_TIM17EN
 177:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_DBGMCU         RCC_APB2ENR_DBGMCUEN
 178:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /**
 179:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   * @}
 180:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   */
 181:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** 
 182:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /**
 183:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   * @}
 184:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   */
 185:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** 
 186:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Exported macro ------------------------------------------------------------*/
 187:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Exported functions --------------------------------------------------------*/
 188:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Functions BUS Exported Functions
 189:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   * @{
 190:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   */
 191:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** 
 192:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB1 AHB1
 193:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   * @{
 194:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   */
 195:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** 
 196:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /**
 197:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock.
 198:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   * @rmtoll AHBENR       DMA1EN        LL_AHB1_GRP1_EnableClock\n
 199:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   *         AHBENR       DMA2EN        LL_AHB1_GRP1_EnableClock\n
 200:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   *         AHBENR       SRAMEN        LL_AHB1_GRP1_EnableClock\n
 201:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   *         AHBENR       FLITFEN       LL_AHB1_GRP1_EnableClock\n
 202:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   *         AHBENR       CRCEN         LL_AHB1_GRP1_EnableClock\n
 203:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   *         AHBENR       GPIOAEN       LL_AHB1_GRP1_EnableClock\n
 204:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   *         AHBENR       GPIOBEN       LL_AHB1_GRP1_EnableClock\n
 205:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   *         AHBENR       GPIOCEN       LL_AHB1_GRP1_EnableClock\n
 206:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   *         AHBENR       GPIODEN       LL_AHB1_GRP1_EnableClock\n
ARM GAS  /tmp/ccWUdcCs.s 			page 14


 207:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   *         AHBENR       GPIOEEN       LL_AHB1_GRP1_EnableClock\n
 208:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   *         AHBENR       GPIOFEN       LL_AHB1_GRP1_EnableClock\n
 209:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   *         AHBENR       TSCEN         LL_AHB1_GRP1_EnableClock
 210:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 211:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 212:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 213:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM
 214:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 215:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 216:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 217:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 218:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 219:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*)
 220:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 221:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF
 222:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*)
 223:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   *
 224:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 225:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   * @retval None
 226:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */
 227:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
 131              		.loc 2 227 22 view .LVU31
 132              	.LBB17:
 228:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** {
 229:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   __IO uint32_t tmpreg;
 133              		.loc 2 229 3 view .LVU32
 230:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   SET_BIT(RCC->AHBENR, Periphs);
 134              		.loc 2 230 3 view .LVU33
 135 006e 6269     		ldr	r2, [r4, #20]
 136 0070 8021     		movs	r1, #128
 137 0072 0903     		lsls	r1, r1, #12
 138 0074 0A43     		orrs	r2, r1
 139 0076 6261     		str	r2, [r4, #20]
 231:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 232:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 140              		.loc 2 232 3 view .LVU34
 141              		.loc 2 232 12 is_stmt 0 view .LVU35
 142 0078 6369     		ldr	r3, [r4, #20]
 143 007a 0B40     		ands	r3, r1
 144              		.loc 2 232 10 view .LVU36
 145 007c 0493     		str	r3, [sp, #16]
 233:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h ****   (void)tmpreg;
 146              		.loc 2 233 3 is_stmt 1 view .LVU37
 147 007e 049B     		ldr	r3, [sp, #16]
 148              	.LVL4:
 149              		.loc 2 233 3 is_stmt 0 view .LVU38
 150              	.LBE17:
 151              	.LBE16:
 407:Core/Src/main.c ****   LL_GPIO_SetPinMode(GPIOC, LL_GPIO_PIN_8, LL_GPIO_MODE_OUTPUT);
 152              		.loc 1 407 3 is_stmt 1 view .LVU39
 153              	.LBB18:
 154              	.LBI18:
 155              		.file 3 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h"
   1:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /**
   2:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   ******************************************************************************
   3:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @file    stm32f0xx_ll_gpio.h
   4:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @author  MCD Application Team
ARM GAS  /tmp/ccWUdcCs.s 			page 15


   5:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @brief   Header file of GPIO LL module.
   6:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   ******************************************************************************
   7:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @attention
   8:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   *
   9:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
  10:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   *
  12:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   *
  17:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   ******************************************************************************
  18:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   */
  19:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** 
  20:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #ifndef __STM32F0xx_LL_GPIO_H
  22:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define __STM32F0xx_LL_GPIO_H
  23:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** 
  24:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #ifdef __cplusplus
  25:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** extern "C" {
  26:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #endif
  27:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** 
  28:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #include "stm32f0xx.h"
  30:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** 
  31:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @addtogroup STM32F0xx_LL_Driver
  32:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @{
  33:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   */
  34:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** 
  35:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #if defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || 
  36:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** 
  37:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL GPIO
  38:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @{
  39:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   */
  40:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** 
  41:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /* Private constants ---------------------------------------------------------*/
  44:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /* Private macros ------------------------------------------------------------*/
  45:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER)
  46:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL_Private_Macros GPIO Private Macros
  47:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @{
  48:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   */
  49:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** 
  50:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /**
  51:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @}
  52:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   */
  53:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #endif /*USE_FULL_LL_DRIVER*/
  54:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** 
  55:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /* Exported types ------------------------------------------------------------*/
  56:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER)
  57:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL_ES_INIT GPIO Exported Init structures
  58:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @{
  59:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   */
  60:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** 
  61:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /**
ARM GAS  /tmp/ccWUdcCs.s 			page 16


  62:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @brief LL GPIO Init Structure definition
  63:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   */
  64:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** typedef struct
  65:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** {
  66:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   uint32_t Pin;          /*!< Specifies the GPIO pins to be configured.
  67:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****                               This parameter can be any value of @ref GPIO_LL_EC_PIN */
  68:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** 
  69:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   uint32_t Mode;         /*!< Specifies the operating mode for the selected pins.
  70:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_MODE.
  71:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** 
  72:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  73:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** 
  74:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   uint32_t Speed;        /*!< Specifies the speed for the selected pins.
  75:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_SPEED.
  76:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** 
  77:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  78:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** 
  79:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   uint32_t OutputType;   /*!< Specifies the operating output type for the selected pins.
  80:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_OUTPUT.
  81:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** 
  82:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  83:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** 
  84:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   uint32_t Pull;         /*!< Specifies the operating Pull-up/Pull down for the selected pins.
  85:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_PULL.
  86:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** 
  87:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  88:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** 
  89:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   uint32_t Alternate;    /*!< Specifies the Peripheral to be connected to the selected pins.
  90:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_AF.
  91:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** 
  92:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  93:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** } LL_GPIO_InitTypeDef;
  94:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** 
  95:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /**
  96:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @}
  97:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   */
  98:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #endif /* USE_FULL_LL_DRIVER */
  99:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** 
 100:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /* Exported constants --------------------------------------------------------*/
 101:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Constants GPIO Exported Constants
 102:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @{
 103:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   */
 104:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** 
 105:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PIN PIN
 106:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @{
 107:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   */
 108:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_0                      GPIO_BSRR_BS_0 /*!< Select pin 0 */
 109:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_1                      GPIO_BSRR_BS_1 /*!< Select pin 1 */
 110:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_2                      GPIO_BSRR_BS_2 /*!< Select pin 2 */
 111:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_3                      GPIO_BSRR_BS_3 /*!< Select pin 3 */
 112:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_4                      GPIO_BSRR_BS_4 /*!< Select pin 4 */
 113:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_5                      GPIO_BSRR_BS_5 /*!< Select pin 5 */
 114:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_6                      GPIO_BSRR_BS_6 /*!< Select pin 6 */
 115:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_7                      GPIO_BSRR_BS_7 /*!< Select pin 7 */
 116:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_8                      GPIO_BSRR_BS_8 /*!< Select pin 8 */
 117:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_9                      GPIO_BSRR_BS_9 /*!< Select pin 9 */
 118:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_10                     GPIO_BSRR_BS_10 /*!< Select pin 10 */
ARM GAS  /tmp/ccWUdcCs.s 			page 17


 119:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_11                     GPIO_BSRR_BS_11 /*!< Select pin 11 */
 120:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_12                     GPIO_BSRR_BS_12 /*!< Select pin 12 */
 121:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_13                     GPIO_BSRR_BS_13 /*!< Select pin 13 */
 122:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_14                     GPIO_BSRR_BS_14 /*!< Select pin 14 */
 123:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_15                     GPIO_BSRR_BS_15 /*!< Select pin 15 */
 124:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_ALL                    (GPIO_BSRR_BS_0 | GPIO_BSRR_BS_1  | GPIO_BSRR_BS_2  | \
 125:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****                                            GPIO_BSRR_BS_3  | GPIO_BSRR_BS_4  | GPIO_BSRR_BS_5  | \
 126:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****                                            GPIO_BSRR_BS_6  | GPIO_BSRR_BS_7  | GPIO_BSRR_BS_8  | \
 127:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****                                            GPIO_BSRR_BS_9  | GPIO_BSRR_BS_10 | GPIO_BSRR_BS_11 | \
 128:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****                                            GPIO_BSRR_BS_12 | GPIO_BSRR_BS_13 | GPIO_BSRR_BS_14 | \
 129:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****                                            GPIO_BSRR_BS_15) /*!< Select all pins */
 130:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /**
 131:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @}
 132:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   */
 133:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** 
 134:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_MODE Mode
 135:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @{
 136:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   */
 137:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_MODE_INPUT                 (0x00000000U) /*!< Select input mode */
 138:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_MODE_OUTPUT                GPIO_MODER_MODER0_0  /*!< Select output mode */
 139:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_MODE_ALTERNATE             GPIO_MODER_MODER0_1  /*!< Select alternate function mode
 140:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_MODE_ANALOG                GPIO_MODER_MODER0    /*!< Select analog mode */
 141:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /**
 142:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @}
 143:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   */
 144:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** 
 145:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_OUTPUT Output Type
 146:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @{
 147:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   */
 148:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_PUSHPULL            (0x00000000U) /*!< Select push-pull as output type */
 149:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_OPENDRAIN           GPIO_OTYPER_OT_0 /*!< Select open-drain as output type *
 150:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /**
 151:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @}
 152:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   */
 153:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** 
 154:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_SPEED Output Speed
 155:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @{
 156:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   */
 157:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_LOW             (0x00000000U) /*!< Select I/O low output speed    */
 158:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_MEDIUM          GPIO_OSPEEDR_OSPEEDR0_0 /*!< Select I/O medium output sp
 159:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_HIGH            GPIO_OSPEEDR_OSPEEDR0   /*!< Select I/O high output spee
 160:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /**
 161:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @}
 162:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   */
 163:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_SPEED_LOW                  LL_GPIO_SPEED_FREQ_LOW
 164:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_SPEED_MEDIUM               LL_GPIO_SPEED_FREQ_MEDIUM
 165:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_SPEED_HIGH                 LL_GPIO_SPEED_FREQ_HIGH
 166:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** 
 167:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PULL Pull Up Pull Down
 168:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @{
 169:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   */
 170:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PULL_NO                    (0x00000000U) /*!< Select I/O no pull */
 171:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PULL_UP                    GPIO_PUPDR_PUPDR0_0 /*!< Select I/O pull up */
 172:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PULL_DOWN                  GPIO_PUPDR_PUPDR0_1 /*!< Select I/O pull down */
 173:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /**
 174:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @}
 175:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   */
ARM GAS  /tmp/ccWUdcCs.s 			page 18


 176:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** 
 177:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_AF Alternate Function
 178:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @{
 179:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   */
 180:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_AF_0                       (0x0000000U) /*!< Select alternate function 0 */
 181:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_AF_1                       (0x0000001U) /*!< Select alternate function 1 */
 182:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_AF_2                       (0x0000002U) /*!< Select alternate function 2 */
 183:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_AF_3                       (0x0000003U) /*!< Select alternate function 3 */
 184:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_AF_4                       (0x0000004U) /*!< Select alternate function 4 */
 185:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_AF_5                       (0x0000005U) /*!< Select alternate function 5 */
 186:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_AF_6                       (0x0000006U) /*!< Select alternate function 6 */
 187:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_AF_7                       (0x0000007U) /*!< Select alternate function 7 */
 188:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /**
 189:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @}
 190:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   */
 191:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** 
 192:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /**
 193:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @}
 194:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   */
 195:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** 
 196:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /* Exported macro ------------------------------------------------------------*/
 197:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Macros GPIO Exported Macros
 198:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @{
 199:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   */
 200:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** 
 201:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EM_WRITE_READ Common Write and read registers Macros
 202:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @{
 203:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   */
 204:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** 
 205:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /**
 206:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @brief  Write a value in GPIO register
 207:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @param  __INSTANCE__ GPIO Instance
 208:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @param  __REG__ Register to be written
 209:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @param  __VALUE__ Value to be written in the register
 210:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @retval None
 211:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   */
 212:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALU
 213:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** 
 214:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /**
 215:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @brief  Read a value in GPIO register
 216:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @param  __INSTANCE__ GPIO Instance
 217:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @param  __REG__ Register to be read
 218:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @retval Register value
 219:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   */
 220:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 221:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /**
 222:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @}
 223:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   */
 224:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** 
 225:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /**
 226:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @}
 227:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   */
 228:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** 
 229:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /* Exported functions --------------------------------------------------------*/
 230:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Functions GPIO Exported Functions
 231:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @{
 232:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   */
ARM GAS  /tmp/ccWUdcCs.s 			page 19


 233:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** 
 234:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EF_Port_Configuration Port Configuration
 235:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @{
 236:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   */
 237:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** 
 238:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /**
 239:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @brief  Configure gpio mode for a dedicated pin on dedicated port.
 240:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @note   I/O mode can be Input mode, General purpose output, Alternate function mode or Analog.
 241:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 242:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @rmtoll MODER        MODEy         LL_GPIO_SetPinMode
 243:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 244:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 245:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 246:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 247:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 248:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 249:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 250:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 251:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 252:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 253:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 254:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 255:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 256:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 257:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 258:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 259:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 260:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 261:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @param  Mode This parameter can be one of the following values:
 262:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_INPUT
 263:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_OUTPUT
 264:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ALTERNATE
 265:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ANALOG
 266:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   * @retval None
 267:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   */
 268:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
 156              		.loc 3 268 22 view .LVU40
 157              	.LBB19:
 269:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** {
 270:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h ****   MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODER0), ((Pin * Pin) * Mode));
 158              		.loc 3 270 3 view .LVU41
 159 0080 084B     		ldr	r3, .L2+4
 160 0082 1A68     		ldr	r2, [r3]
 161 0084 0849     		ldr	r1, .L2+8
 162 0086 1140     		ands	r1, r2
 163 0088 8022     		movs	r2, #128
 164 008a 5202     		lsls	r2, r2, #9
 165 008c 0A43     		orrs	r2, r1
 166 008e 1A60     		str	r2, [r3]
 167              	.LVL5:
 168              		.loc 3 270 3 is_stmt 0 view .LVU42
 169              	.LBE19:
 170              	.LBE18:
 408:Core/Src/main.c ****   LL_GPIO_SetPinMode(GPIOC, LL_GPIO_PIN_9, LL_GPIO_MODE_OUTPUT);
 171              		.loc 1 408 3 is_stmt 1 view .LVU43
 172              	.LBB20:
 173              	.LBI20:
ARM GAS  /tmp/ccWUdcCs.s 			page 20


 268:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** {
 174              		.loc 3 268 22 view .LVU44
 175              	.LBB21:
 176              		.loc 3 270 3 view .LVU45
 177 0090 1A68     		ldr	r2, [r3]
 178 0092 0649     		ldr	r1, .L2+12
 179 0094 0A40     		ands	r2, r1
 180 0096 1543     		orrs	r5, r2
 181 0098 1D60     		str	r5, [r3]
 182              	.LVL6:
 183              		.loc 3 270 3 is_stmt 0 view .LVU46
 184              	.LBE21:
 185              	.LBE20:
 409:Core/Src/main.c **** }
 186              		.loc 1 409 1 view .LVU47
 187 009a 0BB0     		add	sp, sp, #44
 188              		@ sp needed
 189 009c 30BD     		pop	{r4, r5, pc}
 190              	.L3:
 191 009e C046     		.align	2
 192              	.L2:
 193 00a0 00100240 		.word	1073876992
 194 00a4 00080048 		.word	1207961600
 195 00a8 FFFFFCFF 		.word	-196609
 196 00ac FFFFF3FF 		.word	-786433
 197              		.cfi_endproc
 198              	.LFE252:
 200              		.section	.text.Error_Handler,"ax",%progbits
 201              		.align	1
 202              		.global	Error_Handler
 203              		.syntax unified
 204              		.code	16
 205              		.thumb_func
 207              	Error_Handler:
 208              	.LFB253:
 410:Core/Src/main.c **** 
 411:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 412:Core/Src/main.c **** 
 413:Core/Src/main.c **** /* USER CODE END 4 */
 414:Core/Src/main.c **** 
 415:Core/Src/main.c **** /**
 416:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 417:Core/Src/main.c ****   * @retval None
 418:Core/Src/main.c ****   */
 419:Core/Src/main.c **** void Error_Handler(void)
 420:Core/Src/main.c **** {
 209              		.loc 1 420 1 is_stmt 1 view -0
 210              		.cfi_startproc
 211              		@ Volatile: function does not return.
 212              		@ args = 0, pretend = 0, frame = 0
 213              		@ frame_needed = 0, uses_anonymous_args = 0
 214              		@ link register save eliminated.
 421:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 422:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 423:Core/Src/main.c ****   __disable_irq();
 215              		.loc 1 423 3 view .LVU49
 216              	.LBB22:
ARM GAS  /tmp/ccWUdcCs.s 			page 21


 217              	.LBI22:
 218              		.file 4 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
ARM GAS  /tmp/ccWUdcCs.s 			page 22


  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccWUdcCs.s 			page 23


 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 219              		.loc 4 140 27 view .LVU50
 220              	.LBB23:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 221              		.loc 4 142 3 view .LVU51
 222              		.syntax divided
 223              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 224 0000 72B6     		cpsid i
 225              	@ 0 "" 2
 226              		.thumb
 227              		.syntax unified
 228              	.L5:
 229              	.LBE23:
 230              	.LBE22:
 424:Core/Src/main.c ****   while (1)
 231              		.loc 1 424 3 discriminator 1 view .LVU52
 425:Core/Src/main.c ****   {
 426:Core/Src/main.c ****   }
 232              		.loc 1 426 3 discriminator 1 view .LVU53
 424:Core/Src/main.c ****   while (1)
 233              		.loc 1 424 9 discriminator 1 view .LVU54
 234 0002 FEE7     		b	.L5
 235              		.cfi_endproc
 236              	.LFE253:
 238              		.section	.text.MX_I2C1_Init,"ax",%progbits
 239              		.align	1
 240              		.syntax unified
 241              		.code	16
 242              		.thumb_func
ARM GAS  /tmp/ccWUdcCs.s 			page 24


 244              	MX_I2C1_Init:
 245              	.LFB249:
 219:Core/Src/main.c **** 
 246              		.loc 1 219 1 view -0
 247              		.cfi_startproc
 248              		@ args = 0, pretend = 0, frame = 0
 249              		@ frame_needed = 0, uses_anonymous_args = 0
 250 0000 10B5     		push	{r4, lr}
 251              	.LCFI2:
 252              		.cfi_def_cfa_offset 8
 253              		.cfi_offset 4, -8
 254              		.cfi_offset 14, -4
 228:Core/Src/main.c ****   hi2c1.Init.Timing = 0x0000020B;
 255              		.loc 1 228 3 view .LVU56
 228:Core/Src/main.c ****   hi2c1.Init.Timing = 0x0000020B;
 256              		.loc 1 228 18 is_stmt 0 view .LVU57
 257 0002 1248     		ldr	r0, .L13
 258 0004 124B     		ldr	r3, .L13+4
 259 0006 0360     		str	r3, [r0]
 229:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 260              		.loc 1 229 3 is_stmt 1 view .LVU58
 229:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 261              		.loc 1 229 21 is_stmt 0 view .LVU59
 262 0008 124B     		ldr	r3, .L13+8
 263 000a 4360     		str	r3, [r0, #4]
 230:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 264              		.loc 1 230 3 is_stmt 1 view .LVU60
 230:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 265              		.loc 1 230 26 is_stmt 0 view .LVU61
 266 000c 0023     		movs	r3, #0
 267 000e 8360     		str	r3, [r0, #8]
 231:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 268              		.loc 1 231 3 is_stmt 1 view .LVU62
 231:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 269              		.loc 1 231 29 is_stmt 0 view .LVU63
 270 0010 0122     		movs	r2, #1
 271 0012 C260     		str	r2, [r0, #12]
 232:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 272              		.loc 1 232 3 is_stmt 1 view .LVU64
 232:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 273              		.loc 1 232 30 is_stmt 0 view .LVU65
 274 0014 0361     		str	r3, [r0, #16]
 233:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 275              		.loc 1 233 3 is_stmt 1 view .LVU66
 233:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 276              		.loc 1 233 26 is_stmt 0 view .LVU67
 277 0016 4361     		str	r3, [r0, #20]
 234:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 278              		.loc 1 234 3 is_stmt 1 view .LVU68
 234:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 279              		.loc 1 234 31 is_stmt 0 view .LVU69
 280 0018 8361     		str	r3, [r0, #24]
 235:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 281              		.loc 1 235 3 is_stmt 1 view .LVU70
 235:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 282              		.loc 1 235 30 is_stmt 0 view .LVU71
 283 001a C361     		str	r3, [r0, #28]
ARM GAS  /tmp/ccWUdcCs.s 			page 25


 236:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 284              		.loc 1 236 3 is_stmt 1 view .LVU72
 236:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 285              		.loc 1 236 28 is_stmt 0 view .LVU73
 286 001c 0362     		str	r3, [r0, #32]
 237:Core/Src/main.c ****   {
 287              		.loc 1 237 3 is_stmt 1 view .LVU74
 237:Core/Src/main.c ****   {
 288              		.loc 1 237 7 is_stmt 0 view .LVU75
 289 001e FFF7FEFF 		bl	HAL_I2C_Init
 290              	.LVL7:
 237:Core/Src/main.c ****   {
 291              		.loc 1 237 6 view .LVU76
 292 0022 0028     		cmp	r0, #0
 293 0024 0CD1     		bne	.L10
 244:Core/Src/main.c ****   {
 294              		.loc 1 244 3 is_stmt 1 view .LVU77
 244:Core/Src/main.c ****   {
 295              		.loc 1 244 7 is_stmt 0 view .LVU78
 296 0026 0021     		movs	r1, #0
 297 0028 0848     		ldr	r0, .L13
 298 002a FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 299              	.LVL8:
 244:Core/Src/main.c ****   {
 300              		.loc 1 244 6 view .LVU79
 301 002e 0028     		cmp	r0, #0
 302 0030 08D1     		bne	.L11
 251:Core/Src/main.c ****   {
 303              		.loc 1 251 3 is_stmt 1 view .LVU80
 251:Core/Src/main.c ****   {
 304              		.loc 1 251 7 is_stmt 0 view .LVU81
 305 0032 0021     		movs	r1, #0
 306 0034 0548     		ldr	r0, .L13
 307 0036 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 308              	.LVL9:
 251:Core/Src/main.c ****   {
 309              		.loc 1 251 6 view .LVU82
 310 003a 0028     		cmp	r0, #0
 311 003c 04D1     		bne	.L12
 259:Core/Src/main.c **** 
 312              		.loc 1 259 1 view .LVU83
 313              		@ sp needed
 314 003e 10BD     		pop	{r4, pc}
 315              	.L10:
 239:Core/Src/main.c ****   }
 316              		.loc 1 239 5 is_stmt 1 view .LVU84
 317 0040 FFF7FEFF 		bl	Error_Handler
 318              	.LVL10:
 319              	.L11:
 246:Core/Src/main.c ****   }
 320              		.loc 1 246 5 view .LVU85
 321 0044 FFF7FEFF 		bl	Error_Handler
 322              	.LVL11:
 323              	.L12:
 253:Core/Src/main.c ****   }
 324              		.loc 1 253 5 view .LVU86
 325 0048 FFF7FEFF 		bl	Error_Handler
ARM GAS  /tmp/ccWUdcCs.s 			page 26


 326              	.LVL12:
 327              	.L14:
 328              		.align	2
 329              	.L13:
 330 004c 00000000 		.word	.LANCHOR0
 331 0050 00540040 		.word	1073763328
 332 0054 0B020000 		.word	523
 333              		.cfi_endproc
 334              	.LFE249:
 336              		.section	.text.MX_TIM1_Init,"ax",%progbits
 337              		.align	1
 338              		.syntax unified
 339              		.code	16
 340              		.thumb_func
 342              	MX_TIM1_Init:
 343              	.LFB250:
 267:Core/Src/main.c **** 
 344              		.loc 1 267 1 view -0
 345              		.cfi_startproc
 346              		@ args = 0, pretend = 0, frame = 72
 347              		@ frame_needed = 0, uses_anonymous_args = 0
 348 0000 00B5     		push	{lr}
 349              	.LCFI3:
 350              		.cfi_def_cfa_offset 4
 351              		.cfi_offset 14, -4
 352 0002 93B0     		sub	sp, sp, #76
 353              	.LCFI4:
 354              		.cfi_def_cfa_offset 80
 273:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 355              		.loc 1 273 3 view .LVU88
 273:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 356              		.loc 1 273 27 is_stmt 0 view .LVU89
 357 0004 0822     		movs	r2, #8
 358 0006 0021     		movs	r1, #0
 359 0008 10A8     		add	r0, sp, #64
 360 000a FFF7FEFF 		bl	memset
 361              	.LVL13:
 274:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 362              		.loc 1 274 3 is_stmt 1 view .LVU90
 274:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 363              		.loc 1 274 22 is_stmt 0 view .LVU91
 364 000e 1C22     		movs	r2, #28
 365 0010 0021     		movs	r1, #0
 366 0012 09A8     		add	r0, sp, #36
 367 0014 FFF7FEFF 		bl	memset
 368              	.LVL14:
 275:Core/Src/main.c **** 
 369              		.loc 1 275 3 is_stmt 1 view .LVU92
 275:Core/Src/main.c **** 
 370              		.loc 1 275 34 is_stmt 0 view .LVU93
 371 0018 2022     		movs	r2, #32
 372 001a 0021     		movs	r1, #0
 373 001c 01A8     		add	r0, sp, #4
 374 001e FFF7FEFF 		bl	memset
 375              	.LVL15:
 280:Core/Src/main.c ****   htim1.Init.Prescaler = 48;
 376              		.loc 1 280 3 is_stmt 1 view .LVU94
ARM GAS  /tmp/ccWUdcCs.s 			page 27


 280:Core/Src/main.c ****   htim1.Init.Prescaler = 48;
 377              		.loc 1 280 18 is_stmt 0 view .LVU95
 378 0022 2348     		ldr	r0, .L24
 379 0024 234B     		ldr	r3, .L24+4
 380 0026 0360     		str	r3, [r0]
 281:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 381              		.loc 1 281 3 is_stmt 1 view .LVU96
 281:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 382              		.loc 1 281 24 is_stmt 0 view .LVU97
 383 0028 3023     		movs	r3, #48
 384 002a 4360     		str	r3, [r0, #4]
 282:Core/Src/main.c ****   htim1.Init.Period = 1000;
 385              		.loc 1 282 3 is_stmt 1 view .LVU98
 282:Core/Src/main.c ****   htim1.Init.Period = 1000;
 386              		.loc 1 282 26 is_stmt 0 view .LVU99
 387 002c 0023     		movs	r3, #0
 388 002e 8360     		str	r3, [r0, #8]
 283:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 389              		.loc 1 283 3 is_stmt 1 view .LVU100
 283:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 390              		.loc 1 283 21 is_stmt 0 view .LVU101
 391 0030 FA22     		movs	r2, #250
 392 0032 9200     		lsls	r2, r2, #2
 393 0034 C260     		str	r2, [r0, #12]
 284:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 394              		.loc 1 284 3 is_stmt 1 view .LVU102
 284:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 395              		.loc 1 284 28 is_stmt 0 view .LVU103
 396 0036 0361     		str	r3, [r0, #16]
 285:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 397              		.loc 1 285 3 is_stmt 1 view .LVU104
 285:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 398              		.loc 1 285 32 is_stmt 0 view .LVU105
 399 0038 4361     		str	r3, [r0, #20]
 286:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 400              		.loc 1 286 3 is_stmt 1 view .LVU106
 286:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 401              		.loc 1 286 32 is_stmt 0 view .LVU107
 402 003a 8361     		str	r3, [r0, #24]
 287:Core/Src/main.c ****   {
 403              		.loc 1 287 3 is_stmt 1 view .LVU108
 287:Core/Src/main.c ****   {
 404              		.loc 1 287 7 is_stmt 0 view .LVU109
 405 003c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 406              	.LVL16:
 287:Core/Src/main.c ****   {
 407              		.loc 1 287 6 view .LVU110
 408 0040 0028     		cmp	r0, #0
 409 0042 2CD1     		bne	.L20
 291:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 410              		.loc 1 291 3 is_stmt 1 view .LVU111
 291:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 411              		.loc 1 291 37 is_stmt 0 view .LVU112
 412 0044 0023     		movs	r3, #0
 413 0046 1093     		str	r3, [sp, #64]
 292:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 414              		.loc 1 292 3 is_stmt 1 view .LVU113
ARM GAS  /tmp/ccWUdcCs.s 			page 28


 292:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 415              		.loc 1 292 33 is_stmt 0 view .LVU114
 416 0048 1193     		str	r3, [sp, #68]
 293:Core/Src/main.c ****   {
 417              		.loc 1 293 3 is_stmt 1 view .LVU115
 293:Core/Src/main.c ****   {
 418              		.loc 1 293 7 is_stmt 0 view .LVU116
 419 004a 10A9     		add	r1, sp, #64
 420 004c 1848     		ldr	r0, .L24
 421 004e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 422              	.LVL17:
 293:Core/Src/main.c ****   {
 423              		.loc 1 293 6 view .LVU117
 424 0052 0028     		cmp	r0, #0
 425 0054 25D1     		bne	.L21
 297:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 426              		.loc 1 297 3 is_stmt 1 view .LVU118
 297:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 427              		.loc 1 297 20 is_stmt 0 view .LVU119
 428 0056 6023     		movs	r3, #96
 429 0058 0993     		str	r3, [sp, #36]
 298:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 430              		.loc 1 298 3 is_stmt 1 view .LVU120
 298:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 431              		.loc 1 298 19 is_stmt 0 view .LVU121
 432 005a 0023     		movs	r3, #0
 433 005c 0A93     		str	r3, [sp, #40]
 299:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 434              		.loc 1 299 3 is_stmt 1 view .LVU122
 299:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 435              		.loc 1 299 24 is_stmt 0 view .LVU123
 436 005e 0B93     		str	r3, [sp, #44]
 300:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 437              		.loc 1 300 3 is_stmt 1 view .LVU124
 300:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 438              		.loc 1 300 24 is_stmt 0 view .LVU125
 439 0060 0D93     		str	r3, [sp, #52]
 301:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 440              		.loc 1 301 3 is_stmt 1 view .LVU126
 301:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 441              		.loc 1 301 25 is_stmt 0 view .LVU127
 442 0062 0E93     		str	r3, [sp, #56]
 302:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 443              		.loc 1 302 3 is_stmt 1 view .LVU128
 302:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 444              		.loc 1 302 26 is_stmt 0 view .LVU129
 445 0064 0F93     		str	r3, [sp, #60]
 303:Core/Src/main.c ****   {
 446              		.loc 1 303 3 is_stmt 1 view .LVU130
 303:Core/Src/main.c ****   {
 447              		.loc 1 303 7 is_stmt 0 view .LVU131
 448 0066 0C22     		movs	r2, #12
 449 0068 09A9     		add	r1, sp, #36
 450 006a 1148     		ldr	r0, .L24
 451 006c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 452              	.LVL18:
 303:Core/Src/main.c ****   {
ARM GAS  /tmp/ccWUdcCs.s 			page 29


 453              		.loc 1 303 6 view .LVU132
 454 0070 0028     		cmp	r0, #0
 455 0072 18D1     		bne	.L22
 307:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 456              		.loc 1 307 3 is_stmt 1 view .LVU133
 307:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 457              		.loc 1 307 40 is_stmt 0 view .LVU134
 458 0074 0023     		movs	r3, #0
 459 0076 0193     		str	r3, [sp, #4]
 308:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 460              		.loc 1 308 3 is_stmt 1 view .LVU135
 308:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 461              		.loc 1 308 41 is_stmt 0 view .LVU136
 462 0078 0293     		str	r3, [sp, #8]
 309:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 463              		.loc 1 309 3 is_stmt 1 view .LVU137
 309:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 464              		.loc 1 309 34 is_stmt 0 view .LVU138
 465 007a 0393     		str	r3, [sp, #12]
 310:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 466              		.loc 1 310 3 is_stmt 1 view .LVU139
 310:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 467              		.loc 1 310 33 is_stmt 0 view .LVU140
 468 007c 0493     		str	r3, [sp, #16]
 311:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 469              		.loc 1 311 3 is_stmt 1 view .LVU141
 311:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 470              		.loc 1 311 35 is_stmt 0 view .LVU142
 471 007e 0593     		str	r3, [sp, #20]
 312:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 472              		.loc 1 312 3 is_stmt 1 view .LVU143
 312:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 473              		.loc 1 312 38 is_stmt 0 view .LVU144
 474 0080 8022     		movs	r2, #128
 475 0082 9201     		lsls	r2, r2, #6
 476 0084 0692     		str	r2, [sp, #24]
 313:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 477              		.loc 1 313 3 is_stmt 1 view .LVU145
 313:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 478              		.loc 1 313 40 is_stmt 0 view .LVU146
 479 0086 0893     		str	r3, [sp, #32]
 314:Core/Src/main.c ****   {
 480              		.loc 1 314 3 is_stmt 1 view .LVU147
 314:Core/Src/main.c ****   {
 481              		.loc 1 314 7 is_stmt 0 view .LVU148
 482 0088 01A9     		add	r1, sp, #4
 483 008a 0948     		ldr	r0, .L24
 484 008c FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 485              	.LVL19:
 314:Core/Src/main.c ****   {
 486              		.loc 1 314 6 view .LVU149
 487 0090 0028     		cmp	r0, #0
 488 0092 0AD1     		bne	.L23
 321:Core/Src/main.c **** 
 489              		.loc 1 321 3 is_stmt 1 view .LVU150
 490 0094 0648     		ldr	r0, .L24
 491 0096 FFF7FEFF 		bl	HAL_TIM_MspPostInit
ARM GAS  /tmp/ccWUdcCs.s 			page 30


 492              	.LVL20:
 323:Core/Src/main.c **** 
 493              		.loc 1 323 1 is_stmt 0 view .LVU151
 494 009a 13B0     		add	sp, sp, #76
 495              		@ sp needed
 496 009c 00BD     		pop	{pc}
 497              	.L20:
 289:Core/Src/main.c ****   }
 498              		.loc 1 289 5 is_stmt 1 view .LVU152
 499 009e FFF7FEFF 		bl	Error_Handler
 500              	.LVL21:
 501              	.L21:
 295:Core/Src/main.c ****   }
 502              		.loc 1 295 5 view .LVU153
 503 00a2 FFF7FEFF 		bl	Error_Handler
 504              	.LVL22:
 505              	.L22:
 305:Core/Src/main.c ****   }
 506              		.loc 1 305 5 view .LVU154
 507 00a6 FFF7FEFF 		bl	Error_Handler
 508              	.LVL23:
 509              	.L23:
 316:Core/Src/main.c ****   }
 510              		.loc 1 316 5 view .LVU155
 511 00aa FFF7FEFF 		bl	Error_Handler
 512              	.LVL24:
 513              	.L25:
 514 00ae C046     		.align	2
 515              	.L24:
 516 00b0 00000000 		.word	.LANCHOR1
 517 00b4 002C0140 		.word	1073818624
 518              		.cfi_endproc
 519              	.LFE250:
 521              		.section	.text.MX_TIM2_Init,"ax",%progbits
 522              		.align	1
 523              		.syntax unified
 524              		.code	16
 525              		.thumb_func
 527              	MX_TIM2_Init:
 528              	.LFB251:
 331:Core/Src/main.c **** 
 529              		.loc 1 331 1 view -0
 530              		.cfi_startproc
 531              		@ args = 0, pretend = 0, frame = 40
 532              		@ frame_needed = 0, uses_anonymous_args = 0
 533 0000 00B5     		push	{lr}
 534              	.LCFI5:
 535              		.cfi_def_cfa_offset 4
 536              		.cfi_offset 14, -4
 537 0002 8BB0     		sub	sp, sp, #44
 538              	.LCFI6:
 539              		.cfi_def_cfa_offset 48
 337:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 540              		.loc 1 337 3 view .LVU157
 337:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 541              		.loc 1 337 27 is_stmt 0 view .LVU158
 542 0004 0822     		movs	r2, #8
ARM GAS  /tmp/ccWUdcCs.s 			page 31


 543 0006 0021     		movs	r1, #0
 544 0008 08A8     		add	r0, sp, #32
 545 000a FFF7FEFF 		bl	memset
 546              	.LVL25:
 338:Core/Src/main.c **** 
 547              		.loc 1 338 3 is_stmt 1 view .LVU159
 338:Core/Src/main.c **** 
 548              		.loc 1 338 22 is_stmt 0 view .LVU160
 549 000e 1C22     		movs	r2, #28
 550 0010 0021     		movs	r1, #0
 551 0012 01A8     		add	r0, sp, #4
 552 0014 FFF7FEFF 		bl	memset
 553              	.LVL26:
 343:Core/Src/main.c ****   htim2.Init.Prescaler = 49;
 554              		.loc 1 343 3 is_stmt 1 view .LVU161
 343:Core/Src/main.c ****   htim2.Init.Prescaler = 49;
 555              		.loc 1 343 18 is_stmt 0 view .LVU162
 556 0018 2148     		ldr	r0, .L37
 557 001a 8023     		movs	r3, #128
 558 001c DB05     		lsls	r3, r3, #23
 559 001e 0360     		str	r3, [r0]
 344:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 560              		.loc 1 344 3 is_stmt 1 view .LVU163
 344:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 561              		.loc 1 344 24 is_stmt 0 view .LVU164
 562 0020 3123     		movs	r3, #49
 563 0022 4360     		str	r3, [r0, #4]
 345:Core/Src/main.c ****   htim2.Init.Period = 20000;
 564              		.loc 1 345 3 is_stmt 1 view .LVU165
 345:Core/Src/main.c ****   htim2.Init.Period = 20000;
 565              		.loc 1 345 26 is_stmt 0 view .LVU166
 566 0024 0023     		movs	r3, #0
 567 0026 8360     		str	r3, [r0, #8]
 346:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 568              		.loc 1 346 3 is_stmt 1 view .LVU167
 346:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 569              		.loc 1 346 21 is_stmt 0 view .LVU168
 570 0028 1E4A     		ldr	r2, .L37+4
 571 002a C260     		str	r2, [r0, #12]
 347:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 572              		.loc 1 347 3 is_stmt 1 view .LVU169
 347:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 573              		.loc 1 347 28 is_stmt 0 view .LVU170
 574 002c 0361     		str	r3, [r0, #16]
 348:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 575              		.loc 1 348 3 is_stmt 1 view .LVU171
 348:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 576              		.loc 1 348 32 is_stmt 0 view .LVU172
 577 002e 8361     		str	r3, [r0, #24]
 349:Core/Src/main.c ****   {
 578              		.loc 1 349 3 is_stmt 1 view .LVU173
 349:Core/Src/main.c ****   {
 579              		.loc 1 349 7 is_stmt 0 view .LVU174
 580 0030 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 581              	.LVL27:
 349:Core/Src/main.c ****   {
 582              		.loc 1 349 6 view .LVU175
ARM GAS  /tmp/ccWUdcCs.s 			page 32


 583 0034 0028     		cmp	r0, #0
 584 0036 28D1     		bne	.L32
 353:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 585              		.loc 1 353 3 is_stmt 1 view .LVU176
 353:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 586              		.loc 1 353 37 is_stmt 0 view .LVU177
 587 0038 0023     		movs	r3, #0
 588 003a 0893     		str	r3, [sp, #32]
 354:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 589              		.loc 1 354 3 is_stmt 1 view .LVU178
 354:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 590              		.loc 1 354 33 is_stmt 0 view .LVU179
 591 003c 0993     		str	r3, [sp, #36]
 355:Core/Src/main.c ****   {
 592              		.loc 1 355 3 is_stmt 1 view .LVU180
 355:Core/Src/main.c ****   {
 593              		.loc 1 355 7 is_stmt 0 view .LVU181
 594 003e 08A9     		add	r1, sp, #32
 595 0040 1748     		ldr	r0, .L37
 596 0042 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 597              	.LVL28:
 355:Core/Src/main.c ****   {
 598              		.loc 1 355 6 view .LVU182
 599 0046 0028     		cmp	r0, #0
 600 0048 21D1     		bne	.L33
 359:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 601              		.loc 1 359 3 is_stmt 1 view .LVU183
 359:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 602              		.loc 1 359 20 is_stmt 0 view .LVU184
 603 004a 6023     		movs	r3, #96
 604 004c 0193     		str	r3, [sp, #4]
 360:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 605              		.loc 1 360 3 is_stmt 1 view .LVU185
 360:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 606              		.loc 1 360 19 is_stmt 0 view .LVU186
 607 004e 0023     		movs	r3, #0
 608 0050 0293     		str	r3, [sp, #8]
 361:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 609              		.loc 1 361 3 is_stmt 1 view .LVU187
 361:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 610              		.loc 1 361 24 is_stmt 0 view .LVU188
 611 0052 0393     		str	r3, [sp, #12]
 362:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 612              		.loc 1 362 3 is_stmt 1 view .LVU189
 362:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 613              		.loc 1 362 24 is_stmt 0 view .LVU190
 614 0054 0593     		str	r3, [sp, #20]
 363:Core/Src/main.c ****   {
 615              		.loc 1 363 3 is_stmt 1 view .LVU191
 363:Core/Src/main.c ****   {
 616              		.loc 1 363 7 is_stmt 0 view .LVU192
 617 0056 0022     		movs	r2, #0
 618 0058 01A9     		add	r1, sp, #4
 619 005a 1148     		ldr	r0, .L37
 620 005c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 621              	.LVL29:
 363:Core/Src/main.c ****   {
ARM GAS  /tmp/ccWUdcCs.s 			page 33


 622              		.loc 1 363 6 view .LVU193
 623 0060 0028     		cmp	r0, #0
 624 0062 16D1     		bne	.L34
 367:Core/Src/main.c ****   {
 625              		.loc 1 367 3 is_stmt 1 view .LVU194
 367:Core/Src/main.c ****   {
 626              		.loc 1 367 7 is_stmt 0 view .LVU195
 627 0064 0422     		movs	r2, #4
 628 0066 01A9     		add	r1, sp, #4
 629 0068 0D48     		ldr	r0, .L37
 630 006a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 631              	.LVL30:
 367:Core/Src/main.c ****   {
 632              		.loc 1 367 6 view .LVU196
 633 006e 0028     		cmp	r0, #0
 634 0070 11D1     		bne	.L35
 371:Core/Src/main.c ****   {
 635              		.loc 1 371 3 is_stmt 1 view .LVU197
 371:Core/Src/main.c ****   {
 636              		.loc 1 371 7 is_stmt 0 view .LVU198
 637 0072 0822     		movs	r2, #8
 638 0074 01A9     		add	r1, sp, #4
 639 0076 0A48     		ldr	r0, .L37
 640 0078 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 641              	.LVL31:
 371:Core/Src/main.c ****   {
 642              		.loc 1 371 6 view .LVU199
 643 007c 0028     		cmp	r0, #0
 644 007e 0CD1     		bne	.L36
 378:Core/Src/main.c **** 
 645              		.loc 1 378 3 is_stmt 1 view .LVU200
 646 0080 0748     		ldr	r0, .L37
 647 0082 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 648              	.LVL32:
 380:Core/Src/main.c **** 
 649              		.loc 1 380 1 is_stmt 0 view .LVU201
 650 0086 0BB0     		add	sp, sp, #44
 651              		@ sp needed
 652 0088 00BD     		pop	{pc}
 653              	.L32:
 351:Core/Src/main.c ****   }
 654              		.loc 1 351 5 is_stmt 1 view .LVU202
 655 008a FFF7FEFF 		bl	Error_Handler
 656              	.LVL33:
 657              	.L33:
 357:Core/Src/main.c ****   }
 658              		.loc 1 357 5 view .LVU203
 659 008e FFF7FEFF 		bl	Error_Handler
 660              	.LVL34:
 661              	.L34:
 365:Core/Src/main.c ****   }
 662              		.loc 1 365 5 view .LVU204
 663 0092 FFF7FEFF 		bl	Error_Handler
 664              	.LVL35:
 665              	.L35:
 369:Core/Src/main.c ****   }
 666              		.loc 1 369 5 view .LVU205
ARM GAS  /tmp/ccWUdcCs.s 			page 34


 667 0096 FFF7FEFF 		bl	Error_Handler
 668              	.LVL36:
 669              	.L36:
 373:Core/Src/main.c ****   }
 670              		.loc 1 373 5 view .LVU206
 671 009a FFF7FEFF 		bl	Error_Handler
 672              	.LVL37:
 673              	.L38:
 674 009e C046     		.align	2
 675              	.L37:
 676 00a0 00000000 		.word	.LANCHOR2
 677 00a4 204E0000 		.word	20000
 678              		.cfi_endproc
 679              	.LFE251:
 681              		.global	__aeabi_uidiv
 682              		.section	.text.SystemClock_Config,"ax",%progbits
 683              		.align	1
 684              		.global	SystemClock_Config
 685              		.syntax unified
 686              		.code	16
 687              		.thumb_func
 689              	SystemClock_Config:
 690              	.LFB248:
 169:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 691              		.loc 1 169 1 view -0
 692              		.cfi_startproc
 693              		@ args = 0, pretend = 0, frame = 88
 694              		@ frame_needed = 0, uses_anonymous_args = 0
 695 0000 00B5     		push	{lr}
 696              	.LCFI7:
 697              		.cfi_def_cfa_offset 4
 698              		.cfi_offset 14, -4
 699 0002 97B0     		sub	sp, sp, #92
 700              	.LCFI8:
 701              		.cfi_def_cfa_offset 96
 170:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 702              		.loc 1 170 3 view .LVU208
 170:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 703              		.loc 1 170 22 is_stmt 0 view .LVU209
 704 0004 3022     		movs	r2, #48
 705 0006 0021     		movs	r1, #0
 706 0008 0AA8     		add	r0, sp, #40
 707 000a FFF7FEFF 		bl	memset
 708              	.LVL38:
 171:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 709              		.loc 1 171 3 is_stmt 1 view .LVU210
 171:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 710              		.loc 1 171 22 is_stmt 0 view .LVU211
 711 000e 1022     		movs	r2, #16
 712 0010 0021     		movs	r1, #0
 713 0012 06A8     		add	r0, sp, #24
 714 0014 FFF7FEFF 		bl	memset
 715              	.LVL39:
 172:Core/Src/main.c **** 
 716              		.loc 1 172 3 is_stmt 1 view .LVU212
 172:Core/Src/main.c **** 
 717              		.loc 1 172 28 is_stmt 0 view .LVU213
ARM GAS  /tmp/ccWUdcCs.s 			page 35


 718 0018 1422     		movs	r2, #20
 719 001a 0021     		movs	r1, #0
 720 001c 01A8     		add	r0, sp, #4
 721 001e FFF7FEFF 		bl	memset
 722              	.LVL40:
 177:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 723              		.loc 1 177 3 is_stmt 1 view .LVU214
 177:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 724              		.loc 1 177 36 is_stmt 0 view .LVU215
 725 0022 0323     		movs	r3, #3
 726 0024 0A93     		str	r3, [sp, #40]
 178:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 727              		.loc 1 178 3 is_stmt 1 view .LVU216
 178:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 728              		.loc 1 178 30 is_stmt 0 view .LVU217
 729 0026 023B     		subs	r3, r3, #2
 730 0028 0B93     		str	r3, [sp, #44]
 179:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 731              		.loc 1 179 3 is_stmt 1 view .LVU218
 179:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 732              		.loc 1 179 30 is_stmt 0 view .LVU219
 733 002a 0D93     		str	r3, [sp, #52]
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 734              		.loc 1 180 3 is_stmt 1 view .LVU220
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 735              		.loc 1 180 41 is_stmt 0 view .LVU221
 736 002c 0F33     		adds	r3, r3, #15
 737 002e 0E93     		str	r3, [sp, #56]
 181:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 738              		.loc 1 181 3 is_stmt 1 view .LVU222
 181:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 739              		.loc 1 181 34 is_stmt 0 view .LVU223
 740 0030 0E3B     		subs	r3, r3, #14
 741 0032 1293     		str	r3, [sp, #72]
 182:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 742              		.loc 1 182 3 is_stmt 1 view .LVU224
 182:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 743              		.loc 1 182 35 is_stmt 0 view .LVU225
 744 0034 8023     		movs	r3, #128
 745 0036 5B02     		lsls	r3, r3, #9
 746 0038 1393     		str	r3, [sp, #76]
 183:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 747              		.loc 1 183 3 is_stmt 1 view .LVU226
 183:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 748              		.loc 1 183 32 is_stmt 0 view .LVU227
 749 003a 8023     		movs	r3, #128
 750 003c 5B03     		lsls	r3, r3, #13
 751 003e 1493     		str	r3, [sp, #80]
 184:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 752              		.loc 1 184 3 is_stmt 1 view .LVU228
 185:Core/Src/main.c ****   {
 753              		.loc 1 185 3 view .LVU229
 185:Core/Src/main.c ****   {
 754              		.loc 1 185 7 is_stmt 0 view .LVU230
 755 0040 0AA8     		add	r0, sp, #40
 756 0042 FFF7FEFF 		bl	HAL_RCC_OscConfig
 757              	.LVL41:
ARM GAS  /tmp/ccWUdcCs.s 			page 36


 185:Core/Src/main.c ****   {
 758              		.loc 1 185 6 view .LVU231
 759 0046 0028     		cmp	r0, #0
 760 0048 28D1     		bne	.L43
 192:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 761              		.loc 1 192 3 is_stmt 1 view .LVU232
 192:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 762              		.loc 1 192 31 is_stmt 0 view .LVU233
 763 004a 0723     		movs	r3, #7
 764 004c 0693     		str	r3, [sp, #24]
 194:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 765              		.loc 1 194 3 is_stmt 1 view .LVU234
 194:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 766              		.loc 1 194 34 is_stmt 0 view .LVU235
 767 004e 053B     		subs	r3, r3, #5
 768 0050 0793     		str	r3, [sp, #28]
 195:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 769              		.loc 1 195 3 is_stmt 1 view .LVU236
 195:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 770              		.loc 1 195 35 is_stmt 0 view .LVU237
 771 0052 0023     		movs	r3, #0
 772 0054 0893     		str	r3, [sp, #32]
 196:Core/Src/main.c **** 
 773              		.loc 1 196 3 is_stmt 1 view .LVU238
 196:Core/Src/main.c **** 
 774              		.loc 1 196 36 is_stmt 0 view .LVU239
 775 0056 0993     		str	r3, [sp, #36]
 198:Core/Src/main.c ****   {
 776              		.loc 1 198 3 is_stmt 1 view .LVU240
 198:Core/Src/main.c ****   {
 777              		.loc 1 198 7 is_stmt 0 view .LVU241
 778 0058 0121     		movs	r1, #1
 779 005a 06A8     		add	r0, sp, #24
 780 005c FFF7FEFF 		bl	HAL_RCC_ClockConfig
 781              	.LVL42:
 198:Core/Src/main.c ****   {
 782              		.loc 1 198 6 view .LVU242
 783 0060 0028     		cmp	r0, #0
 784 0062 1DD1     		bne	.L44
 202:Core/Src/main.c ****   PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 785              		.loc 1 202 3 is_stmt 1 view .LVU243
 202:Core/Src/main.c ****   PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 786              		.loc 1 202 38 is_stmt 0 view .LVU244
 787 0064 2023     		movs	r3, #32
 788 0066 0193     		str	r3, [sp, #4]
 203:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 789              		.loc 1 203 3 is_stmt 1 view .LVU245
 203:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 790              		.loc 1 203 36 is_stmt 0 view .LVU246
 791 0068 0023     		movs	r3, #0
 792 006a 0493     		str	r3, [sp, #16]
 204:Core/Src/main.c ****   {
 793              		.loc 1 204 3 is_stmt 1 view .LVU247
 204:Core/Src/main.c ****   {
 794              		.loc 1 204 7 is_stmt 0 view .LVU248
 795 006c 01A8     		add	r0, sp, #4
 796 006e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
ARM GAS  /tmp/ccWUdcCs.s 			page 37


 797              	.LVL43:
 204:Core/Src/main.c ****   {
 798              		.loc 1 204 6 view .LVU249
 799 0072 0028     		cmp	r0, #0
 800 0074 16D1     		bne	.L45
 209:Core/Src/main.c ****   HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 801              		.loc 1 209 3 is_stmt 1 view .LVU250
 209:Core/Src/main.c ****   HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 802              		.loc 1 209 22 is_stmt 0 view .LVU251
 803 0076 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 804              	.LVL44:
 209:Core/Src/main.c ****   HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 805              		.loc 1 209 3 view .LVU252
 806 007a FA21     		movs	r1, #250
 807 007c 8900     		lsls	r1, r1, #2
 808 007e FFF7FEFF 		bl	__aeabi_uidiv
 809              	.LVL45:
 810 0082 FFF7FEFF 		bl	HAL_SYSTICK_Config
 811              	.LVL46:
 210:Core/Src/main.c ****   HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 812              		.loc 1 210 3 is_stmt 1 view .LVU253
 813 0086 0420     		movs	r0, #4
 814 0088 FFF7FEFF 		bl	HAL_SYSTICK_CLKSourceConfig
 815              	.LVL47:
 211:Core/Src/main.c **** }
 816              		.loc 1 211 3 view .LVU254
 817 008c 0120     		movs	r0, #1
 818 008e 0022     		movs	r2, #0
 819 0090 0021     		movs	r1, #0
 820 0092 4042     		rsbs	r0, r0, #0
 821 0094 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 822              	.LVL48:
 212:Core/Src/main.c **** /**
 823              		.loc 1 212 1 is_stmt 0 view .LVU255
 824 0098 17B0     		add	sp, sp, #92
 825              		@ sp needed
 826 009a 00BD     		pop	{pc}
 827              	.L43:
 187:Core/Src/main.c ****   }
 828              		.loc 1 187 5 is_stmt 1 view .LVU256
 829 009c FFF7FEFF 		bl	Error_Handler
 830              	.LVL49:
 831              	.L44:
 200:Core/Src/main.c ****   }
 832              		.loc 1 200 5 view .LVU257
 833 00a0 FFF7FEFF 		bl	Error_Handler
 834              	.LVL50:
 835              	.L45:
 206:Core/Src/main.c ****   }
 836              		.loc 1 206 5 view .LVU258
 837 00a4 FFF7FEFF 		bl	Error_Handler
 838              	.LVL51:
 839              		.cfi_endproc
 840              	.LFE248:
 842              		.section	.text.main,"ax",%progbits
 843              		.align	1
 844              		.global	main
ARM GAS  /tmp/ccWUdcCs.s 			page 38


 845              		.syntax unified
 846              		.code	16
 847              		.thumb_func
 849              	main:
 850              	.LFB247:
  96:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 851              		.loc 1 96 1 view -0
 852              		.cfi_startproc
 853              		@ Volatile: function does not return.
 854              		@ args = 0, pretend = 0, frame = 0
 855              		@ frame_needed = 0, uses_anonymous_args = 0
 856 0000 10B5     		push	{r4, lr}
 857              	.LCFI9:
 858              		.cfi_def_cfa_offset 8
 859              		.cfi_offset 4, -8
 860              		.cfi_offset 14, -4
 104:Core/Src/main.c **** 
 861              		.loc 1 104 3 view .LVU260
 862 0002 FFF7FEFF 		bl	HAL_Init
 863              	.LVL52:
 111:Core/Src/main.c **** 
 864              		.loc 1 111 3 view .LVU261
 865 0006 FFF7FEFF 		bl	SystemClock_Config
 866              	.LVL53:
 117:Core/Src/main.c ****   MX_I2C1_Init();
 867              		.loc 1 117 3 view .LVU262
 868 000a FFF7FEFF 		bl	MX_GPIO_Init
 869              	.LVL54:
 118:Core/Src/main.c ****   MX_TIM1_Init();
 870              		.loc 1 118 3 view .LVU263
 871 000e FFF7FEFF 		bl	MX_I2C1_Init
 872              	.LVL55:
 119:Core/Src/main.c ****   MX_TIM2_Init();
 873              		.loc 1 119 3 view .LVU264
 874 0012 FFF7FEFF 		bl	MX_TIM1_Init
 875              	.LVL56:
 120:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 876              		.loc 1 120 3 view .LVU265
 877 0016 FFF7FEFF 		bl	MX_TIM2_Init
 878              	.LVL57:
 130:Core/Src/main.c **** 		/*
 879              		.loc 1 130 3 view .LVU266
 880 001a 0E48     		ldr	r0, .L48
 881 001c FFF7FEFF 		bl	giro_config
 882              	.LVL58:
 139:Core/Src/main.c ****   htim2.Instance->CCR1 = 10;
 883              		.loc 1 139 3 view .LVU267
 139:Core/Src/main.c ****   htim2.Instance->CCR1 = 10;
 884              		.loc 1 139 8 is_stmt 0 view .LVU268
 885 0020 0D48     		ldr	r0, .L48+4
 886 0022 0368     		ldr	r3, [r0]
 139:Core/Src/main.c ****   htim2.Instance->CCR1 = 10;
 887              		.loc 1 139 24 view .LVU269
 888 0024 0022     		movs	r2, #0
 889 0026 1A64     		str	r2, [r3, #64]
 140:Core/Src/main.c ****   htim2.Instance->CCR2 = 10;
 890              		.loc 1 140 3 is_stmt 1 view .LVU270
ARM GAS  /tmp/ccWUdcCs.s 			page 39


 140:Core/Src/main.c ****   htim2.Instance->CCR2 = 10;
 891              		.loc 1 140 8 is_stmt 0 view .LVU271
 892 0028 0C4C     		ldr	r4, .L48+8
 893 002a 2368     		ldr	r3, [r4]
 140:Core/Src/main.c ****   htim2.Instance->CCR2 = 10;
 894              		.loc 1 140 24 view .LVU272
 895 002c 0A32     		adds	r2, r2, #10
 896 002e 5A63     		str	r2, [r3, #52]
 141:Core/Src/main.c ****   htim2.Instance->CCR3 = 10;
 897              		.loc 1 141 3 is_stmt 1 view .LVU273
 141:Core/Src/main.c ****   htim2.Instance->CCR3 = 10;
 898              		.loc 1 141 24 is_stmt 0 view .LVU274
 899 0030 9A63     		str	r2, [r3, #56]
 142:Core/Src/main.c **** 
 900              		.loc 1 142 3 is_stmt 1 view .LVU275
 142:Core/Src/main.c **** 
 901              		.loc 1 142 24 is_stmt 0 view .LVU276
 902 0032 DA63     		str	r2, [r3, #60]
 144:Core/Src/main.c ****   HAL_TIM_PWM_Start (&htim2, TIM_CHANNEL_1);
 903              		.loc 1 144 3 is_stmt 1 view .LVU277
 904 0034 0C21     		movs	r1, #12
 905 0036 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 906              	.LVL59:
 145:Core/Src/main.c ****   HAL_TIM_PWM_Start (&htim2, TIM_CHANNEL_2);
 907              		.loc 1 145 3 view .LVU278
 908 003a 0021     		movs	r1, #0
 909 003c 2000     		movs	r0, r4
 910 003e FFF7FEFF 		bl	HAL_TIM_PWM_Start
 911              	.LVL60:
 146:Core/Src/main.c ****   HAL_TIM_PWM_Start (&htim2, TIM_CHANNEL_3);
 912              		.loc 1 146 3 view .LVU279
 913 0042 0421     		movs	r1, #4
 914 0044 2000     		movs	r0, r4
 915 0046 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 916              	.LVL61:
 147:Core/Src/main.c ****   /* USER CODE END 2 */
 917              		.loc 1 147 3 view .LVU280
 918 004a 0821     		movs	r1, #8
 919 004c 2000     		movs	r0, r4
 920 004e FFF7FEFF 		bl	HAL_TIM_PWM_Start
 921              	.LVL62:
 922              	.L47:
 155:Core/Src/main.c ****   {
 923              		.loc 1 155 3 discriminator 1 view .LVU281
 160:Core/Src/main.c ****   /* USER CODE END 3 */
 924              		.loc 1 160 3 discriminator 1 view .LVU282
 155:Core/Src/main.c ****   {
 925              		.loc 1 155 9 discriminator 1 view .LVU283
 926 0052 FEE7     		b	.L47
 927              	.L49:
 928              		.align	2
 929              	.L48:
 930 0054 00000000 		.word	.LANCHOR0
 931 0058 00000000 		.word	.LANCHOR1
 932 005c 00000000 		.word	.LANCHOR2
 933              		.cfi_endproc
 934              	.LFE247:
ARM GAS  /tmp/ccWUdcCs.s 			page 40


 936              		.global	number
 937              		.global	button_delay_counter
 938              		.global	sis_tik_frik
 939              		.global	button_status
 940              		.global	htim2
 941              		.global	htim1
 942              		.global	hi2c1
 943              		.section	.bss.button_delay_counter,"aw",%nobits
 944              		.align	3
 947              	button_delay_counter:
 948 0000 00000000 		.space	8
 948      00000000 
 949              		.section	.bss.button_status,"aw",%nobits
 952              	button_status:
 953 0000 00       		.space	1
 954              		.section	.bss.hi2c1,"aw",%nobits
 955              		.align	2
 956              		.set	.LANCHOR0,. + 0
 959              	hi2c1:
 960 0000 00000000 		.space	76
 960      00000000 
 960      00000000 
 960      00000000 
 960      00000000 
 961              		.section	.bss.htim1,"aw",%nobits
 962              		.align	2
 963              		.set	.LANCHOR1,. + 0
 966              	htim1:
 967 0000 00000000 		.space	72
 967      00000000 
 967      00000000 
 967      00000000 
 967      00000000 
 968              		.section	.bss.htim2,"aw",%nobits
 969              		.align	2
 970              		.set	.LANCHOR2,. + 0
 973              	htim2:
 974 0000 00000000 		.space	72
 974      00000000 
 974      00000000 
 974      00000000 
 974      00000000 
 975              		.section	.bss.number,"aw",%nobits
 976              		.align	1
 979              	number:
 980 0000 0000     		.space	2
 981              		.section	.rodata.sis_tik_frik,"a"
 982              		.align	3
 985              	sis_tik_frik:
 986 0000 E8030000 		.word	1000
 987 0004 00000000 		.word	0
 988              		.text
 989              	.Letext0:
 990              		.file 5 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 991              		.file 6 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 992              		.file 7 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f051x8.h"
 993              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
ARM GAS  /tmp/ccWUdcCs.s 			page 41


 994              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc.h"
 995              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc_ex.h"
 996              		.file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 997              		.file 12 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 998              		.file 13 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_i2c.h"
 999              		.file 14 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 1000              		.file 15 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_cortex.h"
 1001              		.file 16 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim_ex.h"
 1002              		.file 17 "Core/Inc/main.h"
 1003              		.file 18 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_i2c_ex.h"
 1004              		.file 19 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h"
 1005              		.file 20 "Drivers/Giro/Inc/giro_driver.h"
 1006              		.file 21 "<built-in>"
ARM GAS  /tmp/ccWUdcCs.s 			page 42


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccWUdcCs.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccWUdcCs.s:23     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccWUdcCs.s:193    .text.MX_GPIO_Init:00000000000000a0 $d
     /tmp/ccWUdcCs.s:201    .text.Error_Handler:0000000000000000 $t
     /tmp/ccWUdcCs.s:207    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccWUdcCs.s:239    .text.MX_I2C1_Init:0000000000000000 $t
     /tmp/ccWUdcCs.s:244    .text.MX_I2C1_Init:0000000000000000 MX_I2C1_Init
     /tmp/ccWUdcCs.s:330    .text.MX_I2C1_Init:000000000000004c $d
     /tmp/ccWUdcCs.s:337    .text.MX_TIM1_Init:0000000000000000 $t
     /tmp/ccWUdcCs.s:342    .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
     /tmp/ccWUdcCs.s:516    .text.MX_TIM1_Init:00000000000000b0 $d
     /tmp/ccWUdcCs.s:522    .text.MX_TIM2_Init:0000000000000000 $t
     /tmp/ccWUdcCs.s:527    .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
     /tmp/ccWUdcCs.s:676    .text.MX_TIM2_Init:00000000000000a0 $d
     /tmp/ccWUdcCs.s:683    .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccWUdcCs.s:689    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccWUdcCs.s:843    .text.main:0000000000000000 $t
     /tmp/ccWUdcCs.s:849    .text.main:0000000000000000 main
     /tmp/ccWUdcCs.s:930    .text.main:0000000000000054 $d
     /tmp/ccWUdcCs.s:979    .bss.number:0000000000000000 number
     /tmp/ccWUdcCs.s:947    .bss.button_delay_counter:0000000000000000 button_delay_counter
     /tmp/ccWUdcCs.s:985    .rodata.sis_tik_frik:0000000000000000 sis_tik_frik
     /tmp/ccWUdcCs.s:952    .bss.button_status:0000000000000000 button_status
     /tmp/ccWUdcCs.s:973    .bss.htim2:0000000000000000 htim2
     /tmp/ccWUdcCs.s:966    .bss.htim1:0000000000000000 htim1
     /tmp/ccWUdcCs.s:959    .bss.hi2c1:0000000000000000 hi2c1
     /tmp/ccWUdcCs.s:944    .bss.button_delay_counter:0000000000000000 $d
     /tmp/ccWUdcCs.s:953    .bss.button_status:0000000000000000 $d
     /tmp/ccWUdcCs.s:955    .bss.hi2c1:0000000000000000 $d
     /tmp/ccWUdcCs.s:962    .bss.htim1:0000000000000000 $d
     /tmp/ccWUdcCs.s:969    .bss.htim2:0000000000000000 $d
     /tmp/ccWUdcCs.s:976    .bss.number:0000000000000000 $d
     /tmp/ccWUdcCs.s:982    .rodata.sis_tik_frik:0000000000000000 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_TIM_MspPostInit
__aeabi_uidiv
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_RCC_GetHCLKFreq
HAL_SYSTICK_Config
HAL_SYSTICK_CLKSourceConfig
HAL_Init
ARM GAS  /tmp/ccWUdcCs.s 			page 43


giro_config
HAL_TIM_PWM_Start
