-- -------------------------------------------------------------
-- 
-- File Name: C:\QPSK\hdl_prj_zcu111\hdlsrc\hdlcoder_QPSKTxRx_RFSoC\QPSK_src_Zeros_Like_block.vhd
-- Created: 2025-09-17 13:27:53
-- 
-- Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: QPSK_src_Zeros_Like_block
-- Source Path: hdlcoder_QPSKTxRx_RFSoC/QPSK/To DAC/To DAC Interface/Zero On Invalid/Zeros Like
-- Hierarchy Level: 4
-- Model version: 9.4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.QPSK_src_QPSK_pkg.ALL;

ENTITY QPSK_src_Zeros_Like_block IS
  PORT( u_re                              :   IN    vector_of_std_logic_vector16(0 TO 3);  -- sfix16_En14 [4]
        u_im                              :   IN    vector_of_std_logic_vector16(0 TO 3);  -- sfix16_En14 [4]
        y_re                              :   OUT   vector_of_std_logic_vector16(0 TO 3);  -- sfix16_En14 [4]
        y_im                              :   OUT   vector_of_std_logic_vector16(0 TO 3)  -- sfix16_En14 [4]
        );
END QPSK_src_Zeros_Like_block;


ARCHITECTURE rtl OF QPSK_src_Zeros_Like_block IS

  -- Signals
  SIGNAL u_re_signed                      : vector_of_signed16(0 TO 3);  -- sfix16_En14 [4]
  SIGNAL u_im_signed                      : vector_of_signed16(0 TO 3);  -- sfix16_En14 [4]
  SIGNAL y_re_tmp                         : vector_of_signed16(0 TO 3);  -- sfix16_En14 [4]
  SIGNAL y_im_tmp                         : vector_of_signed16(0 TO 3);  -- sfix16_En14 [4]

BEGIN
  outputgen3: FOR k IN 0 TO 3 GENERATE
    u_re_signed(k) <= signed(u_re(k));
  END GENERATE;

  outputgen2: FOR k IN 0 TO 3 GENERATE
    u_im_signed(k) <= signed(u_im(k));
  END GENERATE;

  --MATLAB Function 'QPSK/To DAC/To DAC Interface/Zero On Invalid/Zeros Like'
  y_re_tmp <= (OTHERS => to_signed(16#0000#, 16));
  y_im_tmp <= (OTHERS => to_signed(16#0000#, 16));

  outputgen1: FOR k IN 0 TO 3 GENERATE
    y_re(k) <= std_logic_vector(y_re_tmp(k));
  END GENERATE;

  outputgen: FOR k IN 0 TO 3 GENERATE
    y_im(k) <= std_logic_vector(y_im_tmp(k));
  END GENERATE;

END rtl;

