# design
vcom ../VHDL_Ex3.data/sources/div16.vhd

# testbench
vcom ../VHDL_Ex3.data/sources/div16_tb.vhd

set SIM_TIME "1 us"
set SIM_TOP_LEVEL "div16_tb"

