<html>
 <head>
  <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
  <title>@DOC_TITLE@</title>
  <link href="doxygen.css" rel="stylesheet" type="text/css">
</head>
<body>

<table width="100%" height="10%" bgcolor="#FFFFFF">
  <tr>
    <td colspan="2"><p><A href=http://www.atmel.com ><img src="atmel.jpg"/ border=0></A></p><br /></td>
    <td colspan="2"> <strong><font face="Helvetica" color="#000000" size="+3">Xmega Application Note</font></strong></td>
    <td colspan="2"><p><A href=http://www.atmel.com/products/AVR><img src="AVR_logo_blue.gif"/ border=0></A></p><br /></td>
  </tr>
  <tr>
    <td colspan="6" height="1" background="blue.gif"></td>
  </tr>
</table>
<!-- Generated by Doxygen 1.6.3 -->
  <div class="navpath"><a class="el" href="dir_78e98c194406f0564c155dc4e3a65e25.html">asf</a>&nbsp;&raquo;&nbsp;<a class="el" href="dir_1bfdd21ed7956c05b9d05e75709f878b.html">xmega</a>&nbsp;&raquo;&nbsp;<a class="el" href="dir_6df56000e9397a0e5b9a9ad92f20af68.html">services</a>&nbsp;&raquo;&nbsp;<a class="el" href="dir_a98c422f485acdaa3b23c4a99b4cb711.html">basic</a>&nbsp;&raquo;&nbsp;<a class="el" href="dir_7052404ef7b2aa53538a0cd5b3cede05.html">clock</a>&nbsp;&raquo;&nbsp;<a class="el" href="dir_5be39e10f870757ad72427cb0ab7a04d.html">validation</a>&nbsp;&raquo;&nbsp;<a class="el" href="dir_9bfd1cce8dd9605630e1f8ca9885c57f.html">zephyr_tripoli</a>
  </div>
<div class="contents">
<h1>sysclk.h File Reference</h1>
<p>Chip-specific system clock management functions.  
<a href="#_details">More...</a></p>
<code>#include &lt;avr32/io.h&gt;</code><br/>
<div class="dynheader">
Include dependency graph for sysclk.h:</div>
<div class="dynsection">
<div class="center"><img src="validation_2zephyr__tripoli_2sysclk_8h__incl.png" border="0" usemap="#asf_2xmega_2services_2basic_2clock_2validation_2zephyr__tripoli_2sysclk_8h_map" alt=""/></div>
</div>

<p><a href="validation_2zephyr__tripoli_2sysclk_8h_source.html">Go to the source code of this file.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gaf8bcf7e1ee2ebd2829ebc31be507c6da">CONFIG_SYSCLK_CPU_DIV</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gaa952d8094a06be420e244e68286c2dbf">CONFIG_SYSCLK_PBA_DIV</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration symbol for dividing the PBA clock frequency by <img class="formulaInl" alt="$2^{CONFIG\_SYSCLK\_PBA\_DIV}$" src="form_1.png"/>.  <a href="group__sysclk__group.html#gaa952d8094a06be420e244e68286c2dbf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="validation_2zephyr__tripoli_2sysclk_8h.html#a729e1912aef280b0faf06007d93f551c">FCPU_HZ</a>&nbsp;&nbsp;&nbsp;FCPU_HZ_ZEPHYR</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="validation_2zephyr__tripoli_2sysclk_8h.html#a4308506818668a5d0b13259904965c96">FCPU_HZ_MISTRAL</a>&nbsp;&nbsp;&nbsp;20000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="validation_2zephyr__tripoli_2sysclk_8h.html#a27515d910e79583452427b7820bac9e0">FCPU_HZ_ZEPHYR</a>&nbsp;&nbsp;&nbsp;48000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="validation_2zephyr__tripoli_2sysclk_8h.html#aa072a58b4561159da1c0be48a5e546c4">FPBA_HZ</a>&nbsp;&nbsp;&nbsp;FCPU_HZ</td></tr>
<tr><td colspan="2"><div class="groupHeader">Clocks derived from the PBA clock</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp19ff55c08dfea4521009f1b571db93c5"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga4c530814a371c788f9608e46b81feb93">SYSCLK_ADC</a>&nbsp;&nbsp;&nbsp;(AVR32_ADC_CLK_PBA % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A/D Converter.  <a href="group__sysclk__group.html#ga4c530814a371c788f9608e46b81feb93"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga1a906a79658f393a0735f668f9ff2e5f">SYSCLK_DAC</a>&nbsp;&nbsp;&nbsp;(AVR32_ABDAC_CLK_PBA % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">D/A Converter.  <a href="group__sysclk__group.html#ga1a906a79658f393a0735f668f9ff2e5f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gaafd65ced01805e6f5dfbd3b08e9aa02c">SYSCLK_GPIO</a>&nbsp;&nbsp;&nbsp;(AVR32_GPIO_CLK_PBA % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">General-Purpose I/O.  <a href="group__sysclk__group.html#gaafd65ced01805e6f5dfbd3b08e9aa02c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga14d03e228f6f595a55e1a76040b8f169">SYSCLK_INTC</a>&nbsp;&nbsp;&nbsp;(AVR32_INTC_CLK_PBA % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Internal interrupt controller.  <a href="group__sysclk__group.html#ga14d03e228f6f595a55e1a76040b8f169"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gac83d44e5be54c7b52b86deb4fc338516">SYSCLK_PDCA_PB</a>&nbsp;&nbsp;&nbsp;(AVR32_PDCA_CLK_PBA % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PDCA periph bus interface.  <a href="group__sysclk__group.html#gac83d44e5be54c7b52b86deb4fc338516"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga0f033dbcbfbd2fa9aadc748fb5c18165">SYSCLK_PM</a>&nbsp;&nbsp;&nbsp;(AVR32_PM_CLK_PBA % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PM/RTC/EIM configuration.  <a href="group__sysclk__group.html#ga0f033dbcbfbd2fa9aadc748fb5c18165"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gaba7d5c176ee1112b9f590ac775615e36">SYSCLK_PWM</a>&nbsp;&nbsp;&nbsp;(AVR32_PWM_CLK_PBA % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PWM.  <a href="group__sysclk__group.html#gaba7d5c176ee1112b9f590ac775615e36"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga77679d8f496ed32ec8c2476fc28ecf45">SYSCLK_SPI0</a>&nbsp;&nbsp;&nbsp;(AVR32_SPI0_CLK_PBA % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SPI Controller 0.  <a href="group__sysclk__group.html#ga77679d8f496ed32ec8c2476fc28ecf45"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga2981d1f5ff381253d3ca94c260bbba01">SYSCLK_SPI1</a>&nbsp;&nbsp;&nbsp;(AVR32_SPI1_CLK_PBA % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SPI Controller 1.  <a href="group__sysclk__group.html#ga2981d1f5ff381253d3ca94c260bbba01"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga3fa7c514d56582fd59d86b3c04a04daf">SYSCLK_SSC</a>&nbsp;&nbsp;&nbsp;(AVR32_SSC_CLK_PBA % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Synchronous Serial Controller.  <a href="group__sysclk__group.html#ga3fa7c514d56582fd59d86b3c04a04daf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga4a13e0d2fe229eb33024f3dd27703b67">SYSCLK_TC</a>&nbsp;&nbsp;&nbsp;(AVR32_TC_CLK_PBA % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/Counter.  <a href="group__sysclk__group.html#ga4a13e0d2fe229eb33024f3dd27703b67"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gae6761c065555d454a6e104909f151289">SYSCLK_TWI</a>&nbsp;&nbsp;&nbsp;(AVR32_TWI_CLK_PBA % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">TWI Controller.  <a href="group__sysclk__group.html#gae6761c065555d454a6e104909f151289"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gaeeea970aa1d68f0726f6ac7b19882491">SYSCLK_USART0</a>&nbsp;&nbsp;&nbsp;(AVR32_USART0_CLK_PBA % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 0.  <a href="group__sysclk__group.html#gaeeea970aa1d68f0726f6ac7b19882491"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga1acb0cc02d975a6d9d4e92e56a2438a0">SYSCLK_USART1</a>&nbsp;&nbsp;&nbsp;(AVR32_USART1_CLK_PBA % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 1.  <a href="group__sysclk__group.html#ga1acb0cc02d975a6d9d4e92e56a2438a0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gae2bb545878e7dc4040c1b1e9bab34cdd">SYSCLK_USART2</a>&nbsp;&nbsp;&nbsp;(AVR32_USART2_CLK_PBA % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 2.  <a href="group__sysclk__group.html#gae2bb545878e7dc4040c1b1e9bab34cdd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga749a1c474f6bcdfb0c71e76d88371572">SYSCLK_USART3</a>&nbsp;&nbsp;&nbsp;(AVR32_USART3_CLK_PBA % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 3.  <a href="group__sysclk__group.html#ga749a1c474f6bcdfb0c71e76d88371572"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Clocks derived from the HSB clock</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpac44f604ffb31af541664029d629819e"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga30be147da40e89c8ea7fa6fd0ed30129">SYSCLK_EBI</a>&nbsp;&nbsp;&nbsp;(AVR32_EBI_CLK_HSB % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External Bus Interface.  <a href="group__sysclk__group.html#ga30be147da40e89c8ea7fa6fd0ed30129"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gaa4659bfb4205b768f6846cbfcc2ec7dd">SYSCLK_FLASHC_DATA</a>&nbsp;&nbsp;&nbsp;(AVR32_FLASHC_CLK_HSB % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Flash data interface.  <a href="group__sysclk__group.html#gaa4659bfb4205b768f6846cbfcc2ec7dd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga1cabb797f328bb09c4135a1f58775f11">SYSCLK_MACB_DATA</a>&nbsp;&nbsp;&nbsp;(AVR32_MACB_CLK_HSB % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MACB DMA interface.  <a href="group__sysclk__group.html#ga1cabb797f328bb09c4135a1f58775f11"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga9e400e99e4e4b8f66b3a6d4c7b70611e">SYSCLK_PBA_BRIDGE</a>&nbsp;&nbsp;&nbsp;(AVR32_HMATRIX_CLK_HSB_PBA_BRIDGE % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">HSB&lt;-&gt;PBA bridge.  <a href="group__sysclk__group.html#ga9e400e99e4e4b8f66b3a6d4c7b70611e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gaafe37377751bd916833b911fb54de660">SYSCLK_PBB_BRIDGE</a>&nbsp;&nbsp;&nbsp;(AVR32_HMATRIX_CLK_HSB_PBB_BRIDGE % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">HSB&lt;-&gt;PBB bridge.  <a href="group__sysclk__group.html#gaafe37377751bd916833b911fb54de660"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga31a0491a42ddf97870b3218d66921f55">SYSCLK_PDCA_HSB</a>&nbsp;&nbsp;&nbsp;(AVR32_PDCA_CLK_HSB % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PDCA memory interface.  <a href="group__sysclk__group.html#ga31a0491a42ddf97870b3218d66921f55"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga8853a36d0721737ccf4f7dfa2287c729">SYSCLK_USBC_DATA</a>&nbsp;&nbsp;&nbsp;(AVR32_USBC_CLK_HSB % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USB DMA and FIFO interface.  <a href="group__sysclk__group.html#ga8853a36d0721737ccf4f7dfa2287c729"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Clocks derived from the PBB clock</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpc5c2e390046a340f76cab6cd01e64143"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga47b081ba5de90a8ea89b8a844e82c14a">SYSCLK_FLASHC_REGS</a>&nbsp;&nbsp;&nbsp;(AVR32_FLASHC_CLK_PBB % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Flash Controller registers.  <a href="group__sysclk__group.html#ga47b081ba5de90a8ea89b8a844e82c14a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga766dce154a1fb38bb35e6e98cd51a9b1">SYSCLK_HMATRIX</a>&nbsp;&nbsp;&nbsp;(AVR32_HMATRIX_CLK_PBB % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">HSB Matrix configuration.  <a href="group__sysclk__group.html#ga766dce154a1fb38bb35e6e98cd51a9b1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gaccfcf1174ded8a0e61444d648c8f37c3">SYSCLK_MACB_REGS</a>&nbsp;&nbsp;&nbsp;(AVR32_MACB_CLK_PBB % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MACB Controller registers.  <a href="group__sysclk__group.html#gaccfcf1174ded8a0e61444d648c8f37c3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga386f643ce38c1c6721d07c559a70f365">SYSCLK_SDRAMC_REGS</a>&nbsp;&nbsp;&nbsp;(AVR32_SDRAMC_CLK_PBB % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM Controller registers.  <a href="group__sysclk__group.html#ga386f643ce38c1c6721d07c559a70f365"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga8425ce428af87e00693efc695ac3b73e">SYSCLK_SMC_REGS</a>&nbsp;&nbsp;&nbsp;(AVR32_SMC_CLK_PBB % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Static Memory Controller registers.  <a href="group__sysclk__group.html#ga8425ce428af87e00693efc695ac3b73e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga1f50b29ea7a96a6595b6256118ec6a34">SYSCLK_USBC_REGS</a>&nbsp;&nbsp;&nbsp;(AVR32_USBC_CLK_PBB % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USBC registers.  <a href="group__sysclk__group.html#ga1f50b29ea7a96a6595b6256118ec6a34"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Clocks derived from the CPU clock</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpafee213e93b2c8d16e9e2006f57c552e"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga9cbdb318d23dda372bf52dd9b4eb14f5">SYSCLK_OCD</a>&nbsp;&nbsp;&nbsp;AVR32_OCD_CLK_CPU</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">On-Chip Debug system.  <a href="group__sysclk__group.html#ga9cbdb318d23dda372bf52dd9b4eb14f5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga619d74a2528721833b011475c6ea1b63">SYSCLK_SYSTIMER</a>&nbsp;&nbsp;&nbsp;AVR32_CORE_CLK_CPU_COUNT</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">COUNT/COMPARE registers.  <a href="group__sysclk__group.html#ga619d74a2528721833b011475c6ea1b63"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">System Clock Sources</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpe08e5f084221ea785558c7e70a06be62"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga40595c85aa33898ff3a6cfbd4f8ef7b9">SYSCLK_SRC_OSC0</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Use OSC0 as main clock.  <a href="group__sysclk__group.html#ga40595c85aa33898ff3a6cfbd4f8ef7b9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gacce44c311c87522d71fe51bf4cd37f58">SYSCLK_SRC_PLL0</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Use PLL0 as main clock.  <a href="group__sysclk__group.html#gacce44c311c87522d71fe51bf4cd37f58"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga95a749ec308ac07efb9521f2f56ad351">SYSCLK_SRC_RCSYS</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Use slow clock as main clock.  <a href="group__sysclk__group.html#ga95a749ec308ac07efb9521f2f56ad351"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga2f54f0b05037dcbe7b36f0b2dc693f55">SYSCLK_SRC_ZEPHYR_CLOCK</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Use Zephyr hardcoded clock.  <a href="group__sysclk__group.html#ga2f54f0b05037dcbe7b36f0b2dc693f55"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">USB Clock Sources</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp45db7ce0a3f01c23c5104aad28c70730"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga2ba06598e685f870cb3f410f27d75703">USBCLK_SRC_OSC0</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Use OSC0.  <a href="group__sysclk__group.html#ga2ba06598e685f870cb3f410f27d75703"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga969e47c6c1f1d38fd2afaf96f6187296">USBCLK_SRC_PLL0</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Use PLL0.  <a href="group__sysclk__group.html#ga969e47c6c1f1d38fd2afaf96f6187296"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gae76666294ec5d1ca2bcfa28061cfae3f">USBCLK_SRC_PLL1</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Use PLL1.  <a href="group__sysclk__group.html#gae76666294ec5d1ca2bcfa28061cfae3f"></a><br/></td></tr>
<tr><td colspan="2"><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gad110a0837c9e910d788b9b73fd3d92dd">sysclk_disable_usb</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disables the USB generick clock.  <a href="group__sysclk__group.html#gad110a0837c9e910d788b9b73fd3d92dd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga8372ffe2210c0caee63237271fdec131">sysclk_enable_usb</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables the USB generick clock This one must be at 48MHz.  <a href="group__sysclk__group.html#ga8372ffe2210c0caee63237271fdec131"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga242399e48a97739c88b4d0c00f6101de">sysclk_init</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initialize the synchronous clock system.  <a href="group__sysclk__group.html#ga242399e48a97739c88b4d0c00f6101de"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga9d3035baba081035de71adb2dd059ce7">sysclk_priv_disable_module</a> (unsigned int bus_id, unsigned int module_index)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disable a maskable module clock.  <a href="group__sysclk__group.html#ga9d3035baba081035de71adb2dd059ce7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga74da4af4f93582fe3dd33dd75596cdf4">sysclk_priv_enable_module</a> (unsigned int bus_id, unsigned int module_index)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable a maskable module clock.  <a href="group__sysclk__group.html#ga74da4af4f93582fe3dd33dd75596cdf4"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Enabling and disabling synchronous clocks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpe7659beb9107dfc4e19a30a589dee67d"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga14e1303343ab2dcfe3dabc24ed59ce17">sysclk_disable_cpu_module</a> (unsigned int index)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disable a module clock derived from the CPU clock.  <a href="group__sysclk__group.html#ga14e1303343ab2dcfe3dabc24ed59ce17"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gab591880b7d9d723372d31f678f1a6816">sysclk_disable_hsb_module</a> (unsigned int index)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disable a module clock derived from the HSB clock.  <a href="group__sysclk__group.html#gab591880b7d9d723372d31f678f1a6816"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga4489fc2af8fa1a84a76effd322a649e5">sysclk_disable_pba_module</a> (unsigned int index)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disable a module clock derived from the PBA clock.  <a href="group__sysclk__group.html#ga4489fc2af8fa1a84a76effd322a649e5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gaef08de0f0f2e1dfe2c3baafc3b7c4748">sysclk_disable_pbb_module</a> (unsigned int index)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disable a module clock derived from the PBB clock.  <a href="group__sysclk__group.html#gaef08de0f0f2e1dfe2c3baafc3b7c4748"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga3e2fa7f5ae2749d1867213ecede4410e">sysclk_enable_cpu_module</a> (unsigned int index)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable a module clock derived from the CPU clock.  <a href="group__sysclk__group.html#ga3e2fa7f5ae2749d1867213ecede4410e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gaedd0b74b0093c3683c2641bf62c2f9ef">sysclk_enable_hsb_module</a> (unsigned int index)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable a module clock derived from the HSB clock.  <a href="group__sysclk__group.html#gaedd0b74b0093c3683c2641bf62c2f9ef"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gae6ff0950cb8464fc9a309cd7f785d2ad">sysclk_enable_pba_module</a> (unsigned int index)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable a module clock derived from the PBA clock.  <a href="group__sysclk__group.html#gae6ff0950cb8464fc9a309cd7f785d2ad"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gabed7995398754f6e2b72b59fbedee1ae">sysclk_enable_pbb_module</a> (unsigned int index)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disable a module clock derived from the CPU clock.  <a href="group__sysclk__group.html#gabed7995398754f6e2b72b59fbedee1ae"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Querying the system clock and its derived clocks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp8aa224b6ed350c7165d639c67278f981"></a> The following functions may be used to query the current frequency of the system clock and the CPU and bus clocks derived from it. <a class="el" href="group__sysclk__group.html#ga4f078b193ed39eda16071c514569b8cb" title="Return the current rate in Hz of the main system clock.">sysclk_get_main_hz()</a> and <a class="el" href="group__sysclk__group.html#gae91bb547221cdd42b104342e8f776a28" title="Return the current rate in Hz of the CPU clock.">sysclk_get_cpu_hz()</a> can be assumed to be available on all platforms, although some platforms may define additional accessors for various chip-internal bus clocks. These are usually not intended to be queried directly by generic code. </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gae91bb547221cdd42b104342e8f776a28">sysclk_get_cpu_hz</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return the current rate in Hz of the CPU clock.  <a href="group__sysclk__group.html#gae91bb547221cdd42b104342e8f776a28"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gace8fae44c12d25f67979ca82ca738aa8">sysclk_get_hsb_hz</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return the current rate in Hz of the High-Speed Bus clock.  <a href="group__sysclk__group.html#gace8fae44c12d25f67979ca82ca738aa8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga4f078b193ed39eda16071c514569b8cb">sysclk_get_main_hz</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return the current rate in Hz of the main system clock.  <a href="group__sysclk__group.html#ga4f078b193ed39eda16071c514569b8cb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gadd3b5a1741cfbcc2d6a9761565637446">sysclk_get_pba_hz</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return the current rate in Hz of the Peripheral Bus A clock.  <a href="group__sysclk__group.html#gadd3b5a1741cfbcc2d6a9761565637446"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga5108ff98306593990c9f542ff813c1a3">sysclk_get_pbb_hz</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return the current rate in Hz of the Peripheral Bus B clock.  <a href="group__sysclk__group.html#ga5108ff98306593990c9f542ff813c1a3"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">System Clock Source and Prescaler configuration</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp35fa041f1fe7c78454b0b1754bd09671"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga56c84c06600ec478dda47a853a66adee">sysclk_set_prescalers</a> (unsigned int cpu_shift, unsigned int pba_shift, unsigned int pbb_shift)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set system clock prescaler configuration.  <a href="group__sysclk__group.html#ga56c84c06600ec478dda47a853a66adee"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga125451c13b6b807ca4c1547be95da1cd">sysclk_set_source</a> (uint_fast8_t src)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Change the source of the main system clock.  <a href="group__sysclk__group.html#ga125451c13b6b807ca4c1547be95da1cd"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>Chip-specific system clock management functions. </p>
<p>Copyright (C) 2010 Atmel Corporation. All rights reserved. </p>

<p>Definition in file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="a729e1912aef280b0faf06007d93f551c"></a><!-- doxytag: member="sysclk.h::FCPU_HZ" ref="a729e1912aef280b0faf06007d93f551c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCPU_HZ&nbsp;&nbsp;&nbsp;FCPU_HZ_ZEPHYR</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00048">48</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4308506818668a5d0b13259904965c96"></a><!-- doxytag: member="sysclk.h::FCPU_HZ_MISTRAL" ref="a4308506818668a5d0b13259904965c96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCPU_HZ_MISTRAL&nbsp;&nbsp;&nbsp;20000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00045">45</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="a27515d910e79583452427b7820bac9e0"></a><!-- doxytag: member="sysclk.h::FCPU_HZ_ZEPHYR" ref="a27515d910e79583452427b7820bac9e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCPU_HZ_ZEPHYR&nbsp;&nbsp;&nbsp;48000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00046">46</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa072a58b4561159da1c0be48a5e546c4"></a><!-- doxytag: member="sysclk.h::FPBA_HZ" ref="aa072a58b4561159da1c0be48a5e546c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPBA_HZ&nbsp;&nbsp;&nbsp;FCPU_HZ</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00049">49</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
</div>
<html>
 <head>
  <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
  <title>@DOC_TITLE@</title>
  <link href="doxygen.css" rel="stylesheet" type="text/css">
</head>
<body>

<table width="100%" height="10%" bgcolor="#FFFFFF">
  <tr>
    <td colspan="6" height="1" background="blue.gif"></td>
  </tr>

  <tr>
    <td colspan="6">
    <address style="align: right;"><small>
Generated on Fri Oct 22 12:15:25 2010 for AVR1300 Using the Xmega ADC by <a href="http://www.doxygen.org/index.html"><img src="doxygen.png" alt="doxygen" align="middle" border=0></a> 1.6.3</small></address>
    </td>
  </tr>

</table>
