{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645573875996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645573875997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 23 00:51:15 2022 " "Processing started: Wed Feb 23 00:51:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645573875997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573875997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NNFPGA_CL10LP -c NNFPGA_CL10LP " "Command: quartus_map --read_settings_files=on --write_settings_files=off NNFPGA_CL10LP -c NNFPGA_CL10LP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573875997 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645573876384 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "12 " "Parallel compilation is enabled and will use up to 12 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1645573876384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_treeadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_treeadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_treeAdder-behave " "Found design unit 1: NNFPGA_treeAdder-behave" {  } { { "../Code/Design/NNFPGA_treeAdder.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_treeAdder.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573883331 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_treeAdder " "Found entity 1: NNFPGA_treeAdder" {  } { { "../Code/Design/NNFPGA_treeAdder.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_treeAdder.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573883331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573883331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_tanh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_tanh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_tanh-lut " "Found design unit 1: NNFPGA_tanh-lut" {  } { { "../Code/Design/NNFPGA_tanh.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_tanh.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573883333 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_tanh " "Found entity 1: NNFPGA_tanh" {  } { { "../Code/Design/NNFPGA_tanh.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_tanh.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573883333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573883333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_sync-behave " "Found design unit 1: NNFPGA_sync-behave" {  } { { "../Code/Design/NNFPGA_sync.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_sync.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573883334 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_sync " "Found entity 1: NNFPGA_sync" {  } { { "../Code/Design/NNFPGA_sync.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_sync.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573883334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573883334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_statics.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_statics.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_statics " "Found design unit 1: NNFPGA_statics" {  } { { "../Code/Design/NNFPGA_statics.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_statics.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573883335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573883335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_staticmultiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_staticmultiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_staticMultiplier-behave " "Found design unit 1: NNFPGA_staticMultiplier-behave" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573883337 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_staticMultiplier " "Found entity 1: NNFPGA_staticMultiplier" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573883337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573883337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_sparsematrixdelaymultipleinput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_sparsematrixdelaymultipleinput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_sparseMatrixDelayMultipleInput-behave " "Found design unit 1: NNFPGA_sparseMatrixDelayMultipleInput-behave" {  } { { "../Code/Design/NNFPGA_sparseMatrixDelayMultipleInput.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_sparseMatrixDelayMultipleInput.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573883338 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_sparseMatrixDelayMultipleInput " "Found entity 1: NNFPGA_sparseMatrixDelayMultipleInput" {  } { { "../Code/Design/NNFPGA_sparseMatrixDelayMultipleInput.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_sparseMatrixDelayMultipleInput.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573883338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573883338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_sigmoid.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_sigmoid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_sigmoid-lut " "Found design unit 1: NNFPGA_sigmoid-lut" {  } { { "../Code/Design/NNFPGA_sigmoid.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_sigmoid.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573883339 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_sigmoid " "Found entity 1: NNFPGA_sigmoid" {  } { { "../Code/Design/NNFPGA_sigmoid.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_sigmoid.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573883339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573883339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_rgb2grey.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_rgb2grey.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_rgb2grey-behave " "Found design unit 1: NNFPGA_rgb2grey-behave" {  } { { "../Code/Design/NNFPGA_rgb2grey.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_rgb2grey.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573883341 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_rgb2grey " "Found entity 1: NNFPGA_rgb2grey" {  } { { "../Code/Design/NNFPGA_rgb2grey.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_rgb2grey.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573883341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573883341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_relu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_relu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_relu-behave " "Found design unit 1: NNFPGA_relu-behave" {  } { { "../Code/Design/NNFPGA_relu.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_relu.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573883342 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_relu " "Found entity 1: NNFPGA_relu" {  } { { "../Code/Design/NNFPGA_relu.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_relu.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573883342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573883342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_pkg " "Found design unit 1: NNFPGA_pkg" {  } { { "../Code/Design/NNFPGA_pkg.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573883343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573883343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_noactivation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_noactivation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_noActivation-behave " "Found design unit 1: NNFPGA_noActivation-behave" {  } { { "../Code/Design/NNFPGA_noActivation.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_noActivation.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573883345 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_noActivation " "Found entity 1: NNFPGA_noActivation" {  } { { "../Code/Design/NNFPGA_noActivation.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_noActivation.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573883345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573883345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_neuron.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_neuron.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_neuron-behave " "Found design unit 1: NNFPGA_neuron-behave" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573883346 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_neuron " "Found entity 1: NNFPGA_neuron" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573883346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573883346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_neuralnetwork.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_neuralnetwork.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_neuralNetwork-behave " "Found design unit 1: NNFPGA_neuralNetwork-behave" {  } { { "../Code/Design/NNFPGA_neuralNetwork.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuralNetwork.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573883348 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_neuralNetwork " "Found entity 1: NNFPGA_neuralNetwork" {  } { { "../Code/Design/NNFPGA_neuralNetwork.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuralNetwork.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573883348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573883348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_networkimporter.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_networkimporter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_networkImporter " "Found design unit 1: NNFPGA_networkImporter" {  } { { "../Code/Design/NNFPGA_networkImporter.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_networkImporter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573883350 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 NNFPGA_networkImporter-body " "Found design unit 2: NNFPGA_networkImporter-body" {  } { { "../Code/Design/NNFPGA_networkImporter.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_networkImporter.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573883350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573883350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_maxposition.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_maxposition.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_maxPosition-behave " "Found design unit 1: NNFPGA_maxPosition-behave" {  } { { "../Code/Design/NNFPGA_maxPosition.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_maxPosition.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573883351 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_maxPosition " "Found entity 1: NNFPGA_maxPosition" {  } { { "../Code/Design/NNFPGA_maxPosition.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_maxPosition.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573883351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573883351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_matrixdelaymultipleinput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_matrixdelaymultipleinput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_matrixDelayMultipleInput-behave " "Found design unit 1: NNFPGA_matrixDelayMultipleInput-behave" {  } { { "../Code/Design/NNFPGA_matrixDelayMultipleInput.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_matrixDelayMultipleInput.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573883353 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_matrixDelayMultipleInput " "Found entity 1: NNFPGA_matrixDelayMultipleInput" {  } { { "../Code/Design/NNFPGA_matrixDelayMultipleInput.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_matrixDelayMultipleInput.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573883353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573883353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_matrixdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_matrixdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_matrixDelay-behave " "Found design unit 1: NNFPGA_matrixDelay-behave" {  } { { "../Code/Design/NNFPGA_matrixDelay.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_matrixDelay.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573883354 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_matrixDelay " "Found entity 1: NNFPGA_matrixDelay" {  } { { "../Code/Design/NNFPGA_matrixDelay.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_matrixDelay.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573883354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573883354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_linemem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_linemem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_linemem-behave " "Found design unit 1: NNFPGA_linemem-behave" {  } { { "../Code/Design/NNFPGA_linemem.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_linemem.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573883355 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_linemem " "Found entity 1: NNFPGA_linemem" {  } { { "../Code/Design/NNFPGA_linemem.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_linemem.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573883355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573883355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_layer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_layer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_layer-behave " "Found design unit 1: NNFPGA_layer-behave" {  } { { "../Code/Design/NNFPGA_layer.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_layer.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573883357 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_layer " "Found entity 1: NNFPGA_layer" {  } { { "../Code/Design/NNFPGA_layer.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_layer.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573883357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573883357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_encoding2rgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_encoding2rgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_Encoding2RGB-behave " "Found design unit 1: NNFPGA_Encoding2RGB-behave" {  } { { "../Code/Design/NNFPGA_Encoding2RGB.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_Encoding2RGB.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573883358 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_Encoding2RGB " "Found entity 1: NNFPGA_Encoding2RGB" {  } { { "../Code/Design/NNFPGA_Encoding2RGB.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_Encoding2RGB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573883358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573883358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnffpga_network_secondmodel_statics.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnffpga_network_secondmodel_statics.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFFPGA_Network_secondModel_statics " "Found design unit 1: NNFFPGA_Network_secondModel_statics" {  } { { "../Code/Design/NNFFPGA_Network_secondModel_statics.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFFPGA_Network_secondModel_statics.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573883360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573883360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnffpga_network_firstmodel_statics.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnffpga_network_firstmodel_statics.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFFPGA_Network_firstModel_statics " "Found design unit 1: NNFFPGA_Network_firstModel_statics" {  } { { "../Code/Design/NNFFPGA_Network_firstModel_statics.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFFPGA_Network_firstModel_statics.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573883362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573883362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nnfpga_cl10lp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nnfpga_cl10lp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_CL10LP-behave " "Found design unit 1: NNFPGA_CL10LP-behave" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573883363 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_CL10LP " "Found entity 1: NNFPGA_CL10LP" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573883363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573883363 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NNFPGA_CL10LP " "Elaborating entity \"NNFPGA_CL10LP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645573884026 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable NNFPGA_CL10LP.vhd(46) " "Verilog HDL or VHDL warning at NNFPGA_CL10LP.vhd(46): object \"enable\" assigned a value but never read" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645573884033 "|NNFPGA_CL10LP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_rgb2grey NNFPGA_rgb2grey:rgb2grey " "Elaborating entity \"NNFPGA_rgb2grey\" for hierarchy \"NNFPGA_rgb2grey:rgb2grey\"" {  } { { "NNFPGA_CL10LP.vhd" "rgb2grey" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_matrixDelay NNFPGA_matrixDelay:inputDelay " "Elaborating entity \"NNFPGA_matrixDelay\" for hierarchy \"NNFPGA_matrixDelay:inputDelay\"" {  } { { "NNFPGA_CL10LP.vhd" "inputDelay" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_linemem NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:7:LineMem " "Elaborating entity \"NNFPGA_linemem\" for hierarchy \"NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:7:LineMem\"" {  } { { "../Code/Design/NNFPGA_matrixDelay.vhd" "\\Memory:7:LineMem" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_matrixDelay.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuralNetwork NNFPGA_neuralNetwork:firstNetwork " "Elaborating entity \"NNFPGA_neuralNetwork\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\"" {  } { { "NNFPGA_CL10LP.vhd" "firstNetwork" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_layer NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX " "Elaborating entity \"NNFPGA_layer\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\"" {  } { { "../Code/Design/NNFPGA_neuralNetwork.vhd" "\\layers:0:layerX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuralNetwork.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:0:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:0:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:1:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:2:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:3:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:4:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:5:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:7:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:8:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:9:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:11:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:11:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:11:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:12:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:12:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:12:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:14:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:14:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:14:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:15:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:15:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:15:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:19:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:19:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:19:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:21:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:21:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:21:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:22:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:22:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:22:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:23:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:23:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:23:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:24:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:27:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:27:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:27:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:28:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:28:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:28:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:29:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:29:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:29:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:30:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:30:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:30:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:33:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:33:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:33:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:36:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:36:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:36:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:40:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:40:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:40:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:45:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:46:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:47:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:47:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:47:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "biasMultiplicator" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_treeAdder NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_treeAdder:treeAdder " "Elaborating entity \"NNFPGA_treeAdder\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_treeAdder:treeAdder\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "treeAdder" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_relu NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_relu:\\activationFunctionRelu:relu " "Elaborating entity \"NNFPGA_relu\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_relu:\\activationFunctionRelu:relu\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\activationFunctionRelu:relu" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:1:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:1:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:5:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:8:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:15:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:15:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:15:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:17:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:17:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:17:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:20:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:20:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:20:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:24:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:29:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:29:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:29:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:30:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:30:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:30:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:31:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:32:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:46:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "biasMultiplicator" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:2:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:4:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:9:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:10:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:10:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:10:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:13:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:13:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:13:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:16:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:16:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:16:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:17:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:17:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:17:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:30:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:30:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:30:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:31:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:32:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:38:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:38:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:38:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "biasMultiplicator" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:3:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:1:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:5:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:13:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:13:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:13:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:14:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:14:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:14:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:46:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "biasMultiplicator" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:4:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:2:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:25:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:25:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:25:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:27:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:27:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:27:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:31:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:44:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:44:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:44:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:5:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:19:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:19:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:19:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:22:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:22:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:22:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:39:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:39:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:39:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:6:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "biasMultiplicator" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:7:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:7:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:7:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:7:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:7:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:24:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:8:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573884997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:32:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:9:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "biasMultiplicator" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_layer NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX " "Elaborating entity \"NNFPGA_layer\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\"" {  } { { "../Code/Design/NNFPGA_neuralNetwork.vhd" "\\layers:1:layerX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuralNetwork.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:0:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:1:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:3:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:4:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:5:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:7:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:8:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "biasMultiplicator" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_treeAdder NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_treeAdder:treeAdder " "Elaborating entity \"NNFPGA_treeAdder\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_treeAdder:treeAdder\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "treeAdder" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_tanh NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_tanh:\\activationFunctionTanH:tanh_act " "Elaborating entity \"NNFPGA_tanh\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_tanh:\\activationFunctionTanH:tanh_act\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\activationFunctionTanH:tanh_act" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885180 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "RECIPROCAL math_real_vhdl1993.vhd(2373) " "VHDL Variable Declaration warning at math_real_vhdl1993.vhd(2373): used initial value expression for variable \"RECIPROCAL\" because variable was never assigned a value" {  } { { "ieee/1993/math_real_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/math_real_vhdl1993.vhd" 2373 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1645573885188 "|NNFPGA_CL10LP|NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:1:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_tanh:\activationFunctionTanH:tanh_act"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:1:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:0:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:1:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:3:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:7:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:8:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:9:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "biasMultiplicator" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:2:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:0:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:1:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:2:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:3:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:5:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:6:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:7:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:9:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:3:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:0:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:1:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:2:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:3:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:4:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:9:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:4:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:0:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:4:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:6:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "biasMultiplicator" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:5:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:0:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:6:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:7:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:9:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:6:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:2:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:5:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:6:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:9:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_sparseMatrixDelayMultipleInput NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1 " "Elaborating entity \"NNFPGA_sparseMatrixDelayMultipleInput\" for hierarchy \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\"" {  } { { "NNFPGA_CL10LP.vhd" "interNetworkDelay_1" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "NNFPGA_matrixDelayMultipleInput NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst A:behave " "Elaborating entity \"NNFPGA_matrixDelayMultipleInput\" using architecture \"A:behave\" for hierarchy \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\"" {  } { { "../Code/Design/NNFPGA_sparseMatrixDelayMultipleInput.vhd" "NNFPGA_matrixDelayMultipleInput_inst" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_sparseMatrixDelayMultipleInput.vhd" 42 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_linemem NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:15:LineMem " "Elaborating entity \"NNFPGA_linemem\" for hierarchy \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:15:LineMem\"" {  } { { "../Code/Design/NNFPGA_matrixDelayMultipleInput.vhd" "\\Memory:15:LineMem" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_matrixDelayMultipleInput.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuralNetwork NNFPGA_neuralNetwork:secondNetwork " "Elaborating entity \"NNFPGA_neuralNetwork\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\"" {  } { { "NNFPGA_CL10LP.vhd" "secondNetwork" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_layer NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX " "Elaborating entity \"NNFPGA_layer\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\"" {  } { { "../Code/Design/NNFPGA_neuralNetwork.vhd" "\\layers:0:layerX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuralNetwork.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:0:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_treeAdder NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_treeAdder:treeAdder " "Elaborating entity \"NNFPGA_treeAdder\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_treeAdder:treeAdder\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "treeAdder" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:1:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:2:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:3:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573885950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:4:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573886004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_layer NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX " "Elaborating entity \"NNFPGA_layer\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\"" {  } { { "../Code/Design/NNFPGA_neuralNetwork.vhd" "\\layers:1:layerX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuralNetwork.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573886061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:0:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573886090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:0:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573886100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:4:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573886109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "biasMultiplicator" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573886116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_treeAdder NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_treeAdder:treeAdder " "Elaborating entity \"NNFPGA_treeAdder\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_treeAdder:treeAdder\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "treeAdder" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573886125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_tanh NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_tanh:\\activationFunctionTanH:tanh_act " "Elaborating entity \"NNFPGA_tanh\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_tanh:\\activationFunctionTanH:tanh_act\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\activationFunctionTanH:tanh_act" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573886134 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "RECIPROCAL math_real_vhdl1993.vhd(2373) " "VHDL Variable Declaration warning at math_real_vhdl1993.vhd(2373): used initial value expression for variable \"RECIPROCAL\" because variable was never assigned a value" {  } { { "ieee/1993/math_real_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/math_real_vhdl1993.vhd" 2373 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1645573886144 "|NNFPGA_CL10LP|NNFPGA_neuralNetwork:secondNetwork|NNFPGA_layer:\layers:1:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_tanh:\activationFunctionTanH:tanh_act"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:1:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573886145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:0:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573886153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:2:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573886166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:3:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573886178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:4:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573886192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:5:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573886205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:2:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573886213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "biasMultiplicator" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573886222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_maxPosition NNFPGA_maxPosition:maxPos " "Elaborating entity \"NNFPGA_maxPosition\" for hierarchy \"NNFPGA_maxPosition:maxPos\"" {  } { { "NNFPGA_CL10LP.vhd" "maxPos" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573886235 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "postitionStorageArray " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"postitionStorageArray\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1645573886244 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "dataStorageArray " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"dataStorageArray\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1645573886244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_Encoding2RGB NNFPGA_Encoding2RGB:encoder " "Elaborating entity \"NNFPGA_Encoding2RGB\" for hierarchy \"NNFPGA_Encoding2RGB:encoder\"" {  } { { "NNFPGA_CL10LP.vhd" "encoder" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573886245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_sync NNFPGA_sync:control " "Elaborating entity \"NNFPGA_sync\" for hierarchy \"NNFPGA_sync:control\"" {  } { { "NNFPGA_CL10LP.vhd" "control" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573886254 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "25 " "Inferred 25 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:9:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:9:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:2:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:2:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:10:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:10:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:3:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:3:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:11:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:11:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:4:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:4:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:12:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:12:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:5:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:5:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:7:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:7:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:6:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:6:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:4:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:4:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:5:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:5:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:3:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:3:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:2:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:2:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:13:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:13:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:6:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:6:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:14:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:14:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:7:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:7:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:15:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:15:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:8:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:8:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "NNFPGA_sync:control\|vs_delay_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"NNFPGA_sync:control\|vs_delay_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 58 " "Parameter TAP_DISTANCE set to 58" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|dataStorrage_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|dataStorrage_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 2 " "Parameter NUMBER_OF_TAPS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 7 " "Parameter TAP_DISTANCE set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 139 " "Parameter WIDTH set to 139" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|dataStorrage_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|dataStorrage_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 7 " "Parameter TAP_DISTANCE set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 22 " "Parameter WIDTH set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|dataStorrage_rtl_2 " "Inferred altshift_taps megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|dataStorrage_rtl_2\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 22 " "Parameter WIDTH set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|dataStorrage_rtl_3 " "Inferred altshift_taps megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|dataStorrage_rtl_3\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 56 " "Parameter WIDTH set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645573898570 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898570 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1645573898570 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "145 " "Inferred 145 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:26:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:26:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:23:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:23:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:18:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:18:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:16:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:16:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:10:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:10:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:11:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:11:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:38:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:38:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:22:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:22:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:18:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:18:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:17:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:17:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:25:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:25:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:41:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:41:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:42:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:42:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:38:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:38:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:39:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:39:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:37:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:37:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:7:neuronX\|NNFPGA_staticMultiplier:\\multipicators:38:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:7:neuronX\|NNFPGA_staticMultiplier:\\multipicators:38:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:36:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:36:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:17:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:17:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:30:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:30:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:25:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:25:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:13:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:13:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:10:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:10:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:39:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:39:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:41:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:41:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:16:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:16:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:15:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:15:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:13:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:13:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:11:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:11:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:42:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:42:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:36:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:36:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:22:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:22:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:30:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:30:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:29:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:29:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:30:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:30:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:17:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:17:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:14:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:14:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:12:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:12:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:47:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:47:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:40:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:40:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:36:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:36:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:17:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:17:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:12:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:12:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:10:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:10:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:25:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:25:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:26:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:26:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:21:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:21:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:12:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:12:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:43:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:43:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:37:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:37:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:38:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:38:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:39:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:39:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:26:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:26:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:7:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:7:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:7:neuronX\|NNFPGA_staticMultiplier:\\multipicators:23:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:7:neuronX\|NNFPGA_staticMultiplier:\\multipicators:23:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:7:neuronX\|NNFPGA_staticMultiplier:\\multipicators:16:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:7:neuronX\|NNFPGA_staticMultiplier:\\multipicators:16:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:7:neuronX\|NNFPGA_staticMultiplier:\\multipicators:14:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:7:neuronX\|NNFPGA_staticMultiplier:\\multipicators:14:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:19:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:19:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:28:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:28:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:53:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:53:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:52:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:52:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573898586 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1645573898586 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:9:LineMem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:9:LineMem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573898739 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:9:LineMem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:9:LineMem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 56 " "Parameter \"WIDTH_A\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1278 " "Parameter \"NUMWORDS_A\" = \"1278\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 56 " "Parameter \"WIDTH_B\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1278 " "Parameter \"NUMWORDS_B\" = \"1278\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter \"INIT_FILE\" = \"db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898740 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573898740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hrp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hrp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hrp1 " "Found entity 1: altsyncram_hrp1" {  } { { "db/altsyncram_hrp1.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/db/altsyncram_hrp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573898808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573898808 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:7:LineMem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:7:LineMem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573898890 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:7:LineMem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:7:LineMem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1278 " "Parameter \"NUMWORDS_A\" = \"1278\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1278 " "Parameter \"NUMWORDS_B\" = \"1278\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif " "Parameter \"INIT_FILE\" = \"db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898890 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573898890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gnp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gnp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gnp1 " "Found entity 1: altsyncram_gnp1" {  } { { "db/altsyncram_gnp1.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/db/altsyncram_gnp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573898931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573898931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:6:LineMem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:6:LineMem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573898950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:6:LineMem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:6:LineMem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1278 " "Parameter \"NUMWORDS_A\" = \"1278\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1278 " "Parameter \"NUMWORDS_B\" = \"1278\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif " "Parameter \"INIT_FILE\" = \"db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573898950 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573898950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_sync:control\|altshift_taps:vs_delay_rtl_0 " "Elaborated megafunction instantiation \"NNFPGA_sync:control\|altshift_taps:vs_delay_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573899126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_sync:control\|altshift_taps:vs_delay_rtl_0 " "Instantiated megafunction \"NNFPGA_sync:control\|altshift_taps:vs_delay_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573899126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 58 " "Parameter \"TAP_DISTANCE\" = \"58\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573899126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573899126 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573899126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_a6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_a6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_a6m " "Found entity 1: shift_taps_a6m" {  } { { "db/shift_taps_a6m.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/db/shift_taps_a6m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573899169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573899169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9e81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9e81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9e81 " "Found entity 1: altsyncram_9e81" {  } { { "db/altsyncram_9e81.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/db/altsyncram_9e81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573899216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573899216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rqf " "Found entity 1: cntr_rqf" {  } { { "db/cntr_rqf.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/db/cntr_rqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573899268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573899268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lgc " "Found entity 1: cmpr_lgc" {  } { { "db/cmpr_lgc.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/db/cmpr_lgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573899321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573899321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_0 " "Elaborated megafunction instantiation \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573899409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_0 " "Instantiated megafunction \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 2 " "Parameter \"NUMBER_OF_TAPS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573899409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 7 " "Parameter \"TAP_DISTANCE\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573899409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 139 " "Parameter \"WIDTH\" = \"139\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573899409 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573899409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_08m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_08m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_08m " "Found entity 1: shift_taps_08m" {  } { { "db/shift_taps_08m.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/db/shift_taps_08m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573899446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573899446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lh81 " "Found entity 1: altsyncram_lh81" {  } { { "db/altsyncram_lh81.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/db/altsyncram_lh81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573899532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573899532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2pf " "Found entity 1: cntr_2pf" {  } { { "db/cntr_2pf.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/db/cntr_2pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573899581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573899581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_igc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_igc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_igc " "Found entity 1: cmpr_igc" {  } { { "db/cmpr_igc.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/db/cmpr_igc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573899630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573899630 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_1 " "Elaborated megafunction instantiation \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573899731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_1 " "Instantiated megafunction \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573899731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 7 " "Parameter \"TAP_DISTANCE\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573899731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 22 " "Parameter \"WIDTH\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573899731 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573899731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_66m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_66m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_66m " "Found entity 1: shift_taps_66m" {  } { { "db/shift_taps_66m.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/db/shift_taps_66m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573899772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573899772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rd81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rd81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rd81 " "Found entity 1: altsyncram_rd81" {  } { { "db/altsyncram_rd81.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/db/altsyncram_rd81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573899822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573899822 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_2 " "Elaborated megafunction instantiation \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_2\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573899907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_2 " "Instantiated megafunction \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573899907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573899907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 22 " "Parameter \"WIDTH\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573899907 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573899907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_56m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_56m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_56m " "Found entity 1: shift_taps_56m" {  } { { "db/shift_taps_56m.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/db/shift_taps_56m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573899944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573899944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nd81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nd81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nd81 " "Found entity 1: altsyncram_nd81" {  } { { "db/altsyncram_nd81.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/db/altsyncram_nd81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573899993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573899993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0pf " "Found entity 1: cntr_0pf" {  } { { "db/cntr_0pf.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/db/cntr_0pf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573900039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573900039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_3 " "Elaborated megafunction instantiation \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_3\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573900120 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_3 " "Instantiated megafunction \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 56 " "Parameter \"WIDTH\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900120 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573900120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_96m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_96m " "Found entity 1: shift_taps_96m" {  } { { "db/shift_taps_96m.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/db/shift_taps_96m.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573900157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573900157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4l31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4l31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4l31 " "Found entity 1: altsyncram_4l31" {  } { { "db/altsyncram_4l31.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/db/altsyncram_4l31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573900212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573900212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_r3e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_r3e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_r3e " "Found entity 1: add_sub_r3e" {  } { { "db/add_sub_r3e.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/db/add_sub_r3e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573900269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573900269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vof.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vof.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vof " "Found entity 1: cntr_vof" {  } { { "db/cntr_vof.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/db/cntr_vof.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573900318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573900318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hgc " "Found entity 1: cmpr_hgc" {  } { { "db/cmpr_hgc.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/db/cmpr_hgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573900364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573900364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573900435 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900435 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573900435 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573900472 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573900493 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573900524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5kh " "Found entity 1: add_sub_5kh" {  } { { "db/add_sub_5kh.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/db/add_sub_5kh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573900563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573900563 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\|altshift:external_latency_ffs NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573900590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573900615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900615 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573900615 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573900680 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573900689 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573900711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3kh " "Found entity 1: add_sub_3kh" {  } { { "db/add_sub_3kh.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/db/add_sub_3kh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573900749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573900749 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|altshift:external_latency_ffs NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573900767 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573900776 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900776 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573900776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573900792 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900792 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573900792 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573900813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900813 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573900813 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573900827 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573900837 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573900848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4kh " "Found entity 1: add_sub_4kh" {  } { { "db/add_sub_4kh.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/db/add_sub_4kh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573900886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573900886 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|altshift:external_latency_ffs NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573900903 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573900912 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900912 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573900912 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573900930 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900930 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573900930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573900952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900952 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573900952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573900969 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900969 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573900969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573900986 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573900986 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573900986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901003 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573901003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901021 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573901021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901038 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901038 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573901038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901056 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901056 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573901056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901085 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901086 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573901086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901103 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573901103 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901121 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901121 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573901121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901139 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573901139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901171 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901171 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573901171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901188 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901188 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573901188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901207 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573901207 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901261 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901261 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573901261 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901281 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573901281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901318 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573901318 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901345 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901345 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573901345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901366 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901366 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573901366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901385 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901385 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573901385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901403 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573901403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901434 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901434 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573901434 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901452 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901452 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573901452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901494 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573901494 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901513 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573901513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901534 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573901534 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901544 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901553 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rih.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rih.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rih " "Found entity 1: add_sub_rih" {  } { { "db/add_sub_rih.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/db/add_sub_rih.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573901603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573901603 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\|altshift:external_latency_ffs NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901666 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573901666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901683 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901683 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573901683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901701 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901701 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573901701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901734 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573901734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901751 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901752 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573901752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901769 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901769 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573901769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901788 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901788 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573901788 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901806 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901806 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573901806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901836 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573901836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901853 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901853 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573901853 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901872 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573901872 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901914 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573901914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901957 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573901957 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573901957 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901968 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901977 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0\|altshift:external_latency_ffs NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573901990 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573902000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902000 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573902000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:26:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:26:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573902018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:26:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:26:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902019 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573902019 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:23:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:23:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573902037 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:23:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:23:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902037 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573902037 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:38:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:38:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573902101 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:38:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:38:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902101 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573902101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573902121 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902121 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573902121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:22:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:22:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573902139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:22:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:22:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902140 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573902140 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:41:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:41:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573902204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:41:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:41:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902204 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573902204 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:42:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:42:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573902222 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:42:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:42:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902222 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573902222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573902292 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902293 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573902293 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573902303 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573902309 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0\|altshift:external_latency_ffs NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573902323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:13:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:13:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573902425 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:13:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:13:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902425 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573902425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:10:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:10:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573902445 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:10:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:10:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902445 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573902445 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573902467 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902467 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573902467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:42:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:42:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573902604 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:42:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:42:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902604 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573902604 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573902684 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902684 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573902684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:25:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:25:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573902869 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:25:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:25:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902869 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573902869 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:26:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:26:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573902888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:26:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:26:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902888 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573902888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:43:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:43:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573902957 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:43:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:43:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573902957 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573902957 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:53:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:53:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573903145 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:53:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:53:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573903145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573903145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573903145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573903145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573903145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573903145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573903145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573903145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573903145 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573903145 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:53:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:53:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:53:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:53:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573903155 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:53:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:53:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:53:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:53:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573903163 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:52:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:52:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573903178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:52:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:52:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573903178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573903178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573903178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573903178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573903178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573903178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573903178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573903178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645573903178 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645573903178 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645573913535 "|NNFPGA_CL10LP|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645573913535 "|NNFPGA_CL10LP|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645573913535 "|NNFPGA_CL10LP|led[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1645573913535 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1645573914234 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1645573925310 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645573925310 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable_in\[0\] " "No output dependent on input pin \"enable_in\[0\]\"" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573927020 "|NNFPGA_CL10LP|enable_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable_in\[1\] " "No output dependent on input pin \"enable_in\[1\]\"" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573927020 "|NNFPGA_CL10LP|enable_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable_in\[2\] " "No output dependent on input pin \"enable_in\[2\]\"" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573927020 "|NNFPGA_CL10LP|enable_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_in\[0\] " "No output dependent on input pin \"r_in\[0\]\"" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573927020 "|NNFPGA_CL10LP|r_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_in\[1\] " "No output dependent on input pin \"r_in\[1\]\"" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573927020 "|NNFPGA_CL10LP|r_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "g_in\[0\] " "No output dependent on input pin \"g_in\[0\]\"" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573927020 "|NNFPGA_CL10LP|g_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_in\[0\] " "No output dependent on input pin \"b_in\[0\]\"" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573927020 "|NNFPGA_CL10LP|b_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_in\[1\] " "No output dependent on input pin \"b_in\[1\]\"" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573927020 "|NNFPGA_CL10LP|b_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_in\[2\] " "No output dependent on input pin \"b_in\[2\]\"" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573927020 "|NNFPGA_CL10LP|b_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_in\[3\] " "No output dependent on input pin \"b_in\[3\]\"" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645573927020 "|NNFPGA_CL10LP|b_in[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1645573927020 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22850 " "Implemented 22850 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645573927021 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645573927021 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21575 " "Implemented 21575 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1645573927021 ""} { "Info" "ICUT_CUT_TM_RAMS" "1212 " "Implemented 1212 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1645573927021 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645573927021 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5138 " "Peak virtual memory: 5138 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645573927202 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 23 00:52:07 2022 " "Processing ended: Wed Feb 23 00:52:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645573927202 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645573927202 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645573927202 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573927202 ""}
