
*** Running vivado
    with args -log AES256_device_IP_v1_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source AES256_device_IP_v1_0.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source AES256_device_IP_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_device_IP/AES256_device_IP_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.1/data/ip'.
Command: link_design -top AES256_device_IP_v1_0 -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2500.031 ; gain = 0.000 ; free physical = 423 ; free virtual = 2503
INFO: [Netlist 29-17] Analyzing 897 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2500.031 ; gain = 0.000 ; free physical = 311 ; free virtual = 2406
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2500.031 ; gain = 0.074 ; free physical = 310 ; free virtual = 2405
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 5 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2539.977 ; gain = 39.945 ; free physical = 298 ; free virtual = 2393

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 16f2aaba8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2671.789 ; gain = 131.812 ; free physical = 124 ; free virtual = 2013

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16f2aaba8

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2850.727 ; gain = 0.000 ; free physical = 150 ; free virtual = 1824
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 195d5ebb2

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2850.727 ; gain = 0.000 ; free physical = 149 ; free virtual = 1824
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ffd2d862

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2850.727 ; gain = 0.000 ; free physical = 148 ; free virtual = 1827
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: ffd2d862

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2850.727 ; gain = 0.000 ; free physical = 134 ; free virtual = 1821
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: ffd2d862

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2850.727 ; gain = 0.000 ; free physical = 134 ; free virtual = 1822
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ffd2d862

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2850.727 ; gain = 0.000 ; free physical = 134 ; free virtual = 1822
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2850.727 ; gain = 0.000 ; free physical = 133 ; free virtual = 1822
Ending Logic Optimization Task | Checksum: a5bf7139

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2850.727 ; gain = 0.000 ; free physical = 133 ; free virtual = 1823

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 42625086

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3073.504 ; gain = 0.000 ; free physical = 209 ; free virtual = 1798
Ending Power Optimization Task | Checksum: 42625086

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3073.504 ; gain = 222.777 ; free physical = 217 ; free virtual = 1805

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 42625086

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3073.504 ; gain = 0.000 ; free physical = 217 ; free virtual = 1805

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3073.504 ; gain = 0.000 ; free physical = 217 ; free virtual = 1805
Ending Netlist Obfuscation Task | Checksum: 55cec971

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3073.504 ; gain = 0.000 ; free physical = 217 ; free virtual = 1805
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3073.504 ; gain = 573.473 ; free physical = 217 ; free virtual = 1805
INFO: [Common 17-1381] The checkpoint '/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_device_IP/edit_AES256_device_IP_v1_0.runs/impl_1/AES256_device_IP_v1_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file AES256_device_IP_v1_0_drc_opted.rpt -pb AES256_device_IP_v1_0_drc_opted.pb -rpx AES256_device_IP_v1_0_drc_opted.rpx
Command: report_drc -file AES256_device_IP_v1_0_drc_opted.rpt -pb AES256_device_IP_v1_0_drc_opted.pb -rpx AES256_device_IP_v1_0_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 5 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_device_IP/edit_AES256_device_IP_v1_0.runs/impl_1/AES256_device_IP_v1_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 5 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 5 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[0][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[10][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[11][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[12][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[13][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[14][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[15][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[1][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[2][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[3][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[4][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[5][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[6][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[7][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[8][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[9][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/n_read_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/n_read_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/n_read_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/n_read_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 5 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3073.504 ; gain = 0.000 ; free physical = 154 ; free virtual = 1734
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 265e1fd6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3073.504 ; gain = 0.000 ; free physical = 154 ; free virtual = 1734
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3073.504 ; gain = 0.000 ; free physical = 154 ; free virtual = 1734

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 84717b38

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 3073.504 ; gain = 0.000 ; free physical = 175 ; free virtual = 1762

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e668374e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3073.504 ; gain = 0.000 ; free physical = 170 ; free virtual = 1758

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e668374e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3073.504 ; gain = 0.000 ; free physical = 170 ; free virtual = 1759
Phase 1 Placer Initialization | Checksum: e668374e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3073.504 ; gain = 0.000 ; free physical = 169 ; free virtual = 1758

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: e668374e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3073.504 ; gain = 0.000 ; free physical = 165 ; free virtual = 1755

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: e668374e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3073.504 ; gain = 0.000 ; free physical = 165 ; free virtual = 1755

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: e668374e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3073.504 ; gain = 0.000 ; free physical = 165 ; free virtual = 1755

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.4 Global Placement Core | Checksum: 13ca1174e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3073.504 ; gain = 0.000 ; free physical = 149 ; free virtual = 1742
Phase 2 Global Placement | Checksum: 13ca1174e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3073.504 ; gain = 0.000 ; free physical = 152 ; free virtual = 1745

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13ca1174e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3073.504 ; gain = 0.000 ; free physical = 152 ; free virtual = 1745

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19bba7007

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3073.504 ; gain = 0.000 ; free physical = 152 ; free virtual = 1745

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 145b2bc2e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3073.504 ; gain = 0.000 ; free physical = 148 ; free virtual = 1741

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 145b2bc2e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3073.504 ; gain = 0.000 ; free physical = 147 ; free virtual = 1741

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: e04b2fd5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3073.504 ; gain = 0.000 ; free physical = 136 ; free virtual = 1732

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: e04b2fd5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3073.504 ; gain = 0.000 ; free physical = 136 ; free virtual = 1732

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: e04b2fd5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3073.504 ; gain = 0.000 ; free physical = 136 ; free virtual = 1732
Phase 3 Detail Placement | Checksum: e04b2fd5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3073.504 ; gain = 0.000 ; free physical = 136 ; free virtual = 1732

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: e04b2fd5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3073.504 ; gain = 0.000 ; free physical = 137 ; free virtual = 1732

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e04b2fd5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3073.504 ; gain = 0.000 ; free physical = 137 ; free virtual = 1733

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: e04b2fd5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3073.504 ; gain = 0.000 ; free physical = 137 ; free virtual = 1733
Phase 4.3 Placer Reporting | Checksum: e04b2fd5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3073.504 ; gain = 0.000 ; free physical = 137 ; free virtual = 1733

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3073.504 ; gain = 0.000 ; free physical = 137 ; free virtual = 1733

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3073.504 ; gain = 0.000 ; free physical = 137 ; free virtual = 1733
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12642bb7a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3073.504 ; gain = 0.000 ; free physical = 137 ; free virtual = 1733
Ending Placer Task | Checksum: 10aaaff18

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3073.504 ; gain = 0.000 ; free physical = 137 ; free virtual = 1733
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 3073.504 ; gain = 0.000 ; free physical = 158 ; free virtual = 1754
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 3073.504 ; gain = 0.000 ; free physical = 140 ; free virtual = 1749
INFO: [Common 17-1381] The checkpoint '/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_device_IP/edit_AES256_device_IP_v1_0.runs/impl_1/AES256_device_IP_v1_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file AES256_device_IP_v1_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3073.504 ; gain = 0.000 ; free physical = 136 ; free virtual = 1736
INFO: [runtcl-4] Executing : report_utilization -file AES256_device_IP_v1_0_utilization_placed.rpt -pb AES256_device_IP_v1_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file AES256_device_IP_v1_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3073.504 ; gain = 0.000 ; free physical = 148 ; free virtual = 1748
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3073.504 ; gain = 0.000 ; free physical = 144 ; free virtual = 1680
INFO: [Common 17-1381] The checkpoint '/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_device_IP/edit_AES256_device_IP_v1_0.runs/impl_1/AES256_device_IP_v1_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 5 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 5 CPUs
Checksum: PlaceDB: 86b57a6a ConstDB: 0 ShapeSum: 83f584ae RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1a4ee6f3f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3111.180 ; gain = 37.676 ; free physical = 135 ; free virtual = 1578
Post Restoration Checksum: NetGraph: b779fe0f NumContArr: ed747130 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1a4ee6f3f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3123.176 ; gain = 49.672 ; free physical = 115 ; free virtual = 1559

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1a4ee6f3f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3123.176 ; gain = 49.672 ; free physical = 114 ; free virtual = 1559
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 180d118a9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3148.059 ; gain = 74.555 ; free physical = 122 ; free virtual = 1544

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 10099
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10099
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 180d118a9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3154.590 ; gain = 81.086 ; free physical = 132 ; free virtual = 1543
Phase 3 Initial Routing | Checksum: 9ea268a9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3165.590 ; gain = 92.086 ; free physical = 141 ; free virtual = 1553

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1222
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 192885c99

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3165.590 ; gain = 92.086 ; free physical = 137 ; free virtual = 1549
Phase 4 Rip-up And Reroute | Checksum: 192885c99

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3165.590 ; gain = 92.086 ; free physical = 137 ; free virtual = 1549

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 192885c99

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3165.590 ; gain = 92.086 ; free physical = 137 ; free virtual = 1549

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 192885c99

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3165.590 ; gain = 92.086 ; free physical = 137 ; free virtual = 1549
Phase 6 Post Hold Fix | Checksum: 192885c99

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3165.590 ; gain = 92.086 ; free physical = 137 ; free virtual = 1549

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.37833 %
  Global Horizontal Routing Utilization  = 2.86038 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 39.6396%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 54.0541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 44.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 192885c99

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3165.590 ; gain = 92.086 ; free physical = 137 ; free virtual = 1549

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 192885c99

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3165.590 ; gain = 92.086 ; free physical = 138 ; free virtual = 1550

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 182ebbe14

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 3173.594 ; gain = 100.090 ; free physical = 137 ; free virtual = 1551
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 3173.594 ; gain = 100.090 ; free physical = 163 ; free virtual = 1576

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 3173.594 ; gain = 100.090 ; free physical = 163 ; free virtual = 1576
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3176.562 ; gain = 2.969 ; free physical = 145 ; free virtual = 1575
INFO: [Common 17-1381] The checkpoint '/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_device_IP/edit_AES256_device_IP_v1_0.runs/impl_1/AES256_device_IP_v1_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file AES256_device_IP_v1_0_drc_routed.rpt -pb AES256_device_IP_v1_0_drc_routed.pb -rpx AES256_device_IP_v1_0_drc_routed.rpx
Command: report_drc -file AES256_device_IP_v1_0_drc_routed.rpt -pb AES256_device_IP_v1_0_drc_routed.pb -rpx AES256_device_IP_v1_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 5 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_device_IP/edit_AES256_device_IP_v1_0.runs/impl_1/AES256_device_IP_v1_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file AES256_device_IP_v1_0_methodology_drc_routed.rpt -pb AES256_device_IP_v1_0_methodology_drc_routed.pb -rpx AES256_device_IP_v1_0_methodology_drc_routed.rpx
Command: report_methodology -file AES256_device_IP_v1_0_methodology_drc_routed.rpt -pb AES256_device_IP_v1_0_methodology_drc_routed.pb -rpx AES256_device_IP_v1_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 5 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_device_IP/edit_AES256_device_IP_v1_0.runs/impl_1/AES256_device_IP_v1_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file AES256_device_IP_v1_0_power_routed.rpt -pb AES256_device_IP_v1_0_power_summary_routed.pb -rpx AES256_device_IP_v1_0_power_routed.rpx
Command: report_power -file AES256_device_IP_v1_0_power_routed.rpt -pb AES256_device_IP_v1_0_power_summary_routed.pb -rpx AES256_device_IP_v1_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
75 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file AES256_device_IP_v1_0_route_status.rpt -pb AES256_device_IP_v1_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file AES256_device_IP_v1_0_timing_summary_routed.rpt -pb AES256_device_IP_v1_0_timing_summary_routed.pb -rpx AES256_device_IP_v1_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 5 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file AES256_device_IP_v1_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file AES256_device_IP_v1_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file AES256_device_IP_v1_0_bus_skew_routed.rpt -pb AES256_device_IP_v1_0_bus_skew_routed.pb -rpx AES256_device_IP_v1_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 5 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 16:17:47 2022...
