// Seed: 2692700957
module module_0 (
    input  wor   id_0
    , id_9,
    input  wire  id_1,
    input  wand  id_2,
    input  tri   id_3,
    input  uwire id_4,
    output wor   id_5,
    input  wand  id_6,
    input  tri0  id_7
);
  always @(posedge 1'd0) begin
    do begin
      id_5 = id_9;
    end while (1);
  end
  wand id_10, id_11;
  id_12 :
  assert property (@(posedge id_10) 1)
  else $display(id_11);
endmodule
module module_1 (
    input  wand id_0,
    output wor  id_1,
    output tri1 id_2,
    output tri  id_3,
    input  tri1 id_4
);
  assign id_2 = id_4;
  assign id_1 = id_3++;
  module_0(
      id_0, id_0, id_4, id_4, id_0, id_1, id_0, id_4
  );
endmodule
