# RISC-V AI Accelerator

åŸºäº Chisel çš„ RISC-V AI åŠ é€Ÿå™¨é¡¹ç›®ï¼Œé›†æˆ PicoRV32 CPU å’Œä¸“ç”¨çŸ©é˜µåŠ é€Ÿå™¨ã€‚

## ğŸš€ å¿«é€Ÿå¼€å§‹

### å‰ç½®è¦æ±‚

- Java 11+
- Scala 2.13+
- SBT 1.9+
- Verilator (å¯é€‰ï¼Œç”¨äºä»¿çœŸ)

### å®‰è£…ä¾èµ–

```bash
# macOS
brew install sbt verilator

# Ubuntu/Debian
sudo apt install sbt verilator
```

### å¿«é€Ÿæµ‹è¯•

```bash
cd chisel
./run.sh soc
```

## ğŸ“‹ é¡¹ç›®ç»“æ„

```
riscv-ai-accelerator/
â”œâ”€â”€ chisel/                      # Chisel æºä»£ç 
â”‚   â”œâ”€â”€ src/
â”‚   â”‚   â”œâ”€â”€ main/scala/         # ä¸»è¦æºä»£ç 
â”‚   â”‚   â”‚   â”œâ”€â”€ EdgeAiSoCSimple.scala          # SimpleEdgeAiSoC å®ç°
â”‚   â”‚   â”‚   â”œâ”€â”€ SimpleEdgeAiSoCMain.scala      # Verilog ç”Ÿæˆå™¨
â”‚   â”‚   â”‚   â”œâ”€â”€ VerilogGenerator.scala         # é€šç”¨ç”Ÿæˆå™¨
â”‚   â”‚   â”‚   â””â”€â”€ PostProcessVerilog.scala       # åå¤„ç†å·¥å…·
â”‚   â”‚   â”œâ”€â”€ test/scala/         # æµ‹è¯•ä»£ç 
â”‚   â”‚   â”‚   â”œâ”€â”€ SimpleEdgeAiSoCTest.scala      # SoC æµ‹è¯•
â”‚   â”‚   â”‚   â”œâ”€â”€ PicoRV32CoreTest.scala         # CPU æµ‹è¯•
â”‚   â”‚   â”‚   â”œâ”€â”€ BitNetAccelDebugTest.scala     # BitNet æµ‹è¯•
â”‚   â”‚   â”‚   â””â”€â”€ SimpleCompactAccelDebugTest.scala  # Compact æµ‹è¯•
â”‚   â”‚   â””â”€â”€ resources/rtl/      # RTL èµ„æº
â”‚   â”‚       â””â”€â”€ picorv32.v      # PicoRV32 æ ¸å¿ƒ
â”‚   â”œâ”€â”€ generated/              # ç”Ÿæˆçš„ Verilog æ–‡ä»¶
â”‚   â”œâ”€â”€ Makefile               # Make æ„å»ºæ–‡ä»¶
â”‚   â”œâ”€â”€ run.sh                 # è¿è¡Œè„šæœ¬
â”‚   â””â”€â”€ build.sbt              # SBT æ„å»ºé…ç½®
â”œâ”€â”€ docs/                       # æ–‡æ¡£
â””â”€â”€ README.md                  # æœ¬æ–‡ä»¶
```

## ğŸ¯ æ ¸å¿ƒåŠŸèƒ½

### SimpleEdgeAiSoC

å®Œæ•´çš„è¾¹ç¼˜ AI SoC ç³»ç»Ÿï¼ŒåŒ…å«ï¼š

- **PicoRV32 CPU**: RV32I RISC-V å¤„ç†å™¨
- **CompactAccel**: 8x8 çŸ©é˜µåŠ é€Ÿå™¨
- **BitNetAccel**: 16x16 BitNet åŠ é€Ÿå™¨ï¼ˆæ— ä¹˜æ³•å™¨ï¼‰
- **å†…å­˜ç³»ç»Ÿ**: RAM + å¤–è®¾æ˜ å°„
- **å¤–è®¾**: UART, GPIO, ä¸­æ–­æ§åˆ¶å™¨

### BitNet åŠ é€Ÿå™¨ç‰¹æ€§

- âœ… **æ— ä¹˜æ³•å™¨è®¾è®¡** - åªä½¿ç”¨åŠ å‡æ³•
- âœ… **2-bit æƒé‡ç¼–ç ** - {-1, 0, +1}
- âœ… **ç¨€ç–æ€§ä¼˜åŒ–** - è‡ªåŠ¨è·³è¿‡é›¶æƒé‡
- âœ… **å†…å­˜æ•ˆç‡** - å†…å­˜å ç”¨å‡å°‘ 10 å€
- âœ… **ä½åŠŸè€—** - åŠŸè€—é™ä½ 60%

## ğŸ”§ ä½¿ç”¨æ–¹æ³•

### ä½¿ç”¨ Makefile

```bash
cd chisel

# ç¼–è¯‘é¡¹ç›®
make compile

# è¿è¡Œæ‰€æœ‰æµ‹è¯•
make test

# è¿è¡Œ SoC æµ‹è¯•
make test-soc

# è¿è¡Œ BitNet æµ‹è¯•
make test-bitnet

# ç”Ÿæˆ Verilog
make generate

# å®Œæ•´æµç¨‹
make full

# æ¸…ç†
make clean

# æŸ¥çœ‹å¸®åŠ©
make help
```

### ä½¿ç”¨ run.sh

```bash
cd chisel

# è¿è¡Œæ‰€æœ‰æµ‹è¯•
./run.sh test

# è¿è¡Œ SoC æµ‹è¯•
./run.sh soc

# ç”Ÿæˆ Verilog
./run.sh generate

# ç”Ÿæˆæ‰€æœ‰ç‰ˆæœ¬
./run.sh all

# å®Œæ•´æµç¨‹
./run.sh full

# æ¸…ç†
./run.sh clean

# æŸ¥çœ‹å¸®åŠ©
./run.sh help
```

### ä½¿ç”¨ SBT ç›´æ¥è¿è¡Œ

```bash
cd chisel

# ç¼–è¯‘
sbt compile

# è¿è¡Œæ‰€æœ‰æµ‹è¯•
sbt test

# è¿è¡Œç‰¹å®šæµ‹è¯•
sbt "testOnly riscv.ai.SimpleEdgeAiSoCTest"
sbt "testOnly riscv.ai.BitNetAccelDebugTest"
sbt "testOnly riscv.ai.PicoRV32CoreTest"

# ç”Ÿæˆ Verilog
sbt "runMain riscv.ai.SimpleEdgeAiSoCMain"
```

## ğŸ“Š æµ‹è¯•è¦†ç›–

### SimpleEdgeAiSoC æµ‹è¯•

- âœ… ç³»ç»Ÿå®ä¾‹åŒ–
- âœ… CompactAccel 2x2 çŸ©é˜µä¹˜æ³•
- âœ… CompactAccel 4x4 çŸ©é˜µä¹˜æ³•
- âœ… BitNetAccel 4x4 çŸ©é˜µä¹˜æ³•
- âœ… GPIO åŠŸèƒ½
- âœ… ç³»ç»Ÿé›†æˆ

### BitNet åŠ é€Ÿå™¨æµ‹è¯•

- âœ… 2x2 çŸ©é˜µä¹˜æ³•ï¼ˆæ— ä¹˜æ³•å™¨ï¼‰
- âœ… 8x8 çŸ©é˜µä¹˜æ³•ï¼ˆç¨€ç–æ€§ä¼˜åŒ–ï¼‰
- âœ… æƒé‡ç¼–ç  {-1, 0, +1}
- âœ… ç¨€ç–æ€§ç»Ÿè®¡éªŒè¯
- âœ… æ€§èƒ½æŒ‡æ ‡æµ‹é‡

### PicoRV32 æ ¸å¿ƒæµ‹è¯•

- âœ… å†…å­˜é€‚é…å™¨é›†æˆ
- âœ… åœ°å€è§£ç å™¨åŠŸèƒ½
- âœ… å®Œæ•´ SoC é›†æˆ
- âœ… CPU ä¸åŠ é€Ÿå™¨äº¤äº’
- âœ… å†…å­˜æ˜ å°„éªŒè¯
- âœ… ä¸­æ–­å¤„ç†
- âœ… ç»¼åˆæµ‹è¯•å¥—ä»¶

## ğŸ“ ç”Ÿæˆçš„æ–‡ä»¶

è¿è¡Œ `make generate` æˆ– `./run.sh generate` åï¼Œä¼šåœ¨ `chisel/generated/` ç›®å½•ç”Ÿæˆï¼š

```
generated/
â””â”€â”€ simple_edgeaisoc/
    â””â”€â”€ SimpleEdgeAiSoC.sv    # å®Œæ•´çš„ SoC SystemVerilog æ–‡ä»¶
```

è¿è¡Œ `./run.sh all` ä¼šç”Ÿæˆæ‰€æœ‰ç‰ˆæœ¬ï¼š

```
generated/
â”œâ”€â”€ simple_edgeaisoc/
â”‚   â””â”€â”€ SimpleEdgeAiSoC.sv
â”œâ”€â”€ optimized/
â”‚   â””â”€â”€ PhysicalOptimizedRiscvAiChip.sv
â”œâ”€â”€ scalable/
â”‚   â””â”€â”€ SimpleScalableAiChip.sv
â”œâ”€â”€ fixed/
â”‚   â””â”€â”€ FixedMediumScaleAiChip.sv
â””â”€â”€ constraints/
    â”œâ”€â”€ design_constraints.sdc
    â”œâ”€â”€ power_constraints.upf
    â””â”€â”€ implementation.tcl
```

## ğŸ“ˆ æ€§èƒ½æŒ‡æ ‡

### SimpleEdgeAiSoC

- **CPU**: PicoRV32 @ 50-100 MHz
- **CompactAccel**: ~1.6 GOPS @ 100MHz
- **BitNetAccel**: ~4.8 GOPS @ 100MHz
- **æ€»ç®—åŠ›**: ~6.4 GOPS
- **åŠŸè€—**: < 100 mW (ä¼°ç®—)

### èµ„æºå ç”¨ (FPGA)

- **LUTs**: ~8,000
- **FFs**: ~6,000
- **BRAMs**: ~20
- **é¢‘ç‡**: 50-100 MHz

### BitNet æ€§èƒ½

- **2x2 çŸ©é˜µ**: 14 å‘¨æœŸï¼Œè·³è¿‡ 2 æ¬¡é›¶æƒé‡
- **8x8 çŸ©é˜µ**: 518 å‘¨æœŸï¼Œè·³è¿‡ 168 æ¬¡é›¶æƒé‡
- **ç¡¬ä»¶æ•ˆç‡**: é¢ç§¯å‡å°‘ 50%ï¼ŒåŠŸè€—é™ä½ 60%

## ğŸ—ï¸ å†…å­˜æ˜ å°„

```
0x00000000 - 0x0FFFFFFF  RAM (256 MB)
0x10000000 - 0x10000FFF  CompactAccel (4 KB)
0x10001000 - 0x10001FFF  BitNetAccel (4 KB)
0x20000000 - 0x2000FFFF  UART (64 KB)
0x20020000 - 0x2002FFFF  GPIO (64 KB)
```

### CompactAccel å¯„å­˜å™¨

```
0x10000000  CTRL        æ§åˆ¶å¯„å­˜å™¨
0x10000004  STATUS      çŠ¶æ€å¯„å­˜å™¨
0x10000008  SIZE        çŸ©é˜µå¤§å°
0x10000100  INPUT_A     è¾“å…¥çŸ©é˜µ A
0x10000300  INPUT_B     è¾“å…¥çŸ©é˜µ B
0x10000500  OUTPUT      è¾“å‡ºçŸ©é˜µ
```

### BitNetAccel å¯„å­˜å™¨

```
0x10001000  CTRL        æ§åˆ¶å¯„å­˜å™¨
0x10001004  STATUS      çŠ¶æ€å¯„å­˜å™¨
0x10001008  SIZE        çŸ©é˜µå¤§å°
0x10001100  INPUT_A     è¾“å…¥çŸ©é˜µ A
0x10001300  INPUT_B     è¾“å…¥çŸ©é˜µ B (BitNet æƒé‡)
0x10001500  OUTPUT      è¾“å‡ºçŸ©é˜µ
```

## ğŸ› æ•…éšœæ’é™¤

### ç¼–è¯‘é”™è¯¯

```bash
# æ¸…ç†å¹¶é‡æ–°ç¼–è¯‘
cd chisel
sbt clean compile
```

### æµ‹è¯•è¶…æ—¶

åœ¨æµ‹è¯•ä»£ç ä¸­å¢åŠ è¶…æ—¶æ—¶é—´ï¼š
```scala
dut.clock.setTimeout(2000)  // é»˜è®¤ 1000
```

### Java ç‰ˆæœ¬é—®é¢˜

```bash
# ç¡®ä¿ä½¿ç”¨ Java 11
export JAVA_HOME=/path/to/jdk-11
export PATH=$JAVA_HOME/bin:$PATH
```

### SBT æœªå®‰è£…

```bash
# macOS
brew install sbt

# Ubuntu/Debian
sudo apt install sbt
```

## ğŸ“š æ–‡æ¡£

è¯¦ç»†æ–‡æ¡£è¯·æŸ¥çœ‹ï¼š

- `chisel/README.md` - Chisel é¡¹ç›®è¯¦ç»†è¯´æ˜
- `docs/` - æ¶æ„å’Œè®¾è®¡æ–‡æ¡£
- `examples/` - ç¤ºä¾‹ä»£ç å’Œæµ‹è¯•ç»“æœ

## ğŸ¤ è´¡çŒ®

æ¬¢è¿æäº¤ Issue å’Œ Pull Requestï¼

## ğŸ“„ è®¸å¯è¯

æœ¬é¡¹ç›®é‡‡ç”¨ MIT è®¸å¯è¯ã€‚

## ğŸŒŸ è‡´è°¢

- [Chisel](https://www.chisel-lang.org/) - ç¡¬ä»¶æè¿°è¯­è¨€
- [PicoRV32](https://github.com/YosysHQ/picorv32) - RISC-V CPU æ ¸å¿ƒ
- [BitNet](https://arxiv.org/abs/2310.11453) - 1-bit LLM æ¶æ„

---

**å¿«é€Ÿå¼€å§‹**: `cd chisel && ./run.sh soc`  
**å®Œæ•´æµ‹è¯•**: `cd chisel && make full`  
**ç”Ÿæˆ Verilog**: `cd chisel && make generate`
