// Seed: 4007839238
module module_0 (
    output tri  id_0,
    input  tri1 id_1
);
  wire id_3[-1 : 1 'b0];
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    input tri id_2,
    input supply1 id_3,
    input tri0 id_4,
    output logic id_5,
    input wor id_6,
    output supply0 id_7,
    input tri0 id_8,
    output logic id_9,
    output tri0 id_10,
    input wand id_11
    , id_26,
    output uwire id_12,
    input supply1 id_13,
    input tri id_14,
    output supply1 id_15,
    input tri1 id_16,
    input supply0 id_17,
    output tri0 id_18,
    output logic id_19,
    input wand id_20,
    output logic id_21,
    input wire id_22,
    input wire id_23,
    input tri0 id_24
);
  assign id_21 = id_6;
  module_0 modCall_1 (
      id_12,
      id_2
  );
  wire id_27;
  always begin : LABEL_0
    if (1'b0) id_15 -= 1;
    else id_21 <= #1 id_2;
    id_5 <= id_14;
    id_19 = id_22;
    if (-1) begin : LABEL_1
      if (1) begin : LABEL_2
        id_9 = (1);
      end
    end
    id_19 <= 1;
  end
endmodule
