# Generated by Yosys 0.21+10 (git sha1 558018522, clang 14.0.0 -fPIC -Os)
autoidx 568
attribute \src "verilog/bsg_multiply_pipelined.v:1613.1-1631.10"
module \bsg_and_00000006_1
  attribute \src "verilog/bsg_multiply_pipelined.v:1620.15-1620.18"
  wire width 6 input 1 \a_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1621.15-1621.18"
  wire width 6 input 2 \b_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1622.16-1622.17"
  wire width 6 output 3 \o
  attribute \src "verilog/bsg_multiply_pipelined.v:1624.17-1624.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1624$278
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [5]
    connect \B \b_i [5]
    connect \Y \o [5]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1625.17-1625.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1625$279
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [4]
    connect \B \b_i [4]
    connect \Y \o [4]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1626.17-1626.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1626$280
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [3]
    connect \B \b_i [3]
    connect \Y \o [3]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1627.17-1627.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1627$281
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [2]
    connect \B \b_i [2]
    connect \Y \o [2]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1628.17-1628.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1628$282
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [1]
    connect \B \b_i [1]
    connect \Y \o [1]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1629.17-1629.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1629$283
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [0]
    connect \B \b_i [0]
    connect \Y \o [0]
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:1659.1-1678.10"
module \bsg_and_00000007_1
  attribute \src "verilog/bsg_multiply_pipelined.v:1666.15-1666.18"
  wire width 7 input 1 \a_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1667.15-1667.18"
  wire width 7 input 2 \b_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1668.16-1668.17"
  wire width 7 output 3 \o
  attribute \src "verilog/bsg_multiply_pipelined.v:1670.17-1670.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1670$292
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [6]
    connect \B \b_i [6]
    connect \Y \o [6]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1671.17-1671.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1671$293
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [5]
    connect \B \b_i [5]
    connect \Y \o [5]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1672.17-1672.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1672$294
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [4]
    connect \B \b_i [4]
    connect \Y \o [4]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1673.17-1673.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1673$295
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [3]
    connect \B \b_i [3]
    connect \Y \o [3]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1674.17-1674.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1674$296
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [2]
    connect \B \b_i [2]
    connect \Y \o [2]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1675.17-1675.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1675$297
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [1]
    connect \B \b_i [1]
    connect \Y \o [1]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1676.17-1676.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1676$298
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [0]
    connect \B \b_i [0]
    connect \Y \o [0]
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:1635.1-1655.10"
module \bsg_and_00000008_1
  attribute \src "verilog/bsg_multiply_pipelined.v:1642.15-1642.18"
  wire width 8 input 1 \a_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1643.15-1643.18"
  wire width 8 input 2 \b_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1644.16-1644.17"
  wire width 8 output 3 \o
  attribute \src "verilog/bsg_multiply_pipelined.v:1646.17-1646.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1646$284
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [7]
    connect \B \b_i [7]
    connect \Y \o [7]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1647.17-1647.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1647$285
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [6]
    connect \B \b_i [6]
    connect \Y \o [6]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1648.17-1648.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1648$286
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [5]
    connect \B \b_i [5]
    connect \Y \o [5]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1649.17-1649.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1649$287
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [4]
    connect \B \b_i [4]
    connect \Y \o [4]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1650.17-1650.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1650$288
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [3]
    connect \B \b_i [3]
    connect \Y \o [3]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1651.17-1651.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1651$289
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [2]
    connect \B \b_i [2]
    connect \Y \o [2]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1652.17-1652.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1652$290
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [1]
    connect \B \b_i [1]
    connect \Y \o [1]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1653.17-1653.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1653$291
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [0]
    connect \B \b_i [0]
    connect \Y \o [0]
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:4094.1-4115.10"
module \bsg_dff_en_0000000a_1
  attribute \src "verilog/bsg_multiply_pipelined.v:4104.9-4104.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4102.15-4102.21"
  wire width 10 input 2 \data_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4103.16-4103.22"
  wire width 10 output 4 \data_o
  attribute \src "verilog/bsg_multiply_pipelined.v:4105.9-4105.13"
  wire input 3 \en_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4108.3-4112.6"
  cell $dffe $auto$ff.cc:266:slice$566
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 10
    connect \CLK \clk_i
    connect \D \data_i
    connect \EN \en_i
    connect \Q \data_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:4119.1-4140.10"
module \bsg_dff_en_0000000c_1
  attribute \src "verilog/bsg_multiply_pipelined.v:4129.9-4129.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4127.16-4127.22"
  wire width 12 input 2 \data_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4128.17-4128.23"
  wire width 12 output 4 \data_o
  attribute \src "verilog/bsg_multiply_pipelined.v:4130.9-4130.13"
  wire input 3 \en_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4133.3-4137.6"
  cell $dffe $auto$ff.cc:266:slice$565
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 12
    connect \CLK \clk_i
    connect \D \data_i
    connect \EN \en_i
    connect \Q \data_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:4144.1-4165.10"
module \bsg_dff_en_0000000e_1
  attribute \src "verilog/bsg_multiply_pipelined.v:4154.9-4154.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4152.16-4152.22"
  wire width 14 input 2 \data_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4153.17-4153.23"
  wire width 14 output 4 \data_o
  attribute \src "verilog/bsg_multiply_pipelined.v:4155.9-4155.13"
  wire input 3 \en_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4158.3-4162.6"
  cell $dffe $auto$ff.cc:266:slice$564
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 14
    connect \CLK \clk_i
    connect \D \data_i
    connect \EN \en_i
    connect \Q \data_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:4069.1-4090.10"
module \bsg_dff_en_00000010_1
  attribute \src "verilog/bsg_multiply_pipelined.v:4079.9-4079.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4077.16-4077.22"
  wire width 16 input 2 \data_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4078.17-4078.23"
  wire width 16 output 4 \data_o
  attribute \src "verilog/bsg_multiply_pipelined.v:4080.9-4080.13"
  wire input 3 \en_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4083.3-4087.6"
  cell $dffe $auto$ff.cc:266:slice$567
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \clk_i
    connect \D \data_i
    connect \EN \en_i
    connect \Q \data_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:4169.1-4253.10"
module \bsg_dff_en_rep_rep_7_100_645646362a201000_1
  attribute \src "verilog/bsg_multiply_pipelined.v:4179.9-4179.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4177.16-4177.22"
  wire width 100 input 3 \data_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4178.17-4178.23"
  wire width 100 output 4 \data_o
  attribute \src "verilog/bsg_multiply_pipelined.v:4180.9-4180.13"
  wire input 2 \en_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:4184.3-4190.4"
  cell \bsg_dff_en_00000010_1 \rof_0__bde
    connect \clk_i \clk_i
    connect \data_i \data_i [15:0]
    connect \data_o \data_o [15:0]
    connect \en_i \en_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:4194.3-4200.4"
  cell \bsg_dff_en_00000010_1 \rof_1__bde
    connect \clk_i \clk_i
    connect \data_i \data_i [31:16]
    connect \data_o \data_o [31:16]
    connect \en_i \en_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:4204.3-4210.4"
  cell \bsg_dff_en_0000000a_1 \rof_2__bde
    connect \clk_i \clk_i
    connect \data_i \data_i [41:32]
    connect \data_o \data_o [41:32]
    connect \en_i \en_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:4214.3-4220.4"
  cell \bsg_dff_en_0000000c_1 \rof_3__bde
    connect \clk_i \clk_i
    connect \data_i \data_i [53:42]
    connect \data_o \data_o [53:42]
    connect \en_i \en_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:4224.3-4230.4"
  cell \bsg_dff_en_00000010_1 \rof_4__bde
    connect \clk_i \clk_i
    connect \data_i \data_i [69:54]
    connect \data_o \data_o [69:54]
    connect \en_i \en_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:4234.3-4240.4"
  cell \bsg_dff_en_00000010_1 \rof_5__bde
    connect \clk_i \clk_i
    connect \data_i \data_i [85:70]
    connect \data_o \data_o [85:70]
    connect \en_i \en_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:4244.3-4250.4"
  cell \bsg_dff_en_0000000e_1 \rof_6__bde
    connect \clk_i \clk_i
    connect \data_i \data_i [99:86]
    connect \data_o \data_o [99:86]
    connect \en_i \en_i
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:5450.1-5471.10"
module \bsg_dff_en_width_p11_harden_p1
  attribute \src "verilog/bsg_multiply_pipelined.v:5460.9-5460.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5458.16-5458.22"
  wire width 11 input 2 \data_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5459.17-5459.23"
  wire width 11 output 4 \data_o
  attribute \src "verilog/bsg_multiply_pipelined.v:5461.9-5461.13"
  wire input 3 \en_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5464.3-5468.6"
  cell $dffe $auto$ff.cc:266:slice$563
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 11
    connect \CLK \clk_i
    connect \D \data_i
    connect \EN \en_i
    connect \Q \data_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:5550.1-5571.10"
module \bsg_dff_en_width_p5_harden_p1
  attribute \src "verilog/bsg_multiply_pipelined.v:5560.9-5560.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5558.15-5558.21"
  wire width 5 input 2 \data_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5559.16-5559.22"
  wire width 5 output 4 \data_o
  attribute \src "verilog/bsg_multiply_pipelined.v:5561.9-5561.13"
  wire input 3 \en_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5564.3-5568.6"
  cell $dffe $auto$ff.cc:266:slice$559
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 5
    connect \CLK \clk_i
    connect \D \data_i
    connect \EN \en_i
    connect \Q \data_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:5525.1-5546.10"
module \bsg_dff_en_width_p6_harden_p1
  attribute \src "verilog/bsg_multiply_pipelined.v:5535.9-5535.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5533.15-5533.21"
  wire width 6 input 2 \data_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5534.16-5534.22"
  wire width 6 output 4 \data_o
  attribute \src "verilog/bsg_multiply_pipelined.v:5536.9-5536.13"
  wire input 3 \en_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5539.3-5543.6"
  cell $dffe $auto$ff.cc:266:slice$560
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 6
    connect \CLK \clk_i
    connect \D \data_i
    connect \EN \en_i
    connect \Q \data_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:5500.1-5521.10"
module \bsg_dff_en_width_p7_harden_p1
  attribute \src "verilog/bsg_multiply_pipelined.v:5510.9-5510.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5508.15-5508.21"
  wire width 7 input 2 \data_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5509.16-5509.22"
  wire width 7 output 4 \data_o
  attribute \src "verilog/bsg_multiply_pipelined.v:5511.9-5511.13"
  wire input 3 \en_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5514.3-5518.6"
  cell $dffe $auto$ff.cc:266:slice$561
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 7
    connect \CLK \clk_i
    connect \D \data_i
    connect \EN \en_i
    connect \Q \data_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:5475.1-5496.10"
module \bsg_dff_en_width_p8_harden_p1
  attribute \src "verilog/bsg_multiply_pipelined.v:5485.9-5485.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5483.15-5483.21"
  wire width 8 input 2 \data_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5484.16-5484.22"
  wire width 8 output 4 \data_o
  attribute \src "verilog/bsg_multiply_pipelined.v:5486.9-5486.13"
  wire input 3 \en_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5489.3-5493.6"
  cell $dffe $auto$ff.cc:266:slice$562
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \clk_i
    connect \D \data_i
    connect \EN \en_i
    connect \Q \data_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:5969.1-6196.10"
module \bsg_mul_32_32_harden_p1_pipeline_p1
  attribute \src "verilog/bsg_multiply_pipelined.v:5987.15-5987.18"
  wire width 51 \SDN
  attribute \src "verilog/bsg_multiply_pipelined.v:5989.15-5989.18"
  wire width 41 \c30
  attribute \src "verilog/bsg_multiply_pipelined.v:6002.14-6002.19"
  wire width 5 \c30_r
  attribute \src "verilog/bsg_multiply_pipelined.v:5991.15-5991.22"
  wire width 44 \c42_01c
  attribute \src "verilog/bsg_multiply_pipelined.v:6000.14-6000.23"
  wire width 7 \c42_01c_r
  attribute \src "verilog/bsg_multiply_pipelined.v:5991.23-5991.30"
  wire width 44 \c42_01s
  attribute \src "verilog/bsg_multiply_pipelined.v:5999.14-5999.23"
  wire width 8 \c42_01s_r
  attribute \src "verilog/bsg_multiply_pipelined.v:5993.15-5993.22"
  wire width 50 \c42_03c
  attribute \src "verilog/bsg_multiply_pipelined.v:5996.16-5996.25"
  attribute \unused_bits "34"
  wire width 35 offset 15 \c42_03c_r
  attribute \src "verilog/bsg_multiply_pipelined.v:5993.23-5993.30"
  wire width 50 \c42_03s
  attribute \src "verilog/bsg_multiply_pipelined.v:5997.16-5997.25"
  wire width 34 offset 16 \c42_03s_r
  attribute \src "verilog/bsg_multiply_pipelined.v:5994.15-5994.22"
  attribute \unused_bits "41"
  wire width 42 \c42_23c
  attribute \src "verilog/bsg_multiply_pipelined.v:5994.23-5994.30"
  wire width 42 \c42_23s
  attribute \src "verilog/bsg_multiply_pipelined.v:5992.15-5992.18"
  attribute \unused_bits "42"
  wire width 43 \c74
  attribute \src "verilog/bsg_multiply_pipelined.v:5992.23-5992.26"
  wire width 43 \cB8
  attribute \src "verilog/bsg_multiply_pipelined.v:5994.31-5994.34"
  attribute \unused_bits "41"
  wire width 42 \cFC
  attribute \src "verilog/bsg_multiply_pipelined.v:5982.9-5982.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5986.8-5986.22"
  wire \crr01_cl_o_tmp
  attribute \src "verilog/bsg_multiply_pipelined.v:5983.9-5983.13"
  wire input 2 \en_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5990.22-5990.26"
  attribute \unused_bits "33"
  wire width 34 \gb_c
  attribute \src "verilog/bsg_multiply_pipelined.v:5990.15-5990.21"
  wire width 34 \gb_dot
  attribute \src "verilog/bsg_multiply_pipelined.v:5998.15-5998.23"
  wire width 11 \gb_dot_r
  attribute \src "verilog/bsg_multiply_pipelined.v:5990.27-5990.31"
  wire width 34 \gb_s
  attribute \src "verilog/bsg_multiply_pipelined.v:5995.15-5995.32"
  wire width 100 \pipe_c42_03_trans
  attribute \src "verilog/bsg_multiply_pipelined.v:5995.33-5995.52"
  wire width 100 \pipe_c42_03_trans_r
  attribute \src "verilog/bsg_multiply_pipelined.v:5989.19-5989.22"
  wire width 41 \s30
  attribute \src "verilog/bsg_multiply_pipelined.v:6001.14-6001.19"
  wire width 6 \s30_r
  attribute \src "verilog/bsg_multiply_pipelined.v:5992.19-5992.22"
  wire width 43 \s74
  attribute \src "verilog/bsg_multiply_pipelined.v:5992.27-5992.30"
  wire width 43 \sB8
  attribute \src "verilog/bsg_multiply_pipelined.v:5994.35-5994.38"
  wire width 42 \sFC
  attribute \src "verilog/bsg_multiply_pipelined.v:5984.9-5984.17"
  wire input 5 \signed_i
  attribute \src "verilog/bsg_multiply_pipelined.v:6003.16-6003.21"
  wire width 16 offset 14 \sum_a
  attribute \src "verilog/bsg_multiply_pipelined.v:6004.16-6004.21"
  wire width 15 offset 15 \sum_b
  attribute \src "verilog/bsg_multiply_pipelined.v:5988.14-5988.25"
  attribute \unused_bits "0 1 2"
  wire width 3 \verify_zero
  attribute \src "verilog/bsg_multiply_pipelined.v:5979.16-5979.19"
  wire width 32 input 3 \x_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5980.16-5980.19"
  wire width 32 input 4 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5981.17-5981.20"
  wire width 64 output 6 \z_o
  attribute \src "verilog/bsg_multiply_pipelined.v:6192.16-6192.115"
  cell $add $add$verilog/bsg_multiply_pipelined.v:6192$529
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A { \gb_s \sum_a \c42_01s_r \s30_r }
    connect \B { \gb_c [32:0] 1'0 \sum_b 1'0 \c42_01c_r 1'0 \c30_r 1'0 }
    connect \Y \z_o
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:6193.24-6193.51"
  cell $and $and$verilog/bsg_multiply_pipelined.v:6193$530
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \gb_dot [19]
    connect \B \crr01_cl_o_tmp
    connect \Y \c42_01c [43]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:6194.24-6194.51"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:6194$531
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \gb_dot [19]
    connect \B \crr01_cl_o_tmp
    connect \Y \c42_01s [43]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:6016.3-6025.4"
  cell \bsg_mul_B4B_rep_rep_6_41_29231e160e0600_0_32_1 \brr0
    connect \SDN_i { \SDN [11:0] 3'000 }
    connect \c_o \c30
    connect \cl_o \verify_zero [0]
    connect \cr_i 1'0
    connect \s_o \s30
    connect \signed_i \signed_i
    connect \y_i \y_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:6049.3-6058.4"
  cell \bsg_mul_B4B_rep_rep_6_43_2b231d18100800_n2_32_1 \brr1
    connect \SDN_i \SDN [23:9]
    connect \c_o \c74
    connect \cl_o \verify_zero [1]
    connect \cr_i 1'0
    connect \s_o \s74
    connect \signed_i \signed_i
    connect \y_i \y_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:6098.3-6107.4"
  cell \bsg_mul_B4B_rep_rep_6_43_2b231b15100800_n2_32_1 \brr2
    connect \SDN_i \SDN [35:21]
    connect \c_o \cB8
    connect \cl_o \verify_zero [2]
    connect \cr_i 1'0
    connect \s_o \sB8
    connect \signed_i \signed_i
    connect \y_i \y_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:6121.3-6129.4"
  cell \bsg_mul_B4B_rep_rep_6_42_2a231b130d0800_n2_32_1 \brr3
    connect \SDN_i \SDN [47:33]
    connect \c_o \cFC
    connect \cr_i 1'0
    connect \s_o \sFC
    connect \signed_i \signed_i
    connect \y_i \y_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:6038.3-6045.4"
  cell \bsg_mul_comp42_rep_rep_6_43_2b231d18100800 \crr01
    connect \c_o \c42_01c [42:0]
    connect \cl_o \crr01_cl_o_tmp
    connect \cr_i 1'0
    connect \i { \c74 [41:0] 1'0 \s74 7'0000000 \c30 [40:5] \gb_dot [18:11] \s30 [40:6] }
    connect \s_o \c42_01s [42:0]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:6062.3-6068.4"
  cell \bsg_mul_comp42_rep_rep_7_50_322b231b15100800 \crr03
    connect \c_o \c42_03c
    connect \cr_i 1'0
    connect \i { \c42_23c [40:0] 1'0 \cB8 [6:0] 1'0 \c42_23s \sB8 [7:0] 13'0000000000000 \c42_01c [43:7] \gb_dot [33:20] \c42_01s [43:8] }
    connect \s_o \c42_03s
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:6111.3-6117.4"
  cell \bsg_mul_comp42_rep_rep_6_42_2a231b130d0800 \crr23
    connect \c_o \c42_23c
    connect \cr_i 1'0
    connect \i { \cFC [40:0] 1'0 \sFC 6'000000 \cB8 [42:7] 7'0000000 \sB8 [42:8] }
    connect \s_o \c42_23s
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:6183.3-6190.4"
  cell \bsg_mul_csa_rep_34_5_221b130b0500_1 \gb
    connect \a_i { 23'00000000000000000000000 \gb_dot_r }
    connect \b_i \c42_03s_r
    connect \c_i \c42_03c_r [33:0]
    connect \c_o \gb_c
    connect \s_o \gb_s
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:6029.3-6034.4"
  cell \bsg_mul_green_booth_dots_32_1_5_221b130b0500 \gbd
    connect \SDN_i \SDN [50:45]
    connect \dot_o \gb_dot
    connect \y_i \y_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:6173.3-6179.4"
  cell \bsg_dff_en_width_p5_harden_p1 \pipe0_dffe_c30_r
    connect \clk_i \clk_i
    connect \data_i \c30 [4:0]
    connect \data_o \c30_r
    connect \en_i \en_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:6153.3-6159.4"
  cell \bsg_dff_en_width_p7_harden_p1 \pipe0_dffe_c42_01c_r
    connect \clk_i \clk_i
    connect \data_i \c42_01c [6:0]
    connect \data_o \c42_01c_r
    connect \en_i \en_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:6143.3-6149.4"
  cell \bsg_dff_en_width_p8_harden_p1 \pipe0_dffe_c42_01s_r
    connect \clk_i \clk_i
    connect \data_i \c42_01s [7:0]
    connect \data_o \c42_01s_r
    connect \en_i \en_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:6133.3-6139.4"
  cell \bsg_dff_en_width_p11_harden_p1 \pipe0_dffe_gb_dot_r
    connect \clk_i \clk_i
    connect \data_i \gb_dot [10:0]
    connect \data_o \gb_dot_r
    connect \en_i \en_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:6163.3-6169.4"
  cell \bsg_dff_en_width_p6_harden_p1 \pipe0_dffe_s30_r
    connect \clk_i \clk_i
    connect \data_i \s30 [5:0]
    connect \data_o \s30_r
    connect \en_i \en_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:6072.3-6076.4"
  cell \bsg_transpose_width_p50_els_p2 \pipe_bt
    connect \i { \c42_03c \c42_03s }
    connect \o \pipe_c42_03_trans
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:6090.3-6094.4"
  cell \bsg_transpose_width_p2_els_p50 \pipe_bt2
    connect \i \pipe_c42_03_trans_r
    connect \o { \c42_03c_r \sum_b \c42_03s_r \sum_a }
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:6080.3-6086.4"
  cell \bsg_dff_en_rep_rep_7_100_645646362a201000_1 \pipe_dffe_c42_03_r
    connect \clk_i \clk_i
    connect \data_i \pipe_c42_03_trans
    connect \data_o \pipe_c42_03_trans_r
    connect \en_i \en_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:6007.3-6012.4"
  cell \bsg_mul_SDN_width_p32 \sdn
    connect \SDN_o \SDN
    connect \signed_i \signed_i
    connect \x_i \x_i
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:1079.1-1116.10"
module \bsg_mul_B4B_rep_00000005_0000000000001e_32_00000_00000_00000_00000_1
  attribute \src "verilog/bsg_multiply_pipelined.v:1090.16-1090.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1092.16-1092.19"
  wire width 5 output 6 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:1096.10-1096.14"
  wire output 5 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:1094.9-1094.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1093.16-1093.19"
  wire width 5 output 7 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:1095.9-1095.17"
  wire input 4 \signed_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1091.16-1091.19"
  wire width 32 input 3 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1099.16-1099.21"
  wire width 3 offset 41 \y_pad
  attribute \src "verilog/bsg_multiply_pipelined.v:1114.22-1114.40"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1114$225
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \y_i [31]
    connect \B \signed_i
    connect \Y \y_pad [2]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1102.3-1110.4"
  cell \bsg_mul_booth_4_block_rep_00000005_00000_00000_00000_00000 \bb4bh
    connect \SDN_i \SDN_i
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \s_o \s_o
    connect \y_vec_i { \y_i [28:27] \y_i [30:29] \y_pad [2] \y_i [31] \y_pad [2] \y_pad [2] \y_i [27:26] \y_i [29:28] \y_i [31:30] \y_pad [2] \y_pad [2] \y_i [26:25] \y_i [28:27] \y_i [30:29] \y_pad [2] \y_i [31] \y_i [25:24] \y_i [27:26] \y_i [29:28] \y_i [31:30] \y_i [24:23] \y_i [26:25] \y_i [28:27] \y_i [30:29] }
  end
  connect \y_pad [1:0] { \y_pad [2] \y_pad [2] }
end
attribute \src "verilog/bsg_multiply_pipelined.v:4775.1-4808.10"
module \bsg_mul_B4B_rep_00000005_00000100000006_32_00000_00000_00000_00000_1
  attribute \src "verilog/bsg_multiply_pipelined.v:4786.16-4786.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4788.16-4788.19"
  wire width 5 output 6 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:4792.10-4792.14"
  wire output 5 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:4790.9-4790.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4789.16-4789.19"
  wire width 5 output 7 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:4791.9-4791.17"
  wire input 4 \signed_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4787.16-4787.19"
  wire width 32 input 3 \y_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:4797.3-4805.4"
  cell \bsg_mul_booth_4_block_rep_00000005_00000_00000_00000_00000 \bb4bh
    connect \SDN_i \SDN_i
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \s_o \s_o
    connect \y_vec_i { \y_i [4:3] \y_i [6:5] \y_i [8:7] \y_i [10:9] \y_i [3:2] \y_i [5:4] \y_i [7:6] \y_i [9:8] \y_i [2:1] \y_i [4:3] \y_i [6:5] \y_i [8:7] \y_i [1:0] \y_i [3:2] \y_i [5:4] \y_i [7:6] \y_i [0] 1'0 \y_i [2:1] \y_i [4:3] \y_i [6:5] }
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:4371.1-4404.10"
module \bsg_mul_B4B_rep_00000005_0000010000000e_32_00000_00000_00000_00000_1
  attribute \src "verilog/bsg_multiply_pipelined.v:4382.16-4382.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4384.16-4384.19"
  wire width 5 output 6 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:4388.10-4388.14"
  wire output 5 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:4386.9-4386.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4385.16-4385.19"
  wire width 5 output 7 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:4387.9-4387.17"
  wire input 4 \signed_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4383.16-4383.19"
  wire width 32 input 3 \y_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:4393.3-4401.4"
  cell \bsg_mul_booth_4_block_rep_00000005_00000_00000_00000_00000 \bb4bh
    connect \SDN_i \SDN_i
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \s_o \s_o
    connect \y_vec_i { \y_i [12:11] \y_i [14:13] \y_i [16:15] \y_i [18:17] \y_i [11:10] \y_i [13:12] \y_i [15:14] \y_i [17:16] \y_i [10:9] \y_i [12:11] \y_i [14:13] \y_i [16:15] \y_i [9:8] \y_i [11:10] \y_i [13:12] \y_i [15:14] \y_i [8:7] \y_i [10:9] \y_i [12:11] \y_i [14:13] }
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:2651.1-2684.10"
module \bsg_mul_B4B_rep_00000005_00000100000016_32_00000_00000_00000_00000_1
  attribute \src "verilog/bsg_multiply_pipelined.v:2662.16-2662.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2664.16-2664.19"
  wire width 5 output 6 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2668.10-2668.14"
  wire output 5 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2666.9-2666.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2665.16-2665.19"
  wire width 5 output 7 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2667.9-2667.17"
  wire input 4 \signed_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2663.16-2663.19"
  wire width 32 input 3 \y_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:2673.3-2681.4"
  cell \bsg_mul_booth_4_block_rep_00000005_00000_00000_00000_00000 \bb4bh
    connect \SDN_i \SDN_i
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \s_o \s_o
    connect \y_vec_i { \y_i [20:19] \y_i [22:21] \y_i [24:23] \y_i [26:25] \y_i [19:18] \y_i [21:20] \y_i [23:22] \y_i [25:24] \y_i [18:17] \y_i [20:19] \y_i [22:21] \y_i [24:23] \y_i [17:16] \y_i [19:18] \y_i [21:20] \y_i [23:22] \y_i [16:15] \y_i [18:17] \y_i [20:19] \y_i [22:21] }
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:627.1-660.10"
module \bsg_mul_B4B_rep_00000006_00000000000000_32_080402_000000_80c8ec_000000_1
  attribute \src "verilog/bsg_multiply_pipelined.v:638.16-638.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:640.16-640.19"
  wire width 6 output 6 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:644.10-644.14"
  wire output 5 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:642.9-642.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:641.16-641.19"
  wire width 6 output 7 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:643.9-643.17"
  wire input 4 \signed_i
  attribute \src "verilog/bsg_multiply_pipelined.v:639.16-639.19"
  wire width 32 input 3 \y_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:649.3-657.4"
  cell \bsg_mul_booth_4_block_rep_00000006_080402_000000_80c8ec_000000 \bb4bh
    connect \SDN_i \SDN_i
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \s_o \s_o
    connect \y_vec_i { 2'00 \y_i [1:0] \y_i [3:2] \y_i [5:4] 2'00 \y_i [0] 1'0 \y_i [2:1] \y_i [4:3] 4'0000 \y_i [1:0] \y_i [3:2] 4'0000 \y_i [0] 1'0 \y_i [2:1] 6'000000 \y_i [1:0] 6'000000 \y_i [0] 1'0 }
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:1463.1-1505.10"
module \bsg_mul_B4B_rep_00000006_00000000000023_32_000000_080403_773310_804020_1
  attribute \src "verilog/bsg_multiply_pipelined.v:1474.16-1474.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1476.16-1476.19"
  wire width 6 output 6 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:1480.10-1480.14"
  wire output 5 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:1478.9-1478.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1477.16-1477.19"
  wire width 6 output 7 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:1479.9-1479.17"
  wire input 4 \signed_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1475.16-1475.19"
  wire width 32 input 3 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1483.16-1483.21"
  wire width 8 offset 41 \y_pad
  attribute \src "verilog/bsg_multiply_pipelined.v:1503.22-1503.40"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1503$277
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \y_i [31]
    connect \B \signed_i
    connect \Y \y_pad [7]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1486.3-1494.4"
  cell \bsg_mul_booth_4_block_rep_00000006_000000_080403_773310_804020 \bb4bh
    connect \SDN_i \SDN_i
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \s_o \s_o
    connect \y_vec_i { \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] 1'0 \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_i [31] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_i [31:30] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_i [30:29] \y_pad [7] \y_i [31] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_i [29:28] \y_i [31:30] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] }
  end
  connect \y_pad [6:0] { \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] }
end
attribute \src "verilog/bsg_multiply_pipelined.v:4812.1-4845.10"
module \bsg_mul_B4B_rep_00000006_0000010000000b_32_000000_000000_000000_000000_1
  attribute \src "verilog/bsg_multiply_pipelined.v:4823.16-4823.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4825.16-4825.19"
  wire width 6 output 6 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:4829.10-4829.14"
  wire output 5 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:4827.9-4827.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4826.16-4826.19"
  wire width 6 output 7 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:4828.9-4828.17"
  wire input 4 \signed_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4824.16-4824.19"
  wire width 32 input 3 \y_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:4834.3-4842.4"
  cell \bsg_mul_booth_4_block_rep_00000006_000000_000000_000000_000000 \bb4bh
    connect \SDN_i \SDN_i
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \s_o \s_o
    connect \y_vec_i { \y_i [10:9] \y_i [12:11] \y_i [14:13] \y_i [16:15] \y_i [9:8] \y_i [11:10] \y_i [13:12] \y_i [15:14] \y_i [8:7] \y_i [10:9] \y_i [12:11] \y_i [14:13] \y_i [7:6] \y_i [9:8] \y_i [11:10] \y_i [13:12] \y_i [6:5] \y_i [8:7] \y_i [10:9] \y_i [12:11] \y_i [5:4] \y_i [7:6] \y_i [9:8] \y_i [11:10] }
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:4408.1-4441.10"
module \bsg_mul_B4B_rep_00000006_00000100000013_32_000000_000000_000000_000000_1
  attribute \src "verilog/bsg_multiply_pipelined.v:4419.16-4419.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4421.16-4421.19"
  wire width 6 output 6 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:4425.10-4425.14"
  wire output 5 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:4423.9-4423.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4422.16-4422.19"
  wire width 6 output 7 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:4424.9-4424.17"
  wire input 4 \signed_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4420.16-4420.19"
  wire width 32 input 3 \y_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:4430.3-4438.4"
  cell \bsg_mul_booth_4_block_rep_00000006_000000_000000_000000_000000 \bb4bh
    connect \SDN_i \SDN_i
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \s_o \s_o
    connect \y_vec_i { \y_i [18:17] \y_i [20:19] \y_i [22:21] \y_i [24:23] \y_i [17:16] \y_i [19:18] \y_i [21:20] \y_i [23:22] \y_i [16:15] \y_i [18:17] \y_i [20:19] \y_i [22:21] \y_i [15:14] \y_i [17:16] \y_i [19:18] \y_i [21:20] \y_i [14:13] \y_i [16:15] \y_i [18:17] \y_i [20:19] \y_i [13:12] \y_i [15:14] \y_i [17:16] \y_i [19:18] }
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:2834.1-2869.10"
module \bsg_mul_B4B_rep_00000006_0000010000001b_32_000000_000000_000000_000000_1
  attribute \src "verilog/bsg_multiply_pipelined.v:2845.16-2845.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2847.16-2847.19"
  wire width 6 output 6 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2851.10-2851.14"
  wire output 5 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2849.9-2849.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2848.16-2848.19"
  wire width 6 output 7 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2850.9-2850.17"
  wire input 4 \signed_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2846.16-2846.19"
  wire width 32 input 3 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2854.16-2854.21"
  wire offset 41 \y_pad
  attribute \src "verilog/bsg_multiply_pipelined.v:2867.22-2867.40"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2867$366
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \y_i [31]
    connect \B \signed_i
    connect \Y \y_pad
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:2857.3-2865.4"
  cell \bsg_mul_booth_4_block_rep_00000006_000000_000000_000000_000000 \bb4bh
    connect \SDN_i \SDN_i
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \s_o \s_o
    connect \y_vec_i { \y_i [26:25] \y_i [28:27] \y_i [30:29] \y_pad \y_i [31] \y_i [25:24] \y_i [27:26] \y_i [29:28] \y_i [31:30] \y_i [24:23] \y_i [26:25] \y_i [28:27] \y_i [30:29] \y_i [23:22] \y_i [25:24] \y_i [27:26] \y_i [29:28] \y_i [22:21] \y_i [24:23] \y_i [26:25] \y_i [28:27] \y_i [21:20] \y_i [23:22] \y_i [25:24] \y_i [27:26] }
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:5300.1-5342.10"
module \bsg_mul_B4B_rep_00000007_00000100000021_32_0000000_8040201_7331100_0402010_1
  attribute \src "verilog/bsg_multiply_pipelined.v:5311.16-5311.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5313.16-5313.19"
  wire width 7 output 6 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:5317.10-5317.14"
  wire output 5 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:5315.9-5315.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5314.16-5314.19"
  wire width 7 output 7 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:5316.9-5316.17"
  wire input 4 \signed_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5312.16-5312.19"
  wire width 32 input 3 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5320.16-5320.21"
  wire width 8 offset 41 \y_pad
  attribute \src "verilog/bsg_multiply_pipelined.v:5340.22-5340.40"
  cell $and $and$verilog/bsg_multiply_pipelined.v:5340$523
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \y_i [31]
    connect \B \signed_i
    connect \Y \y_pad [7]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5323.3-5331.4"
  cell \bsg_mul_booth_4_block_rep_00000007_0000000_8040201_7331100_0402010 \bb4bh
    connect \SDN_i \SDN_i
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \s_o \s_o
    connect \y_vec_i { \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_i [31] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_i [31:30] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_i [30:29] \y_pad [7] \y_i [31] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_i [29:28] \y_i [31:30] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_i [28:27] \y_i [30:29] \y_pad [7] \y_i [31] \y_pad [7] \y_pad [7] \y_i [27:26] \y_i [29:28] \y_i [31:30] \y_pad [7] \y_pad [7] }
  end
  connect \y_pad [6:0] { \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] }
end
attribute \src "verilog/bsg_multiply_pipelined.v:834.1-867.10"
module \bsg_mul_B4B_rep_00000008_00000000000006_32_00000000_00000000_00000000_00000000_1
  attribute \src "verilog/bsg_multiply_pipelined.v:845.16-845.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:847.16-847.19"
  wire width 8 output 6 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:851.10-851.14"
  wire output 5 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:849.9-849.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:848.16-848.19"
  wire width 8 output 7 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:850.9-850.17"
  wire input 4 \signed_i
  attribute \src "verilog/bsg_multiply_pipelined.v:846.16-846.19"
  wire width 32 input 3 \y_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:856.3-864.4"
  cell \bsg_mul_booth_4_block_rep_00000008_00000000_00000000_00000000_00000000 \bb4bh
    connect \SDN_i \SDN_i
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \s_o \s_o
    connect \y_vec_i { \y_i [7:6] \y_i [9:8] \y_i [11:10] \y_i [13:12] \y_i [6:5] \y_i [8:7] \y_i [10:9] \y_i [12:11] \y_i [5:4] \y_i [7:6] \y_i [9:8] \y_i [11:10] \y_i [4:3] \y_i [6:5] \y_i [8:7] \y_i [10:9] \y_i [3:2] \y_i [5:4] \y_i [7:6] \y_i [9:8] \y_i [2:1] \y_i [4:3] \y_i [6:5] \y_i [8:7] \y_i [1:0] \y_i [3:2] \y_i [5:4] \y_i [7:6] \y_i [0] 1'0 \y_i [2:1] \y_i [4:3] \y_i [6:5] }
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:871.1-904.10"
module \bsg_mul_B4B_rep_00000008_0000000000000e_32_00000000_00000000_00000000_00000000_1
  attribute \src "verilog/bsg_multiply_pipelined.v:882.16-882.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:884.16-884.19"
  wire width 8 output 6 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:888.10-888.14"
  wire output 5 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:886.9-886.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:885.16-885.19"
  wire width 8 output 7 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:887.9-887.17"
  wire input 4 \signed_i
  attribute \src "verilog/bsg_multiply_pipelined.v:883.16-883.19"
  wire width 32 input 3 \y_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:893.3-901.4"
  cell \bsg_mul_booth_4_block_rep_00000008_00000000_00000000_00000000_00000000 \bb4bh
    connect \SDN_i \SDN_i
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \s_o \s_o
    connect \y_vec_i { \y_i [15:14] \y_i [17:16] \y_i [19:18] \y_i [21:20] \y_i [14:13] \y_i [16:15] \y_i [18:17] \y_i [20:19] \y_i [13:12] \y_i [15:14] \y_i [17:16] \y_i [19:18] \y_i [12:11] \y_i [14:13] \y_i [16:15] \y_i [18:17] \y_i [11:10] \y_i [13:12] \y_i [15:14] \y_i [17:16] \y_i [10:9] \y_i [12:11] \y_i [14:13] \y_i [16:15] \y_i [9:8] \y_i [11:10] \y_i [13:12] \y_i [15:14] \y_i [8:7] \y_i [10:9] \y_i [12:11] \y_i [14:13] }
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:908.1-941.10"
module \bsg_mul_B4B_rep_00000008_00000000000016_32_00000000_00000000_00000000_00000000_1
  attribute \src "verilog/bsg_multiply_pipelined.v:919.16-919.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:921.16-921.19"
  wire width 8 output 6 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:925.10-925.14"
  wire output 5 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:923.9-923.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:922.16-922.19"
  wire width 8 output 7 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:924.9-924.17"
  wire input 4 \signed_i
  attribute \src "verilog/bsg_multiply_pipelined.v:920.16-920.19"
  wire width 32 input 3 \y_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:930.3-938.4"
  cell \bsg_mul_booth_4_block_rep_00000008_00000000_00000000_00000000_00000000 \bb4bh
    connect \SDN_i \SDN_i
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \s_o \s_o
    connect \y_vec_i { \y_i [23:22] \y_i [25:24] \y_i [27:26] \y_i [29:28] \y_i [22:21] \y_i [24:23] \y_i [26:25] \y_i [28:27] \y_i [21:20] \y_i [23:22] \y_i [25:24] \y_i [27:26] \y_i [20:19] \y_i [22:21] \y_i [24:23] \y_i [26:25] \y_i [19:18] \y_i [21:20] \y_i [23:22] \y_i [25:24] \y_i [18:17] \y_i [20:19] \y_i [22:21] \y_i [24:23] \y_i [17:16] \y_i [19:18] \y_i [21:20] \y_i [23:22] \y_i [16:15] \y_i [18:17] \y_i [20:19] \y_i [22:21] }
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:2540.1-2573.10"
module \bsg_mul_B4B_rep_00000008_000000fffffffe_32_08040201_00000000_80c8ecfe_00000000_1
  attribute \src "verilog/bsg_multiply_pipelined.v:2551.16-2551.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2553.16-2553.19"
  wire width 8 output 6 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2557.10-2557.14"
  wire output 5 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2555.9-2555.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2554.16-2554.19"
  wire width 8 output 7 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2556.9-2556.17"
  wire input 4 \signed_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2552.16-2552.19"
  wire width 32 input 3 \y_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:2562.3-2570.4"
  cell \bsg_mul_booth_4_block_rep_00000008_08040201_00000000_80c8ecfe_00000000 \bb4bh
    connect \SDN_i \SDN_i
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \s_o \s_o
    connect \y_vec_i { 2'00 \y_i [1:0] \y_i [3:2] \y_i [5:4] 2'00 \y_i [0] 1'0 \y_i [2:1] \y_i [4:3] 4'0000 \y_i [1:0] \y_i [3:2] 4'0000 \y_i [0] 1'0 \y_i [2:1] 6'000000 \y_i [1:0] 6'000000 \y_i [0] 17'00000000000000000 }
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:2577.1-2610.10"
module \bsg_mul_B4B_rep_00000008_00000100000006_32_00000000_00000000_00000000_00000000_1
  attribute \src "verilog/bsg_multiply_pipelined.v:2588.16-2588.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2590.16-2590.19"
  wire width 8 output 6 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2594.10-2594.14"
  wire output 5 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2592.9-2592.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2591.16-2591.19"
  wire width 8 output 7 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2593.9-2593.17"
  wire input 4 \signed_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2589.16-2589.19"
  wire width 32 input 3 \y_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:2599.3-2607.4"
  cell \bsg_mul_booth_4_block_rep_00000008_00000000_00000000_00000000_00000000 \bb4bh
    connect \SDN_i \SDN_i
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \s_o \s_o
    connect \y_vec_i { \y_i [7:6] \y_i [9:8] \y_i [11:10] \y_i [13:12] \y_i [6:5] \y_i [8:7] \y_i [10:9] \y_i [12:11] \y_i [5:4] \y_i [7:6] \y_i [9:8] \y_i [11:10] \y_i [4:3] \y_i [6:5] \y_i [8:7] \y_i [10:9] \y_i [3:2] \y_i [5:4] \y_i [7:6] \y_i [9:8] \y_i [2:1] \y_i [4:3] \y_i [6:5] \y_i [8:7] \y_i [1:0] \y_i [3:2] \y_i [5:4] \y_i [7:6] \y_i [0] 1'0 \y_i [2:1] \y_i [4:3] \y_i [6:5] }
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:2614.1-2647.10"
module \bsg_mul_B4B_rep_00000008_0000010000000e_32_00000000_00000000_00000000_00000000_1
  attribute \src "verilog/bsg_multiply_pipelined.v:2625.16-2625.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2627.16-2627.19"
  wire width 8 output 6 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2631.10-2631.14"
  wire output 5 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2629.9-2629.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2628.16-2628.19"
  wire width 8 output 7 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2630.9-2630.17"
  wire input 4 \signed_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2626.16-2626.19"
  wire width 32 input 3 \y_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:2636.3-2644.4"
  cell \bsg_mul_booth_4_block_rep_00000008_00000000_00000000_00000000_00000000 \bb4bh
    connect \SDN_i \SDN_i
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \s_o \s_o
    connect \y_vec_i { \y_i [15:14] \y_i [17:16] \y_i [19:18] \y_i [21:20] \y_i [14:13] \y_i [16:15] \y_i [18:17] \y_i [20:19] \y_i [13:12] \y_i [15:14] \y_i [17:16] \y_i [19:18] \y_i [12:11] \y_i [14:13] \y_i [16:15] \y_i [18:17] \y_i [11:10] \y_i [13:12] \y_i [15:14] \y_i [17:16] \y_i [10:9] \y_i [12:11] \y_i [14:13] \y_i [16:15] \y_i [9:8] \y_i [11:10] \y_i [13:12] \y_i [15:14] \y_i [8:7] \y_i [10:9] \y_i [12:11] \y_i [14:13] }
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:4849.1-4882.10"
module \bsg_mul_B4B_rep_00000008_00000100000011_32_00000000_00000000_00000000_00000000_1
  attribute \src "verilog/bsg_multiply_pipelined.v:4860.16-4860.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4862.16-4862.19"
  wire width 8 output 6 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:4866.10-4866.14"
  wire output 5 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:4864.9-4864.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4863.16-4863.19"
  wire width 8 output 7 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:4865.9-4865.17"
  wire input 4 \signed_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4861.16-4861.19"
  wire width 32 input 3 \y_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:4871.3-4879.4"
  cell \bsg_mul_booth_4_block_rep_00000008_00000000_00000000_00000000_00000000 \bb4bh
    connect \SDN_i \SDN_i
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \s_o \s_o
    connect \y_vec_i { \y_i [18:17] \y_i [20:19] \y_i [22:21] \y_i [24:23] \y_i [17:16] \y_i [19:18] \y_i [21:20] \y_i [23:22] \y_i [16:15] \y_i [18:17] \y_i [20:19] \y_i [22:21] \y_i [15:14] \y_i [17:16] \y_i [19:18] \y_i [21:20] \y_i [14:13] \y_i [16:15] \y_i [18:17] \y_i [20:19] \y_i [13:12] \y_i [15:14] \y_i [17:16] \y_i [19:18] \y_i [12:11] \y_i [14:13] \y_i [16:15] \y_i [18:17] \y_i [11:10] \y_i [13:12] \y_i [15:14] \y_i [17:16] }
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:4445.1-4480.10"
module \bsg_mul_B4B_rep_00000008_00000100000019_32_00000000_00000000_00000000_00000000_1
  attribute \src "verilog/bsg_multiply_pipelined.v:4456.16-4456.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4458.16-4458.19"
  wire width 8 output 6 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:4462.10-4462.14"
  wire output 5 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:4460.9-4460.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4459.16-4459.19"
  wire width 8 output 7 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:4461.9-4461.17"
  wire input 4 \signed_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4457.16-4457.19"
  wire width 32 input 3 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4465.16-4465.21"
  wire offset 41 \y_pad
  attribute \src "verilog/bsg_multiply_pipelined.v:4478.22-4478.40"
  cell $and $and$verilog/bsg_multiply_pipelined.v:4478$447
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \y_i [31]
    connect \B \signed_i
    connect \Y \y_pad
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:4468.3-4476.4"
  cell \bsg_mul_booth_4_block_rep_00000008_00000000_00000000_00000000_00000000 \bb4bh
    connect \SDN_i \SDN_i
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \s_o \s_o
    connect \y_vec_i { \y_i [26:25] \y_i [28:27] \y_i [30:29] \y_pad \y_i [31] \y_i [25:24] \y_i [27:26] \y_i [29:28] \y_i [31:30] \y_i [24:23] \y_i [26:25] \y_i [28:27] \y_i [30:29] \y_i [23:22] \y_i [25:24] \y_i [27:26] \y_i [29:28] \y_i [22:21] \y_i [24:23] \y_i [26:25] \y_i [28:27] \y_i [21:20] \y_i [23:22] \y_i [25:24] \y_i [27:26] \y_i [20:19] \y_i [22:21] \y_i [24:23] \y_i [26:25] \y_i [19:18] \y_i [21:20] \y_i [23:22] \y_i [25:24] }
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:3332.1-3374.10"
module \bsg_mul_B4B_rep_00000008_00000100000021_32_00000000_08040201_77331100_80402010_1
  attribute \src "verilog/bsg_multiply_pipelined.v:3343.16-3343.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:3345.16-3345.19"
  wire width 8 output 6 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:3349.10-3349.14"
  wire output 5 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:3347.9-3347.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:3346.16-3346.19"
  wire width 8 output 7 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:3348.9-3348.17"
  wire input 4 \signed_i
  attribute \src "verilog/bsg_multiply_pipelined.v:3344.16-3344.19"
  wire width 32 input 3 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:3352.16-3352.21"
  wire width 8 offset 41 \y_pad
  attribute \src "verilog/bsg_multiply_pipelined.v:3372.22-3372.40"
  cell $and $and$verilog/bsg_multiply_pipelined.v:3372$442
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \y_i [31]
    connect \B \signed_i
    connect \Y \y_pad [7]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3355.3-3363.4"
  cell \bsg_mul_booth_4_block_rep_00000008_00000000_08040201_77331100_80402010 \bb4bh
    connect \SDN_i \SDN_i
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \s_o \s_o
    connect \y_vec_i { \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] 1'0 \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_i [31] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_i [31:30] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_i [30:29] \y_pad [7] \y_i [31] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_i [29:28] \y_i [31:30] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_i [28:27] \y_i [30:29] \y_pad [7] \y_i [31] \y_pad [7] \y_pad [7] \y_i [27:26] \y_i [29:28] \y_i [31:30] \y_pad [7] \y_pad [7] }
  end
  connect \y_pad [6:0] { \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] \y_pad [7] }
end
attribute \src "verilog/bsg_multiply_pipelined.v:1509.1-1609.10"
module \bsg_mul_B4B_rep_rep_6_41_29231e160e0600_0_32_1
  attribute \src "verilog/bsg_multiply_pipelined.v:1520.16-1520.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1522.17-1522.20"
  wire width 41 output 6 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:1529.14-1529.21"
  wire width 5 offset 1 \carries
  attribute \src "verilog/bsg_multiply_pipelined.v:1526.10-1526.14"
  wire output 5 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:1524.9-1524.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1523.17-1523.20"
  wire width 41 output 7 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:1525.9-1525.17"
  wire input 4 \signed_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1521.16-1521.19"
  wire width 32 input 3 \y_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1532.3-1541.4"
  cell \bsg_mul_B4B_rep_00000006_00000000000000_32_080402_000000_80c8ec_000000_1 \rof_0__br
    connect \SDN_i \SDN_i
    connect \c_o \c_o [5:0]
    connect \cl_o \carries [0]
    connect \cr_i \cr_i
    connect \s_o \s_o [5:0]
    connect \signed_i \signed_i
    connect \y_i \y_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1545.3-1554.4"
  cell \bsg_mul_B4B_rep_00000008_00000000000006_32_00000000_00000000_00000000_00000000_1 \rof_1__br
    connect \SDN_i \SDN_i
    connect \c_o \c_o [13:6]
    connect \cl_o \carries [1]
    connect \cr_i \carries [0]
    connect \s_o \s_o [13:6]
    connect \signed_i \signed_i
    connect \y_i \y_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1558.3-1567.4"
  cell \bsg_mul_B4B_rep_00000008_0000000000000e_32_00000000_00000000_00000000_00000000_1 \rof_2__br
    connect \SDN_i \SDN_i
    connect \c_o \c_o [21:14]
    connect \cl_o \carries [2]
    connect \cr_i \carries [1]
    connect \s_o \s_o [21:14]
    connect \signed_i \signed_i
    connect \y_i \y_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1571.3-1580.4"
  cell \bsg_mul_B4B_rep_00000008_00000000000016_32_00000000_00000000_00000000_00000000_1 \rof_3__br
    connect \SDN_i \SDN_i
    connect \c_o \c_o [29:22]
    connect \cl_o \carries [3]
    connect \cr_i \carries [2]
    connect \s_o \s_o [29:22]
    connect \signed_i \signed_i
    connect \y_i \y_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1584.3-1593.4"
  cell \bsg_mul_B4B_rep_00000005_0000000000001e_32_00000_00000_00000_00000_1 \rof_4__br
    connect \SDN_i \SDN_i
    connect \c_o \c_o [34:30]
    connect \cl_o \carries [4]
    connect \cr_i \carries [3]
    connect \s_o \s_o [34:30]
    connect \signed_i \signed_i
    connect \y_i \y_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1597.3-1606.4"
  cell \bsg_mul_B4B_rep_00000006_00000000000023_32_000000_080403_773310_804020_1 \rof_5__br
    connect \SDN_i \SDN_i
    connect \c_o \c_o [40:35]
    connect \cl_o \cl_o
    connect \cr_i \carries [4]
    connect \s_o \s_o [40:35]
    connect \signed_i \signed_i
    connect \y_i \y_i
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:5346.1-5446.10"
module \bsg_mul_B4B_rep_rep_6_42_2a231b130d0800_n2_32_1
  attribute \src "verilog/bsg_multiply_pipelined.v:5357.16-5357.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5359.17-5359.20"
  wire width 42 output 6 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:5366.14-5366.21"
  wire width 5 offset 1 \carries
  attribute \src "verilog/bsg_multiply_pipelined.v:5363.10-5363.14"
  wire output 5 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:5361.9-5361.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5360.17-5360.20"
  wire width 42 output 7 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:5362.9-5362.17"
  wire input 4 \signed_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5358.16-5358.19"
  wire width 32 input 3 \y_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5369.3-5378.4"
  cell \bsg_mul_B4B_rep_00000008_000000fffffffe_32_08040201_00000000_80c8ecfe_00000000_1 \rof_0__br
    connect \SDN_i \SDN_i
    connect \c_o \c_o [7:0]
    connect \cl_o \carries [0]
    connect \cr_i \cr_i
    connect \s_o \s_o [7:0]
    connect \signed_i \signed_i
    connect \y_i \y_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5382.3-5391.4"
  cell \bsg_mul_B4B_rep_00000005_00000100000006_32_00000_00000_00000_00000_1 \rof_1__br
    connect \SDN_i \SDN_i
    connect \c_o \c_o [12:8]
    connect \cl_o \carries [1]
    connect \cr_i \carries [0]
    connect \s_o \s_o [12:8]
    connect \signed_i \signed_i
    connect \y_i \y_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5395.3-5404.4"
  cell \bsg_mul_B4B_rep_00000006_0000010000000b_32_000000_000000_000000_000000_1 \rof_2__br
    connect \SDN_i \SDN_i
    connect \c_o \c_o [18:13]
    connect \cl_o \carries [2]
    connect \cr_i \carries [1]
    connect \s_o \s_o [18:13]
    connect \signed_i \signed_i
    connect \y_i \y_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5408.3-5417.4"
  cell \bsg_mul_B4B_rep_00000008_00000100000011_32_00000000_00000000_00000000_00000000_1 \rof_3__br
    connect \SDN_i \SDN_i
    connect \c_o \c_o [26:19]
    connect \cl_o \carries [3]
    connect \cr_i \carries [2]
    connect \s_o \s_o [26:19]
    connect \signed_i \signed_i
    connect \y_i \y_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5421.3-5430.4"
  cell \bsg_mul_B4B_rep_00000008_00000100000019_32_00000000_00000000_00000000_00000000_1 \rof_4__br
    connect \SDN_i \SDN_i
    connect \c_o \c_o [34:27]
    connect \cl_o \carries [4]
    connect \cr_i \carries [3]
    connect \s_o \s_o [34:27]
    connect \signed_i \signed_i
    connect \y_i \y_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5434.3-5443.4"
  cell \bsg_mul_B4B_rep_00000007_00000100000021_32_0000000_8040201_7331100_0402010_1 \rof_5__br
    connect \SDN_i \SDN_i
    connect \c_o \c_o [41:35]
    connect \cl_o \cl_o
    connect \cr_i \carries [4]
    connect \s_o \s_o [41:35]
    connect \signed_i \signed_i
    connect \y_i \y_i
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:4484.1-4584.10"
module \bsg_mul_B4B_rep_rep_6_43_2b231b15100800_n2_32_1
  attribute \src "verilog/bsg_multiply_pipelined.v:4495.16-4495.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4497.17-4497.20"
  wire width 43 output 6 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:4504.14-4504.21"
  wire width 5 offset 1 \carries
  attribute \src "verilog/bsg_multiply_pipelined.v:4501.10-4501.14"
  wire output 5 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:4499.9-4499.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4498.17-4498.20"
  wire width 43 output 7 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:4500.9-4500.17"
  wire input 4 \signed_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4496.16-4496.19"
  wire width 32 input 3 \y_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:4507.3-4516.4"
  cell \bsg_mul_B4B_rep_00000008_000000fffffffe_32_08040201_00000000_80c8ecfe_00000000_1 \rof_0__br
    connect \SDN_i \SDN_i
    connect \c_o \c_o [7:0]
    connect \cl_o \carries [0]
    connect \cr_i \cr_i
    connect \s_o \s_o [7:0]
    connect \signed_i \signed_i
    connect \y_i \y_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:4520.3-4529.4"
  cell \bsg_mul_B4B_rep_00000008_00000100000006_32_00000000_00000000_00000000_00000000_1 \rof_1__br
    connect \SDN_i \SDN_i
    connect \c_o \c_o [15:8]
    connect \cl_o \carries [1]
    connect \cr_i \carries [0]
    connect \s_o \s_o [15:8]
    connect \signed_i \signed_i
    connect \y_i \y_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:4533.3-4542.4"
  cell \bsg_mul_B4B_rep_00000005_0000010000000e_32_00000_00000_00000_00000_1 \rof_2__br
    connect \SDN_i \SDN_i
    connect \c_o \c_o [20:16]
    connect \cl_o \carries [2]
    connect \cr_i \carries [1]
    connect \s_o \s_o [20:16]
    connect \signed_i \signed_i
    connect \y_i \y_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:4546.3-4555.4"
  cell \bsg_mul_B4B_rep_00000006_00000100000013_32_000000_000000_000000_000000_1 \rof_3__br
    connect \SDN_i \SDN_i
    connect \c_o \c_o [26:21]
    connect \cl_o \carries [3]
    connect \cr_i \carries [2]
    connect \s_o \s_o [26:21]
    connect \signed_i \signed_i
    connect \y_i \y_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:4559.3-4568.4"
  cell \bsg_mul_B4B_rep_00000008_00000100000019_32_00000000_00000000_00000000_00000000_1 \rof_4__br
    connect \SDN_i \SDN_i
    connect \c_o \c_o [34:27]
    connect \cl_o \carries [4]
    connect \cr_i \carries [3]
    connect \s_o \s_o [34:27]
    connect \signed_i \signed_i
    connect \y_i \y_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:4572.3-4581.4"
  cell \bsg_mul_B4B_rep_00000008_00000100000021_32_00000000_08040201_77331100_80402010_1 \rof_5__br
    connect \SDN_i \SDN_i
    connect \c_o \c_o [42:35]
    connect \cl_o \cl_o
    connect \cr_i \carries [4]
    connect \s_o \s_o [42:35]
    connect \signed_i \signed_i
    connect \y_i \y_i
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:3378.1-3478.10"
module \bsg_mul_B4B_rep_rep_6_43_2b231d18100800_n2_32_1
  attribute \src "verilog/bsg_multiply_pipelined.v:3389.16-3389.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:3391.17-3391.20"
  wire width 43 output 6 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:3398.14-3398.21"
  wire width 5 offset 1 \carries
  attribute \src "verilog/bsg_multiply_pipelined.v:3395.10-3395.14"
  wire output 5 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:3393.9-3393.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:3392.17-3392.20"
  wire width 43 output 7 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:3394.9-3394.17"
  wire input 4 \signed_i
  attribute \src "verilog/bsg_multiply_pipelined.v:3390.16-3390.19"
  wire width 32 input 3 \y_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3401.3-3410.4"
  cell \bsg_mul_B4B_rep_00000008_000000fffffffe_32_08040201_00000000_80c8ecfe_00000000_1 \rof_0__br
    connect \SDN_i \SDN_i
    connect \c_o \c_o [7:0]
    connect \cl_o \carries [0]
    connect \cr_i \cr_i
    connect \s_o \s_o [7:0]
    connect \signed_i \signed_i
    connect \y_i \y_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3414.3-3423.4"
  cell \bsg_mul_B4B_rep_00000008_00000100000006_32_00000000_00000000_00000000_00000000_1 \rof_1__br
    connect \SDN_i \SDN_i
    connect \c_o \c_o [15:8]
    connect \cl_o \carries [1]
    connect \cr_i \carries [0]
    connect \s_o \s_o [15:8]
    connect \signed_i \signed_i
    connect \y_i \y_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3427.3-3436.4"
  cell \bsg_mul_B4B_rep_00000008_0000010000000e_32_00000000_00000000_00000000_00000000_1 \rof_2__br
    connect \SDN_i \SDN_i
    connect \c_o \c_o [23:16]
    connect \cl_o \carries [2]
    connect \cr_i \carries [1]
    connect \s_o \s_o [23:16]
    connect \signed_i \signed_i
    connect \y_i \y_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3440.3-3449.4"
  cell \bsg_mul_B4B_rep_00000005_00000100000016_32_00000_00000_00000_00000_1 \rof_3__br
    connect \SDN_i \SDN_i
    connect \c_o \c_o [28:24]
    connect \cl_o \carries [3]
    connect \cr_i \carries [2]
    connect \s_o \s_o [28:24]
    connect \signed_i \signed_i
    connect \y_i \y_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3453.3-3462.4"
  cell \bsg_mul_B4B_rep_00000006_0000010000001b_32_000000_000000_000000_000000_1 \rof_4__br
    connect \SDN_i \SDN_i
    connect \c_o \c_o [34:29]
    connect \cl_o \carries [4]
    connect \cr_i \carries [3]
    connect \s_o \s_o [34:29]
    connect \signed_i \signed_i
    connect \y_i \y_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3466.3-3475.4"
  cell \bsg_mul_B4B_rep_00000008_00000100000021_32_00000000_08040201_77331100_80402010_1 \rof_5__br
    connect \SDN_i \SDN_i
    connect \c_o \c_o [42:35]
    connect \cl_o \cl_o
    connect \cr_i \carries [4]
    connect \s_o \s_o [42:35]
    connect \signed_i \signed_i
    connect \y_i \y_i
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:36.1-211.10"
module \bsg_mul_SDN_width_p32
  attribute \src "verilog/bsg_multiply_pipelined.v:47.38-47.41"
  wire \N10
  attribute \src "verilog/bsg_multiply_pipelined.v:51.75-51.79"
  wire \N100
  attribute \src "verilog/bsg_multiply_pipelined.v:47.42-47.45"
  wire \N11
  attribute \src "verilog/bsg_multiply_pipelined.v:47.46-47.49"
  wire \N12
  attribute \src "verilog/bsg_multiply_pipelined.v:47.50-47.53"
  wire \N13
  attribute \src "verilog/bsg_multiply_pipelined.v:47.54-47.57"
  wire \N14
  attribute \src "verilog/bsg_multiply_pipelined.v:47.58-47.61"
  wire \N15
  attribute \src "verilog/bsg_multiply_pipelined.v:47.62-47.65"
  wire \N16
  attribute \src "verilog/bsg_multiply_pipelined.v:47.66-47.69"
  wire \N17
  attribute \src "verilog/bsg_multiply_pipelined.v:47.70-47.73"
  wire \N18
  attribute \src "verilog/bsg_multiply_pipelined.v:47.74-47.77"
  wire \N19
  attribute \src "verilog/bsg_multiply_pipelined.v:47.78-47.81"
  wire \N20
  attribute \src "verilog/bsg_multiply_pipelined.v:47.82-47.85"
  wire \N21
  attribute \src "verilog/bsg_multiply_pipelined.v:48.3-48.6"
  wire \N22
  attribute \src "verilog/bsg_multiply_pipelined.v:48.7-48.10"
  wire \N23
  attribute \src "verilog/bsg_multiply_pipelined.v:48.11-48.14"
  wire \N24
  attribute \src "verilog/bsg_multiply_pipelined.v:48.15-48.18"
  wire \N25
  attribute \src "verilog/bsg_multiply_pipelined.v:48.19-48.22"
  wire \N26
  attribute \src "verilog/bsg_multiply_pipelined.v:48.23-48.26"
  wire \N27
  attribute \src "verilog/bsg_multiply_pipelined.v:48.27-48.30"
  wire \N28
  attribute \src "verilog/bsg_multiply_pipelined.v:48.31-48.34"
  wire \N29
  attribute \src "verilog/bsg_multiply_pipelined.v:48.35-48.38"
  wire \N30
  attribute \src "verilog/bsg_multiply_pipelined.v:48.39-48.42"
  wire \N31
  attribute \src "verilog/bsg_multiply_pipelined.v:48.43-48.46"
  wire \N32
  attribute \src "verilog/bsg_multiply_pipelined.v:48.47-48.50"
  wire \N33
  attribute \src "verilog/bsg_multiply_pipelined.v:48.51-48.54"
  wire \N34
  attribute \src "verilog/bsg_multiply_pipelined.v:48.55-48.58"
  wire \N35
  attribute \src "verilog/bsg_multiply_pipelined.v:48.59-48.62"
  wire \N36
  attribute \src "verilog/bsg_multiply_pipelined.v:48.63-48.66"
  wire \N37
  attribute \src "verilog/bsg_multiply_pipelined.v:48.67-48.70"
  wire \N38
  attribute \src "verilog/bsg_multiply_pipelined.v:48.71-48.74"
  wire \N39
  attribute \src "verilog/bsg_multiply_pipelined.v:47.20-47.22"
  wire \N4
  attribute \src "verilog/bsg_multiply_pipelined.v:48.75-48.78"
  wire \N40
  attribute \src "verilog/bsg_multiply_pipelined.v:48.79-48.82"
  wire \N41
  attribute \src "verilog/bsg_multiply_pipelined.v:49.3-49.6"
  wire \N42
  attribute \src "verilog/bsg_multiply_pipelined.v:49.7-49.10"
  wire \N43
  attribute \src "verilog/bsg_multiply_pipelined.v:49.11-49.14"
  wire \N44
  attribute \src "verilog/bsg_multiply_pipelined.v:49.15-49.18"
  wire \N45
  attribute \src "verilog/bsg_multiply_pipelined.v:49.19-49.22"
  wire \N46
  attribute \src "verilog/bsg_multiply_pipelined.v:49.23-49.26"
  wire \N47
  attribute \src "verilog/bsg_multiply_pipelined.v:49.27-49.30"
  wire \N48
  attribute \src "verilog/bsg_multiply_pipelined.v:49.31-49.34"
  wire \N49
  attribute \src "verilog/bsg_multiply_pipelined.v:47.23-47.25"
  wire \N5
  attribute \src "verilog/bsg_multiply_pipelined.v:49.35-49.38"
  wire \N50
  attribute \src "verilog/bsg_multiply_pipelined.v:49.39-49.42"
  wire \N51
  attribute \src "verilog/bsg_multiply_pipelined.v:49.43-49.46"
  wire \N52
  attribute \src "verilog/bsg_multiply_pipelined.v:49.47-49.50"
  wire \N53
  attribute \src "verilog/bsg_multiply_pipelined.v:49.51-49.54"
  wire \N54
  attribute \src "verilog/bsg_multiply_pipelined.v:49.55-49.58"
  wire \N55
  attribute \src "verilog/bsg_multiply_pipelined.v:49.59-49.62"
  wire \N56
  attribute \src "verilog/bsg_multiply_pipelined.v:49.63-49.66"
  wire \N57
  attribute \src "verilog/bsg_multiply_pipelined.v:49.67-49.70"
  wire \N58
  attribute \src "verilog/bsg_multiply_pipelined.v:49.71-49.74"
  wire \N59
  attribute \src "verilog/bsg_multiply_pipelined.v:47.26-47.28"
  wire \N6
  attribute \src "verilog/bsg_multiply_pipelined.v:49.75-49.78"
  wire \N60
  attribute \src "verilog/bsg_multiply_pipelined.v:49.79-49.82"
  wire \N61
  attribute \src "verilog/bsg_multiply_pipelined.v:50.3-50.6"
  wire \N62
  attribute \src "verilog/bsg_multiply_pipelined.v:50.7-50.10"
  wire \N63
  attribute \src "verilog/bsg_multiply_pipelined.v:50.11-50.14"
  wire \N64
  attribute \src "verilog/bsg_multiply_pipelined.v:50.15-50.18"
  wire \N65
  attribute \src "verilog/bsg_multiply_pipelined.v:50.19-50.22"
  wire \N66
  attribute \src "verilog/bsg_multiply_pipelined.v:50.23-50.26"
  wire \N67
  attribute \src "verilog/bsg_multiply_pipelined.v:50.27-50.30"
  wire \N68
  attribute \src "verilog/bsg_multiply_pipelined.v:50.31-50.34"
  wire \N69
  attribute \src "verilog/bsg_multiply_pipelined.v:47.29-47.31"
  wire \N7
  attribute \src "verilog/bsg_multiply_pipelined.v:50.35-50.38"
  wire \N70
  attribute \src "verilog/bsg_multiply_pipelined.v:50.39-50.42"
  wire \N71
  attribute \src "verilog/bsg_multiply_pipelined.v:50.43-50.46"
  wire \N72
  attribute \src "verilog/bsg_multiply_pipelined.v:50.47-50.50"
  wire \N73
  attribute \src "verilog/bsg_multiply_pipelined.v:50.51-50.54"
  wire \N74
  attribute \src "verilog/bsg_multiply_pipelined.v:50.55-50.58"
  wire \N75
  attribute \src "verilog/bsg_multiply_pipelined.v:50.59-50.62"
  wire \N76
  attribute \src "verilog/bsg_multiply_pipelined.v:50.63-50.66"
  wire \N77
  attribute \src "verilog/bsg_multiply_pipelined.v:50.67-50.70"
  wire \N78
  attribute \src "verilog/bsg_multiply_pipelined.v:50.71-50.74"
  wire \N79
  attribute \src "verilog/bsg_multiply_pipelined.v:47.32-47.34"
  wire \N8
  attribute \src "verilog/bsg_multiply_pipelined.v:50.75-50.78"
  wire \N80
  attribute \src "verilog/bsg_multiply_pipelined.v:50.79-50.82"
  wire \N81
  attribute \src "verilog/bsg_multiply_pipelined.v:51.3-51.6"
  wire \N82
  attribute \src "verilog/bsg_multiply_pipelined.v:51.7-51.10"
  wire \N83
  attribute \src "verilog/bsg_multiply_pipelined.v:51.11-51.14"
  wire \N84
  attribute \src "verilog/bsg_multiply_pipelined.v:51.15-51.18"
  wire \N85
  attribute \src "verilog/bsg_multiply_pipelined.v:51.19-51.22"
  wire \N86
  attribute \src "verilog/bsg_multiply_pipelined.v:51.23-51.26"
  wire \N87
  attribute \src "verilog/bsg_multiply_pipelined.v:51.27-51.30"
  wire \N88
  attribute \src "verilog/bsg_multiply_pipelined.v:51.31-51.34"
  wire \N89
  attribute \src "verilog/bsg_multiply_pipelined.v:47.35-47.37"
  wire \N9
  attribute \src "verilog/bsg_multiply_pipelined.v:51.35-51.38"
  wire \N90
  attribute \src "verilog/bsg_multiply_pipelined.v:51.39-51.42"
  wire \N91
  attribute \src "verilog/bsg_multiply_pipelined.v:51.43-51.46"
  wire \N92
  attribute \src "verilog/bsg_multiply_pipelined.v:51.47-51.50"
  wire \N93
  attribute \src "verilog/bsg_multiply_pipelined.v:51.51-51.54"
  wire \N94
  attribute \src "verilog/bsg_multiply_pipelined.v:51.55-51.58"
  wire \N95
  attribute \src "verilog/bsg_multiply_pipelined.v:51.59-51.62"
  wire \N96
  attribute \src "verilog/bsg_multiply_pipelined.v:44.17-44.22"
  wire width 51 output 3 \SDN_o
  attribute \src "verilog/bsg_multiply_pipelined.v:45.9-45.17"
  wire input 2 \signed_i
  attribute \src "verilog/bsg_multiply_pipelined.v:43.16-43.19"
  wire width 32 input 1 \x_i
  attribute \src "verilog/bsg_multiply_pipelined.v:103.16-103.25"
  cell $and $and$verilog/bsg_multiply_pipelined.v:103$34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N24
    connect \B \N25
    connect \Y \N26
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:104.16-104.31"
  cell $and $and$verilog/bsg_multiply_pipelined.v:104$35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [8]
    connect \B \x_i [7]
    connect \Y \N24
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:106.16-106.28"
  cell $and $and$verilog/bsg_multiply_pipelined.v:106$37
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N28
    connect \B \x_i [9]
    connect \Y \N29
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:111.16-111.25"
  cell $and $and$verilog/bsg_multiply_pipelined.v:111$42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N30
    connect \B \N31
    connect \Y \N32
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:112.16-112.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:112$43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [10]
    connect \B \x_i [9]
    connect \Y \N30
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:114.16-114.29"
  cell $and $and$verilog/bsg_multiply_pipelined.v:114$45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N34
    connect \B \x_i [11]
    connect \Y \N35
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:119.16-119.25"
  cell $and $and$verilog/bsg_multiply_pipelined.v:119$50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N36
    connect \B \N37
    connect \Y \N38
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:120.16-120.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:120$51
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [12]
    connect \B \x_i [11]
    connect \Y \N36
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:122.16-122.29"
  cell $and $and$verilog/bsg_multiply_pipelined.v:122$53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N40
    connect \B \x_i [13]
    connect \Y \N41
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:127.16-127.25"
  cell $and $and$verilog/bsg_multiply_pipelined.v:127$58
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N42
    connect \B \N43
    connect \Y \N44
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:128.16-128.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:128$59
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [14]
    connect \B \x_i [13]
    connect \Y \N42
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:130.16-130.29"
  cell $and $and$verilog/bsg_multiply_pipelined.v:130$61
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N46
    connect \B \x_i [15]
    connect \Y \N47
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:135.16-135.25"
  cell $and $and$verilog/bsg_multiply_pipelined.v:135$66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N48
    connect \B \N49
    connect \Y \N50
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:136.16-136.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:136$67
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [16]
    connect \B \x_i [15]
    connect \Y \N48
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:138.16-138.29"
  cell $and $and$verilog/bsg_multiply_pipelined.v:138$69
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N52
    connect \B \x_i [17]
    connect \Y \N53
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:143.16-143.25"
  cell $and $and$verilog/bsg_multiply_pipelined.v:143$74
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N54
    connect \B \N55
    connect \Y \N56
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:144.16-144.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:144$75
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [18]
    connect \B \x_i [17]
    connect \Y \N54
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:146.16-146.29"
  cell $and $and$verilog/bsg_multiply_pipelined.v:146$77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N58
    connect \B \x_i [19]
    connect \Y \N59
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:151.16-151.25"
  cell $and $and$verilog/bsg_multiply_pipelined.v:151$82
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N60
    connect \B \N61
    connect \Y \N62
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:152.16-152.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:152$83
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [20]
    connect \B \x_i [19]
    connect \Y \N60
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:154.16-154.29"
  cell $and $and$verilog/bsg_multiply_pipelined.v:154$85
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N64
    connect \B \x_i [21]
    connect \Y \N65
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:159.16-159.25"
  cell $and $and$verilog/bsg_multiply_pipelined.v:159$90
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N66
    connect \B \N67
    connect \Y \N68
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:160.16-160.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:160$91
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [22]
    connect \B \x_i [21]
    connect \Y \N66
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:162.16-162.29"
  cell $and $and$verilog/bsg_multiply_pipelined.v:162$93
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N70
    connect \B \x_i [23]
    connect \Y \N71
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:167.16-167.25"
  cell $and $and$verilog/bsg_multiply_pipelined.v:167$98
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N72
    connect \B \N73
    connect \Y \N74
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:168.16-168.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:168$99
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [24]
    connect \B \x_i [23]
    connect \Y \N72
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:170.16-170.29"
  cell $and $and$verilog/bsg_multiply_pipelined.v:170$101
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N76
    connect \B \x_i [25]
    connect \Y \N77
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:175.16-175.25"
  cell $and $and$verilog/bsg_multiply_pipelined.v:175$106
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N78
    connect \B \N79
    connect \Y \N80
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:176.16-176.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:176$107
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [26]
    connect \B \x_i [25]
    connect \Y \N78
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:178.16-178.29"
  cell $and $and$verilog/bsg_multiply_pipelined.v:178$109
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N82
    connect \B \x_i [27]
    connect \Y \N83
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:183.16-183.25"
  cell $and $and$verilog/bsg_multiply_pipelined.v:183$114
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N84
    connect \B \N85
    connect \Y \N86
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:184.16-184.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:184$115
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [28]
    connect \B \x_i [27]
    connect \Y \N84
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:186.16-186.29"
  cell $and $and$verilog/bsg_multiply_pipelined.v:186$117
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N88
    connect \B \x_i [29]
    connect \Y \N89
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:191.16-191.25"
  cell $and $and$verilog/bsg_multiply_pipelined.v:191$122
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N90
    connect \B \N91
    connect \Y \N92
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:192.16-192.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:192$123
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [30]
    connect \B \x_i [29]
    connect \Y \N90
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:194.16-194.29"
  cell $and $and$verilog/bsg_multiply_pipelined.v:194$125
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N94
    connect \B \x_i [31]
    connect \Y \N95
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:201.28-201.41"
  cell $and $and$verilog/bsg_multiply_pipelined.v:201$132
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [31]
    connect \B \N96
    connect \Y \N100
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:74.15-74.26"
  cell $and $and$verilog/bsg_multiply_pipelined.v:74$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N4
    connect \B \x_i [1]
    connect \Y \N5
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:79.15-79.22"
  cell $and $and$verilog/bsg_multiply_pipelined.v:79$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N6
    connect \B \N7
    connect \Y \N8
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:80.15-80.30"
  cell $and $and$verilog/bsg_multiply_pipelined.v:80$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [2]
    connect \B \x_i [1]
    connect \Y \N6
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:82.16-82.28"
  cell $and $and$verilog/bsg_multiply_pipelined.v:82$13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N10
    connect \B \x_i [3]
    connect \Y \N11
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:87.16-87.25"
  cell $and $and$verilog/bsg_multiply_pipelined.v:87$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N12
    connect \B \N13
    connect \Y \N14
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:88.16-88.31"
  cell $and $and$verilog/bsg_multiply_pipelined.v:88$19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [4]
    connect \B \x_i [3]
    connect \Y \N12
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:90.16-90.28"
  cell $and $and$verilog/bsg_multiply_pipelined.v:90$21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N16
    connect \B \x_i [5]
    connect \Y \N17
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:95.16-95.25"
  cell $and $and$verilog/bsg_multiply_pipelined.v:95$26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N18
    connect \B \N19
    connect \Y \N20
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:96.16-96.31"
  cell $and $and$verilog/bsg_multiply_pipelined.v:96$27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [6]
    connect \B \x_i [5]
    connect \Y \N18
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:98.16-98.28"
  cell $and $and$verilog/bsg_multiply_pipelined.v:98$29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N22
    connect \B \x_i [7]
    connect \Y \N23
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:105.16-105.23"
  cell $not $not$verilog/bsg_multiply_pipelined.v:105$36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [9]
    connect \Y \N25
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:107.16-107.20"
  cell $not $not$verilog/bsg_multiply_pipelined.v:107$38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N27
    connect \Y \N28
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:113.16-113.24"
  cell $not $not$verilog/bsg_multiply_pipelined.v:113$44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [11]
    connect \Y \N31
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:115.16-115.20"
  cell $not $not$verilog/bsg_multiply_pipelined.v:115$46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N33
    connect \Y \N34
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:121.16-121.24"
  cell $not $not$verilog/bsg_multiply_pipelined.v:121$52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [13]
    connect \Y \N37
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:123.16-123.20"
  cell $not $not$verilog/bsg_multiply_pipelined.v:123$54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N39
    connect \Y \N40
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:129.16-129.24"
  cell $not $not$verilog/bsg_multiply_pipelined.v:129$60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [15]
    connect \Y \N43
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:131.16-131.20"
  cell $not $not$verilog/bsg_multiply_pipelined.v:131$62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N45
    connect \Y \N46
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:137.16-137.24"
  cell $not $not$verilog/bsg_multiply_pipelined.v:137$68
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [17]
    connect \Y \N49
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:139.16-139.20"
  cell $not $not$verilog/bsg_multiply_pipelined.v:139$70
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N51
    connect \Y \N52
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:145.16-145.24"
  cell $not $not$verilog/bsg_multiply_pipelined.v:145$76
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [19]
    connect \Y \N55
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:147.16-147.20"
  cell $not $not$verilog/bsg_multiply_pipelined.v:147$78
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N57
    connect \Y \N58
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:153.16-153.24"
  cell $not $not$verilog/bsg_multiply_pipelined.v:153$84
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [21]
    connect \Y \N61
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:155.16-155.20"
  cell $not $not$verilog/bsg_multiply_pipelined.v:155$86
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N63
    connect \Y \N64
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:161.16-161.24"
  cell $not $not$verilog/bsg_multiply_pipelined.v:161$92
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [23]
    connect \Y \N67
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:163.16-163.20"
  cell $not $not$verilog/bsg_multiply_pipelined.v:163$94
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N69
    connect \Y \N70
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:169.16-169.24"
  cell $not $not$verilog/bsg_multiply_pipelined.v:169$100
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [25]
    connect \Y \N73
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:171.16-171.20"
  cell $not $not$verilog/bsg_multiply_pipelined.v:171$102
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N75
    connect \Y \N76
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:177.16-177.24"
  cell $not $not$verilog/bsg_multiply_pipelined.v:177$108
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [27]
    connect \Y \N79
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:179.16-179.20"
  cell $not $not$verilog/bsg_multiply_pipelined.v:179$110
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N81
    connect \Y \N82
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:185.16-185.24"
  cell $not $not$verilog/bsg_multiply_pipelined.v:185$116
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [29]
    connect \Y \N85
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:187.16-187.20"
  cell $not $not$verilog/bsg_multiply_pipelined.v:187$118
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N87
    connect \Y \N88
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:193.16-193.24"
  cell $not $not$verilog/bsg_multiply_pipelined.v:193$124
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [31]
    connect \Y \N91
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:195.16-195.20"
  cell $not $not$verilog/bsg_multiply_pipelined.v:195$126
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N93
    connect \Y \N94
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:199.16-199.25"
  cell $not $not$verilog/bsg_multiply_pipelined.v:199$130
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \signed_i
    connect \Y \N96
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:75.15-75.18"
  cell $not $not$verilog/bsg_multiply_pipelined.v:75$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [0]
    connect \Y \N4
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:81.15-81.22"
  cell $not $not$verilog/bsg_multiply_pipelined.v:81$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [3]
    connect \Y \N7
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:83.16-83.19"
  cell $not $not$verilog/bsg_multiply_pipelined.v:83$14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N9
    connect \Y \N10
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:89.16-89.23"
  cell $not $not$verilog/bsg_multiply_pipelined.v:89$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [5]
    connect \Y \N13
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:91.16-91.20"
  cell $not $not$verilog/bsg_multiply_pipelined.v:91$22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N15
    connect \Y \N16
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:97.16-97.23"
  cell $not $not$verilog/bsg_multiply_pipelined.v:97$28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [7]
    connect \Y \N19
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:99.16-99.20"
  cell $not $not$verilog/bsg_multiply_pipelined.v:99$30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N21
    connect \Y \N22
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:100.16-100.31"
  cell $or $or$verilog/bsg_multiply_pipelined.v:100$31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [6]
    connect \B \x_i [5]
    connect \Y \N21
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:102.22-102.31"
  cell $or $or$verilog/bsg_multiply_pipelined.v:102$33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N26
    connect \B \N29
    connect \Y \SDN_o [13]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:108.16-108.31"
  cell $or $or$verilog/bsg_multiply_pipelined.v:108$39
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [8]
    connect \B \x_i [7]
    connect \Y \N27
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:110.22-110.31"
  cell $or $or$verilog/bsg_multiply_pipelined.v:110$41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N32
    connect \B \N35
    connect \Y \SDN_o [16]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:116.16-116.32"
  cell $or $or$verilog/bsg_multiply_pipelined.v:116$47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [10]
    connect \B \x_i [9]
    connect \Y \N33
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:118.22-118.31"
  cell $or $or$verilog/bsg_multiply_pipelined.v:118$49
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N38
    connect \B \N41
    connect \Y \SDN_o [19]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:124.16-124.33"
  cell $or $or$verilog/bsg_multiply_pipelined.v:124$55
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [12]
    connect \B \x_i [11]
    connect \Y \N39
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:126.22-126.31"
  cell $or $or$verilog/bsg_multiply_pipelined.v:126$57
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N44
    connect \B \N47
    connect \Y \SDN_o [22]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:132.16-132.33"
  cell $or $or$verilog/bsg_multiply_pipelined.v:132$63
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [14]
    connect \B \x_i [13]
    connect \Y \N45
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:134.22-134.31"
  cell $or $or$verilog/bsg_multiply_pipelined.v:134$65
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N50
    connect \B \N53
    connect \Y \SDN_o [25]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:140.16-140.33"
  cell $or $or$verilog/bsg_multiply_pipelined.v:140$71
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [16]
    connect \B \x_i [15]
    connect \Y \N51
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:142.22-142.31"
  cell $or $or$verilog/bsg_multiply_pipelined.v:142$73
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N56
    connect \B \N59
    connect \Y \SDN_o [28]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:148.16-148.33"
  cell $or $or$verilog/bsg_multiply_pipelined.v:148$79
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [18]
    connect \B \x_i [17]
    connect \Y \N57
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:150.22-150.31"
  cell $or $or$verilog/bsg_multiply_pipelined.v:150$81
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N62
    connect \B \N65
    connect \Y \SDN_o [31]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:156.16-156.33"
  cell $or $or$verilog/bsg_multiply_pipelined.v:156$87
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [20]
    connect \B \x_i [19]
    connect \Y \N63
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:158.22-158.31"
  cell $or $or$verilog/bsg_multiply_pipelined.v:158$89
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N68
    connect \B \N71
    connect \Y \SDN_o [34]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:164.16-164.33"
  cell $or $or$verilog/bsg_multiply_pipelined.v:164$95
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [22]
    connect \B \x_i [21]
    connect \Y \N69
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:166.22-166.31"
  cell $or $or$verilog/bsg_multiply_pipelined.v:166$97
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N74
    connect \B \N77
    connect \Y \SDN_o [37]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:172.16-172.33"
  cell $or $or$verilog/bsg_multiply_pipelined.v:172$103
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [24]
    connect \B \x_i [23]
    connect \Y \N75
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:174.22-174.31"
  cell $or $or$verilog/bsg_multiply_pipelined.v:174$105
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N80
    connect \B \N83
    connect \Y \SDN_o [40]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:180.16-180.33"
  cell $or $or$verilog/bsg_multiply_pipelined.v:180$111
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [26]
    connect \B \x_i [25]
    connect \Y \N81
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:182.22-182.31"
  cell $or $or$verilog/bsg_multiply_pipelined.v:182$113
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N86
    connect \B \N89
    connect \Y \SDN_o [43]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:188.16-188.33"
  cell $or $or$verilog/bsg_multiply_pipelined.v:188$119
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [28]
    connect \B \x_i [27]
    connect \Y \N87
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:190.22-190.31"
  cell $or $or$verilog/bsg_multiply_pipelined.v:190$121
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N92
    connect \B \N95
    connect \Y \SDN_o [46]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:196.16-196.33"
  cell $or $or$verilog/bsg_multiply_pipelined.v:196$127
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [30]
    connect \B \x_i [29]
    connect \Y \N93
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:78.21-78.29"
  cell $or $or$verilog/bsg_multiply_pipelined.v:78$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N8
    connect \B \N11
    connect \Y \SDN_o [4]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:84.15-84.30"
  cell $or $or$verilog/bsg_multiply_pipelined.v:84$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [2]
    connect \B \x_i [1]
    connect \Y \N9
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:86.21-86.30"
  cell $or $or$verilog/bsg_multiply_pipelined.v:86$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N14
    connect \B \N17
    connect \Y \SDN_o [7]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:92.16-92.31"
  cell $or $or$verilog/bsg_multiply_pipelined.v:92$23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [4]
    connect \B \x_i [3]
    connect \Y \N15
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:94.22-94.31"
  cell $or $or$verilog/bsg_multiply_pipelined.v:94$25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N20
    connect \B \N23
    connect \Y \SDN_o [10]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:101.22-101.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:101$32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [5]
    connect \B \x_i [6]
    connect \Y \SDN_o [11]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:109.22-109.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:109$40
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [7]
    connect \B \x_i [8]
    connect \Y \SDN_o [14]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:117.22-117.38"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:117$48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [9]
    connect \B \x_i [10]
    connect \Y \SDN_o [17]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:125.22-125.39"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:125$56
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [11]
    connect \B \x_i [12]
    connect \Y \SDN_o [20]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:133.22-133.39"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:133$64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [13]
    connect \B \x_i [14]
    connect \Y \SDN_o [23]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:141.22-141.39"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:141$72
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [15]
    connect \B \x_i [16]
    connect \Y \SDN_o [26]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:149.22-149.39"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:149$80
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [17]
    connect \B \x_i [18]
    connect \Y \SDN_o [29]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:157.22-157.39"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:157$88
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [19]
    connect \B \x_i [20]
    connect \Y \SDN_o [32]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:165.22-165.39"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:165$96
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [21]
    connect \B \x_i [22]
    connect \Y \SDN_o [35]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:173.22-173.39"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:173$104
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [23]
    connect \B \x_i [24]
    connect \Y \SDN_o [38]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:181.22-181.39"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:181$112
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [25]
    connect \B \x_i [26]
    connect \Y \SDN_o [41]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:189.22-189.39"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:189$120
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [27]
    connect \B \x_i [28]
    connect \Y \SDN_o [44]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:197.22-197.39"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:197$128
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [29]
    connect \B \x_i [30]
    connect \Y \SDN_o [47]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:85.21-85.36"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:85$16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [1]
    connect \B \x_i [2]
    connect \Y \SDN_o [5]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:93.21-93.36"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:93$24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_i [3]
    connect \B \x_i [4]
    connect \Y \SDN_o [8]
  end
  connect { \SDN_o [50:48] \SDN_o [45] \SDN_o [42] \SDN_o [39] \SDN_o [36] \SDN_o [33] \SDN_o [30] \SDN_o [27] \SDN_o [24] \SDN_o [21] \SDN_o [18] \SDN_o [15] \SDN_o [12] \SDN_o [9] \SDN_o [6] \SDN_o [3:0] } { \N100 2'00 \x_i [31] \x_i [29] \x_i [27] \x_i [25] \x_i [23] \x_i [21] \x_i [19] \x_i [17] \x_i [15] \x_i [13] \x_i [11] \x_i [9] \x_i [7] \x_i [5] \x_i [3] \x_i [0] \N5 \x_i [1] }
end
attribute \src "verilog/bsg_multiply_pipelined.v:664.1-710.10"
module \bsg_mul_booth_4_block_00000000_00000000_00000000_00000000
  attribute \src "verilog/bsg_multiply_pipelined.v:680.21-680.23"
  wire \N0
  attribute \src "verilog/bsg_multiply_pipelined.v:680.24-680.26"
  wire \N1
  attribute \src "verilog/bsg_multiply_pipelined.v:680.51-680.54"
  wire \N10
  attribute \src "verilog/bsg_multiply_pipelined.v:680.55-680.58"
  wire \N11
  attribute \src "verilog/bsg_multiply_pipelined.v:680.27-680.29"
  wire \N2
  attribute \src "verilog/bsg_multiply_pipelined.v:680.30-680.32"
  wire \N3
  attribute \src "verilog/bsg_multiply_pipelined.v:680.33-680.35"
  wire \N4
  attribute \src "verilog/bsg_multiply_pipelined.v:680.36-680.38"
  wire \N5
  attribute \src "verilog/bsg_multiply_pipelined.v:680.39-680.41"
  wire \N6
  attribute \src "verilog/bsg_multiply_pipelined.v:680.42-680.44"
  wire \N7
  attribute \src "verilog/bsg_multiply_pipelined.v:680.45-680.47"
  wire \N8
  attribute \src "verilog/bsg_multiply_pipelined.v:680.48-680.50"
  wire \N9
  attribute \src "verilog/bsg_multiply_pipelined.v:674.16-674.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:678.10-678.13"
  wire output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:677.10-677.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:676.9-676.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:681.14-681.22"
  wire width 4 \dot_vals
  attribute \src "verilog/bsg_multiply_pipelined.v:679.10-679.13"
  wire output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:675.15-675.18"
  wire width 8 input 3 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:695.15-695.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:695$193
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [5]
    connect \B \y_i [1]
    connect \Y \N0
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:696.15-696.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:696$194
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [4]
    connect \B \y_i [0]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:699.15-699.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:699$197
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [8]
    connect \B \y_i [3]
    connect \Y \N3
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:700.15-700.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:700$198
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [7]
    connect \B \y_i [2]
    connect \Y \N4
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:703.15-703.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:703$201
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [11]
    connect \B \y_i [5]
    connect \Y \N6
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:704.15-704.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:704$202
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [10]
    connect \B \y_i [4]
    connect \Y \N7
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:707.15-707.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:707$205
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [14]
    connect \B \y_i [7]
    connect \Y \N9
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:708.16-708.34"
  cell $and $and$verilog/bsg_multiply_pipelined.v:708$206
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [13]
    connect \B \y_i [6]
    connect \Y \N10
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:694.15-694.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:694$192
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \B \N1
    connect \Y \N2
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:698.15-698.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:698$196
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N3
    connect \B \N4
    connect \Y \N5
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:702.15-702.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:702$200
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N6
    connect \B \N7
    connect \Y \N8
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:706.16-706.24"
  cell $or $or$verilog/bsg_multiply_pipelined.v:706$204
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N9
    connect \B \N10
    connect \Y \N11
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:693.24-693.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:693$191
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N2
    connect \B \SDN_i [3]
    connect \Y \dot_vals [0]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:697.24-697.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:697$195
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N5
    connect \B \SDN_i [6]
    connect \Y \dot_vals [1]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:701.24-701.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:701$199
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N8
    connect \B \SDN_i [9]
    connect \Y \dot_vals [2]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:705.24-705.39"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:705$203
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N11
    connect \B \SDN_i [12]
    connect \Y \dot_vals [3]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:684.3-691.4"
  cell \bsg_mul_comp42 \c
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \i \dot_vals
    connect \s_o \s_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:2924.1-2966.10"
module \bsg_mul_booth_4_block_00000000_00000000_00000000_00000001
  attribute \src "verilog/bsg_multiply_pipelined.v:2940.21-2940.23"
  wire \N0
  attribute \src "verilog/bsg_multiply_pipelined.v:2940.24-2940.26"
  wire \N1
  attribute \src "verilog/bsg_multiply_pipelined.v:2940.27-2940.29"
  wire \N2
  attribute \src "verilog/bsg_multiply_pipelined.v:2940.30-2940.32"
  wire \N3
  attribute \src "verilog/bsg_multiply_pipelined.v:2940.33-2940.35"
  wire \N4
  attribute \src "verilog/bsg_multiply_pipelined.v:2940.36-2940.38"
  wire \N5
  attribute \src "verilog/bsg_multiply_pipelined.v:2940.39-2940.41"
  wire \N6
  attribute \src "verilog/bsg_multiply_pipelined.v:2940.42-2940.44"
  wire \N7
  attribute \src "verilog/bsg_multiply_pipelined.v:2940.45-2940.47"
  wire \N8
  attribute \src "verilog/bsg_multiply_pipelined.v:2934.16-2934.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2938.10-2938.13"
  wire output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2937.10-2937.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2936.9-2936.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2941.14-2941.22"
  wire width 3 offset 1 \dot_vals
  attribute \src "verilog/bsg_multiply_pipelined.v:2939.10-2939.13"
  wire output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2935.15-2935.18"
  wire width 8 input 3 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2955.15-2955.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2955$386
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [8]
    connect \B \y_i [3]
    connect \Y \N0
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2956.15-2956.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2956$387
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [7]
    connect \B \y_i [2]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2959.15-2959.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2959$390
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [11]
    connect \B \y_i [5]
    connect \Y \N3
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2960.15-2960.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2960$391
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [10]
    connect \B \y_i [4]
    connect \Y \N4
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2963.15-2963.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2963$394
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [14]
    connect \B \y_i [7]
    connect \Y \N6
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2964.15-2964.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2964$395
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [13]
    connect \B \y_i [6]
    connect \Y \N7
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2954.15-2954.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:2954$385
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \B \N1
    connect \Y \N2
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2958.15-2958.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:2958$389
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N3
    connect \B \N4
    connect \Y \N5
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2962.15-2962.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:2962$393
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N6
    connect \B \N7
    connect \Y \N8
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2953.24-2953.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:2953$384
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N2
    connect \B \SDN_i [6]
    connect \Y \dot_vals [0]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2957.24-2957.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:2957$388
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N5
    connect \B \SDN_i [9]
    connect \Y \dot_vals [1]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2961.24-2961.38"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:2961$392
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N8
    connect \B \SDN_i [12]
    connect \Y \dot_vals [2]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:2944.3-2951.4"
  cell \bsg_mul_comp42 \c
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \i { \dot_vals 1'1 }
    connect \s_o \s_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:3017.1-3055.10"
module \bsg_mul_booth_4_block_00000000_00000000_00000001_00000002
  attribute \src "verilog/bsg_multiply_pipelined.v:3033.21-3033.23"
  wire \N0
  attribute \src "verilog/bsg_multiply_pipelined.v:3033.24-3033.26"
  wire \N1
  attribute \src "verilog/bsg_multiply_pipelined.v:3033.27-3033.29"
  wire \N2
  attribute \src "verilog/bsg_multiply_pipelined.v:3033.30-3033.32"
  wire \N3
  attribute \src "verilog/bsg_multiply_pipelined.v:3033.33-3033.35"
  wire \N4
  attribute \src "verilog/bsg_multiply_pipelined.v:3033.36-3033.38"
  wire \N5
  attribute \src "verilog/bsg_multiply_pipelined.v:3027.16-3027.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:3031.10-3031.13"
  wire output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:3030.10-3030.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:3029.9-3029.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:3034.14-3034.22"
  wire width 2 offset 2 \dot_vals
  attribute \src "verilog/bsg_multiply_pipelined.v:3032.10-3032.13"
  wire output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:3028.15-3028.18"
  wire width 8 input 3 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:3048.15-3048.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:3048$411
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [11]
    connect \B \y_i [5]
    connect \Y \N0
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:3049.15-3049.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:3049$412
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [10]
    connect \B \y_i [4]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:3052.15-3052.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:3052$415
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [14]
    connect \B \y_i [7]
    connect \Y \N3
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:3053.15-3053.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:3053$416
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [13]
    connect \B \y_i [6]
    connect \Y \N4
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:3047.15-3047.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:3047$410
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \B \N1
    connect \Y \N2
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:3051.15-3051.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:3051$414
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N3
    connect \B \N4
    connect \Y \N5
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:3046.24-3046.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:3046$409
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N2
    connect \B \SDN_i [9]
    connect \Y \dot_vals [0]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:3050.24-3050.38"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:3050$413
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N5
    connect \B \SDN_i [12]
    connect \Y \dot_vals [1]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3037.3-3044.4"
  cell \bsg_mul_comp42 \c
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \i { \dot_vals 2'10 }
    connect \s_o \s_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:3102.1-3136.10"
module \bsg_mul_booth_4_block_00000000_00000000_00000003_00000004
  attribute \src "verilog/bsg_multiply_pipelined.v:3118.21-3118.23"
  wire \N0
  attribute \src "verilog/bsg_multiply_pipelined.v:3118.24-3118.26"
  wire \N1
  attribute \src "verilog/bsg_multiply_pipelined.v:3118.27-3118.29"
  wire \N2
  attribute \src "verilog/bsg_multiply_pipelined.v:3112.16-3112.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:3116.10-3116.13"
  wire output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:3115.10-3115.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:3114.9-3114.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:3119.14-3119.22"
  wire offset 3 \dot_vals
  attribute \src "verilog/bsg_multiply_pipelined.v:3117.10-3117.13"
  wire output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:3113.15-3113.18"
  wire width 8 input 3 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:3133.15-3133.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:3133$428
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [14]
    connect \B \y_i [7]
    connect \Y \N0
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:3134.15-3134.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:3134$429
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [13]
    connect \B \y_i [6]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:3132.15-3132.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:3132$427
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \B \N1
    connect \Y \N2
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:3131.24-3131.38"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:3131$426
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N2
    connect \B \SDN_i [12]
    connect \Y \dot_vals
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3122.3-3129.4"
  cell \bsg_mul_comp42 \c
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \i { \dot_vals 3'100 }
    connect \s_o \s_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:3179.1-3208.10"
module \bsg_mul_booth_4_block_00000000_00000000_00000007_00000008
  attribute \src "verilog/bsg_multiply_pipelined.v:3189.16-3189.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:3193.10-3193.13"
  wire output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:3192.10-3192.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:3191.9-3191.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:3194.10-3194.13"
  wire output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:3190.15-3190.18"
  wire width 8 input 3 \y_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3198.3-3205.4"
  cell \bsg_mul_comp42 \c
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \i 4'1000
    connect \s_o \s_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:2374.1-2416.10"
module \bsg_mul_booth_4_block_00000000_00000000_00000008_00000000
  attribute \src "verilog/bsg_multiply_pipelined.v:2390.21-2390.23"
  wire \N0
  attribute \src "verilog/bsg_multiply_pipelined.v:2390.24-2390.26"
  wire \N1
  attribute \src "verilog/bsg_multiply_pipelined.v:2390.27-2390.29"
  wire \N2
  attribute \src "verilog/bsg_multiply_pipelined.v:2390.30-2390.32"
  wire \N3
  attribute \src "verilog/bsg_multiply_pipelined.v:2390.33-2390.35"
  wire \N4
  attribute \src "verilog/bsg_multiply_pipelined.v:2390.36-2390.38"
  wire \N5
  attribute \src "verilog/bsg_multiply_pipelined.v:2390.39-2390.41"
  wire \N6
  attribute \src "verilog/bsg_multiply_pipelined.v:2390.42-2390.44"
  wire \N7
  attribute \src "verilog/bsg_multiply_pipelined.v:2390.45-2390.47"
  wire \N8
  attribute \src "verilog/bsg_multiply_pipelined.v:2384.16-2384.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2388.10-2388.13"
  wire output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2387.10-2387.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2386.9-2386.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2391.14-2391.22"
  wire width 3 \dot_vals
  attribute \src "verilog/bsg_multiply_pipelined.v:2389.10-2389.13"
  wire output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2385.15-2385.18"
  wire width 8 input 3 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2405.15-2405.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2405$340
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [5]
    connect \B \y_i [1]
    connect \Y \N0
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2406.15-2406.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2406$341
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [4]
    connect \B \y_i [0]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2409.15-2409.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2409$344
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [8]
    connect \B \y_i [3]
    connect \Y \N3
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2410.15-2410.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2410$345
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [7]
    connect \B \y_i [2]
    connect \Y \N4
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2413.15-2413.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2413$348
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [11]
    connect \B \y_i [5]
    connect \Y \N6
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2414.15-2414.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2414$349
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [10]
    connect \B \y_i [4]
    connect \Y \N7
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2404.15-2404.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:2404$339
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \B \N1
    connect \Y \N2
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2408.15-2408.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:2408$343
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N3
    connect \B \N4
    connect \Y \N5
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2412.15-2412.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:2412$347
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N6
    connect \B \N7
    connect \Y \N8
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2403.24-2403.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:2403$338
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N2
    connect \B \SDN_i [3]
    connect \Y \dot_vals [0]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2407.24-2407.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:2407$342
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N5
    connect \B \SDN_i [6]
    connect \Y \dot_vals [1]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2411.24-2411.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:2411$346
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N8
    connect \B \SDN_i [9]
    connect \Y \dot_vals [2]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:2394.3-2401.4"
  cell \bsg_mul_comp42 \c
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \i { 1'0 \dot_vals }
    connect \s_o \s_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:2286.1-2324.10"
module \bsg_mul_booth_4_block_00000000_00000000_0000000c_00000000
  attribute \src "verilog/bsg_multiply_pipelined.v:2302.21-2302.23"
  wire \N0
  attribute \src "verilog/bsg_multiply_pipelined.v:2302.24-2302.26"
  wire \N1
  attribute \src "verilog/bsg_multiply_pipelined.v:2302.27-2302.29"
  wire \N2
  attribute \src "verilog/bsg_multiply_pipelined.v:2302.30-2302.32"
  wire \N3
  attribute \src "verilog/bsg_multiply_pipelined.v:2302.33-2302.35"
  wire \N4
  attribute \src "verilog/bsg_multiply_pipelined.v:2302.36-2302.38"
  wire \N5
  attribute \src "verilog/bsg_multiply_pipelined.v:2296.16-2296.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2300.10-2300.13"
  wire output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2299.10-2299.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2298.9-2298.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2303.14-2303.22"
  wire width 2 \dot_vals
  attribute \src "verilog/bsg_multiply_pipelined.v:2301.10-2301.13"
  wire output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2297.15-2297.18"
  wire width 8 input 3 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2317.15-2317.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2317$320
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [5]
    connect \B \y_i [1]
    connect \Y \N0
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2318.15-2318.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2318$321
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [4]
    connect \B \y_i [0]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2321.15-2321.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2321$324
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [8]
    connect \B \y_i [3]
    connect \Y \N3
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2322.15-2322.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2322$325
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [7]
    connect \B \y_i [2]
    connect \Y \N4
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2316.15-2316.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:2316$319
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \B \N1
    connect \Y \N2
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2320.15-2320.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:2320$323
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N3
    connect \B \N4
    connect \Y \N5
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2315.24-2315.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:2315$318
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N2
    connect \B \SDN_i [3]
    connect \Y \dot_vals [0]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2319.24-2319.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:2319$322
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N5
    connect \B \SDN_i [6]
    connect \Y \dot_vals [1]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:2306.3-2313.4"
  cell \bsg_mul_comp42 \c
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \i { 2'00 \dot_vals }
    connect \s_o \s_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:2206.1-2240.10"
module \bsg_mul_booth_4_block_00000000_00000000_0000000e_00000000
  attribute \src "verilog/bsg_multiply_pipelined.v:2222.21-2222.23"
  wire \N0
  attribute \src "verilog/bsg_multiply_pipelined.v:2222.24-2222.26"
  wire \N1
  attribute \src "verilog/bsg_multiply_pipelined.v:2222.27-2222.29"
  wire \N2
  attribute \src "verilog/bsg_multiply_pipelined.v:2216.16-2216.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2220.10-2220.13"
  wire output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2219.10-2219.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2218.9-2218.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2223.14-2223.22"
  wire \dot_vals
  attribute \src "verilog/bsg_multiply_pipelined.v:2221.10-2221.13"
  wire output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2217.15-2217.18"
  wire width 8 input 3 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2237.15-2237.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2237$308
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [5]
    connect \B \y_i [1]
    connect \Y \N0
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2238.15-2238.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2238$309
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [4]
    connect \B \y_i [0]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2236.15-2236.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:2236$307
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \B \N1
    connect \Y \N2
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2235.24-2235.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:2235$306
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N2
    connect \B \SDN_i [3]
    connect \Y \dot_vals
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:2226.3-2233.4"
  cell \bsg_mul_comp42 \c
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \i { 3'000 \dot_vals }
    connect \s_o \s_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:2135.1-2164.10"
module \bsg_mul_booth_4_block_00000000_00000000_0000000f_00000000
  attribute \src "verilog/bsg_multiply_pipelined.v:2145.16-2145.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2149.10-2149.13"
  wire output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2148.10-2148.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2147.9-2147.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2150.10-2150.13"
  wire output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2146.15-2146.18"
  wire width 8 input 3 \y_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:2154.3-2161.4"
  cell \bsg_mul_comp42 \c
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \i 4'0000
    connect \s_o \s_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:2873.1-2920.10"
module \bsg_mul_booth_4_block_00000000_00000001_00000000_00000000
  attribute \src "verilog/bsg_multiply_pipelined.v:2889.21-2889.23"
  wire \N0
  attribute \src "verilog/bsg_multiply_pipelined.v:2889.24-2889.26"
  wire \N1
  attribute \src "verilog/bsg_multiply_pipelined.v:2889.51-2889.54"
  wire \N10
  attribute \src "verilog/bsg_multiply_pipelined.v:2889.55-2889.58"
  wire \N11
  attribute \src "verilog/bsg_multiply_pipelined.v:2889.59-2889.62"
  wire \N12
  attribute \src "verilog/bsg_multiply_pipelined.v:2889.27-2889.29"
  wire \N2
  attribute \src "verilog/bsg_multiply_pipelined.v:2889.30-2889.32"
  wire \N3
  attribute \src "verilog/bsg_multiply_pipelined.v:2889.33-2889.35"
  wire \N4
  attribute \src "verilog/bsg_multiply_pipelined.v:2889.36-2889.38"
  wire \N5
  attribute \src "verilog/bsg_multiply_pipelined.v:2889.39-2889.41"
  wire \N6
  attribute \src "verilog/bsg_multiply_pipelined.v:2889.42-2889.44"
  wire \N7
  attribute \src "verilog/bsg_multiply_pipelined.v:2889.45-2889.47"
  wire \N8
  attribute \src "verilog/bsg_multiply_pipelined.v:2889.48-2889.50"
  wire \N9
  attribute \src "verilog/bsg_multiply_pipelined.v:2883.16-2883.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2887.10-2887.13"
  wire output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2886.10-2886.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2885.9-2885.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2890.14-2890.22"
  wire width 4 \dot_vals
  attribute \src "verilog/bsg_multiply_pipelined.v:2888.10-2888.13"
  wire output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2884.15-2884.18"
  wire width 8 input 3 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2904.15-2904.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2904$369
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [5]
    connect \B \y_i [1]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2905.15-2905.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2905$370
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [4]
    connect \B \y_i [0]
    connect \Y \N2
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2909.15-2909.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2909$374
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [8]
    connect \B \y_i [3]
    connect \Y \N4
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2910.15-2910.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2910$375
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [7]
    connect \B \y_i [2]
    connect \Y \N5
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2913.15-2913.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2913$378
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [11]
    connect \B \y_i [5]
    connect \Y \N7
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2914.15-2914.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2914$379
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [10]
    connect \B \y_i [4]
    connect \Y \N8
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2917.16-2917.34"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2917$382
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [14]
    connect \B \y_i [7]
    connect \Y \N10
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2918.16-2918.34"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2918$383
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [13]
    connect \B \y_i [6]
    connect \Y \N11
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2906.24-2906.27"
  cell $not $not$verilog/bsg_multiply_pipelined.v:2906$371
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \Y \dot_vals [0]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2903.15-2903.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:2903$368
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N1
    connect \B \N2
    connect \Y \N3
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2908.15-2908.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:2908$373
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N4
    connect \B \N5
    connect \Y \N6
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2912.15-2912.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:2912$377
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N7
    connect \B \N8
    connect \Y \N9
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2916.16-2916.25"
  cell $or $or$verilog/bsg_multiply_pipelined.v:2916$381
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N10
    connect \B \N11
    connect \Y \N12
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2902.15-2902.28"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:2902$367
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N3
    connect \B \SDN_i [3]
    connect \Y \N0
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2907.24-2907.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:2907$372
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N6
    connect \B \SDN_i [6]
    connect \Y \dot_vals [1]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2911.24-2911.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:2911$376
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N9
    connect \B \SDN_i [9]
    connect \Y \dot_vals [2]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2915.24-2915.39"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:2915$380
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N12
    connect \B \SDN_i [12]
    connect \Y \dot_vals [3]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:2893.3-2900.4"
  cell \bsg_mul_comp42 \c
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \i \dot_vals
    connect \s_o \s_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:2970.1-3013.10"
module \bsg_mul_booth_4_block_00000000_00000002_00000001_00000000
  attribute \src "verilog/bsg_multiply_pipelined.v:2986.21-2986.23"
  wire \N0
  attribute \src "verilog/bsg_multiply_pipelined.v:2986.24-2986.26"
  wire \N1
  attribute \src "verilog/bsg_multiply_pipelined.v:2986.27-2986.29"
  wire \N2
  attribute \src "verilog/bsg_multiply_pipelined.v:2986.30-2986.32"
  wire \N3
  attribute \src "verilog/bsg_multiply_pipelined.v:2986.33-2986.35"
  wire \N4
  attribute \src "verilog/bsg_multiply_pipelined.v:2986.36-2986.38"
  wire \N5
  attribute \src "verilog/bsg_multiply_pipelined.v:2986.39-2986.41"
  wire \N6
  attribute \src "verilog/bsg_multiply_pipelined.v:2986.42-2986.44"
  wire \N7
  attribute \src "verilog/bsg_multiply_pipelined.v:2986.45-2986.47"
  wire \N8
  attribute \src "verilog/bsg_multiply_pipelined.v:2986.48-2986.50"
  wire \N9
  attribute \src "verilog/bsg_multiply_pipelined.v:2980.16-2980.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2984.10-2984.13"
  wire output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2983.10-2983.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2982.9-2982.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2987.14-2987.22"
  wire width 3 offset 1 \dot_vals
  attribute \src "verilog/bsg_multiply_pipelined.v:2985.10-2985.13"
  wire output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2981.15-2981.18"
  wire width 8 input 3 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:3001.15-3001.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:3001$398
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [8]
    connect \B \y_i [3]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:3002.15-3002.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:3002$399
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [7]
    connect \B \y_i [2]
    connect \Y \N2
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:3006.15-3006.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:3006$403
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [11]
    connect \B \y_i [5]
    connect \Y \N4
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:3007.15-3007.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:3007$404
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [10]
    connect \B \y_i [4]
    connect \Y \N5
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:3010.15-3010.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:3010$407
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [14]
    connect \B \y_i [7]
    connect \Y \N7
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:3011.15-3011.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:3011$408
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [13]
    connect \B \y_i [6]
    connect \Y \N8
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:3003.24-3003.27"
  cell $not $not$verilog/bsg_multiply_pipelined.v:3003$400
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \Y \dot_vals [0]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:3000.15-3000.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:3000$397
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N1
    connect \B \N2
    connect \Y \N3
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:3005.15-3005.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:3005$402
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N4
    connect \B \N5
    connect \Y \N6
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:3009.15-3009.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:3009$406
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N7
    connect \B \N8
    connect \Y \N9
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2999.15-2999.28"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:2999$396
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N3
    connect \B \SDN_i [6]
    connect \Y \N0
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:3004.24-3004.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:3004$401
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N6
    connect \B \SDN_i [9]
    connect \Y \dot_vals [1]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:3008.24-3008.38"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:3008$405
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N9
    connect \B \SDN_i [12]
    connect \Y \dot_vals [2]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:2990.3-2997.4"
  cell \bsg_mul_comp42 \c
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \i { \dot_vals 1'0 }
    connect \s_o \s_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:3059.1-3098.10"
module \bsg_mul_booth_4_block_00000000_00000004_00000003_00000000
  attribute \src "verilog/bsg_multiply_pipelined.v:3075.21-3075.23"
  wire \N0
  attribute \src "verilog/bsg_multiply_pipelined.v:3075.24-3075.26"
  wire \N1
  attribute \src "verilog/bsg_multiply_pipelined.v:3075.27-3075.29"
  wire \N2
  attribute \src "verilog/bsg_multiply_pipelined.v:3075.30-3075.32"
  wire \N3
  attribute \src "verilog/bsg_multiply_pipelined.v:3075.33-3075.35"
  wire \N4
  attribute \src "verilog/bsg_multiply_pipelined.v:3075.36-3075.38"
  wire \N5
  attribute \src "verilog/bsg_multiply_pipelined.v:3075.39-3075.41"
  wire \N6
  attribute \src "verilog/bsg_multiply_pipelined.v:3069.16-3069.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:3073.10-3073.13"
  wire output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:3072.10-3072.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:3071.9-3071.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:3076.14-3076.22"
  wire width 2 offset 2 \dot_vals
  attribute \src "verilog/bsg_multiply_pipelined.v:3074.10-3074.13"
  wire output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:3070.15-3070.18"
  wire width 8 input 3 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:3090.15-3090.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:3090$419
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [11]
    connect \B \y_i [5]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:3091.15-3091.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:3091$420
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [10]
    connect \B \y_i [4]
    connect \Y \N2
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:3095.15-3095.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:3095$424
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [14]
    connect \B \y_i [7]
    connect \Y \N4
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:3096.15-3096.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:3096$425
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [13]
    connect \B \y_i [6]
    connect \Y \N5
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:3092.24-3092.27"
  cell $not $not$verilog/bsg_multiply_pipelined.v:3092$421
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \Y \dot_vals [0]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:3089.15-3089.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:3089$418
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N1
    connect \B \N2
    connect \Y \N3
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:3094.15-3094.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:3094$423
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N4
    connect \B \N5
    connect \Y \N6
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:3088.15-3088.28"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:3088$417
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N3
    connect \B \SDN_i [9]
    connect \Y \N0
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:3093.24-3093.38"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:3093$422
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N6
    connect \B \SDN_i [12]
    connect \Y \dot_vals [1]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3079.3-3086.4"
  cell \bsg_mul_comp42 \c
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \i { \dot_vals 2'00 }
    connect \s_o \s_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:3140.1-3175.10"
module \bsg_mul_booth_4_block_00000000_00000008_00000007_00000000
  attribute \src "verilog/bsg_multiply_pipelined.v:3156.21-3156.23"
  wire \N0
  attribute \src "verilog/bsg_multiply_pipelined.v:3156.24-3156.26"
  wire \N1
  attribute \src "verilog/bsg_multiply_pipelined.v:3156.27-3156.29"
  wire \N2
  attribute \src "verilog/bsg_multiply_pipelined.v:3156.30-3156.32"
  wire \N3
  attribute \src "verilog/bsg_multiply_pipelined.v:3150.16-3150.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:3154.10-3154.13"
  wire output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:3153.10-3153.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:3152.9-3152.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:3157.14-3157.22"
  wire offset 3 \dot_vals
  attribute \src "verilog/bsg_multiply_pipelined.v:3155.10-3155.13"
  wire output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:3151.15-3151.18"
  wire width 8 input 3 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:3171.15-3171.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:3171$432
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [14]
    connect \B \y_i [7]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:3172.15-3172.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:3172$433
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [13]
    connect \B \y_i [6]
    connect \Y \N2
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:3173.24-3173.27"
  cell $not $not$verilog/bsg_multiply_pipelined.v:3173$434
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \Y \dot_vals
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:3170.15-3170.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:3170$431
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N1
    connect \B \N2
    connect \Y \N3
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:3169.15-3169.29"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:3169$430
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N3
    connect \B \SDN_i [12]
    connect \Y \N0
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3160.3-3167.4"
  cell \bsg_mul_comp42 \c
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \i { \dot_vals 3'000 }
    connect \s_o \s_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:2102.1-2131.10"
module \bsg_mul_booth_4_block_00000001_00000000_0000000e_00000000
  attribute \src "verilog/bsg_multiply_pipelined.v:2112.16-2112.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2116.10-2116.13"
  wire output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2115.10-2115.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2114.9-2114.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2117.10-2117.13"
  wire output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2113.15-2113.18"
  wire width 8 input 3 \y_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:2121.3-2128.4"
  cell \bsg_mul_comp42 \c
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \i { 3'000 \SDN_i [0] }
    connect \s_o \s_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:2168.1-2202.10"
module \bsg_mul_booth_4_block_00000002_00000000_0000000c_00000000
  attribute \src "verilog/bsg_multiply_pipelined.v:2184.21-2184.23"
  wire \N0
  attribute \src "verilog/bsg_multiply_pipelined.v:2184.24-2184.26"
  wire \N1
  attribute \src "verilog/bsg_multiply_pipelined.v:2184.27-2184.29"
  wire \N2
  attribute \src "verilog/bsg_multiply_pipelined.v:2178.16-2178.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2182.10-2182.13"
  wire output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2181.10-2181.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2180.9-2180.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2185.14-2185.22"
  wire \dot_vals
  attribute \src "verilog/bsg_multiply_pipelined.v:2183.10-2183.13"
  wire output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2179.15-2179.18"
  wire width 8 input 3 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2199.15-2199.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2199$304
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [5]
    connect \B \y_i [1]
    connect \Y \N0
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2200.15-2200.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2200$305
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [4]
    connect \B \y_i [0]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2198.15-2198.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:2198$303
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \B \N1
    connect \Y \N2
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2197.24-2197.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:2197$302
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N2
    connect \B \SDN_i [3]
    connect \Y \dot_vals
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:2188.3-2195.4"
  cell \bsg_mul_comp42 \c
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \i { 2'00 \SDN_i [3] \dot_vals }
    connect \s_o \s_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:2244.1-2282.10"
module \bsg_mul_booth_4_block_00000004_00000000_00000008_00000000
  attribute \src "verilog/bsg_multiply_pipelined.v:2260.21-2260.23"
  wire \N0
  attribute \src "verilog/bsg_multiply_pipelined.v:2260.24-2260.26"
  wire \N1
  attribute \src "verilog/bsg_multiply_pipelined.v:2260.27-2260.29"
  wire \N2
  attribute \src "verilog/bsg_multiply_pipelined.v:2260.30-2260.32"
  wire \N3
  attribute \src "verilog/bsg_multiply_pipelined.v:2260.33-2260.35"
  wire \N4
  attribute \src "verilog/bsg_multiply_pipelined.v:2260.36-2260.38"
  wire \N5
  attribute \src "verilog/bsg_multiply_pipelined.v:2254.16-2254.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2258.10-2258.13"
  wire output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2257.10-2257.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2256.9-2256.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2261.14-2261.22"
  wire width 2 \dot_vals
  attribute \src "verilog/bsg_multiply_pipelined.v:2259.10-2259.13"
  wire output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2255.15-2255.18"
  wire width 8 input 3 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2275.15-2275.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2275$312
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [5]
    connect \B \y_i [1]
    connect \Y \N0
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2276.15-2276.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2276$313
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [4]
    connect \B \y_i [0]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2279.15-2279.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2279$316
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [8]
    connect \B \y_i [3]
    connect \Y \N3
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2280.15-2280.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2280$317
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [7]
    connect \B \y_i [2]
    connect \Y \N4
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2274.15-2274.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:2274$311
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \B \N1
    connect \Y \N2
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2278.15-2278.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:2278$315
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N3
    connect \B \N4
    connect \Y \N5
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2273.24-2273.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:2273$310
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N2
    connect \B \SDN_i [3]
    connect \Y \dot_vals [0]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2277.24-2277.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:2277$314
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N5
    connect \B \SDN_i [6]
    connect \Y \dot_vals [1]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:2264.3-2271.4"
  cell \bsg_mul_comp42 \c
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \i { 1'0 \SDN_i [6] \dot_vals }
    connect \s_o \s_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:2328.1-2370.10"
module \bsg_mul_booth_4_block_00000008_00000000_00000000_00000000
  attribute \src "verilog/bsg_multiply_pipelined.v:2344.21-2344.23"
  wire \N0
  attribute \src "verilog/bsg_multiply_pipelined.v:2344.24-2344.26"
  wire \N1
  attribute \src "verilog/bsg_multiply_pipelined.v:2344.27-2344.29"
  wire \N2
  attribute \src "verilog/bsg_multiply_pipelined.v:2344.30-2344.32"
  wire \N3
  attribute \src "verilog/bsg_multiply_pipelined.v:2344.33-2344.35"
  wire \N4
  attribute \src "verilog/bsg_multiply_pipelined.v:2344.36-2344.38"
  wire \N5
  attribute \src "verilog/bsg_multiply_pipelined.v:2344.39-2344.41"
  wire \N6
  attribute \src "verilog/bsg_multiply_pipelined.v:2344.42-2344.44"
  wire \N7
  attribute \src "verilog/bsg_multiply_pipelined.v:2344.45-2344.47"
  wire \N8
  attribute \src "verilog/bsg_multiply_pipelined.v:2338.16-2338.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2342.10-2342.13"
  wire output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2341.10-2341.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2340.9-2340.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2345.14-2345.22"
  wire width 3 \dot_vals
  attribute \src "verilog/bsg_multiply_pipelined.v:2343.10-2343.13"
  wire output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2339.15-2339.18"
  wire width 8 input 3 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2359.15-2359.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2359$328
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [5]
    connect \B \y_i [1]
    connect \Y \N0
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2360.15-2360.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2360$329
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [4]
    connect \B \y_i [0]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2363.15-2363.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2363$332
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [8]
    connect \B \y_i [3]
    connect \Y \N3
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2364.15-2364.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2364$333
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [7]
    connect \B \y_i [2]
    connect \Y \N4
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2367.15-2367.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2367$336
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [11]
    connect \B \y_i [5]
    connect \Y \N6
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2368.15-2368.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2368$337
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [10]
    connect \B \y_i [4]
    connect \Y \N7
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2358.15-2358.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:2358$327
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \B \N1
    connect \Y \N2
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2362.15-2362.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:2362$331
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N3
    connect \B \N4
    connect \Y \N5
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2366.15-2366.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:2366$335
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N6
    connect \B \N7
    connect \Y \N8
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2357.24-2357.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:2357$326
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N2
    connect \B \SDN_i [3]
    connect \Y \dot_vals [0]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2361.24-2361.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:2361$330
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N5
    connect \B \SDN_i [6]
    connect \Y \dot_vals [1]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2365.24-2365.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:2365$334
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N8
    connect \B \SDN_i [9]
    connect \Y \dot_vals [2]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:2348.3-2355.4"
  cell \bsg_mul_comp42 \c
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \i { \SDN_i [9] \dot_vals }
    connect \s_o \s_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:4937.1-4979.10"
module \bsg_mul_booth_4_block_0000000_0000000_0000000_0000001
  attribute \src "verilog/bsg_multiply_pipelined.v:4953.21-4953.23"
  wire \N0
  attribute \src "verilog/bsg_multiply_pipelined.v:4953.24-4953.26"
  wire \N1
  attribute \src "verilog/bsg_multiply_pipelined.v:4953.27-4953.29"
  wire \N2
  attribute \src "verilog/bsg_multiply_pipelined.v:4953.30-4953.32"
  wire \N3
  attribute \src "verilog/bsg_multiply_pipelined.v:4953.33-4953.35"
  wire \N4
  attribute \src "verilog/bsg_multiply_pipelined.v:4953.36-4953.38"
  wire \N5
  attribute \src "verilog/bsg_multiply_pipelined.v:4953.39-4953.41"
  wire \N6
  attribute \src "verilog/bsg_multiply_pipelined.v:4953.42-4953.44"
  wire \N7
  attribute \src "verilog/bsg_multiply_pipelined.v:4953.45-4953.47"
  wire \N8
  attribute \src "verilog/bsg_multiply_pipelined.v:4947.16-4947.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4951.10-4951.13"
  wire output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:4950.10-4950.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:4949.9-4949.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4954.14-4954.22"
  wire width 3 offset 1 \dot_vals
  attribute \src "verilog/bsg_multiply_pipelined.v:4952.10-4952.13"
  wire output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:4948.15-4948.18"
  wire width 8 input 3 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4968.15-4968.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:4968$467
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [8]
    connect \B \y_i [3]
    connect \Y \N0
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:4969.15-4969.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:4969$468
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [7]
    connect \B \y_i [2]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:4972.15-4972.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:4972$471
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [11]
    connect \B \y_i [5]
    connect \Y \N3
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:4973.15-4973.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:4973$472
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [10]
    connect \B \y_i [4]
    connect \Y \N4
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:4976.15-4976.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:4976$475
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [14]
    connect \B \y_i [7]
    connect \Y \N6
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:4977.15-4977.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:4977$476
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [13]
    connect \B \y_i [6]
    connect \Y \N7
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:4967.15-4967.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:4967$466
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \B \N1
    connect \Y \N2
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:4971.15-4971.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:4971$470
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N3
    connect \B \N4
    connect \Y \N5
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:4975.15-4975.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:4975$474
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N6
    connect \B \N7
    connect \Y \N8
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:4966.24-4966.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:4966$465
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N2
    connect \B \SDN_i [6]
    connect \Y \dot_vals [0]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:4970.24-4970.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:4970$469
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N5
    connect \B \SDN_i [9]
    connect \Y \dot_vals [1]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:4974.24-4974.38"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:4974$473
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N8
    connect \B \SDN_i [12]
    connect \Y \dot_vals [2]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:4957.3-4964.4"
  cell \bsg_mul_comp42 \c
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \i { \dot_vals 1'1 }
    connect \s_o \s_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:5030.1-5068.10"
module \bsg_mul_booth_4_block_0000000_0000000_0000001_0000002
  attribute \src "verilog/bsg_multiply_pipelined.v:5046.21-5046.23"
  wire \N0
  attribute \src "verilog/bsg_multiply_pipelined.v:5046.24-5046.26"
  wire \N1
  attribute \src "verilog/bsg_multiply_pipelined.v:5046.27-5046.29"
  wire \N2
  attribute \src "verilog/bsg_multiply_pipelined.v:5046.30-5046.32"
  wire \N3
  attribute \src "verilog/bsg_multiply_pipelined.v:5046.33-5046.35"
  wire \N4
  attribute \src "verilog/bsg_multiply_pipelined.v:5046.36-5046.38"
  wire \N5
  attribute \src "verilog/bsg_multiply_pipelined.v:5040.16-5040.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5044.10-5044.13"
  wire output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:5043.10-5043.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:5042.9-5042.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5047.14-5047.22"
  wire width 2 offset 2 \dot_vals
  attribute \src "verilog/bsg_multiply_pipelined.v:5045.10-5045.13"
  wire output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:5041.15-5041.18"
  wire width 8 input 3 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5061.15-5061.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:5061$492
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [11]
    connect \B \y_i [5]
    connect \Y \N0
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:5062.15-5062.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:5062$493
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [10]
    connect \B \y_i [4]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:5065.15-5065.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:5065$496
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [14]
    connect \B \y_i [7]
    connect \Y \N3
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:5066.15-5066.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:5066$497
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [13]
    connect \B \y_i [6]
    connect \Y \N4
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:5060.15-5060.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:5060$491
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \B \N1
    connect \Y \N2
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:5064.15-5064.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:5064$495
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N3
    connect \B \N4
    connect \Y \N5
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:5059.24-5059.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:5059$490
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N2
    connect \B \SDN_i [9]
    connect \Y \dot_vals [0]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:5063.24-5063.38"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:5063$494
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N5
    connect \B \SDN_i [12]
    connect \Y \dot_vals [1]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5050.3-5057.4"
  cell \bsg_mul_comp42 \c
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \i { \dot_vals 2'10 }
    connect \s_o \s_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:5115.1-5149.10"
module \bsg_mul_booth_4_block_0000000_0000000_0000003_0000004
  attribute \src "verilog/bsg_multiply_pipelined.v:5131.21-5131.23"
  wire \N0
  attribute \src "verilog/bsg_multiply_pipelined.v:5131.24-5131.26"
  wire \N1
  attribute \src "verilog/bsg_multiply_pipelined.v:5131.27-5131.29"
  wire \N2
  attribute \src "verilog/bsg_multiply_pipelined.v:5125.16-5125.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5129.10-5129.13"
  wire output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:5128.10-5128.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:5127.9-5127.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5132.14-5132.22"
  wire offset 3 \dot_vals
  attribute \src "verilog/bsg_multiply_pipelined.v:5130.10-5130.13"
  wire output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:5126.15-5126.18"
  wire width 8 input 3 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5146.15-5146.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:5146$509
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [14]
    connect \B \y_i [7]
    connect \Y \N0
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:5147.15-5147.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:5147$510
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [13]
    connect \B \y_i [6]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:5145.15-5145.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:5145$508
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \B \N1
    connect \Y \N2
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:5144.24-5144.38"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:5144$507
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N2
    connect \B \SDN_i [12]
    connect \Y \dot_vals
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5135.3-5142.4"
  cell \bsg_mul_comp42 \c
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \i { \dot_vals 3'100 }
    connect \s_o \s_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:4886.1-4933.10"
module \bsg_mul_booth_4_block_0000000_0000001_0000000_0000000
  attribute \src "verilog/bsg_multiply_pipelined.v:4902.21-4902.23"
  wire \N0
  attribute \src "verilog/bsg_multiply_pipelined.v:4902.24-4902.26"
  wire \N1
  attribute \src "verilog/bsg_multiply_pipelined.v:4902.51-4902.54"
  wire \N10
  attribute \src "verilog/bsg_multiply_pipelined.v:4902.55-4902.58"
  wire \N11
  attribute \src "verilog/bsg_multiply_pipelined.v:4902.59-4902.62"
  wire \N12
  attribute \src "verilog/bsg_multiply_pipelined.v:4902.27-4902.29"
  wire \N2
  attribute \src "verilog/bsg_multiply_pipelined.v:4902.30-4902.32"
  wire \N3
  attribute \src "verilog/bsg_multiply_pipelined.v:4902.33-4902.35"
  wire \N4
  attribute \src "verilog/bsg_multiply_pipelined.v:4902.36-4902.38"
  wire \N5
  attribute \src "verilog/bsg_multiply_pipelined.v:4902.39-4902.41"
  wire \N6
  attribute \src "verilog/bsg_multiply_pipelined.v:4902.42-4902.44"
  wire \N7
  attribute \src "verilog/bsg_multiply_pipelined.v:4902.45-4902.47"
  wire \N8
  attribute \src "verilog/bsg_multiply_pipelined.v:4902.48-4902.50"
  wire \N9
  attribute \src "verilog/bsg_multiply_pipelined.v:4896.16-4896.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4900.10-4900.13"
  wire output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:4899.10-4899.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:4898.9-4898.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4903.14-4903.22"
  wire width 4 \dot_vals
  attribute \src "verilog/bsg_multiply_pipelined.v:4901.10-4901.13"
  wire output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:4897.15-4897.18"
  wire width 8 input 3 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4917.15-4917.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:4917$450
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [5]
    connect \B \y_i [1]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:4918.15-4918.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:4918$451
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [4]
    connect \B \y_i [0]
    connect \Y \N2
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:4922.15-4922.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:4922$455
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [8]
    connect \B \y_i [3]
    connect \Y \N4
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:4923.15-4923.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:4923$456
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [7]
    connect \B \y_i [2]
    connect \Y \N5
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:4926.15-4926.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:4926$459
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [11]
    connect \B \y_i [5]
    connect \Y \N7
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:4927.15-4927.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:4927$460
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [10]
    connect \B \y_i [4]
    connect \Y \N8
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:4930.16-4930.34"
  cell $and $and$verilog/bsg_multiply_pipelined.v:4930$463
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [14]
    connect \B \y_i [7]
    connect \Y \N10
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:4931.16-4931.34"
  cell $and $and$verilog/bsg_multiply_pipelined.v:4931$464
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [13]
    connect \B \y_i [6]
    connect \Y \N11
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:4919.24-4919.27"
  cell $not $not$verilog/bsg_multiply_pipelined.v:4919$452
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \Y \dot_vals [0]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:4916.15-4916.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:4916$449
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N1
    connect \B \N2
    connect \Y \N3
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:4921.15-4921.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:4921$454
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N4
    connect \B \N5
    connect \Y \N6
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:4925.15-4925.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:4925$458
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N7
    connect \B \N8
    connect \Y \N9
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:4929.16-4929.25"
  cell $or $or$verilog/bsg_multiply_pipelined.v:4929$462
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N10
    connect \B \N11
    connect \Y \N12
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:4915.15-4915.28"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:4915$448
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N3
    connect \B \SDN_i [3]
    connect \Y \N0
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:4920.24-4920.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:4920$453
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N6
    connect \B \SDN_i [6]
    connect \Y \dot_vals [1]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:4924.24-4924.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:4924$457
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N9
    connect \B \SDN_i [9]
    connect \Y \dot_vals [2]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:4928.24-4928.39"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:4928$461
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N12
    connect \B \SDN_i [12]
    connect \Y \dot_vals [3]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:4906.3-4913.4"
  cell \bsg_mul_comp42 \c
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \i \dot_vals
    connect \s_o \s_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:4983.1-5026.10"
module \bsg_mul_booth_4_block_0000000_0000002_0000001_0000000
  attribute \src "verilog/bsg_multiply_pipelined.v:4999.21-4999.23"
  wire \N0
  attribute \src "verilog/bsg_multiply_pipelined.v:4999.24-4999.26"
  wire \N1
  attribute \src "verilog/bsg_multiply_pipelined.v:4999.27-4999.29"
  wire \N2
  attribute \src "verilog/bsg_multiply_pipelined.v:4999.30-4999.32"
  wire \N3
  attribute \src "verilog/bsg_multiply_pipelined.v:4999.33-4999.35"
  wire \N4
  attribute \src "verilog/bsg_multiply_pipelined.v:4999.36-4999.38"
  wire \N5
  attribute \src "verilog/bsg_multiply_pipelined.v:4999.39-4999.41"
  wire \N6
  attribute \src "verilog/bsg_multiply_pipelined.v:4999.42-4999.44"
  wire \N7
  attribute \src "verilog/bsg_multiply_pipelined.v:4999.45-4999.47"
  wire \N8
  attribute \src "verilog/bsg_multiply_pipelined.v:4999.48-4999.50"
  wire \N9
  attribute \src "verilog/bsg_multiply_pipelined.v:4993.16-4993.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4997.10-4997.13"
  wire output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:4996.10-4996.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:4995.9-4995.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5000.14-5000.22"
  wire width 3 offset 1 \dot_vals
  attribute \src "verilog/bsg_multiply_pipelined.v:4998.10-4998.13"
  wire output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:4994.15-4994.18"
  wire width 8 input 3 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5014.15-5014.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:5014$479
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [8]
    connect \B \y_i [3]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:5015.15-5015.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:5015$480
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [7]
    connect \B \y_i [2]
    connect \Y \N2
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:5019.15-5019.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:5019$484
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [11]
    connect \B \y_i [5]
    connect \Y \N4
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:5020.15-5020.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:5020$485
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [10]
    connect \B \y_i [4]
    connect \Y \N5
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:5023.15-5023.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:5023$488
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [14]
    connect \B \y_i [7]
    connect \Y \N7
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:5024.15-5024.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:5024$489
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [13]
    connect \B \y_i [6]
    connect \Y \N8
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:5016.24-5016.27"
  cell $not $not$verilog/bsg_multiply_pipelined.v:5016$481
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \Y \dot_vals [0]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:5013.15-5013.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:5013$478
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N1
    connect \B \N2
    connect \Y \N3
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:5018.15-5018.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:5018$483
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N4
    connect \B \N5
    connect \Y \N6
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:5022.15-5022.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:5022$487
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N7
    connect \B \N8
    connect \Y \N9
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:5012.15-5012.28"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:5012$477
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N3
    connect \B \SDN_i [6]
    connect \Y \N0
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:5017.24-5017.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:5017$482
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N6
    connect \B \SDN_i [9]
    connect \Y \dot_vals [1]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:5021.24-5021.38"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:5021$486
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N9
    connect \B \SDN_i [12]
    connect \Y \dot_vals [2]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5003.3-5010.4"
  cell \bsg_mul_comp42 \c
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \i { \dot_vals 1'0 }
    connect \s_o \s_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:5072.1-5111.10"
module \bsg_mul_booth_4_block_0000000_0000004_0000003_0000000
  attribute \src "verilog/bsg_multiply_pipelined.v:5088.21-5088.23"
  wire \N0
  attribute \src "verilog/bsg_multiply_pipelined.v:5088.24-5088.26"
  wire \N1
  attribute \src "verilog/bsg_multiply_pipelined.v:5088.27-5088.29"
  wire \N2
  attribute \src "verilog/bsg_multiply_pipelined.v:5088.30-5088.32"
  wire \N3
  attribute \src "verilog/bsg_multiply_pipelined.v:5088.33-5088.35"
  wire \N4
  attribute \src "verilog/bsg_multiply_pipelined.v:5088.36-5088.38"
  wire \N5
  attribute \src "verilog/bsg_multiply_pipelined.v:5088.39-5088.41"
  wire \N6
  attribute \src "verilog/bsg_multiply_pipelined.v:5082.16-5082.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5086.10-5086.13"
  wire output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:5085.10-5085.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:5084.9-5084.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5089.14-5089.22"
  wire width 2 offset 2 \dot_vals
  attribute \src "verilog/bsg_multiply_pipelined.v:5087.10-5087.13"
  wire output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:5083.15-5083.18"
  wire width 8 input 3 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5103.15-5103.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:5103$500
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [11]
    connect \B \y_i [5]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:5104.15-5104.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:5104$501
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [10]
    connect \B \y_i [4]
    connect \Y \N2
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:5108.15-5108.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:5108$505
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [14]
    connect \B \y_i [7]
    connect \Y \N4
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:5109.15-5109.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:5109$506
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [13]
    connect \B \y_i [6]
    connect \Y \N5
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:5105.24-5105.27"
  cell $not $not$verilog/bsg_multiply_pipelined.v:5105$502
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \Y \dot_vals [0]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:5102.15-5102.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:5102$499
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N1
    connect \B \N2
    connect \Y \N3
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:5107.15-5107.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:5107$504
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N4
    connect \B \N5
    connect \Y \N6
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:5101.15-5101.28"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:5101$498
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N3
    connect \B \SDN_i [9]
    connect \Y \N0
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:5106.24-5106.38"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:5106$503
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N6
    connect \B \SDN_i [12]
    connect \Y \dot_vals [1]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5092.3-5099.4"
  cell \bsg_mul_comp42 \c
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \i { \dot_vals 2'00 }
    connect \s_o \s_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:5153.1-5188.10"
module \bsg_mul_booth_4_block_0000000_0000008_0000007_0000000
  attribute \src "verilog/bsg_multiply_pipelined.v:5169.21-5169.23"
  wire \N0
  attribute \src "verilog/bsg_multiply_pipelined.v:5169.24-5169.26"
  wire \N1
  attribute \src "verilog/bsg_multiply_pipelined.v:5169.27-5169.29"
  wire \N2
  attribute \src "verilog/bsg_multiply_pipelined.v:5169.30-5169.32"
  wire \N3
  attribute \src "verilog/bsg_multiply_pipelined.v:5163.16-5163.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5167.10-5167.13"
  wire output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:5166.10-5166.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:5165.9-5165.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5170.14-5170.22"
  wire offset 3 \dot_vals
  attribute \src "verilog/bsg_multiply_pipelined.v:5168.10-5168.13"
  wire output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:5164.15-5164.18"
  wire width 8 input 3 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5184.15-5184.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:5184$513
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [14]
    connect \B \y_i [7]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:5185.15-5185.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:5185$514
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [13]
    connect \B \y_i [6]
    connect \Y \N2
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:5186.24-5186.27"
  cell $not $not$verilog/bsg_multiply_pipelined.v:5186$515
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \Y \dot_vals
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:5183.15-5183.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:5183$512
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N1
    connect \B \N2
    connect \Y \N3
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:5182.15-5182.29"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:5182$511
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N3
    connect \B \SDN_i [12]
    connect \Y \N0
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5173.3-5180.4"
  cell \bsg_mul_comp42 \c
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \i { \dot_vals 3'000 }
    connect \s_o \s_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:2688.1-2734.10"
module \bsg_mul_booth_4_block_000000_000000_000000_000000
  attribute \src "verilog/bsg_multiply_pipelined.v:2704.21-2704.23"
  wire \N0
  attribute \src "verilog/bsg_multiply_pipelined.v:2704.24-2704.26"
  wire \N1
  attribute \src "verilog/bsg_multiply_pipelined.v:2704.51-2704.54"
  wire \N10
  attribute \src "verilog/bsg_multiply_pipelined.v:2704.55-2704.58"
  wire \N11
  attribute \src "verilog/bsg_multiply_pipelined.v:2704.27-2704.29"
  wire \N2
  attribute \src "verilog/bsg_multiply_pipelined.v:2704.30-2704.32"
  wire \N3
  attribute \src "verilog/bsg_multiply_pipelined.v:2704.33-2704.35"
  wire \N4
  attribute \src "verilog/bsg_multiply_pipelined.v:2704.36-2704.38"
  wire \N5
  attribute \src "verilog/bsg_multiply_pipelined.v:2704.39-2704.41"
  wire \N6
  attribute \src "verilog/bsg_multiply_pipelined.v:2704.42-2704.44"
  wire \N7
  attribute \src "verilog/bsg_multiply_pipelined.v:2704.45-2704.47"
  wire \N8
  attribute \src "verilog/bsg_multiply_pipelined.v:2704.48-2704.50"
  wire \N9
  attribute \src "verilog/bsg_multiply_pipelined.v:2698.16-2698.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2702.10-2702.13"
  wire output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2701.10-2701.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2700.9-2700.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2705.14-2705.22"
  wire width 4 \dot_vals
  attribute \src "verilog/bsg_multiply_pipelined.v:2703.10-2703.13"
  wire output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2699.15-2699.18"
  wire width 8 input 3 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2719.15-2719.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2719$352
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [5]
    connect \B \y_i [1]
    connect \Y \N0
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2720.15-2720.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2720$353
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [4]
    connect \B \y_i [0]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2723.15-2723.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2723$356
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [8]
    connect \B \y_i [3]
    connect \Y \N3
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2724.15-2724.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2724$357
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [7]
    connect \B \y_i [2]
    connect \Y \N4
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2727.15-2727.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2727$360
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [11]
    connect \B \y_i [5]
    connect \Y \N6
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2728.15-2728.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2728$361
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [10]
    connect \B \y_i [4]
    connect \Y \N7
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2731.15-2731.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2731$364
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [14]
    connect \B \y_i [7]
    connect \Y \N9
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2732.16-2732.34"
  cell $and $and$verilog/bsg_multiply_pipelined.v:2732$365
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [13]
    connect \B \y_i [6]
    connect \Y \N10
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2718.15-2718.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:2718$351
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \B \N1
    connect \Y \N2
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2722.15-2722.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:2722$355
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N3
    connect \B \N4
    connect \Y \N5
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2726.15-2726.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:2726$359
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N6
    connect \B \N7
    connect \Y \N8
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2730.16-2730.24"
  cell $or $or$verilog/bsg_multiply_pipelined.v:2730$363
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N9
    connect \B \N10
    connect \Y \N11
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2717.24-2717.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:2717$350
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N2
    connect \B \SDN_i [3]
    connect \Y \dot_vals [0]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2721.24-2721.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:2721$354
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N5
    connect \B \SDN_i [6]
    connect \Y \dot_vals [1]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2725.24-2725.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:2725$358
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N8
    connect \B \SDN_i [9]
    connect \Y \dot_vals [2]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:2729.24-2729.39"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:2729$362
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N11
    connect \B \SDN_i [12]
    connect \Y \dot_vals [3]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:2708.3-2715.4"
  cell \bsg_mul_comp42 \c
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \i \dot_vals
    connect \s_o \s_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:1172.1-1210.10"
module \bsg_mul_booth_4_block_000000_000000_000001_000002
  attribute \src "verilog/bsg_multiply_pipelined.v:1188.21-1188.23"
  wire \N0
  attribute \src "verilog/bsg_multiply_pipelined.v:1188.24-1188.26"
  wire \N1
  attribute \src "verilog/bsg_multiply_pipelined.v:1188.27-1188.29"
  wire \N2
  attribute \src "verilog/bsg_multiply_pipelined.v:1188.30-1188.32"
  wire \N3
  attribute \src "verilog/bsg_multiply_pipelined.v:1188.33-1188.35"
  wire \N4
  attribute \src "verilog/bsg_multiply_pipelined.v:1188.36-1188.38"
  wire \N5
  attribute \src "verilog/bsg_multiply_pipelined.v:1182.16-1182.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1186.10-1186.13"
  wire output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:1185.10-1185.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:1184.9-1184.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1189.14-1189.22"
  wire width 2 offset 2 \dot_vals
  attribute \src "verilog/bsg_multiply_pipelined.v:1187.10-1187.13"
  wire output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:1183.15-1183.18"
  wire width 8 input 3 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1203.15-1203.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1203$246
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [11]
    connect \B \y_i [5]
    connect \Y \N0
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1204.15-1204.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1204$247
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [10]
    connect \B \y_i [4]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1207.15-1207.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1207$250
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [14]
    connect \B \y_i [7]
    connect \Y \N3
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1208.15-1208.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1208$251
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [13]
    connect \B \y_i [6]
    connect \Y \N4
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1202.15-1202.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:1202$245
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \B \N1
    connect \Y \N2
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1206.15-1206.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:1206$249
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N3
    connect \B \N4
    connect \Y \N5
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1201.24-1201.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:1201$244
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N2
    connect \B \SDN_i [9]
    connect \Y \dot_vals [0]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1205.24-1205.38"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:1205$248
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N5
    connect \B \SDN_i [12]
    connect \Y \dot_vals [1]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1192.3-1199.4"
  cell \bsg_mul_comp42 \c
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \i { \dot_vals 2'10 }
    connect \s_o \s_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:1257.1-1291.10"
module \bsg_mul_booth_4_block_000000_000000_000003_000004
  attribute \src "verilog/bsg_multiply_pipelined.v:1273.21-1273.23"
  wire \N0
  attribute \src "verilog/bsg_multiply_pipelined.v:1273.24-1273.26"
  wire \N1
  attribute \src "verilog/bsg_multiply_pipelined.v:1273.27-1273.29"
  wire \N2
  attribute \src "verilog/bsg_multiply_pipelined.v:1267.16-1267.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1271.10-1271.13"
  wire output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:1270.10-1270.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:1269.9-1269.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1274.14-1274.22"
  wire offset 3 \dot_vals
  attribute \src "verilog/bsg_multiply_pipelined.v:1272.10-1272.13"
  wire output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:1268.15-1268.18"
  wire width 8 input 3 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1288.15-1288.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1288$263
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [14]
    connect \B \y_i [7]
    connect \Y \N0
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1289.15-1289.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1289$264
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [13]
    connect \B \y_i [6]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1287.15-1287.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:1287$262
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \B \N1
    connect \Y \N2
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1286.24-1286.38"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:1286$261
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N2
    connect \B \SDN_i [12]
    connect \Y \dot_vals
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1277.3-1284.4"
  cell \bsg_mul_comp42 \c
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \i { \dot_vals 3'100 }
    connect \s_o \s_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:1334.1-1363.10"
module \bsg_mul_booth_4_block_000000_000000_000007_000008
  attribute \src "verilog/bsg_multiply_pipelined.v:1344.16-1344.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1348.10-1348.13"
  wire output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:1347.10-1347.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:1346.9-1346.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1349.10-1349.13"
  wire output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:1345.15-1345.18"
  wire width 8 input 3 \y_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1353.3-1360.4"
  cell \bsg_mul_comp42 \c
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \i 4'1000
    connect \s_o \s_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:485.1-527.10"
module \bsg_mul_booth_4_block_000000_000000_000008_000000
  attribute \src "verilog/bsg_multiply_pipelined.v:501.21-501.23"
  wire \N0
  attribute \src "verilog/bsg_multiply_pipelined.v:501.24-501.26"
  wire \N1
  attribute \src "verilog/bsg_multiply_pipelined.v:501.27-501.29"
  wire \N2
  attribute \src "verilog/bsg_multiply_pipelined.v:501.30-501.32"
  wire \N3
  attribute \src "verilog/bsg_multiply_pipelined.v:501.33-501.35"
  wire \N4
  attribute \src "verilog/bsg_multiply_pipelined.v:501.36-501.38"
  wire \N5
  attribute \src "verilog/bsg_multiply_pipelined.v:501.39-501.41"
  wire \N6
  attribute \src "verilog/bsg_multiply_pipelined.v:501.42-501.44"
  wire \N7
  attribute \src "verilog/bsg_multiply_pipelined.v:501.45-501.47"
  wire \N8
  attribute \src "verilog/bsg_multiply_pipelined.v:495.16-495.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:499.10-499.13"
  wire output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:498.10-498.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:497.9-497.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:502.14-502.22"
  wire width 3 \dot_vals
  attribute \src "verilog/bsg_multiply_pipelined.v:500.10-500.13"
  wire output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:496.15-496.18"
  wire width 8 input 3 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:516.15-516.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:516$181
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [5]
    connect \B \y_i [1]
    connect \Y \N0
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:517.15-517.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:517$182
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [4]
    connect \B \y_i [0]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:520.15-520.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:520$185
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [8]
    connect \B \y_i [3]
    connect \Y \N3
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:521.15-521.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:521$186
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [7]
    connect \B \y_i [2]
    connect \Y \N4
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:524.15-524.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:524$189
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [11]
    connect \B \y_i [5]
    connect \Y \N6
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:525.15-525.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:525$190
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [10]
    connect \B \y_i [4]
    connect \Y \N7
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:515.15-515.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:515$180
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \B \N1
    connect \Y \N2
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:519.15-519.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:519$184
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N3
    connect \B \N4
    connect \Y \N5
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:523.15-523.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:523$188
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N6
    connect \B \N7
    connect \Y \N8
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:514.24-514.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:514$179
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N2
    connect \B \SDN_i [3]
    connect \Y \dot_vals [0]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:518.24-518.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:518$183
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N5
    connect \B \SDN_i [6]
    connect \Y \dot_vals [1]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:522.24-522.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:522$187
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N8
    connect \B \SDN_i [9]
    connect \Y \dot_vals [2]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:505.3-512.4"
  cell \bsg_mul_comp42 \c
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \i { 1'0 \dot_vals }
    connect \s_o \s_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:397.1-435.10"
module \bsg_mul_booth_4_block_000000_000000_00000c_000000
  attribute \src "verilog/bsg_multiply_pipelined.v:413.21-413.23"
  wire \N0
  attribute \src "verilog/bsg_multiply_pipelined.v:413.24-413.26"
  wire \N1
  attribute \src "verilog/bsg_multiply_pipelined.v:413.27-413.29"
  wire \N2
  attribute \src "verilog/bsg_multiply_pipelined.v:413.30-413.32"
  wire \N3
  attribute \src "verilog/bsg_multiply_pipelined.v:413.33-413.35"
  wire \N4
  attribute \src "verilog/bsg_multiply_pipelined.v:413.36-413.38"
  wire \N5
  attribute \src "verilog/bsg_multiply_pipelined.v:407.16-407.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:411.10-411.13"
  wire output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:410.10-410.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:409.9-409.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:414.14-414.22"
  wire width 2 \dot_vals
  attribute \src "verilog/bsg_multiply_pipelined.v:412.10-412.13"
  wire output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:408.15-408.18"
  wire width 8 input 3 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:428.15-428.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:428$161
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [5]
    connect \B \y_i [1]
    connect \Y \N0
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:429.15-429.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:429$162
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [4]
    connect \B \y_i [0]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:432.15-432.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:432$165
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [8]
    connect \B \y_i [3]
    connect \Y \N3
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:433.15-433.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:433$166
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [7]
    connect \B \y_i [2]
    connect \Y \N4
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:427.15-427.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:427$160
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \B \N1
    connect \Y \N2
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:431.15-431.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:431$164
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N3
    connect \B \N4
    connect \Y \N5
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:426.24-426.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:426$159
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N2
    connect \B \SDN_i [3]
    connect \Y \dot_vals [0]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:430.24-430.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:430$163
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N5
    connect \B \SDN_i [6]
    connect \Y \dot_vals [1]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:417.3-424.4"
  cell \bsg_mul_comp42 \c
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \i { 2'00 \dot_vals }
    connect \s_o \s_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:317.1-351.10"
module \bsg_mul_booth_4_block_000000_000000_00000e_000000
  attribute \src "verilog/bsg_multiply_pipelined.v:333.21-333.23"
  wire \N0
  attribute \src "verilog/bsg_multiply_pipelined.v:333.24-333.26"
  wire \N1
  attribute \src "verilog/bsg_multiply_pipelined.v:333.27-333.29"
  wire \N2
  attribute \src "verilog/bsg_multiply_pipelined.v:327.16-327.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:331.10-331.13"
  wire output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:330.10-330.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:329.9-329.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:334.14-334.22"
  wire \dot_vals
  attribute \src "verilog/bsg_multiply_pipelined.v:332.10-332.13"
  wire output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:328.15-328.18"
  wire width 8 input 3 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:348.15-348.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:348$149
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [5]
    connect \B \y_i [1]
    connect \Y \N0
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:349.15-349.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:349$150
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [4]
    connect \B \y_i [0]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:347.15-347.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:347$148
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \B \N1
    connect \Y \N2
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:346.24-346.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:346$147
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N2
    connect \B \SDN_i [3]
    connect \Y \dot_vals
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:337.3-344.4"
  cell \bsg_mul_comp42 \c
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \i { 3'000 \dot_vals }
    connect \s_o \s_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:1120.1-1168.10"
module \bsg_mul_booth_4_block_000000_000003_000000_000000
  attribute \src "verilog/bsg_multiply_pipelined.v:1136.21-1136.23"
  wire \N0
  attribute \src "verilog/bsg_multiply_pipelined.v:1136.24-1136.26"
  wire \N1
  attribute \src "verilog/bsg_multiply_pipelined.v:1136.51-1136.54"
  wire \N10
  attribute \src "verilog/bsg_multiply_pipelined.v:1136.55-1136.58"
  wire \N11
  attribute \src "verilog/bsg_multiply_pipelined.v:1136.59-1136.62"
  wire \N12
  attribute \src "verilog/bsg_multiply_pipelined.v:1136.63-1136.66"
  wire \N13
  attribute \src "verilog/bsg_multiply_pipelined.v:1136.27-1136.29"
  wire \N2
  attribute \src "verilog/bsg_multiply_pipelined.v:1136.30-1136.32"
  wire \N3
  attribute \src "verilog/bsg_multiply_pipelined.v:1136.33-1136.35"
  wire \N4
  attribute \src "verilog/bsg_multiply_pipelined.v:1136.36-1136.38"
  wire \N5
  attribute \src "verilog/bsg_multiply_pipelined.v:1136.39-1136.41"
  wire \N6
  attribute \src "verilog/bsg_multiply_pipelined.v:1136.42-1136.44"
  wire \N7
  attribute \src "verilog/bsg_multiply_pipelined.v:1136.45-1136.47"
  wire \N8
  attribute \src "verilog/bsg_multiply_pipelined.v:1136.48-1136.50"
  wire \N9
  attribute \src "verilog/bsg_multiply_pipelined.v:1130.16-1130.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1134.10-1134.13"
  wire output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:1133.10-1133.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:1132.9-1132.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1137.14-1137.22"
  wire width 4 \dot_vals
  attribute \src "verilog/bsg_multiply_pipelined.v:1135.10-1135.13"
  wire output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:1131.15-1131.18"
  wire width 8 input 3 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1151.15-1151.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1151$228
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [5]
    connect \B \y_i [1]
    connect \Y \N2
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1152.15-1152.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1152$229
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [4]
    connect \B \y_i [0]
    connect \Y \N3
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1156.15-1156.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1156$233
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [8]
    connect \B \y_i [3]
    connect \Y \N5
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1157.15-1157.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1157$234
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [7]
    connect \B \y_i [2]
    connect \Y \N6
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1161.15-1161.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1161$238
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [11]
    connect \B \y_i [5]
    connect \Y \N8
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1162.15-1162.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1162$239
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [10]
    connect \B \y_i [4]
    connect \Y \N9
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1165.16-1165.34"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1165$242
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [14]
    connect \B \y_i [7]
    connect \Y \N11
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1166.16-1166.34"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1166$243
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [13]
    connect \B \y_i [6]
    connect \Y \N12
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1153.24-1153.27"
  cell $not $not$verilog/bsg_multiply_pipelined.v:1153$230
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \Y \dot_vals [0]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1158.24-1158.27"
  cell $not $not$verilog/bsg_multiply_pipelined.v:1158$235
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N1
    connect \Y \dot_vals [1]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1150.15-1150.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:1150$227
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N2
    connect \B \N3
    connect \Y \N4
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1155.15-1155.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:1155$232
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N5
    connect \B \N6
    connect \Y \N7
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1160.16-1160.23"
  cell $or $or$verilog/bsg_multiply_pipelined.v:1160$237
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N8
    connect \B \N9
    connect \Y \N10
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1164.16-1164.25"
  cell $or $or$verilog/bsg_multiply_pipelined.v:1164$241
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N11
    connect \B \N12
    connect \Y \N13
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1149.15-1149.28"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:1149$226
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N4
    connect \B \SDN_i [3]
    connect \Y \N0
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1154.15-1154.28"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:1154$231
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N7
    connect \B \SDN_i [6]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1159.24-1159.38"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:1159$236
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N10
    connect \B \SDN_i [9]
    connect \Y \dot_vals [2]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1163.24-1163.39"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:1163$240
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N13
    connect \B \SDN_i [12]
    connect \Y \dot_vals [3]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1140.3-1147.4"
  cell \bsg_mul_comp42 \c
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \i \dot_vals
    connect \s_o \s_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:1214.1-1253.10"
module \bsg_mul_booth_4_block_000000_000004_000003_000000
  attribute \src "verilog/bsg_multiply_pipelined.v:1230.21-1230.23"
  wire \N0
  attribute \src "verilog/bsg_multiply_pipelined.v:1230.24-1230.26"
  wire \N1
  attribute \src "verilog/bsg_multiply_pipelined.v:1230.27-1230.29"
  wire \N2
  attribute \src "verilog/bsg_multiply_pipelined.v:1230.30-1230.32"
  wire \N3
  attribute \src "verilog/bsg_multiply_pipelined.v:1230.33-1230.35"
  wire \N4
  attribute \src "verilog/bsg_multiply_pipelined.v:1230.36-1230.38"
  wire \N5
  attribute \src "verilog/bsg_multiply_pipelined.v:1230.39-1230.41"
  wire \N6
  attribute \src "verilog/bsg_multiply_pipelined.v:1224.16-1224.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1228.10-1228.13"
  wire output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:1227.10-1227.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:1226.9-1226.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1231.14-1231.22"
  wire width 2 offset 2 \dot_vals
  attribute \src "verilog/bsg_multiply_pipelined.v:1229.10-1229.13"
  wire output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:1225.15-1225.18"
  wire width 8 input 3 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1245.15-1245.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1245$254
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [11]
    connect \B \y_i [5]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1246.15-1246.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1246$255
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [10]
    connect \B \y_i [4]
    connect \Y \N2
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1250.15-1250.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1250$259
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [14]
    connect \B \y_i [7]
    connect \Y \N4
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1251.15-1251.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1251$260
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [13]
    connect \B \y_i [6]
    connect \Y \N5
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1247.24-1247.27"
  cell $not $not$verilog/bsg_multiply_pipelined.v:1247$256
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \Y \dot_vals [0]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1244.15-1244.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:1244$253
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N1
    connect \B \N2
    connect \Y \N3
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1249.15-1249.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:1249$258
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N4
    connect \B \N5
    connect \Y \N6
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1243.15-1243.28"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:1243$252
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N3
    connect \B \SDN_i [9]
    connect \Y \N0
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1248.24-1248.38"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:1248$257
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N6
    connect \B \SDN_i [12]
    connect \Y \dot_vals [1]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1234.3-1241.4"
  cell \bsg_mul_comp42 \c
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \i { \dot_vals 2'00 }
    connect \s_o \s_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:1295.1-1330.10"
module \bsg_mul_booth_4_block_000000_000008_000007_000000
  attribute \src "verilog/bsg_multiply_pipelined.v:1311.21-1311.23"
  wire \N0
  attribute \src "verilog/bsg_multiply_pipelined.v:1311.24-1311.26"
  wire \N1
  attribute \src "verilog/bsg_multiply_pipelined.v:1311.27-1311.29"
  wire \N2
  attribute \src "verilog/bsg_multiply_pipelined.v:1311.30-1311.32"
  wire \N3
  attribute \src "verilog/bsg_multiply_pipelined.v:1305.16-1305.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1309.10-1309.13"
  wire output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:1308.10-1308.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:1307.9-1307.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1312.14-1312.22"
  wire offset 3 \dot_vals
  attribute \src "verilog/bsg_multiply_pipelined.v:1310.10-1310.13"
  wire output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:1306.15-1306.18"
  wire width 8 input 3 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1326.15-1326.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1326$267
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [14]
    connect \B \y_i [7]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1327.15-1327.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1327$268
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [13]
    connect \B \y_i [6]
    connect \Y \N2
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1328.24-1328.27"
  cell $not $not$verilog/bsg_multiply_pipelined.v:1328$269
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \Y \dot_vals
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1325.15-1325.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:1325$266
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N1
    connect \B \N2
    connect \Y \N3
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1324.15-1324.29"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:1324$265
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N3
    connect \B \SDN_i [12]
    connect \Y \N0
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1315.3-1322.4"
  cell \bsg_mul_comp42 \c
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \i { \dot_vals 3'000 }
    connect \s_o \s_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:279.1-313.10"
module \bsg_mul_booth_4_block_000002_000000_00000c_000000
  attribute \src "verilog/bsg_multiply_pipelined.v:295.21-295.23"
  wire \N0
  attribute \src "verilog/bsg_multiply_pipelined.v:295.24-295.26"
  wire \N1
  attribute \src "verilog/bsg_multiply_pipelined.v:295.27-295.29"
  wire \N2
  attribute \src "verilog/bsg_multiply_pipelined.v:289.16-289.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:293.10-293.13"
  wire output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:292.10-292.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:291.9-291.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:296.14-296.22"
  wire \dot_vals
  attribute \src "verilog/bsg_multiply_pipelined.v:294.10-294.13"
  wire output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:290.15-290.18"
  wire width 8 input 3 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:310.15-310.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:310$145
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [5]
    connect \B \y_i [1]
    connect \Y \N0
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:311.15-311.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:311$146
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [4]
    connect \B \y_i [0]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:309.15-309.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:309$144
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \B \N1
    connect \Y \N2
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:308.24-308.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:308$143
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N2
    connect \B \SDN_i [3]
    connect \Y \dot_vals
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:299.3-306.4"
  cell \bsg_mul_comp42 \c
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \i { 2'00 \SDN_i [3] \dot_vals }
    connect \s_o \s_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:355.1-393.10"
module \bsg_mul_booth_4_block_000004_000000_000008_000000
  attribute \src "verilog/bsg_multiply_pipelined.v:371.21-371.23"
  wire \N0
  attribute \src "verilog/bsg_multiply_pipelined.v:371.24-371.26"
  wire \N1
  attribute \src "verilog/bsg_multiply_pipelined.v:371.27-371.29"
  wire \N2
  attribute \src "verilog/bsg_multiply_pipelined.v:371.30-371.32"
  wire \N3
  attribute \src "verilog/bsg_multiply_pipelined.v:371.33-371.35"
  wire \N4
  attribute \src "verilog/bsg_multiply_pipelined.v:371.36-371.38"
  wire \N5
  attribute \src "verilog/bsg_multiply_pipelined.v:365.16-365.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:369.10-369.13"
  wire output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:368.10-368.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:367.9-367.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:372.14-372.22"
  wire width 2 \dot_vals
  attribute \src "verilog/bsg_multiply_pipelined.v:370.10-370.13"
  wire output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:366.15-366.18"
  wire width 8 input 3 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:386.15-386.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:386$153
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [5]
    connect \B \y_i [1]
    connect \Y \N0
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:387.15-387.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:387$154
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [4]
    connect \B \y_i [0]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:390.15-390.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:390$157
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [8]
    connect \B \y_i [3]
    connect \Y \N3
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:391.15-391.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:391$158
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [7]
    connect \B \y_i [2]
    connect \Y \N4
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:385.15-385.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:385$152
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \B \N1
    connect \Y \N2
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:389.15-389.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:389$156
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N3
    connect \B \N4
    connect \Y \N5
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:384.24-384.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:384$151
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N2
    connect \B \SDN_i [3]
    connect \Y \dot_vals [0]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:388.24-388.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:388$155
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N5
    connect \B \SDN_i [6]
    connect \Y \dot_vals [1]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:375.3-382.4"
  cell \bsg_mul_comp42 \c
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \i { 1'0 \SDN_i [6] \dot_vals }
    connect \s_o \s_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:439.1-481.10"
module \bsg_mul_booth_4_block_000008_000000_000000_000000
  attribute \src "verilog/bsg_multiply_pipelined.v:455.21-455.23"
  wire \N0
  attribute \src "verilog/bsg_multiply_pipelined.v:455.24-455.26"
  wire \N1
  attribute \src "verilog/bsg_multiply_pipelined.v:455.27-455.29"
  wire \N2
  attribute \src "verilog/bsg_multiply_pipelined.v:455.30-455.32"
  wire \N3
  attribute \src "verilog/bsg_multiply_pipelined.v:455.33-455.35"
  wire \N4
  attribute \src "verilog/bsg_multiply_pipelined.v:455.36-455.38"
  wire \N5
  attribute \src "verilog/bsg_multiply_pipelined.v:455.39-455.41"
  wire \N6
  attribute \src "verilog/bsg_multiply_pipelined.v:455.42-455.44"
  wire \N7
  attribute \src "verilog/bsg_multiply_pipelined.v:455.45-455.47"
  wire \N8
  attribute \src "verilog/bsg_multiply_pipelined.v:449.16-449.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:453.10-453.13"
  wire output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:452.10-452.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:451.9-451.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:456.14-456.22"
  wire width 3 \dot_vals
  attribute \src "verilog/bsg_multiply_pipelined.v:454.10-454.13"
  wire output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:450.15-450.18"
  wire width 8 input 3 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:470.15-470.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:470$169
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [5]
    connect \B \y_i [1]
    connect \Y \N0
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:471.15-471.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:471$170
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [4]
    connect \B \y_i [0]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:474.15-474.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:474$173
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [8]
    connect \B \y_i [3]
    connect \Y \N3
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:475.15-475.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:475$174
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [7]
    connect \B \y_i [2]
    connect \Y \N4
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:478.15-478.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:478$177
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [11]
    connect \B \y_i [5]
    connect \Y \N6
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:479.15-479.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:479$178
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [10]
    connect \B \y_i [4]
    connect \Y \N7
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:469.15-469.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:469$168
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \B \N1
    connect \Y \N2
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:473.15-473.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:473$172
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N3
    connect \B \N4
    connect \Y \N5
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:477.15-477.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:477$176
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N6
    connect \B \N7
    connect \Y \N8
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:468.24-468.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:468$167
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N2
    connect \B \SDN_i [3]
    connect \Y \dot_vals [0]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:472.24-472.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:472$171
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N5
    connect \B \SDN_i [6]
    connect \Y \dot_vals [1]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:476.24-476.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:476$175
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N8
    connect \B \SDN_i [9]
    connect \Y \dot_vals [2]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:459.3-466.4"
  cell \bsg_mul_comp42 \c
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \i { \SDN_i [9] \dot_vals }
    connect \s_o \s_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:945.1-991.10"
module \bsg_mul_booth_4_block_00000_00000_00000_00000
  attribute \src "verilog/bsg_multiply_pipelined.v:961.21-961.23"
  wire \N0
  attribute \src "verilog/bsg_multiply_pipelined.v:961.24-961.26"
  wire \N1
  attribute \src "verilog/bsg_multiply_pipelined.v:961.51-961.54"
  wire \N10
  attribute \src "verilog/bsg_multiply_pipelined.v:961.55-961.58"
  wire \N11
  attribute \src "verilog/bsg_multiply_pipelined.v:961.27-961.29"
  wire \N2
  attribute \src "verilog/bsg_multiply_pipelined.v:961.30-961.32"
  wire \N3
  attribute \src "verilog/bsg_multiply_pipelined.v:961.33-961.35"
  wire \N4
  attribute \src "verilog/bsg_multiply_pipelined.v:961.36-961.38"
  wire \N5
  attribute \src "verilog/bsg_multiply_pipelined.v:961.39-961.41"
  wire \N6
  attribute \src "verilog/bsg_multiply_pipelined.v:961.42-961.44"
  wire \N7
  attribute \src "verilog/bsg_multiply_pipelined.v:961.45-961.47"
  wire \N8
  attribute \src "verilog/bsg_multiply_pipelined.v:961.48-961.50"
  wire \N9
  attribute \src "verilog/bsg_multiply_pipelined.v:955.16-955.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:959.10-959.13"
  wire output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:958.10-958.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:957.9-957.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:962.14-962.22"
  wire width 4 \dot_vals
  attribute \src "verilog/bsg_multiply_pipelined.v:960.10-960.13"
  wire output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:956.15-956.18"
  wire width 8 input 3 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:976.15-976.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:976$209
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [5]
    connect \B \y_i [1]
    connect \Y \N0
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:977.15-977.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:977$210
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [4]
    connect \B \y_i [0]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:980.15-980.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:980$213
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [8]
    connect \B \y_i [3]
    connect \Y \N3
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:981.15-981.32"
  cell $and $and$verilog/bsg_multiply_pipelined.v:981$214
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [7]
    connect \B \y_i [2]
    connect \Y \N4
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:984.15-984.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:984$217
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [11]
    connect \B \y_i [5]
    connect \Y \N6
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:985.15-985.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:985$218
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [10]
    connect \B \y_i [4]
    connect \Y \N7
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:988.15-988.33"
  cell $and $and$verilog/bsg_multiply_pipelined.v:988$221
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [14]
    connect \B \y_i [7]
    connect \Y \N9
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:989.16-989.34"
  cell $and $and$verilog/bsg_multiply_pipelined.v:989$222
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [13]
    connect \B \y_i [6]
    connect \Y \N10
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:975.15-975.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:975$208
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \B \N1
    connect \Y \N2
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:979.15-979.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:979$212
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N3
    connect \B \N4
    connect \Y \N5
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:983.15-983.22"
  cell $or $or$verilog/bsg_multiply_pipelined.v:983$216
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N6
    connect \B \N7
    connect \Y \N8
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:987.16-987.24"
  cell $or $or$verilog/bsg_multiply_pipelined.v:987$220
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N9
    connect \B \N10
    connect \Y \N11
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:974.24-974.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:974$207
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N2
    connect \B \SDN_i [3]
    connect \Y \dot_vals [0]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:978.24-978.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:978$211
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N5
    connect \B \SDN_i [6]
    connect \Y \dot_vals [1]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:982.24-982.37"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:982$215
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N8
    connect \B \SDN_i [9]
    connect \Y \dot_vals [2]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:986.24-986.39"
  cell $xor $xor$verilog/bsg_multiply_pipelined.v:986$219
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N11
    connect \B \SDN_i [12]
    connect \Y \dot_vals [3]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:965.3-972.4"
  cell \bsg_mul_comp42 \c
    connect \c_o \c_o
    connect \cl_o \cl_o
    connect \cr_i \cr_i
    connect \i \dot_vals
    connect \s_o \s_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:995.1-1075.10"
module \bsg_mul_booth_4_block_rep_00000005_00000_00000_00000_00000
  attribute \src "verilog/bsg_multiply_pipelined.v:1005.16-1005.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1007.16-1007.19"
  wire width 5 output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:1013.14-1013.22"
  wire width 4 offset 1 \ci_local
  attribute \src "verilog/bsg_multiply_pipelined.v:1010.10-1010.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:1009.9-1009.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1008.16-1008.19"
  wire width 5 output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:1006.16-1006.23"
  wire width 40 input 3 \y_vec_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1016.3-1024.4"
  cell \bsg_mul_booth_4_block_00000_00000_00000_00000 \rof_0__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [0]
    connect \cl_o \ci_local [0]
    connect \cr_i \cr_i
    connect \s_o \s_o [0]
    connect \y_i \y_vec_i [7:0]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1028.3-1036.4"
  cell \bsg_mul_booth_4_block_00000_00000_00000_00000 \rof_1__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [1]
    connect \cl_o \ci_local [1]
    connect \cr_i \ci_local [0]
    connect \s_o \s_o [1]
    connect \y_i \y_vec_i [15:8]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1040.3-1048.4"
  cell \bsg_mul_booth_4_block_00000_00000_00000_00000 \rof_2__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [2]
    connect \cl_o \ci_local [2]
    connect \cr_i \ci_local [1]
    connect \s_o \s_o [2]
    connect \y_i \y_vec_i [23:16]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1052.3-1060.4"
  cell \bsg_mul_booth_4_block_00000_00000_00000_00000 \rof_3__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [3]
    connect \cl_o \ci_local [3]
    connect \cr_i \ci_local [2]
    connect \s_o \s_o [3]
    connect \y_i \y_vec_i [31:24]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1064.3-1072.4"
  cell \bsg_mul_booth_4_block_00000_00000_00000_00000 \rof_4__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [4]
    connect \cl_o \cl_o
    connect \cr_i \ci_local [3]
    connect \s_o \s_o [4]
    connect \y_i \y_vec_i [39:32]
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:2738.1-2830.10"
module \bsg_mul_booth_4_block_rep_00000006_000000_000000_000000_000000
  attribute \src "verilog/bsg_multiply_pipelined.v:2748.16-2748.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2750.16-2750.19"
  wire width 6 output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2756.14-2756.22"
  wire width 5 offset 1 \ci_local
  attribute \src "verilog/bsg_multiply_pipelined.v:2753.10-2753.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2752.9-2752.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2751.16-2751.19"
  wire width 6 output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2749.16-2749.23"
  wire width 48 input 3 \y_vec_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:2759.3-2767.4"
  cell \bsg_mul_booth_4_block_000000_000000_000000_000000 \rof_0__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [0]
    connect \cl_o \ci_local [0]
    connect \cr_i \cr_i
    connect \s_o \s_o [0]
    connect \y_i \y_vec_i [7:0]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:2771.3-2779.4"
  cell \bsg_mul_booth_4_block_000000_000000_000000_000000 \rof_1__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [1]
    connect \cl_o \ci_local [1]
    connect \cr_i \ci_local [0]
    connect \s_o \s_o [1]
    connect \y_i \y_vec_i [15:8]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:2783.3-2791.4"
  cell \bsg_mul_booth_4_block_000000_000000_000000_000000 \rof_2__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [2]
    connect \cl_o \ci_local [2]
    connect \cr_i \ci_local [1]
    connect \s_o \s_o [2]
    connect \y_i \y_vec_i [23:16]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:2795.3-2803.4"
  cell \bsg_mul_booth_4_block_000000_000000_000000_000000 \rof_3__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [3]
    connect \cl_o \ci_local [3]
    connect \cr_i \ci_local [2]
    connect \s_o \s_o [3]
    connect \y_i \y_vec_i [31:24]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:2807.3-2815.4"
  cell \bsg_mul_booth_4_block_000000_000000_000000_000000 \rof_4__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [4]
    connect \cl_o \ci_local [4]
    connect \cr_i \ci_local [3]
    connect \s_o \s_o [4]
    connect \y_i \y_vec_i [39:32]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:2819.3-2827.4"
  cell \bsg_mul_booth_4_block_000000_000000_000000_000000 \rof_5__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [5]
    connect \cl_o \cl_o
    connect \cr_i \ci_local [4]
    connect \s_o \s_o [5]
    connect \y_i \y_vec_i [47:40]
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:1367.1-1459.10"
module \bsg_mul_booth_4_block_rep_00000006_000000_080403_773310_804020
  attribute \src "verilog/bsg_multiply_pipelined.v:1377.16-1377.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1379.16-1379.19"
  wire width 6 output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:1385.14-1385.22"
  wire width 5 offset 1 \ci_local
  attribute \src "verilog/bsg_multiply_pipelined.v:1382.10-1382.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:1381.9-1381.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1380.16-1380.19"
  wire width 6 output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:1378.16-1378.23"
  wire width 48 input 3 \y_vec_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1388.3-1396.4"
  cell \bsg_mul_booth_4_block_000000_000003_000000_000000 \rof_0__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [0]
    connect \cl_o \ci_local [0]
    connect \cr_i \cr_i
    connect \s_o \s_o [0]
    connect \y_i \y_vec_i [7:0]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1400.3-1408.4"
  cell \bsg_mul_booth_4_block_000000_000000_000001_000002 \rof_1__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [1]
    connect \cl_o \ci_local [1]
    connect \cr_i \ci_local [0]
    connect \s_o \s_o [1]
    connect \y_i \y_vec_i [15:8]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1412.3-1420.4"
  cell \bsg_mul_booth_4_block_000000_000004_000003_000000 \rof_2__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [2]
    connect \cl_o \ci_local [2]
    connect \cr_i \ci_local [1]
    connect \s_o \s_o [2]
    connect \y_i \y_vec_i [23:16]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1424.3-1432.4"
  cell \bsg_mul_booth_4_block_000000_000000_000003_000004 \rof_3__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [3]
    connect \cl_o \ci_local [3]
    connect \cr_i \ci_local [2]
    connect \s_o \s_o [3]
    connect \y_i \y_vec_i [31:24]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1436.3-1444.4"
  cell \bsg_mul_booth_4_block_000000_000008_000007_000000 \rof_4__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [4]
    connect \cl_o \ci_local [4]
    connect \cr_i \ci_local [3]
    connect \s_o \s_o [4]
    connect \y_i \y_vec_i [39:32]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1448.3-1456.4"
  cell \bsg_mul_booth_4_block_000000_000000_000007_000008 \rof_5__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [5]
    connect \cl_o \cl_o
    connect \cr_i \ci_local [4]
    connect \s_o \s_o [5]
    connect \y_i \y_vec_i [47:40]
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:531.1-623.10"
module \bsg_mul_booth_4_block_rep_00000006_080402_000000_80c8ec_000000
  attribute \src "verilog/bsg_multiply_pipelined.v:541.16-541.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:543.16-543.19"
  wire width 6 output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:549.14-549.22"
  wire width 5 offset 1 \ci_local
  attribute \src "verilog/bsg_multiply_pipelined.v:546.10-546.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:545.9-545.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:544.16-544.19"
  wire width 6 output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:542.16-542.23"
  wire width 48 input 3 \y_vec_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:552.3-560.4"
  cell \bsg_mul_booth_4_block_000002_000000_00000c_000000 \rof_0__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [0]
    connect \cl_o \ci_local [0]
    connect \cr_i \cr_i
    connect \s_o \s_o [0]
    connect \y_i \y_vec_i [7:0]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:564.3-572.4"
  cell \bsg_mul_booth_4_block_000000_000000_00000e_000000 \rof_1__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [1]
    connect \cl_o \ci_local [1]
    connect \cr_i \ci_local [0]
    connect \s_o \s_o [1]
    connect \y_i \y_vec_i [15:8]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:576.3-584.4"
  cell \bsg_mul_booth_4_block_000004_000000_000008_000000 \rof_2__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [2]
    connect \cl_o \ci_local [2]
    connect \cr_i \ci_local [1]
    connect \s_o \s_o [2]
    connect \y_i \y_vec_i [23:16]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:588.3-596.4"
  cell \bsg_mul_booth_4_block_000000_000000_00000c_000000 \rof_3__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [3]
    connect \cl_o \ci_local [3]
    connect \cr_i \ci_local [2]
    connect \s_o \s_o [3]
    connect \y_i \y_vec_i [31:24]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:600.3-608.4"
  cell \bsg_mul_booth_4_block_000008_000000_000000_000000 \rof_4__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [4]
    connect \cl_o \ci_local [4]
    connect \cr_i \ci_local [3]
    connect \s_o \s_o [4]
    connect \y_i \y_vec_i [39:32]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:612.3-620.4"
  cell \bsg_mul_booth_4_block_000000_000000_000008_000000 \rof_5__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [5]
    connect \cl_o \cl_o
    connect \cr_i \ci_local [4]
    connect \s_o \s_o [5]
    connect \y_i \y_vec_i [47:40]
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:5192.1-5296.10"
module \bsg_mul_booth_4_block_rep_00000007_0000000_8040201_7331100_0402010
  attribute \src "verilog/bsg_multiply_pipelined.v:5202.16-5202.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5204.16-5204.19"
  wire width 7 output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:5210.14-5210.22"
  wire width 6 offset 1 \ci_local
  attribute \src "verilog/bsg_multiply_pipelined.v:5207.10-5207.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:5206.9-5206.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5205.16-5205.19"
  wire width 7 output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:5203.16-5203.23"
  wire width 56 input 3 \y_vec_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5213.3-5221.4"
  cell \bsg_mul_booth_4_block_0000000_0000001_0000000_0000000 \rof_0__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [0]
    connect \cl_o \ci_local [0]
    connect \cr_i \cr_i
    connect \s_o \s_o [0]
    connect \y_i \y_vec_i [7:0]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5225.3-5233.4"
  cell \bsg_mul_booth_4_block_0000000_0000000_0000000_0000001 \rof_1__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [1]
    connect \cl_o \ci_local [1]
    connect \cr_i \ci_local [0]
    connect \s_o \s_o [1]
    connect \y_i \y_vec_i [15:8]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5237.3-5245.4"
  cell \bsg_mul_booth_4_block_0000000_0000002_0000001_0000000 \rof_2__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [2]
    connect \cl_o \ci_local [2]
    connect \cr_i \ci_local [1]
    connect \s_o \s_o [2]
    connect \y_i \y_vec_i [23:16]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5249.3-5257.4"
  cell \bsg_mul_booth_4_block_0000000_0000000_0000001_0000002 \rof_3__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [3]
    connect \cl_o \ci_local [3]
    connect \cr_i \ci_local [2]
    connect \s_o \s_o [3]
    connect \y_i \y_vec_i [31:24]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5261.3-5269.4"
  cell \bsg_mul_booth_4_block_0000000_0000004_0000003_0000000 \rof_4__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [4]
    connect \cl_o \ci_local [4]
    connect \cr_i \ci_local [3]
    connect \s_o \s_o [4]
    connect \y_i \y_vec_i [39:32]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5273.3-5281.4"
  cell \bsg_mul_booth_4_block_0000000_0000000_0000003_0000004 \rof_5__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [5]
    connect \cl_o \ci_local [5]
    connect \cr_i \ci_local [4]
    connect \s_o \s_o [5]
    connect \y_i \y_vec_i [47:40]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5285.3-5293.4"
  cell \bsg_mul_booth_4_block_0000000_0000008_0000007_0000000 \rof_6__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [6]
    connect \cl_o \cl_o
    connect \cr_i \ci_local [5]
    connect \s_o \s_o [6]
    connect \y_i \y_vec_i [55:48]
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:714.1-830.10"
module \bsg_mul_booth_4_block_rep_00000008_00000000_00000000_00000000_00000000
  attribute \src "verilog/bsg_multiply_pipelined.v:724.16-724.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:726.16-726.19"
  wire width 8 output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:732.14-732.22"
  wire width 7 offset 1 \ci_local
  attribute \src "verilog/bsg_multiply_pipelined.v:729.10-729.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:728.9-728.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:727.16-727.19"
  wire width 8 output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:725.16-725.23"
  wire width 64 input 3 \y_vec_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:735.3-743.4"
  cell \bsg_mul_booth_4_block_00000000_00000000_00000000_00000000 \rof_0__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [0]
    connect \cl_o \ci_local [0]
    connect \cr_i \cr_i
    connect \s_o \s_o [0]
    connect \y_i \y_vec_i [7:0]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:747.3-755.4"
  cell \bsg_mul_booth_4_block_00000000_00000000_00000000_00000000 \rof_1__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [1]
    connect \cl_o \ci_local [1]
    connect \cr_i \ci_local [0]
    connect \s_o \s_o [1]
    connect \y_i \y_vec_i [15:8]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:759.3-767.4"
  cell \bsg_mul_booth_4_block_00000000_00000000_00000000_00000000 \rof_2__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [2]
    connect \cl_o \ci_local [2]
    connect \cr_i \ci_local [1]
    connect \s_o \s_o [2]
    connect \y_i \y_vec_i [23:16]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:771.3-779.4"
  cell \bsg_mul_booth_4_block_00000000_00000000_00000000_00000000 \rof_3__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [3]
    connect \cl_o \ci_local [3]
    connect \cr_i \ci_local [2]
    connect \s_o \s_o [3]
    connect \y_i \y_vec_i [31:24]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:783.3-791.4"
  cell \bsg_mul_booth_4_block_00000000_00000000_00000000_00000000 \rof_4__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [4]
    connect \cl_o \ci_local [4]
    connect \cr_i \ci_local [3]
    connect \s_o \s_o [4]
    connect \y_i \y_vec_i [39:32]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:795.3-803.4"
  cell \bsg_mul_booth_4_block_00000000_00000000_00000000_00000000 \rof_5__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [5]
    connect \cl_o \ci_local [5]
    connect \cr_i \ci_local [4]
    connect \s_o \s_o [5]
    connect \y_i \y_vec_i [47:40]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:807.3-815.4"
  cell \bsg_mul_booth_4_block_00000000_00000000_00000000_00000000 \rof_6__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [6]
    connect \cl_o \ci_local [6]
    connect \cr_i \ci_local [5]
    connect \s_o \s_o [6]
    connect \y_i \y_vec_i [55:48]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:819.3-827.4"
  cell \bsg_mul_booth_4_block_00000000_00000000_00000000_00000000 \rof_7__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [7]
    connect \cl_o \cl_o
    connect \cr_i \ci_local [6]
    connect \s_o \s_o [7]
    connect \y_i \y_vec_i [63:56]
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:3212.1-3328.10"
module \bsg_mul_booth_4_block_rep_00000008_00000000_08040201_77331100_80402010
  attribute \src "verilog/bsg_multiply_pipelined.v:3222.16-3222.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:3224.16-3224.19"
  wire width 8 output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:3230.14-3230.22"
  wire width 7 offset 1 \ci_local
  attribute \src "verilog/bsg_multiply_pipelined.v:3227.10-3227.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:3226.9-3226.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:3225.16-3225.19"
  wire width 8 output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:3223.16-3223.23"
  wire width 64 input 3 \y_vec_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3233.3-3241.4"
  cell \bsg_mul_booth_4_block_00000000_00000001_00000000_00000000 \rof_0__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [0]
    connect \cl_o \ci_local [0]
    connect \cr_i \cr_i
    connect \s_o \s_o [0]
    connect \y_i \y_vec_i [7:0]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3245.3-3253.4"
  cell \bsg_mul_booth_4_block_00000000_00000000_00000000_00000001 \rof_1__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [1]
    connect \cl_o \ci_local [1]
    connect \cr_i \ci_local [0]
    connect \s_o \s_o [1]
    connect \y_i \y_vec_i [15:8]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3257.3-3265.4"
  cell \bsg_mul_booth_4_block_00000000_00000002_00000001_00000000 \rof_2__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [2]
    connect \cl_o \ci_local [2]
    connect \cr_i \ci_local [1]
    connect \s_o \s_o [2]
    connect \y_i \y_vec_i [23:16]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3269.3-3277.4"
  cell \bsg_mul_booth_4_block_00000000_00000000_00000001_00000002 \rof_3__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [3]
    connect \cl_o \ci_local [3]
    connect \cr_i \ci_local [2]
    connect \s_o \s_o [3]
    connect \y_i \y_vec_i [31:24]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3281.3-3289.4"
  cell \bsg_mul_booth_4_block_00000000_00000004_00000003_00000000 \rof_4__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [4]
    connect \cl_o \ci_local [4]
    connect \cr_i \ci_local [3]
    connect \s_o \s_o [4]
    connect \y_i \y_vec_i [39:32]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3293.3-3301.4"
  cell \bsg_mul_booth_4_block_00000000_00000000_00000003_00000004 \rof_5__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [5]
    connect \cl_o \ci_local [5]
    connect \cr_i \ci_local [4]
    connect \s_o \s_o [5]
    connect \y_i \y_vec_i [47:40]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3305.3-3313.4"
  cell \bsg_mul_booth_4_block_00000000_00000008_00000007_00000000 \rof_6__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [6]
    connect \cl_o \ci_local [6]
    connect \cr_i \ci_local [5]
    connect \s_o \s_o [6]
    connect \y_i \y_vec_i [55:48]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3317.3-3325.4"
  cell \bsg_mul_booth_4_block_00000000_00000000_00000007_00000008 \rof_7__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [7]
    connect \cl_o \cl_o
    connect \cr_i \ci_local [6]
    connect \s_o \s_o [7]
    connect \y_i \y_vec_i [63:56]
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:2420.1-2536.10"
module \bsg_mul_booth_4_block_rep_00000008_08040201_00000000_80c8ecfe_00000000
  attribute \src "verilog/bsg_multiply_pipelined.v:2430.16-2430.21"
  wire width 15 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2432.16-2432.19"
  wire width 8 output 5 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2438.14-2438.22"
  wire width 7 offset 1 \ci_local
  attribute \src "verilog/bsg_multiply_pipelined.v:2435.10-2435.14"
  wire output 4 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2434.9-2434.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2433.16-2433.19"
  wire width 8 output 6 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2431.16-2431.23"
  wire width 64 input 3 \y_vec_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:2441.3-2449.4"
  cell \bsg_mul_booth_4_block_00000001_00000000_0000000e_00000000 \rof_0__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [0]
    connect \cl_o \ci_local [0]
    connect \cr_i \cr_i
    connect \s_o \s_o [0]
    connect \y_i \y_vec_i [7:0]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:2453.3-2461.4"
  cell \bsg_mul_booth_4_block_00000000_00000000_0000000f_00000000 \rof_1__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [1]
    connect \cl_o \ci_local [1]
    connect \cr_i \ci_local [0]
    connect \s_o \s_o [1]
    connect \y_i \y_vec_i [15:8]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:2465.3-2473.4"
  cell \bsg_mul_booth_4_block_00000002_00000000_0000000c_00000000 \rof_2__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [2]
    connect \cl_o \ci_local [2]
    connect \cr_i \ci_local [1]
    connect \s_o \s_o [2]
    connect \y_i \y_vec_i [23:16]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:2477.3-2485.4"
  cell \bsg_mul_booth_4_block_00000000_00000000_0000000e_00000000 \rof_3__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [3]
    connect \cl_o \ci_local [3]
    connect \cr_i \ci_local [2]
    connect \s_o \s_o [3]
    connect \y_i \y_vec_i [31:24]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:2489.3-2497.4"
  cell \bsg_mul_booth_4_block_00000004_00000000_00000008_00000000 \rof_4__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [4]
    connect \cl_o \ci_local [4]
    connect \cr_i \ci_local [3]
    connect \s_o \s_o [4]
    connect \y_i \y_vec_i [39:32]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:2501.3-2509.4"
  cell \bsg_mul_booth_4_block_00000000_00000000_0000000c_00000000 \rof_5__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [5]
    connect \cl_o \ci_local [5]
    connect \cr_i \ci_local [4]
    connect \s_o \s_o [5]
    connect \y_i \y_vec_i [47:40]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:2513.3-2521.4"
  cell \bsg_mul_booth_4_block_00000008_00000000_00000000_00000000 \rof_6__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [6]
    connect \cl_o \ci_local [6]
    connect \cr_i \ci_local [5]
    connect \s_o \s_o [6]
    connect \y_i \y_vec_i [55:48]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:2525.3-2533.4"
  cell \bsg_mul_booth_4_block_00000000_00000000_00000008_00000000 \rof_7__b4b
    connect \SDN_i \SDN_i
    connect \c_o \c_o [7]
    connect \cl_o \cl_o
    connect \cr_i \ci_local [6]
    connect \s_o \s_o [7]
    connect \y_i \y_vec_i [63:56]
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:237.1-275.10"
module \bsg_mul_comp42
  attribute \src "verilog/bsg_multiply_pipelined.v:249.10-249.13"
  wire output 4 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:248.10-248.14"
  wire output 3 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:247.9-247.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:246.15-246.16"
  wire width 4 input 1 \i
  attribute \src "verilog/bsg_multiply_pipelined.v:250.10-250.13"
  wire output 5 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:251.21-251.24"
  wire \tmp
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:254.3-261.4"
  cell \bsg_mul_csa \csa_1
    connect \c_o \cl_o
    connect \s_o \tmp
    connect \x_i \i [0]
    connect \y_i \i [1]
    connect \z_i \i [2]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:265.3-272.4"
  cell \bsg_mul_csa \csa_2
    connect \c_o \c_o
    connect \s_o \s_o
    connect \x_i \i [3]
    connect \y_i \tmp
    connect \z_i \cr_i
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:3592.1-3665.10"
module \bsg_mul_comp42_rep_0000000000000005
  attribute \src "verilog/bsg_multiply_pipelined.v:3602.16-3602.19"
  wire width 5 output 4 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:3608.14-3608.22"
  wire width 4 offset 1 \ci_local
  attribute \src "verilog/bsg_multiply_pipelined.v:3605.10-3605.14"
  wire output 3 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:3604.9-3604.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:3601.16-3601.17"
  wire width 20 input 1 \i
  attribute \src "verilog/bsg_multiply_pipelined.v:3603.16-3603.19"
  wire width 5 output 5 \s_o
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3611.3-3618.4"
  cell \bsg_mul_comp42 \rof_0__c
    connect \c_o \c_o [0]
    connect \cl_o \ci_local [0]
    connect \cr_i \cr_i
    connect \i { \i [15] \i [10] \i [5] \i [0] }
    connect \s_o \s_o [0]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3622.3-3629.4"
  cell \bsg_mul_comp42 \rof_1__c
    connect \c_o \c_o [1]
    connect \cl_o \ci_local [1]
    connect \cr_i \ci_local [0]
    connect \i { \i [16] \i [11] \i [6] \i [1] }
    connect \s_o \s_o [1]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3633.3-3640.4"
  cell \bsg_mul_comp42 \rof_2__c
    connect \c_o \c_o [2]
    connect \cl_o \ci_local [2]
    connect \cr_i \ci_local [1]
    connect \i { \i [17] \i [12] \i [7] \i [2] }
    connect \s_o \s_o [2]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3644.3-3651.4"
  cell \bsg_mul_comp42 \rof_3__c
    connect \c_o \c_o [3]
    connect \cl_o \ci_local [3]
    connect \cr_i \ci_local [2]
    connect \i { \i [18] \i [13] \i [8] \i [3] }
    connect \s_o \s_o [3]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3655.3-3662.4"
  cell \bsg_mul_comp42 \rof_4__c
    connect \c_o \c_o [4]
    connect \cl_o \cl_o
    connect \cr_i \ci_local [3]
    connect \i { \i [19] \i [14] \i [9] \i [4] }
    connect \s_o \s_o [4]
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:3669.1-3753.10"
module \bsg_mul_comp42_rep_0000000000000006
  attribute \src "verilog/bsg_multiply_pipelined.v:3679.16-3679.19"
  wire width 6 output 4 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:3685.14-3685.22"
  wire width 5 offset 1 \ci_local
  attribute \src "verilog/bsg_multiply_pipelined.v:3682.10-3682.14"
  wire output 3 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:3681.9-3681.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:3678.16-3678.17"
  wire width 24 input 1 \i
  attribute \src "verilog/bsg_multiply_pipelined.v:3680.16-3680.19"
  wire width 6 output 5 \s_o
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3688.3-3695.4"
  cell \bsg_mul_comp42 \rof_0__c
    connect \c_o \c_o [0]
    connect \cl_o \ci_local [0]
    connect \cr_i \cr_i
    connect \i { \i [18] \i [12] \i [6] \i [0] }
    connect \s_o \s_o [0]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3699.3-3706.4"
  cell \bsg_mul_comp42 \rof_1__c
    connect \c_o \c_o [1]
    connect \cl_o \ci_local [1]
    connect \cr_i \ci_local [0]
    connect \i { \i [19] \i [13] \i [7] \i [1] }
    connect \s_o \s_o [1]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3710.3-3717.4"
  cell \bsg_mul_comp42 \rof_2__c
    connect \c_o \c_o [2]
    connect \cl_o \ci_local [2]
    connect \cr_i \ci_local [1]
    connect \i { \i [20] \i [14] \i [8] \i [2] }
    connect \s_o \s_o [2]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3721.3-3728.4"
  cell \bsg_mul_comp42 \rof_3__c
    connect \c_o \c_o [3]
    connect \cl_o \ci_local [3]
    connect \cr_i \ci_local [2]
    connect \i { \i [21] \i [15] \i [9] \i [3] }
    connect \s_o \s_o [3]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3732.3-3739.4"
  cell \bsg_mul_comp42 \rof_4__c
    connect \c_o \c_o [4]
    connect \cl_o \ci_local [4]
    connect \cr_i \ci_local [3]
    connect \i { \i [22] \i [16] \i [10] \i [4] }
    connect \s_o \s_o [4]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3743.3-3750.4"
  cell \bsg_mul_comp42 \rof_5__c
    connect \c_o \c_o [5]
    connect \cl_o \cl_o
    connect \cr_i \ci_local [4]
    connect \i { \i [23] \i [17] \i [11] \i [5] }
    connect \s_o \s_o [5]
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:3757.1-3852.10"
module \bsg_mul_comp42_rep_0000000000000007
  attribute \src "verilog/bsg_multiply_pipelined.v:3767.16-3767.19"
  wire width 7 output 4 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:3773.14-3773.22"
  wire width 6 offset 1 \ci_local
  attribute \src "verilog/bsg_multiply_pipelined.v:3770.10-3770.14"
  wire output 3 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:3769.9-3769.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:3766.16-3766.17"
  wire width 28 input 1 \i
  attribute \src "verilog/bsg_multiply_pipelined.v:3768.16-3768.19"
  wire width 7 output 5 \s_o
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3776.3-3783.4"
  cell \bsg_mul_comp42 \rof_0__c
    connect \c_o \c_o [0]
    connect \cl_o \ci_local [0]
    connect \cr_i \cr_i
    connect \i { \i [21] \i [14] \i [7] \i [0] }
    connect \s_o \s_o [0]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3787.3-3794.4"
  cell \bsg_mul_comp42 \rof_1__c
    connect \c_o \c_o [1]
    connect \cl_o \ci_local [1]
    connect \cr_i \ci_local [0]
    connect \i { \i [22] \i [15] \i [8] \i [1] }
    connect \s_o \s_o [1]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3798.3-3805.4"
  cell \bsg_mul_comp42 \rof_2__c
    connect \c_o \c_o [2]
    connect \cl_o \ci_local [2]
    connect \cr_i \ci_local [1]
    connect \i { \i [23] \i [16] \i [9] \i [2] }
    connect \s_o \s_o [2]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3809.3-3816.4"
  cell \bsg_mul_comp42 \rof_3__c
    connect \c_o \c_o [3]
    connect \cl_o \ci_local [3]
    connect \cr_i \ci_local [2]
    connect \i { \i [24] \i [17] \i [10] \i [3] }
    connect \s_o \s_o [3]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3820.3-3827.4"
  cell \bsg_mul_comp42 \rof_4__c
    connect \c_o \c_o [4]
    connect \cl_o \ci_local [4]
    connect \cr_i \ci_local [3]
    connect \i { \i [25] \i [18] \i [11] \i [4] }
    connect \s_o \s_o [4]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3831.3-3838.4"
  cell \bsg_mul_comp42 \rof_5__c
    connect \c_o \c_o [5]
    connect \cl_o \ci_local [5]
    connect \cr_i \ci_local [4]
    connect \i { \i [26] \i [19] \i [12] \i [5] }
    connect \s_o \s_o [5]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3842.3-3849.4"
  cell \bsg_mul_comp42 \rof_6__c
    connect \c_o \c_o [6]
    connect \cl_o \cl_o
    connect \cr_i \ci_local [5]
    connect \i { \i [27] \i [20] \i [13] \i [6] }
    connect \s_o \s_o [6]
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:3482.1-3588.10"
module \bsg_mul_comp42_rep_0000000000000008
  attribute \src "verilog/bsg_multiply_pipelined.v:3492.16-3492.19"
  wire width 8 output 4 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:3498.14-3498.22"
  wire width 7 offset 1 \ci_local
  attribute \src "verilog/bsg_multiply_pipelined.v:3495.10-3495.14"
  wire output 3 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:3494.9-3494.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:3491.16-3491.17"
  wire width 32 input 1 \i
  attribute \src "verilog/bsg_multiply_pipelined.v:3493.16-3493.19"
  wire width 8 output 5 \s_o
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3501.3-3508.4"
  cell \bsg_mul_comp42 \rof_0__c
    connect \c_o \c_o [0]
    connect \cl_o \ci_local [0]
    connect \cr_i \cr_i
    connect \i { \i [24] \i [16] \i [8] \i [0] }
    connect \s_o \s_o [0]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3512.3-3519.4"
  cell \bsg_mul_comp42 \rof_1__c
    connect \c_o \c_o [1]
    connect \cl_o \ci_local [1]
    connect \cr_i \ci_local [0]
    connect \i { \i [25] \i [17] \i [9] \i [1] }
    connect \s_o \s_o [1]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3523.3-3530.4"
  cell \bsg_mul_comp42 \rof_2__c
    connect \c_o \c_o [2]
    connect \cl_o \ci_local [2]
    connect \cr_i \ci_local [1]
    connect \i { \i [26] \i [18] \i [10] \i [2] }
    connect \s_o \s_o [2]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3534.3-3541.4"
  cell \bsg_mul_comp42 \rof_3__c
    connect \c_o \c_o [3]
    connect \cl_o \ci_local [3]
    connect \cr_i \ci_local [2]
    connect \i { \i [27] \i [19] \i [11] \i [3] }
    connect \s_o \s_o [3]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3545.3-3552.4"
  cell \bsg_mul_comp42 \rof_4__c
    connect \c_o \c_o [4]
    connect \cl_o \ci_local [4]
    connect \cr_i \ci_local [3]
    connect \i { \i [28] \i [20] \i [12] \i [4] }
    connect \s_o \s_o [4]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3556.3-3563.4"
  cell \bsg_mul_comp42 \rof_5__c
    connect \c_o \c_o [5]
    connect \cl_o \ci_local [5]
    connect \cr_i \ci_local [4]
    connect \i { \i [29] \i [21] \i [13] \i [5] }
    connect \s_o \s_o [5]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3567.3-3574.4"
  cell \bsg_mul_comp42 \rof_6__c
    connect \c_o \c_o [6]
    connect \cl_o \ci_local [6]
    connect \cr_i \ci_local [5]
    connect \i { \i [30] \i [22] \i [14] \i [6] }
    connect \s_o \s_o [6]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3578.3-3585.4"
  cell \bsg_mul_comp42 \rof_7__c
    connect \c_o \c_o [7]
    connect \cl_o \cl_o
    connect \cr_i \ci_local [6]
    connect \i { \i [31] \i [23] \i [15] \i [7] }
    connect \s_o \s_o [7]
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:1849.1-1922.10"
module \bsg_mul_comp42_rep_00000000000005
  attribute \src "verilog/bsg_multiply_pipelined.v:1859.16-1859.19"
  wire width 5 output 4 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:1865.14-1865.22"
  wire width 4 offset 1 \ci_local
  attribute \src "verilog/bsg_multiply_pipelined.v:1862.10-1862.14"
  wire output 3 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:1861.9-1861.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1858.16-1858.17"
  wire width 20 input 1 \i
  attribute \src "verilog/bsg_multiply_pipelined.v:1860.16-1860.19"
  wire width 5 output 5 \s_o
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1868.3-1875.4"
  cell \bsg_mul_comp42 \rof_0__c
    connect \c_o \c_o [0]
    connect \cl_o \ci_local [0]
    connect \cr_i \cr_i
    connect \i { \i [15] \i [10] \i [5] \i [0] }
    connect \s_o \s_o [0]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1879.3-1886.4"
  cell \bsg_mul_comp42 \rof_1__c
    connect \c_o \c_o [1]
    connect \cl_o \ci_local [1]
    connect \cr_i \ci_local [0]
    connect \i { \i [16] \i [11] \i [6] \i [1] }
    connect \s_o \s_o [1]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1890.3-1897.4"
  cell \bsg_mul_comp42 \rof_2__c
    connect \c_o \c_o [2]
    connect \cl_o \ci_local [2]
    connect \cr_i \ci_local [1]
    connect \i { \i [17] \i [12] \i [7] \i [2] }
    connect \s_o \s_o [2]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1901.3-1908.4"
  cell \bsg_mul_comp42 \rof_3__c
    connect \c_o \c_o [3]
    connect \cl_o \ci_local [3]
    connect \cr_i \ci_local [2]
    connect \i { \i [18] \i [13] \i [8] \i [3] }
    connect \s_o \s_o [3]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1912.3-1919.4"
  cell \bsg_mul_comp42 \rof_4__c
    connect \c_o \c_o [4]
    connect \cl_o \cl_o
    connect \cr_i \ci_local [3]
    connect \i { \i [19] \i [14] \i [9] \i [4] }
    connect \s_o \s_o [4]
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:1926.1-2010.10"
module \bsg_mul_comp42_rep_00000000000006
  attribute \src "verilog/bsg_multiply_pipelined.v:1936.16-1936.19"
  wire width 6 output 4 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:1942.14-1942.22"
  wire width 5 offset 1 \ci_local
  attribute \src "verilog/bsg_multiply_pipelined.v:1939.10-1939.14"
  wire output 3 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:1938.9-1938.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1935.16-1935.17"
  wire width 24 input 1 \i
  attribute \src "verilog/bsg_multiply_pipelined.v:1937.16-1937.19"
  wire width 6 output 5 \s_o
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1945.3-1952.4"
  cell \bsg_mul_comp42 \rof_0__c
    connect \c_o \c_o [0]
    connect \cl_o \ci_local [0]
    connect \cr_i \cr_i
    connect \i { \i [18] \i [12] \i [6] \i [0] }
    connect \s_o \s_o [0]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1956.3-1963.4"
  cell \bsg_mul_comp42 \rof_1__c
    connect \c_o \c_o [1]
    connect \cl_o \ci_local [1]
    connect \cr_i \ci_local [0]
    connect \i { \i [19] \i [13] \i [7] \i [1] }
    connect \s_o \s_o [1]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1967.3-1974.4"
  cell \bsg_mul_comp42 \rof_2__c
    connect \c_o \c_o [2]
    connect \cl_o \ci_local [2]
    connect \cr_i \ci_local [1]
    connect \i { \i [20] \i [14] \i [8] \i [2] }
    connect \s_o \s_o [2]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1978.3-1985.4"
  cell \bsg_mul_comp42 \rof_3__c
    connect \c_o \c_o [3]
    connect \cl_o \ci_local [3]
    connect \cr_i \ci_local [2]
    connect \i { \i [21] \i [15] \i [9] \i [3] }
    connect \s_o \s_o [3]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1989.3-1996.4"
  cell \bsg_mul_comp42 \rof_4__c
    connect \c_o \c_o [4]
    connect \cl_o \ci_local [4]
    connect \cr_i \ci_local [3]
    connect \i { \i [22] \i [16] \i [10] \i [4] }
    connect \s_o \s_o [4]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:2000.3-2007.4"
  cell \bsg_mul_comp42 \rof_5__c
    connect \c_o \c_o [5]
    connect \cl_o \cl_o
    connect \cr_i \ci_local [4]
    connect \i { \i [23] \i [17] \i [11] \i [5] }
    connect \s_o \s_o [5]
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:4588.1-4683.10"
module \bsg_mul_comp42_rep_00000000000007
  attribute \src "verilog/bsg_multiply_pipelined.v:4598.16-4598.19"
  wire width 7 output 4 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:4604.14-4604.22"
  wire width 6 offset 1 \ci_local
  attribute \src "verilog/bsg_multiply_pipelined.v:4601.10-4601.14"
  wire output 3 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:4600.9-4600.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4597.16-4597.17"
  wire width 28 input 1 \i
  attribute \src "verilog/bsg_multiply_pipelined.v:4599.16-4599.19"
  wire width 7 output 5 \s_o
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:4607.3-4614.4"
  cell \bsg_mul_comp42 \rof_0__c
    connect \c_o \c_o [0]
    connect \cl_o \ci_local [0]
    connect \cr_i \cr_i
    connect \i { \i [21] \i [14] \i [7] \i [0] }
    connect \s_o \s_o [0]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:4618.3-4625.4"
  cell \bsg_mul_comp42 \rof_1__c
    connect \c_o \c_o [1]
    connect \cl_o \ci_local [1]
    connect \cr_i \ci_local [0]
    connect \i { \i [22] \i [15] \i [8] \i [1] }
    connect \s_o \s_o [1]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:4629.3-4636.4"
  cell \bsg_mul_comp42 \rof_2__c
    connect \c_o \c_o [2]
    connect \cl_o \ci_local [2]
    connect \cr_i \ci_local [1]
    connect \i { \i [23] \i [16] \i [9] \i [2] }
    connect \s_o \s_o [2]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:4640.3-4647.4"
  cell \bsg_mul_comp42 \rof_3__c
    connect \c_o \c_o [3]
    connect \cl_o \ci_local [3]
    connect \cr_i \ci_local [2]
    connect \i { \i [24] \i [17] \i [10] \i [3] }
    connect \s_o \s_o [3]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:4651.3-4658.4"
  cell \bsg_mul_comp42 \rof_4__c
    connect \c_o \c_o [4]
    connect \cl_o \ci_local [4]
    connect \cr_i \ci_local [3]
    connect \i { \i [25] \i [18] \i [11] \i [4] }
    connect \s_o \s_o [4]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:4662.3-4669.4"
  cell \bsg_mul_comp42 \rof_5__c
    connect \c_o \c_o [5]
    connect \cl_o \ci_local [5]
    connect \cr_i \ci_local [4]
    connect \i { \i [26] \i [19] \i [12] \i [5] }
    connect \s_o \s_o [5]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:4673.3-4680.4"
  cell \bsg_mul_comp42 \rof_6__c
    connect \c_o \c_o [6]
    connect \cl_o \cl_o
    connect \cr_i \ci_local [5]
    connect \i { \i [27] \i [20] \i [13] \i [6] }
    connect \s_o \s_o [6]
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:1739.1-1845.10"
module \bsg_mul_comp42_rep_00000000000008
  attribute \src "verilog/bsg_multiply_pipelined.v:1749.16-1749.19"
  wire width 8 output 4 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:1755.14-1755.22"
  wire width 7 offset 1 \ci_local
  attribute \src "verilog/bsg_multiply_pipelined.v:1752.10-1752.14"
  wire output 3 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:1751.9-1751.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1748.16-1748.17"
  wire width 32 input 1 \i
  attribute \src "verilog/bsg_multiply_pipelined.v:1750.16-1750.19"
  wire width 8 output 5 \s_o
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1758.3-1765.4"
  cell \bsg_mul_comp42 \rof_0__c
    connect \c_o \c_o [0]
    connect \cl_o \ci_local [0]
    connect \cr_i \cr_i
    connect \i { \i [24] \i [16] \i [8] \i [0] }
    connect \s_o \s_o [0]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1769.3-1776.4"
  cell \bsg_mul_comp42 \rof_1__c
    connect \c_o \c_o [1]
    connect \cl_o \ci_local [1]
    connect \cr_i \ci_local [0]
    connect \i { \i [25] \i [17] \i [9] \i [1] }
    connect \s_o \s_o [1]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1780.3-1787.4"
  cell \bsg_mul_comp42 \rof_2__c
    connect \c_o \c_o [2]
    connect \cl_o \ci_local [2]
    connect \cr_i \ci_local [1]
    connect \i { \i [26] \i [18] \i [10] \i [2] }
    connect \s_o \s_o [2]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1791.3-1798.4"
  cell \bsg_mul_comp42 \rof_3__c
    connect \c_o \c_o [3]
    connect \cl_o \ci_local [3]
    connect \cr_i \ci_local [2]
    connect \i { \i [27] \i [19] \i [11] \i [3] }
    connect \s_o \s_o [3]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1802.3-1809.4"
  cell \bsg_mul_comp42 \rof_4__c
    connect \c_o \c_o [4]
    connect \cl_o \ci_local [4]
    connect \cr_i \ci_local [3]
    connect \i { \i [28] \i [20] \i [12] \i [4] }
    connect \s_o \s_o [4]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1813.3-1820.4"
  cell \bsg_mul_comp42 \rof_5__c
    connect \c_o \c_o [5]
    connect \cl_o \ci_local [5]
    connect \cr_i \ci_local [4]
    connect \i { \i [29] \i [21] \i [13] \i [5] }
    connect \s_o \s_o [5]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1824.3-1831.4"
  cell \bsg_mul_comp42 \rof_6__c
    connect \c_o \c_o [6]
    connect \cl_o \ci_local [6]
    connect \cr_i \ci_local [5]
    connect \i { \i [30] \i [22] \i [14] \i [6] }
    connect \s_o \s_o [6]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1835.3-1842.4"
  cell \bsg_mul_comp42 \rof_7__c
    connect \c_o \c_o [7]
    connect \cl_o \cl_o
    connect \cr_i \ci_local [6]
    connect \i { \i [31] \i [23] \i [15] \i [7] }
    connect \s_o \s_o [7]
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:4687.1-4771.10"
module \bsg_mul_comp42_rep_rep_6_42_2a231b130d0800
  attribute \src "verilog/bsg_multiply_pipelined.v:4697.17-4697.20"
  wire width 42 output 4 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:4703.14-4703.21"
  wire width 5 offset 1 \carries
  attribute \src "verilog/bsg_multiply_pipelined.v:4700.10-4700.14"
  wire output 3 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:4699.9-4699.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:4696.17-4696.18"
  wire width 168 input 1 \i
  attribute \src "verilog/bsg_multiply_pipelined.v:4698.17-4698.20"
  wire width 42 output 5 \s_o
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:4706.3-4713.4"
  cell \bsg_mul_comp42_rep_00000000000008 \rof_0__cr
    connect \c_o \c_o [7:0]
    connect \cl_o \carries [0]
    connect \cr_i \cr_i
    connect \i { \i [133:126] \i [91:84] \i [49:42] \i [7:0] }
    connect \s_o \s_o [7:0]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:4717.3-4724.4"
  cell \bsg_mul_comp42_rep_00000000000005 \rof_1__cr
    connect \c_o \c_o [12:8]
    connect \cl_o \carries [1]
    connect \cr_i \carries [0]
    connect \i { \i [138:134] \i [96:92] \i [54:50] \i [12:8] }
    connect \s_o \s_o [12:8]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:4728.3-4735.4"
  cell \bsg_mul_comp42_rep_00000000000006 \rof_2__cr
    connect \c_o \c_o [18:13]
    connect \cl_o \carries [2]
    connect \cr_i \carries [1]
    connect \i { \i [144:139] \i [102:97] \i [60:55] \i [18:13] }
    connect \s_o \s_o [18:13]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:4739.3-4746.4"
  cell \bsg_mul_comp42_rep_00000000000008 \rof_3__cr
    connect \c_o \c_o [26:19]
    connect \cl_o \carries [3]
    connect \cr_i \carries [2]
    connect \i { \i [152:145] \i [110:103] \i [68:61] \i [26:19] }
    connect \s_o \s_o [26:19]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:4750.3-4757.4"
  cell \bsg_mul_comp42_rep_00000000000008 \rof_4__cr
    connect \c_o \c_o [34:27]
    connect \cl_o \carries [4]
    connect \cr_i \carries [3]
    connect \i { \i [160:153] \i [118:111] \i [76:69] \i [34:27] }
    connect \s_o \s_o [34:27]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:4761.3-4768.4"
  cell \bsg_mul_comp42_rep_00000000000007 \rof_5__cr
    connect \c_o \c_o [41:35]
    connect \cl_o \cl_o
    connect \cr_i \carries [4]
    connect \i { \i [167:161] \i [125:119] \i [83:77] \i [41:35] }
    connect \s_o \s_o [41:35]
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:2014.1-2098.10"
module \bsg_mul_comp42_rep_rep_6_43_2b231d18100800
  attribute \src "verilog/bsg_multiply_pipelined.v:2024.17-2024.20"
  wire width 43 output 4 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2030.14-2030.21"
  wire width 5 offset 1 \carries
  attribute \src "verilog/bsg_multiply_pipelined.v:2027.10-2027.14"
  wire output 3 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:2026.9-2026.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:2023.17-2023.18"
  wire width 172 input 1 \i
  attribute \src "verilog/bsg_multiply_pipelined.v:2025.17-2025.20"
  wire width 43 output 5 \s_o
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:2033.3-2040.4"
  cell \bsg_mul_comp42_rep_00000000000008 \rof_0__cr
    connect \c_o \c_o [7:0]
    connect \cl_o \carries [0]
    connect \cr_i \cr_i
    connect \i { \i [136:129] \i [93:86] \i [50:43] \i [7:0] }
    connect \s_o \s_o [7:0]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:2044.3-2051.4"
  cell \bsg_mul_comp42_rep_00000000000008 \rof_1__cr
    connect \c_o \c_o [15:8]
    connect \cl_o \carries [1]
    connect \cr_i \carries [0]
    connect \i { \i [144:137] \i [101:94] \i [58:51] \i [15:8] }
    connect \s_o \s_o [15:8]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:2055.3-2062.4"
  cell \bsg_mul_comp42_rep_00000000000008 \rof_2__cr
    connect \c_o \c_o [23:16]
    connect \cl_o \carries [2]
    connect \cr_i \carries [1]
    connect \i { \i [152:145] \i [109:102] \i [66:59] \i [23:16] }
    connect \s_o \s_o [23:16]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:2066.3-2073.4"
  cell \bsg_mul_comp42_rep_00000000000005 \rof_3__cr
    connect \c_o \c_o [28:24]
    connect \cl_o \carries [3]
    connect \cr_i \carries [2]
    connect \i { \i [157:153] \i [114:110] \i [71:67] \i [28:24] }
    connect \s_o \s_o [28:24]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:2077.3-2084.4"
  cell \bsg_mul_comp42_rep_00000000000006 \rof_4__cr
    connect \c_o \c_o [34:29]
    connect \cl_o \carries [4]
    connect \cr_i \carries [3]
    connect \i { \i [163:158] \i [120:115] \i [77:72] \i [34:29] }
    connect \s_o \s_o [34:29]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:2088.3-2095.4"
  cell \bsg_mul_comp42_rep_00000000000008 \rof_5__cr
    connect \c_o \c_o [42:35]
    connect \cl_o \cl_o
    connect \cr_i \carries [4]
    connect \i { \i [171:164] \i [128:121] \i [85:78] \i [42:35] }
    connect \s_o \s_o [42:35]
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:3856.1-3951.10"
module \bsg_mul_comp42_rep_rep_7_50_322b231b15100800
  attribute \src "verilog/bsg_multiply_pipelined.v:3866.17-3866.20"
  wire width 50 output 4 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:3872.14-3872.21"
  wire width 6 offset 1 \carries
  attribute \src "verilog/bsg_multiply_pipelined.v:3869.10-3869.14"
  wire output 3 \cl_o
  attribute \src "verilog/bsg_multiply_pipelined.v:3868.9-3868.13"
  wire input 2 \cr_i
  attribute \src "verilog/bsg_multiply_pipelined.v:3865.17-3865.18"
  wire width 200 input 1 \i
  attribute \src "verilog/bsg_multiply_pipelined.v:3867.17-3867.20"
  wire width 50 output 5 \s_o
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3875.3-3882.4"
  cell \bsg_mul_comp42_rep_0000000000000008 \rof_0__cr
    connect \c_o \c_o [7:0]
    connect \cl_o \carries [0]
    connect \cr_i \cr_i
    connect \i { \i [157:150] \i [107:100] \i [57:50] \i [7:0] }
    connect \s_o \s_o [7:0]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3886.3-3893.4"
  cell \bsg_mul_comp42_rep_0000000000000008 \rof_1__cr
    connect \c_o \c_o [15:8]
    connect \cl_o \carries [1]
    connect \cr_i \carries [0]
    connect \i { \i [165:158] \i [115:108] \i [65:58] \i [15:8] }
    connect \s_o \s_o [15:8]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3897.3-3904.4"
  cell \bsg_mul_comp42_rep_0000000000000005 \rof_2__cr
    connect \c_o \c_o [20:16]
    connect \cl_o \carries [2]
    connect \cr_i \carries [1]
    connect \i { \i [170:166] \i [120:116] \i [70:66] \i [20:16] }
    connect \s_o \s_o [20:16]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3908.3-3915.4"
  cell \bsg_mul_comp42_rep_0000000000000006 \rof_3__cr
    connect \c_o \c_o [26:21]
    connect \cl_o \carries [3]
    connect \cr_i \carries [2]
    connect \i { \i [176:171] \i [126:121] \i [76:71] \i [26:21] }
    connect \s_o \s_o [26:21]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3919.3-3926.4"
  cell \bsg_mul_comp42_rep_0000000000000008 \rof_4__cr
    connect \c_o \c_o [34:27]
    connect \cl_o \carries [4]
    connect \cr_i \carries [3]
    connect \i { \i [184:177] \i [134:127] \i [84:77] \i [34:27] }
    connect \s_o \s_o [34:27]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3930.3-3937.4"
  cell \bsg_mul_comp42_rep_0000000000000008 \rof_5__cr
    connect \c_o \c_o [42:35]
    connect \cl_o \carries [5]
    connect \cr_i \carries [4]
    connect \i { \i [192:185] \i [142:135] \i [92:85] \i [42:35] }
    connect \s_o \s_o [42:35]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:3941.3-3948.4"
  cell \bsg_mul_comp42_rep_0000000000000007 \rof_6__cr
    connect \c_o \c_o [49:43]
    connect \cl_o \cl_o
    connect \cr_i \carries [5]
    connect \i { \i [199:193] \i [149:143] \i [99:93] \i [49:43] }
    connect \s_o \s_o [49:43]
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:215.1-233.10"
module \bsg_mul_csa
  attribute \src "verilog/bsg_multiply_pipelined.v:229.16-229.18"
  wire \N0
  attribute \src "verilog/bsg_multiply_pipelined.v:229.19-229.21"
  wire \N1
  attribute \src "verilog/bsg_multiply_pipelined.v:227.10-227.13"
  wire output 4 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:228.10-228.13"
  wire output 5 \s_o
  attribute \src "verilog/bsg_multiply_pipelined.v:224.9-224.12"
  wire input 1 \x_i
  attribute \src "verilog/bsg_multiply_pipelined.v:225.9-225.12"
  wire input 2 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:226.9-226.12"
  wire input 3 \z_i
  attribute \src "verilog/bsg_multiply_pipelined.v:230.23-230.32"
  cell $add $add$verilog/bsg_multiply_pipelined.v:230$141
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \x_i
    connect \B \y_i
    connect \Y { \N1 \N0 }
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:231.25-231.41"
  cell $add $add$verilog/bsg_multiply_pipelined.v:231$142
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A { \N1 \N0 }
    connect \B \z_i
    connect \Y { \c_o \s_o }
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:5575.1-5965.10"
module \bsg_mul_csa_rep_34_5_221b130b0500_1
  attribute \src "verilog/bsg_multiply_pipelined.v:5584.16-5584.19"
  wire width 34 input 1 \a_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5585.16-5585.19"
  wire width 34 input 2 \b_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5586.16-5586.19"
  wire width 34 input 3 \c_i
  attribute \src "verilog/bsg_multiply_pipelined.v:5587.17-5587.20"
  wire width 34 output 4 \c_o
  attribute \src "verilog/bsg_multiply_pipelined.v:5588.17-5588.20"
  wire width 34 output 5 \s_o
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5592.3-5599.4"
  cell \bsg_mul_csa \rof_0__rof_0__csa
    connect \c_o \c_o [0]
    connect \s_o \s_o [0]
    connect \x_i \a_i [0]
    connect \y_i \b_i [0]
    connect \z_i \c_i [0]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5603.3-5610.4"
  cell \bsg_mul_csa \rof_0__rof_1__csa
    connect \c_o \c_o [1]
    connect \s_o \s_o [1]
    connect \x_i \a_i [1]
    connect \y_i \b_i [1]
    connect \z_i \c_i [1]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5614.3-5621.4"
  cell \bsg_mul_csa \rof_0__rof_2__csa
    connect \c_o \c_o [2]
    connect \s_o \s_o [2]
    connect \x_i \a_i [2]
    connect \y_i \b_i [2]
    connect \z_i \c_i [2]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5625.3-5632.4"
  cell \bsg_mul_csa \rof_0__rof_3__csa
    connect \c_o \c_o [3]
    connect \s_o \s_o [3]
    connect \x_i \a_i [3]
    connect \y_i \b_i [3]
    connect \z_i \c_i [3]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5636.3-5643.4"
  cell \bsg_mul_csa \rof_0__rof_4__csa
    connect \c_o \c_o [4]
    connect \s_o \s_o [4]
    connect \x_i \a_i [4]
    connect \y_i \b_i [4]
    connect \z_i \c_i [4]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5647.3-5654.4"
  cell \bsg_mul_csa \rof_1__rof_0__csa
    connect \c_o \c_o [5]
    connect \s_o \s_o [5]
    connect \x_i \a_i [5]
    connect \y_i \b_i [5]
    connect \z_i \c_i [5]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5658.3-5665.4"
  cell \bsg_mul_csa \rof_1__rof_1__csa
    connect \c_o \c_o [6]
    connect \s_o \s_o [6]
    connect \x_i \a_i [6]
    connect \y_i \b_i [6]
    connect \z_i \c_i [6]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5669.3-5676.4"
  cell \bsg_mul_csa \rof_1__rof_2__csa
    connect \c_o \c_o [7]
    connect \s_o \s_o [7]
    connect \x_i \a_i [7]
    connect \y_i \b_i [7]
    connect \z_i \c_i [7]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5680.3-5687.4"
  cell \bsg_mul_csa \rof_1__rof_3__csa
    connect \c_o \c_o [8]
    connect \s_o \s_o [8]
    connect \x_i \a_i [8]
    connect \y_i \b_i [8]
    connect \z_i \c_i [8]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5691.3-5698.4"
  cell \bsg_mul_csa \rof_1__rof_4__csa
    connect \c_o \c_o [9]
    connect \s_o \s_o [9]
    connect \x_i \a_i [9]
    connect \y_i \b_i [9]
    connect \z_i \c_i [9]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5702.3-5709.4"
  cell \bsg_mul_csa \rof_1__rof_5__csa
    connect \c_o \c_o [10]
    connect \s_o \s_o [10]
    connect \x_i \a_i [10]
    connect \y_i \b_i [10]
    connect \z_i \c_i [10]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5713.3-5720.4"
  cell \bsg_mul_csa \rof_2__rof_0__csa
    connect \c_o \c_o [11]
    connect \s_o \s_o [11]
    connect \x_i \a_i [11]
    connect \y_i \b_i [11]
    connect \z_i \c_i [11]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5724.3-5731.4"
  cell \bsg_mul_csa \rof_2__rof_1__csa
    connect \c_o \c_o [12]
    connect \s_o \s_o [12]
    connect \x_i \a_i [12]
    connect \y_i \b_i [12]
    connect \z_i \c_i [12]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5735.3-5742.4"
  cell \bsg_mul_csa \rof_2__rof_2__csa
    connect \c_o \c_o [13]
    connect \s_o \s_o [13]
    connect \x_i \a_i [13]
    connect \y_i \b_i [13]
    connect \z_i \c_i [13]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5746.3-5753.4"
  cell \bsg_mul_csa \rof_2__rof_3__csa
    connect \c_o \c_o [14]
    connect \s_o \s_o [14]
    connect \x_i \a_i [14]
    connect \y_i \b_i [14]
    connect \z_i \c_i [14]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5757.3-5764.4"
  cell \bsg_mul_csa \rof_2__rof_4__csa
    connect \c_o \c_o [15]
    connect \s_o \s_o [15]
    connect \x_i \a_i [15]
    connect \y_i \b_i [15]
    connect \z_i \c_i [15]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5768.3-5775.4"
  cell \bsg_mul_csa \rof_2__rof_5__csa
    connect \c_o \c_o [16]
    connect \s_o \s_o [16]
    connect \x_i \a_i [16]
    connect \y_i \b_i [16]
    connect \z_i \c_i [16]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5779.3-5786.4"
  cell \bsg_mul_csa \rof_2__rof_6__csa
    connect \c_o \c_o [17]
    connect \s_o \s_o [17]
    connect \x_i \a_i [17]
    connect \y_i \b_i [17]
    connect \z_i \c_i [17]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5790.3-5797.4"
  cell \bsg_mul_csa \rof_2__rof_7__csa
    connect \c_o \c_o [18]
    connect \s_o \s_o [18]
    connect \x_i \a_i [18]
    connect \y_i \b_i [18]
    connect \z_i \c_i [18]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5801.3-5808.4"
  cell \bsg_mul_csa \rof_3__rof_0__csa
    connect \c_o \c_o [19]
    connect \s_o \s_o [19]
    connect \x_i \a_i [19]
    connect \y_i \b_i [19]
    connect \z_i \c_i [19]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5812.3-5819.4"
  cell \bsg_mul_csa \rof_3__rof_1__csa
    connect \c_o \c_o [20]
    connect \s_o \s_o [20]
    connect \x_i \a_i [20]
    connect \y_i \b_i [20]
    connect \z_i \c_i [20]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5823.3-5830.4"
  cell \bsg_mul_csa \rof_3__rof_2__csa
    connect \c_o \c_o [21]
    connect \s_o \s_o [21]
    connect \x_i \a_i [21]
    connect \y_i \b_i [21]
    connect \z_i \c_i [21]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5834.3-5841.4"
  cell \bsg_mul_csa \rof_3__rof_3__csa
    connect \c_o \c_o [22]
    connect \s_o \s_o [22]
    connect \x_i \a_i [22]
    connect \y_i \b_i [22]
    connect \z_i \c_i [22]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5845.3-5852.4"
  cell \bsg_mul_csa \rof_3__rof_4__csa
    connect \c_o \c_o [23]
    connect \s_o \s_o [23]
    connect \x_i \a_i [23]
    connect \y_i \b_i [23]
    connect \z_i \c_i [23]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5856.3-5863.4"
  cell \bsg_mul_csa \rof_3__rof_5__csa
    connect \c_o \c_o [24]
    connect \s_o \s_o [24]
    connect \x_i \a_i [24]
    connect \y_i \b_i [24]
    connect \z_i \c_i [24]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5867.3-5874.4"
  cell \bsg_mul_csa \rof_3__rof_6__csa
    connect \c_o \c_o [25]
    connect \s_o \s_o [25]
    connect \x_i \a_i [25]
    connect \y_i \b_i [25]
    connect \z_i \c_i [25]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5878.3-5885.4"
  cell \bsg_mul_csa \rof_3__rof_7__csa
    connect \c_o \c_o [26]
    connect \s_o \s_o [26]
    connect \x_i \a_i [26]
    connect \y_i \b_i [26]
    connect \z_i \c_i [26]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5889.3-5896.4"
  cell \bsg_mul_csa \rof_4__rof_0__csa
    connect \c_o \c_o [27]
    connect \s_o \s_o [27]
    connect \x_i \a_i [27]
    connect \y_i \b_i [27]
    connect \z_i \c_i [27]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5900.3-5907.4"
  cell \bsg_mul_csa \rof_4__rof_1__csa
    connect \c_o \c_o [28]
    connect \s_o \s_o [28]
    connect \x_i \a_i [28]
    connect \y_i \b_i [28]
    connect \z_i \c_i [28]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5911.3-5918.4"
  cell \bsg_mul_csa \rof_4__rof_2__csa
    connect \c_o \c_o [29]
    connect \s_o \s_o [29]
    connect \x_i \a_i [29]
    connect \y_i \b_i [29]
    connect \z_i \c_i [29]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5922.3-5929.4"
  cell \bsg_mul_csa \rof_4__rof_3__csa
    connect \c_o \c_o [30]
    connect \s_o \s_o [30]
    connect \x_i \a_i [30]
    connect \y_i \b_i [30]
    connect \z_i \c_i [30]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5933.3-5940.4"
  cell \bsg_mul_csa \rof_4__rof_4__csa
    connect \c_o \c_o [31]
    connect \s_o \s_o [31]
    connect \x_i \a_i [31]
    connect \y_i \b_i [31]
    connect \z_i \c_i [31]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5944.3-5951.4"
  cell \bsg_mul_csa \rof_4__rof_5__csa
    connect \c_o \c_o [32]
    connect \s_o \s_o [32]
    connect \x_i \a_i [32]
    connect \y_i \b_i [32]
    connect \z_i \c_i [32]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:5955.3-5962.4"
  cell \bsg_mul_csa \rof_4__rof_6__csa
    connect \c_o \c_o [33]
    connect \s_o \s_o [33]
    connect \x_i \a_i [33]
    connect \y_i \b_i [33]
    connect \z_i \c_i [33]
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:1682.1-1735.10"
module \bsg_mul_green_booth_dots_32_1_5_221b130b0500
  attribute \src "verilog/bsg_multiply_pipelined.v:1689.15-1689.20"
  wire width 6 input 1 \SDN_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1691.17-1691.22"
  wire width 34 output 3 \dot_o
  attribute \src "verilog/bsg_multiply_pipelined.v:1690.16-1690.19"
  wire width 32 input 2 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:1731.21-1731.38"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1731$299
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [5]
    connect \B \y_i [0]
    connect \Y \dot_o [2]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1732.21-1732.38"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1732$300
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [5]
    connect \B \y_i [1]
    connect \Y \dot_o [3]
  end
  attribute \src "verilog/bsg_multiply_pipelined.v:1733.21-1733.38"
  cell $and $and$verilog/bsg_multiply_pipelined.v:1733$301
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SDN_i [5]
    connect \B \y_i [2]
    connect \Y \dot_o [4]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1697.3-1702.4"
  cell \bsg_and_00000006_1 \blk_1__macro_ba
    connect \a_i { \SDN_i [5] \SDN_i [5] \SDN_i [5] \SDN_i [5] \SDN_i [5] \SDN_i [5] }
    connect \b_i \y_i [8:3]
    connect \o \dot_o [10:5]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1706.3-1711.4"
  cell \bsg_and_00000008_1 \blk_2__macro_ba
    connect \a_i { \SDN_i [5] \SDN_i [5] \SDN_i [5] \SDN_i [5] \SDN_i [5] \SDN_i [5] \SDN_i [5] \SDN_i [5] }
    connect \b_i \y_i [16:9]
    connect \o \dot_o [18:11]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1715.3-1720.4"
  cell \bsg_and_00000008_1 \blk_3__macro_ba
    connect \a_i { \SDN_i [5] \SDN_i [5] \SDN_i [5] \SDN_i [5] \SDN_i [5] \SDN_i [5] \SDN_i [5] \SDN_i [5] }
    connect \b_i \y_i [24:17]
    connect \o \dot_o [26:19]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:1724.3-1729.4"
  cell \bsg_and_00000007_1 \blk_4__macro_ba
    connect \a_i { \SDN_i [5] \SDN_i [5] \SDN_i [5] \SDN_i [5] \SDN_i [5] \SDN_i [5] \SDN_i [5] }
    connect \b_i \y_i [31:25]
    connect \o \dot_o [33:27]
  end
  connect \dot_o [1:0] { 1'0 \SDN_i [0] }
end
attribute \src "verilog/bsg_multiply_pipelined.v:6200.1-6230.10"
module \bsg_mul_pipelined
  attribute \src "verilog/bsg_multiply_pipelined.v:6213.9-6213.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_multiply_pipelined.v:6214.9-6214.13"
  wire input 2 \en_i
  attribute \src "verilog/bsg_multiply_pipelined.v:6215.9-6215.17"
  wire input 5 \signed_i
  attribute \src "verilog/bsg_multiply_pipelined.v:6210.16-6210.19"
  wire width 32 input 3 \x_i
  attribute \src "verilog/bsg_multiply_pipelined.v:6211.16-6211.19"
  wire width 32 input 4 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:6212.17-6212.20"
  wire width 64 output 6 \z_o
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:6219.3-6227.4"
  cell \bsg_mul_32_32_harden_p1_pipeline_p1 \fi32_m32
    connect \clk_i \clk_i
    connect \en_i \en_i
    connect \signed_i \signed_i
    connect \x_i \x_i
    connect \y_i \y_i
    connect \z_o \z_o
  end
end
attribute \src "verilog/bsg_multiply_pipelined.v:4257.1-4367.10"
module \bsg_transpose_width_p2_els_p50
  attribute \src "verilog/bsg_multiply_pipelined.v:4263.16-4263.17"
  wire width 100 input 1 \i
  attribute \src "verilog/bsg_multiply_pipelined.v:4264.17-4264.18"
  wire width 100 output 2 \o
  connect \o { \i [99] \i [97] \i [95] \i [93] \i [91] \i [89] \i [87] \i [85] \i [83] \i [81] \i [79] \i [77] \i [75] \i [73] \i [71] \i [69] \i [67] \i [65] \i [63] \i [61] \i [59] \i [57] \i [55] \i [53] \i [51] \i [49] \i [47] \i [45] \i [43] \i [41] \i [39] \i [37] \i [35] \i [33] \i [31] \i [29] \i [27] \i [25] \i [23] \i [21] \i [19] \i [17] \i [15] \i [13] \i [11] \i [9] \i [7] \i [5] \i [3] \i [1] \i [98] \i [96] \i [94] \i [92] \i [90] \i [88] \i [86] \i [84] \i [82] \i [80] \i [78] \i [76] \i [74] \i [72] \i [70] \i [68] \i [66] \i [64] \i [62] \i [60] \i [58] \i [56] \i [54] \i [52] \i [50] \i [48] \i [46] \i [44] \i [42] \i [40] \i [38] \i [36] \i [34] \i [32] \i [30] \i [28] \i [26] \i [24] \i [22] \i [20] \i [18] \i [16] \i [14] \i [12] \i [10] \i [8] \i [6] \i [4] \i [2] \i [0] }
end
attribute \src "verilog/bsg_multiply_pipelined.v:3955.1-4065.10"
module \bsg_transpose_width_p50_els_p2
  attribute \src "verilog/bsg_multiply_pipelined.v:3961.16-3961.17"
  wire width 100 input 1 \i
  attribute \src "verilog/bsg_multiply_pipelined.v:3962.17-3962.18"
  wire width 100 output 2 \o
  connect \o { \i [99] \i [49] \i [98] \i [48] \i [97] \i [47] \i [96] \i [46] \i [95] \i [45] \i [94] \i [44] \i [93] \i [43] \i [92] \i [42] \i [91] \i [41] \i [90] \i [40] \i [89] \i [39] \i [88] \i [38] \i [87] \i [37] \i [86] \i [36] \i [85] \i [35] \i [84] \i [34] \i [83] \i [33] \i [82] \i [32] \i [81] \i [31] \i [80] \i [30] \i [79] \i [29] \i [78] \i [28] \i [77] \i [27] \i [76] \i [26] \i [75] \i [25] \i [74] \i [24] \i [73] \i [23] \i [72] \i [22] \i [71] \i [21] \i [70] \i [20] \i [69] \i [19] \i [68] \i [18] \i [67] \i [17] \i [66] \i [16] \i [65] \i [15] \i [64] \i [14] \i [63] \i [13] \i [62] \i [12] \i [61] \i [11] \i [60] \i [10] \i [59] \i [9] \i [58] \i [8] \i [57] \i [7] \i [56] \i [6] \i [55] \i [5] \i [54] \i [4] \i [53] \i [3] \i [52] \i [2] \i [51] \i [1] \i [50] \i [0] }
end
attribute \top 1
attribute \src "verilog/bsg_multiply_pipelined.v:3.1-32.10"
module \top
  attribute \src "verilog/bsg_multiply_pipelined.v:16.9-16.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_multiply_pipelined.v:17.9-17.13"
  wire input 2 \en_i
  attribute \src "verilog/bsg_multiply_pipelined.v:18.9-18.17"
  wire input 5 \signed_i
  attribute \src "verilog/bsg_multiply_pipelined.v:13.16-13.19"
  wire width 32 input 3 \x_i
  attribute \src "verilog/bsg_multiply_pipelined.v:14.16-14.19"
  wire width 32 input 4 \y_i
  attribute \src "verilog/bsg_multiply_pipelined.v:15.17-15.20"
  wire width 64 output 6 \z_o
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_pipelined.v:21.3-29.4"
  cell \bsg_mul_pipelined \wrapper
    connect \clk_i \clk_i
    connect \en_i \en_i
    connect \signed_i \signed_i
    connect \x_i \x_i
    connect \y_i \y_i
    connect \z_o \z_o
  end
end

6. Printing statistics.

=== bsg_and_00000006_1 ===

   Number of wires:                  3
   Number of wire bits:             18
   Number of public wires:           3
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and_1                          6

=== bsg_and_00000007_1 ===

   Number of wires:                  3
   Number of wire bits:             21
   Number of public wires:           3
   Number of public wire bits:      21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $and_1                          7

=== bsg_and_00000008_1 ===

   Number of wires:                  3
   Number of wire bits:             24
   Number of public wires:           3
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $and_1                          8

=== bsg_dff_en_0000000a_1 ===

   Number of wires:                  4
   Number of wire bits:             22
   Number of public wires:           4
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dffe_10                        1

=== bsg_dff_en_0000000c_1 ===

   Number of wires:                  4
   Number of wire bits:             26
   Number of public wires:           4
   Number of public wire bits:      26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dffe_12                        1

=== bsg_dff_en_0000000e_1 ===

   Number of wires:                  4
   Number of wire bits:             30
   Number of public wires:           4
   Number of public wire bits:      30
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dffe_14                        1

=== bsg_dff_en_00000010_1 ===

   Number of wires:                  4
   Number of wire bits:             34
   Number of public wires:           4
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dffe_16                        1

=== bsg_dff_en_rep_rep_7_100_645646362a201000_1 ===

   Number of wires:                  4
   Number of wire bits:            202
   Number of public wires:           4
   Number of public wire bits:     202
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     bsg_dff_en_0000000a_1           1
     bsg_dff_en_0000000c_1           1
     bsg_dff_en_0000000e_1           1
     bsg_dff_en_00000010_1           4

=== bsg_dff_en_width_p11_harden_p1 ===

   Number of wires:                  4
   Number of wire bits:             24
   Number of public wires:           4
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dffe_11                        1

=== bsg_dff_en_width_p5_harden_p1 ===

   Number of wires:                  4
   Number of wire bits:             12
   Number of public wires:           4
   Number of public wire bits:      12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dffe_5                         1

=== bsg_dff_en_width_p6_harden_p1 ===

   Number of wires:                  4
   Number of wire bits:             14
   Number of public wires:           4
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dffe_6                         1

=== bsg_dff_en_width_p7_harden_p1 ===

   Number of wires:                  4
   Number of wire bits:             16
   Number of public wires:           4
   Number of public wire bits:      16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dffe_7                         1

=== bsg_dff_en_width_p8_harden_p1 ===

   Number of wires:                  4
   Number of wire bits:             18
   Number of public wires:           4
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dffe_8                         1

=== bsg_mul_32_32_harden_p1_pipeline_p1 ===

   Number of wires:                 37
   Number of wire bits:           1235
   Number of public wires:          37
   Number of public wire bits:    1235
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $add_64                         1
     $and_1                          1
     $xor_1                          1
     bsg_dff_en_rep_rep_7_100_645646362a201000_1      1
     bsg_dff_en_width_p11_harden_p1      1
     bsg_dff_en_width_p5_harden_p1      1
     bsg_dff_en_width_p6_harden_p1      1
     bsg_dff_en_width_p7_harden_p1      1
     bsg_dff_en_width_p8_harden_p1      1
     bsg_mul_B4B_rep_rep_6_41_29231e160e0600_0_32_1      1
     bsg_mul_B4B_rep_rep_6_42_2a231b130d0800_n2_32_1      1
     bsg_mul_B4B_rep_rep_6_43_2b231b15100800_n2_32_1      1
     bsg_mul_B4B_rep_rep_6_43_2b231d18100800_n2_32_1      1
     bsg_mul_SDN_width_p32           1
     bsg_mul_comp42_rep_rep_6_42_2a231b130d0800      1
     bsg_mul_comp42_rep_rep_6_43_2b231d18100800      1
     bsg_mul_comp42_rep_rep_7_50_322b231b15100800      1
     bsg_mul_csa_rep_34_5_221b130b0500_1      1
     bsg_mul_green_booth_dots_32_1_5_221b130b0500      1
     bsg_transpose_width_p2_els_p50      1
     bsg_transpose_width_p50_els_p2      1

=== bsg_mul_B4B_rep_00000005_0000000000001e_32_00000_00000_00000_00000_1 ===

   Number of wires:                  8
   Number of wire bits:             63
   Number of public wires:           8
   Number of public wire bits:      63
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $and_1                          1
     bsg_mul_booth_4_block_rep_00000005_00000_00000_00000_00000      1

=== bsg_mul_B4B_rep_00000005_00000100000006_32_00000_00000_00000_00000_1 ===

   Number of wires:                  7
   Number of wire bits:             60
   Number of public wires:           7
   Number of public wire bits:      60
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     bsg_mul_booth_4_block_rep_00000005_00000_00000_00000_00000      1

=== bsg_mul_B4B_rep_00000005_0000010000000e_32_00000_00000_00000_00000_1 ===

   Number of wires:                  7
   Number of wire bits:             60
   Number of public wires:           7
   Number of public wire bits:      60
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     bsg_mul_booth_4_block_rep_00000005_00000_00000_00000_00000      1

=== bsg_mul_B4B_rep_00000005_00000100000016_32_00000_00000_00000_00000_1 ===

   Number of wires:                  7
   Number of wire bits:             60
   Number of public wires:           7
   Number of public wire bits:      60
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     bsg_mul_booth_4_block_rep_00000005_00000_00000_00000_00000      1

=== bsg_mul_B4B_rep_00000006_00000000000000_32_080402_000000_80c8ec_000000_1 ===

   Number of wires:                  7
   Number of wire bits:             62
   Number of public wires:           7
   Number of public wire bits:      62
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     bsg_mul_booth_4_block_rep_00000006_080402_000000_80c8ec_000000      1

=== bsg_mul_B4B_rep_00000006_00000000000023_32_000000_080403_773310_804020_1 ===

   Number of wires:                  8
   Number of wire bits:             70
   Number of public wires:           8
   Number of public wire bits:      70
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $and_1                          1
     bsg_mul_booth_4_block_rep_00000006_000000_080403_773310_804020      1

=== bsg_mul_B4B_rep_00000006_0000010000000b_32_000000_000000_000000_000000_1 ===

   Number of wires:                  7
   Number of wire bits:             62
   Number of public wires:           7
   Number of public wire bits:      62
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     bsg_mul_booth_4_block_rep_00000006_000000_000000_000000_000000      1

=== bsg_mul_B4B_rep_00000006_00000100000013_32_000000_000000_000000_000000_1 ===

   Number of wires:                  7
   Number of wire bits:             62
   Number of public wires:           7
   Number of public wire bits:      62
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     bsg_mul_booth_4_block_rep_00000006_000000_000000_000000_000000      1

=== bsg_mul_B4B_rep_00000006_0000010000001b_32_000000_000000_000000_000000_1 ===

   Number of wires:                  8
   Number of wire bits:             63
   Number of public wires:           8
   Number of public wire bits:      63
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $and_1                          1
     bsg_mul_booth_4_block_rep_00000006_000000_000000_000000_000000      1

=== bsg_mul_B4B_rep_00000007_00000100000021_32_0000000_8040201_7331100_0402010_1 ===

   Number of wires:                  8
   Number of wire bits:             72
   Number of public wires:           8
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $and_1                          1
     bsg_mul_booth_4_block_rep_00000007_0000000_8040201_7331100_0402010      1

=== bsg_mul_B4B_rep_00000008_00000000000006_32_00000000_00000000_00000000_00000000_1 ===

   Number of wires:                  7
   Number of wire bits:             66
   Number of public wires:           7
   Number of public wire bits:      66
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     bsg_mul_booth_4_block_rep_00000008_00000000_00000000_00000000_00000000      1

=== bsg_mul_B4B_rep_00000008_0000000000000e_32_00000000_00000000_00000000_00000000_1 ===

   Number of wires:                  7
   Number of wire bits:             66
   Number of public wires:           7
   Number of public wire bits:      66
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     bsg_mul_booth_4_block_rep_00000008_00000000_00000000_00000000_00000000      1

=== bsg_mul_B4B_rep_00000008_00000000000016_32_00000000_00000000_00000000_00000000_1 ===

   Number of wires:                  7
   Number of wire bits:             66
   Number of public wires:           7
   Number of public wire bits:      66
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     bsg_mul_booth_4_block_rep_00000008_00000000_00000000_00000000_00000000      1

=== bsg_mul_B4B_rep_00000008_000000fffffffe_32_08040201_00000000_80c8ecfe_00000000_1 ===

   Number of wires:                  7
   Number of wire bits:             66
   Number of public wires:           7
   Number of public wire bits:      66
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     bsg_mul_booth_4_block_rep_00000008_08040201_00000000_80c8ecfe_00000000      1

=== bsg_mul_B4B_rep_00000008_00000100000006_32_00000000_00000000_00000000_00000000_1 ===

   Number of wires:                  7
   Number of wire bits:             66
   Number of public wires:           7
   Number of public wire bits:      66
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     bsg_mul_booth_4_block_rep_00000008_00000000_00000000_00000000_00000000      1

=== bsg_mul_B4B_rep_00000008_0000010000000e_32_00000000_00000000_00000000_00000000_1 ===

   Number of wires:                  7
   Number of wire bits:             66
   Number of public wires:           7
   Number of public wire bits:      66
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     bsg_mul_booth_4_block_rep_00000008_00000000_00000000_00000000_00000000      1

=== bsg_mul_B4B_rep_00000008_00000100000011_32_00000000_00000000_00000000_00000000_1 ===

   Number of wires:                  7
   Number of wire bits:             66
   Number of public wires:           7
   Number of public wire bits:      66
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     bsg_mul_booth_4_block_rep_00000008_00000000_00000000_00000000_00000000      1

=== bsg_mul_B4B_rep_00000008_00000100000019_32_00000000_00000000_00000000_00000000_1 ===

   Number of wires:                  8
   Number of wire bits:             67
   Number of public wires:           8
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $and_1                          1
     bsg_mul_booth_4_block_rep_00000008_00000000_00000000_00000000_00000000      1

=== bsg_mul_B4B_rep_00000008_00000100000021_32_00000000_08040201_77331100_80402010_1 ===

   Number of wires:                  8
   Number of wire bits:             74
   Number of public wires:           8
   Number of public wire bits:      74
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $and_1                          1
     bsg_mul_booth_4_block_rep_00000008_00000000_08040201_77331100_80402010      1

=== bsg_mul_B4B_rep_rep_6_41_29231e160e0600_0_32_1 ===

   Number of wires:                  8
   Number of wire bits:            137
   Number of public wires:           8
   Number of public wire bits:     137
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     bsg_mul_B4B_rep_00000005_0000000000001e_32_00000_00000_00000_00000_1      1
     bsg_mul_B4B_rep_00000006_00000000000000_32_080402_000000_80c8ec_000000_1      1
     bsg_mul_B4B_rep_00000006_00000000000023_32_000000_080403_773310_804020_1      1
     bsg_mul_B4B_rep_00000008_00000000000006_32_00000000_00000000_00000000_00000000_1      1
     bsg_mul_B4B_rep_00000008_0000000000000e_32_00000000_00000000_00000000_00000000_1      1
     bsg_mul_B4B_rep_00000008_00000000000016_32_00000000_00000000_00000000_00000000_1      1

=== bsg_mul_B4B_rep_rep_6_42_2a231b130d0800_n2_32_1 ===

   Number of wires:                  8
   Number of wire bits:            139
   Number of public wires:           8
   Number of public wire bits:     139
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     bsg_mul_B4B_rep_00000005_00000100000006_32_00000_00000_00000_00000_1      1
     bsg_mul_B4B_rep_00000006_0000010000000b_32_000000_000000_000000_000000_1      1
     bsg_mul_B4B_rep_00000007_00000100000021_32_0000000_8040201_7331100_0402010_1      1
     bsg_mul_B4B_rep_00000008_000000fffffffe_32_08040201_00000000_80c8ecfe_00000000_1      1
     bsg_mul_B4B_rep_00000008_00000100000011_32_00000000_00000000_00000000_00000000_1      1
     bsg_mul_B4B_rep_00000008_00000100000019_32_00000000_00000000_00000000_00000000_1      1

=== bsg_mul_B4B_rep_rep_6_43_2b231b15100800_n2_32_1 ===

   Number of wires:                  8
   Number of wire bits:            141
   Number of public wires:           8
   Number of public wire bits:     141
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     bsg_mul_B4B_rep_00000005_0000010000000e_32_00000_00000_00000_00000_1      1
     bsg_mul_B4B_rep_00000006_00000100000013_32_000000_000000_000000_000000_1      1
     bsg_mul_B4B_rep_00000008_000000fffffffe_32_08040201_00000000_80c8ecfe_00000000_1      1
     bsg_mul_B4B_rep_00000008_00000100000006_32_00000000_00000000_00000000_00000000_1      1
     bsg_mul_B4B_rep_00000008_00000100000019_32_00000000_00000000_00000000_00000000_1      1
     bsg_mul_B4B_rep_00000008_00000100000021_32_00000000_08040201_77331100_80402010_1      1

=== bsg_mul_B4B_rep_rep_6_43_2b231d18100800_n2_32_1 ===

   Number of wires:                  8
   Number of wire bits:            141
   Number of public wires:           8
   Number of public wire bits:     141
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     bsg_mul_B4B_rep_00000005_00000100000016_32_00000_00000_00000_00000_1      1
     bsg_mul_B4B_rep_00000006_0000010000001b_32_000000_000000_000000_000000_1      1
     bsg_mul_B4B_rep_00000008_000000fffffffe_32_08040201_00000000_80c8ecfe_00000000_1      1
     bsg_mul_B4B_rep_00000008_00000100000006_32_00000000_00000000_00000000_00000000_1      1
     bsg_mul_B4B_rep_00000008_0000010000000e_32_00000000_00000000_00000000_00000000_1      1
     bsg_mul_B4B_rep_00000008_00000100000021_32_00000000_08040201_77331100_80402010_1      1

=== bsg_mul_SDN_width_p32 ===

   Number of wires:                 97
   Number of wire bits:            178
   Number of public wires:          97
   Number of public wire bits:     178
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                124
     $and_1                         47
     $not_1                         32
     $or_1                          30
     $xor_1                         15

=== bsg_mul_booth_4_block_00000000_00000000_00000000_00000000 ===

   Number of wires:                 19
   Number of wire bits:             43
   Number of public wires:          19
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $and_1                          8
     $or_1                           4
     $xor_1                          4
     bsg_mul_comp42                  1

=== bsg_mul_booth_4_block_00000000_00000000_00000000_00000001 ===

   Number of wires:                 16
   Number of wire bits:             39
   Number of public wires:          16
   Number of public wire bits:      39
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $and_1                          6
     $or_1                           3
     $xor_1                          3
     bsg_mul_comp42                  1

=== bsg_mul_booth_4_block_00000000_00000000_00000001_00000002 ===

   Number of wires:                 13
   Number of wire bits:             35
   Number of public wires:          13
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $and_1                          4
     $or_1                           2
     $xor_1                          2
     bsg_mul_comp42                  1

=== bsg_mul_booth_4_block_00000000_00000000_00000003_00000004 ===

   Number of wires:                 10
   Number of wire bits:             31
   Number of public wires:          10
   Number of public wire bits:      31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $and_1                          2
     $or_1                           1
     $xor_1                          1
     bsg_mul_comp42                  1

=== bsg_mul_booth_4_block_00000000_00000000_00000007_00000008 ===

   Number of wires:                  6
   Number of wire bits:             27
   Number of public wires:           6
   Number of public wire bits:      27
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     bsg_mul_comp42                  1

=== bsg_mul_booth_4_block_00000000_00000000_00000008_00000000 ===

   Number of wires:                 16
   Number of wire bits:             39
   Number of public wires:          16
   Number of public wire bits:      39
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $and_1                          6
     $or_1                           3
     $xor_1                          3
     bsg_mul_comp42                  1

=== bsg_mul_booth_4_block_00000000_00000000_0000000c_00000000 ===

   Number of wires:                 13
   Number of wire bits:             35
   Number of public wires:          13
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $and_1                          4
     $or_1                           2
     $xor_1                          2
     bsg_mul_comp42                  1

=== bsg_mul_booth_4_block_00000000_00000000_0000000e_00000000 ===

   Number of wires:                 10
   Number of wire bits:             31
   Number of public wires:          10
   Number of public wire bits:      31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $and_1                          2
     $or_1                           1
     $xor_1                          1
     bsg_mul_comp42                  1

=== bsg_mul_booth_4_block_00000000_00000000_0000000f_00000000 ===

   Number of wires:                  6
   Number of wire bits:             27
   Number of public wires:           6
   Number of public wire bits:      27
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     bsg_mul_comp42                  1

=== bsg_mul_booth_4_block_00000000_00000001_00000000_00000000 ===

   Number of wires:                 20
   Number of wire bits:             44
   Number of public wires:          20
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $and_1                          8
     $not_1                          1
     $or_1                           4
     $xor_1                          4
     bsg_mul_comp42                  1

=== bsg_mul_booth_4_block_00000000_00000002_00000001_00000000 ===

   Number of wires:                 17
   Number of wire bits:             40
   Number of public wires:          17
   Number of public wire bits:      40
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $and_1                          6
     $not_1                          1
     $or_1                           3
     $xor_1                          3
     bsg_mul_comp42                  1

=== bsg_mul_booth_4_block_00000000_00000004_00000003_00000000 ===

   Number of wires:                 14
   Number of wire bits:             36
   Number of public wires:          14
   Number of public wire bits:      36
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $and_1                          4
     $not_1                          1
     $or_1                           2
     $xor_1                          2
     bsg_mul_comp42                  1

=== bsg_mul_booth_4_block_00000000_00000008_00000007_00000000 ===

   Number of wires:                 11
   Number of wire bits:             32
   Number of public wires:          11
   Number of public wire bits:      32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and_1                          2
     $not_1                          1
     $or_1                           1
     $xor_1                          1
     bsg_mul_comp42                  1

=== bsg_mul_booth_4_block_00000001_00000000_0000000e_00000000 ===

   Number of wires:                  6
   Number of wire bits:             27
   Number of public wires:           6
   Number of public wire bits:      27
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     bsg_mul_comp42                  1

=== bsg_mul_booth_4_block_00000002_00000000_0000000c_00000000 ===

   Number of wires:                 10
   Number of wire bits:             31
   Number of public wires:          10
   Number of public wire bits:      31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $and_1                          2
     $or_1                           1
     $xor_1                          1
     bsg_mul_comp42                  1

=== bsg_mul_booth_4_block_00000004_00000000_00000008_00000000 ===

   Number of wires:                 13
   Number of wire bits:             35
   Number of public wires:          13
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $and_1                          4
     $or_1                           2
     $xor_1                          2
     bsg_mul_comp42                  1

=== bsg_mul_booth_4_block_00000008_00000000_00000000_00000000 ===

   Number of wires:                 16
   Number of wire bits:             39
   Number of public wires:          16
   Number of public wire bits:      39
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $and_1                          6
     $or_1                           3
     $xor_1                          3
     bsg_mul_comp42                  1

=== bsg_mul_booth_4_block_0000000_0000000_0000000_0000001 ===

   Number of wires:                 16
   Number of wire bits:             39
   Number of public wires:          16
   Number of public wire bits:      39
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $and_1                          6
     $or_1                           3
     $xor_1                          3
     bsg_mul_comp42                  1

=== bsg_mul_booth_4_block_0000000_0000000_0000001_0000002 ===

   Number of wires:                 13
   Number of wire bits:             35
   Number of public wires:          13
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $and_1                          4
     $or_1                           2
     $xor_1                          2
     bsg_mul_comp42                  1

=== bsg_mul_booth_4_block_0000000_0000000_0000003_0000004 ===

   Number of wires:                 10
   Number of wire bits:             31
   Number of public wires:          10
   Number of public wire bits:      31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $and_1                          2
     $or_1                           1
     $xor_1                          1
     bsg_mul_comp42                  1

=== bsg_mul_booth_4_block_0000000_0000001_0000000_0000000 ===

   Number of wires:                 20
   Number of wire bits:             44
   Number of public wires:          20
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $and_1                          8
     $not_1                          1
     $or_1                           4
     $xor_1                          4
     bsg_mul_comp42                  1

=== bsg_mul_booth_4_block_0000000_0000002_0000001_0000000 ===

   Number of wires:                 17
   Number of wire bits:             40
   Number of public wires:          17
   Number of public wire bits:      40
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $and_1                          6
     $not_1                          1
     $or_1                           3
     $xor_1                          3
     bsg_mul_comp42                  1

=== bsg_mul_booth_4_block_0000000_0000004_0000003_0000000 ===

   Number of wires:                 14
   Number of wire bits:             36
   Number of public wires:          14
   Number of public wire bits:      36
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $and_1                          4
     $not_1                          1
     $or_1                           2
     $xor_1                          2
     bsg_mul_comp42                  1

=== bsg_mul_booth_4_block_0000000_0000008_0000007_0000000 ===

   Number of wires:                 11
   Number of wire bits:             32
   Number of public wires:          11
   Number of public wire bits:      32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and_1                          2
     $not_1                          1
     $or_1                           1
     $xor_1                          1
     bsg_mul_comp42                  1

=== bsg_mul_booth_4_block_000000_000000_000000_000000 ===

   Number of wires:                 19
   Number of wire bits:             43
   Number of public wires:          19
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $and_1                          8
     $or_1                           4
     $xor_1                          4
     bsg_mul_comp42                  1

=== bsg_mul_booth_4_block_000000_000000_000001_000002 ===

   Number of wires:                 13
   Number of wire bits:             35
   Number of public wires:          13
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $and_1                          4
     $or_1                           2
     $xor_1                          2
     bsg_mul_comp42                  1

=== bsg_mul_booth_4_block_000000_000000_000003_000004 ===

   Number of wires:                 10
   Number of wire bits:             31
   Number of public wires:          10
   Number of public wire bits:      31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $and_1                          2
     $or_1                           1
     $xor_1                          1
     bsg_mul_comp42                  1

=== bsg_mul_booth_4_block_000000_000000_000007_000008 ===

   Number of wires:                  6
   Number of wire bits:             27
   Number of public wires:           6
   Number of public wire bits:      27
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     bsg_mul_comp42                  1

=== bsg_mul_booth_4_block_000000_000000_000008_000000 ===

   Number of wires:                 16
   Number of wire bits:             39
   Number of public wires:          16
   Number of public wire bits:      39
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $and_1                          6
     $or_1                           3
     $xor_1                          3
     bsg_mul_comp42                  1

=== bsg_mul_booth_4_block_000000_000000_00000c_000000 ===

   Number of wires:                 13
   Number of wire bits:             35
   Number of public wires:          13
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $and_1                          4
     $or_1                           2
     $xor_1                          2
     bsg_mul_comp42                  1

=== bsg_mul_booth_4_block_000000_000000_00000e_000000 ===

   Number of wires:                 10
   Number of wire bits:             31
   Number of public wires:          10
   Number of public wire bits:      31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $and_1                          2
     $or_1                           1
     $xor_1                          1
     bsg_mul_comp42                  1

=== bsg_mul_booth_4_block_000000_000003_000000_000000 ===

   Number of wires:                 21
   Number of wire bits:             45
   Number of public wires:          21
   Number of public wire bits:      45
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $and_1                          8
     $not_1                          2
     $or_1                           4
     $xor_1                          4
     bsg_mul_comp42                  1

=== bsg_mul_booth_4_block_000000_000004_000003_000000 ===

   Number of wires:                 14
   Number of wire bits:             36
   Number of public wires:          14
   Number of public wire bits:      36
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $and_1                          4
     $not_1                          1
     $or_1                           2
     $xor_1                          2
     bsg_mul_comp42                  1

=== bsg_mul_booth_4_block_000000_000008_000007_000000 ===

   Number of wires:                 11
   Number of wire bits:             32
   Number of public wires:          11
   Number of public wire bits:      32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and_1                          2
     $not_1                          1
     $or_1                           1
     $xor_1                          1
     bsg_mul_comp42                  1

=== bsg_mul_booth_4_block_000002_000000_00000c_000000 ===

   Number of wires:                 10
   Number of wire bits:             31
   Number of public wires:          10
   Number of public wire bits:      31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $and_1                          2
     $or_1                           1
     $xor_1                          1
     bsg_mul_comp42                  1

=== bsg_mul_booth_4_block_000004_000000_000008_000000 ===

   Number of wires:                 13
   Number of wire bits:             35
   Number of public wires:          13
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $and_1                          4
     $or_1                           2
     $xor_1                          2
     bsg_mul_comp42                  1

=== bsg_mul_booth_4_block_000008_000000_000000_000000 ===

   Number of wires:                 16
   Number of wire bits:             39
   Number of public wires:          16
   Number of public wire bits:      39
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $and_1                          6
     $or_1                           3
     $xor_1                          3
     bsg_mul_comp42                  1

=== bsg_mul_booth_4_block_00000_00000_00000_00000 ===

   Number of wires:                 19
   Number of wire bits:             43
   Number of public wires:          19
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $and_1                          8
     $or_1                           4
     $xor_1                          4
     bsg_mul_comp42                  1

=== bsg_mul_booth_4_block_rep_00000005_00000_00000_00000_00000 ===

   Number of wires:                  7
   Number of wire bits:             71
   Number of public wires:           7
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     bsg_mul_booth_4_block_00000_00000_00000_00000      5

=== bsg_mul_booth_4_block_rep_00000006_000000_000000_000000_000000 ===

   Number of wires:                  7
   Number of wire bits:             82
   Number of public wires:           7
   Number of public wire bits:      82
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     bsg_mul_booth_4_block_000000_000000_000000_000000      6

=== bsg_mul_booth_4_block_rep_00000006_000000_080403_773310_804020 ===

   Number of wires:                  7
   Number of wire bits:             82
   Number of public wires:           7
   Number of public wire bits:      82
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     bsg_mul_booth_4_block_000000_000000_000001_000002      1
     bsg_mul_booth_4_block_000000_000000_000003_000004      1
     bsg_mul_booth_4_block_000000_000000_000007_000008      1
     bsg_mul_booth_4_block_000000_000003_000000_000000      1
     bsg_mul_booth_4_block_000000_000004_000003_000000      1
     bsg_mul_booth_4_block_000000_000008_000007_000000      1

=== bsg_mul_booth_4_block_rep_00000006_080402_000000_80c8ec_000000 ===

   Number of wires:                  7
   Number of wire bits:             82
   Number of public wires:           7
   Number of public wire bits:      82
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     bsg_mul_booth_4_block_000000_000000_000008_000000      1
     bsg_mul_booth_4_block_000000_000000_00000c_000000      1
     bsg_mul_booth_4_block_000000_000000_00000e_000000      1
     bsg_mul_booth_4_block_000002_000000_00000c_000000      1
     bsg_mul_booth_4_block_000004_000000_000008_000000      1
     bsg_mul_booth_4_block_000008_000000_000000_000000      1

=== bsg_mul_booth_4_block_rep_00000007_0000000_8040201_7331100_0402010 ===

   Number of wires:                  7
   Number of wire bits:             93
   Number of public wires:           7
   Number of public wire bits:      93
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     bsg_mul_booth_4_block_0000000_0000000_0000000_0000001      1
     bsg_mul_booth_4_block_0000000_0000000_0000001_0000002      1
     bsg_mul_booth_4_block_0000000_0000000_0000003_0000004      1
     bsg_mul_booth_4_block_0000000_0000001_0000000_0000000      1
     bsg_mul_booth_4_block_0000000_0000002_0000001_0000000      1
     bsg_mul_booth_4_block_0000000_0000004_0000003_0000000      1
     bsg_mul_booth_4_block_0000000_0000008_0000007_0000000      1

=== bsg_mul_booth_4_block_rep_00000008_00000000_00000000_00000000_00000000 ===

   Number of wires:                  7
   Number of wire bits:            104
   Number of public wires:           7
   Number of public wire bits:     104
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     bsg_mul_booth_4_block_00000000_00000000_00000000_00000000      8

=== bsg_mul_booth_4_block_rep_00000008_00000000_08040201_77331100_80402010 ===

   Number of wires:                  7
   Number of wire bits:            104
   Number of public wires:           7
   Number of public wire bits:     104
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     bsg_mul_booth_4_block_00000000_00000000_00000000_00000001      1
     bsg_mul_booth_4_block_00000000_00000000_00000001_00000002      1
     bsg_mul_booth_4_block_00000000_00000000_00000003_00000004      1
     bsg_mul_booth_4_block_00000000_00000000_00000007_00000008      1
     bsg_mul_booth_4_block_00000000_00000001_00000000_00000000      1
     bsg_mul_booth_4_block_00000000_00000002_00000001_00000000      1
     bsg_mul_booth_4_block_00000000_00000004_00000003_00000000      1
     bsg_mul_booth_4_block_00000000_00000008_00000007_00000000      1

=== bsg_mul_booth_4_block_rep_00000008_08040201_00000000_80c8ecfe_00000000 ===

   Number of wires:                  7
   Number of wire bits:            104
   Number of public wires:           7
   Number of public wire bits:     104
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     bsg_mul_booth_4_block_00000000_00000000_00000008_00000000      1
     bsg_mul_booth_4_block_00000000_00000000_0000000c_00000000      1
     bsg_mul_booth_4_block_00000000_00000000_0000000e_00000000      1
     bsg_mul_booth_4_block_00000000_00000000_0000000f_00000000      1
     bsg_mul_booth_4_block_00000001_00000000_0000000e_00000000      1
     bsg_mul_booth_4_block_00000002_00000000_0000000c_00000000      1
     bsg_mul_booth_4_block_00000004_00000000_00000008_00000000      1
     bsg_mul_booth_4_block_00000008_00000000_00000000_00000000      1

=== bsg_mul_comp42 ===

   Number of wires:                  6
   Number of wire bits:              9
   Number of public wires:           6
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     bsg_mul_csa                     2

=== bsg_mul_comp42_rep_0000000000000005 ===

   Number of wires:                  6
   Number of wire bits:             36
   Number of public wires:           6
   Number of public wire bits:      36
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     bsg_mul_comp42                  5

=== bsg_mul_comp42_rep_0000000000000006 ===

   Number of wires:                  6
   Number of wire bits:             43
   Number of public wires:           6
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     bsg_mul_comp42                  6

=== bsg_mul_comp42_rep_0000000000000007 ===

   Number of wires:                  6
   Number of wire bits:             50
   Number of public wires:           6
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     bsg_mul_comp42                  7

=== bsg_mul_comp42_rep_0000000000000008 ===

   Number of wires:                  6
   Number of wire bits:             57
   Number of public wires:           6
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     bsg_mul_comp42                  8

=== bsg_mul_comp42_rep_00000000000005 ===

   Number of wires:                  6
   Number of wire bits:             36
   Number of public wires:           6
   Number of public wire bits:      36
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     bsg_mul_comp42                  5

=== bsg_mul_comp42_rep_00000000000006 ===

   Number of wires:                  6
   Number of wire bits:             43
   Number of public wires:           6
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     bsg_mul_comp42                  6

=== bsg_mul_comp42_rep_00000000000007 ===

   Number of wires:                  6
   Number of wire bits:             50
   Number of public wires:           6
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     bsg_mul_comp42                  7

=== bsg_mul_comp42_rep_00000000000008 ===

   Number of wires:                  6
   Number of wire bits:             57
   Number of public wires:           6
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     bsg_mul_comp42                  8

=== bsg_mul_comp42_rep_rep_6_42_2a231b130d0800 ===

   Number of wires:                  6
   Number of wire bits:            259
   Number of public wires:           6
   Number of public wire bits:     259
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     bsg_mul_comp42_rep_00000000000005      1
     bsg_mul_comp42_rep_00000000000006      1
     bsg_mul_comp42_rep_00000000000007      1
     bsg_mul_comp42_rep_00000000000008      3

=== bsg_mul_comp42_rep_rep_6_43_2b231d18100800 ===

   Number of wires:                  6
   Number of wire bits:            265
   Number of public wires:           6
   Number of public wire bits:     265
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     bsg_mul_comp42_rep_00000000000005      1
     bsg_mul_comp42_rep_00000000000006      1
     bsg_mul_comp42_rep_00000000000008      4

=== bsg_mul_comp42_rep_rep_7_50_322b231b15100800 ===

   Number of wires:                  6
   Number of wire bits:            308
   Number of public wires:           6
   Number of public wire bits:     308
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     bsg_mul_comp42_rep_0000000000000005      1
     bsg_mul_comp42_rep_0000000000000006      1
     bsg_mul_comp42_rep_0000000000000007      1
     bsg_mul_comp42_rep_0000000000000008      4

=== bsg_mul_csa ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $add_2                          2

=== bsg_mul_csa_rep_34_5_221b130b0500_1 ===

   Number of wires:                  5
   Number of wire bits:            170
   Number of public wires:           5
   Number of public wire bits:     170
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     bsg_mul_csa                    34

=== bsg_mul_green_booth_dots_32_1_5_221b130b0500 ===

   Number of wires:                  3
   Number of wire bits:             72
   Number of public wires:           3
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $and_1                          3
     bsg_and_00000006_1              1
     bsg_and_00000007_1              1
     bsg_and_00000008_1              2

=== bsg_mul_pipelined ===

   Number of wires:                  6
   Number of wire bits:            131
   Number of public wires:           6
   Number of public wire bits:     131
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     bsg_mul_32_32_harden_p1_pipeline_p1      1

=== bsg_transpose_width_p2_els_p50 ===

   Number of wires:                  2
   Number of wire bits:            200
   Number of public wires:           2
   Number of public wire bits:     200
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== bsg_transpose_width_p50_els_p2 ===

   Number of wires:                  2
   Number of wire bits:            200
   Number of public wires:           2
   Number of public wire bits:     200
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== top ===

   Number of wires:                  6
   Number of wire bits:            131
   Number of public wires:           6
   Number of public wire bits:     131
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     bsg_mul_pipelined               1

=== design hierarchy ===

   top                               1
     bsg_mul_pipelined               1
       bsg_mul_32_32_harden_p1_pipeline_p1      1
         bsg_dff_en_rep_rep_7_100_645646362a201000_1      1
           bsg_dff_en_0000000a_1      1
           bsg_dff_en_0000000c_1      1
           bsg_dff_en_0000000e_1      1
           bsg_dff_en_00000010_1      4
         bsg_dff_en_width_p11_harden_p1      1
         bsg_dff_en_width_p5_harden_p1      1
         bsg_dff_en_width_p6_harden_p1      1
         bsg_dff_en_width_p7_harden_p1      1
         bsg_dff_en_width_p8_harden_p1      1
         bsg_mul_B4B_rep_rep_6_41_29231e160e0600_0_32_1      1
           bsg_mul_B4B_rep_00000005_0000000000001e_32_00000_00000_00000_00000_1      1
             bsg_mul_booth_4_block_rep_00000005_00000_00000_00000_00000      1
               bsg_mul_booth_4_block_00000_00000_00000_00000      5
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
           bsg_mul_B4B_rep_00000006_00000000000000_32_080402_000000_80c8ec_000000_1      1
             bsg_mul_booth_4_block_rep_00000006_080402_000000_80c8ec_000000      1
               bsg_mul_booth_4_block_000000_000000_000008_000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_000000_000000_00000c_000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_000000_000000_00000e_000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_000002_000000_00000c_000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_000004_000000_000008_000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_000008_000000_000000_000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
           bsg_mul_B4B_rep_00000006_00000000000023_32_000000_080403_773310_804020_1      1
             bsg_mul_booth_4_block_rep_00000006_000000_080403_773310_804020      1
               bsg_mul_booth_4_block_000000_000000_000001_000002      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_000000_000000_000003_000004      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_000000_000000_000007_000008      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_000000_000003_000000_000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_000000_000004_000003_000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_000000_000008_000007_000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
           bsg_mul_B4B_rep_00000008_00000000000006_32_00000000_00000000_00000000_00000000_1      1
             bsg_mul_booth_4_block_rep_00000008_00000000_00000000_00000000_00000000      1
               bsg_mul_booth_4_block_00000000_00000000_00000000_00000000      8
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
           bsg_mul_B4B_rep_00000008_0000000000000e_32_00000000_00000000_00000000_00000000_1      1
             bsg_mul_booth_4_block_rep_00000008_00000000_00000000_00000000_00000000      1
               bsg_mul_booth_4_block_00000000_00000000_00000000_00000000      8
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
           bsg_mul_B4B_rep_00000008_00000000000016_32_00000000_00000000_00000000_00000000_1      1
             bsg_mul_booth_4_block_rep_00000008_00000000_00000000_00000000_00000000      1
               bsg_mul_booth_4_block_00000000_00000000_00000000_00000000      8
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
         bsg_mul_B4B_rep_rep_6_42_2a231b130d0800_n2_32_1      1
           bsg_mul_B4B_rep_00000005_00000100000006_32_00000_00000_00000_00000_1      1
             bsg_mul_booth_4_block_rep_00000005_00000_00000_00000_00000      1
               bsg_mul_booth_4_block_00000_00000_00000_00000      5
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
           bsg_mul_B4B_rep_00000006_0000010000000b_32_000000_000000_000000_000000_1      1
             bsg_mul_booth_4_block_rep_00000006_000000_000000_000000_000000      1
               bsg_mul_booth_4_block_000000_000000_000000_000000      6
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
           bsg_mul_B4B_rep_00000007_00000100000021_32_0000000_8040201_7331100_0402010_1      1
             bsg_mul_booth_4_block_rep_00000007_0000000_8040201_7331100_0402010      1
               bsg_mul_booth_4_block_0000000_0000000_0000000_0000001      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_0000000_0000000_0000001_0000002      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_0000000_0000000_0000003_0000004      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_0000000_0000001_0000000_0000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_0000000_0000002_0000001_0000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_0000000_0000004_0000003_0000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_0000000_0000008_0000007_0000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
           bsg_mul_B4B_rep_00000008_000000fffffffe_32_08040201_00000000_80c8ecfe_00000000_1      1
             bsg_mul_booth_4_block_rep_00000008_08040201_00000000_80c8ecfe_00000000      1
               bsg_mul_booth_4_block_00000000_00000000_00000008_00000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_00000000_00000000_0000000c_00000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_00000000_00000000_0000000e_00000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_00000000_00000000_0000000f_00000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_00000001_00000000_0000000e_00000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_00000002_00000000_0000000c_00000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_00000004_00000000_00000008_00000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_00000008_00000000_00000000_00000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
           bsg_mul_B4B_rep_00000008_00000100000011_32_00000000_00000000_00000000_00000000_1      1
             bsg_mul_booth_4_block_rep_00000008_00000000_00000000_00000000_00000000      1
               bsg_mul_booth_4_block_00000000_00000000_00000000_00000000      8
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
           bsg_mul_B4B_rep_00000008_00000100000019_32_00000000_00000000_00000000_00000000_1      1
             bsg_mul_booth_4_block_rep_00000008_00000000_00000000_00000000_00000000      1
               bsg_mul_booth_4_block_00000000_00000000_00000000_00000000      8
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
         bsg_mul_B4B_rep_rep_6_43_2b231b15100800_n2_32_1      1
           bsg_mul_B4B_rep_00000005_0000010000000e_32_00000_00000_00000_00000_1      1
             bsg_mul_booth_4_block_rep_00000005_00000_00000_00000_00000      1
               bsg_mul_booth_4_block_00000_00000_00000_00000      5
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
           bsg_mul_B4B_rep_00000006_00000100000013_32_000000_000000_000000_000000_1      1
             bsg_mul_booth_4_block_rep_00000006_000000_000000_000000_000000      1
               bsg_mul_booth_4_block_000000_000000_000000_000000      6
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
           bsg_mul_B4B_rep_00000008_000000fffffffe_32_08040201_00000000_80c8ecfe_00000000_1      1
             bsg_mul_booth_4_block_rep_00000008_08040201_00000000_80c8ecfe_00000000      1
               bsg_mul_booth_4_block_00000000_00000000_00000008_00000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_00000000_00000000_0000000c_00000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_00000000_00000000_0000000e_00000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_00000000_00000000_0000000f_00000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_00000001_00000000_0000000e_00000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_00000002_00000000_0000000c_00000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_00000004_00000000_00000008_00000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_00000008_00000000_00000000_00000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
           bsg_mul_B4B_rep_00000008_00000100000006_32_00000000_00000000_00000000_00000000_1      1
             bsg_mul_booth_4_block_rep_00000008_00000000_00000000_00000000_00000000      1
               bsg_mul_booth_4_block_00000000_00000000_00000000_00000000      8
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
           bsg_mul_B4B_rep_00000008_00000100000019_32_00000000_00000000_00000000_00000000_1      1
             bsg_mul_booth_4_block_rep_00000008_00000000_00000000_00000000_00000000      1
               bsg_mul_booth_4_block_00000000_00000000_00000000_00000000      8
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
           bsg_mul_B4B_rep_00000008_00000100000021_32_00000000_08040201_77331100_80402010_1      1
             bsg_mul_booth_4_block_rep_00000008_00000000_08040201_77331100_80402010      1
               bsg_mul_booth_4_block_00000000_00000000_00000000_00000001      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_00000000_00000000_00000001_00000002      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_00000000_00000000_00000003_00000004      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_00000000_00000000_00000007_00000008      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_00000000_00000001_00000000_00000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_00000000_00000002_00000001_00000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_00000000_00000004_00000003_00000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_00000000_00000008_00000007_00000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
         bsg_mul_B4B_rep_rep_6_43_2b231d18100800_n2_32_1      1
           bsg_mul_B4B_rep_00000005_00000100000016_32_00000_00000_00000_00000_1      1
             bsg_mul_booth_4_block_rep_00000005_00000_00000_00000_00000      1
               bsg_mul_booth_4_block_00000_00000_00000_00000      5
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
           bsg_mul_B4B_rep_00000006_0000010000001b_32_000000_000000_000000_000000_1      1
             bsg_mul_booth_4_block_rep_00000006_000000_000000_000000_000000      1
               bsg_mul_booth_4_block_000000_000000_000000_000000      6
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
           bsg_mul_B4B_rep_00000008_000000fffffffe_32_08040201_00000000_80c8ecfe_00000000_1      1
             bsg_mul_booth_4_block_rep_00000008_08040201_00000000_80c8ecfe_00000000      1
               bsg_mul_booth_4_block_00000000_00000000_00000008_00000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_00000000_00000000_0000000c_00000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_00000000_00000000_0000000e_00000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_00000000_00000000_0000000f_00000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_00000001_00000000_0000000e_00000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_00000002_00000000_0000000c_00000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_00000004_00000000_00000008_00000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_00000008_00000000_00000000_00000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
           bsg_mul_B4B_rep_00000008_00000100000006_32_00000000_00000000_00000000_00000000_1      1
             bsg_mul_booth_4_block_rep_00000008_00000000_00000000_00000000_00000000      1
               bsg_mul_booth_4_block_00000000_00000000_00000000_00000000      8
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
           bsg_mul_B4B_rep_00000008_0000010000000e_32_00000000_00000000_00000000_00000000_1      1
             bsg_mul_booth_4_block_rep_00000008_00000000_00000000_00000000_00000000      1
               bsg_mul_booth_4_block_00000000_00000000_00000000_00000000      8
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
           bsg_mul_B4B_rep_00000008_00000100000021_32_00000000_08040201_77331100_80402010_1      1
             bsg_mul_booth_4_block_rep_00000008_00000000_08040201_77331100_80402010      1
               bsg_mul_booth_4_block_00000000_00000000_00000000_00000001      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_00000000_00000000_00000001_00000002      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_00000000_00000000_00000003_00000004      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_00000000_00000000_00000007_00000008      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_00000000_00000001_00000000_00000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_00000000_00000002_00000001_00000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_00000000_00000004_00000003_00000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
               bsg_mul_booth_4_block_00000000_00000008_00000007_00000000      1
                 bsg_mul_comp42      1
                   bsg_mul_csa       2
         bsg_mul_SDN_width_p32       1
         bsg_mul_comp42_rep_rep_6_42_2a231b130d0800      1
           bsg_mul_comp42_rep_00000000000005      1
             bsg_mul_comp42          5
               bsg_mul_csa           2
           bsg_mul_comp42_rep_00000000000006      1
             bsg_mul_comp42          6
               bsg_mul_csa           2
           bsg_mul_comp42_rep_00000000000007      1
             bsg_mul_comp42          7
               bsg_mul_csa           2
           bsg_mul_comp42_rep_00000000000008      3
             bsg_mul_comp42          8
               bsg_mul_csa           2
         bsg_mul_comp42_rep_rep_6_43_2b231d18100800      1
           bsg_mul_comp42_rep_00000000000005      1
             bsg_mul_comp42          5
               bsg_mul_csa           2
           bsg_mul_comp42_rep_00000000000006      1
             bsg_mul_comp42          6
               bsg_mul_csa           2
           bsg_mul_comp42_rep_00000000000008      4
             bsg_mul_comp42          8
               bsg_mul_csa           2
         bsg_mul_comp42_rep_rep_7_50_322b231b15100800      1
           bsg_mul_comp42_rep_0000000000000005      1
             bsg_mul_comp42          5
               bsg_mul_csa           2
           bsg_mul_comp42_rep_0000000000000006      1
             bsg_mul_comp42          6
               bsg_mul_csa           2
           bsg_mul_comp42_rep_0000000000000007      1
             bsg_mul_comp42          7
               bsg_mul_csa           2
           bsg_mul_comp42_rep_0000000000000008      4
             bsg_mul_comp42          8
               bsg_mul_csa           2
         bsg_mul_csa_rep_34_5_221b130b0500_1      1
           bsg_mul_csa              34
         bsg_mul_green_booth_dots_32_1_5_221b130b0500      1
           bsg_and_00000006_1        1
           bsg_and_00000007_1        1
           bsg_and_00000008_1        2
         bsg_transpose_width_p2_els_p50      1
         bsg_transpose_width_p50_els_p2      1

   Number of wires:               9876
   Number of wire bits:          23070
   Number of public wires:        9876
   Number of public wire bits:   23070
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3663
     $add_2                       1284
     $add_64                         1
     $and_1                       1180
     $dffe_10                        1
     $dffe_11                        1
     $dffe_12                        1
     $dffe_14                        1
     $dffe_16                        4
     $dffe_5                         1
     $dffe_6                         1
     $dffe_7                         1
     $dffe_8                         1
     $not_1                         48
     $or_1                         576
     $xor_1                        562

