make: `GRAPHTRAVERSAL' is up to date.
is_asymmetric  : no
number of cores: 64default value for number of cores : 1024
ct_meshct_mesh
  -- MESH[0] : rows / columns  = 4 / 4
  -- MESH[0] : num_req_in_mesh = 0
  -- MESH[0] : custom_number   = 5in case when the program exits with an error, please run the following command
kill -9 4779 
  -- {60419} cmd: /home/agy/mcsim/pin/intel64/bin/pinbin -t /home/agy/mcsim/Pthread/mypthreadtool -port 60419 -skip_first 1000 -- GRAPHTRAVERSAL 
NYI: __pthread_initialize_minimal at: 0x477070
  -- [           0]: {60419} thread 0 is created
NYI: __linkin_atfork at: 0x4cf090
  -- [      523170]: {60419} thread 1 is created
  -- [      523170]: {60419} thread 2 is created
  -- [      523170]: {60419} thread 3 is created
  -- [      523810]: {60419} thread 4 is created
  -- [      523810]: {60419} thread 5 is created
  -- [      523810]: {60419} thread 6 is created
  -- [      523810]: {60419} thread 7 is created
  -- [      523810]: {60419} thread 8 is created
  -- [      523810]: {60419} thread 9 is created
  -- [      523810]: {60419} thread 10 is created
  -- [      526730]: {60419} thread 11 is created
  -- [      526730]: {60419} thread 12 is created
  -- [      526730]: {60419} thread 13 is created
  -- [      526730]: {60419} thread 14 is created
  -- [      526730]: {60419} thread 15 is created
  -- [      526730]: {60419} thread 16 is created
  -- [      526730]: {60419} thread 17 is created
  -- [      527290]: {60419} thread 18 is created
  -- [      527290]: {60419} thread 19 is created
  -- [      527290]: {60419} thread 20 is created
  -- [      527290]: {60419} thread 21 is created
  -- [      527290]: {60419} thread 22 is created
  -- [      527290]: {60419} thread 23 is created
  -- [      527290]: {60419} thread 24 is created
  -- [      527470]: {60419} thread 25 is created
  -- [      527470]: {60419} thread 26 is created
  -- [      527470]: {60419} thread 27 is created
  -- [      527470]: {60419} thread 28 is created
  -- [      527470]: {60419} thread 29 is created
  -- [      527470]: {60419} thread 30 is created
  -- [      527470]: {60419} thread 31 is created
  -- [      527750]: {60419} thread 32 is created
  -- [      527750]: {60419} thread 33 is created
  -- [      527750]: {60419} thread 34 is created
  -- [      527750]: {60419} thread 35 is created
  -- [      527750]: {60419} thread 36 is created
  -- [      527750]: {60419} thread 37 is created
  -- [      527750]: {60419} thread 38 is created
  -- [      528030]: {60419} thread 39 is created
  -- [      528030]: {60419} thread 40 is created
  -- [      528030]: {60419} thread 41 is created
  -- [      528030]: {60419} thread 42 is created
  -- [      528030]: {60419} thread 43 is created
  -- [      528030]: {60419} thread 44 is created
  -- [      528030]: {60419} thread 45 is created
  -- [      528310]: {60419} thread 46 is created
  -- [      528310]: {60419} thread 47 is created
  -- [      528310]: {60419} thread 48 is created
  -- [      528310]: {60419} thread 49 is created
  -- [      528310]: {60419} thread 50 is created
  -- [      528310]: {60419} thread 51 is created
  -- [      528310]: {60419} thread 52 is created
  -- [      528590]: {60419} thread 53 is created
  -- [      528590]: {60419} thread 54 is created
  -- [      528590]: {60419} thread 55 is created
  -- [      528590]: {60419} thread 56 is created
  -- [      528590]: {60419} thread 57 is created
  -- [      528590]: {60419} thread 58 is created
  -- [      528590]: {60419} thread 59 is created
  -- [      528870]: {60419} thread 60 is created
  -- [      528870]: {60419} thread 61 is created
  -- [      528870]: {60419} thread 62 is created
  -- [      528870]: {60419} thread 63 is created
  -- [      571170]:     100059 instrs so far, IPC=   1.751, L1 (acc, miss)=(   59826,   3557), L2 (acc, miss)=(   3585,   1501),    996 mem accs, (  156,  156) touched pages (this time, 1stly),  avg_dd= 20.524, 
  -- [      582840]:     200049 instrs so far, IPC=  85.681, L1 (acc, miss)=(   77549,    394), L2 (acc, miss)=(    398,      0),      0 mem accs, (    0,    0) touched pages (this time, 1stly),  avg_dd= 28.046, 
  -- [      594510]:     300015 instrs so far, IPC=  85.660, L1 (acc, miss)=(   77538,    397), L2 (acc, miss)=(    397,      0),      0 mem accs, (    0,    0) touched pages (this time, 1stly),  avg_dd= 28.021, 
  -- [      606130]:     400009 instrs so far, IPC=  86.053, L1 (acc, miss)=(   77237,    395), L2 (acc, miss)=(    396,      0),      0 mem accs, (    0,    0) touched pages (this time, 1stly),  avg_dd= 27.925, 
  -- [      617830]:     500033 instrs so far, IPC=  85.490, L1 (acc, miss)=(   77711,    406), L2 (acc, miss)=(    402,      0),      0 mem accs, (    0,    0) touched pages (this time, 1stly),  avg_dd= 28.075, 
  -- [      629500]:     600054 instrs so far, IPC=  85.707, L1 (acc, miss)=(   77535,    398), L2 (acc, miss)=(    402,      0),      0 mem accs, (    0,    0) touched pages (this time, 1stly),  avg_dd= 28.010, 
  -- [      641150]:     700044 instrs so far, IPC=  85.828, L1 (acc, miss)=(   77434,    399), L2 (acc, miss)=(    396,      0),      0 mem accs, (    0,    0) touched pages (this time, 1stly),  avg_dd= 27.980, 
  -- [      652790]:     800002 instrs so far, IPC=  85.874, L1 (acc, miss)=(   77342,    396), L2 (acc, miss)=(    399,      0),      0 mem accs, (    0,    0) touched pages (this time, 1stly),  avg_dd= 27.969, 
  -- [      664460]:     900033 instrs so far, IPC=  85.716, L1 (acc, miss)=(   77558,    392), L2 (acc, miss)=(    392,      0),      0 mem accs, (    0,    0) touched pages (this time, 1stly),  avg_dd= 28.022, 
  -- [      676110]:    1000018 instrs so far, IPC=  85.824, L1 (acc, miss)=(   77382,    412), L2 (acc, miss)=(    409,      0),      0 mem accs, (    0,    0) touched pages (this time, 1stly),  avg_dd= 27.968, 
  -- [      687810]:    1100042 instrs so far, IPC=  85.490, L1 (acc, miss)=(   77737,    397), L2 (acc, miss)=(    400,      0),      0 mem accs, (    0,    0) touched pages (this time, 1stly),  avg_dd= 28.086, 
  -- [      699430]:    1200002 instrs so far, IPC=  86.024, L1 (acc, miss)=(   77216,    399), L2 (acc, miss)=(    396,      0),      0 mem accs, (    0,    0) touched pages (this time, 1stly),  avg_dd= 27.916, 
  -- [      711090]:    1300055 instrs so far, IPC=  85.808, L1 (acc, miss)=(   77529,    389), L2 (acc, miss)=(    391,      0),      0 mem accs, (    0,    0) touched pages (this time, 1stly),  avg_dd= 28.009, 
  -- [      713470]: {60419} thread 2 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      713650]: {60419} thread 1 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      723250]:    1400030 instrs so far, IPC=  82.216, L1 (acc, miss)=(   77940,    437), L2 (acc, miss)=(    433,      4),      4 mem accs, (    4,    2) touched pages (this time, 1stly),  avg_dd= 28.133, 
  -- [      726290]: {60419} thread 56 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      726870]: {60419} thread 17 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      726950]: {60419} thread 57 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      727030]: {60419} thread 16 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      727170]: {60419} thread 8 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      727190]: {60419} thread 58 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      727310]: {60419} thread 18 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      727390]: {60419} thread 21 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      727410]: {60419} thread 10 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      727540]: {60419} thread 20 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      727830]: {60419} thread 9 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      727890]: {60419} thread 22 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      728040]: {60419} thread 24 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      728050]: {60419} thread 26 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      728190]: {60419} thread 25 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      728530]: {60419} thread 32 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      728670]: {60419} thread 33 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      728860]: {60419} thread 28 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      728930]: {60419} thread 6 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      729050]: {60419} thread 29 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      729150]: {60419} thread 34 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      729220]: {60419} thread 60 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      729250]: {60419} thread 5 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      729290]: {60419} thread 14 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      729310]: {60419} thread 12 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      729320]: {60419} thread 4 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      729340]: {60419} thread 30 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      729380]: {60419} thread 13 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      729400]: {60419} thread 36 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      729410]: {60419} thread 61 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      729510]: {60419} thread 38 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      729740]: {60419} thread 37 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      729790]: {60419} thread 42 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      729790]: {60419} thread 62 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      729840]: {60419} thread 41 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      729970]: {60419} thread 40 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      730410]: {60419} thread 48 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      730580]: {60419} thread 50 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      730680]: {60419} thread 49 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      730740]: {60419} thread 46 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      730780]: {60419} thread 52 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      730800]: {60419} thread 45 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      730880]: {60419} thread 53 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      730980]: {60419} thread 44 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      731050]: {60419} thread 54 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      731630]: {60419} thread 3 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      745310]: {60419} thread 59 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      745590]: {60419} thread 23 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      745620]: {60419} thread 19 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      746070]: {60419} thread 11 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      746240]: {60419} thread 27 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      747010]: {60419} thread 35 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      747090]: {60419} thread 31 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      747370]: {60419} thread 7 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      747590]: {60419} thread 15 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      747830]: {60419} thread 39 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      748140]: {60419} thread 63 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      748210]: {60419} thread 43 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      748950]: {60419} thread 51 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      749020]: {60419} thread 47 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
  -- [      749070]: {60419} thread 55 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      10252,       6150,        0,        0,        0,        0,      22552)
64
  -- [      783570]: {60419} thread 0 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(      19559,      12300,        0,        0,        0,        0,      62570)
  -- {60419} total number of unsimulated (ins, rd, wr, rd_2nd): (42449, 6617, 7619, 0)
  -- {60419} (cond_broadcast, cond_signal, cond_wait, barrier) = (0, 0, 0, 64)
  -- event became empty at cycle = 800000
  -- th[  0] fetched 62575 instrs
  -- th[  1] fetched 22554 instrs
  -- th[  2] fetched 22554 instrs
  -- th[  3] fetched 22554 instrs
  -- th[  4] fetched 22554 instrs
  -- th[  5] fetched 22554 instrs
  -- th[  6] fetched 22554 instrs
  -- th[  7] fetched 22554 instrs
  -- th[  8] fetched 22554 instrs
  -- th[  9] fetched 22554 instrs
  -- th[ 10] fetched 22554 instrs
  -- th[ 11] fetched 22554 instrs
  -- th[ 12] fetched 22554 instrs
  -- th[ 13] fetched 22554 instrs
  -- th[ 14] fetched 22554 instrs
  -- th[ 15] fetched 22554 instrs
  -- th[ 16] fetched 22554 instrs
  -- th[ 17] fetched 22554 instrs
  -- th[ 18] fetched 22554 instrs
  -- th[ 19] fetched 22554 instrs
  -- th[ 20] fetched 22554 instrs
  -- th[ 21] fetched 22554 instrs
  -- th[ 22] fetched 22554 instrs
  -- th[ 23] fetched 22554 instrs
  -- th[ 24] fetched 22554 instrs
  -- th[ 25] fetched 22554 instrs
  -- th[ 26] fetched 22554 instrs
  -- th[ 27] fetched 22554 instrs
  -- th[ 28] fetched 22554 instrs
  -- th[ 29] fetched 22554 instrs
  -- th[ 30] fetched 22554 instrs
  -- th[ 31] fetched 22554 instrs
  -- th[ 32] fetched 22554 instrs
  -- th[ 33] fetched 22554 instrs
  -- th[ 34] fetched 22554 instrs
  -- th[ 35] fetched 22554 instrs
  -- th[ 36] fetched 22554 instrs
  -- th[ 37] fetched 22554 instrs
  -- th[ 38] fetched 22554 instrs
  -- th[ 39] fetched 22554 instrs
  -- th[ 40] fetched 22554 instrs
  -- th[ 41] fetched 22554 instrs
  -- th[ 42] fetched 22554 instrs
  -- th[ 43] fetched 22554 instrs
  -- th[ 44] fetched 22554 instrs
  -- th[ 45] fetched 22554 instrs
  -- th[ 46] fetched 22554 instrs
  -- th[ 47] fetched 22554 instrs
  -- th[ 48] fetched 22554 instrs
  -- th[ 49] fetched 22554 instrs
  -- th[ 50] fetched 22554 instrs
  -- th[ 51] fetched 22554 instrs
  -- th[ 52] fetched 22554 instrs
  -- th[ 53] fetched 22554 instrs
  -- th[ 54] fetched 22554 instrs
  -- th[ 55] fetched 22554 instrs
  -- th[ 56] fetched 22554 instrs
  -- th[ 57] fetched 22554 instrs
  -- th[ 58] fetched 22554 instrs
  -- th[ 59] fetched 22554 instrs
  -- th[ 60] fetched 22554 instrs
  -- th[ 61] fetched 22554 instrs
  -- th[ 62] fetched 22554 instrs
  -- th[ 63] fetched 22554 instrs
  -- total number of fetched instructions : 1483477 (IPC =  18.543)
o3core 0 is deleted
  -- OOO [000] : fetched 0000062575 instrs, branch (miss, access)=( 00000750, 0000016033)= 004.68%, nacks= 2992, x87_ops= 0, call_ops= 3276, latest_ip= 0x476bc0, tot_mem_wr_time= 7076030, tot_mem_rd_time= 8370570, tot_dep_dist= 1252738
o3core 1 is deleted
  -- OOO [001] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 55, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2018080, tot_mem_rd_time= 4013260, tot_dep_dist= 629634
o3core 2 is deleted
  -- OOO [002] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 78, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2012610, tot_mem_rd_time= 4002480, tot_dep_dist= 629633
o3core 3 is deleted
  -- OOO [003] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 65, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2233570, tot_mem_rd_time= 4408780, tot_dep_dist= 629526
o3core 4 is deleted
  -- OOO [004] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 50, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2189300, tot_mem_rd_time= 4347470, tot_dep_dist= 629594
o3core 5 is deleted
  -- OOO [005] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 51, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2181180, tot_mem_rd_time= 4340840, tot_dep_dist= 629689
o3core 6 is deleted
  -- OOO [006] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 39, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2174170, tot_mem_rd_time= 4324970, tot_dep_dist= 629697
o3core 7 is deleted
  -- OOO [007] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 44, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2392540, tot_mem_rd_time= 4726390, tot_dep_dist= 629651
o3core 8 is deleted
  -- OOO [008] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 31, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2131150, tot_mem_rd_time= 4236030, tot_dep_dist= 629639
o3core 9 is deleted
  -- OOO [009] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 51, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2143300, tot_mem_rd_time= 4257830, tot_dep_dist= 629580
o3core 10 is deleted
  -- OOO [010] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 48, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2153850, tot_mem_rd_time= 4282280, tot_dep_dist= 629598
o3core 11 is deleted
  -- OOO [011] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 33, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2378670, tot_mem_rd_time= 4695960, tot_dep_dist= 629608
o3core 12 is deleted
  -- OOO [012] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 43, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2169290, tot_mem_rd_time= 4299970, tot_dep_dist= 629723
o3core 13 is deleted
  -- OOO [013] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 36, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2172720, tot_mem_rd_time= 4299540, tot_dep_dist= 629728
o3core 14 is deleted
  -- OOO [014] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 27, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2166350, tot_mem_rd_time= 4302350, tot_dep_dist= 629791
o3core 15 is deleted
  -- OOO [015] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 37, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2405410, tot_mem_rd_time= 4746630, tot_dep_dist= 629732
o3core 16 is deleted
  -- OOO [016] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 28, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2156920, tot_mem_rd_time= 4293600, tot_dep_dist= 629779
o3core 17 is deleted
  -- OOO [017] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 33, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2129370, tot_mem_rd_time= 4226230, tot_dep_dist= 629499
o3core 18 is deleted
  -- OOO [018] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 37, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2161590, tot_mem_rd_time= 4300120, tot_dep_dist= 629802
o3core 19 is deleted
  -- OOO [019] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 27, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2384870, tot_mem_rd_time= 4702010, tot_dep_dist= 629771
o3core 20 is deleted
  -- OOO [020] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 31, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2137410, tot_mem_rd_time= 4214680, tot_dep_dist= 629783
o3core 21 is deleted
  -- OOO [021] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 37, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2121090, tot_mem_rd_time= 4167470, tot_dep_dist= 629636
o3core 22 is deleted
  -- OOO [022] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 38, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2132250, tot_mem_rd_time= 4171170, tot_dep_dist= 629446
o3core 23 is deleted
  -- OOO [023] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 16, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2314730, tot_mem_rd_time= 4555200, tot_dep_dist= 629672
o3core 24 is deleted
  -- OOO [024] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 34, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2121400, tot_mem_rd_time= 4173760, tot_dep_dist= 629453
o3core 25 is deleted
  -- OOO [025] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 37, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2108880, tot_mem_rd_time= 4171220, tot_dep_dist= 629672
o3core 26 is deleted
  -- OOO [026] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 32, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2145900, tot_mem_rd_time= 4224020, tot_dep_dist= 629783
o3core 27 is deleted
  -- OOO [027] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 15, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2347150, tot_mem_rd_time= 4579910, tot_dep_dist= 629632
o3core 28 is deleted
  -- OOO [028] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 33, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2106730, tot_mem_rd_time= 4176270, tot_dep_dist= 629732
o3core 29 is deleted
  -- OOO [029] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 41, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2107910, tot_mem_rd_time= 4150930, tot_dep_dist= 629229
o3core 30 is deleted
  -- OOO [030] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 41, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2116070, tot_mem_rd_time= 4166480, tot_dep_dist= 629622
o3core 31 is deleted
  -- OOO [031] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 20, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2329950, tot_mem_rd_time= 4561150, tot_dep_dist= 629632
o3core 32 is deleted
  -- OOO [032] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 33, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2115120, tot_mem_rd_time= 4189940, tot_dep_dist= 629732
o3core 33 is deleted
  -- OOO [033] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 36, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2156070, tot_mem_rd_time= 4271390, tot_dep_dist= 629735
o3core 34 is deleted
  -- OOO [034] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 38, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2154380, tot_mem_rd_time= 4252390, tot_dep_dist= 629507
o3core 35 is deleted
  -- OOO [035] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 19, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2370490, tot_mem_rd_time= 4651140, tot_dep_dist= 629805
o3core 36 is deleted
  -- OOO [036] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 35, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2164570, tot_mem_rd_time= 4291800, tot_dep_dist= 629714
o3core 37 is deleted
  -- OOO [037] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 28, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2177250, tot_mem_rd_time= 4309620, tot_dep_dist= 629777
o3core 38 is deleted
  -- OOO [038] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 34, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2169300, tot_mem_rd_time= 4296160, tot_dep_dist= 629777
o3core 39 is deleted
  -- OOO [039] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 33, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2365810, tot_mem_rd_time= 4667620, tot_dep_dist= 629861
o3core 40 is deleted
  -- OOO [040] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 35, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2209470, tot_mem_rd_time= 4358780, tot_dep_dist= 629542
o3core 41 is deleted
  -- OOO [041] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 36, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2183710, tot_mem_rd_time= 4332890, tot_dep_dist= 629710
o3core 42 is deleted
  -- OOO [042] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 20, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2182100, tot_mem_rd_time= 4331330, tot_dep_dist= 629710
o3core 43 is deleted
  -- OOO [043] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 34, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2400700, tot_mem_rd_time= 4732930, tot_dep_dist= 629767
o3core 44 is deleted
  -- OOO [044] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 39, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2166130, tot_mem_rd_time= 4278450, tot_dep_dist= 629777
o3core 45 is deleted
  -- OOO [045] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 40, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2165260, tot_mem_rd_time= 4268440, tot_dep_dist= 629720
o3core 46 is deleted
  -- OOO [046] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 16, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2184240, tot_mem_rd_time= 4334580, tot_dep_dist= 629710
o3core 47 is deleted
  -- OOO [047] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 37, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2401070, tot_mem_rd_time= 4733850, tot_dep_dist= 629772
o3core 48 is deleted
  -- OOO [048] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 35, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2196620, tot_mem_rd_time= 4340340, tot_dep_dist= 629769
o3core 49 is deleted
  -- OOO [049] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 37, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2202330, tot_mem_rd_time= 4346130, tot_dep_dist= 629651
o3core 50 is deleted
  -- OOO [050] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 19, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2180050, tot_mem_rd_time= 4327850, tot_dep_dist= 629774
o3core 51 is deleted
  -- OOO [051] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 37, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2402470, tot_mem_rd_time= 4729640, tot_dep_dist= 629774
o3core 52 is deleted
  -- OOO [052] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 21, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2152650, tot_mem_rd_time= 4246810, tot_dep_dist= 629758
o3core 53 is deleted
  -- OOO [053] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 34, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2176980, tot_mem_rd_time= 4308400, tot_dep_dist= 629773
o3core 54 is deleted
  -- OOO [054] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 44, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2176110, tot_mem_rd_time= 4312340, tot_dep_dist= 629773
o3core 55 is deleted
  -- OOO [055] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 39, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2383570, tot_mem_rd_time= 4689960, tot_dep_dist= 629547
o3core 56 is deleted
  -- OOO [056] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 29, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2086750, tot_mem_rd_time= 4119110, tot_dep_dist= 629718
o3core 57 is deleted
  -- OOO [057] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 24, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2125360, tot_mem_rd_time= 4209670, tot_dep_dist= 629773
o3core 58 is deleted
  -- OOO [058] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 33, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2134920, tot_mem_rd_time= 4217880, tot_dep_dist= 629712
o3core 59 is deleted
  -- OOO [059] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 16, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2356900, tot_mem_rd_time= 4620480, tot_dep_dist= 629716
o3core 60 is deleted
  -- OOO [060] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 36, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2101720, tot_mem_rd_time= 4172300, tot_dep_dist= 629775
o3core 61 is deleted
  -- OOO [061] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 36, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2097330, tot_mem_rd_time= 4166770, tot_dep_dist= 629675
o3core 62 is deleted
  -- OOO [062] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 28, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2100790, tot_mem_rd_time= 4163030, tot_dep_dist= 629641
o3core 63 is deleted
  -- OOO [063] : fetched 0000022554 instrs, branch (miss, access)=( 00000008, 0000006147)= 000.13%, nacks= 34, x87_ops= 0, call_ops= 2049, latest_ip= 0x7f4fd433b8c0, tot_mem_wr_time= 2323730, tot_mem_rd_time= 4568770, tot_dep_dist= 629702
l2s 0 is deleted
  -- L2$ [000] : RD (miss, access)=( 0000001461, 0000001747)= 083.63%
  -- L2$ [000] : WR (miss, access)=( 0000002674, 0000003193)= 083.75%
  -- L2$ [000] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000003, 0000000012, 0000000455, 0000000030, 0000003179, 0000003179)
  -- L2$ [000] : EV_from_L1 (miss, access)=( 0000000001, 0000000699)= 0.14%,  L2$ (i,e,s,m,tr) ratio=(0942, 0038, 0005, 0012, 0000), num_dirty_lines (pid:#) = 0 : 209 , 
l2s 1 is deleted
  -- L2$ [001] : RD (miss, access)=( 0000000218, 0000000425)= 051.29%
  -- L2$ [001] : WR (miss, access)=( 0000000013, 0000000305)= 004.26%
  -- L2$ [001] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000002, 0000000000, 0000000014, 0000000000, 0000000184, 0000000184)
  -- L2$ [001] : EV_from_L1 (miss, access)=( 0000000000, 0000000196)= 0.00%,  L2$ (i,e,s,m,tr) ratio=(0997, 0000, 0002, 0000, 0000), num_dirty_lines (pid:#) = 0 : 4 , 
l2s 2 is deleted
  -- L2$ [002] : RD (miss, access)=( 0000000200, 0000000397)= 050.38%
  -- L2$ [002] : WR (miss, access)=( 0000000011, 0000000303)= 003.63%
  -- L2$ [002] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000002, 0000000000, 0000000014, 0000000000, 0000000163, 0000000163)
  -- L2$ [002] : EV_from_L1 (miss, access)=( 0000000000, 0000000196)= 0.00%,  L2$ (i,e,s,m,tr) ratio=(0997, 0000, 0002, 0000, 0000), num_dirty_lines (pid:#) = 0 : 4 , 
l2s 3 is deleted
  -- L2$ [003] : RD (miss, access)=( 0000000181, 0000000383)= 047.26%
  -- L2$ [003] : WR (miss, access)=( 0000000009, 0000000301)= 002.99%
  -- L2$ [003] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000002, 0000000000, 0000000013, 0000000000, 0000000143, 0000000143)
  -- L2$ [003] : EV_from_L1 (miss, access)=( 0000000000, 0000000196)= 0.00%,  L2$ (i,e,s,m,tr) ratio=(0997, 0000, 0002, 0000, 0000), num_dirty_lines (pid:#) = 0 : 4 , 
l2s 4 is deleted
  -- L2$ [004] : RD (miss, access)=( 0000000160, 0000000360)= 044.44%
  -- L2$ [004] : WR (miss, access)=( 0000000009, 0000000303)= 002.97%
  -- L2$ [004] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000002, 0000000000, 0000000015, 0000000000, 0000000125, 0000000125)
  -- L2$ [004] : EV_from_L1 (miss, access)=( 0000000000, 0000000198)= 0.00%,  L2$ (i,e,s,m,tr) ratio=(0997, 0000, 0002, 0000, 0000), num_dirty_lines (pid:#) = 0 : 4 , 
l2s 5 is deleted
  -- L2$ [005] : RD (miss, access)=( 0000000154, 0000000357)= 043.14%
  -- L2$ [005] : WR (miss, access)=( 0000000010, 0000000304)= 003.29%
  -- L2$ [005] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000012, 0000000000, 0000000122, 0000000122)
  -- L2$ [005] : EV_from_L1 (miss, access)=( 0000000000, 0000000199)= 0.00%,  L2$ (i,e,s,m,tr) ratio=(0997, 0000, 0002, 0000, 0000), num_dirty_lines (pid:#) = 0 : 4 , 
l2s 6 is deleted
  -- L2$ [006] : RD (miss, access)=( 0000000152, 0000000352)= 043.18%
  -- L2$ [006] : WR (miss, access)=( 0000000009, 0000000304)= 002.96%
  -- L2$ [006] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000003, 0000000000, 0000000016, 0000000000, 0000000118, 0000000118)
  -- L2$ [006] : EV_from_L1 (miss, access)=( 0000000000, 0000000197)= 0.00%,  L2$ (i,e,s,m,tr) ratio=(0997, 0000, 0002, 0000, 0000), num_dirty_lines (pid:#) = 0 : 4 , 
l2s 7 is deleted
  -- L2$ [007] : RD (miss, access)=( 0000000167, 0000000367)= 045.50%
  -- L2$ [007] : WR (miss, access)=( 0000000010, 0000000302)= 003.31%
  -- L2$ [007] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000002, 0000000000, 0000000017, 0000000000, 0000000135, 0000000135)
  -- L2$ [007] : EV_from_L1 (miss, access)=( 0000000000, 0000000196)= 0.00%,  L2$ (i,e,s,m,tr) ratio=(0997, 0000, 0002, 0000, 0000), num_dirty_lines (pid:#) = 0 : 4 , 
l2s 8 is deleted
  -- L2$ [008] : RD (miss, access)=( 0000000160, 0000000357)= 044.82%
  -- L2$ [008] : WR (miss, access)=( 0000000009, 0000000301)= 002.99%
  -- L2$ [008] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000020, 0000000000, 0000000126, 0000000126)
  -- L2$ [008] : EV_from_L1 (miss, access)=( 0000000000, 0000000197)= 0.00%,  L2$ (i,e,s,m,tr) ratio=(0997, 0000, 0002, 0000, 0000), num_dirty_lines (pid:#) = 0 : 4 , 
l2s 9 is deleted
  -- L2$ [009] : RD (miss, access)=( 0000000166, 0000000371)= 044.74%
  -- L2$ [009] : WR (miss, access)=( 0000000009, 0000000301)= 002.99%
  -- L2$ [009] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000003, 0000000000, 0000000017, 0000000000, 0000000130, 0000000130)
  -- L2$ [009] : EV_from_L1 (miss, access)=( 0000000000, 0000000195)= 0.00%,  L2$ (i,e,s,m,tr) ratio=(0997, 0000, 0002, 0000, 0000), num_dirty_lines (pid:#) = 0 : 4 , 
l2s 10 is deleted
  -- L2$ [010] : RD (miss, access)=( 0000000164, 0000000365)= 044.93%
  -- L2$ [010] : WR (miss, access)=( 0000000009, 0000000301)= 002.99%
  -- L2$ [010] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000002, 0000000000, 0000000014, 0000000000, 0000000125, 0000000125)
  -- L2$ [010] : EV_from_L1 (miss, access)=( 0000000000, 0000000198)= 0.00%,  L2$ (i,e,s,m,tr) ratio=(0997, 0000, 0002, 0000, 0000), num_dirty_lines (pid:#) = 0 : 4 , 
l2s 11 is deleted
  -- L2$ [011] : RD (miss, access)=( 0000000169, 0000000374)= 045.19%
  -- L2$ [011] : WR (miss, access)=( 0000000010, 0000000302)= 003.31%
  -- L2$ [011] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000002, 0000000000, 0000000011, 0000000000, 0000000132, 0000000132)
  -- L2$ [011] : EV_from_L1 (miss, access)=( 0000000000, 0000000196)= 0.00%,  L2$ (i,e,s,m,tr) ratio=(0997, 0000, 0002, 0000, 0000), num_dirty_lines (pid:#) = 0 : 4 , 
l2s 12 is deleted
  -- L2$ [012] : RD (miss, access)=( 0000000171, 0000000376)= 045.48%
  -- L2$ [012] : WR (miss, access)=( 0000000010, 0000000302)= 003.31%
  -- L2$ [012] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000002, 0000000000, 0000000012, 0000000000, 0000000128, 0000000128)
  -- L2$ [012] : EV_from_L1 (miss, access)=( 0000000000, 0000000196)= 0.00%,  L2$ (i,e,s,m,tr) ratio=(0996, 0000, 0002, 0000, 0000), num_dirty_lines (pid:#) = 0 : 4 , 
l2s 13 is deleted
  -- L2$ [013] : RD (miss, access)=( 0000000183, 0000000385)= 047.53%
  -- L2$ [013] : WR (miss, access)=( 0000000009, 0000000301)= 002.99%
  -- L2$ [013] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000002, 0000000000, 0000000012, 0000000000, 0000000138, 0000000138)
  -- L2$ [013] : EV_from_L1 (miss, access)=( 0000000000, 0000000196)= 0.00%,  L2$ (i,e,s,m,tr) ratio=(0996, 0000, 0002, 0000, 0000), num_dirty_lines (pid:#) = 0 : 4 , 
l2s 14 is deleted
  -- L2$ [014] : RD (miss, access)=( 0000000140, 0000000349)= 040.11%
  -- L2$ [014] : WR (miss, access)=( 0000000010, 0000000307)= 003.26%
  -- L2$ [014] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000002, 0000000000, 0000000011, 0000000000, 0000000102, 0000000102)
  -- L2$ [014] : EV_from_L1 (miss, access)=( 0000000000, 0000000199)= 0.00%,  L2$ (i,e,s,m,tr) ratio=(0997, 0000, 0002, 0000, 0000), num_dirty_lines (pid:#) = 0 : 4 , 
l2s 15 is deleted
  -- L2$ [015] : RD (miss, access)=( 0000000175, 0000000381)= 045.93%
  -- L2$ [015] : WR (miss, access)=( 0000000009, 0000000301)= 002.99%
  -- L2$ [015] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000009, 0000000000, 0000000134, 0000000134)
  -- L2$ [015] : EV_from_L1 (miss, access)=( 0000000000, 0000000197)= 0.00%,  L2$ (i,e,s,m,tr) ratio=(0996, 0000, 0002, 0000, 0000), num_dirty_lines (pid:#) = 0 : 4 , 
directory 0 is deleted
  -- Dir [000] : (i->tr, e->tr, s->tr, m->tr, m->i, tr->i, tr->e, tr->s, tr->m) = (285, 73, 233, 0, 0, 0, 251, 296, 44)
  -- Dir [000] : (nack, bypass, evict, invalidate, from_mc, dir_acc, dir_$_miss, dir_$_retry, dir_$_evict) = (1466, 0, 2, 0, 285, 2650, 0, 0, 0), 222, 25, 23, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 15, 
directory 1 is deleted
  -- Dir [001] : (i->tr, e->tr, s->tr, m->tr, m->i, tr->i, tr->e, tr->s, tr->m) = (215, 15, 72, 1, 0, 0, 191, 81, 31)
  -- Dir [001] : (nack, bypass, evict, invalidate, from_mc, dir_acc, dir_$_miss, dir_$_retry, dir_$_evict) = (783, 0, 6, 0, 215, 1394, 0, 0, 0), 206, 3, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 5, 
directory 2 is deleted
  -- Dir [002] : (i->tr, e->tr, s->tr, m->tr, m->i, tr->i, tr->e, tr->s, tr->m) = (210, 8, 14, 4, 0, 0, 113, 18, 105)
  -- Dir [002] : (nack, bypass, evict, invalidate, from_mc, dir_acc, dir_$_miss, dir_$_retry, dir_$_evict) = (1783, 0, 0, 1, 210, 2255, 0, 0, 0), 206, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 
directory 3 is deleted
  -- Dir [003] : (i->tr, e->tr, s->tr, m->tr, m->i, tr->i, tr->e, tr->s, tr->m) = (350, 24, 141, 43, 4, 0, 229, 188, 141)
  -- Dir [003] : (nack, bypass, evict, invalidate, from_mc, dir_acc, dir_$_miss, dir_$_retry, dir_$_evict) = (1152, 0, 4, 14, 350, 2272, 0, 0, 0), 303, 36, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 10, 
memory controller 0 is deleted
  -- MC  [000] : (rd, wr, act, pre) = (000000285, 000000000, 000000138, 000000138), # of WR->RD switch = 0, #_refresh = 0, 46 pages acc, AB (rd, wr, act) = (000000000, 000000000, 000000000), avg_tick_in_mc= 932
               : local pred (miss,hit)=( 0, 0), global pred (miss,hit)=( 0, 0)
memory controller 1 is deleted
  -- MC  [001] : (rd, wr, act, pre) = (000000215, 000000001, 000000131, 000000131), # of WR->RD switch = 1, #_refresh = 0, 40 pages acc, AB (rd, wr, act) = (000000000, 000000000, 000000000), avg_tick_in_mc= 832
               : local pred (miss,hit)=( 0, 0), global pred (miss,hit)=( 0, 0)
memory controller 2 is deleted
  -- MC  [002] : (rd, wr, act, pre) = (000000210, 000000003, 000000122, 000000122), # of WR->RD switch = 1, #_refresh = 0, 39 pages acc, AB (rd, wr, act) = (000000000, 000000000, 000000000), avg_tick_in_mc= 819
               : local pred (miss,hit)=( 0, 0), global pred (miss,hit)=( 0, 0)
memory controller 3 is deleted
  -- MC  [003] : (rd, wr, act, pre) = (000000350, 000000033, 000000197, 000000197), # of WR->RD switch = 6, #_refresh = 0, 42 pages acc, AB (rd, wr, act) = (000000000, 000000000, 000000000), avg_tick_in_mc= 829
               : local pred (miss,hit)=( 0, 0), global pred (miss,hit)=( 0, 0)
  -- MESH[0] : average hop = 2.20
  -- NoC [000] : (req, crq, rep) = (6871, 3827, 13314), num_data_transfers = 2258
noc is deleted
l1is 0 is deleted
  -- L1$I[000] : RD (miss, access)=( 0000000868, 0000005207)= 016.67%, PRE (hit, reqs)=( 0, 0 )
l1is 1 is deleted
  -- L1$I[001] : RD (miss, access)=( 0000000010, 0000001077)= 000.93%, PRE (hit, reqs)=( 0, 0 )
l1is 2 is deleted
  -- L1$I[002] : RD (miss, access)=( 0000000023, 0000001090)= 002.11%, PRE (hit, reqs)=( 0, 0 )
l1is 3 is deleted
  -- L1$I[003] : RD (miss, access)=( 0000000021, 0000001091)= 001.92%, PRE (hit, reqs)=( 0, 0 )
l1is 4 is deleted
  -- L1$I[004] : RD (miss, access)=( 0000000012, 0000001079)= 001.11%, PRE (hit, reqs)=( 0, 0 )
l1is 5 is deleted
  -- L1$I[005] : RD (miss, access)=( 0000000014, 0000001081)= 001.30%, PRE (hit, reqs)=( 0, 0 )
l1is 6 is deleted
  -- L1$I[006] : RD (miss, access)=( 0000000013, 0000001080)= 001.20%, PRE (hit, reqs)=( 0, 0 )
l1is 7 is deleted
  -- L1$I[007] : RD (miss, access)=( 0000000013, 0000001083)= 001.20%, PRE (hit, reqs)=( 0, 0 )
l1is 8 is deleted
  -- L1$I[008] : RD (miss, access)=( 0000000014, 0000001081)= 001.30%, PRE (hit, reqs)=( 0, 0 )
l1is 9 is deleted
  -- L1$I[009] : RD (miss, access)=( 0000000015, 0000001082)= 001.39%, PRE (hit, reqs)=( 0, 0 )
l1is 10 is deleted
  -- L1$I[010] : RD (miss, access)=( 0000000014, 0000001081)= 001.30%, PRE (hit, reqs)=( 0, 0 )
l1is 11 is deleted
  -- L1$I[011] : RD (miss, access)=( 0000000008, 0000001078)= 000.74%, PRE (hit, reqs)=( 0, 0 )
l1is 12 is deleted
  -- L1$I[012] : RD (miss, access)=( 0000000014, 0000001081)= 001.30%, PRE (hit, reqs)=( 0, 0 )
l1is 13 is deleted
  -- L1$I[013] : RD (miss, access)=( 0000000012, 0000001079)= 001.11%, PRE (hit, reqs)=( 0, 0 )
l1is 14 is deleted
  -- L1$I[014] : RD (miss, access)=( 0000000010, 0000001077)= 000.93%, PRE (hit, reqs)=( 0, 0 )
l1is 15 is deleted
  -- L1$I[015] : RD (miss, access)=( 0000000010, 0000001080)= 000.93%, PRE (hit, reqs)=( 0, 0 )
l1is 16 is deleted
  -- L1$I[016] : RD (miss, access)=( 0000000007, 0000001074)= 000.65%, PRE (hit, reqs)=( 0, 0 )
l1is 17 is deleted
  -- L1$I[017] : RD (miss, access)=( 0000000012, 0000001079)= 001.11%, PRE (hit, reqs)=( 0, 0 )
l1is 18 is deleted
  -- L1$I[018] : RD (miss, access)=( 0000000008, 0000001075)= 000.74%, PRE (hit, reqs)=( 0, 0 )
l1is 19 is deleted
  -- L1$I[019] : RD (miss, access)=( 0000000008, 0000001078)= 000.74%, PRE (hit, reqs)=( 0, 0 )
l1is 20 is deleted
  -- L1$I[020] : RD (miss, access)=( 0000000009, 0000001076)= 000.84%, PRE (hit, reqs)=( 0, 0 )
l1is 21 is deleted
  -- L1$I[021] : RD (miss, access)=( 0000000014, 0000001081)= 001.30%, PRE (hit, reqs)=( 0, 0 )
l1is 22 is deleted
  -- L1$I[022] : RD (miss, access)=( 0000000014, 0000001081)= 001.30%, PRE (hit, reqs)=( 0, 0 )
l1is 23 is deleted
  -- L1$I[023] : RD (miss, access)=( 0000000012, 0000001082)= 001.11%, PRE (hit, reqs)=( 0, 0 )
l1is 24 is deleted
  -- L1$I[024] : RD (miss, access)=( 0000000013, 0000001080)= 001.20%, PRE (hit, reqs)=( 0, 0 )
l1is 25 is deleted
  -- L1$I[025] : RD (miss, access)=( 0000000012, 0000001079)= 001.11%, PRE (hit, reqs)=( 0, 0 )
l1is 26 is deleted
  -- L1$I[026] : RD (miss, access)=( 0000000010, 0000001077)= 000.93%, PRE (hit, reqs)=( 0, 0 )
l1is 27 is deleted
  -- L1$I[027] : RD (miss, access)=( 0000000013, 0000001083)= 001.20%, PRE (hit, reqs)=( 0, 0 )
l1is 28 is deleted
  -- L1$I[028] : RD (miss, access)=( 0000000008, 0000001075)= 000.74%, PRE (hit, reqs)=( 0, 0 )
l1is 29 is deleted
  -- L1$I[029] : RD (miss, access)=( 0000000016, 0000001083)= 001.48%, PRE (hit, reqs)=( 0, 0 )
l1is 30 is deleted
  -- L1$I[030] : RD (miss, access)=( 0000000015, 0000001082)= 001.39%, PRE (hit, reqs)=( 0, 0 )
l1is 31 is deleted
  -- L1$I[031] : RD (miss, access)=( 0000000015, 0000001085)= 001.38%, PRE (hit, reqs)=( 0, 0 )
l1is 32 is deleted
  -- L1$I[032] : RD (miss, access)=( 0000000009, 0000001076)= 000.84%, PRE (hit, reqs)=( 0, 0 )
l1is 33 is deleted
  -- L1$I[033] : RD (miss, access)=( 0000000011, 0000001078)= 001.02%, PRE (hit, reqs)=( 0, 0 )
l1is 34 is deleted
  -- L1$I[034] : RD (miss, access)=( 0000000014, 0000001081)= 001.30%, PRE (hit, reqs)=( 0, 0 )
l1is 35 is deleted
  -- L1$I[035] : RD (miss, access)=( 0000000012, 0000001082)= 001.11%, PRE (hit, reqs)=( 0, 0 )
l1is 36 is deleted
  -- L1$I[036] : RD (miss, access)=( 0000000011, 0000001077)= 001.02%, PRE (hit, reqs)=( 0, 0 )
l1is 37 is deleted
  -- L1$I[037] : RD (miss, access)=( 0000000011, 0000001078)= 001.02%, PRE (hit, reqs)=( 0, 0 )
l1is 38 is deleted
  -- L1$I[038] : RD (miss, access)=( 0000000014, 0000001081)= 001.30%, PRE (hit, reqs)=( 0, 0 )
l1is 39 is deleted
  -- L1$I[039] : RD (miss, access)=( 0000000012, 0000001081)= 001.11%, PRE (hit, reqs)=( 0, 0 )
l1is 40 is deleted
  -- L1$I[040] : RD (miss, access)=( 0000000009, 0000001075)= 000.84%, PRE (hit, reqs)=( 0, 0 )
l1is 41 is deleted
  -- L1$I[041] : RD (miss, access)=( 0000000011, 0000001077)= 001.02%, PRE (hit, reqs)=( 0, 0 )
l1is 42 is deleted
  -- L1$I[042] : RD (miss, access)=( 0000000011, 0000001077)= 001.02%, PRE (hit, reqs)=( 0, 0 )
l1is 43 is deleted
  -- L1$I[043] : RD (miss, access)=( 0000000011, 0000001080)= 001.02%, PRE (hit, reqs)=( 0, 0 )
l1is 44 is deleted
  -- L1$I[044] : RD (miss, access)=( 0000000011, 0000001077)= 001.02%, PRE (hit, reqs)=( 0, 0 )
l1is 45 is deleted
  -- L1$I[045] : RD (miss, access)=( 0000000013, 0000001079)= 001.20%, PRE (hit, reqs)=( 0, 0 )
l1is 46 is deleted
  -- L1$I[046] : RD (miss, access)=( 0000000008, 0000001074)= 000.74%, PRE (hit, reqs)=( 0, 0 )
l1is 47 is deleted
  -- L1$I[047] : RD (miss, access)=( 0000000011, 0000001080)= 001.02%, PRE (hit, reqs)=( 0, 0 )
l1is 48 is deleted
  -- L1$I[048] : RD (miss, access)=( 0000000008, 0000001074)= 000.74%, PRE (hit, reqs)=( 0, 0 )
l1is 49 is deleted
  -- L1$I[049] : RD (miss, access)=( 0000000012, 0000001078)= 001.11%, PRE (hit, reqs)=( 0, 0 )
l1is 50 is deleted
  -- L1$I[050] : RD (miss, access)=( 0000000011, 0000001077)= 001.02%, PRE (hit, reqs)=( 0, 0 )
l1is 51 is deleted
  -- L1$I[051] : RD (miss, access)=( 0000000011, 0000001080)= 001.02%, PRE (hit, reqs)=( 0, 0 )
l1is 52 is deleted
  -- L1$I[052] : RD (miss, access)=( 0000000012, 0000001078)= 001.11%, PRE (hit, reqs)=( 0, 0 )
l1is 53 is deleted
  -- L1$I[053] : RD (miss, access)=( 0000000008, 0000001074)= 000.74%, PRE (hit, reqs)=( 0, 0 )
l1is 54 is deleted
  -- L1$I[054] : RD (miss, access)=( 0000000012, 0000001078)= 001.11%, PRE (hit, reqs)=( 0, 0 )
l1is 55 is deleted
  -- L1$I[055] : RD (miss, access)=( 0000000011, 0000001080)= 001.02%, PRE (hit, reqs)=( 0, 0 )
l1is 56 is deleted
  -- L1$I[056] : RD (miss, access)=( 0000000011, 0000001077)= 001.02%, PRE (hit, reqs)=( 0, 0 )
l1is 57 is deleted
  -- L1$I[057] : RD (miss, access)=( 0000000007, 0000001073)= 000.65%, PRE (hit, reqs)=( 0, 0 )
l1is 58 is deleted
  -- L1$I[058] : RD (miss, access)=( 0000000011, 0000001077)= 001.02%, PRE (hit, reqs)=( 0, 0 )
l1is 59 is deleted
  -- L1$I[059] : RD (miss, access)=( 0000000011, 0000001080)= 001.02%, PRE (hit, reqs)=( 0, 0 )
l1is 60 is deleted
  -- L1$I[060] : RD (miss, access)=( 0000000011, 0000001077)= 001.02%, PRE (hit, reqs)=( 0, 0 )
l1is 61 is deleted
  -- L1$I[061] : RD (miss, access)=( 0000000016, 0000001082)= 001.48%, PRE (hit, reqs)=( 0, 0 )
l1is 62 is deleted
  -- L1$I[062] : RD (miss, access)=( 0000000013, 0000001079)= 001.20%, PRE (hit, reqs)=( 0, 0 )
l1is 63 is deleted
  -- L1$I[063] : RD (miss, access)=( 0000000012, 0000001081)= 001.11%, PRE (hit, reqs)=( 0, 0 )
l1ds 0 is deleted
  -- L1$D[000] : RD (miss, access)=( 0000000479, 0000019780)= 002.42%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[000] : WR (miss, access)=( 0000002861, 0000014793)= 019.34%
  -- L1$D[000] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000003, 0000000193, 0000000003, 0000000031, 0000002714, 0000002714), num_dirty_lines (pid:#) = 0 : 106 , 
l1ds 1 is deleted
  -- L1$D[001] : RD (miss, access)=( 0000000081, 0000010303)= 000.79%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[001] : WR (miss, access)=( 0000000002, 0000006150)= 000.03%
  -- L1$D[001] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000051, 0000000051), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 2 is deleted
  -- L1$D[002] : RD (miss, access)=( 0000000088, 0000010309)= 000.85%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[002] : WR (miss, access)=( 0000000006, 0000006154)= 000.10%
  -- L1$D[002] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000000, 0000000000, 0000000001, 0000000000, 0000000061, 0000000061), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 3 is deleted
  -- L1$D[003] : RD (miss, access)=( 0000000177, 0000010302)= 001.72%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[003] : WR (miss, access)=( 0000000293, 0000006150)= 004.76%
  -- L1$D[003] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000194, 0000000001, 0000000000, 0000000050, 0000000050), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 4 is deleted
  -- L1$D[004] : RD (miss, access)=( 0000000071, 0000010293)= 000.69%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[004] : WR (miss, access)=( 0000000005, 0000006153)= 000.08%
  -- L1$D[004] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000044, 0000000044), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 5 is deleted
  -- L1$D[005] : RD (miss, access)=( 0000000077, 0000010295)= 000.75%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[005] : WR (miss, access)=( 0000000002, 0000006150)= 000.03%
  -- L1$D[005] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000043, 0000000043), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 6 is deleted
  -- L1$D[006] : RD (miss, access)=( 0000000061, 0000010281)= 000.59%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[006] : WR (miss, access)=( 0000000005, 0000006153)= 000.08%
  -- L1$D[006] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000032, 0000000032), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 7 is deleted
  -- L1$D[007] : RD (miss, access)=( 0000000164, 0000010289)= 001.59%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[007] : WR (miss, access)=( 0000000293, 0000006150)= 004.76%
  -- L1$D[007] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000194, 0000000001, 0000000000, 0000000037, 0000000037), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 8 is deleted
  -- L1$D[008] : RD (miss, access)=( 0000000050, 0000010273)= 000.49%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[008] : WR (miss, access)=( 0000000004, 0000006152)= 000.07%
  -- L1$D[008] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000023, 0000000023), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 9 is deleted
  -- L1$D[009] : RD (miss, access)=( 0000000070, 0000010292)= 000.68%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[009] : WR (miss, access)=( 0000000004, 0000006152)= 000.07%
  -- L1$D[009] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000042, 0000000042), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 10 is deleted
  -- L1$D[010] : RD (miss, access)=( 0000000069, 0000010292)= 000.67%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[010] : WR (miss, access)=( 0000000002, 0000006150)= 000.03%
  -- L1$D[010] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000040, 0000000040), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 11 is deleted
  -- L1$D[011] : RD (miss, access)=( 0000000157, 0000010283)= 001.53%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[011] : WR (miss, access)=( 0000000293, 0000006150)= 004.76%
  -- L1$D[011] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000194, 0000000001, 0000000000, 0000000031, 0000000031), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 12 is deleted
  -- L1$D[012] : RD (miss, access)=( 0000000065, 0000010287)= 000.63%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[012] : WR (miss, access)=( 0000000002, 0000006150)= 000.03%
  -- L1$D[012] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000035, 0000000035), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 13 is deleted
  -- L1$D[013] : RD (miss, access)=( 0000000061, 0000010282)= 000.59%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[013] : WR (miss, access)=( 0000000002, 0000006150)= 000.03%
  -- L1$D[013] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000030, 0000000030), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 14 is deleted
  -- L1$D[014] : RD (miss, access)=( 0000000052, 0000010273)= 000.51%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[014] : WR (miss, access)=( 0000000004, 0000006152)= 000.07%
  -- L1$D[014] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000023, 0000000023), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 15 is deleted
  -- L1$D[015] : RD (miss, access)=( 0000000159, 0000010285)= 001.55%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[015] : WR (miss, access)=( 0000000293, 0000006150)= 004.76%
  -- L1$D[015] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000194, 0000000001, 0000000000, 0000000033, 0000000033), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 16 is deleted
  -- L1$D[016] : RD (miss, access)=( 0000000056, 0000010278)= 000.54%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[016] : WR (miss, access)=( 0000000003, 0000006151)= 000.05%
  -- L1$D[016] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000027, 0000000027), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 17 is deleted
  -- L1$D[017] : RD (miss, access)=( 0000000055, 0000010279)= 000.54%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[017] : WR (miss, access)=( 0000000002, 0000006150)= 000.03%
  -- L1$D[017] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000027, 0000000027), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 18 is deleted
  -- L1$D[018] : RD (miss, access)=( 0000000063, 0000010286)= 000.61%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[018] : WR (miss, access)=( 0000000003, 0000006151)= 000.05%
  -- L1$D[018] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000035, 0000000035), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 19 is deleted
  -- L1$D[019] : RD (miss, access)=( 0000000151, 0000010277)= 001.47%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[019] : WR (miss, access)=( 0000000295, 0000006150)= 004.80%
  -- L1$D[019] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000196, 0000000001, 0000000000, 0000000025, 0000000025), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 20 is deleted
  -- L1$D[020] : RD (miss, access)=( 0000000057, 0000010280)= 000.55%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[020] : WR (miss, access)=( 0000000002, 0000006150)= 000.03%
  -- L1$D[020] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000028, 0000000028), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 21 is deleted
  -- L1$D[021] : RD (miss, access)=( 0000000059, 0000010281)= 000.57%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[021] : WR (miss, access)=( 0000000002, 0000006150)= 000.03%
  -- L1$D[021] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000029, 0000000029), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 22 is deleted
  -- L1$D[022] : RD (miss, access)=( 0000000057, 0000010280)= 000.55%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[022] : WR (miss, access)=( 0000000004, 0000006152)= 000.07%
  -- L1$D[022] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000030, 0000000030), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 23 is deleted
  -- L1$D[023] : RD (miss, access)=( 0000000135, 0000010261)= 001.32%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[023] : WR (miss, access)=( 0000000296, 0000006151)= 004.81%
  -- L1$D[023] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000196, 0000000001, 0000000000, 0000000010, 0000000010), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 24 is deleted
  -- L1$D[024] : RD (miss, access)=( 0000000056, 0000010279)= 000.54%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[024] : WR (miss, access)=( 0000000002, 0000006150)= 000.03%
  -- L1$D[024] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000027, 0000000027), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 25 is deleted
  -- L1$D[025] : RD (miss, access)=( 0000000058, 0000010281)= 000.56%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[025] : WR (miss, access)=( 0000000004, 0000006152)= 000.07%
  -- L1$D[025] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000031, 0000000031), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 26 is deleted
  -- L1$D[026] : RD (miss, access)=( 0000000057, 0000010280)= 000.55%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[026] : WR (miss, access)=( 0000000002, 0000006150)= 000.03%
  -- L1$D[026] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000028, 0000000028), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 27 is deleted
  -- L1$D[027] : RD (miss, access)=( 0000000133, 0000010260)= 001.30%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[027] : WR (miss, access)=( 0000000296, 0000006150)= 004.81%
  -- L1$D[027] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000196, 0000000001, 0000000000, 0000000008, 0000000008), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 28 is deleted
  -- L1$D[028] : RD (miss, access)=( 0000000059, 0000010282)= 000.57%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[028] : WR (miss, access)=( 0000000003, 0000006151)= 000.05%
  -- L1$D[028] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000031, 0000000031), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 29 is deleted
  -- L1$D[029] : RD (miss, access)=( 0000000060, 0000010283)= 000.58%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[029] : WR (miss, access)=( 0000000002, 0000006150)= 000.03%
  -- L1$D[029] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000031, 0000000031), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 30 is deleted
  -- L1$D[030] : RD (miss, access)=( 0000000059, 0000010282)= 000.57%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[030] : WR (miss, access)=( 0000000004, 0000006152)= 000.07%
  -- L1$D[030] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000032, 0000000032), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 31 is deleted
  -- L1$D[031] : RD (miss, access)=( 0000000135, 0000010263)= 001.32%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[031] : WR (miss, access)=( 0000000293, 0000006150)= 004.76%
  -- L1$D[031] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000194, 0000000001, 0000000000, 0000000011, 0000000011), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 32 is deleted
  -- L1$D[032] : RD (miss, access)=( 0000000056, 0000010281)= 000.54%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[032] : WR (miss, access)=( 0000000003, 0000006151)= 000.05%
  -- L1$D[032] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000030, 0000000030), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 33 is deleted
  -- L1$D[033] : RD (miss, access)=( 0000000060, 0000010283)= 000.58%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[033] : WR (miss, access)=( 0000000002, 0000006150)= 000.03%
  -- L1$D[033] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000031, 0000000031), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 34 is deleted
  -- L1$D[034] : RD (miss, access)=( 0000000057, 0000010281)= 000.55%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[034] : WR (miss, access)=( 0000000003, 0000006151)= 000.05%
  -- L1$D[034] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000030, 0000000030), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 35 is deleted
  -- L1$D[035] : RD (miss, access)=( 0000000138, 0000010265)= 001.34%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[035] : WR (miss, access)=( 0000000293, 0000006150)= 004.76%
  -- L1$D[035] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000194, 0000000001, 0000000000, 0000000013, 0000000013), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 36 is deleted
  -- L1$D[036] : RD (miss, access)=( 0000000059, 0000010282)= 000.57%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[036] : WR (miss, access)=( 0000000002, 0000006150)= 000.03%
  -- L1$D[036] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000030, 0000000030), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 37 is deleted
  -- L1$D[037] : RD (miss, access)=( 0000000053, 0000010275)= 000.52%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[037] : WR (miss, access)=( 0000000002, 0000006150)= 000.03%
  -- L1$D[037] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000023, 0000000023), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 38 is deleted
  -- L1$D[038] : RD (miss, access)=( 0000000057, 0000010276)= 000.55%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[038] : WR (miss, access)=( 0000000004, 0000006152)= 000.07%
  -- L1$D[038] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000026, 0000000026), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 39 is deleted
  -- L1$D[039] : RD (miss, access)=( 0000000154, 0000010279)= 001.50%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[039] : WR (miss, access)=( 0000000293, 0000006150)= 004.76%
  -- L1$D[039] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000194, 0000000001, 0000000000, 0000000027, 0000000027), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 40 is deleted
  -- L1$D[040] : RD (miss, access)=( 0000000063, 0000010284)= 000.61%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[040] : WR (miss, access)=( 0000000002, 0000006150)= 000.03%
  -- L1$D[040] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000032, 0000000032), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 41 is deleted
  -- L1$D[041] : RD (miss, access)=( 0000000062, 0000010283)= 000.60%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[041] : WR (miss, access)=( 0000000002, 0000006150)= 000.03%
  -- L1$D[041] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000001, 0000000001, 0000000000, 0000000031, 0000000031), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 42 is deleted
  -- L1$D[042] : RD (miss, access)=( 0000000043, 0000010265)= 000.42%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[042] : WR (miss, access)=( 0000000004, 0000006152)= 000.07%
  -- L1$D[042] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000001, 0000000001, 0000000000, 0000000015, 0000000015), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 43 is deleted
  -- L1$D[043] : RD (miss, access)=( 0000000155, 0000010281)= 001.51%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[043] : WR (miss, access)=( 0000000293, 0000006150)= 004.76%
  -- L1$D[043] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000194, 0000000001, 0000000000, 0000000029, 0000000029), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 44 is deleted
  -- L1$D[044] : RD (miss, access)=( 0000000064, 0000010285)= 000.62%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[044] : WR (miss, access)=( 0000000003, 0000006151)= 000.05%
  -- L1$D[044] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000034, 0000000034), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 45 is deleted
  -- L1$D[045] : RD (miss, access)=( 0000000066, 0000010285)= 000.64%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[045] : WR (miss, access)=( 0000000002, 0000006150)= 000.03%
  -- L1$D[045] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000033, 0000000033), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 46 is deleted
  -- L1$D[046] : RD (miss, access)=( 0000000043, 0000010264)= 000.42%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[046] : WR (miss, access)=( 0000000004, 0000006152)= 000.07%
  -- L1$D[046] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000014, 0000000014), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 47 is deleted
  -- L1$D[047] : RD (miss, access)=( 0000000158, 0000010284)= 001.54%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[047] : WR (miss, access)=( 0000000293, 0000006150)= 004.76%
  -- L1$D[047] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000194, 0000000001, 0000000000, 0000000032, 0000000032), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 48 is deleted
  -- L1$D[048] : RD (miss, access)=( 0000000064, 0000010284)= 000.62%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[048] : WR (miss, access)=( 0000000003, 0000006151)= 000.05%
  -- L1$D[048] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000033, 0000000033), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 49 is deleted
  -- L1$D[049] : RD (miss, access)=( 0000000063, 0000010283)= 000.61%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[049] : WR (miss, access)=( 0000000002, 0000006150)= 000.03%
  -- L1$D[049] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000031, 0000000031), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 50 is deleted
  -- L1$D[050] : RD (miss, access)=( 0000000045, 0000010264)= 000.44%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[050] : WR (miss, access)=( 0000000004, 0000006152)= 000.07%
  -- L1$D[050] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000014, 0000000014), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 51 is deleted
  -- L1$D[051] : RD (miss, access)=( 0000000162, 0000010284)= 001.58%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[051] : WR (miss, access)=( 0000000293, 0000006150)= 004.76%
  -- L1$D[051] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000194, 0000000001, 0000000000, 0000000032, 0000000032), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 52 is deleted
  -- L1$D[052] : RD (miss, access)=( 0000000047, 0000010267)= 000.46%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[052] : WR (miss, access)=( 0000000002, 0000006150)= 000.03%
  -- L1$D[052] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000015, 0000000015), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 53 is deleted
  -- L1$D[053] : RD (miss, access)=( 0000000065, 0000010284)= 000.63%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[053] : WR (miss, access)=( 0000000002, 0000006150)= 000.03%
  -- L1$D[053] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000032, 0000000032), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 54 is deleted
  -- L1$D[054] : RD (miss, access)=( 0000000069, 0000010288)= 000.67%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[054] : WR (miss, access)=( 0000000004, 0000006152)= 000.07%
  -- L1$D[054] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000038, 0000000038), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 55 is deleted
  -- L1$D[055] : RD (miss, access)=( 0000000161, 0000010286)= 001.57%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[055] : WR (miss, access)=( 0000000293, 0000006150)= 004.76%
  -- L1$D[055] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000194, 0000000001, 0000000000, 0000000034, 0000000034), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 56 is deleted
  -- L1$D[056] : RD (miss, access)=( 0000000055, 0000010275)= 000.54%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[056] : WR (miss, access)=( 0000000003, 0000006151)= 000.05%
  -- L1$D[056] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000024, 0000000024), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 57 is deleted
  -- L1$D[057] : RD (miss, access)=( 0000000055, 0000010275)= 000.54%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[057] : WR (miss, access)=( 0000000002, 0000006150)= 000.03%
  -- L1$D[057] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000023, 0000000023), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 58 is deleted
  -- L1$D[058] : RD (miss, access)=( 0000000058, 0000010278)= 000.56%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[058] : WR (miss, access)=( 0000000006, 0000006152)= 000.10%
  -- L1$D[058] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000000, 0000000002, 0000000000, 0000000000, 0000000028, 0000000028), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 59 is deleted
  -- L1$D[059] : RD (miss, access)=( 0000000141, 0000010263)= 001.37%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[059] : WR (miss, access)=( 0000000296, 0000006150)= 004.81%
  -- L1$D[059] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000196, 0000000001, 0000000000, 0000000011, 0000000011), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 60 is deleted
  -- L1$D[060] : RD (miss, access)=( 0000000063, 0000010283)= 000.61%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[060] : WR (miss, access)=( 0000000002, 0000006150)= 000.03%
  -- L1$D[060] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000031, 0000000031), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 61 is deleted
  -- L1$D[061] : RD (miss, access)=( 0000000057, 0000010278)= 000.55%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[061] : WR (miss, access)=( 0000000002, 0000006150)= 000.03%
  -- L1$D[061] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000026, 0000000026), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 62 is deleted
  -- L1$D[062] : RD (miss, access)=( 0000000052, 0000010271)= 000.51%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[062] : WR (miss, access)=( 0000000004, 0000006152)= 000.07%
  -- L1$D[062] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000000, 0000000001, 0000000000, 0000000021, 0000000021), num_dirty_lines (pid:#) = 0 : 1 , 
l1ds 63 is deleted
  -- L1$D[063] : RD (miss, access)=( 0000000157, 0000010280)= 001.53%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[063] : WR (miss, access)=( 0000000293, 0000006150)= 004.76%
  -- L1$D[063] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=( 0000000001, 0000000194, 0000000001, 0000000000, 0000000028, 0000000028), num_dirty_lines (pid:#) = 0 : 1 , 
