





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.2.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » CPU » Instruction set</title>
    <meta name="description" content="iAPx86">
    <link rel="prev" href="x86-28926.html">
    <link rel="next" href="x86-32436.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="x86-about.html">About</a></li>


          

<li><a href="x86-28926.html">Previous</a></li>


          

<li><a href="index.html">Up</a></li>


          

<li><a href="x86-32436.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      
        <nav class="menu box">
          <ul>
              <li>CPU</li>
              <ul>
                <li><a href="index.html">Instruction set</a></li>
                <li><a href="x86-175915.html">Registers</a></li>
                <li><a href="x86-190707.html">Protection, privilege</a></li>
                <li><a href="x86-224627.html">Exceptions</a></li>
                <li><a href="x86-225699.html">Addressing modes</a></li>
                <li><a href="x86-229455.html">Opcodes</a></li>
                
              </ul>
              <li>FPU</li>
              <ul>
                <li><a href="x86-245307.html">Instruction set</a></li>
                <li><a href="x86-307843.html">Registers, data types</a></li>
                
              </ul>
              <li>MMX</li>
              <ul>
                <li><a href="x86-318646.html">Instruction set</a></li>
                
              </ul>
          </ul>
        </nav>
      

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"><span class="ngu">CMOVcc<span class="ngb">          Conditional Move                     Flags: Not altered</span></span></span><br /><span class="line"></span><br /><span class="line"><span class="ngu">CMOVcc</span> destination, source                           CPU: PPro+</span><br /><span class="line"></span><br /><span class="line">        <span class="ngb">Logic</span>   if condition</span><br /><span class="line">                   destination ← source</span><br /><span class="line">                endif</span><br /><span class="line"></span><br /><span class="line">    Conditional moves test the flags which have been set by a previous</span><br /><span class="line">    instruction. If the given condition is true, the source operand is</span><br /><span class="line">    transferred (copied) into the destination operand.</span><br /><span class="line"></span><br /><span class="line">    These instructions can move a 16- or 32-bit value from memory to a</span><br /><span class="line">    general-purpose register or from one general-purpose register to</span><br /><span class="line">    another. Conditional moves of 8-bit register operands are not</span><br /><span class="line">    supported.</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">        <span class="ngb">Note</span></span><br /><span class="line">        The CMOVcc instructions are new for the Pentium Pro</span><br /><span class="line">        processor family; however, they may not be supported</span><br /><span class="line">        by all the processors in the family. By checking the</span><br /><span class="line">        processor&#39;s feature information with CPUID, a program</span><br /><span class="line">        can determine if the CPU supports CMOVcc.</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    A condition code (cc) is associated with each instruction to</span><br /><span class="line">    indicate the condition being tested for. The terms &#34;above&#34; and</span><br /><span class="line">    &#34;below&#34; are used for un-signed integers; &#34;less&#34; and &#34;greater&#34; for</span><br /><span class="line">    signed integers.</span><br /><span class="line">    Note that several mnemonics have the same meaning.</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngu">Instruction         Move if ...                    Flags</span></span><br /><span class="line">    CMOVA,  CMOVNBE     Above, Not Below or Equal      CF=0 AND ZF=0</span><br /><span class="line">    CMOVAE, CMOVNB,     Above or Equal, Not Below,</span><br /><span class="line">      CMOVNC              Not Carry                    CF=0</span><br /><span class="line">    CMOVBE, CMOVNA      Below or Equal, Not Above      CF=1 OR ZF=1</span><br /><span class="line">    CMOVB,  CMOVC,      Below, Carry,</span><br /><span class="line">      CMOVNAE             Not Above or Equal           CF=1</span><br /><span class="line">    CMOVE,  CMOVZ       Equal, Zero                    ZF=1</span><br /><span class="line">    CMOVNE, CMOVNZ      Not Equal, Not Zero            ZF=0</span><br /><span class="line">    CMOVP,  CMOVPE      Parity, Parity Even            PF=1</span><br /><span class="line">    CMOVNP, CMOVPO      No Parity, Parity Odd          PF=0</span><br /><span class="line"></span><br /><span class="line">    CMOVG,  CMOVNLE     Greater, Not Less or Equal     SF=OF AND ZF=0</span><br /><span class="line">    CMOVGE, CMOVNL      Greater or Equal, Not Less     SF=OF</span><br /><span class="line">    CMOVLE, CMOVNG      Less or Equal, Not Greater     SF&lt;&gt;OF OR ZF=1</span><br /><span class="line">    CMOVL,  CMOVNGE     Less, Not Greater or Equal     SF&lt;&gt;OF</span><br /><span class="line">    CMOVO               Overflow                       OF=1</span><br /><span class="line">    CMOVNO              No Overflow                    OF=0</span><br /><span class="line">    CMOVS               Sign (negative)                SF=1</span><br /><span class="line">    CMOVNS              No Sign (positive)             SF=0</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Opcode      Format</span></span><br /><span class="line">    0F 40 cw    CMOVO  r16, r/m16</span><br /><span class="line">    0F 40 cd    CMOVO  r32, r/m32</span><br /><span class="line">    0F 41 cw    CMOVNO r16, r/m16</span><br /><span class="line">    0F 41 cd    CMOVNO r32, r/m32</span><br /><span class="line">    0F 42 cw    CMOVB  r16, r/m16</span><br /><span class="line">    0F 42 cd    CMOVB  r32, r/m32</span><br /><span class="line">    0F 43 cw    CMOVAE r16, r/m16</span><br /><span class="line">    0F 43 cd    CMOVAE r32, r/m32</span><br /><span class="line">    0F 44 cw    CMOVE  r16, r/m16</span><br /><span class="line">    0F 44 cd    CMOVE  r32, r/m32</span><br /><span class="line">    0F 45 cw    CMOVNE r16, r/m16</span><br /><span class="line">    0F 45 cd    CMOVNE r32, r/m32</span><br /><span class="line">    0F 46 cw    CMOVBE r16, r/m16</span><br /><span class="line">    0F 46 cd    CMOVBE r32, r/m32</span><br /><span class="line">    0F 47 cw    CMOVA  r16, r/m16</span><br /><span class="line">    0F 47 cd    CMOVA  r32, r/m32</span><br /><span class="line">    0F 48 cw    CMOVS  r16, r/m16</span><br /><span class="line">    0F 48 cd    CMOVS  r32, r/m32</span><br /><span class="line">    0F 49 cw    CMOVNS r16, r/m16</span><br /><span class="line">    0F 49 cd    CMOVNS r32, r/m32</span><br /><span class="line">    0F 4A cw    CMOVP  r16, r/m16</span><br /><span class="line">    0F 4A cd    CMOVP  r32, r/m32</span><br /><span class="line">    0F 4B cw    CMOVNP r16, r/m16</span><br /><span class="line">    0F 4B cd    CMOVNP r32, r/m32</span><br /><span class="line">    0F 4C cw    CMOVL  r16, r/m16</span><br /><span class="line">    0F 4C cd    CMOVL  r32, r/m32</span><br /><span class="line">    0F 4D cw    CMOVGE r16, r/m16</span><br /><span class="line">    0F 4D cd    CMOVGE r32, r/m32</span><br /><span class="line">    0F 4E cw    CMOVLE r16, r/m16</span><br /><span class="line">    0F 4E cd    CMOVLE r32, r/m32</span><br /><span class="line">    0F 4F cw    CMOVG  r16, r/m16</span><br /><span class="line">    0F 4F cd    CMOVG  r32, r/m32</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Length and timing</span></span><br /><span class="line">    Operands    Bytes   8088    186     286     386     486     Pentium  PPro</span><br /><span class="line">    reg, reg      3      -       -       -       -       -       -        ??</span><br /><span class="line">    reg, mem   3+d(0-2)  -       -       -       -       -       -        ??</span><br /></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li>
            
              <a href="x86-92014.html">MOV</a>
            
          </li>
        
          <li>
            
              <a href="x86-66690.html">Jcc</a>
            
          </li>
        
          <li>
            
              <a href="x86-142724.html">SETcc</a>
            
          </li>
        
          <li>
            
              <a href="x86-252847.html">FCMOVcc</a>
            
          </li>
        
          <li>
            
              <a href="x86-38316.html">CPUID</a>
            
          </li>
        
      </ul>
    </nav>
  


      </article>

    </section>

    
      <footer>
        <nav class="box">
          <dl>
            <dt>Generated</dt><dd>2025-12-02 09:10:53</dd>
            <dt>Generator</dt><dd><a href="https://ng2web.davep.dev">ng2web v1.2.0 (ngdb v1.1.0)</a></dd>
          </dl>
        </nav>
      </footer>
    

  </body>

</html>

