[
    {
        "name": "CPU operating frequency (in GHz)",
        "expression": "(([cpu-cycles] / [ls_not_halted_p0_cyc] * [SYSTEM_TSC_FREQ]) / 1000000000)"
    },
    {
        "name": "CPU utilization %",
        "expression": "(100 * [ls_not_halted_p0_cyc]) / [TSC]"
    },
    {
        "name": "CPU utilization% in kernel mode",
        "expression": "(100 * [ls_not_halted_p0_cyc:k]) / [TSC]"
    },
    {
        "name": "CPI",
        "expression": "[cpu-cycles] / [instructions]"
    },
    {
        "name": "cycles per txn",
        "expression": "[cpu-cycles] / [TXN]"
    },
    {
        "name": "kernel_CPI",
        "expression": "[cpu-cycles:k] / [instructions:k]"
    },
    {
        "name": "kernel_cycles per txn",
        "expression": "[cpu-cycles:k] / [TXN]"
    },
    {
        "name": "IPC",
        "expression": "[instructions] / [cpu-cycles]"
    },
    {
        "name": "txn per cycle",
        "expression": "[TXN] / [cpu-cycles]"
    },
    {
        "name": "giga_instructions_per_sec",
        "expression": "[instructions] / 1000000000"
    },
    {
        "name": "Branch Misprediction Ratio",
        "expression": "[ex_ret_brn_misp] / [ex_ret_brn]"
    },
    {
        "name": "All Data Cache Accesses PTI",
        "expression": "([ls_dispatch.any] / [instructions]) * 1000"
    },
    {
	"name": "All Data Cache Accesses txn",
        "expression": "[ls_dispatch.any] / [TXN]"
    },
    {
        "name": "All L2 Cache Accesses PTI",
        "expression": "(([l2_request_g1.all_no_prefetch] + [l2_pf_hit_l2.all] + [l2_pf_miss_l2_hit_l3.all] + [l2_pf_miss_l2_l3.all]) / [instructions]) * 1000"
    },
    {
        "name": "All L2 Cache Accesses txn",
        "expression": "([l2_request_g1.all_no_prefetch] + [l2_pf_hit_l2.all] + [l2_pf_miss_l2_hit_l3.all] + [l2_pf_miss_l2_l3.all]) / [TXN]"
    },
    {
        "name": "L2 Cache Accesses from L1 Instruction Cache Misses PTI",
        "expression": "([l2_request_g1.cacheable_ic_read] / [instructions]) * 1000"
    },
    {
        "name": "L2 Cache Accesses from L1 Instruction Cache Misses txn",
        "expression": "[l2_request_g1.cacheable_ic_read] / [TXN]"
    },
    {
        "name": "L2 Cache Accesses from L1 Data Cache Misses PTI",
        "expression": "([l2_request_g1.all_dc] / [instructions]) * 1000"
    },
    {
        "name": "L2 Cache Accesses from L1 Data Cache Misses txn",
        "expression": "[l2_request_g1.all_dc] / [TXN]"
    },
    {
        "name": "L2 Cache Accesses from L2 Cache Hardware Prefetches PTI",
        "expression": "(([l2_pf_hit_l2.all] + [l2_pf_miss_l2_hit_l3.all] + [l2_pf_miss_l2_l3.all]) / [instructions]) * 1000"
    },
    {
        "name": "L2 Cache Accesses from L2 Cache Hardware Prefetches txn",
        "expression": "([l2_pf_hit_l2.all] + [l2_pf_miss_l2_hit_l3.all] + [l2_pf_miss_l2_l3.all]) / [TXN]"
    },
    {
        "name": "All L2 Cache Misses PTI",
        "expression": "(([l2_cache_req_stat.ic_dc_miss_in_l2] + [l2_pf_miss_l2_hit_l3.all] + [l2_pf_miss_l2_l3.all]) / [instructions]) * 1000"
    },
    {
        "name": "All L2 Cache Misses txn",
        "expression": "([l2_cache_req_stat.ic_dc_miss_in_l2] + [l2_pf_miss_l2_hit_l3.all] + [l2_pf_miss_l2_l3.all]) / [TXN]"
    },
    {
        "name": "L2 Cache Misses from L1 Instruction Cache Misses PTI",
        "expression": "([l2_cache_req_stat.ic_fill_miss] / [instructions]) * 1000"
    },
    {
        "name": "L2 Cache Misses from L1 Instruction Cache Misses txn",
        "expression": "[l2_cache_req_stat.ic_fill_miss] / [TXN]"
    },
    {
        "name": "L2 Cache Misses from L1 Data Cache Misses PTI",
        "expression": "([l2_cache_req_stat.ls_rd_blk_c] / [instructions]) * 1000"
    },
    {
        "name": "L2 Cache Misses from L1 Data Cache Misses txn",
        "expression": "[l2_cache_req_stat.ls_rd_blk_c] / [TXN]"
    },
    {
        "name": "L2 Cache Misses from L2 Cache Hardware Prefetches PTI",
        "expression": "(([l2_pf_miss_l2_hit_l3.all] + [l2_pf_miss_l2_l3.all]) / [instructions]) * 1000"
    },
    {
        "name": "L2 Cache Misses from L2 Cache Hardware Prefetches txn",
        "expression": "([l2_pf_miss_l2_hit_l3.all] + [l2_pf_miss_l2_l3.all]) / [TXN]"
    },
    {
        "name": "All L2 Cache Hits PTI",
        "expression": "(([l2_cache_req_stat.ic_dc_hit_in_l2] + [l2_pf_hit_l2.all]) / [instructions]) * 1000"
    },
    {
        "name": "All L2 Cache Hits txn",
        "expression": "([l2_cache_req_stat.ic_dc_hit_in_l2] + [l2_pf_hit_l2.all]) / [TXN]"
    },
    {
        "name": "L2 Cache Hits from L1 Instruction Cache Misses PTI",
        "expression": "([l2_cache_req_stat.ic_hit_in_l2] / [instructions]) * 1000"
    },
    {
        "name": "L2 Cache Hits from L1 Instruction Cache Misses txn",
        "expression": "[l2_cache_req_stat.ic_hit_in_l2] / [TXN]"
    },
    {
        "name": "L2 Cache Hits from L1 Data Cache Misses PTI",
        "expression": "([l2_cache_req_stat.dc_hit_in_l2] / [instructions]) * 1000"
    },
    {
        "name": "L2 Cache Hits from L1 Data Cache Misses txn",
        "expression": "[l2_cache_req_stat.dc_hit_in_l2] / [TXN]"
    },
    {
        "name": "L2 Cache Hits from L2 Cache Hardware Prefetches PTI",
        "expression": "([l2_pf_hit_l2.all] / [instructions]) * 1000"
    },
    {
        "name": "L2 Cache Hits from L2 Cache Hardware Prefetches txn",
        "expression": "[l2_pf_hit_l2.all] / [TXN]"
    },
    {
        "name": "L3 Cache Accesses PTI",
        "expression": "([l3_lookup_state.all_coherent_accesses_to_l3] / [instructions]) * 1000"
    },
    {
        "name": "L3 Cache Accesses txn",
        "expression": "[l3_lookup_state.all_coherent_accesses_to_l3] / [TXN]"
    },
    {
        "name": "L3 Cache Misses PTI",
        "expression": "([l3_lookup_state.l3_miss] / [instructions]) * 1000"
    },
    {
        "name": "L3 Cache Misses txn",
        "expression": "[l3_lookup_state.l3_miss] / [TXN]"
    },
    {
        "name": "L3 Cache Hits PTI",
        "expression": "([l3_lookup_state.l3_hit] / [instructions]) * 1000"
    },
    {
        "name": "L3 Cache Hits txn",
        "expression": "[l3_lookup_state.l3_hit] / [TXN]"
    },
    {
        "name": "Average L3 Cache Read Miss Latency (in ns)",
        "expression": "([l3_xi_sampled_latency.all] * 10) / [l3_xi_sampled_latency_requests.all]"
    },
    {
        "name": "Op Cache Fetch Miss Ratio",
        "expression": "[op_cache_hit_miss.miss] / [op_cache_hit_miss.all]"
    },
    {
        "name": "Instruction Cache Fetch Miss Ratio",
        "expression": "[ic_tag_hit_miss.miss] / [ic_tag_hit_miss.all]"
    },
    {
        "name": "L1 Data Cache Fills from DRAM or IO in any NUMA node PTI",
        "expression": "([ls_any_fills_from_sys.dram_io_all] / [instructions]) * 1000"
    },
    {
        "name": "L1 Data Cache Fills from DRAM or IO in any NUMA node txn",
        "expression": "[ls_any_fills_from_sys.dram_io_all] / [TXN]"
    },
    {
        "name": "L1 Data Cache Fills from a different NUMA node PTI",
        "expression": "([ls_any_fills_from_sys.far_all] / [instructions]) * 1000"
    },
    {
        "name": "L1 Data Cache Fills from a different NUMA node txn",
        "expression": "[ls_any_fills_from_sys.far_all] / [TXN]"
    },
    {
        "name": "L1 Data Cache Fills from within the same CCX PTI",
        "expression": "([ls_any_fills_from_sys.local_all] / [instructions]) * 1000"
    },
    {
        "name": "L1 Data Cache Fills from within the same CCX txn",
        "expression": "[ls_any_fills_from_sys.local_all] / [TXN]"
    },
    {
        "name": "L1 Data Cache Fills from another CCX cache in any NUMA node PTI",
        "expression": "([ls_any_fills_from_sys.remote_cache] / [instructions]) * 1000"
    },
    {
        "name": "L1 Data Cache Fills from another CCX cache in any NUMA node txn",
        "expression": "[ls_any_fills_from_sys.remote_cache] / [TXN]"
    },
    {
        "name": "All L1 Data Cache Fills PTI",
        "expression": "([ls_any_fills_from_sys.all] / [instructions]) * 1000"
    },
    {
        "name": "All L1 Data Cache Fills txn",
        "expression": "[ls_any_fills_from_sys.all] / [TXN]"
    },
    {
        "name": "Remote DRAM Reads %",
        "expression": "([ls_any_fills_from_sys.dram_io_far] * 100) / max([ls_any_fills_from_sys.all1], ( 1 ))"
    },
    {
        "name": "Demand L1 Data Cache Fills from local L2 PTI",
        "expression": "([ls_dmnd_fills_from_sys.local_l2] / [instructions]) * 1000"
    },
    {
        "name": "Demand L1 Data Cache Fills from local L2 txn",
        "expression": "[ls_dmnd_fills_from_sys.local_l2] / [TXN]"
    },
    {
        "name": "Demand L1 Data Cache Fills from local L3 or different L2 in same CCX PTI",
        "expression": "([ls_dmnd_fills_from_sys.local_ccx] / [instructions]) * 1000"
    },
    {
        "name": "Demand L1 Data Cache Fills from local L3 or different L2 in same CCX txn",
        "expression": "[ls_dmnd_fills_from_sys.local_ccx] / [TXN]"
    },
    {
        "name": "Demand L1 Data Cache Fills from another CCX cache in the same NUMA node PTI",
        "expression": "([ls_dmnd_fills_from_sys.near_cache] / [instructions]) * 1000"
    },
    {
        "name": "Demand L1 Data Cache Fills from another CCX cache in the same NUMA node txn",
        "expression": "[ls_dmnd_fills_from_sys.near_cache] / [TXN]"
    },
    {
        "name": "Demand L1 Data Cache Fills from DRAM or MMIO in the same NUMA node PTI",
        "expression": "([ls_dmnd_fills_from_sys.dram_io_near] / [instructions]) * 1000"
    },
    {
        "name": "Demand L1 Data Cache Fills from DRAM or MMIO in the same NUMA node txn",
        "expression": "[ls_dmnd_fills_from_sys.dram_io_near] / [TXN]"
    },
    {
        "name": "Demand L1 Data Cache Fills from another CCX cache in a different NUMA node PTI",
        "expression": "([ls_dmnd_fills_from_sys.far_cache] / [instructions]) * 1000"
    },
    {
        "name": "Demand L1 Data Cache Fills from another CCX cache in a different NUMA node txn",
        "expression": "[ls_dmnd_fills_from_sys.far_cache] / [TXN]"
    },
    {
        "name": "Demand L1 Data Cache Fills from Remote Memory or IO PTI",
        "expression": "([ls_dmnd_fills_from_sys.dram_io_far] / [instructions]) * 1000"
    },
    {
        "name": "Demand L1 Data Cache Fills from Remote Memory or IO txn",
        "expression": "[ls_dmnd_fills_from_sys.dram_io_far] / [TXN]"
    },
    {
        "name": "L1 ITLB Misses PTI",
        "expression": "(([bp_l1_tlb_miss_l2_tlb_hit] + [bp_l1_tlb_miss_l2_tlb_miss.all]) / [instructions]) * 1000"
    },
    {
        "name": "L1 ITLB Misses txn",
        "expression": "([bp_l1_tlb_miss_l2_tlb_hit] + [bp_l1_tlb_miss_l2_tlb_miss.all]) / [TXN]"
    },
    {
        "name": "L2 ITLB Misses and Instruction Page Walks PTI",
        "expression": "([bp_l1_tlb_miss_l2_tlb_miss.all] / [instructions]) * 1000"
    },
    {
        "name": "L2 ITLB Misses and Instruction Page Walks txn",
        "expression": "[bp_l1_tlb_miss_l2_tlb_miss.all] / [TXN]"
    },
    {
        "name": "L1 DTLB Misses PTI",
        "expression": "([ls_l1_d_tlb_miss.all] / [instructions]) * 1000"
    },
    {
        "name": "L1 DTLB Misses txn",
        "expression": "[ls_l1_d_tlb_miss.all] / [TXN]"
    },
    {
        "name": "L2 DTLB Hit PTI",
        "expression": "([ls_l2_d_tlb_hit.all] / [instructions]) * 1000"
    },
    {
        "name": "L2 DTLB Hit txn",
        "expression": "[ls_l2_d_tlb_hit.all] / [TXN]"
    },
    {
        "name": "L2 DTLB Hit 4k PTI",
        "expression": "([ls_l2_d_tlb_hit.4k] / [instructions]) * 1000"
    },
    {
        "name": "L2 DTLB Hit 4k txn",
        "expression": "[ls_l2_d_tlb_hit.4k] / [TXN]"
    },
    {
        "name": "L2 DTLB Hit 4k+ PTI",
        "expression": "([ls_l2_d_tlb_hit.coalesced] / [instructions]) * 1000"
    },
    {
        "name": "L2 DTLB Hit 4k+ txn",
        "expression": "[ls_l2_d_tlb_hit.coalesced] / [TXN]"
    },
    {
        "name": "L2 DTLB Hit 2M PTI",
        "expression": "([ls_l2_d_tlb_hit.2M] / [instructions]) * 1000"
    },
    {
        "name": "L2 DTLB Hit 2M txn",
        "expression": "[ls_l2_d_tlb_hit.2M] / [TXN]"
    },
    {
        "name": "L2 DTLB Misses PTI",
        "expression": "([ls_l2_d_tlb_miss.all] / [instructions]) * 1000"
    },
    {
        "name": "L2 DTLB Misses txn",
        "expression": "[ls_l2_d_tlb_miss.all] / [TXN]"
    },
    {
        "name": "L2 DTLB Misses 4k PTI",
        "expression": "([ls_l2_d_tlb_miss.4k] / [instructions]) * 1000"
    },
    {
        "name": "L2 DTLB Misses 4k txn",
        "expression": "[ls_l2_d_tlb_miss.4k] / [TXN]"
    },
    {
        "name": "L2 DTLB Misses 4k+ PTI",
        "expression": "([ls_l2_d_tlb_miss.coalesced] / [instructions]) * 1000"
    },
    {
        "name": "L2 DTLB Misses 4k+ txn",
        "expression": "[ls_l2_d_tlb_miss.coalesced] / [TXN]"
    },
    {
        "name": "L2 DTLB Misses 2M PTI",
        "expression": "([ls_l2_d_tlb_miss.2M] / [instructions]) * 1000"
    },
    {
        "name": "L2 DTLB Misses 2M txn",
        "expression": "[ls_l2_d_tlb_miss.2M] / [TXN]"
    },
    {
        "name": "4KB Page DTLB Activity %",
        "expression": "([ls_l2_d_tlb_4k_activity.all] * 100) / [ls_l1_d_tlb_miss.all]"
    },
    {
        "name": "L2 DTLB Misses and Data Page Walks PTI",
        "expression": "([ls_l1_d_tlb_miss.all_l2_miss] / [instructions]) * 1000"
    },
    {
        "name": "L2 DTLB Misses and Data Page Walks txn",
        "expression": "[ls_l1_d_tlb_miss.all_l2_miss] / [TXN]"
    },
    {
        "name": "All TLBs Flushed PTI",
        "expression": "([ls_tlb_flush.all] / [instructions]) * 1000"
    },
    {
        "name": "All TLBs Flushed txn",
        "expression": "[ls_tlb_flush.all] / [TXN]"
    },
    {
        "name": "Macro-ops Dispatched PTI",
        "expression": "([de_src_op_disp.all] / [instructions]) * 1000"
    },
    {
        "name": "Macro-ops Dispatched txn",
        "expression": "[de_src_op_disp.all] / [TXN]"
    },
    {
        "name": "Mixed SSE and AVX Stalls",
        "expression": "([fp_disp_faults.sse_avx_all] / [cpu-cycles])"
    },
    {
        "name": "Mixed SSE and AVX Stalls txn",
        "expression": "[fp_disp_faults.sse_avx_all] / [TXN]"
    },
    {
        "name": "Macro-ops Retired PTI",
        "expression": "([ex_ret_ops0] / [instructions]) * 1000"
    },
    {
        "name": "Macro-ops Retired txn",
        "expression": "[ex_ret_ops0] / [TXN]"
    },
    {
        "name": "Total Memory Bandwidth (MB/sec)",
	"expression": "(64 * ([local_processor_read_data_beats_cs0] + [local_processor_read_data_beats_cs1] + [local_processor_read_data_beats_cs2] + [local_processor_read_data_beats_cs3] + [local_processor_read_data_beats_cs4] + [local_processor_read_data_beats_cs5] + [local_processor_read_data_beats_cs6] + [local_processor_read_data_beats_cs7] + [local_processor_read_data_beats_cs8] + [local_processor_read_data_beats_cs9] + [local_processor_read_data_beats_cs10] + [local_processor_read_data_beats_cs11] + [local_processor_write_data_beats_cs0] + [local_processor_write_data_beats_cs1] + [local_processor_write_data_beats_cs2] + [local_processor_write_data_beats_cs3] + [local_processor_write_data_beats_cs4] + [local_processor_write_data_beats_cs5] + [local_processor_write_data_beats_cs6] + [local_processor_write_data_beats_cs7] + [local_processor_write_data_beats_cs8] + [local_processor_write_data_beats_cs9] + [local_processor_write_data_beats_cs10] + [local_processor_write_data_beats_cs11] + [remote_processor_read_data_beats_cs0] + [remote_processor_read_data_beats_cs1] + [remote_processor_read_data_beats_cs2] + [remote_processor_read_data_beats_cs3] + [remote_processor_read_data_beats_cs4] + [remote_processor_read_data_beats_cs5] + [remote_processor_read_data_beats_cs6] + [remote_processor_read_data_beats_cs7] + [remote_processor_read_data_beats_cs8] + [remote_processor_read_data_beats_cs9] + [remote_processor_read_data_beats_cs10] + [remote_processor_read_data_beats_cs11] + [remote_processor_write_data_beats_cs0] + [remote_processor_write_data_beats_cs1] + [remote_processor_write_data_beats_cs2] + [remote_processor_write_data_beats_cs3] + [remote_processor_write_data_beats_cs4] + [remote_processor_write_data_beats_cs5] + [remote_processor_write_data_beats_cs6] + [remote_processor_write_data_beats_cs7] + [remote_processor_write_data_beats_cs8] + [remote_processor_write_data_beats_cs9] + [remote_processor_write_data_beats_cs10] + [remote_processor_write_data_beats_cs11]) / 1000000) / 1"
    },
    {
        "name": "Read Memory Bandwidth (MB/sec)",
	"expression": "(64 * ([local_processor_read_data_beats_cs0] + [local_processor_read_data_beats_cs1] + [local_processor_read_data_beats_cs2] + [local_processor_read_data_beats_cs3] + [local_processor_read_data_beats_cs4] + [local_processor_read_data_beats_cs5] + [local_processor_read_data_beats_cs6] + [local_processor_read_data_beats_cs7] + [local_processor_read_data_beats_cs8] + [local_processor_read_data_beats_cs9] + [local_processor_read_data_beats_cs10] + [local_processor_read_data_beats_cs11] + [remote_processor_read_data_beats_cs0] + [remote_processor_read_data_beats_cs1] + [remote_processor_read_data_beats_cs2] + [remote_processor_read_data_beats_cs3] + [remote_processor_read_data_beats_cs4] + [remote_processor_read_data_beats_cs5] + [remote_processor_read_data_beats_cs6] + [remote_processor_read_data_beats_cs7] + [remote_processor_read_data_beats_cs8] + [remote_processor_read_data_beats_cs9] + [remote_processor_read_data_beats_cs10] + [remote_processor_read_data_beats_cs11]) / 1000000) / 1"
    },
    {
        "name": "Write Memory Bandwidth (MB/sec)",
        "expression": "(64 * ([local_processor_write_data_beats_cs0] + [local_processor_write_data_beats_cs1] + [local_processor_write_data_beats_cs2] + [local_processor_write_data_beats_cs3] + [local_processor_write_data_beats_cs4] + [local_processor_write_data_beats_cs5] + [local_processor_write_data_beats_cs6] + [local_processor_write_data_beats_cs7] + [local_processor_write_data_beats_cs8] + [local_processor_write_data_beats_cs9] + [local_processor_write_data_beats_cs10] + [local_processor_write_data_beats_cs11] + [remote_processor_write_data_beats_cs0] + [remote_processor_write_data_beats_cs1] + [remote_processor_write_data_beats_cs2] + [remote_processor_write_data_beats_cs3] + [remote_processor_write_data_beats_cs4] + [remote_processor_write_data_beats_cs5] + [remote_processor_write_data_beats_cs6] + [remote_processor_write_data_beats_cs7] + [remote_processor_write_data_beats_cs8] + [remote_processor_write_data_beats_cs9] + [remote_processor_write_data_beats_cs10] + [remote_processor_write_data_beats_cs11]) / 1000000) / 1"
    },
    {
        "name": "DRAM read bandwidth for local processor (MB/sec)",
        "expression": "(64 * ([local_processor_read_data_beats_cs0] + [local_processor_read_data_beats_cs1] + [local_processor_read_data_beats_cs2] + [local_processor_read_data_beats_cs3] + [local_processor_read_data_beats_cs4] + [local_processor_read_data_beats_cs5] + [local_processor_read_data_beats_cs6] + [local_processor_read_data_beats_cs7] + [local_processor_read_data_beats_cs8] + [local_processor_read_data_beats_cs9] + [local_processor_read_data_beats_cs10] + [local_processor_read_data_beats_cs11]) / 1000000) / 1"
    },
    {
        "name": "DRAM write bandwidth for local processor (MB/sec)",
        "expression": "(64 * ([local_processor_write_data_beats_cs0] + [local_processor_write_data_beats_cs1] + [local_processor_write_data_beats_cs2] + [local_processor_write_data_beats_cs3] + [local_processor_write_data_beats_cs4] + [local_processor_write_data_beats_cs5] + [local_processor_write_data_beats_cs6] + [local_processor_write_data_beats_cs7] + [local_processor_write_data_beats_cs8] + [local_processor_write_data_beats_cs9] + [local_processor_write_data_beats_cs10] + [local_processor_write_data_beats_cs11]) / 1000000) / 1"
    },
    {
        "name": "DRAM read bandwidth for remote processor (MB/sec)",
        "expression": "(64 * ([remote_processor_read_data_beats_cs0] + [remote_processor_read_data_beats_cs1] + [remote_processor_read_data_beats_cs2] + [remote_processor_read_data_beats_cs3] + [remote_processor_read_data_beats_cs4] + [remote_processor_read_data_beats_cs5] + [remote_processor_read_data_beats_cs6] + [remote_processor_read_data_beats_cs7] + [remote_processor_read_data_beats_cs8] + [remote_processor_read_data_beats_cs9] + [remote_processor_read_data_beats_cs10] + [remote_processor_read_data_beats_cs11]) / 1000000) / 1"
    },
    {
        "name": "DRAM write bandwidth for remote processor (MB/sec)",
        "expression": "(64 * ([remote_processor_write_data_beats_cs0] + [remote_processor_write_data_beats_cs1] + [remote_processor_write_data_beats_cs2] + [remote_processor_write_data_beats_cs3] + [remote_processor_write_data_beats_cs4] + [remote_processor_write_data_beats_cs5] + [remote_processor_write_data_beats_cs6] + [remote_processor_write_data_beats_cs7] + [remote_processor_write_data_beats_cs8] + [remote_processor_write_data_beats_cs9] + [remote_processor_write_data_beats_cs10] + [remote_processor_write_data_beats_cs11]) / 1000000) / 1"
    },
    {
        "name": "Local socket upstream DMA read bandwidth (MB/sec)",
        "expression": "(64 * ([local_socket_upstream_read_beats_iom0] + [local_socket_upstream_read_beats_iom1] + [local_socket_upstream_read_beats_iom2] + [local_socket_upstream_read_beats_iom3]) / 1000000) / 1"
    },
    {
        "name": "Local socket upstream DMA write bandwidth (MB/sec)",
        "expression": "(64 * ([local_socket_upstream_write_beats_iom0] + [local_socket_upstream_write_beats_iom1] + [local_socket_upstream_write_beats_iom2] + [local_socket_upstream_write_beats_iom3]) / 1000000) / 1"
    },
    {
        "name": "Remote socket upstream DMA read bandwidth (MB/sec)",
        "expression": "(64 * ([remote_socket_upstream_read_beats_iom0] + [remote_socket_upstream_read_beats_iom1] + [remote_socket_upstream_read_beats_iom2] + [remote_socket_upstream_read_beats_iom3]) / 1000000) / 1"
    },
    {
        "name": "Remote socket upstream DMA write bandwidth (MB/sec)",
        "expression": "(64 * ([remote_socket_upstream_write_beats_iom0] + [remote_socket_upstream_write_beats_iom1] + [remote_socket_upstream_write_beats_iom2] + [remote_socket_upstream_write_beats_iom3]) / 1000000) / 1"
    },
    {
        "name": "Local socket inbound bandwidth to the CPU (MB/sec)",
        "expression": "(32 * ([local_socket_inf0_inbound_data_beats_ccm0] + [local_socket_inf1_inbound_data_beats_ccm0] + [local_socket_inf0_inbound_data_beats_ccm1] + [local_socket_inf1_inbound_data_beats_ccm1] + [local_socket_inf0_inbound_data_beats_ccm2] + [local_socket_inf1_inbound_data_beats_ccm2] + [local_socket_inf0_inbound_data_beats_ccm3] + [local_socket_inf1_inbound_data_beats_ccm3] + [local_socket_inf0_inbound_data_beats_ccm4] + [local_socket_inf1_inbound_data_beats_ccm4] + [local_socket_inf0_inbound_data_beats_ccm5] + [local_socket_inf1_inbound_data_beats_ccm5] + [local_socket_inf0_inbound_data_beats_ccm6] + [local_socket_inf1_inbound_data_beats_ccm6] + [local_socket_inf0_inbound_data_beats_ccm7] + [local_socket_inf1_inbound_data_beats_ccm7]) / 1000000) / 1"
    },
    {
        "name": "Local socket outbound bandwidth from the CPU (MB/sec)",
        "expression": "(64 * ([local_socket_inf0_outbound_data_beats_ccm0] + [local_socket_inf1_outbound_data_beats_ccm0] + [local_socket_inf0_outbound_data_beats_ccm1] + [local_socket_inf1_outbound_data_beats_ccm1] + [local_socket_inf0_outbound_data_beats_ccm2] + [local_socket_inf1_outbound_data_beats_ccm2] + [local_socket_inf0_outbound_data_beats_ccm3] + [local_socket_inf1_outbound_data_beats_ccm3] + [local_socket_inf0_outbound_data_beats_ccm4] + [local_socket_inf1_outbound_data_beats_ccm4] + [local_socket_inf0_outbound_data_beats_ccm5] + [local_socket_inf1_outbound_data_beats_ccm5] + [local_socket_inf0_outbound_data_beats_ccm6] + [local_socket_inf1_outbound_data_beats_ccm6] + [local_socket_inf0_outbound_data_beats_ccm7] + [local_socket_inf1_outbound_data_beats_ccm7]) / 1000000) / 1"
    },
    {
        "name": "Remote socket inbound bandwidth to the CPU (MB/sec)",
        "expression": "(32 * ([remote_socket_inf0_inbound_data_beats_ccm0] + [remote_socket_inf1_inbound_data_beats_ccm0] + [remote_socket_inf0_inbound_data_beats_ccm1] + [remote_socket_inf1_inbound_data_beats_ccm1] + [remote_socket_inf0_inbound_data_beats_ccm2] + [remote_socket_inf1_inbound_data_beats_ccm2] + [remote_socket_inf0_inbound_data_beats_ccm3] + [remote_socket_inf1_inbound_data_beats_ccm3] + [remote_socket_inf0_inbound_data_beats_ccm4] + [remote_socket_inf1_inbound_data_beats_ccm4] + [remote_socket_inf0_inbound_data_beats_ccm5] + [remote_socket_inf1_inbound_data_beats_ccm5] + [remote_socket_inf0_inbound_data_beats_ccm6] + [remote_socket_inf1_inbound_data_beats_ccm6] + [remote_socket_inf0_inbound_data_beats_ccm7] + [remote_socket_inf1_inbound_data_beats_ccm7]) / 1000000) / 1"
    },
    {
        "name": "Remote socket outbound bandwidth from the CPU (MB/sec)",
        "expression": "(64 * ([remote_socket_inf0_outbound_data_beats_ccm0] + [remote_socket_inf1_outbound_data_beats_ccm0] + [remote_socket_inf0_outbound_data_beats_ccm1] + [remote_socket_inf1_outbound_data_beats_ccm1] + [remote_socket_inf0_outbound_data_beats_ccm2] + [remote_socket_inf1_outbound_data_beats_ccm2] + [remote_socket_inf0_outbound_data_beats_ccm3] + [remote_socket_inf1_outbound_data_beats_ccm3] + [remote_socket_inf0_outbound_data_beats_ccm4] + [remote_socket_inf1_outbound_data_beats_ccm4] + [remote_socket_inf0_outbound_data_beats_ccm5] + [remote_socket_inf1_outbound_data_beats_ccm5] + [remote_socket_inf0_outbound_data_beats_ccm6] + [remote_socket_inf1_outbound_data_beats_ccm6] + [remote_socket_inf0_outbound_data_beats_ccm7] + [remote_socket_inf1_outbound_data_beats_ccm7]) / 1000000) / 1"
    },
    {
        "name": "Outbound bandwidth from all links (MB/sec)",
        "expression": "(64 * ([local_socket_outbound_data_beats_link0] + [local_socket_outbound_data_beats_link1] + [local_socket_outbound_data_beats_link2] + [local_socket_outbound_data_beats_link3] + [local_socket_outbound_data_beats_link4] + [local_socket_outbound_data_beats_link5] + [local_socket_outbound_data_beats_link6] + [local_socket_outbound_data_beats_link7]) / 1000000) / 1"
    },
    {
        "name": "Pipeline Utilization - Frontend Bound (%)",
        "expression": "([de_no_dispatch_per_slot.no_ops_from_frontend] / (6 * [ls_not_halted_cyc0])) * 100"
    },
    {
        "name": "Pipeline Utilization - Frontend Bound - Latency (%)",
        "expression": "((6 * [de_no_dispatch_per_cycle.no_ops_from_frontend]) / (6 * [ls_not_halted_cyc0])) * 100"
    },
    {
        "name": "Pipeline Utilization - Frontend Bound - Bandwidth (%)",
        "expression": "((([de_no_dispatch_per_slot.no_ops_from_frontend]) - (6 * [de_no_dispatch_per_cycle.no_ops_from_frontend])) / (6 * [ls_not_halted_cyc0])) * 100"
    },
    {
        "name": "Pipeline Utilization - Bad Speculation (%)",
        "expression": "(([de_src_op_disp.all] - [ex_ret_ops1]) / (6 * [ls_not_halted_cyc1])) * 100"
    },
    {
        "name": "Pipeline Utilization - Bad Speculation - Mispredicts (%)",
        "expression": "((([de_src_op_disp.all] - [ex_ret_ops1]) * ([ex_ret_brn_misp] / ([ex_ret_brn_misp] + [resyncs_or_nc_redirects]))) / (6 * [ls_not_halted_cyc1])) * 100"
    },
    {
        "name": "Pipeline Utilization - Bad Speculation - Pipeline Restarts (%)",
        "expression": "((([de_src_op_disp.all] - [ex_ret_ops1]) * ([resyncs_or_nc_redirects] / ([ex_ret_brn_misp] + [resyncs_or_nc_redirects]))) / (6 * [ls_not_halted_cyc1])) * 100"
    },
    {
        "name": "Pipeline Utilization - Backend Bound (%)",
        "expression": "([de_no_dispatch_per_slot.backend_stalls] / (6 * [ls_not_halted_cyc2])) * 100"
    },
    {
        "name": "Pipeline Utilization - Backend Bound - Memory (%)",
        "expression": "(([de_no_dispatch_per_slot.backend_stalls] * ([ex_no_retire.load_not_complete] / [ex_no_retire.not_complete])) / (6 * [ls_not_halted_cyc2])) * 100"
    },
    {
        "name": "Pipeline Utilization - Backend Bound - CPU (%)",
        "expression": "(([de_no_dispatch_per_slot.backend_stalls] * (1 - ([ex_no_retire.load_not_complete] / [ex_no_retire.not_complete]))) / (6 * [ls_not_halted_cyc2])) * 100"
    },
    {
        "name": "Pipeline Utilization - SMT Contention (%)",
        "expression": "(([de_no_dispatch_per_slot.smt_contention] / (6 * [ls_not_halted_cyc0])) * 100) * (1 - ([de_no_dispatch_per_slot.above_ldq_or_intsched_lmt] / [ls_not_halted_cyc0]))"
    },
    {
        "name": "Pipeline Utilization - Retiring (%)",
        "expression": "([ex_ret_ops2] / (6 * [ls_not_halted_cyc3])) * 100"
    },
    {
        "name": "Pipeline Utilization - Retiring - Fastpath (%)",
        "expression": "(([ex_ret_ops2] - [ex_ret_ucode_ops]) / (6 * [ls_not_halted_cyc3])) * 100"
    },
    {
        "name": "Pipeline Utilization - Retiring - Microcode (%)",
        "expression": "([ex_ret_ucode_ops] / (6 * [ls_not_halted_cyc3])) * 100"
    },
    {
        "name": "package power (watts)",
        "expression": "[power/energy-pkg/]"
    }
]
