#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Feb 28 10:04:31 2023
# Process ID: 10336
# Current directory: D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10312 D:\GitHub\VTC\RAU_22\LCD_ctrl\VivadoProject\lcd_ctrl\lcd_ctrl.xpr
# Log file: D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/vivado.log
# Journal file: D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.xpr
update_compile_order -fileset sources_1
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0 -dir d:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {16} CONFIG.data_width {12} CONFIG.memory_type {rom} CONFIG.coefficient_file {D:/GitHub/VTC/RAU_22/LCD_ctrl/RTL/init_data.coe}] [get_ips dist_mem_gen_0]
generate_target {instantiation_template} [get_files d:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files d:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs -jobs 4 dist_mem_gen_0_synth_1
export_simulation -of_objects [get_files d:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.ip_user_files -ipstatic_source_dir D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.cache/compile_simlib/modelsim} {questa=D:/Xilinx_CompLib_19_1} {riviera=D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.cache/compile_simlib/riviera} {activehdl=D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
