INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado documents/traffic/traffic.srcs/sources_1/new/traffic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado documents/traffic/traffic.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
