

================================================================
== Vitis HLS Report for 'trVecAccum_Pipeline_loop_1'
================================================================
* Date:           Sun Jun 23 03:33:44 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        trVecAccum
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.579 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max |   Type  |
    +---------+---------+-----------+----------+-----+------+---------+
    |        2|     1279|  10.000 ns|  6.395 us|    2|  1279|       no|
    +---------+---------+-----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_1  |        0|     1277|         8|          5|          1|  0 ~ 255|       yes|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 5, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.79>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%s_1 = alloca i32 1" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:13]   --->   Operation 11 'alloca' 's_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:15]   --->   Operation 12 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ii_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %ii"   --->   Operation 13 'read' 'ii_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %i"   --->   Operation 14 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%s_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %s"   --->   Operation 15 'read' 's_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln15 = store i8 0, i8 %j" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:15]   --->   Operation 17 'store' 'store_ln15' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln13 = store i32 %s_read, i32 %s_1" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:13]   --->   Operation 18 'store' 'store_ln13' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j_1 = load i8 %j" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:15]   --->   Operation 20 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.87ns)   --->   "%icmp_ln15 = icmp_eq  i8 %j_1, i8 %i_read" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:15]   --->   Operation 21 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.87ns)   --->   "%add_ln15 = add i8 %j_1, i8 1" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:15]   --->   Operation 22 'add' 'add_ln15' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.inc.split, void %for.inc12.loopexit.exitStub" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:15]   --->   Operation 23 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %ii_read, i32 8, i32 15" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:16]   --->   Operation 24 'partselect' 'tmp' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp, i8 %j_1" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:16]   --->   Operation 25 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i16 %add_ln" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:16]   --->   Operation 26 'zext' 'zext_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i32 %a, i64 0, i64 %zext_ln16" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:16]   --->   Operation 27 'getelementptr' 'a_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.29ns)   --->   "%a_load = load i16 %a_addr" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:16]   --->   Operation 28 'load' 'a_load' <Predicate = (!icmp_ln15)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_1 : Operation 29 [1/1] (0.46ns)   --->   "%store_ln15 = store i8 %add_ln15, i8 %j" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:15]   --->   Operation 29 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 30 [1/2] (1.29ns)   --->   "%a_load = load i16 %a_addr" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:16]   --->   Operation 30 'load' 'a_load' <Predicate = (!icmp_ln15)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 3 <SV = 2> <Delay = 3.57>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%s_1_load = load i32 %s_1" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:16]   --->   Operation 31 'load' 's_1_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i32 %a_load" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:16]   --->   Operation 32 'bitcast' 'bitcast_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 33 [5/5] (3.57ns)   --->   "%s_2 = fadd i32 %s_1_load, i32 %bitcast_ln16" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:16]   --->   Operation 33 'fadd' 's_2' <Predicate = (!icmp_ln15)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%s_1_load_1 = load i32 %s_1"   --->   Operation 43 'load' 's_1_load_1' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %s_1_out, i32 %s_1_load_1"   --->   Operation 44 'write' 'write_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.57>
ST_4 : Operation 34 [4/5] (3.57ns)   --->   "%s_2 = fadd i32 %s_1_load, i32 %bitcast_ln16" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:16]   --->   Operation 34 'fadd' 's_2' <Predicate = (!icmp_ln15)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.57>
ST_5 : Operation 35 [3/5] (3.57ns)   --->   "%s_2 = fadd i32 %s_1_load, i32 %bitcast_ln16" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:16]   --->   Operation 35 'fadd' 's_2' <Predicate = (!icmp_ln15)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.57>
ST_6 : Operation 36 [2/5] (3.57ns)   --->   "%s_2 = fadd i32 %s_1_load, i32 %bitcast_ln16" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:16]   --->   Operation 36 'fadd' 's_2' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.57>
ST_7 : Operation 37 [1/5] (3.57ns)   --->   "%s_2 = fadd i32 %s_1_load, i32 %bitcast_ln16" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:16]   --->   Operation 37 'fadd' 's_2' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.46>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:13]   --->   Operation 38 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 255, i64 127" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:13]   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:15]   --->   Operation 40 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.46ns)   --->   "%store_ln13 = store i32 %s_2, i32 %s_1" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:13]   --->   Operation 41 'store' 'store_ln13' <Predicate = true> <Delay = 0.46>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.inc" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:15]   --->   Operation 42 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.791ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln15', HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:15) of constant 0 on local variable 'j', HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:15 [12]  (0.460 ns)
	'load' operation 8 bit ('j', HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:15) on local variable 'j', HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:15 [16]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln15', HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:15) [17]  (0.871 ns)
	'store' operation 0 bit ('store_ln15', HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:15) of variable 'add_ln15', HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:15 on local variable 'j', HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:15 [32]  (0.460 ns)

 <State 2>: 1.297ns
The critical path consists of the following:
	'load' operation 32 bit ('a_load', HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:16) on array 'a' [29]  (1.297 ns)

 <State 3>: 3.579ns
The critical path consists of the following:
	'load' operation 32 bit ('s_1_load', HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:16) on local variable 's', HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:13 [21]  (0.000 ns)
	'fadd' operation 32 bit ('s', HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:16) [31]  (3.579 ns)

 <State 4>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:16) [31]  (3.579 ns)

 <State 5>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:16) [31]  (3.579 ns)

 <State 6>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:16) [31]  (3.579 ns)

 <State 7>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:16) [31]  (3.579 ns)

 <State 8>: 0.460ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln13', HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:13) of variable 's', HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:16 on local variable 's', HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:13 [33]  (0.460 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
