var annotated_dup =
[
    [ "_strCompare", "struct__str_compare.html", "struct__str_compare" ],
    [ "_strCounter", "struct__str_counter.html", "struct__str_counter" ],
    [ "_strCRC", "struct__str_c_r_c.html", "struct__str_c_r_c" ],
    [ "_strEEPARAM", "struct__str_e_e_p_a_r_a_m.html", "struct__str_e_e_p_a_r_a_m" ],
    [ "_strRM4_N2HET", "struct__str_r_m4___n2_h_e_t.html", "struct__str_r_m4___n2_h_e_t" ],
    [ "_strRM4BIST", "struct__str_r_m4_b_i_s_t.html", "struct__str_r_m4_b_i_s_t" ],
    [ "_strRM4CAN", "struct__str_r_m4_c_a_n.html", "struct__str_r_m4_c_a_n" ],
    [ "_strRM4DMA", "struct__str_r_m4_d_m_a.html", "struct__str_r_m4_d_m_a" ],
    [ "_strRM4ESM", "struct__str_r_m4_e_s_m.html", "struct__str_r_m4_e_s_m" ],
    [ "_strRM4I2C", "struct__str_r_m4_i2_c.html", "struct__str_r_m4_i2_c" ],
    [ "_strRM4SCI", "struct__str_r_m4_s_c_i.html", "struct__str_r_m4_s_c_i" ],
    [ "_strRM4ST", "struct__str_r_m4_s_t.html", "struct__str_r_m4_s_t" ],
    [ "_strRTI", "struct__str_r_t_i.html", "struct__str_r_t_i" ],
    [ "adcBase", "structadc_base.html", "structadc_base" ],
    [ "adcData", "structadc_data.html", "structadc_data" ],
    [ "ATTRIBUTE_PACKED", "struct_a_t_t_r_i_b_u_t_e___p_a_c_k_e_d.html", "struct_a_t_t_r_i_b_u_t_e___p_a_c_k_e_d" ],
    [ "CANBase1", "struct_c_a_n_base1.html", "struct_c_a_n_base1" ],
    [ "CANInterface", "struct_c_a_n_interface.html", "struct_c_a_n_interface" ],
    [ "CANRxMessageBuffer", "union_c_a_n_rx_message_buffer.html", "union_c_a_n_rx_message_buffer" ],
    [ "dmaBase", "structdma_base.html", "structdma_base" ],
    [ "efc_config_reg", "structefc__config__reg.html", "structefc__config__reg" ],
    [ "efcBase", "structefc_base.html", "structefc_base" ],
    [ "esm_config_reg", "structesm__config__reg.html", "structesm__config__reg" ],
    [ "esmBase", "structesm_base.html", "structesm_base" ],
    [ "Fapi_DeviceInfoType", "struct_fapi___device_info_type.html", "struct_fapi___device_info_type" ],
    [ "Fapi_FlashBankSectorsType", "struct_fapi___flash_bank_sectors_type.html", "struct_fapi___flash_bank_sectors_type" ],
    [ "Fapi_LibraryInfoType", "struct_fapi___library_info_type.html", "struct_fapi___library_info_type" ],
    [ "Fapi_TiOtpBytesType", "union_fapi___ti_otp_bytes_type.html", "union_fapi___ti_otp_bytes_type" ],
    [ "FAULT_TREE__PUBLIC_T", "struct_f_a_u_l_t___t_r_e_e_____p_u_b_l_i_c___t.html", "struct_f_a_u_l_t___t_r_e_e_____p_u_b_l_i_c___t" ],
    [ "flashWBase", "structflash_w_base.html", null ],
    [ "FMC_REGISTERS", "struct_f_m_c___r_e_g_i_s_t_e_r_s.html", "struct_f_m_c___r_e_g_i_s_t_e_r_s" ],
    [ "gioBase", "structgio_base.html", "structgio_base" ],
    [ "gioPort", "structgio_port.html", "structgio_port" ],
    [ "het1RamBase", "structhet1_ram_base.html", "structhet1_ram_base" ],
    [ "het_config_reg", "structhet__config__reg.html", "structhet__config__reg" ],
    [ "hetBase", "structhet_base.html", "structhet_base" ],
    [ "hetInstructionBase", "structhet_instruction_base.html", "structhet_instruction_base" ],
    [ "hetRamBase", "structhet_ram_base.html", null ],
    [ "hetSignal", "structhet_signal.html", "structhet_signal" ],
    [ "htuBase", "structhtu_base.html", "structhtu_base" ],
    [ "htucdcp", "structhtucdcp.html", "structhtucdcp" ],
    [ "htudcp", "structhtudcp.html", "structhtudcp" ],
    [ "i2cBase", "structi2c_base.html", "structi2c_base" ],
    [ "iommErrFault", "structiomm_err_fault.html", "structiomm_err_fault" ],
    [ "mibspiBase", "structmibspi_base.html", null ],
    [ "mibspiRamBase", "structmibspi_ram_base.html", null ],
    [ "pbist_config_reg", "structpbist__config__reg.html", "structpbist__config__reg" ],
    [ "pbistBase", "structpbist_base.html", "structpbist_base" ],
    [ "pinMuxBase", "structpin_mux_base.html", "structpin_mux_base" ],
    [ "pinMuxKicker", "structpin_mux_kicker.html", "structpin_mux_kicker" ],
    [ "pmmBase", "structpmm_base.html", "structpmm_base" ],
    [ "RM4_ADC_T", "struct_r_m4___a_d_c___t.html", "struct_r_m4___a_d_c___t" ],
    [ "RM4_CAN__SWFIFO_T", "struct_r_m4___c_a_n_____s_w_f_i_f_o___t.html", "struct_r_m4___c_a_n_____s_w_f_i_f_o___t" ],
    [ "RM4_DMA__BASE_T", "struct_r_m4___d_m_a_____b_a_s_e___t.html", null ],
    [ "RM4_DMA__CONTROL_T", "struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html", "struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t" ],
    [ "RM4_DMA__RAMBASE_T", "struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t.html", "struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t" ],
    [ "RM4_EEPROM__T", "struct_r_m4___e_e_p_r_o_m_____t.html", "struct_r_m4___e_e_p_r_o_m_____t" ],
    [ "RM4_EMAC__RX_BD_T", "struct_r_m4___e_m_a_c_____r_x___b_d___t.html", "struct_r_m4___e_m_a_c_____r_x___b_d___t" ],
    [ "RM4_EMAC__RX_CHANNEL_T", "struct_r_m4___e_m_a_c_____r_x___c_h_a_n_n_e_l___t.html", "struct_r_m4___e_m_a_c_____r_x___c_h_a_n_n_e_l___t" ],
    [ "RM4_EMAC__TX_BD_T", "struct_r_m4___e_m_a_c_____t_x___b_d___t.html", "struct_r_m4___e_m_a_c_____t_x___b_d___t" ],
    [ "RM4_EMAC__TX_CHANNEL_T", "struct_r_m4___e_m_a_c_____t_x___c_h_a_n_n_e_l___t.html", "struct_r_m4___e_m_a_c_____t_x___c_h_a_n_n_e_l___t" ],
    [ "RM4_EMAC_IF", "struct_r_m4___e_m_a_c___i_f.html", "struct_r_m4___e_m_a_c___i_f" ],
    [ "RM4_MIBSPI135__BASE_T", "struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html", "struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t" ],
    [ "RM4_RTI__COUNTER_CLOCK_T", "struct_r_m4___r_t_i_____c_o_u_n_t_e_r___c_l_o_c_k___t.html", "struct_r_m4___r_t_i_____c_o_u_n_t_e_r___c_l_o_c_k___t" ],
    [ "RM4_RTI__INTERNAL_CLOCK_T", "struct_r_m4___r_t_i_____i_n_t_e_r_n_a_l___c_l_o_c_k___t.html", "struct_r_m4___r_t_i_____i_n_t_e_r_n_a_l___c_l_o_c_k___t" ],
    [ "RM4_SCI__TX_T", "struct_r_m4___s_c_i_____t_x___t.html", "struct_r_m4___s_c_i_____t_x___t" ],
    [ "rtiBase", "structrti_base.html", "structrti_base" ],
    [ "sciBase", "structsci_base.html", "structsci_base" ],
    [ "SOFTWARE_FIFO__USER_T", "struct_s_o_f_t_w_a_r_e___f_i_f_o_____u_s_e_r___t.html", "struct_s_o_f_t_w_a_r_e___f_i_f_o_____u_s_e_r___t" ],
    [ "spi3R", "structspi3_r.html", "structspi3_r" ],
    [ "stc_config_reg", "structstc__config__reg.html", "structstc__config__reg" ],
    [ "stcBase", "structstc_base.html", "structstc_base" ],
    [ "systemBase1", "structsystem_base1.html", "structsystem_base1" ],
    [ "systemBase2", "structsystem_base2.html", "structsystem_base2" ],
    [ "t_uADfsr", "uniont__u_a_dfsr.html", "uniont__u_a_dfsr" ],
    [ "t_uDfsr", "uniont__u_dfsr.html", "uniont__u_dfsr" ],
    [ "tcramBase", "structtcram_base.html", "structtcram_base" ],
    [ "TI_OTP_TYPE", "struct_t_i___o_t_p___t_y_p_e.html", "struct_t_i___o_t_p___t_y_p_e" ],
    [ "TS_APU__MAIN", "struct_t_s___a_p_u_____m_a_i_n.html", "struct_t_s___a_p_u_____m_a_i_n" ],
    [ "tsNUM_Edge_2D", "structts_n_u_m___edge__2_d.html", "structts_n_u_m___edge__2_d" ],
    [ "tsNUM_f32Point_2D", "structts_n_u_m__f32_point__2_d.html", "structts_n_u_m__f32_point__2_d" ],
    [ "tsNUM_f32Vector_3D", "structts_n_u_m__f32_vector__3_d.html", "structts_n_u_m__f32_vector__3_d" ],
    [ "tsNUM_f64Vector_3D", "structts_n_u_m__f64_vector__3_d.html", "structts_n_u_m__f64_vector__3_d" ],
    [ "tsNUM_s16Point_2D", "structts_n_u_m__s16_point__2_d.html", "structts_n_u_m__s16_point__2_d" ],
    [ "tsNUM_s16Rect_2D", "structts_n_u_m__s16_rect__2_d.html", "structts_n_u_m__s16_rect__2_d" ],
    [ "tsNUM_s32Vector_3D", "structts_n_u_m__s32_vector__3_d.html", "structts_n_u_m__s32_vector__3_d" ],
    [ "tsNUM_SphericalCoord", "structts_n_u_m___spherical_coord.html", "structts_n_u_m___spherical_coord" ],
    [ "tsNUM_u16Point_2D", "structts_n_u_m__u16_point__2_d.html", "structts_n_u_m__u16_point__2_d" ],
    [ "vim_config_reg", "structvim__config__reg.html", "structvim__config__reg" ],
    [ "vimBase", "structvim_base.html", "structvim_base" ],
    [ "vimRam", "structvim_ram.html", "structvim_ram" ]
];