#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Apr 13 19:28:39 2022
# Process ID: 23680
# Current directory: C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/计算机组成原理/实验/lab4/lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19328 C:\Users\wangc\OneDrive - mail.ustc.edu.cn\Study\Cs\计算机组成原理\实验\lab4\lab4\lab4.xpr
# Log file: C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/计算机组成原理/实验/lab4/lab4/vivado.log
# Journal file: C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/计算机组成原理/实验/lab4/lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/计算机组成原理/实验/lab4/lab4/lab4.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/计算机组成原理/实验/lab4/lab4'
INFO: [Project 1-313] Project file moved from 'C:/Users/wangc/lab4' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 1118.699 ; gain = 0.000
close_project
open_project {C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/计算机组成原理/实验/lab4/lab4/lab4.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/计算机组成原理/实验/lab4/lab4'
INFO: [Project 1-313] Project file moved from 'C:/Users/wangc/lab4' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1118.699 ; gain = 0.000
set_property top CPU [current_fileset]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: CPU
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1577.398 ; gain = 265.316
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/计算机组成原理/实验/lab4/lab4/lab4.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/计算机组成原理/实验/lab4/lab4/lab4.srcs/sources_1/new/PC.v:38]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/计算机组成原理/实验/lab4/lab4/lab4.srcs/sources_1/new/PC.v:38]
INFO: [Synth 8-6157] synthesizing module 'PC_Mux' [C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/计算机组成原理/实验/lab4/lab4/lab4.srcs/sources_1/new/PC.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PC_Mux' (2#1) [C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/计算机组成原理/实验/lab4/lab4/lab4.srcs/sources_1/new/PC.v:22]
INFO: [Synth 8-6157] synthesizing module 'Instr_memory' [C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/计算机组成原理/实验/lab4/lab4/lab4.srcs/sources_1/new/Instr_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_0' [C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/计算机组成原理/实验/lab4/lab4/.Xil/Vivado-23680-LAPTOP-HYJWPK/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_0' (3#1) [C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/计算机组成原理/实验/lab4/lab4/.Xil/Vivado-23680-LAPTOP-HYJWPK/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Instr_memory' (4#1) [C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/计算机组成原理/实验/lab4/lab4/lab4.srcs/sources_1/new/Instr_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decode' [C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/计算机组成原理/实验/lab4/lab4/lab4.srcs/sources_1/new/Decode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decode' (5#1) [C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/计算机组成原理/实验/lab4/lab4/lab4.srcs/sources_1/new/Decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'Imm' [C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/计算机组成原理/实验/lab4/lab4/lab4.srcs/sources_1/new/Imm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Imm' (6#1) [C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/计算机组成原理/实验/lab4/lab4/lab4.srcs/sources_1/new/Imm.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control' [C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/计算机组成原理/实验/lab4/lab4/lab4.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control' (7#1) [C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/计算机组成原理/实验/lab4/lab4/lab4.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'Registers' [C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/计算机组成原理/实验/lab4/lab4/lab4.srcs/sources_1/new/Registers.v:52]
INFO: [Synth 8-6155] done synthesizing module 'Registers' (8#1) [C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/计算机组成原理/实验/lab4/lab4/lab4.srcs/sources_1/new/Registers.v:52]
INFO: [Synth 8-6157] synthesizing module 'Reg_Mux' [C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/计算机组成原理/实验/lab4/lab4/lab4.srcs/sources_1/new/Registers.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Reg_Mux' (9#1) [C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/计算机组成原理/实验/lab4/lab4/lab4.srcs/sources_1/new/Registers.v:22]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/计算机组成原理/实验/lab4/lab4/lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/计算机组成原理/实验/lab4/lab4/lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'Branch' [C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/计算机组成原理/实验/lab4/lab4/lab4.srcs/sources_1/new/Branch.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Branch' (11#1) [C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/计算机组成原理/实验/lab4/lab4/lab4.srcs/sources_1/new/Branch.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Memory' [C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/计算机组成原理/实验/lab4/lab4/lab4.srcs/sources_1/new/Data_Memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_1' [C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/计算机组成原理/实验/lab4/lab4/.Xil/Vivado-23680-LAPTOP-HYJWPK/realtime/dist_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_1' (12#1) [C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/计算机组成原理/实验/lab4/lab4/.Xil/Vivado-23680-LAPTOP-HYJWPK/realtime/dist_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Data_Memory' (13#1) [C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/计算机组成原理/实验/lab4/lab4/lab4.srcs/sources_1/new/Data_Memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (14#1) [C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/计算机组成原理/实验/lab4/lab4/lab4.srcs/sources_1/new/CPU.v:23]
