#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Aug 16 09:23:01 2020
# Process ID: 4040
# Current directory: D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/project.runs/synth_1
# Command line: vivado.exe -log vip1_m.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vip1_m.tcl
# Log file: D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/project.runs/synth_1/vip1_m.vds
# Journal file: D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source vip1_m.tcl -notrace
Command: synth_design -top vip1_m -part xc7z010clg400-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5476 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 331.820 ; gain = 98.605
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vip1_m' [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/vip1_m.v:12]
INFO: [Synth 8-638] synthesizing module 'AXIvideo2Mat' [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/AXIvideo2Mat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state10 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/AXIvideo2Mat.v:89]
INFO: [Synth 8-256] done synthesizing module 'AXIvideo2Mat' (1#1) [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/AXIvideo2Mat.v:10]
INFO: [Synth 8-638] synthesizing module 'Loop_loop_height_pro' [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/Loop_loop_height_pro.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state7 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/Loop_loop_height_pro.v:88]
INFO: [Synth 8-638] synthesizing module 'vip1_m_mul_mul_10bkb' [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/vip1_m_mul_mul_10bkb.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-638] synthesizing module 'vip1_m_mul_mul_10bkb_DSP48_0' [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/vip1_m_mul_mul_10bkb.v:4]
INFO: [Synth 8-256] done synthesizing module 'vip1_m_mul_mul_10bkb_DSP48_0' (2#1) [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/vip1_m_mul_mul_10bkb.v:4]
INFO: [Synth 8-256] done synthesizing module 'vip1_m_mul_mul_10bkb' (3#1) [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/vip1_m_mul_mul_10bkb.v:14]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d640_A' [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/fifo_w8_d640_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 640 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d640_A' (4#1) [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/fifo_w8_d640_A.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/Loop_loop_height_pro.v:945]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/Loop_loop_height_pro.v:947]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/Loop_loop_height_pro.v:949]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/Loop_loop_height_pro.v:1009]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/Loop_loop_height_pro.v:1013]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/Loop_loop_height_pro.v:1019]
INFO: [Synth 8-256] done synthesizing module 'Loop_loop_height_pro' (5#1) [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/Loop_loop_height_pro.v:10]
INFO: [Synth 8-638] synthesizing module 'Mat2AXIvideo' [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/Mat2AXIvideo.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/Mat2AXIvideo.v:77]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/Mat2AXIvideo.v:256]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/Mat2AXIvideo.v:282]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/Mat2AXIvideo.v:308]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/Mat2AXIvideo.v:370]
INFO: [Synth 8-256] done synthesizing module 'Mat2AXIvideo' (6#1) [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/Mat2AXIvideo.v:10]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d1_A' [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/fifo_w8_d1_A.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d1_A_shiftReg' [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/fifo_w8_d1_A.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d1_A_shiftReg' (7#1) [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/fifo_w8_d1_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d1_A' (8#1) [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/fifo_w8_d1_A.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_Loop_locud' [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/start_for_Loop_locud.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_Loop_locud_shiftReg' [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/start_for_Loop_locud.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_Loop_locud_shiftReg' (9#1) [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/start_for_Loop_locud.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_Loop_locud' (10#1) [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/start_for_Loop_locud.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_Mat2AXIdEe' [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/start_for_Mat2AXIdEe.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_Mat2AXIdEe_shiftReg' [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/start_for_Mat2AXIdEe.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_Mat2AXIdEe_shiftReg' (11#1) [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/start_for_Mat2AXIdEe.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_Mat2AXIdEe' (12#1) [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/start_for_Mat2AXIdEe.v:45]
INFO: [Synth 8-256] done synthesizing module 'vip1_m' (13#1) [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/vip1_m.v:12]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi0_TKEEP[2]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi0_TKEEP[1]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi0_TKEEP[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi0_TSTRB[2]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi0_TSTRB[1]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi0_TSTRB[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi0_TID[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi0_TDEST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 384.566 ; gain = 151.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 384.566 ; gain = 151.352
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/vip1_m.xdc]
Finished Parsing XDC File [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/vip1_m.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.131 . Memory (MB): peak = 720.098 ; gain = 0.250
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 720.098 ; gain = 486.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 720.098 ; gain = 486.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 720.098 ; gain = 486.883
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_290_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_302_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element t_V_2_reg_166_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/AXIvideo2Mat.v:499]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/fifo_w8_d640_A.v:93]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/fifo_w8_d640_A.v:92]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_tmp_23_reg_285_reg[7:0]' into 'ap_phi_reg_pp0_iter1_tmp_22_reg_273_reg[7:0]' [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/Loop_loop_height_pro.v:466]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_tmp_24_reg_297_reg[7:0]' into 'ap_phi_reg_pp0_iter1_tmp_22_reg_273_reg[7:0]' [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/Loop_loop_height_pro.v:467]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter1_tmp_23_reg_285_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/Loop_loop_height_pro.v:466]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter1_tmp_24_reg_297_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/Loop_loop_height_pro.v:467]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_309_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_327_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element t_V_1_reg_253_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/Loop_loop_height_pro.v:449]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_168_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_180_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_last_V_fu_192_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element t_V_1_reg_152_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/Mat2AXIvideo.v:490]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 720.098 ; gain = 486.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 21    
	   3 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               24 Bit    Registers := 8     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 19    
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 39    
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 106   
+---RAMs : 
	               5K Bit         RAMs := 6     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 14    
	   2 Input     10 Bit        Muxes := 13    
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 21    
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 20    
	   4 Input      2 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 105   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AXIvideo2Mat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 13    
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 28    
Module fifo_w8_d640_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Loop_loop_height_pro 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module Mat2AXIvideo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 17    
Module fifo_w8_d1_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d1_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Loop_locud_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Loop_locud 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Mat2AXIdEe_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Mat2AXIdEe 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/fifo_w8_d640_A.v:92]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/fifo_w8_d640_A.v:92]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/fifo_w8_d640_A.v:92]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/fifo_w8_d640_A.v:92]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/fifo_w8_d640_A.v:92]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/fifo_w8_d640_A.v:92]
INFO: [Synth 8-5546] ROM "exitcond1_fu_309_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_327_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element t_V_1_reg_253_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/Loop_loop_height_pro.v:449]
DSP Report: Generating DSP vip1_m_mul_mul_10bkb_U11/vip1_m_mul_mul_10bkb_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator vip1_m_mul_mul_10bkb_U11/vip1_m_mul_mul_10bkb_DSP48_0_U/in00 is absorbed into DSP vip1_m_mul_mul_10bkb_U11/vip1_m_mul_mul_10bkb_DSP48_0_U/in00.
INFO: [Synth 8-5544] ROM "AXIvideo2Mat_U0/" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "AXIvideo2Mat_U0/exitcond_fu_302_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AXIvideo2Mat_U0/exitcond2_fu_290_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mat2AXIvideo_U0/exitcond_fu_180_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mat2AXIvideo_U0/exitcond1_fu_168_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mat2AXIvideo_U0/axi_last_V_fu_192_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element AXIvideo2Mat_U0/t_V_2_reg_166_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/AXIvideo2Mat.v:499]
WARNING: [Synth 8-6014] Unused sequential element Mat2AXIvideo_U0/t_V_1_reg_152_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/Mat2AXIvideo.v:490]
WARNING: [Synth 8-3917] design vip1_m has port dst_axi_TKEEP[2] driven by constant 1
WARNING: [Synth 8-3917] design vip1_m has port dst_axi_TKEEP[1] driven by constant 1
WARNING: [Synth 8-3917] design vip1_m has port dst_axi_TKEEP[0] driven by constant 1
WARNING: [Synth 8-3917] design vip1_m has port dst_axi_TSTRB[2] driven by constant 0
WARNING: [Synth 8-3917] design vip1_m has port dst_axi_TSTRB[1] driven by constant 0
WARNING: [Synth 8-3917] design vip1_m has port dst_axi_TSTRB[0] driven by constant 0
WARNING: [Synth 8-3917] design vip1_m has port dst_axi_TID[0] driven by constant 0
WARNING: [Synth 8-3917] design vip1_m has port dst_axi_TDEST[0] driven by constant 0
WARNING: [Synth 8-3331] design vip1_m has unconnected port src_axi0_TKEEP[2]
WARNING: [Synth 8-3331] design vip1_m has unconnected port src_axi0_TKEEP[1]
WARNING: [Synth 8-3331] design vip1_m has unconnected port src_axi0_TKEEP[0]
WARNING: [Synth 8-3331] design vip1_m has unconnected port src_axi0_TSTRB[2]
WARNING: [Synth 8-3331] design vip1_m has unconnected port src_axi0_TSTRB[1]
WARNING: [Synth 8-3331] design vip1_m has unconnected port src_axi0_TSTRB[0]
WARNING: [Synth 8-3331] design vip1_m has unconnected port src_axi0_TID[0]
WARNING: [Synth 8-3331] design vip1_m has unconnected port src_axi0_TDEST[0]
INFO: [Synth 8-3886] merging instance 'Loop_loop_height_pro_U0/imag3_0_data_stream_1_fifo_U/q_tmp_reg[0]' (FDRE) to 'Loop_loop_height_pro_U0/imag3_0_data_stream_1_fifo_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'Loop_loop_height_pro_U0/imag3_0_data_stream_s_fifo_U/q_tmp_reg[0]' (FDRE) to 'Loop_loop_height_pro_U0/imag3_0_data_stream_s_fifo_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'Loop_loop_height_pro_U0/imag3_0_data_stream_2_fifo_U/q_tmp_reg[0]' (FDRE) to 'Loop_loop_height_pro_U0/imag3_0_data_stream_2_fifo_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'Loop_loop_height_pro_U0/imag3_0_data_stream_1_fifo_U/q_tmp_reg[1]' (FDRE) to 'Loop_loop_height_pro_U0/imag3_0_data_stream_1_fifo_U/q_tmp_reg[2]'
INFO: [Synth 8-3886] merging instance 'Loop_loop_height_pro_U0/imag3_0_data_stream_s_fifo_U/q_tmp_reg[1]' (FDRE) to 'Loop_loop_height_pro_U0/imag3_0_data_stream_s_fifo_U/q_tmp_reg[2]'
INFO: [Synth 8-3886] merging instance 'Loop_loop_height_pro_U0/imag3_0_data_stream_2_fifo_U/q_tmp_reg[1]' (FDRE) to 'Loop_loop_height_pro_U0/imag3_0_data_stream_2_fifo_U/q_tmp_reg[2]'
INFO: [Synth 8-3886] merging instance 'Loop_loop_height_pro_U0/imag3_0_data_stream_1_fifo_U/q_tmp_reg[2]' (FDRE) to 'Loop_loop_height_pro_U0/imag3_0_data_stream_1_fifo_U/q_tmp_reg[3]'
INFO: [Synth 8-3886] merging instance 'Loop_loop_height_pro_U0/imag3_0_data_stream_s_fifo_U/q_tmp_reg[2]' (FDRE) to 'Loop_loop_height_pro_U0/imag3_0_data_stream_s_fifo_U/q_tmp_reg[3]'
INFO: [Synth 8-3886] merging instance 'Loop_loop_height_pro_U0/imag3_0_data_stream_2_fifo_U/q_tmp_reg[2]' (FDRE) to 'Loop_loop_height_pro_U0/imag3_0_data_stream_2_fifo_U/q_tmp_reg[3]'
INFO: [Synth 8-3886] merging instance 'Loop_loop_height_pro_U0/imag3_0_data_stream_1_fifo_U/q_tmp_reg[3]' (FDRE) to 'Loop_loop_height_pro_U0/imag3_0_data_stream_1_fifo_U/q_tmp_reg[4]'
INFO: [Synth 8-3886] merging instance 'Loop_loop_height_pro_U0/imag3_0_data_stream_s_fifo_U/q_tmp_reg[3]' (FDRE) to 'Loop_loop_height_pro_U0/imag3_0_data_stream_s_fifo_U/q_tmp_reg[4]'
INFO: [Synth 8-3886] merging instance 'Loop_loop_height_pro_U0/imag3_0_data_stream_2_fifo_U/q_tmp_reg[3]' (FDRE) to 'Loop_loop_height_pro_U0/imag3_0_data_stream_2_fifo_U/q_tmp_reg[4]'
INFO: [Synth 8-3886] merging instance 'Loop_loop_height_pro_U0/imag3_0_data_stream_1_fifo_U/q_tmp_reg[4]' (FDRE) to 'Loop_loop_height_pro_U0/imag3_0_data_stream_1_fifo_U/q_tmp_reg[5]'
INFO: [Synth 8-3886] merging instance 'Loop_loop_height_pro_U0/imag3_0_data_stream_s_fifo_U/q_tmp_reg[4]' (FDRE) to 'Loop_loop_height_pro_U0/imag3_0_data_stream_s_fifo_U/q_tmp_reg[5]'
INFO: [Synth 8-3886] merging instance 'Loop_loop_height_pro_U0/imag3_0_data_stream_2_fifo_U/q_tmp_reg[4]' (FDRE) to 'Loop_loop_height_pro_U0/imag3_0_data_stream_2_fifo_U/q_tmp_reg[5]'
INFO: [Synth 8-3886] merging instance 'Loop_loop_height_pro_U0/imag3_0_data_stream_1_fifo_U/q_tmp_reg[5]' (FDRE) to 'Loop_loop_height_pro_U0/imag3_0_data_stream_1_fifo_U/q_tmp_reg[6]'
INFO: [Synth 8-3886] merging instance 'Loop_loop_height_pro_U0/imag3_0_data_stream_s_fifo_U/q_tmp_reg[5]' (FDRE) to 'Loop_loop_height_pro_U0/imag3_0_data_stream_s_fifo_U/q_tmp_reg[6]'
INFO: [Synth 8-3886] merging instance 'Loop_loop_height_pro_U0/imag3_0_data_stream_2_fifo_U/q_tmp_reg[5]' (FDRE) to 'Loop_loop_height_pro_U0/imag3_0_data_stream_2_fifo_U/q_tmp_reg[6]'
INFO: [Synth 8-3886] merging instance 'Loop_loop_height_pro_U0/imag3_0_data_stream_1_fifo_U/q_tmp_reg[6]' (FDRE) to 'Loop_loop_height_pro_U0/imag3_0_data_stream_1_fifo_U/q_tmp_reg[7]'
INFO: [Synth 8-3886] merging instance 'Loop_loop_height_pro_U0/imag3_0_data_stream_s_fifo_U/q_tmp_reg[6]' (FDRE) to 'Loop_loop_height_pro_U0/imag3_0_data_stream_s_fifo_U/q_tmp_reg[7]'
INFO: [Synth 8-3886] merging instance 'Loop_loop_height_pro_U0/imag3_0_data_stream_2_fifo_U/q_tmp_reg[6]' (FDRE) to 'Loop_loop_height_pro_U0/imag3_0_data_stream_2_fifo_U/q_tmp_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXIvideo2Mat_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Loop_loop_height_pro_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Mat2AXIvideo_U0/ap_done_reg_reg )
WARNING: [Synth 8-3332] Sequential element (Loop_loop_height_pro_U0/ap_done_reg_reg) is unused and will be removed from module vip1_m.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/ap_done_reg_reg) is unused and will be removed from module vip1_m.
WARNING: [Synth 8-3332] Sequential element (Mat2AXIvideo_U0/ap_done_reg_reg) is unused and will be removed from module vip1_m.
WARNING: [Synth 8-3332] Sequential element (start_for_Loop_locud_U/U_start_for_Loop_locud_ram/SRL_SIG_reg[0][0]) is unused and will be removed from module vip1_m.
WARNING: [Synth 8-3332] Sequential element (start_for_Loop_locud_U/U_start_for_Loop_locud_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module vip1_m.
WARNING: [Synth 8-3332] Sequential element (start_for_Mat2AXIdEe_U/U_start_for_Mat2AXIdEe_ram/SRL_SIG_reg[0][0]) is unused and will be removed from module vip1_m.
WARNING: [Synth 8-3332] Sequential element (start_for_Mat2AXIdEe_U/U_start_for_Mat2AXIdEe_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module vip1_m.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 720.098 ; gain = 486.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fifo_w8_d640_A: | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d640_A: | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d640_A: | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d640_A: | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d640_A: | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d640_A: | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|vip1_m_mul_mul_10bkb_DSP48_0 | A*B         | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 797.059 ; gain = 563.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 861.629 ; gain = 628.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fifo_w8_d640_A: | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d640_A: | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d640_A: | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d640_A: | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d640_A: | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d640_A: | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance Loop_loop_height_pro_U0/imag2_0_data_stream_s_fifo_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Loop_loop_height_pro_U0/imag2_0_data_stream_1_fifo_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Loop_loop_height_pro_U0/imag2_0_data_stream_2_fifo_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Loop_loop_height_pro_U0/imag3_0_data_stream_s_fifo_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Loop_loop_height_pro_U0/imag3_0_data_stream_1_fifo_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Loop_loop_height_pro_U0/imag3_0_data_stream_2_fifo_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 871.277 ; gain = 638.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 871.277 ; gain = 638.063
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 871.277 ; gain = 638.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 871.277 ; gain = 638.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 871.277 ; gain = 638.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 871.277 ; gain = 638.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 871.277 ; gain = 638.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    30|
|2     |DSP48E1  |     1|
|3     |LUT1     |    50|
|4     |LUT2     |   111|
|5     |LUT3     |   261|
|6     |LUT4     |   187|
|7     |LUT5     |   191|
|8     |LUT6     |   137|
|9     |RAMB18E1 |     6|
|10    |FDRE     |   819|
|11    |FDSE     |    43|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------------------+-----------------------------+------+
|      |Instance                             |Module                       |Cells |
+------+-------------------------------------+-----------------------------+------+
|1     |top                                  |                             |  1836|
|2     |  AXIvideo2Mat_U0                    |AXIvideo2Mat                 |   418|
|3     |  Loop_loop_height_pro_U0            |Loop_loop_height_pro         |   960|
|4     |    imag2_0_data_stream_1_fifo_U     |fifo_w8_d640_A               |   112|
|5     |    imag2_0_data_stream_2_fifo_U     |fifo_w8_d640_A_10            |   156|
|6     |    imag2_0_data_stream_s_fifo_U     |fifo_w8_d640_A_11            |   113|
|7     |    imag3_0_data_stream_1_fifo_U     |fifo_w8_d640_A_12            |   107|
|8     |    imag3_0_data_stream_2_fifo_U     |fifo_w8_d640_A_13            |   107|
|9     |    imag3_0_data_stream_s_fifo_U     |fifo_w8_d640_A_14            |   107|
|10    |    vip1_m_mul_mul_10bkb_U11         |vip1_m_mul_mul_10bkb         |    23|
|11    |      vip1_m_mul_mul_10bkb_DSP48_0_U |vip1_m_mul_mul_10bkb_DSP48_0 |    23|
|12    |  Mat2AXIvideo_U0                    |Mat2AXIvideo                 |   223|
|13    |  imag0_0_data_stream_1_U            |fifo_w8_d1_A                 |    40|
|14    |    U_fifo_w8_d1_A_ram               |fifo_w8_d1_A_shiftReg_9      |    32|
|15    |  imag0_0_data_stream_2_U            |fifo_w8_d1_A_0               |    40|
|16    |    U_fifo_w8_d1_A_ram               |fifo_w8_d1_A_shiftReg_8      |    32|
|17    |  imag0_0_data_stream_s_U            |fifo_w8_d1_A_1               |    40|
|18    |    U_fifo_w8_d1_A_ram               |fifo_w8_d1_A_shiftReg_7      |    32|
|19    |  imag_1_data_stream_0_U             |fifo_w8_d1_A_2               |    32|
|20    |    U_fifo_w8_d1_A_ram               |fifo_w8_d1_A_shiftReg_6      |    24|
|21    |  imag_1_data_stream_1_U             |fifo_w8_d1_A_3               |    32|
|22    |    U_fifo_w8_d1_A_ram               |fifo_w8_d1_A_shiftReg_5      |    24|
|23    |  imag_1_data_stream_2_U             |fifo_w8_d1_A_4               |    32|
|24    |    U_fifo_w8_d1_A_ram               |fifo_w8_d1_A_shiftReg        |    24|
|25    |  start_for_Loop_locud_U             |start_for_Loop_locud         |    10|
|26    |  start_for_Mat2AXIdEe_U             |start_for_Mat2AXIdEe         |     9|
+------+-------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 871.277 ; gain = 638.063
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 871.277 ; gain = 302.531
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 871.277 ; gain = 638.063
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
95 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 871.277 ; gain = 643.863
INFO: [Common 17-1381] The checkpoint 'D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/project.runs/synth_1/vip1_m.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vip1_m_utilization_synth.rpt -pb vip1_m_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 871.277 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug 16 09:23:56 2020...
