$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # clk $end
  $var wire 1 $ rst $end
  $var wire 1 % en $end
  $var wire 8 & count [7:0] $end
  $scope module counter $end
   $var wire 1 # clk $end
   $var wire 1 $ rst $end
   $var wire 1 % en $end
   $var wire 8 & count [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#44
1#
1$
0%
b00000000 &
#45
0#
#46
1#
#47
0#
#48
1#
0$
#49
0#
#50
1#
#51
0#
#52
1#
#53
0#
#54
1#
#55
0#
#56
1#
#57
0#
#58
1#
#59
0#
#60
1#
#61
0#
#62
1#
#63
0#
#64
1#
1%
b00000001 &
#65
0#
#66
1#
b00000010 &
#67
0#
#68
1#
b00000011 &
#69
0#
#70
1#
b00000100 &
#71
0#
#72
1#
b00000101 &
#73
0#
#74
1#
b00000110 &
#75
0#
#76
1#
b00000111 &
#77
0#
#78
1#
b00001000 &
#79
0#
#80
1#
0%
#81
0#
#82
1#
#83
0#
#84
1#
#85
0#
#86
1#
#87
0#
