
motorDriver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012938  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000648  08012b18  08012b18  00013b18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013160  08013160  00015280  2**0
                  CONTENTS
  4 .ARM          00000008  08013160  08013160  00014160  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013168  08013168  00015280  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013168  08013168  00014168  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801316c  0801316c  0001416c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000280  20000000  08013170  00015000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000808  20000280  080133f0  00015280  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a88  080133f0  00015a88  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00015280  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024370  00000000  00000000  000152b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000567c  00000000  00000000  00039620  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c98  00000000  00000000  0003eca0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015cd  00000000  00000000  00040938  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002710c  00000000  00000000  00041f05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00028e54  00000000  00000000  00069011  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e4d10  00000000  00000000  00091e65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00176b75  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008c80  00000000  00000000  00176bb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  0017f838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000280 	.word	0x20000280
 80001fc:	00000000 	.word	0x00000000
 8000200:	08012b00 	.word	0x08012b00

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000284 	.word	0x20000284
 800021c:	08012b00 	.word	0x08012b00

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9a0 	b.w	8001030 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	460c      	mov	r4, r1
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d14e      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d80:	4694      	mov	ip, r2
 8000d82:	458c      	cmp	ip, r1
 8000d84:	4686      	mov	lr, r0
 8000d86:	fab2 f282 	clz	r2, r2
 8000d8a:	d962      	bls.n	8000e52 <__udivmoddi4+0xde>
 8000d8c:	b14a      	cbz	r2, 8000da2 <__udivmoddi4+0x2e>
 8000d8e:	f1c2 0320 	rsb	r3, r2, #32
 8000d92:	4091      	lsls	r1, r2
 8000d94:	fa20 f303 	lsr.w	r3, r0, r3
 8000d98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9c:	4319      	orrs	r1, r3
 8000d9e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000da2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000da6:	fa1f f68c 	uxth.w	r6, ip
 8000daa:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb07 1114 	mls	r1, r7, r4, r1
 8000db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dba:	fb04 f106 	mul.w	r1, r4, r6
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dca:	f080 8112 	bcs.w	8000ff2 <__udivmoddi4+0x27e>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 810f 	bls.w	8000ff2 <__udivmoddi4+0x27e>
 8000dd4:	3c02      	subs	r4, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a59      	subs	r1, r3, r1
 8000dda:	fa1f f38e 	uxth.w	r3, lr
 8000dde:	fbb1 f0f7 	udiv	r0, r1, r7
 8000de2:	fb07 1110 	mls	r1, r7, r0, r1
 8000de6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dea:	fb00 f606 	mul.w	r6, r0, r6
 8000dee:	429e      	cmp	r6, r3
 8000df0:	d90a      	bls.n	8000e08 <__udivmoddi4+0x94>
 8000df2:	eb1c 0303 	adds.w	r3, ip, r3
 8000df6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dfa:	f080 80fc 	bcs.w	8000ff6 <__udivmoddi4+0x282>
 8000dfe:	429e      	cmp	r6, r3
 8000e00:	f240 80f9 	bls.w	8000ff6 <__udivmoddi4+0x282>
 8000e04:	4463      	add	r3, ip
 8000e06:	3802      	subs	r0, #2
 8000e08:	1b9b      	subs	r3, r3, r6
 8000e0a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e0e:	2100      	movs	r1, #0
 8000e10:	b11d      	cbz	r5, 8000e1a <__udivmoddi4+0xa6>
 8000e12:	40d3      	lsrs	r3, r2
 8000e14:	2200      	movs	r2, #0
 8000e16:	e9c5 3200 	strd	r3, r2, [r5]
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d905      	bls.n	8000e2e <__udivmoddi4+0xba>
 8000e22:	b10d      	cbz	r5, 8000e28 <__udivmoddi4+0xb4>
 8000e24:	e9c5 0100 	strd	r0, r1, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e7f5      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e2e:	fab3 f183 	clz	r1, r3
 8000e32:	2900      	cmp	r1, #0
 8000e34:	d146      	bne.n	8000ec4 <__udivmoddi4+0x150>
 8000e36:	42a3      	cmp	r3, r4
 8000e38:	d302      	bcc.n	8000e40 <__udivmoddi4+0xcc>
 8000e3a:	4290      	cmp	r0, r2
 8000e3c:	f0c0 80f0 	bcc.w	8001020 <__udivmoddi4+0x2ac>
 8000e40:	1a86      	subs	r6, r0, r2
 8000e42:	eb64 0303 	sbc.w	r3, r4, r3
 8000e46:	2001      	movs	r0, #1
 8000e48:	2d00      	cmp	r5, #0
 8000e4a:	d0e6      	beq.n	8000e1a <__udivmoddi4+0xa6>
 8000e4c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e50:	e7e3      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e52:	2a00      	cmp	r2, #0
 8000e54:	f040 8090 	bne.w	8000f78 <__udivmoddi4+0x204>
 8000e58:	eba1 040c 	sub.w	r4, r1, ip
 8000e5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e60:	fa1f f78c 	uxth.w	r7, ip
 8000e64:	2101      	movs	r1, #1
 8000e66:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e6a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e6e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e72:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e76:	fb07 f006 	mul.w	r0, r7, r6
 8000e7a:	4298      	cmp	r0, r3
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x11c>
 8000e7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e82:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x11a>
 8000e88:	4298      	cmp	r0, r3
 8000e8a:	f200 80cd 	bhi.w	8001028 <__udivmoddi4+0x2b4>
 8000e8e:	4626      	mov	r6, r4
 8000e90:	1a1c      	subs	r4, r3, r0
 8000e92:	fa1f f38e 	uxth.w	r3, lr
 8000e96:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e9a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e9e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ea2:	fb00 f707 	mul.w	r7, r0, r7
 8000ea6:	429f      	cmp	r7, r3
 8000ea8:	d908      	bls.n	8000ebc <__udivmoddi4+0x148>
 8000eaa:	eb1c 0303 	adds.w	r3, ip, r3
 8000eae:	f100 34ff 	add.w	r4, r0, #4294967295
 8000eb2:	d202      	bcs.n	8000eba <__udivmoddi4+0x146>
 8000eb4:	429f      	cmp	r7, r3
 8000eb6:	f200 80b0 	bhi.w	800101a <__udivmoddi4+0x2a6>
 8000eba:	4620      	mov	r0, r4
 8000ebc:	1bdb      	subs	r3, r3, r7
 8000ebe:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ec2:	e7a5      	b.n	8000e10 <__udivmoddi4+0x9c>
 8000ec4:	f1c1 0620 	rsb	r6, r1, #32
 8000ec8:	408b      	lsls	r3, r1
 8000eca:	fa22 f706 	lsr.w	r7, r2, r6
 8000ece:	431f      	orrs	r7, r3
 8000ed0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ed4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ed8:	ea43 030c 	orr.w	r3, r3, ip
 8000edc:	40f4      	lsrs	r4, r6
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	0c38      	lsrs	r0, r7, #16
 8000ee4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ee8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eec:	fa1f fc87 	uxth.w	ip, r7
 8000ef0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ef4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ef8:	fb0e f90c 	mul.w	r9, lr, ip
 8000efc:	45a1      	cmp	r9, r4
 8000efe:	fa02 f201 	lsl.w	r2, r2, r1
 8000f02:	d90a      	bls.n	8000f1a <__udivmoddi4+0x1a6>
 8000f04:	193c      	adds	r4, r7, r4
 8000f06:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000f0a:	f080 8084 	bcs.w	8001016 <__udivmoddi4+0x2a2>
 8000f0e:	45a1      	cmp	r9, r4
 8000f10:	f240 8081 	bls.w	8001016 <__udivmoddi4+0x2a2>
 8000f14:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f18:	443c      	add	r4, r7
 8000f1a:	eba4 0409 	sub.w	r4, r4, r9
 8000f1e:	fa1f f983 	uxth.w	r9, r3
 8000f22:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f26:	fb00 4413 	mls	r4, r0, r3, r4
 8000f2a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f2e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f32:	45a4      	cmp	ip, r4
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x1d2>
 8000f36:	193c      	adds	r4, r7, r4
 8000f38:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f3c:	d267      	bcs.n	800100e <__udivmoddi4+0x29a>
 8000f3e:	45a4      	cmp	ip, r4
 8000f40:	d965      	bls.n	800100e <__udivmoddi4+0x29a>
 8000f42:	3b02      	subs	r3, #2
 8000f44:	443c      	add	r4, r7
 8000f46:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f4a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f4e:	eba4 040c 	sub.w	r4, r4, ip
 8000f52:	429c      	cmp	r4, r3
 8000f54:	46ce      	mov	lr, r9
 8000f56:	469c      	mov	ip, r3
 8000f58:	d351      	bcc.n	8000ffe <__udivmoddi4+0x28a>
 8000f5a:	d04e      	beq.n	8000ffa <__udivmoddi4+0x286>
 8000f5c:	b155      	cbz	r5, 8000f74 <__udivmoddi4+0x200>
 8000f5e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f62:	eb64 040c 	sbc.w	r4, r4, ip
 8000f66:	fa04 f606 	lsl.w	r6, r4, r6
 8000f6a:	40cb      	lsrs	r3, r1
 8000f6c:	431e      	orrs	r6, r3
 8000f6e:	40cc      	lsrs	r4, r1
 8000f70:	e9c5 6400 	strd	r6, r4, [r5]
 8000f74:	2100      	movs	r1, #0
 8000f76:	e750      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000f78:	f1c2 0320 	rsb	r3, r2, #32
 8000f7c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f80:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f84:	fa24 f303 	lsr.w	r3, r4, r3
 8000f88:	4094      	lsls	r4, r2
 8000f8a:	430c      	orrs	r4, r1
 8000f8c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f90:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f94:	fa1f f78c 	uxth.w	r7, ip
 8000f98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f9c:	fb08 3110 	mls	r1, r8, r0, r3
 8000fa0:	0c23      	lsrs	r3, r4, #16
 8000fa2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fa6:	fb00 f107 	mul.w	r1, r0, r7
 8000faa:	4299      	cmp	r1, r3
 8000fac:	d908      	bls.n	8000fc0 <__udivmoddi4+0x24c>
 8000fae:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fb6:	d22c      	bcs.n	8001012 <__udivmoddi4+0x29e>
 8000fb8:	4299      	cmp	r1, r3
 8000fba:	d92a      	bls.n	8001012 <__udivmoddi4+0x29e>
 8000fbc:	3802      	subs	r0, #2
 8000fbe:	4463      	add	r3, ip
 8000fc0:	1a5b      	subs	r3, r3, r1
 8000fc2:	b2a4      	uxth	r4, r4
 8000fc4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fc8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fcc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fd0:	fb01 f307 	mul.w	r3, r1, r7
 8000fd4:	42a3      	cmp	r3, r4
 8000fd6:	d908      	bls.n	8000fea <__udivmoddi4+0x276>
 8000fd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fdc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fe0:	d213      	bcs.n	800100a <__udivmoddi4+0x296>
 8000fe2:	42a3      	cmp	r3, r4
 8000fe4:	d911      	bls.n	800100a <__udivmoddi4+0x296>
 8000fe6:	3902      	subs	r1, #2
 8000fe8:	4464      	add	r4, ip
 8000fea:	1ae4      	subs	r4, r4, r3
 8000fec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ff0:	e739      	b.n	8000e66 <__udivmoddi4+0xf2>
 8000ff2:	4604      	mov	r4, r0
 8000ff4:	e6f0      	b.n	8000dd8 <__udivmoddi4+0x64>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e706      	b.n	8000e08 <__udivmoddi4+0x94>
 8000ffa:	45c8      	cmp	r8, r9
 8000ffc:	d2ae      	bcs.n	8000f5c <__udivmoddi4+0x1e8>
 8000ffe:	ebb9 0e02 	subs.w	lr, r9, r2
 8001002:	eb63 0c07 	sbc.w	ip, r3, r7
 8001006:	3801      	subs	r0, #1
 8001008:	e7a8      	b.n	8000f5c <__udivmoddi4+0x1e8>
 800100a:	4631      	mov	r1, r6
 800100c:	e7ed      	b.n	8000fea <__udivmoddi4+0x276>
 800100e:	4603      	mov	r3, r0
 8001010:	e799      	b.n	8000f46 <__udivmoddi4+0x1d2>
 8001012:	4630      	mov	r0, r6
 8001014:	e7d4      	b.n	8000fc0 <__udivmoddi4+0x24c>
 8001016:	46d6      	mov	lr, sl
 8001018:	e77f      	b.n	8000f1a <__udivmoddi4+0x1a6>
 800101a:	4463      	add	r3, ip
 800101c:	3802      	subs	r0, #2
 800101e:	e74d      	b.n	8000ebc <__udivmoddi4+0x148>
 8001020:	4606      	mov	r6, r0
 8001022:	4623      	mov	r3, r4
 8001024:	4608      	mov	r0, r1
 8001026:	e70f      	b.n	8000e48 <__udivmoddi4+0xd4>
 8001028:	3e02      	subs	r6, #2
 800102a:	4463      	add	r3, ip
 800102c:	e730      	b.n	8000e90 <__udivmoddi4+0x11c>
 800102e:	bf00      	nop

08001030 <__aeabi_idiv0>:
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop

08001034 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b09a      	sub	sp, #104	@ 0x68
 8001038:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800103a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800103e:	2200      	movs	r2, #0
 8001040:	601a      	str	r2, [r3, #0]
 8001042:	605a      	str	r2, [r3, #4]
 8001044:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001046:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800104a:	2220      	movs	r2, #32
 800104c:	2100      	movs	r1, #0
 800104e:	4618      	mov	r0, r3
 8001050:	f00e f8aa 	bl	800f1a8 <memset>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001054:	463b      	mov	r3, r7
 8001056:	223c      	movs	r2, #60	@ 0x3c
 8001058:	2100      	movs	r1, #0
 800105a:	4618      	mov	r0, r3
 800105c:	f00e f8a4 	bl	800f1a8 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001060:	4b4d      	ldr	r3, [pc, #308]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001062:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001066:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8001068:	4b4b      	ldr	r3, [pc, #300]	@ (8001198 <MX_ADC1_Init+0x164>)
 800106a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800106e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001070:	4b49      	ldr	r3, [pc, #292]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001072:	2200      	movs	r2, #0
 8001074:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001076:	4b48      	ldr	r3, [pc, #288]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001078:	2200      	movs	r2, #0
 800107a:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800107c:	4b46      	ldr	r3, [pc, #280]	@ (8001198 <MX_ADC1_Init+0x164>)
 800107e:	2200      	movs	r2, #0
 8001080:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001082:	4b45      	ldr	r3, [pc, #276]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001084:	2201      	movs	r2, #1
 8001086:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001088:	4b43      	ldr	r3, [pc, #268]	@ (8001198 <MX_ADC1_Init+0x164>)
 800108a:	2204      	movs	r2, #4
 800108c:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800108e:	4b42      	ldr	r3, [pc, #264]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001090:	2200      	movs	r2, #0
 8001092:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001094:	4b40      	ldr	r3, [pc, #256]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001096:	2200      	movs	r2, #0
 8001098:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 800109a:	4b3f      	ldr	r3, [pc, #252]	@ (8001198 <MX_ADC1_Init+0x164>)
 800109c:	2201      	movs	r2, #1
 800109e:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010a0:	4b3d      	ldr	r3, [pc, #244]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010a8:	4b3b      	ldr	r3, [pc, #236]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010ae:	4b3a      	ldr	r3, [pc, #232]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010b4:	4b38      	ldr	r3, [pc, #224]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010bc:	4b36      	ldr	r3, [pc, #216]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010be:	2200      	movs	r2, #0
 80010c0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80010c2:	4b35      	ldr	r3, [pc, #212]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010ca:	4833      	ldr	r0, [pc, #204]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010cc:	f001 fc5c 	bl	8002988 <HAL_ADC_Init>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d001      	beq.n	80010da <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80010d6:	f000 fb78 	bl	80017ca <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80010da:	2300      	movs	r3, #0
 80010dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010de:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80010e2:	4619      	mov	r1, r3
 80010e4:	482c      	ldr	r0, [pc, #176]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010e6:	f003 fd85 	bl	8004bf4 <HAL_ADCEx_MultiModeConfigChannel>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d001      	beq.n	80010f4 <MX_ADC1_Init+0xc0>
  {
    Error_Handler();
 80010f0:	f000 fb6b 	bl	80017ca <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80010f4:	4b29      	ldr	r3, [pc, #164]	@ (800119c <MX_ADC1_Init+0x168>)
 80010f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010f8:	2306      	movs	r3, #6
 80010fa:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80010fc:	2300      	movs	r3, #0
 80010fe:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001100:	237f      	movs	r3, #127	@ 0x7f
 8001102:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001104:	2304      	movs	r3, #4
 8001106:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfig.Offset = 0;
 8001108:	2300      	movs	r3, #0
 800110a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800110c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001110:	4619      	mov	r1, r3
 8001112:	4821      	ldr	r0, [pc, #132]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001114:	f001 fff4 	bl	8003100 <HAL_ADC_ConfigChannel>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d001      	beq.n	8001122 <MX_ADC1_Init+0xee>
  {
    Error_Handler();
 800111e:	f000 fb54 	bl	80017ca <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_5;
 8001122:	4b1f      	ldr	r3, [pc, #124]	@ (80011a0 <MX_ADC1_Init+0x16c>)
 8001124:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8001126:	2309      	movs	r3, #9
 8001128:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 800112a:	2301      	movs	r3, #1
 800112c:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 800112e:	237f      	movs	r3, #127	@ 0x7f
 8001130:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8001132:	2304      	movs	r3, #4
 8001134:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffset = 0;
 8001136:	2300      	movs	r3, #0
 8001138:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedNbrOfConversion = 2;
 800113a:	2302      	movs	r3, #2
 800113c:	623b      	str	r3, [r7, #32]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 800113e:	2300      	movs	r3, #0
 8001140:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  sConfigInjected.AutoInjectedConv = DISABLE;
 8001144:	2300      	movs	r3, #0
 8001146:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  sConfigInjected.QueueInjectedContext = DISABLE;
 800114a:	2300      	movs	r3, #0
 800114c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T8_CC4;
 8001150:	239c      	movs	r3, #156	@ 0x9c
 8001152:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8001154:	2380      	movs	r3, #128	@ 0x80
 8001156:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8001158:	2300      	movs	r3, #0
 800115a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800115e:	463b      	mov	r3, r7
 8001160:	4619      	mov	r1, r3
 8001162:	480d      	ldr	r0, [pc, #52]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001164:	f003 f866 	bl	8004234 <HAL_ADCEx_InjectedConfigChannel>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <MX_ADC1_Init+0x13e>
  {
    Error_Handler();
 800116e:	f000 fb2c 	bl	80017ca <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_11;
 8001172:	4b0a      	ldr	r3, [pc, #40]	@ (800119c <MX_ADC1_Init+0x168>)
 8001174:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8001176:	f240 130f 	movw	r3, #271	@ 0x10f
 800117a:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800117c:	463b      	mov	r3, r7
 800117e:	4619      	mov	r1, r3
 8001180:	4805      	ldr	r0, [pc, #20]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001182:	f003 f857 	bl	8004234 <HAL_ADCEx_InjectedConfigChannel>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <MX_ADC1_Init+0x15c>
  {
    Error_Handler();
 800118c:	f000 fb1d 	bl	80017ca <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001190:	bf00      	nop
 8001192:	3768      	adds	r7, #104	@ 0x68
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	2000029c 	.word	0x2000029c
 800119c:	2e300800 	.word	0x2e300800
 80011a0:	14f00020 	.word	0x14f00020

080011a4 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b090      	sub	sp, #64	@ 0x40
 80011a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_InjectionConfTypeDef sConfigInjected = {0};
 80011aa:	1d3b      	adds	r3, r7, #4
 80011ac:	223c      	movs	r2, #60	@ 0x3c
 80011ae:	2100      	movs	r1, #0
 80011b0:	4618      	mov	r0, r3
 80011b2:	f00d fff9 	bl	800f1a8 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80011b6:	4b38      	ldr	r3, [pc, #224]	@ (8001298 <MX_ADC2_Init+0xf4>)
 80011b8:	4a38      	ldr	r2, [pc, #224]	@ (800129c <MX_ADC2_Init+0xf8>)
 80011ba:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80011bc:	4b36      	ldr	r3, [pc, #216]	@ (8001298 <MX_ADC2_Init+0xf4>)
 80011be:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80011c2:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80011c4:	4b34      	ldr	r3, [pc, #208]	@ (8001298 <MX_ADC2_Init+0xf4>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011ca:	4b33      	ldr	r3, [pc, #204]	@ (8001298 <MX_ADC2_Init+0xf4>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 80011d0:	4b31      	ldr	r3, [pc, #196]	@ (8001298 <MX_ADC2_Init+0xf4>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80011d6:	4b30      	ldr	r3, [pc, #192]	@ (8001298 <MX_ADC2_Init+0xf4>)
 80011d8:	2201      	movs	r2, #1
 80011da:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011dc:	4b2e      	ldr	r3, [pc, #184]	@ (8001298 <MX_ADC2_Init+0xf4>)
 80011de:	2204      	movs	r2, #4
 80011e0:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80011e2:	4b2d      	ldr	r3, [pc, #180]	@ (8001298 <MX_ADC2_Init+0xf4>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80011e8:	4b2b      	ldr	r3, [pc, #172]	@ (8001298 <MX_ADC2_Init+0xf4>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 80011ee:	4b2a      	ldr	r3, [pc, #168]	@ (8001298 <MX_ADC2_Init+0xf4>)
 80011f0:	2201      	movs	r2, #1
 80011f2:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80011f4:	4b28      	ldr	r3, [pc, #160]	@ (8001298 <MX_ADC2_Init+0xf4>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80011fc:	4b26      	ldr	r3, [pc, #152]	@ (8001298 <MX_ADC2_Init+0xf4>)
 80011fe:	2200      	movs	r2, #0
 8001200:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001204:	4b24      	ldr	r3, [pc, #144]	@ (8001298 <MX_ADC2_Init+0xf4>)
 8001206:	2200      	movs	r2, #0
 8001208:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 800120a:	4b23      	ldr	r3, [pc, #140]	@ (8001298 <MX_ADC2_Init+0xf4>)
 800120c:	2200      	movs	r2, #0
 800120e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001212:	4821      	ldr	r0, [pc, #132]	@ (8001298 <MX_ADC2_Init+0xf4>)
 8001214:	f001 fbb8 	bl	8002988 <HAL_ADC_Init>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d001      	beq.n	8001222 <MX_ADC2_Init+0x7e>
  {
    Error_Handler();
 800121e:	f000 fad4 	bl	80017ca <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_15;
 8001222:	4b1f      	ldr	r3, [pc, #124]	@ (80012a0 <MX_ADC2_Init+0xfc>)
 8001224:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8001226:	2309      	movs	r3, #9
 8001228:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 800122a:	2301      	movs	r3, #1
 800122c:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 800122e:	237f      	movs	r3, #127	@ 0x7f
 8001230:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8001232:	2304      	movs	r3, #4
 8001234:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedOffset = 0;
 8001236:	2300      	movs	r3, #0
 8001238:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedNbrOfConversion = 2;
 800123a:	2302      	movs	r3, #2
 800123c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 800123e:	2300      	movs	r3, #0
 8001240:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sConfigInjected.AutoInjectedConv = DISABLE;
 8001244:	2300      	movs	r3, #0
 8001246:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sConfigInjected.QueueInjectedContext = DISABLE;
 800124a:	2300      	movs	r3, #0
 800124c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T8_CC4;
 8001250:	239c      	movs	r3, #156	@ 0x9c
 8001252:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8001254:	2380      	movs	r3, #128	@ 0x80
 8001256:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8001258:	2300      	movs	r3, #0
 800125a:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 800125e:	1d3b      	adds	r3, r7, #4
 8001260:	4619      	mov	r1, r3
 8001262:	480d      	ldr	r0, [pc, #52]	@ (8001298 <MX_ADC2_Init+0xf4>)
 8001264:	f002 ffe6 	bl	8004234 <HAL_ADCEx_InjectedConfigChannel>
 8001268:	4603      	mov	r3, r0
 800126a:	2b00      	cmp	r3, #0
 800126c:	d001      	beq.n	8001272 <MX_ADC2_Init+0xce>
  {
    Error_Handler();
 800126e:	f000 faac 	bl	80017ca <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_12;
 8001272:	4b0c      	ldr	r3, [pc, #48]	@ (80012a4 <MX_ADC2_Init+0x100>)
 8001274:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8001276:	f240 130f 	movw	r3, #271	@ 0x10f
 800127a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 800127c:	1d3b      	adds	r3, r7, #4
 800127e:	4619      	mov	r1, r3
 8001280:	4805      	ldr	r0, [pc, #20]	@ (8001298 <MX_ADC2_Init+0xf4>)
 8001282:	f002 ffd7 	bl	8004234 <HAL_ADCEx_InjectedConfigChannel>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d001      	beq.n	8001290 <MX_ADC2_Init+0xec>
  {
    Error_Handler();
 800128c:	f000 fa9d 	bl	80017ca <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001290:	bf00      	nop
 8001292:	3740      	adds	r7, #64	@ 0x40
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}
 8001298:	20000308 	.word	0x20000308
 800129c:	50000100 	.word	0x50000100
 80012a0:	3ef08000 	.word	0x3ef08000
 80012a4:	32601000 	.word	0x32601000

080012a8 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b09e      	sub	sp, #120	@ 0x78
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012b0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80012b4:	2200      	movs	r2, #0
 80012b6:	601a      	str	r2, [r3, #0]
 80012b8:	605a      	str	r2, [r3, #4]
 80012ba:	609a      	str	r2, [r3, #8]
 80012bc:	60da      	str	r2, [r3, #12]
 80012be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012c0:	f107 0320 	add.w	r3, r7, #32
 80012c4:	2244      	movs	r2, #68	@ 0x44
 80012c6:	2100      	movs	r1, #0
 80012c8:	4618      	mov	r0, r3
 80012ca:	f00d ff6d 	bl	800f1a8 <memset>
  if(adcHandle->Instance==ADC1)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80012d6:	d15f      	bne.n	8001398 <HAL_ADC_MspInit+0xf0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80012d8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80012dc:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80012de:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80012e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012e4:	f107 0320 	add.w	r3, r7, #32
 80012e8:	4618      	mov	r0, r3
 80012ea:	f005 fabf 	bl	800686c <HAL_RCCEx_PeriphCLKConfig>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d001      	beq.n	80012f8 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80012f4:	f000 fa69 	bl	80017ca <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80012f8:	4b4f      	ldr	r3, [pc, #316]	@ (8001438 <HAL_ADC_MspInit+0x190>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	3301      	adds	r3, #1
 80012fe:	4a4e      	ldr	r2, [pc, #312]	@ (8001438 <HAL_ADC_MspInit+0x190>)
 8001300:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001302:	4b4d      	ldr	r3, [pc, #308]	@ (8001438 <HAL_ADC_MspInit+0x190>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	2b01      	cmp	r3, #1
 8001308:	d10b      	bne.n	8001322 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800130a:	4b4c      	ldr	r3, [pc, #304]	@ (800143c <HAL_ADC_MspInit+0x194>)
 800130c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800130e:	4a4b      	ldr	r2, [pc, #300]	@ (800143c <HAL_ADC_MspInit+0x194>)
 8001310:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001314:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001316:	4b49      	ldr	r3, [pc, #292]	@ (800143c <HAL_ADC_MspInit+0x194>)
 8001318:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800131a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800131e:	61fb      	str	r3, [r7, #28]
 8001320:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001322:	4b46      	ldr	r3, [pc, #280]	@ (800143c <HAL_ADC_MspInit+0x194>)
 8001324:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001326:	4a45      	ldr	r2, [pc, #276]	@ (800143c <HAL_ADC_MspInit+0x194>)
 8001328:	f043 0301 	orr.w	r3, r3, #1
 800132c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800132e:	4b43      	ldr	r3, [pc, #268]	@ (800143c <HAL_ADC_MspInit+0x194>)
 8001330:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001332:	f003 0301 	and.w	r3, r3, #1
 8001336:	61bb      	str	r3, [r7, #24]
 8001338:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800133a:	4b40      	ldr	r3, [pc, #256]	@ (800143c <HAL_ADC_MspInit+0x194>)
 800133c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800133e:	4a3f      	ldr	r2, [pc, #252]	@ (800143c <HAL_ADC_MspInit+0x194>)
 8001340:	f043 0302 	orr.w	r3, r3, #2
 8001344:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001346:	4b3d      	ldr	r3, [pc, #244]	@ (800143c <HAL_ADC_MspInit+0x194>)
 8001348:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800134a:	f003 0302 	and.w	r3, r3, #2
 800134e:	617b      	str	r3, [r7, #20]
 8001350:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN2
    PB12     ------> ADC1_IN11
    PB14     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001352:	2302      	movs	r3, #2
 8001354:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001356:	2303      	movs	r3, #3
 8001358:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800135a:	2300      	movs	r3, #0
 800135c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800135e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001362:	4619      	mov	r1, r3
 8001364:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001368:	f004 fb04 	bl	8005974 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14;
 800136c:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 8001370:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001372:	2303      	movs	r3, #3
 8001374:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001376:	2300      	movs	r3, #0
 8001378:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800137a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800137e:	4619      	mov	r1, r3
 8001380:	482f      	ldr	r0, [pc, #188]	@ (8001440 <HAL_ADC_MspInit+0x198>)
 8001382:	f004 faf7 	bl	8005974 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001386:	2200      	movs	r2, #0
 8001388:	2100      	movs	r1, #0
 800138a:	2012      	movs	r0, #18
 800138c:	f003 fdb1 	bl	8004ef2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001390:	2012      	movs	r0, #18
 8001392:	f003 fdc8 	bl	8004f26 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8001396:	e04a      	b.n	800142e <HAL_ADC_MspInit+0x186>
  else if(adcHandle->Instance==ADC2)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4a29      	ldr	r2, [pc, #164]	@ (8001444 <HAL_ADC_MspInit+0x19c>)
 800139e:	4293      	cmp	r3, r2
 80013a0:	d145      	bne.n	800142e <HAL_ADC_MspInit+0x186>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80013a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80013a6:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80013a8:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80013ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013ae:	f107 0320 	add.w	r3, r7, #32
 80013b2:	4618      	mov	r0, r3
 80013b4:	f005 fa5a 	bl	800686c <HAL_RCCEx_PeriphCLKConfig>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d001      	beq.n	80013c2 <HAL_ADC_MspInit+0x11a>
      Error_Handler();
 80013be:	f000 fa04 	bl	80017ca <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80013c2:	4b1d      	ldr	r3, [pc, #116]	@ (8001438 <HAL_ADC_MspInit+0x190>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	3301      	adds	r3, #1
 80013c8:	4a1b      	ldr	r2, [pc, #108]	@ (8001438 <HAL_ADC_MspInit+0x190>)
 80013ca:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80013cc:	4b1a      	ldr	r3, [pc, #104]	@ (8001438 <HAL_ADC_MspInit+0x190>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	2b01      	cmp	r3, #1
 80013d2:	d10b      	bne.n	80013ec <HAL_ADC_MspInit+0x144>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80013d4:	4b19      	ldr	r3, [pc, #100]	@ (800143c <HAL_ADC_MspInit+0x194>)
 80013d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013d8:	4a18      	ldr	r2, [pc, #96]	@ (800143c <HAL_ADC_MspInit+0x194>)
 80013da:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80013de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013e0:	4b16      	ldr	r3, [pc, #88]	@ (800143c <HAL_ADC_MspInit+0x194>)
 80013e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80013e8:	613b      	str	r3, [r7, #16]
 80013ea:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ec:	4b13      	ldr	r3, [pc, #76]	@ (800143c <HAL_ADC_MspInit+0x194>)
 80013ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013f0:	4a12      	ldr	r2, [pc, #72]	@ (800143c <HAL_ADC_MspInit+0x194>)
 80013f2:	f043 0302 	orr.w	r3, r3, #2
 80013f6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013f8:	4b10      	ldr	r3, [pc, #64]	@ (800143c <HAL_ADC_MspInit+0x194>)
 80013fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013fc:	f003 0302 	and.w	r3, r3, #2
 8001400:	60fb      	str	r3, [r7, #12]
 8001402:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_15;
 8001404:	f248 0304 	movw	r3, #32772	@ 0x8004
 8001408:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800140a:	2303      	movs	r3, #3
 800140c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140e:	2300      	movs	r3, #0
 8001410:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001412:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001416:	4619      	mov	r1, r3
 8001418:	4809      	ldr	r0, [pc, #36]	@ (8001440 <HAL_ADC_MspInit+0x198>)
 800141a:	f004 faab 	bl	8005974 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800141e:	2200      	movs	r2, #0
 8001420:	2100      	movs	r1, #0
 8001422:	2012      	movs	r0, #18
 8001424:	f003 fd65 	bl	8004ef2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001428:	2012      	movs	r0, #18
 800142a:	f003 fd7c 	bl	8004f26 <HAL_NVIC_EnableIRQ>
}
 800142e:	bf00      	nop
 8001430:	3778      	adds	r7, #120	@ 0x78
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	20000374 	.word	0x20000374
 800143c:	40021000 	.word	0x40021000
 8001440:	48000400 	.word	0x48000400
 8001444:	50000100 	.word	0x50000100

08001448 <MX_DAC3_Init>:

DAC_HandleTypeDef hdac3;

/* DAC3 init function */
void MX_DAC3_Init(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b08c      	sub	sp, #48	@ 0x30
 800144c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC3_Init 0 */

  /* USER CODE END DAC3_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800144e:	463b      	mov	r3, r7
 8001450:	2230      	movs	r2, #48	@ 0x30
 8001452:	2100      	movs	r1, #0
 8001454:	4618      	mov	r0, r3
 8001456:	f00d fea7 	bl	800f1a8 <memset>

  /* USER CODE END DAC3_Init 1 */

  /** DAC Initialization
  */
  hdac3.Instance = DAC3;
 800145a:	4b16      	ldr	r3, [pc, #88]	@ (80014b4 <MX_DAC3_Init+0x6c>)
 800145c:	4a16      	ldr	r2, [pc, #88]	@ (80014b8 <MX_DAC3_Init+0x70>)
 800145e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac3) != HAL_OK)
 8001460:	4814      	ldr	r0, [pc, #80]	@ (80014b4 <MX_DAC3_Init+0x6c>)
 8001462:	f003 fd7a 	bl	8004f5a <HAL_DAC_Init>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d001      	beq.n	8001470 <MX_DAC3_Init+0x28>
  {
    Error_Handler();
 800146c:	f000 f9ad 	bl	80017ca <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001470:	2302      	movs	r3, #2
 8001472:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001474:	2300      	movs	r3, #0
 8001476:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8001478:	2300      	movs	r3, #0
 800147a:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800147c:	2300      	movs	r3, #0
 800147e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001480:	2300      	movs	r3, #0
 8001482:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001484:	2300      	movs	r3, #0
 8001486:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8001488:	2302      	movs	r3, #2
 800148a:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 800148c:	2302      	movs	r3, #2
 800148e:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001490:	2300      	movs	r3, #0
 8001492:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001494:	463b      	mov	r3, r7
 8001496:	2200      	movs	r2, #0
 8001498:	4619      	mov	r1, r3
 800149a:	4806      	ldr	r0, [pc, #24]	@ (80014b4 <MX_DAC3_Init+0x6c>)
 800149c:	f003 fd80 	bl	8004fa0 <HAL_DAC_ConfigChannel>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <MX_DAC3_Init+0x62>
  {
    Error_Handler();
 80014a6:	f000 f990 	bl	80017ca <Error_Handler>
  }
  /* USER CODE BEGIN DAC3_Init 2 */

  /* USER CODE END DAC3_Init 2 */

}
 80014aa:	bf00      	nop
 80014ac:	3730      	adds	r7, #48	@ 0x30
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	20000378 	.word	0x20000378
 80014b8:	50001000 	.word	0x50001000

080014bc <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80014bc:	b480      	push	{r7}
 80014be:	b085      	sub	sp, #20
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]

  if(dacHandle->Instance==DAC3)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a0a      	ldr	r2, [pc, #40]	@ (80014f4 <HAL_DAC_MspInit+0x38>)
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d10b      	bne.n	80014e6 <HAL_DAC_MspInit+0x2a>
  {
  /* USER CODE BEGIN DAC3_MspInit 0 */

  /* USER CODE END DAC3_MspInit 0 */
    /* DAC3 clock enable */
    __HAL_RCC_DAC3_CLK_ENABLE();
 80014ce:	4b0a      	ldr	r3, [pc, #40]	@ (80014f8 <HAL_DAC_MspInit+0x3c>)
 80014d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014d2:	4a09      	ldr	r2, [pc, #36]	@ (80014f8 <HAL_DAC_MspInit+0x3c>)
 80014d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80014d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014da:	4b07      	ldr	r3, [pc, #28]	@ (80014f8 <HAL_DAC_MspInit+0x3c>)
 80014dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014de:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80014e2:	60fb      	str	r3, [r7, #12]
 80014e4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DAC3_MspInit 1 */

  /* USER CODE END DAC3_MspInit 1 */
  }
}
 80014e6:	bf00      	nop
 80014e8:	3714      	adds	r7, #20
 80014ea:	46bd      	mov	sp, r7
 80014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f0:	4770      	bx	lr
 80014f2:	bf00      	nop
 80014f4:	50001000 	.word	0x50001000
 80014f8:	40021000 	.word	0x40021000

080014fc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001502:	4b16      	ldr	r3, [pc, #88]	@ (800155c <MX_DMA_Init+0x60>)
 8001504:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001506:	4a15      	ldr	r2, [pc, #84]	@ (800155c <MX_DMA_Init+0x60>)
 8001508:	f043 0304 	orr.w	r3, r3, #4
 800150c:	6493      	str	r3, [r2, #72]	@ 0x48
 800150e:	4b13      	ldr	r3, [pc, #76]	@ (800155c <MX_DMA_Init+0x60>)
 8001510:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001512:	f003 0304 	and.w	r3, r3, #4
 8001516:	607b      	str	r3, [r7, #4]
 8001518:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800151a:	4b10      	ldr	r3, [pc, #64]	@ (800155c <MX_DMA_Init+0x60>)
 800151c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800151e:	4a0f      	ldr	r2, [pc, #60]	@ (800155c <MX_DMA_Init+0x60>)
 8001520:	f043 0301 	orr.w	r3, r3, #1
 8001524:	6493      	str	r3, [r2, #72]	@ 0x48
 8001526:	4b0d      	ldr	r3, [pc, #52]	@ (800155c <MX_DMA_Init+0x60>)
 8001528:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800152a:	f003 0301 	and.w	r3, r3, #1
 800152e:	603b      	str	r3, [r7, #0]
 8001530:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8001532:	2200      	movs	r2, #0
 8001534:	2101      	movs	r1, #1
 8001536:	200b      	movs	r0, #11
 8001538:	f003 fcdb 	bl	8004ef2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800153c:	200b      	movs	r0, #11
 800153e:	f003 fcf2 	bl	8004f26 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 1, 0);
 8001542:	2200      	movs	r2, #0
 8001544:	2101      	movs	r1, #1
 8001546:	200c      	movs	r0, #12
 8001548:	f003 fcd3 	bl	8004ef2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800154c:	200c      	movs	r0, #12
 800154e:	f003 fcea 	bl	8004f26 <HAL_NVIC_EnableIRQ>

}
 8001552:	bf00      	nop
 8001554:	3708      	adds	r7, #8
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	40021000 	.word	0x40021000

08001560 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b08a      	sub	sp, #40	@ 0x28
 8001564:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001566:	f107 0314 	add.w	r3, r7, #20
 800156a:	2200      	movs	r2, #0
 800156c:	601a      	str	r2, [r3, #0]
 800156e:	605a      	str	r2, [r3, #4]
 8001570:	609a      	str	r2, [r3, #8]
 8001572:	60da      	str	r2, [r3, #12]
 8001574:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001576:	4b3f      	ldr	r3, [pc, #252]	@ (8001674 <MX_GPIO_Init+0x114>)
 8001578:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800157a:	4a3e      	ldr	r2, [pc, #248]	@ (8001674 <MX_GPIO_Init+0x114>)
 800157c:	f043 0304 	orr.w	r3, r3, #4
 8001580:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001582:	4b3c      	ldr	r3, [pc, #240]	@ (8001674 <MX_GPIO_Init+0x114>)
 8001584:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001586:	f003 0304 	and.w	r3, r3, #4
 800158a:	613b      	str	r3, [r7, #16]
 800158c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800158e:	4b39      	ldr	r3, [pc, #228]	@ (8001674 <MX_GPIO_Init+0x114>)
 8001590:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001592:	4a38      	ldr	r2, [pc, #224]	@ (8001674 <MX_GPIO_Init+0x114>)
 8001594:	f043 0320 	orr.w	r3, r3, #32
 8001598:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800159a:	4b36      	ldr	r3, [pc, #216]	@ (8001674 <MX_GPIO_Init+0x114>)
 800159c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800159e:	f003 0320 	and.w	r3, r3, #32
 80015a2:	60fb      	str	r3, [r7, #12]
 80015a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015a6:	4b33      	ldr	r3, [pc, #204]	@ (8001674 <MX_GPIO_Init+0x114>)
 80015a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015aa:	4a32      	ldr	r2, [pc, #200]	@ (8001674 <MX_GPIO_Init+0x114>)
 80015ac:	f043 0301 	orr.w	r3, r3, #1
 80015b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015b2:	4b30      	ldr	r3, [pc, #192]	@ (8001674 <MX_GPIO_Init+0x114>)
 80015b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015b6:	f003 0301 	and.w	r3, r3, #1
 80015ba:	60bb      	str	r3, [r7, #8]
 80015bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015be:	4b2d      	ldr	r3, [pc, #180]	@ (8001674 <MX_GPIO_Init+0x114>)
 80015c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015c2:	4a2c      	ldr	r2, [pc, #176]	@ (8001674 <MX_GPIO_Init+0x114>)
 80015c4:	f043 0302 	orr.w	r3, r3, #2
 80015c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015ca:	4b2a      	ldr	r3, [pc, #168]	@ (8001674 <MX_GPIO_Init+0x114>)
 80015cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015ce:	f003 0302 	and.w	r3, r3, #2
 80015d2:	607b      	str	r3, [r7, #4]
 80015d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI1_CS_Pin|TEST_Pin, GPIO_PIN_SET);
 80015d6:	2201      	movs	r2, #1
 80015d8:	f44f 6101 	mov.w	r1, #2064	@ 0x810
 80015dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015e0:	f004 fb4a 	bl	8005c78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 80015e4:	2201      	movs	r2, #1
 80015e6:	2101      	movs	r1, #1
 80015e8:	4823      	ldr	r0, [pc, #140]	@ (8001678 <MX_GPIO_Init+0x118>)
 80015ea:	f004 fb45 	bl	8005c78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NSS1_GPIO_Port, NSS1_Pin, GPIO_PIN_RESET);
 80015ee:	2200      	movs	r2, #0
 80015f0:	2108      	movs	r1, #8
 80015f2:	4821      	ldr	r0, [pc, #132]	@ (8001678 <MX_GPIO_Init+0x118>)
 80015f4:	f004 fb40 	bl	8005c78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80015f8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80015fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015fe:	2300      	movs	r3, #0
 8001600:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001602:	2300      	movs	r3, #0
 8001604:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001606:	f107 0314 	add.w	r3, r7, #20
 800160a:	4619      	mov	r1, r3
 800160c:	481b      	ldr	r0, [pc, #108]	@ (800167c <MX_GPIO_Init+0x11c>)
 800160e:	f004 f9b1 	bl	8005974 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8001612:	2310      	movs	r3, #16
 8001614:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001616:	2301      	movs	r3, #1
 8001618:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161a:	2300      	movs	r3, #0
 800161c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800161e:	2303      	movs	r3, #3
 8001620:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8001622:	f107 0314 	add.w	r3, r7, #20
 8001626:	4619      	mov	r1, r3
 8001628:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800162c:	f004 f9a2 	bl	8005974 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LED_Pin|NSS1_Pin;
 8001630:	2309      	movs	r3, #9
 8001632:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001634:	2301      	movs	r3, #1
 8001636:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001638:	2300      	movs	r3, #0
 800163a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800163c:	2300      	movs	r3, #0
 800163e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001640:	f107 0314 	add.w	r3, r7, #20
 8001644:	4619      	mov	r1, r3
 8001646:	480c      	ldr	r0, [pc, #48]	@ (8001678 <MX_GPIO_Init+0x118>)
 8001648:	f004 f994 	bl	8005974 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TEST_Pin;
 800164c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001650:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001652:	2301      	movs	r3, #1
 8001654:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001656:	2300      	movs	r3, #0
 8001658:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800165a:	2302      	movs	r3, #2
 800165c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TEST_GPIO_Port, &GPIO_InitStruct);
 800165e:	f107 0314 	add.w	r3, r7, #20
 8001662:	4619      	mov	r1, r3
 8001664:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001668:	f004 f984 	bl	8005974 <HAL_GPIO_Init>

}
 800166c:	bf00      	nop
 800166e:	3728      	adds	r7, #40	@ 0x28
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	40021000 	.word	0x40021000
 8001678:	48000400 	.word	0x48000400
 800167c:	48000800 	.word	0x48000800

08001680 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001684:	f000 fe9b 	bl	80023be <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001688:	f000 f856 	bl	8001738 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800168c:	f7ff ff68 	bl	8001560 <MX_GPIO_Init>
  MX_DMA_Init();
 8001690:	f7ff ff34 	bl	80014fc <MX_DMA_Init>
  MX_USART3_UART_Init();
 8001694:	f000 fd60 	bl	8002158 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 8001698:	f7ff fccc 	bl	8001034 <MX_ADC1_Init>
  MX_ADC2_Init();
 800169c:	f7ff fd82 	bl	80011a4 <MX_ADC2_Init>
  MX_TIM1_Init();
 80016a0:	f000 fb02 	bl	8001ca8 <MX_TIM1_Init>
  MX_DAC3_Init();
 80016a4:	f7ff fed0 	bl	8001448 <MX_DAC3_Init>
  MX_SPI1_Init();
 80016a8:	f000 f896 	bl	80017d8 <MX_SPI1_Init>
  MX_TIM8_Init();
 80016ac:	f000 fbd8 	bl	8001e60 <MX_TIM8_Init>
  MX_SPI3_Init();
 80016b0:	f000 f8d0 	bl	8001854 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  appInit();
 80016b4:	f00a fa60 	bl	800bb78 <appInit>
  HAL_UARTEx_ReceiveToIdle_DMA(&huart3, rxBuffer, sizeof(rxBuffer));
 80016b8:	2264      	movs	r2, #100	@ 0x64
 80016ba:	491a      	ldr	r1, [pc, #104]	@ (8001724 <main+0xa4>)
 80016bc:	481a      	ldr	r0, [pc, #104]	@ (8001728 <main+0xa8>)
 80016be:	f008 fe28 	bl	800a312 <HAL_UARTEx_ReceiveToIdle_DMA>
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80016c2:	217f      	movs	r1, #127	@ 0x7f
 80016c4:	4819      	ldr	r0, [pc, #100]	@ (800172c <main+0xac>)
 80016c6:	f002 fb95 	bl	8003df4 <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 80016ca:	217f      	movs	r1, #127	@ 0x7f
 80016cc:	4818      	ldr	r0, [pc, #96]	@ (8001730 <main+0xb0>)
 80016ce:	f002 fb91 	bl	8003df4 <HAL_ADCEx_Calibration_Start>
  __HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_JEOC);
 80016d2:	4b16      	ldr	r3, [pc, #88]	@ (800172c <main+0xac>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	2220      	movs	r2, #32
 80016d8:	601a      	str	r2, [r3, #0]
  __HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_EOC);
 80016da:	4b14      	ldr	r3, [pc, #80]	@ (800172c <main+0xac>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	2204      	movs	r2, #4
 80016e0:	601a      	str	r2, [r3, #0]
  __HAL_ADC_CLEAR_FLAG(&hadc2, ADC_FLAG_JEOC);
 80016e2:	4b13      	ldr	r3, [pc, #76]	@ (8001730 <main+0xb0>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	2220      	movs	r2, #32
 80016e8:	601a      	str	r2, [r3, #0]
  HAL_ADCEx_InjectedStart_IT(&hadc1);
 80016ea:	4810      	ldr	r0, [pc, #64]	@ (800172c <main+0xac>)
 80016ec:	f002 fc94 	bl	8004018 <HAL_ADCEx_InjectedStart_IT>
  HAL_ADCEx_InjectedStart(&hadc2);
 80016f0:	480f      	ldr	r0, [pc, #60]	@ (8001730 <main+0xb0>)
 80016f2:	f002 fbe1 	bl	8003eb8 <HAL_ADCEx_InjectedStart>
  HAL_TIM_Base_Start(&htim8);
 80016f6:	480f      	ldr	r0, [pc, #60]	@ (8001734 <main+0xb4>)
 80016f8:	f005 ff40 	bl	800757c <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 80016fc:	210c      	movs	r1, #12
 80016fe:	480d      	ldr	r0, [pc, #52]	@ (8001734 <main+0xb4>)
 8001700:	f006 f800 	bl	8007704 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8001704:	2100      	movs	r1, #0
 8001706:	480b      	ldr	r0, [pc, #44]	@ (8001734 <main+0xb4>)
 8001708:	f005 fffc 	bl	8007704 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 800170c:	2104      	movs	r1, #4
 800170e:	4809      	ldr	r0, [pc, #36]	@ (8001734 <main+0xb4>)
 8001710:	f005 fff8 	bl	8007704 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8001714:	2108      	movs	r1, #8
 8001716:	4807      	ldr	r0, [pc, #28]	@ (8001734 <main+0xb4>)
 8001718:	f005 fff4 	bl	8007704 <HAL_TIM_PWM_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    userMain();
 800171c:	f00b fe5a 	bl	800d3d4 <userMain>
 8001720:	e7fc      	b.n	800171c <main+0x9c>
 8001722:	bf00      	nop
 8001724:	200007f8 	.word	0x200007f8
 8001728:	200004f0 	.word	0x200004f0
 800172c:	2000029c 	.word	0x2000029c
 8001730:	20000308 	.word	0x20000308
 8001734:	200004a4 	.word	0x200004a4

08001738 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b094      	sub	sp, #80	@ 0x50
 800173c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800173e:	f107 0318 	add.w	r3, r7, #24
 8001742:	2238      	movs	r2, #56	@ 0x38
 8001744:	2100      	movs	r1, #0
 8001746:	4618      	mov	r0, r3
 8001748:	f00d fd2e 	bl	800f1a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800174c:	1d3b      	adds	r3, r7, #4
 800174e:	2200      	movs	r2, #0
 8001750:	601a      	str	r2, [r3, #0]
 8001752:	605a      	str	r2, [r3, #4]
 8001754:	609a      	str	r2, [r3, #8]
 8001756:	60da      	str	r2, [r3, #12]
 8001758:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800175a:	2000      	movs	r0, #0
 800175c:	f004 faa4 	bl	8005ca8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001760:	2301      	movs	r3, #1
 8001762:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001764:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001768:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800176a:	2302      	movs	r3, #2
 800176c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800176e:	2303      	movs	r3, #3
 8001770:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV3;
 8001772:	2303      	movs	r3, #3
 8001774:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001776:	2328      	movs	r3, #40	@ 0x28
 8001778:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800177a:	2302      	movs	r3, #2
 800177c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800177e:	2302      	movs	r3, #2
 8001780:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001782:	2302      	movs	r3, #2
 8001784:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001786:	f107 0318 	add.w	r3, r7, #24
 800178a:	4618      	mov	r0, r3
 800178c:	f004 fb40 	bl	8005e10 <HAL_RCC_OscConfig>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <SystemClock_Config+0x62>
  {
    Error_Handler();
 8001796:	f000 f818 	bl	80017ca <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800179a:	230f      	movs	r3, #15
 800179c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800179e:	2303      	movs	r3, #3
 80017a0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017a2:	2300      	movs	r3, #0
 80017a4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80017a6:	2300      	movs	r3, #0
 80017a8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017aa:	2300      	movs	r3, #0
 80017ac:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80017ae:	1d3b      	adds	r3, r7, #4
 80017b0:	2104      	movs	r1, #4
 80017b2:	4618      	mov	r0, r3
 80017b4:	f004 fe3e 	bl	8006434 <HAL_RCC_ClockConfig>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d001      	beq.n	80017c2 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80017be:	f000 f804 	bl	80017ca <Error_Handler>
  }
}
 80017c2:	bf00      	nop
 80017c4:	3750      	adds	r7, #80	@ 0x50
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}

080017ca <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017ca:	b480      	push	{r7}
 80017cc:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017ce:	b672      	cpsid	i
}
 80017d0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017d2:	bf00      	nop
 80017d4:	e7fd      	b.n	80017d2 <Error_Handler+0x8>
	...

080017d8 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80017dc:	4b1b      	ldr	r3, [pc, #108]	@ (800184c <MX_SPI1_Init+0x74>)
 80017de:	4a1c      	ldr	r2, [pc, #112]	@ (8001850 <MX_SPI1_Init+0x78>)
 80017e0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80017e2:	4b1a      	ldr	r3, [pc, #104]	@ (800184c <MX_SPI1_Init+0x74>)
 80017e4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80017e8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80017ea:	4b18      	ldr	r3, [pc, #96]	@ (800184c <MX_SPI1_Init+0x74>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80017f0:	4b16      	ldr	r3, [pc, #88]	@ (800184c <MX_SPI1_Init+0x74>)
 80017f2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80017f6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80017f8:	4b14      	ldr	r3, [pc, #80]	@ (800184c <MX_SPI1_Init+0x74>)
 80017fa:	2202      	movs	r2, #2
 80017fc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80017fe:	4b13      	ldr	r3, [pc, #76]	@ (800184c <MX_SPI1_Init+0x74>)
 8001800:	2201      	movs	r2, #1
 8001802:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001804:	4b11      	ldr	r3, [pc, #68]	@ (800184c <MX_SPI1_Init+0x74>)
 8001806:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800180a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800180c:	4b0f      	ldr	r3, [pc, #60]	@ (800184c <MX_SPI1_Init+0x74>)
 800180e:	2238      	movs	r2, #56	@ 0x38
 8001810:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001812:	4b0e      	ldr	r3, [pc, #56]	@ (800184c <MX_SPI1_Init+0x74>)
 8001814:	2200      	movs	r2, #0
 8001816:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001818:	4b0c      	ldr	r3, [pc, #48]	@ (800184c <MX_SPI1_Init+0x74>)
 800181a:	2200      	movs	r2, #0
 800181c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800181e:	4b0b      	ldr	r3, [pc, #44]	@ (800184c <MX_SPI1_Init+0x74>)
 8001820:	2200      	movs	r2, #0
 8001822:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001824:	4b09      	ldr	r3, [pc, #36]	@ (800184c <MX_SPI1_Init+0x74>)
 8001826:	2207      	movs	r2, #7
 8001828:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800182a:	4b08      	ldr	r3, [pc, #32]	@ (800184c <MX_SPI1_Init+0x74>)
 800182c:	2200      	movs	r2, #0
 800182e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001830:	4b06      	ldr	r3, [pc, #24]	@ (800184c <MX_SPI1_Init+0x74>)
 8001832:	2200      	movs	r2, #0
 8001834:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001836:	4805      	ldr	r0, [pc, #20]	@ (800184c <MX_SPI1_Init+0x74>)
 8001838:	f005 fa08 	bl	8006c4c <HAL_SPI_Init>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d001      	beq.n	8001846 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001842:	f7ff ffc2 	bl	80017ca <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001846:	bf00      	nop
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	2000038c 	.word	0x2000038c
 8001850:	40013000 	.word	0x40013000

08001854 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001858:	4b1b      	ldr	r3, [pc, #108]	@ (80018c8 <MX_SPI3_Init+0x74>)
 800185a:	4a1c      	ldr	r2, [pc, #112]	@ (80018cc <MX_SPI3_Init+0x78>)
 800185c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800185e:	4b1a      	ldr	r3, [pc, #104]	@ (80018c8 <MX_SPI3_Init+0x74>)
 8001860:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001864:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001866:	4b18      	ldr	r3, [pc, #96]	@ (80018c8 <MX_SPI3_Init+0x74>)
 8001868:	2200      	movs	r2, #0
 800186a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 800186c:	4b16      	ldr	r3, [pc, #88]	@ (80018c8 <MX_SPI3_Init+0x74>)
 800186e:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 8001872:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001874:	4b14      	ldr	r3, [pc, #80]	@ (80018c8 <MX_SPI3_Init+0x74>)
 8001876:	2200      	movs	r2, #0
 8001878:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 800187a:	4b13      	ldr	r3, [pc, #76]	@ (80018c8 <MX_SPI3_Init+0x74>)
 800187c:	2201      	movs	r2, #1
 800187e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001880:	4b11      	ldr	r3, [pc, #68]	@ (80018c8 <MX_SPI3_Init+0x74>)
 8001882:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001886:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001888:	4b0f      	ldr	r3, [pc, #60]	@ (80018c8 <MX_SPI3_Init+0x74>)
 800188a:	2210      	movs	r2, #16
 800188c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800188e:	4b0e      	ldr	r3, [pc, #56]	@ (80018c8 <MX_SPI3_Init+0x74>)
 8001890:	2200      	movs	r2, #0
 8001892:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001894:	4b0c      	ldr	r3, [pc, #48]	@ (80018c8 <MX_SPI3_Init+0x74>)
 8001896:	2200      	movs	r2, #0
 8001898:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800189a:	4b0b      	ldr	r3, [pc, #44]	@ (80018c8 <MX_SPI3_Init+0x74>)
 800189c:	2200      	movs	r2, #0
 800189e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 80018a0:	4b09      	ldr	r3, [pc, #36]	@ (80018c8 <MX_SPI3_Init+0x74>)
 80018a2:	2207      	movs	r2, #7
 80018a4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80018a6:	4b08      	ldr	r3, [pc, #32]	@ (80018c8 <MX_SPI3_Init+0x74>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80018ac:	4b06      	ldr	r3, [pc, #24]	@ (80018c8 <MX_SPI3_Init+0x74>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80018b2:	4805      	ldr	r0, [pc, #20]	@ (80018c8 <MX_SPI3_Init+0x74>)
 80018b4:	f005 f9ca 	bl	8006c4c <HAL_SPI_Init>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d001      	beq.n	80018c2 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80018be:	f7ff ff84 	bl	80017ca <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80018c2:	bf00      	nop
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	200003f0 	.word	0x200003f0
 80018cc:	40003c00 	.word	0x40003c00

080018d0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b08c      	sub	sp, #48	@ 0x30
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018d8:	f107 031c 	add.w	r3, r7, #28
 80018dc:	2200      	movs	r2, #0
 80018de:	601a      	str	r2, [r3, #0]
 80018e0:	605a      	str	r2, [r3, #4]
 80018e2:	609a      	str	r2, [r3, #8]
 80018e4:	60da      	str	r2, [r3, #12]
 80018e6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4a3d      	ldr	r2, [pc, #244]	@ (80019e4 <HAL_SPI_MspInit+0x114>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d129      	bne.n	8001946 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80018f2:	4b3d      	ldr	r3, [pc, #244]	@ (80019e8 <HAL_SPI_MspInit+0x118>)
 80018f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018f6:	4a3c      	ldr	r2, [pc, #240]	@ (80019e8 <HAL_SPI_MspInit+0x118>)
 80018f8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80018fc:	6613      	str	r3, [r2, #96]	@ 0x60
 80018fe:	4b3a      	ldr	r3, [pc, #232]	@ (80019e8 <HAL_SPI_MspInit+0x118>)
 8001900:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001902:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001906:	61bb      	str	r3, [r7, #24]
 8001908:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800190a:	4b37      	ldr	r3, [pc, #220]	@ (80019e8 <HAL_SPI_MspInit+0x118>)
 800190c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800190e:	4a36      	ldr	r2, [pc, #216]	@ (80019e8 <HAL_SPI_MspInit+0x118>)
 8001910:	f043 0301 	orr.w	r3, r3, #1
 8001914:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001916:	4b34      	ldr	r3, [pc, #208]	@ (80019e8 <HAL_SPI_MspInit+0x118>)
 8001918:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800191a:	f003 0301 	and.w	r3, r3, #1
 800191e:	617b      	str	r3, [r7, #20]
 8001920:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001922:	23e0      	movs	r3, #224	@ 0xe0
 8001924:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001926:	2302      	movs	r3, #2
 8001928:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800192a:	2300      	movs	r3, #0
 800192c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800192e:	2300      	movs	r3, #0
 8001930:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001932:	2305      	movs	r3, #5
 8001934:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001936:	f107 031c 	add.w	r3, r7, #28
 800193a:	4619      	mov	r1, r3
 800193c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001940:	f004 f818 	bl	8005974 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001944:	e049      	b.n	80019da <HAL_SPI_MspInit+0x10a>
  else if(spiHandle->Instance==SPI3)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4a28      	ldr	r2, [pc, #160]	@ (80019ec <HAL_SPI_MspInit+0x11c>)
 800194c:	4293      	cmp	r3, r2
 800194e:	d144      	bne.n	80019da <HAL_SPI_MspInit+0x10a>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001950:	4b25      	ldr	r3, [pc, #148]	@ (80019e8 <HAL_SPI_MspInit+0x118>)
 8001952:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001954:	4a24      	ldr	r2, [pc, #144]	@ (80019e8 <HAL_SPI_MspInit+0x118>)
 8001956:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800195a:	6593      	str	r3, [r2, #88]	@ 0x58
 800195c:	4b22      	ldr	r3, [pc, #136]	@ (80019e8 <HAL_SPI_MspInit+0x118>)
 800195e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001960:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001964:	613b      	str	r3, [r7, #16]
 8001966:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001968:	4b1f      	ldr	r3, [pc, #124]	@ (80019e8 <HAL_SPI_MspInit+0x118>)
 800196a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800196c:	4a1e      	ldr	r2, [pc, #120]	@ (80019e8 <HAL_SPI_MspInit+0x118>)
 800196e:	f043 0304 	orr.w	r3, r3, #4
 8001972:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001974:	4b1c      	ldr	r3, [pc, #112]	@ (80019e8 <HAL_SPI_MspInit+0x118>)
 8001976:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001978:	f003 0304 	and.w	r3, r3, #4
 800197c:	60fb      	str	r3, [r7, #12]
 800197e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001980:	4b19      	ldr	r3, [pc, #100]	@ (80019e8 <HAL_SPI_MspInit+0x118>)
 8001982:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001984:	4a18      	ldr	r2, [pc, #96]	@ (80019e8 <HAL_SPI_MspInit+0x118>)
 8001986:	f043 0302 	orr.w	r3, r3, #2
 800198a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800198c:	4b16      	ldr	r3, [pc, #88]	@ (80019e8 <HAL_SPI_MspInit+0x118>)
 800198e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001990:	f003 0302 	and.w	r3, r3, #2
 8001994:	60bb      	str	r3, [r7, #8]
 8001996:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001998:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800199c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800199e:	2302      	movs	r3, #2
 80019a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a2:	2300      	movs	r3, #0
 80019a4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019a6:	2300      	movs	r3, #0
 80019a8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80019aa:	2306      	movs	r3, #6
 80019ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019ae:	f107 031c 	add.w	r3, r7, #28
 80019b2:	4619      	mov	r1, r3
 80019b4:	480e      	ldr	r0, [pc, #56]	@ (80019f0 <HAL_SPI_MspInit+0x120>)
 80019b6:	f003 ffdd 	bl	8005974 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80019ba:	2320      	movs	r3, #32
 80019bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019be:	2302      	movs	r3, #2
 80019c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c2:	2300      	movs	r3, #0
 80019c4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019c6:	2300      	movs	r3, #0
 80019c8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80019ca:	2306      	movs	r3, #6
 80019cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019ce:	f107 031c 	add.w	r3, r7, #28
 80019d2:	4619      	mov	r1, r3
 80019d4:	4807      	ldr	r0, [pc, #28]	@ (80019f4 <HAL_SPI_MspInit+0x124>)
 80019d6:	f003 ffcd 	bl	8005974 <HAL_GPIO_Init>
}
 80019da:	bf00      	nop
 80019dc:	3730      	adds	r7, #48	@ 0x30
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	40013000 	.word	0x40013000
 80019e8:	40021000 	.word	0x40021000
 80019ec:	40003c00 	.word	0x40003c00
 80019f0:	48000800 	.word	0x48000800
 80019f4:	48000400 	.word	0x48000400

080019f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b082      	sub	sp, #8
 80019fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019fe:	4b0f      	ldr	r3, [pc, #60]	@ (8001a3c <HAL_MspInit+0x44>)
 8001a00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a02:	4a0e      	ldr	r2, [pc, #56]	@ (8001a3c <HAL_MspInit+0x44>)
 8001a04:	f043 0301 	orr.w	r3, r3, #1
 8001a08:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a0a:	4b0c      	ldr	r3, [pc, #48]	@ (8001a3c <HAL_MspInit+0x44>)
 8001a0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a0e:	f003 0301 	and.w	r3, r3, #1
 8001a12:	607b      	str	r3, [r7, #4]
 8001a14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a16:	4b09      	ldr	r3, [pc, #36]	@ (8001a3c <HAL_MspInit+0x44>)
 8001a18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a1a:	4a08      	ldr	r2, [pc, #32]	@ (8001a3c <HAL_MspInit+0x44>)
 8001a1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a20:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a22:	4b06      	ldr	r3, [pc, #24]	@ (8001a3c <HAL_MspInit+0x44>)
 8001a24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a2a:	603b      	str	r3, [r7, #0]
 8001a2c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001a2e:	f004 f9df 	bl	8005df0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a32:	bf00      	nop
 8001a34:	3708      	adds	r7, #8
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	40021000 	.word	0x40021000

08001a40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a44:	bf00      	nop
 8001a46:	e7fd      	b.n	8001a44 <NMI_Handler+0x4>

08001a48 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a4c:	bf00      	nop
 8001a4e:	e7fd      	b.n	8001a4c <HardFault_Handler+0x4>

08001a50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a50:	b480      	push	{r7}
 8001a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a54:	bf00      	nop
 8001a56:	e7fd      	b.n	8001a54 <MemManage_Handler+0x4>

08001a58 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a5c:	bf00      	nop
 8001a5e:	e7fd      	b.n	8001a5c <BusFault_Handler+0x4>

08001a60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a60:	b480      	push	{r7}
 8001a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a64:	bf00      	nop
 8001a66:	e7fd      	b.n	8001a64 <UsageFault_Handler+0x4>

08001a68 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a6c:	bf00      	nop
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr

08001a76 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a76:	b480      	push	{r7}
 8001a78:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a7a:	bf00      	nop
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a82:	4770      	bx	lr

08001a84 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a88:	bf00      	nop
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr

08001a92 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a92:	b580      	push	{r7, lr}
 8001a94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a96:	f000 fce5 	bl	8002464 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a9a:	bf00      	nop
 8001a9c:	bd80      	pop	{r7, pc}
	...

08001aa0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001aa4:	4802      	ldr	r0, [pc, #8]	@ (8001ab0 <DMA1_Channel1_IRQHandler+0x10>)
 8001aa6:	f003 fe16 	bl	80056d6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001aaa:	bf00      	nop
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	20000584 	.word	0x20000584

08001ab4 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001ab8:	4802      	ldr	r0, [pc, #8]	@ (8001ac4 <DMA1_Channel2_IRQHandler+0x10>)
 8001aba:	f003 fe0c 	bl	80056d6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001abe:	bf00      	nop
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	200005e4 	.word	0x200005e4

08001ac8 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001acc:	4803      	ldr	r0, [pc, #12]	@ (8001adc <ADC1_2_IRQHandler+0x14>)
 8001ace:	f001 f8df 	bl	8002c90 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8001ad2:	4803      	ldr	r0, [pc, #12]	@ (8001ae0 <ADC1_2_IRQHandler+0x18>)
 8001ad4:	f001 f8dc 	bl	8002c90 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001ad8:	bf00      	nop
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	2000029c 	.word	0x2000029c
 8001ae0:	20000308 	.word	0x20000308

08001ae4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001ae8:	4802      	ldr	r0, [pc, #8]	@ (8001af4 <USART3_IRQHandler+0x10>)
 8001aea:	f007 f86f 	bl	8008bcc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001aee:	bf00      	nop
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	200004f0 	.word	0x200004f0

08001af8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
  return 1;
 8001afc:	2301      	movs	r3, #1
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	46bd      	mov	sp, r7
 8001b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b06:	4770      	bx	lr

08001b08 <_kill>:

int _kill(int pid, int sig)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b082      	sub	sp, #8
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
 8001b10:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b12:	f00d fbad 	bl	800f270 <__errno>
 8001b16:	4603      	mov	r3, r0
 8001b18:	2216      	movs	r2, #22
 8001b1a:	601a      	str	r2, [r3, #0]
  return -1;
 8001b1c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	3708      	adds	r7, #8
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}

08001b28 <_exit>:

void _exit (int status)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b082      	sub	sp, #8
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b30:	f04f 31ff 	mov.w	r1, #4294967295
 8001b34:	6878      	ldr	r0, [r7, #4]
 8001b36:	f7ff ffe7 	bl	8001b08 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b3a:	bf00      	nop
 8001b3c:	e7fd      	b.n	8001b3a <_exit+0x12>

08001b3e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b3e:	b580      	push	{r7, lr}
 8001b40:	b086      	sub	sp, #24
 8001b42:	af00      	add	r7, sp, #0
 8001b44:	60f8      	str	r0, [r7, #12]
 8001b46:	60b9      	str	r1, [r7, #8]
 8001b48:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	617b      	str	r3, [r7, #20]
 8001b4e:	e00a      	b.n	8001b66 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b50:	f3af 8000 	nop.w
 8001b54:	4601      	mov	r1, r0
 8001b56:	68bb      	ldr	r3, [r7, #8]
 8001b58:	1c5a      	adds	r2, r3, #1
 8001b5a:	60ba      	str	r2, [r7, #8]
 8001b5c:	b2ca      	uxtb	r2, r1
 8001b5e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b60:	697b      	ldr	r3, [r7, #20]
 8001b62:	3301      	adds	r3, #1
 8001b64:	617b      	str	r3, [r7, #20]
 8001b66:	697a      	ldr	r2, [r7, #20]
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	429a      	cmp	r2, r3
 8001b6c:	dbf0      	blt.n	8001b50 <_read+0x12>
  }

  return len;
 8001b6e:	687b      	ldr	r3, [r7, #4]
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	3718      	adds	r7, #24
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd80      	pop	{r7, pc}

08001b78 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b086      	sub	sp, #24
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	60f8      	str	r0, [r7, #12]
 8001b80:	60b9      	str	r1, [r7, #8]
 8001b82:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b84:	2300      	movs	r3, #0
 8001b86:	617b      	str	r3, [r7, #20]
 8001b88:	e009      	b.n	8001b9e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b8a:	68bb      	ldr	r3, [r7, #8]
 8001b8c:	1c5a      	adds	r2, r3, #1
 8001b8e:	60ba      	str	r2, [r7, #8]
 8001b90:	781b      	ldrb	r3, [r3, #0]
 8001b92:	4618      	mov	r0, r3
 8001b94:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b98:	697b      	ldr	r3, [r7, #20]
 8001b9a:	3301      	adds	r3, #1
 8001b9c:	617b      	str	r3, [r7, #20]
 8001b9e:	697a      	ldr	r2, [r7, #20]
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	429a      	cmp	r2, r3
 8001ba4:	dbf1      	blt.n	8001b8a <_write+0x12>
  }
  return len;
 8001ba6:	687b      	ldr	r3, [r7, #4]
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	3718      	adds	r7, #24
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}

08001bb0 <_close>:

int _close(int file)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001bb8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	370c      	adds	r7, #12
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc6:	4770      	bx	lr

08001bc8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b083      	sub	sp, #12
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
 8001bd0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001bd8:	605a      	str	r2, [r3, #4]
  return 0;
 8001bda:	2300      	movs	r3, #0
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	370c      	adds	r7, #12
 8001be0:	46bd      	mov	sp, r7
 8001be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be6:	4770      	bx	lr

08001be8 <_isatty>:

int _isatty(int file)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b083      	sub	sp, #12
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001bf0:	2301      	movs	r3, #1
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	370c      	adds	r7, #12
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr

08001bfe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001bfe:	b480      	push	{r7}
 8001c00:	b085      	sub	sp, #20
 8001c02:	af00      	add	r7, sp, #0
 8001c04:	60f8      	str	r0, [r7, #12]
 8001c06:	60b9      	str	r1, [r7, #8]
 8001c08:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c0a:	2300      	movs	r3, #0
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	3714      	adds	r7, #20
 8001c10:	46bd      	mov	sp, r7
 8001c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c16:	4770      	bx	lr

08001c18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b086      	sub	sp, #24
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c20:	4a14      	ldr	r2, [pc, #80]	@ (8001c74 <_sbrk+0x5c>)
 8001c22:	4b15      	ldr	r3, [pc, #84]	@ (8001c78 <_sbrk+0x60>)
 8001c24:	1ad3      	subs	r3, r2, r3
 8001c26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c28:	697b      	ldr	r3, [r7, #20]
 8001c2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c2c:	4b13      	ldr	r3, [pc, #76]	@ (8001c7c <_sbrk+0x64>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d102      	bne.n	8001c3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c34:	4b11      	ldr	r3, [pc, #68]	@ (8001c7c <_sbrk+0x64>)
 8001c36:	4a12      	ldr	r2, [pc, #72]	@ (8001c80 <_sbrk+0x68>)
 8001c38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c3a:	4b10      	ldr	r3, [pc, #64]	@ (8001c7c <_sbrk+0x64>)
 8001c3c:	681a      	ldr	r2, [r3, #0]
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	4413      	add	r3, r2
 8001c42:	693a      	ldr	r2, [r7, #16]
 8001c44:	429a      	cmp	r2, r3
 8001c46:	d207      	bcs.n	8001c58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c48:	f00d fb12 	bl	800f270 <__errno>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	220c      	movs	r2, #12
 8001c50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c52:	f04f 33ff 	mov.w	r3, #4294967295
 8001c56:	e009      	b.n	8001c6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c58:	4b08      	ldr	r3, [pc, #32]	@ (8001c7c <_sbrk+0x64>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c5e:	4b07      	ldr	r3, [pc, #28]	@ (8001c7c <_sbrk+0x64>)
 8001c60:	681a      	ldr	r2, [r3, #0]
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	4413      	add	r3, r2
 8001c66:	4a05      	ldr	r2, [pc, #20]	@ (8001c7c <_sbrk+0x64>)
 8001c68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c6a:	68fb      	ldr	r3, [r7, #12]
}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	3718      	adds	r7, #24
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	20008000 	.word	0x20008000
 8001c78:	00000400 	.word	0x00000400
 8001c7c:	20000454 	.word	0x20000454
 8001c80:	20000a88 	.word	0x20000a88

08001c84 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001c88:	4b06      	ldr	r3, [pc, #24]	@ (8001ca4 <SystemInit+0x20>)
 8001c8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c8e:	4a05      	ldr	r2, [pc, #20]	@ (8001ca4 <SystemInit+0x20>)
 8001c90:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c94:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c98:	bf00      	nop
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca0:	4770      	bx	lr
 8001ca2:	bf00      	nop
 8001ca4:	e000ed00 	.word	0xe000ed00

08001ca8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b09c      	sub	sp, #112	@ 0x70
 8001cac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cae:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	601a      	str	r2, [r3, #0]
 8001cb6:	605a      	str	r2, [r3, #4]
 8001cb8:	609a      	str	r2, [r3, #8]
 8001cba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cbc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	601a      	str	r2, [r3, #0]
 8001cc4:	605a      	str	r2, [r3, #4]
 8001cc6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001cc8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001ccc:	2200      	movs	r2, #0
 8001cce:	601a      	str	r2, [r3, #0]
 8001cd0:	605a      	str	r2, [r3, #4]
 8001cd2:	609a      	str	r2, [r3, #8]
 8001cd4:	60da      	str	r2, [r3, #12]
 8001cd6:	611a      	str	r2, [r3, #16]
 8001cd8:	615a      	str	r2, [r3, #20]
 8001cda:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001cdc:	1d3b      	adds	r3, r7, #4
 8001cde:	2234      	movs	r2, #52	@ 0x34
 8001ce0:	2100      	movs	r1, #0
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f00d fa60 	bl	800f1a8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001ce8:	4b5b      	ldr	r3, [pc, #364]	@ (8001e58 <MX_TIM1_Init+0x1b0>)
 8001cea:	4a5c      	ldr	r2, [pc, #368]	@ (8001e5c <MX_TIM1_Init+0x1b4>)
 8001cec:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1-1;
 8001cee:	4b5a      	ldr	r3, [pc, #360]	@ (8001e58 <MX_TIM1_Init+0x1b0>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001cf4:	4b58      	ldr	r3, [pc, #352]	@ (8001e58 <MX_TIM1_Init+0x1b0>)
 8001cf6:	2220      	movs	r2, #32
 8001cf8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 7999;
 8001cfa:	4b57      	ldr	r3, [pc, #348]	@ (8001e58 <MX_TIM1_Init+0x1b0>)
 8001cfc:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8001d00:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8001d02:	4b55      	ldr	r3, [pc, #340]	@ (8001e58 <MX_TIM1_Init+0x1b0>)
 8001d04:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001d08:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 1;
 8001d0a:	4b53      	ldr	r3, [pc, #332]	@ (8001e58 <MX_TIM1_Init+0x1b0>)
 8001d0c:	2201      	movs	r2, #1
 8001d0e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d10:	4b51      	ldr	r3, [pc, #324]	@ (8001e58 <MX_TIM1_Init+0x1b0>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001d16:	4850      	ldr	r0, [pc, #320]	@ (8001e58 <MX_TIM1_Init+0x1b0>)
 8001d18:	f005 fbd8 	bl	80074cc <HAL_TIM_Base_Init>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d001      	beq.n	8001d26 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8001d22:	f7ff fd52 	bl	80017ca <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d26:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d2a:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001d2c:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001d30:	4619      	mov	r1, r3
 8001d32:	4849      	ldr	r0, [pc, #292]	@ (8001e58 <MX_TIM1_Init+0x1b0>)
 8001d34:	f005 ff90 	bl	8007c58 <HAL_TIM_ConfigClockSource>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d001      	beq.n	8001d42 <MX_TIM1_Init+0x9a>
  {
    Error_Handler();
 8001d3e:	f7ff fd44 	bl	80017ca <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001d42:	4845      	ldr	r0, [pc, #276]	@ (8001e58 <MX_TIM1_Init+0x1b0>)
 8001d44:	f005 fc7c 	bl	8007640 <HAL_TIM_PWM_Init>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d001      	beq.n	8001d52 <MX_TIM1_Init+0xaa>
  {
    Error_Handler();
 8001d4e:	f7ff fd3c 	bl	80017ca <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8001d52:	2370      	movs	r3, #112	@ 0x70
 8001d54:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001d56:	2300      	movs	r3, #0
 8001d58:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001d5e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001d62:	4619      	mov	r1, r3
 8001d64:	483c      	ldr	r0, [pc, #240]	@ (8001e58 <MX_TIM1_Init+0x1b0>)
 8001d66:	f006 fcc5 	bl	80086f4 <HAL_TIMEx_MasterConfigSynchronization>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d001      	beq.n	8001d74 <MX_TIM1_Init+0xcc>
  {
    Error_Handler();
 8001d70:	f7ff fd2b 	bl	80017ca <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d74:	2360      	movs	r3, #96	@ 0x60
 8001d76:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001d80:	2300      	movs	r3, #0
 8001d82:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d84:	2300      	movs	r3, #0
 8001d86:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d90:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001d94:	2200      	movs	r2, #0
 8001d96:	4619      	mov	r1, r3
 8001d98:	482f      	ldr	r0, [pc, #188]	@ (8001e58 <MX_TIM1_Init+0x1b0>)
 8001d9a:	f005 fe49 	bl	8007a30 <HAL_TIM_PWM_ConfigChannel>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d001      	beq.n	8001da8 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8001da4:	f7ff fd11 	bl	80017ca <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001da8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001dac:	2204      	movs	r2, #4
 8001dae:	4619      	mov	r1, r3
 8001db0:	4829      	ldr	r0, [pc, #164]	@ (8001e58 <MX_TIM1_Init+0x1b0>)
 8001db2:	f005 fe3d 	bl	8007a30 <HAL_TIM_PWM_ConfigChannel>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d001      	beq.n	8001dc0 <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 8001dbc:	f7ff fd05 	bl	80017ca <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001dc0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001dc4:	2208      	movs	r2, #8
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	4823      	ldr	r0, [pc, #140]	@ (8001e58 <MX_TIM1_Init+0x1b0>)
 8001dca:	f005 fe31 	bl	8007a30 <HAL_TIM_PWM_ConfigChannel>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d001      	beq.n	8001dd8 <MX_TIM1_Init+0x130>
  {
    Error_Handler();
 8001dd4:	f7ff fcf9 	bl	80017ca <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8001dd8:	2370      	movs	r3, #112	@ 0x70
 8001dda:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 7998;
 8001ddc:	f641 733e 	movw	r3, #7998	@ 0x1f3e
 8001de0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001de2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001de6:	220c      	movs	r2, #12
 8001de8:	4619      	mov	r1, r3
 8001dea:	481b      	ldr	r0, [pc, #108]	@ (8001e58 <MX_TIM1_Init+0x1b0>)
 8001dec:	f005 fe20 	bl	8007a30 <HAL_TIM_PWM_ConfigChannel>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d001      	beq.n	8001dfa <MX_TIM1_Init+0x152>
  {
    Error_Handler();
 8001df6:	f7ff fce8 	bl	80017ca <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001e02:	2300      	movs	r3, #0
 8001e04:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001e06:	2300      	movs	r3, #0
 8001e08:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 8001e0a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e0e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001e10:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001e14:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 2;
 8001e16:	2302      	movs	r3, #2
 8001e18:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001e22:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001e26:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001e30:	2300      	movs	r3, #0
 8001e32:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001e34:	1d3b      	adds	r3, r7, #4
 8001e36:	4619      	mov	r1, r3
 8001e38:	4807      	ldr	r0, [pc, #28]	@ (8001e58 <MX_TIM1_Init+0x1b0>)
 8001e3a:	f006 fcdd 	bl	80087f8 <HAL_TIMEx_ConfigBreakDeadTime>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d001      	beq.n	8001e48 <MX_TIM1_Init+0x1a0>
  {
    Error_Handler();
 8001e44:	f7ff fcc1 	bl	80017ca <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001e48:	4803      	ldr	r0, [pc, #12]	@ (8001e58 <MX_TIM1_Init+0x1b0>)
 8001e4a:	f000 f917 	bl	800207c <HAL_TIM_MspPostInit>

}
 8001e4e:	bf00      	nop
 8001e50:	3770      	adds	r7, #112	@ 0x70
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	20000458 	.word	0x20000458
 8001e5c:	40012c00 	.word	0x40012c00

08001e60 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b09c      	sub	sp, #112	@ 0x70
 8001e64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e66:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	601a      	str	r2, [r3, #0]
 8001e6e:	605a      	str	r2, [r3, #4]
 8001e70:	609a      	str	r2, [r3, #8]
 8001e72:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e74:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001e78:	2200      	movs	r2, #0
 8001e7a:	601a      	str	r2, [r3, #0]
 8001e7c:	605a      	str	r2, [r3, #4]
 8001e7e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e80:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001e84:	2200      	movs	r2, #0
 8001e86:	601a      	str	r2, [r3, #0]
 8001e88:	605a      	str	r2, [r3, #4]
 8001e8a:	609a      	str	r2, [r3, #8]
 8001e8c:	60da      	str	r2, [r3, #12]
 8001e8e:	611a      	str	r2, [r3, #16]
 8001e90:	615a      	str	r2, [r3, #20]
 8001e92:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001e94:	1d3b      	adds	r3, r7, #4
 8001e96:	2234      	movs	r2, #52	@ 0x34
 8001e98:	2100      	movs	r1, #0
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f00d f984 	bl	800f1a8 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001ea0:	4b5a      	ldr	r3, [pc, #360]	@ (800200c <MX_TIM8_Init+0x1ac>)
 8001ea2:	4a5b      	ldr	r2, [pc, #364]	@ (8002010 <MX_TIM8_Init+0x1b0>)
 8001ea4:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001ea6:	4b59      	ldr	r3, [pc, #356]	@ (800200c <MX_TIM8_Init+0x1ac>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001eac:	4b57      	ldr	r3, [pc, #348]	@ (800200c <MX_TIM8_Init+0x1ac>)
 8001eae:	2220      	movs	r2, #32
 8001eb0:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 7999;
 8001eb2:	4b56      	ldr	r3, [pc, #344]	@ (800200c <MX_TIM8_Init+0x1ac>)
 8001eb4:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8001eb8:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8001eba:	4b54      	ldr	r3, [pc, #336]	@ (800200c <MX_TIM8_Init+0x1ac>)
 8001ebc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001ec0:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 1;
 8001ec2:	4b52      	ldr	r3, [pc, #328]	@ (800200c <MX_TIM8_Init+0x1ac>)
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ec8:	4b50      	ldr	r3, [pc, #320]	@ (800200c <MX_TIM8_Init+0x1ac>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001ece:	484f      	ldr	r0, [pc, #316]	@ (800200c <MX_TIM8_Init+0x1ac>)
 8001ed0:	f005 fafc 	bl	80074cc <HAL_TIM_Base_Init>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d001      	beq.n	8001ede <MX_TIM8_Init+0x7e>
  {
    Error_Handler();
 8001eda:	f7ff fc76 	bl	80017ca <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ede:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ee2:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001ee4:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001ee8:	4619      	mov	r1, r3
 8001eea:	4848      	ldr	r0, [pc, #288]	@ (800200c <MX_TIM8_Init+0x1ac>)
 8001eec:	f005 feb4 	bl	8007c58 <HAL_TIM_ConfigClockSource>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d001      	beq.n	8001efa <MX_TIM8_Init+0x9a>
  {
    Error_Handler();
 8001ef6:	f7ff fc68 	bl	80017ca <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001efa:	4844      	ldr	r0, [pc, #272]	@ (800200c <MX_TIM8_Init+0x1ac>)
 8001efc:	f005 fba0 	bl	8007640 <HAL_TIM_PWM_Init>
 8001f00:	4603      	mov	r3, r0
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d001      	beq.n	8001f0a <MX_TIM8_Init+0xaa>
  {
    Error_Handler();
 8001f06:	f7ff fc60 	bl	80017ca <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8001f0a:	2370      	movs	r3, #112	@ 0x70
 8001f0c:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f12:	2300      	movs	r3, #0
 8001f14:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001f16:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001f1a:	4619      	mov	r1, r3
 8001f1c:	483b      	ldr	r0, [pc, #236]	@ (800200c <MX_TIM8_Init+0x1ac>)
 8001f1e:	f006 fbe9 	bl	80086f4 <HAL_TIMEx_MasterConfigSynchronization>
 8001f22:	4603      	mov	r3, r0
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d001      	beq.n	8001f2c <MX_TIM8_Init+0xcc>
  {
    Error_Handler();
 8001f28:	f7ff fc4f 	bl	80017ca <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f2c:	2360      	movs	r3, #96	@ 0x60
 8001f2e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001f30:	2300      	movs	r3, #0
 8001f32:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f34:	2300      	movs	r3, #0
 8001f36:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001f40:	2300      	movs	r3, #0
 8001f42:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001f44:	2300      	movs	r3, #0
 8001f46:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f48:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	4619      	mov	r1, r3
 8001f50:	482e      	ldr	r0, [pc, #184]	@ (800200c <MX_TIM8_Init+0x1ac>)
 8001f52:	f005 fd6d 	bl	8007a30 <HAL_TIM_PWM_ConfigChannel>
 8001f56:	4603      	mov	r3, r0
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d001      	beq.n	8001f60 <MX_TIM8_Init+0x100>
  {
    Error_Handler();
 8001f5c:	f7ff fc35 	bl	80017ca <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001f60:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001f64:	2204      	movs	r2, #4
 8001f66:	4619      	mov	r1, r3
 8001f68:	4828      	ldr	r0, [pc, #160]	@ (800200c <MX_TIM8_Init+0x1ac>)
 8001f6a:	f005 fd61 	bl	8007a30 <HAL_TIM_PWM_ConfigChannel>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d001      	beq.n	8001f78 <MX_TIM8_Init+0x118>
  {
    Error_Handler();
 8001f74:	f7ff fc29 	bl	80017ca <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001f78:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001f7c:	2208      	movs	r2, #8
 8001f7e:	4619      	mov	r1, r3
 8001f80:	4822      	ldr	r0, [pc, #136]	@ (800200c <MX_TIM8_Init+0x1ac>)
 8001f82:	f005 fd55 	bl	8007a30 <HAL_TIM_PWM_ConfigChannel>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d001      	beq.n	8001f90 <MX_TIM8_Init+0x130>
  {
    Error_Handler();
 8001f8c:	f7ff fc1d 	bl	80017ca <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8001f90:	2370      	movs	r3, #112	@ 0x70
 8001f92:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 7998;
 8001f94:	f641 733e 	movw	r3, #7998	@ 0x1f3e
 8001f98:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001f9a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001f9e:	220c      	movs	r2, #12
 8001fa0:	4619      	mov	r1, r3
 8001fa2:	481a      	ldr	r0, [pc, #104]	@ (800200c <MX_TIM8_Init+0x1ac>)
 8001fa4:	f005 fd44 	bl	8007a30 <HAL_TIM_PWM_ConfigChannel>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d001      	beq.n	8001fb2 <MX_TIM8_Init+0x152>
  {
    Error_Handler();
 8001fae:	f7ff fc0c 	bl	80017ca <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001fc6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001fca:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001fd8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001fdc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001fea:	1d3b      	adds	r3, r7, #4
 8001fec:	4619      	mov	r1, r3
 8001fee:	4807      	ldr	r0, [pc, #28]	@ (800200c <MX_TIM8_Init+0x1ac>)
 8001ff0:	f006 fc02 	bl	80087f8 <HAL_TIMEx_ConfigBreakDeadTime>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d001      	beq.n	8001ffe <MX_TIM8_Init+0x19e>
  {
    Error_Handler();
 8001ffa:	f7ff fbe6 	bl	80017ca <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001ffe:	4803      	ldr	r0, [pc, #12]	@ (800200c <MX_TIM8_Init+0x1ac>)
 8002000:	f000 f83c 	bl	800207c <HAL_TIM_MspPostInit>

}
 8002004:	bf00      	nop
 8002006:	3770      	adds	r7, #112	@ 0x70
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	200004a4 	.word	0x200004a4
 8002010:	40013400 	.word	0x40013400

08002014 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002014:	b480      	push	{r7}
 8002016:	b085      	sub	sp, #20
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a13      	ldr	r2, [pc, #76]	@ (8002070 <HAL_TIM_Base_MspInit+0x5c>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d10c      	bne.n	8002040 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002026:	4b13      	ldr	r3, [pc, #76]	@ (8002074 <HAL_TIM_Base_MspInit+0x60>)
 8002028:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800202a:	4a12      	ldr	r2, [pc, #72]	@ (8002074 <HAL_TIM_Base_MspInit+0x60>)
 800202c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002030:	6613      	str	r3, [r2, #96]	@ 0x60
 8002032:	4b10      	ldr	r3, [pc, #64]	@ (8002074 <HAL_TIM_Base_MspInit+0x60>)
 8002034:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002036:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800203a:	60fb      	str	r3, [r7, #12]
 800203c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 800203e:	e010      	b.n	8002062 <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM8)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4a0c      	ldr	r2, [pc, #48]	@ (8002078 <HAL_TIM_Base_MspInit+0x64>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d10b      	bne.n	8002062 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800204a:	4b0a      	ldr	r3, [pc, #40]	@ (8002074 <HAL_TIM_Base_MspInit+0x60>)
 800204c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800204e:	4a09      	ldr	r2, [pc, #36]	@ (8002074 <HAL_TIM_Base_MspInit+0x60>)
 8002050:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002054:	6613      	str	r3, [r2, #96]	@ 0x60
 8002056:	4b07      	ldr	r3, [pc, #28]	@ (8002074 <HAL_TIM_Base_MspInit+0x60>)
 8002058:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800205a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800205e:	60bb      	str	r3, [r7, #8]
 8002060:	68bb      	ldr	r3, [r7, #8]
}
 8002062:	bf00      	nop
 8002064:	3714      	adds	r7, #20
 8002066:	46bd      	mov	sp, r7
 8002068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206c:	4770      	bx	lr
 800206e:	bf00      	nop
 8002070:	40012c00 	.word	0x40012c00
 8002074:	40021000 	.word	0x40021000
 8002078:	40013400 	.word	0x40013400

0800207c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b08a      	sub	sp, #40	@ 0x28
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002084:	f107 0314 	add.w	r3, r7, #20
 8002088:	2200      	movs	r2, #0
 800208a:	601a      	str	r2, [r3, #0]
 800208c:	605a      	str	r2, [r3, #4]
 800208e:	609a      	str	r2, [r3, #8]
 8002090:	60da      	str	r2, [r3, #12]
 8002092:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4a2b      	ldr	r2, [pc, #172]	@ (8002148 <HAL_TIM_MspPostInit+0xcc>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d11e      	bne.n	80020dc <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800209e:	4b2b      	ldr	r3, [pc, #172]	@ (800214c <HAL_TIM_MspPostInit+0xd0>)
 80020a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020a2:	4a2a      	ldr	r2, [pc, #168]	@ (800214c <HAL_TIM_MspPostInit+0xd0>)
 80020a4:	f043 0301 	orr.w	r3, r3, #1
 80020a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020aa:	4b28      	ldr	r3, [pc, #160]	@ (800214c <HAL_TIM_MspPostInit+0xd0>)
 80020ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020ae:	f003 0301 	and.w	r3, r3, #1
 80020b2:	613b      	str	r3, [r7, #16]
 80020b4:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80020b6:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 80020ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020bc:	2302      	movs	r3, #2
 80020be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c0:	2300      	movs	r3, #0
 80020c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020c4:	2300      	movs	r3, #0
 80020c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80020c8:	2306      	movs	r3, #6
 80020ca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020cc:	f107 0314 	add.w	r3, r7, #20
 80020d0:	4619      	mov	r1, r3
 80020d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020d6:	f003 fc4d 	bl	8005974 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 80020da:	e031      	b.n	8002140 <HAL_TIM_MspPostInit+0xc4>
  else if(timHandle->Instance==TIM8)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a1b      	ldr	r2, [pc, #108]	@ (8002150 <HAL_TIM_MspPostInit+0xd4>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d12c      	bne.n	8002140 <HAL_TIM_MspPostInit+0xc4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020e6:	4b19      	ldr	r3, [pc, #100]	@ (800214c <HAL_TIM_MspPostInit+0xd0>)
 80020e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020ea:	4a18      	ldr	r2, [pc, #96]	@ (800214c <HAL_TIM_MspPostInit+0xd0>)
 80020ec:	f043 0302 	orr.w	r3, r3, #2
 80020f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020f2:	4b16      	ldr	r3, [pc, #88]	@ (800214c <HAL_TIM_MspPostInit+0xd0>)
 80020f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020f6:	f003 0302 	and.w	r3, r3, #2
 80020fa:	60fb      	str	r3, [r7, #12]
 80020fc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80020fe:	2340      	movs	r3, #64	@ 0x40
 8002100:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002102:	2302      	movs	r3, #2
 8002104:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002106:	2300      	movs	r3, #0
 8002108:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800210a:	2300      	movs	r3, #0
 800210c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM8;
 800210e:	2305      	movs	r3, #5
 8002110:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002112:	f107 0314 	add.w	r3, r7, #20
 8002116:	4619      	mov	r1, r3
 8002118:	480e      	ldr	r0, [pc, #56]	@ (8002154 <HAL_TIM_MspPostInit+0xd8>)
 800211a:	f003 fc2b 	bl	8005974 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800211e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002122:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002124:	2302      	movs	r3, #2
 8002126:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002128:	2300      	movs	r3, #0
 800212a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800212c:	2300      	movs	r3, #0
 800212e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM8;
 8002130:	230a      	movs	r3, #10
 8002132:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002134:	f107 0314 	add.w	r3, r7, #20
 8002138:	4619      	mov	r1, r3
 800213a:	4806      	ldr	r0, [pc, #24]	@ (8002154 <HAL_TIM_MspPostInit+0xd8>)
 800213c:	f003 fc1a 	bl	8005974 <HAL_GPIO_Init>
}
 8002140:	bf00      	nop
 8002142:	3728      	adds	r7, #40	@ 0x28
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}
 8002148:	40012c00 	.word	0x40012c00
 800214c:	40021000 	.word	0x40021000
 8002150:	40013400 	.word	0x40013400
 8002154:	48000400 	.word	0x48000400

08002158 <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800215c:	4b22      	ldr	r3, [pc, #136]	@ (80021e8 <MX_USART3_UART_Init+0x90>)
 800215e:	4a23      	ldr	r2, [pc, #140]	@ (80021ec <MX_USART3_UART_Init+0x94>)
 8002160:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 921600;
 8002162:	4b21      	ldr	r3, [pc, #132]	@ (80021e8 <MX_USART3_UART_Init+0x90>)
 8002164:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 8002168:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800216a:	4b1f      	ldr	r3, [pc, #124]	@ (80021e8 <MX_USART3_UART_Init+0x90>)
 800216c:	2200      	movs	r2, #0
 800216e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002170:	4b1d      	ldr	r3, [pc, #116]	@ (80021e8 <MX_USART3_UART_Init+0x90>)
 8002172:	2200      	movs	r2, #0
 8002174:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002176:	4b1c      	ldr	r3, [pc, #112]	@ (80021e8 <MX_USART3_UART_Init+0x90>)
 8002178:	2200      	movs	r2, #0
 800217a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800217c:	4b1a      	ldr	r3, [pc, #104]	@ (80021e8 <MX_USART3_UART_Init+0x90>)
 800217e:	220c      	movs	r2, #12
 8002180:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002182:	4b19      	ldr	r3, [pc, #100]	@ (80021e8 <MX_USART3_UART_Init+0x90>)
 8002184:	2200      	movs	r2, #0
 8002186:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002188:	4b17      	ldr	r3, [pc, #92]	@ (80021e8 <MX_USART3_UART_Init+0x90>)
 800218a:	2200      	movs	r2, #0
 800218c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800218e:	4b16      	ldr	r3, [pc, #88]	@ (80021e8 <MX_USART3_UART_Init+0x90>)
 8002190:	2200      	movs	r2, #0
 8002192:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002194:	4b14      	ldr	r3, [pc, #80]	@ (80021e8 <MX_USART3_UART_Init+0x90>)
 8002196:	2200      	movs	r2, #0
 8002198:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800219a:	4b13      	ldr	r3, [pc, #76]	@ (80021e8 <MX_USART3_UART_Init+0x90>)
 800219c:	2200      	movs	r2, #0
 800219e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80021a0:	4811      	ldr	r0, [pc, #68]	@ (80021e8 <MX_USART3_UART_Init+0x90>)
 80021a2:	f006 fbb5 	bl	8008910 <HAL_UART_Init>
 80021a6:	4603      	mov	r3, r0
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d001      	beq.n	80021b0 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80021ac:	f7ff fb0d 	bl	80017ca <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80021b0:	2100      	movs	r1, #0
 80021b2:	480d      	ldr	r0, [pc, #52]	@ (80021e8 <MX_USART3_UART_Init+0x90>)
 80021b4:	f008 f831 	bl	800a21a <HAL_UARTEx_SetTxFifoThreshold>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d001      	beq.n	80021c2 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80021be:	f7ff fb04 	bl	80017ca <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80021c2:	2100      	movs	r1, #0
 80021c4:	4808      	ldr	r0, [pc, #32]	@ (80021e8 <MX_USART3_UART_Init+0x90>)
 80021c6:	f008 f866 	bl	800a296 <HAL_UARTEx_SetRxFifoThreshold>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d001      	beq.n	80021d4 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80021d0:	f7ff fafb 	bl	80017ca <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80021d4:	4804      	ldr	r0, [pc, #16]	@ (80021e8 <MX_USART3_UART_Init+0x90>)
 80021d6:	f007 ffe7 	bl	800a1a8 <HAL_UARTEx_DisableFifoMode>
 80021da:	4603      	mov	r3, r0
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d001      	beq.n	80021e4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80021e0:	f7ff faf3 	bl	80017ca <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80021e4:	bf00      	nop
 80021e6:	bd80      	pop	{r7, pc}
 80021e8:	200004f0 	.word	0x200004f0
 80021ec:	40004800 	.word	0x40004800

080021f0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b09a      	sub	sp, #104	@ 0x68
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021f8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80021fc:	2200      	movs	r2, #0
 80021fe:	601a      	str	r2, [r3, #0]
 8002200:	605a      	str	r2, [r3, #4]
 8002202:	609a      	str	r2, [r3, #8]
 8002204:	60da      	str	r2, [r3, #12]
 8002206:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002208:	f107 0310 	add.w	r3, r7, #16
 800220c:	2244      	movs	r2, #68	@ 0x44
 800220e:	2100      	movs	r1, #0
 8002210:	4618      	mov	r0, r3
 8002212:	f00c ffc9 	bl	800f1a8 <memset>
  if(uartHandle->Instance==USART3)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4a4d      	ldr	r2, [pc, #308]	@ (8002350 <HAL_UART_MspInit+0x160>)
 800221c:	4293      	cmp	r3, r2
 800221e:	f040 8092 	bne.w	8002346 <HAL_UART_MspInit+0x156>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002222:	2304      	movs	r3, #4
 8002224:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002226:	2300      	movs	r3, #0
 8002228:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800222a:	f107 0310 	add.w	r3, r7, #16
 800222e:	4618      	mov	r0, r3
 8002230:	f004 fb1c 	bl	800686c <HAL_RCCEx_PeriphCLKConfig>
 8002234:	4603      	mov	r3, r0
 8002236:	2b00      	cmp	r3, #0
 8002238:	d001      	beq.n	800223e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800223a:	f7ff fac6 	bl	80017ca <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800223e:	4b45      	ldr	r3, [pc, #276]	@ (8002354 <HAL_UART_MspInit+0x164>)
 8002240:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002242:	4a44      	ldr	r2, [pc, #272]	@ (8002354 <HAL_UART_MspInit+0x164>)
 8002244:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002248:	6593      	str	r3, [r2, #88]	@ 0x58
 800224a:	4b42      	ldr	r3, [pc, #264]	@ (8002354 <HAL_UART_MspInit+0x164>)
 800224c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800224e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002252:	60fb      	str	r3, [r7, #12]
 8002254:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002256:	4b3f      	ldr	r3, [pc, #252]	@ (8002354 <HAL_UART_MspInit+0x164>)
 8002258:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800225a:	4a3e      	ldr	r2, [pc, #248]	@ (8002354 <HAL_UART_MspInit+0x164>)
 800225c:	f043 0302 	orr.w	r3, r3, #2
 8002260:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002262:	4b3c      	ldr	r3, [pc, #240]	@ (8002354 <HAL_UART_MspInit+0x164>)
 8002264:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002266:	f003 0302 	and.w	r3, r3, #2
 800226a:	60bb      	str	r3, [r7, #8]
 800226c:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800226e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002272:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002274:	2302      	movs	r3, #2
 8002276:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002278:	2300      	movs	r3, #0
 800227a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800227c:	2300      	movs	r3, #0
 800227e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002280:	2307      	movs	r3, #7
 8002282:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002284:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002288:	4619      	mov	r1, r3
 800228a:	4833      	ldr	r0, [pc, #204]	@ (8002358 <HAL_UART_MspInit+0x168>)
 800228c:	f003 fb72 	bl	8005974 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Channel1;
 8002290:	4b32      	ldr	r3, [pc, #200]	@ (800235c <HAL_UART_MspInit+0x16c>)
 8002292:	4a33      	ldr	r2, [pc, #204]	@ (8002360 <HAL_UART_MspInit+0x170>)
 8002294:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8002296:	4b31      	ldr	r3, [pc, #196]	@ (800235c <HAL_UART_MspInit+0x16c>)
 8002298:	221d      	movs	r2, #29
 800229a:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800229c:	4b2f      	ldr	r3, [pc, #188]	@ (800235c <HAL_UART_MspInit+0x16c>)
 800229e:	2210      	movs	r2, #16
 80022a0:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022a2:	4b2e      	ldr	r3, [pc, #184]	@ (800235c <HAL_UART_MspInit+0x16c>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80022a8:	4b2c      	ldr	r3, [pc, #176]	@ (800235c <HAL_UART_MspInit+0x16c>)
 80022aa:	2280      	movs	r2, #128	@ 0x80
 80022ac:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80022ae:	4b2b      	ldr	r3, [pc, #172]	@ (800235c <HAL_UART_MspInit+0x16c>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022b4:	4b29      	ldr	r3, [pc, #164]	@ (800235c <HAL_UART_MspInit+0x16c>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80022ba:	4b28      	ldr	r3, [pc, #160]	@ (800235c <HAL_UART_MspInit+0x16c>)
 80022bc:	2200      	movs	r2, #0
 80022be:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80022c0:	4b26      	ldr	r3, [pc, #152]	@ (800235c <HAL_UART_MspInit+0x16c>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80022c6:	4825      	ldr	r0, [pc, #148]	@ (800235c <HAL_UART_MspInit+0x16c>)
 80022c8:	f003 f822 	bl	8005310 <HAL_DMA_Init>
 80022cc:	4603      	mov	r3, r0
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d001      	beq.n	80022d6 <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 80022d2:	f7ff fa7a 	bl	80017ca <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	4a20      	ldr	r2, [pc, #128]	@ (800235c <HAL_UART_MspInit+0x16c>)
 80022da:	67da      	str	r2, [r3, #124]	@ 0x7c
 80022dc:	4a1f      	ldr	r2, [pc, #124]	@ (800235c <HAL_UART_MspInit+0x16c>)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Channel2;
 80022e2:	4b20      	ldr	r3, [pc, #128]	@ (8002364 <HAL_UART_MspInit+0x174>)
 80022e4:	4a20      	ldr	r2, [pc, #128]	@ (8002368 <HAL_UART_MspInit+0x178>)
 80022e6:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 80022e8:	4b1e      	ldr	r3, [pc, #120]	@ (8002364 <HAL_UART_MspInit+0x174>)
 80022ea:	221c      	movs	r2, #28
 80022ec:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80022ee:	4b1d      	ldr	r3, [pc, #116]	@ (8002364 <HAL_UART_MspInit+0x174>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022f4:	4b1b      	ldr	r3, [pc, #108]	@ (8002364 <HAL_UART_MspInit+0x174>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80022fa:	4b1a      	ldr	r3, [pc, #104]	@ (8002364 <HAL_UART_MspInit+0x174>)
 80022fc:	2280      	movs	r2, #128	@ 0x80
 80022fe:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002300:	4b18      	ldr	r3, [pc, #96]	@ (8002364 <HAL_UART_MspInit+0x174>)
 8002302:	2200      	movs	r2, #0
 8002304:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002306:	4b17      	ldr	r3, [pc, #92]	@ (8002364 <HAL_UART_MspInit+0x174>)
 8002308:	2200      	movs	r2, #0
 800230a:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 800230c:	4b15      	ldr	r3, [pc, #84]	@ (8002364 <HAL_UART_MspInit+0x174>)
 800230e:	2200      	movs	r2, #0
 8002310:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002312:	4b14      	ldr	r3, [pc, #80]	@ (8002364 <HAL_UART_MspInit+0x174>)
 8002314:	2200      	movs	r2, #0
 8002316:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002318:	4812      	ldr	r0, [pc, #72]	@ (8002364 <HAL_UART_MspInit+0x174>)
 800231a:	f002 fff9 	bl	8005310 <HAL_DMA_Init>
 800231e:	4603      	mov	r3, r0
 8002320:	2b00      	cmp	r3, #0
 8002322:	d001      	beq.n	8002328 <HAL_UART_MspInit+0x138>
    {
      Error_Handler();
 8002324:	f7ff fa51 	bl	80017ca <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	4a0e      	ldr	r2, [pc, #56]	@ (8002364 <HAL_UART_MspInit+0x174>)
 800232c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8002330:	4a0c      	ldr	r2, [pc, #48]	@ (8002364 <HAL_UART_MspInit+0x174>)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 8002336:	2200      	movs	r2, #0
 8002338:	2101      	movs	r1, #1
 800233a:	2027      	movs	r0, #39	@ 0x27
 800233c:	f002 fdd9 	bl	8004ef2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002340:	2027      	movs	r0, #39	@ 0x27
 8002342:	f002 fdf0 	bl	8004f26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002346:	bf00      	nop
 8002348:	3768      	adds	r7, #104	@ 0x68
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	40004800 	.word	0x40004800
 8002354:	40021000 	.word	0x40021000
 8002358:	48000400 	.word	0x48000400
 800235c:	20000584 	.word	0x20000584
 8002360:	40020008 	.word	0x40020008
 8002364:	200005e4 	.word	0x200005e4
 8002368:	4002001c 	.word	0x4002001c

0800236c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800236c:	480d      	ldr	r0, [pc, #52]	@ (80023a4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800236e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002370:	f7ff fc88 	bl	8001c84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002374:	480c      	ldr	r0, [pc, #48]	@ (80023a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8002376:	490d      	ldr	r1, [pc, #52]	@ (80023ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8002378:	4a0d      	ldr	r2, [pc, #52]	@ (80023b0 <LoopForever+0xe>)
  movs r3, #0
 800237a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800237c:	e002      	b.n	8002384 <LoopCopyDataInit>

0800237e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800237e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002380:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002382:	3304      	adds	r3, #4

08002384 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002384:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002386:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002388:	d3f9      	bcc.n	800237e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800238a:	4a0a      	ldr	r2, [pc, #40]	@ (80023b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800238c:	4c0a      	ldr	r4, [pc, #40]	@ (80023b8 <LoopForever+0x16>)
  movs r3, #0
 800238e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002390:	e001      	b.n	8002396 <LoopFillZerobss>

08002392 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002392:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002394:	3204      	adds	r2, #4

08002396 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002396:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002398:	d3fb      	bcc.n	8002392 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800239a:	f00c ff6f 	bl	800f27c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800239e:	f7ff f96f 	bl	8001680 <main>

080023a2 <LoopForever>:

LoopForever:
    b LoopForever
 80023a2:	e7fe      	b.n	80023a2 <LoopForever>
  ldr   r0, =_estack
 80023a4:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80023a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023ac:	20000280 	.word	0x20000280
  ldr r2, =_sidata
 80023b0:	08013170 	.word	0x08013170
  ldr r2, =_sbss
 80023b4:	20000280 	.word	0x20000280
  ldr r4, =_ebss
 80023b8:	20000a88 	.word	0x20000a88

080023bc <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80023bc:	e7fe      	b.n	80023bc <COMP1_2_3_IRQHandler>

080023be <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023be:	b580      	push	{r7, lr}
 80023c0:	b082      	sub	sp, #8
 80023c2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80023c4:	2300      	movs	r3, #0
 80023c6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023c8:	2003      	movs	r0, #3
 80023ca:	f002 fd87 	bl	8004edc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80023ce:	200f      	movs	r0, #15
 80023d0:	f000 f80e 	bl	80023f0 <HAL_InitTick>
 80023d4:	4603      	mov	r3, r0
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d002      	beq.n	80023e0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80023da:	2301      	movs	r3, #1
 80023dc:	71fb      	strb	r3, [r7, #7]
 80023de:	e001      	b.n	80023e4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80023e0:	f7ff fb0a 	bl	80019f8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80023e4:	79fb      	ldrb	r3, [r7, #7]

}
 80023e6:	4618      	mov	r0, r3
 80023e8:	3708      	adds	r7, #8
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}
	...

080023f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b084      	sub	sp, #16
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80023f8:	2300      	movs	r3, #0
 80023fa:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80023fc:	4b16      	ldr	r3, [pc, #88]	@ (8002458 <HAL_InitTick+0x68>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d022      	beq.n	800244a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002404:	4b15      	ldr	r3, [pc, #84]	@ (800245c <HAL_InitTick+0x6c>)
 8002406:	681a      	ldr	r2, [r3, #0]
 8002408:	4b13      	ldr	r3, [pc, #76]	@ (8002458 <HAL_InitTick+0x68>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002410:	fbb1 f3f3 	udiv	r3, r1, r3
 8002414:	fbb2 f3f3 	udiv	r3, r2, r3
 8002418:	4618      	mov	r0, r3
 800241a:	f002 fd92 	bl	8004f42 <HAL_SYSTICK_Config>
 800241e:	4603      	mov	r3, r0
 8002420:	2b00      	cmp	r3, #0
 8002422:	d10f      	bne.n	8002444 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2b0f      	cmp	r3, #15
 8002428:	d809      	bhi.n	800243e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800242a:	2200      	movs	r2, #0
 800242c:	6879      	ldr	r1, [r7, #4]
 800242e:	f04f 30ff 	mov.w	r0, #4294967295
 8002432:	f002 fd5e 	bl	8004ef2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002436:	4a0a      	ldr	r2, [pc, #40]	@ (8002460 <HAL_InitTick+0x70>)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6013      	str	r3, [r2, #0]
 800243c:	e007      	b.n	800244e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800243e:	2301      	movs	r3, #1
 8002440:	73fb      	strb	r3, [r7, #15]
 8002442:	e004      	b.n	800244e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002444:	2301      	movs	r3, #1
 8002446:	73fb      	strb	r3, [r7, #15]
 8002448:	e001      	b.n	800244e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800244a:	2301      	movs	r3, #1
 800244c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800244e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002450:	4618      	mov	r0, r3
 8002452:	3710      	adds	r7, #16
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}
 8002458:	20000008 	.word	0x20000008
 800245c:	20000000 	.word	0x20000000
 8002460:	20000004 	.word	0x20000004

08002464 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002468:	4b05      	ldr	r3, [pc, #20]	@ (8002480 <HAL_IncTick+0x1c>)
 800246a:	681a      	ldr	r2, [r3, #0]
 800246c:	4b05      	ldr	r3, [pc, #20]	@ (8002484 <HAL_IncTick+0x20>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4413      	add	r3, r2
 8002472:	4a03      	ldr	r2, [pc, #12]	@ (8002480 <HAL_IncTick+0x1c>)
 8002474:	6013      	str	r3, [r2, #0]
}
 8002476:	bf00      	nop
 8002478:	46bd      	mov	sp, r7
 800247a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247e:	4770      	bx	lr
 8002480:	20000644 	.word	0x20000644
 8002484:	20000008 	.word	0x20000008

08002488 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0
  return uwTick;
 800248c:	4b03      	ldr	r3, [pc, #12]	@ (800249c <HAL_GetTick+0x14>)
 800248e:	681b      	ldr	r3, [r3, #0]
}
 8002490:	4618      	mov	r0, r3
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
 800249a:	bf00      	nop
 800249c:	20000644 	.word	0x20000644

080024a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b084      	sub	sp, #16
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024a8:	f7ff ffee 	bl	8002488 <HAL_GetTick>
 80024ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024b8:	d004      	beq.n	80024c4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80024ba:	4b09      	ldr	r3, [pc, #36]	@ (80024e0 <HAL_Delay+0x40>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	68fa      	ldr	r2, [r7, #12]
 80024c0:	4413      	add	r3, r2
 80024c2:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80024c4:	bf00      	nop
 80024c6:	f7ff ffdf 	bl	8002488 <HAL_GetTick>
 80024ca:	4602      	mov	r2, r0
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	1ad3      	subs	r3, r2, r3
 80024d0:	68fa      	ldr	r2, [r7, #12]
 80024d2:	429a      	cmp	r2, r3
 80024d4:	d8f7      	bhi.n	80024c6 <HAL_Delay+0x26>
  {
  }
}
 80024d6:	bf00      	nop
 80024d8:	bf00      	nop
 80024da:	3710      	adds	r7, #16
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}
 80024e0:	20000008 	.word	0x20000008

080024e4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b083      	sub	sp, #12
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
 80024ec:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	689b      	ldr	r3, [r3, #8]
 80024f2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	431a      	orrs	r2, r3
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	609a      	str	r2, [r3, #8]
}
 80024fe:	bf00      	nop
 8002500:	370c      	adds	r7, #12
 8002502:	46bd      	mov	sp, r7
 8002504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002508:	4770      	bx	lr

0800250a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800250a:	b480      	push	{r7}
 800250c:	b083      	sub	sp, #12
 800250e:	af00      	add	r7, sp, #0
 8002510:	6078      	str	r0, [r7, #4]
 8002512:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	689b      	ldr	r3, [r3, #8]
 8002518:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	431a      	orrs	r2, r3
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	609a      	str	r2, [r3, #8]
}
 8002524:	bf00      	nop
 8002526:	370c      	adds	r7, #12
 8002528:	46bd      	mov	sp, r7
 800252a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252e:	4770      	bx	lr

08002530 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002530:	b480      	push	{r7}
 8002532:	b083      	sub	sp, #12
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	689b      	ldr	r3, [r3, #8]
 800253c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002540:	4618      	mov	r0, r3
 8002542:	370c      	adds	r7, #12
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr

0800254c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800254c:	b480      	push	{r7}
 800254e:	b087      	sub	sp, #28
 8002550:	af00      	add	r7, sp, #0
 8002552:	60f8      	str	r0, [r7, #12]
 8002554:	60b9      	str	r1, [r7, #8]
 8002556:	607a      	str	r2, [r7, #4]
 8002558:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	3360      	adds	r3, #96	@ 0x60
 800255e:	461a      	mov	r2, r3
 8002560:	68bb      	ldr	r3, [r7, #8]
 8002562:	009b      	lsls	r3, r3, #2
 8002564:	4413      	add	r3, r2
 8002566:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	681a      	ldr	r2, [r3, #0]
 800256c:	4b08      	ldr	r3, [pc, #32]	@ (8002590 <LL_ADC_SetOffset+0x44>)
 800256e:	4013      	ands	r3, r2
 8002570:	687a      	ldr	r2, [r7, #4]
 8002572:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002576:	683a      	ldr	r2, [r7, #0]
 8002578:	430a      	orrs	r2, r1
 800257a:	4313      	orrs	r3, r2
 800257c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002584:	bf00      	nop
 8002586:	371c      	adds	r7, #28
 8002588:	46bd      	mov	sp, r7
 800258a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258e:	4770      	bx	lr
 8002590:	03fff000 	.word	0x03fff000

08002594 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002594:	b480      	push	{r7}
 8002596:	b085      	sub	sp, #20
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
 800259c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	3360      	adds	r3, #96	@ 0x60
 80025a2:	461a      	mov	r2, r3
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	009b      	lsls	r3, r3, #2
 80025a8:	4413      	add	r3, r2
 80025aa:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	3714      	adds	r7, #20
 80025b8:	46bd      	mov	sp, r7
 80025ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025be:	4770      	bx	lr

080025c0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b087      	sub	sp, #28
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	60f8      	str	r0, [r7, #12]
 80025c8:	60b9      	str	r1, [r7, #8]
 80025ca:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	3360      	adds	r3, #96	@ 0x60
 80025d0:	461a      	mov	r2, r3
 80025d2:	68bb      	ldr	r3, [r7, #8]
 80025d4:	009b      	lsls	r3, r3, #2
 80025d6:	4413      	add	r3, r2
 80025d8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80025da:	697b      	ldr	r3, [r7, #20]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	431a      	orrs	r2, r3
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80025ea:	bf00      	nop
 80025ec:	371c      	adds	r7, #28
 80025ee:	46bd      	mov	sp, r7
 80025f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f4:	4770      	bx	lr

080025f6 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80025f6:	b480      	push	{r7}
 80025f8:	b087      	sub	sp, #28
 80025fa:	af00      	add	r7, sp, #0
 80025fc:	60f8      	str	r0, [r7, #12]
 80025fe:	60b9      	str	r1, [r7, #8]
 8002600:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	3360      	adds	r3, #96	@ 0x60
 8002606:	461a      	mov	r2, r3
 8002608:	68bb      	ldr	r3, [r7, #8]
 800260a:	009b      	lsls	r3, r3, #2
 800260c:	4413      	add	r3, r2
 800260e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	431a      	orrs	r2, r3
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002620:	bf00      	nop
 8002622:	371c      	adds	r7, #28
 8002624:	46bd      	mov	sp, r7
 8002626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262a:	4770      	bx	lr

0800262c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800262c:	b480      	push	{r7}
 800262e:	b087      	sub	sp, #28
 8002630:	af00      	add	r7, sp, #0
 8002632:	60f8      	str	r0, [r7, #12]
 8002634:	60b9      	str	r1, [r7, #8]
 8002636:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	3360      	adds	r3, #96	@ 0x60
 800263c:	461a      	mov	r2, r3
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	009b      	lsls	r3, r3, #2
 8002642:	4413      	add	r3, r2
 8002644:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002646:	697b      	ldr	r3, [r7, #20]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	431a      	orrs	r2, r3
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002656:	bf00      	nop
 8002658:	371c      	adds	r7, #28
 800265a:	46bd      	mov	sp, r7
 800265c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002660:	4770      	bx	lr

08002662 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002662:	b480      	push	{r7}
 8002664:	b083      	sub	sp, #12
 8002666:	af00      	add	r7, sp, #0
 8002668:	6078      	str	r0, [r7, #4]
 800266a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	695b      	ldr	r3, [r3, #20]
 8002670:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	431a      	orrs	r2, r3
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	615a      	str	r2, [r3, #20]
}
 800267c:	bf00      	nop
 800267e:	370c      	adds	r7, #12
 8002680:	46bd      	mov	sp, r7
 8002682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002686:	4770      	bx	lr

08002688 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002688:	b480      	push	{r7}
 800268a:	b083      	sub	sp, #12
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	68db      	ldr	r3, [r3, #12]
 8002694:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002698:	2b00      	cmp	r3, #0
 800269a:	d101      	bne.n	80026a0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800269c:	2301      	movs	r3, #1
 800269e:	e000      	b.n	80026a2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80026a0:	2300      	movs	r3, #0
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	370c      	adds	r7, #12
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr

080026ae <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80026ae:	b480      	push	{r7}
 80026b0:	b087      	sub	sp, #28
 80026b2:	af00      	add	r7, sp, #0
 80026b4:	60f8      	str	r0, [r7, #12]
 80026b6:	60b9      	str	r1, [r7, #8]
 80026b8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	3330      	adds	r3, #48	@ 0x30
 80026be:	461a      	mov	r2, r3
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	0a1b      	lsrs	r3, r3, #8
 80026c4:	009b      	lsls	r3, r3, #2
 80026c6:	f003 030c 	and.w	r3, r3, #12
 80026ca:	4413      	add	r3, r2
 80026cc:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80026ce:	697b      	ldr	r3, [r7, #20]
 80026d0:	681a      	ldr	r2, [r3, #0]
 80026d2:	68bb      	ldr	r3, [r7, #8]
 80026d4:	f003 031f 	and.w	r3, r3, #31
 80026d8:	211f      	movs	r1, #31
 80026da:	fa01 f303 	lsl.w	r3, r1, r3
 80026de:	43db      	mvns	r3, r3
 80026e0:	401a      	ands	r2, r3
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	0e9b      	lsrs	r3, r3, #26
 80026e6:	f003 011f 	and.w	r1, r3, #31
 80026ea:	68bb      	ldr	r3, [r7, #8]
 80026ec:	f003 031f 	and.w	r3, r3, #31
 80026f0:	fa01 f303 	lsl.w	r3, r1, r3
 80026f4:	431a      	orrs	r2, r3
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80026fa:	bf00      	nop
 80026fc:	371c      	adds	r7, #28
 80026fe:	46bd      	mov	sp, r7
 8002700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002704:	4770      	bx	lr

08002706 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002706:	b480      	push	{r7}
 8002708:	b083      	sub	sp, #12
 800270a:	af00      	add	r7, sp, #0
 800270c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002712:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8002716:	2b00      	cmp	r3, #0
 8002718:	d101      	bne.n	800271e <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800271a:	2301      	movs	r3, #1
 800271c:	e000      	b.n	8002720 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800271e:	2300      	movs	r3, #0
}
 8002720:	4618      	mov	r0, r3
 8002722:	370c      	adds	r7, #12
 8002724:	46bd      	mov	sp, r7
 8002726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272a:	4770      	bx	lr

0800272c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800272c:	b480      	push	{r7}
 800272e:	b087      	sub	sp, #28
 8002730:	af00      	add	r7, sp, #0
 8002732:	60f8      	str	r0, [r7, #12]
 8002734:	60b9      	str	r1, [r7, #8]
 8002736:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	3314      	adds	r3, #20
 800273c:	461a      	mov	r2, r3
 800273e:	68bb      	ldr	r3, [r7, #8]
 8002740:	0e5b      	lsrs	r3, r3, #25
 8002742:	009b      	lsls	r3, r3, #2
 8002744:	f003 0304 	and.w	r3, r3, #4
 8002748:	4413      	add	r3, r2
 800274a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	0d1b      	lsrs	r3, r3, #20
 8002754:	f003 031f 	and.w	r3, r3, #31
 8002758:	2107      	movs	r1, #7
 800275a:	fa01 f303 	lsl.w	r3, r1, r3
 800275e:	43db      	mvns	r3, r3
 8002760:	401a      	ands	r2, r3
 8002762:	68bb      	ldr	r3, [r7, #8]
 8002764:	0d1b      	lsrs	r3, r3, #20
 8002766:	f003 031f 	and.w	r3, r3, #31
 800276a:	6879      	ldr	r1, [r7, #4]
 800276c:	fa01 f303 	lsl.w	r3, r1, r3
 8002770:	431a      	orrs	r2, r3
 8002772:	697b      	ldr	r3, [r7, #20]
 8002774:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002776:	bf00      	nop
 8002778:	371c      	adds	r7, #28
 800277a:	46bd      	mov	sp, r7
 800277c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002780:	4770      	bx	lr
	...

08002784 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002784:	b480      	push	{r7}
 8002786:	b085      	sub	sp, #20
 8002788:	af00      	add	r7, sp, #0
 800278a:	60f8      	str	r0, [r7, #12]
 800278c:	60b9      	str	r1, [r7, #8]
 800278e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002796:	68bb      	ldr	r3, [r7, #8]
 8002798:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800279c:	43db      	mvns	r3, r3
 800279e:	401a      	ands	r2, r3
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	f003 0318 	and.w	r3, r3, #24
 80027a6:	4908      	ldr	r1, [pc, #32]	@ (80027c8 <LL_ADC_SetChannelSingleDiff+0x44>)
 80027a8:	40d9      	lsrs	r1, r3
 80027aa:	68bb      	ldr	r3, [r7, #8]
 80027ac:	400b      	ands	r3, r1
 80027ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027b2:	431a      	orrs	r2, r3
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80027ba:	bf00      	nop
 80027bc:	3714      	adds	r7, #20
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr
 80027c6:	bf00      	nop
 80027c8:	0007ffff 	.word	0x0007ffff

080027cc <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b083      	sub	sp, #12
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	689b      	ldr	r3, [r3, #8]
 80027d8:	f003 031f 	and.w	r3, r3, #31
}
 80027dc:	4618      	mov	r0, r3
 80027de:	370c      	adds	r7, #12
 80027e0:	46bd      	mov	sp, r7
 80027e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e6:	4770      	bx	lr

080027e8 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b083      	sub	sp, #12
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	689b      	ldr	r3, [r3, #8]
 80027f4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	370c      	adds	r7, #12
 80027fc:	46bd      	mov	sp, r7
 80027fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002802:	4770      	bx	lr

08002804 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002804:	b480      	push	{r7}
 8002806:	b083      	sub	sp, #12
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	689b      	ldr	r3, [r3, #8]
 8002810:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002814:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002818:	687a      	ldr	r2, [r7, #4]
 800281a:	6093      	str	r3, [r2, #8]
}
 800281c:	bf00      	nop
 800281e:	370c      	adds	r7, #12
 8002820:	46bd      	mov	sp, r7
 8002822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002826:	4770      	bx	lr

08002828 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002828:	b480      	push	{r7}
 800282a:	b083      	sub	sp, #12
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	689b      	ldr	r3, [r3, #8]
 8002834:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002838:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800283c:	d101      	bne.n	8002842 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800283e:	2301      	movs	r3, #1
 8002840:	e000      	b.n	8002844 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002842:	2300      	movs	r3, #0
}
 8002844:	4618      	mov	r0, r3
 8002846:	370c      	adds	r7, #12
 8002848:	46bd      	mov	sp, r7
 800284a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284e:	4770      	bx	lr

08002850 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002850:	b480      	push	{r7}
 8002852:	b083      	sub	sp, #12
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	689b      	ldr	r3, [r3, #8]
 800285c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002860:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002864:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800286c:	bf00      	nop
 800286e:	370c      	adds	r7, #12
 8002870:	46bd      	mov	sp, r7
 8002872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002876:	4770      	bx	lr

08002878 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002878:	b480      	push	{r7}
 800287a:	b083      	sub	sp, #12
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	689b      	ldr	r3, [r3, #8]
 8002884:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002888:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800288c:	d101      	bne.n	8002892 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800288e:	2301      	movs	r3, #1
 8002890:	e000      	b.n	8002894 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002892:	2300      	movs	r3, #0
}
 8002894:	4618      	mov	r0, r3
 8002896:	370c      	adds	r7, #12
 8002898:	46bd      	mov	sp, r7
 800289a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289e:	4770      	bx	lr

080028a0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b083      	sub	sp, #12
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	689b      	ldr	r3, [r3, #8]
 80028ac:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80028b0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80028b4:	f043 0201 	orr.w	r2, r3, #1
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80028bc:	bf00      	nop
 80028be:	370c      	adds	r7, #12
 80028c0:	46bd      	mov	sp, r7
 80028c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c6:	4770      	bx	lr

080028c8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b083      	sub	sp, #12
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80028d8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80028dc:	f043 0202 	orr.w	r2, r3, #2
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80028e4:	bf00      	nop
 80028e6:	370c      	adds	r7, #12
 80028e8:	46bd      	mov	sp, r7
 80028ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ee:	4770      	bx	lr

080028f0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b083      	sub	sp, #12
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	f003 0301 	and.w	r3, r3, #1
 8002900:	2b01      	cmp	r3, #1
 8002902:	d101      	bne.n	8002908 <LL_ADC_IsEnabled+0x18>
 8002904:	2301      	movs	r3, #1
 8002906:	e000      	b.n	800290a <LL_ADC_IsEnabled+0x1a>
 8002908:	2300      	movs	r3, #0
}
 800290a:	4618      	mov	r0, r3
 800290c:	370c      	adds	r7, #12
 800290e:	46bd      	mov	sp, r7
 8002910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002914:	4770      	bx	lr

08002916 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002916:	b480      	push	{r7}
 8002918:	b083      	sub	sp, #12
 800291a:	af00      	add	r7, sp, #0
 800291c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	689b      	ldr	r3, [r3, #8]
 8002922:	f003 0302 	and.w	r3, r3, #2
 8002926:	2b02      	cmp	r3, #2
 8002928:	d101      	bne.n	800292e <LL_ADC_IsDisableOngoing+0x18>
 800292a:	2301      	movs	r3, #1
 800292c:	e000      	b.n	8002930 <LL_ADC_IsDisableOngoing+0x1a>
 800292e:	2300      	movs	r3, #0
}
 8002930:	4618      	mov	r0, r3
 8002932:	370c      	adds	r7, #12
 8002934:	46bd      	mov	sp, r7
 8002936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293a:	4770      	bx	lr

0800293c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800293c:	b480      	push	{r7}
 800293e:	b083      	sub	sp, #12
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	689b      	ldr	r3, [r3, #8]
 8002948:	f003 0304 	and.w	r3, r3, #4
 800294c:	2b04      	cmp	r3, #4
 800294e:	d101      	bne.n	8002954 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002950:	2301      	movs	r3, #1
 8002952:	e000      	b.n	8002956 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002954:	2300      	movs	r3, #0
}
 8002956:	4618      	mov	r0, r3
 8002958:	370c      	adds	r7, #12
 800295a:	46bd      	mov	sp, r7
 800295c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002960:	4770      	bx	lr

08002962 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002962:	b480      	push	{r7}
 8002964:	b083      	sub	sp, #12
 8002966:	af00      	add	r7, sp, #0
 8002968:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	689b      	ldr	r3, [r3, #8]
 800296e:	f003 0308 	and.w	r3, r3, #8
 8002972:	2b08      	cmp	r3, #8
 8002974:	d101      	bne.n	800297a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002976:	2301      	movs	r3, #1
 8002978:	e000      	b.n	800297c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800297a:	2300      	movs	r3, #0
}
 800297c:	4618      	mov	r0, r3
 800297e:	370c      	adds	r7, #12
 8002980:	46bd      	mov	sp, r7
 8002982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002986:	4770      	bx	lr

08002988 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002988:	b590      	push	{r4, r7, lr}
 800298a:	b089      	sub	sp, #36	@ 0x24
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002990:	2300      	movs	r3, #0
 8002992:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002994:	2300      	movs	r3, #0
 8002996:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d101      	bne.n	80029a2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800299e:	2301      	movs	r3, #1
 80029a0:	e167      	b.n	8002c72 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	695b      	ldr	r3, [r3, #20]
 80029a6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d109      	bne.n	80029c4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80029b0:	6878      	ldr	r0, [r7, #4]
 80029b2:	f7fe fc79 	bl	80012a8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2200      	movs	r2, #0
 80029ba:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2200      	movs	r2, #0
 80029c0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	4618      	mov	r0, r3
 80029ca:	f7ff ff2d 	bl	8002828 <LL_ADC_IsDeepPowerDownEnabled>
 80029ce:	4603      	mov	r3, r0
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d004      	beq.n	80029de <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4618      	mov	r0, r3
 80029da:	f7ff ff13 	bl	8002804 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4618      	mov	r0, r3
 80029e4:	f7ff ff48 	bl	8002878 <LL_ADC_IsInternalRegulatorEnabled>
 80029e8:	4603      	mov	r3, r0
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d115      	bne.n	8002a1a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4618      	mov	r0, r3
 80029f4:	f7ff ff2c 	bl	8002850 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80029f8:	4ba0      	ldr	r3, [pc, #640]	@ (8002c7c <HAL_ADC_Init+0x2f4>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	099b      	lsrs	r3, r3, #6
 80029fe:	4aa0      	ldr	r2, [pc, #640]	@ (8002c80 <HAL_ADC_Init+0x2f8>)
 8002a00:	fba2 2303 	umull	r2, r3, r2, r3
 8002a04:	099b      	lsrs	r3, r3, #6
 8002a06:	3301      	adds	r3, #1
 8002a08:	005b      	lsls	r3, r3, #1
 8002a0a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002a0c:	e002      	b.n	8002a14 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	3b01      	subs	r3, #1
 8002a12:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d1f9      	bne.n	8002a0e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f7ff ff2a 	bl	8002878 <LL_ADC_IsInternalRegulatorEnabled>
 8002a24:	4603      	mov	r3, r0
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d10d      	bne.n	8002a46 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a2e:	f043 0210 	orr.w	r2, r3, #16
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a3a:	f043 0201 	orr.w	r2, r3, #1
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002a42:	2301      	movs	r3, #1
 8002a44:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f7ff ff76 	bl	800293c <LL_ADC_REG_IsConversionOngoing>
 8002a50:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a56:	f003 0310 	and.w	r3, r3, #16
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	f040 8100 	bne.w	8002c60 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	f040 80fc 	bne.w	8002c60 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a6c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002a70:	f043 0202 	orr.w	r2, r3, #2
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	f7ff ff37 	bl	80028f0 <LL_ADC_IsEnabled>
 8002a82:	4603      	mov	r3, r0
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d111      	bne.n	8002aac <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002a88:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002a8c:	f7ff ff30 	bl	80028f0 <LL_ADC_IsEnabled>
 8002a90:	4604      	mov	r4, r0
 8002a92:	487c      	ldr	r0, [pc, #496]	@ (8002c84 <HAL_ADC_Init+0x2fc>)
 8002a94:	f7ff ff2c 	bl	80028f0 <LL_ADC_IsEnabled>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	4323      	orrs	r3, r4
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d105      	bne.n	8002aac <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	685b      	ldr	r3, [r3, #4]
 8002aa4:	4619      	mov	r1, r3
 8002aa6:	4878      	ldr	r0, [pc, #480]	@ (8002c88 <HAL_ADC_Init+0x300>)
 8002aa8:	f7ff fd1c 	bl	80024e4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	7f5b      	ldrb	r3, [r3, #29]
 8002ab0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002ab6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002abc:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002ac2:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002aca:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002acc:	4313      	orrs	r3, r2
 8002ace:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002ad6:	2b01      	cmp	r3, #1
 8002ad8:	d106      	bne.n	8002ae8 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ade:	3b01      	subs	r3, #1
 8002ae0:	045b      	lsls	r3, r3, #17
 8002ae2:	69ba      	ldr	r2, [r7, #24]
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d009      	beq.n	8002b04 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002af4:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002afc:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002afe:	69ba      	ldr	r2, [r7, #24]
 8002b00:	4313      	orrs	r3, r2
 8002b02:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	68da      	ldr	r2, [r3, #12]
 8002b0a:	4b60      	ldr	r3, [pc, #384]	@ (8002c8c <HAL_ADC_Init+0x304>)
 8002b0c:	4013      	ands	r3, r2
 8002b0e:	687a      	ldr	r2, [r7, #4]
 8002b10:	6812      	ldr	r2, [r2, #0]
 8002b12:	69b9      	ldr	r1, [r7, #24]
 8002b14:	430b      	orrs	r3, r1
 8002b16:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	691b      	ldr	r3, [r3, #16]
 8002b1e:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	430a      	orrs	r2, r1
 8002b2c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	4618      	mov	r0, r3
 8002b34:	f7ff ff15 	bl	8002962 <LL_ADC_INJ_IsConversionOngoing>
 8002b38:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d16d      	bne.n	8002c1c <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002b40:	693b      	ldr	r3, [r7, #16]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d16a      	bne.n	8002c1c <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002b4a:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002b52:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002b54:	4313      	orrs	r3, r2
 8002b56:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	68db      	ldr	r3, [r3, #12]
 8002b5e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002b62:	f023 0302 	bic.w	r3, r3, #2
 8002b66:	687a      	ldr	r2, [r7, #4]
 8002b68:	6812      	ldr	r2, [r2, #0]
 8002b6a:	69b9      	ldr	r1, [r7, #24]
 8002b6c:	430b      	orrs	r3, r1
 8002b6e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	691b      	ldr	r3, [r3, #16]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d017      	beq.n	8002ba8 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	691a      	ldr	r2, [r3, #16]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002b86:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002b90:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002b94:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002b98:	687a      	ldr	r2, [r7, #4]
 8002b9a:	6911      	ldr	r1, [r2, #16]
 8002b9c:	687a      	ldr	r2, [r7, #4]
 8002b9e:	6812      	ldr	r2, [r2, #0]
 8002ba0:	430b      	orrs	r3, r1
 8002ba2:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8002ba6:	e013      	b.n	8002bd0 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	691a      	ldr	r2, [r3, #16]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002bb6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002bc0:	687a      	ldr	r2, [r7, #4]
 8002bc2:	6812      	ldr	r2, [r2, #0]
 8002bc4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002bc8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002bcc:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002bd6:	2b01      	cmp	r3, #1
 8002bd8:	d118      	bne.n	8002c0c <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	691b      	ldr	r3, [r3, #16]
 8002be0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002be4:	f023 0304 	bic.w	r3, r3, #4
 8002be8:	687a      	ldr	r2, [r7, #4]
 8002bea:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002bec:	687a      	ldr	r2, [r7, #4]
 8002bee:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002bf0:	4311      	orrs	r1, r2
 8002bf2:	687a      	ldr	r2, [r7, #4]
 8002bf4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002bf6:	4311      	orrs	r1, r2
 8002bf8:	687a      	ldr	r2, [r7, #4]
 8002bfa:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002bfc:	430a      	orrs	r2, r1
 8002bfe:	431a      	orrs	r2, r3
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f042 0201 	orr.w	r2, r2, #1
 8002c08:	611a      	str	r2, [r3, #16]
 8002c0a:	e007      	b.n	8002c1c <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	691a      	ldr	r2, [r3, #16]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f022 0201 	bic.w	r2, r2, #1
 8002c1a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	695b      	ldr	r3, [r3, #20]
 8002c20:	2b01      	cmp	r3, #1
 8002c22:	d10c      	bne.n	8002c3e <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c2a:	f023 010f 	bic.w	r1, r3, #15
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6a1b      	ldr	r3, [r3, #32]
 8002c32:	1e5a      	subs	r2, r3, #1
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	430a      	orrs	r2, r1
 8002c3a:	631a      	str	r2, [r3, #48]	@ 0x30
 8002c3c:	e007      	b.n	8002c4e <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f022 020f 	bic.w	r2, r2, #15
 8002c4c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c52:	f023 0303 	bic.w	r3, r3, #3
 8002c56:	f043 0201 	orr.w	r2, r3, #1
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002c5e:	e007      	b.n	8002c70 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c64:	f043 0210 	orr.w	r2, r3, #16
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002c70:	7ffb      	ldrb	r3, [r7, #31]
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	3724      	adds	r7, #36	@ 0x24
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd90      	pop	{r4, r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	20000000 	.word	0x20000000
 8002c80:	053e2d63 	.word	0x053e2d63
 8002c84:	50000100 	.word	0x50000100
 8002c88:	50000300 	.word	0x50000300
 8002c8c:	fff04007 	.word	0xfff04007

08002c90 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b08a      	sub	sp, #40	@ 0x28
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002c98:	2300      	movs	r3, #0
 8002c9a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002cac:	4883      	ldr	r0, [pc, #524]	@ (8002ebc <HAL_ADC_IRQHandler+0x22c>)
 8002cae:	f7ff fd8d 	bl	80027cc <LL_ADC_GetMultimode>
 8002cb2:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002cb4:	69fb      	ldr	r3, [r7, #28]
 8002cb6:	f003 0302 	and.w	r3, r3, #2
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d017      	beq.n	8002cee <HAL_ADC_IRQHandler+0x5e>
 8002cbe:	69bb      	ldr	r3, [r7, #24]
 8002cc0:	f003 0302 	and.w	r3, r3, #2
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d012      	beq.n	8002cee <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ccc:	f003 0310 	and.w	r3, r3, #16
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d105      	bne.n	8002ce0 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cd8:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002ce0:	6878      	ldr	r0, [r7, #4]
 8002ce2:	f001 fa9d 	bl	8004220 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	2202      	movs	r2, #2
 8002cec:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002cee:	69fb      	ldr	r3, [r7, #28]
 8002cf0:	f003 0304 	and.w	r3, r3, #4
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d004      	beq.n	8002d02 <HAL_ADC_IRQHandler+0x72>
 8002cf8:	69bb      	ldr	r3, [r7, #24]
 8002cfa:	f003 0304 	and.w	r3, r3, #4
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d10a      	bne.n	8002d18 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002d02:	69fb      	ldr	r3, [r7, #28]
 8002d04:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	f000 8085 	beq.w	8002e18 <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002d0e:	69bb      	ldr	r3, [r7, #24]
 8002d10:	f003 0308 	and.w	r3, r3, #8
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d07f      	beq.n	8002e18 <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d1c:	f003 0310 	and.w	r3, r3, #16
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d105      	bne.n	8002d30 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d28:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4618      	mov	r0, r3
 8002d36:	f7ff fca7 	bl	8002688 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d064      	beq.n	8002e0a <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a5e      	ldr	r2, [pc, #376]	@ (8002ec0 <HAL_ADC_IRQHandler+0x230>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d002      	beq.n	8002d50 <HAL_ADC_IRQHandler+0xc0>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	e001      	b.n	8002d54 <HAL_ADC_IRQHandler+0xc4>
 8002d50:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002d54:	687a      	ldr	r2, [r7, #4]
 8002d56:	6812      	ldr	r2, [r2, #0]
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d008      	beq.n	8002d6e <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002d5c:	697b      	ldr	r3, [r7, #20]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d005      	beq.n	8002d6e <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002d62:	697b      	ldr	r3, [r7, #20]
 8002d64:	2b05      	cmp	r3, #5
 8002d66:	d002      	beq.n	8002d6e <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002d68:	697b      	ldr	r3, [r7, #20]
 8002d6a:	2b09      	cmp	r3, #9
 8002d6c:	d104      	bne.n	8002d78 <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	68db      	ldr	r3, [r3, #12]
 8002d74:	623b      	str	r3, [r7, #32]
 8002d76:	e00d      	b.n	8002d94 <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a50      	ldr	r2, [pc, #320]	@ (8002ec0 <HAL_ADC_IRQHandler+0x230>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d002      	beq.n	8002d88 <HAL_ADC_IRQHandler+0xf8>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	e001      	b.n	8002d8c <HAL_ADC_IRQHandler+0xfc>
 8002d88:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002d8c:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002d8e:	693b      	ldr	r3, [r7, #16]
 8002d90:	68db      	ldr	r3, [r3, #12]
 8002d92:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002d94:	6a3b      	ldr	r3, [r7, #32]
 8002d96:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d135      	bne.n	8002e0a <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f003 0308 	and.w	r3, r3, #8
 8002da8:	2b08      	cmp	r3, #8
 8002daa:	d12e      	bne.n	8002e0a <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4618      	mov	r0, r3
 8002db2:	f7ff fdc3 	bl	800293c <LL_ADC_REG_IsConversionOngoing>
 8002db6:	4603      	mov	r3, r0
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d11a      	bne.n	8002df2 <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	685a      	ldr	r2, [r3, #4]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f022 020c 	bic.w	r2, r2, #12
 8002dca:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dd0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ddc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d112      	bne.n	8002e0a <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002de8:	f043 0201 	orr.w	r2, r3, #1
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002df0:	e00b      	b.n	8002e0a <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002df6:	f043 0210 	orr.w	r2, r3, #16
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e02:	f043 0201 	orr.w	r2, r3, #1
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002e0a:	6878      	ldr	r0, [r7, #4]
 8002e0c:	f000 f95a 	bl	80030c4 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	220c      	movs	r2, #12
 8002e16:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002e18:	69fb      	ldr	r3, [r7, #28]
 8002e1a:	f003 0320 	and.w	r3, r3, #32
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d004      	beq.n	8002e2c <HAL_ADC_IRQHandler+0x19c>
 8002e22:	69bb      	ldr	r3, [r7, #24]
 8002e24:	f003 0320 	and.w	r3, r3, #32
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d10b      	bne.n	8002e44 <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002e2c:	69fb      	ldr	r3, [r7, #28]
 8002e2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	f000 809e 	beq.w	8002f74 <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002e38:	69bb      	ldr	r3, [r7, #24]
 8002e3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	f000 8098 	beq.w	8002f74 <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e48:	f003 0310 	and.w	r3, r3, #16
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d105      	bne.n	8002e5c <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e54:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4618      	mov	r0, r3
 8002e62:	f7ff fc50 	bl	8002706 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8002e66:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	f7ff fc0b 	bl	8002688 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002e72:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a11      	ldr	r2, [pc, #68]	@ (8002ec0 <HAL_ADC_IRQHandler+0x230>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d002      	beq.n	8002e84 <HAL_ADC_IRQHandler+0x1f4>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	e001      	b.n	8002e88 <HAL_ADC_IRQHandler+0x1f8>
 8002e84:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002e88:	687a      	ldr	r2, [r7, #4]
 8002e8a:	6812      	ldr	r2, [r2, #0]
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d008      	beq.n	8002ea2 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d005      	beq.n	8002ea2 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8002e96:	697b      	ldr	r3, [r7, #20]
 8002e98:	2b06      	cmp	r3, #6
 8002e9a:	d002      	beq.n	8002ea2 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002e9c:	697b      	ldr	r3, [r7, #20]
 8002e9e:	2b07      	cmp	r3, #7
 8002ea0:	d104      	bne.n	8002eac <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	68db      	ldr	r3, [r3, #12]
 8002ea8:	623b      	str	r3, [r7, #32]
 8002eaa:	e011      	b.n	8002ed0 <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a03      	ldr	r2, [pc, #12]	@ (8002ec0 <HAL_ADC_IRQHandler+0x230>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d006      	beq.n	8002ec4 <HAL_ADC_IRQHandler+0x234>
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	e005      	b.n	8002ec8 <HAL_ADC_IRQHandler+0x238>
 8002ebc:	50000300 	.word	0x50000300
 8002ec0:	50000100 	.word	0x50000100
 8002ec4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002ec8:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002eca:	693b      	ldr	r3, [r7, #16]
 8002ecc:	68db      	ldr	r3, [r3, #12]
 8002ece:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d047      	beq.n	8002f66 <HAL_ADC_IRQHandler+0x2d6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002ed6:	6a3b      	ldr	r3, [r7, #32]
 8002ed8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d007      	beq.n	8002ef0 <HAL_ADC_IRQHandler+0x260>
 8002ee0:	68bb      	ldr	r3, [r7, #8]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d03f      	beq.n	8002f66 <HAL_ADC_IRQHandler+0x2d6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002ee6:	6a3b      	ldr	r3, [r7, #32]
 8002ee8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d13a      	bne.n	8002f66 <HAL_ADC_IRQHandler+0x2d6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002efa:	2b40      	cmp	r3, #64	@ 0x40
 8002efc:	d133      	bne.n	8002f66 <HAL_ADC_IRQHandler+0x2d6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002efe:	6a3b      	ldr	r3, [r7, #32]
 8002f00:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d12e      	bne.n	8002f66 <HAL_ADC_IRQHandler+0x2d6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	f7ff fd28 	bl	8002962 <LL_ADC_INJ_IsConversionOngoing>
 8002f12:	4603      	mov	r3, r0
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d11a      	bne.n	8002f4e <HAL_ADC_IRQHandler+0x2be>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	685a      	ldr	r2, [r3, #4]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002f26:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f2c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d112      	bne.n	8002f66 <HAL_ADC_IRQHandler+0x2d6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f44:	f043 0201 	orr.w	r2, r3, #1
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002f4c:	e00b      	b.n	8002f66 <HAL_ADC_IRQHandler+0x2d6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f52:	f043 0210 	orr.w	r2, r3, #16
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f5e:	f043 0201 	orr.w	r2, r3, #1
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002f66:	6878      	ldr	r0, [r7, #4]
 8002f68:	f008 fecc 	bl	800bd04 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	2260      	movs	r2, #96	@ 0x60
 8002f72:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002f74:	69fb      	ldr	r3, [r7, #28]
 8002f76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d011      	beq.n	8002fa2 <HAL_ADC_IRQHandler+0x312>
 8002f7e:	69bb      	ldr	r3, [r7, #24]
 8002f80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d00c      	beq.n	8002fa2 <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f8c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002f94:	6878      	ldr	r0, [r7, #4]
 8002f96:	f000 f89f 	bl	80030d8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	2280      	movs	r2, #128	@ 0x80
 8002fa0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002fa2:	69fb      	ldr	r3, [r7, #28]
 8002fa4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d012      	beq.n	8002fd2 <HAL_ADC_IRQHandler+0x342>
 8002fac:	69bb      	ldr	r3, [r7, #24]
 8002fae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d00d      	beq.n	8002fd2 <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fba:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002fc2:	6878      	ldr	r0, [r7, #4]
 8002fc4:	f001 f918 	bl	80041f8 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002fd0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002fd2:	69fb      	ldr	r3, [r7, #28]
 8002fd4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d012      	beq.n	8003002 <HAL_ADC_IRQHandler+0x372>
 8002fdc:	69bb      	ldr	r3, [r7, #24]
 8002fde:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d00d      	beq.n	8003002 <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fea:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002ff2:	6878      	ldr	r0, [r7, #4]
 8002ff4:	f001 f90a 	bl	800420c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003000:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003002:	69fb      	ldr	r3, [r7, #28]
 8003004:	f003 0310 	and.w	r3, r3, #16
 8003008:	2b00      	cmp	r3, #0
 800300a:	d036      	beq.n	800307a <HAL_ADC_IRQHandler+0x3ea>
 800300c:	69bb      	ldr	r3, [r7, #24]
 800300e:	f003 0310 	and.w	r3, r3, #16
 8003012:	2b00      	cmp	r3, #0
 8003014:	d031      	beq.n	800307a <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800301a:	2b00      	cmp	r3, #0
 800301c:	d102      	bne.n	8003024 <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 800301e:	2301      	movs	r3, #1
 8003020:	627b      	str	r3, [r7, #36]	@ 0x24
 8003022:	e014      	b.n	800304e <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8003024:	697b      	ldr	r3, [r7, #20]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d008      	beq.n	800303c <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800302a:	4825      	ldr	r0, [pc, #148]	@ (80030c0 <HAL_ADC_IRQHandler+0x430>)
 800302c:	f7ff fbdc 	bl	80027e8 <LL_ADC_GetMultiDMATransfer>
 8003030:	4603      	mov	r3, r0
 8003032:	2b00      	cmp	r3, #0
 8003034:	d00b      	beq.n	800304e <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8003036:	2301      	movs	r3, #1
 8003038:	627b      	str	r3, [r7, #36]	@ 0x24
 800303a:	e008      	b.n	800304e <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	68db      	ldr	r3, [r3, #12]
 8003042:	f003 0301 	and.w	r3, r3, #1
 8003046:	2b00      	cmp	r3, #0
 8003048:	d001      	beq.n	800304e <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 800304a:	2301      	movs	r3, #1
 800304c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 800304e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003050:	2b01      	cmp	r3, #1
 8003052:	d10e      	bne.n	8003072 <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003058:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003064:	f043 0202 	orr.w	r2, r3, #2
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800306c:	6878      	ldr	r0, [r7, #4]
 800306e:	f000 f83d 	bl	80030ec <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	2210      	movs	r2, #16
 8003078:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800307a:	69fb      	ldr	r3, [r7, #28]
 800307c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003080:	2b00      	cmp	r3, #0
 8003082:	d018      	beq.n	80030b6 <HAL_ADC_IRQHandler+0x426>
 8003084:	69bb      	ldr	r3, [r7, #24]
 8003086:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800308a:	2b00      	cmp	r3, #0
 800308c:	d013      	beq.n	80030b6 <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003092:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800309e:	f043 0208 	orr.w	r2, r3, #8
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80030ae:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80030b0:	6878      	ldr	r0, [r7, #4]
 80030b2:	f001 f897 	bl	80041e4 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 80030b6:	bf00      	nop
 80030b8:	3728      	adds	r7, #40	@ 0x28
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}
 80030be:	bf00      	nop
 80030c0:	50000300 	.word	0x50000300

080030c4 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b083      	sub	sp, #12
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80030cc:	bf00      	nop
 80030ce:	370c      	adds	r7, #12
 80030d0:	46bd      	mov	sp, r7
 80030d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d6:	4770      	bx	lr

080030d8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80030d8:	b480      	push	{r7}
 80030da:	b083      	sub	sp, #12
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80030e0:	bf00      	nop
 80030e2:	370c      	adds	r7, #12
 80030e4:	46bd      	mov	sp, r7
 80030e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ea:	4770      	bx	lr

080030ec <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b083      	sub	sp, #12
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80030f4:	bf00      	nop
 80030f6:	370c      	adds	r7, #12
 80030f8:	46bd      	mov	sp, r7
 80030fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fe:	4770      	bx	lr

08003100 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b0b6      	sub	sp, #216	@ 0xd8
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
 8003108:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800310a:	2300      	movs	r3, #0
 800310c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003110:	2300      	movs	r3, #0
 8003112:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800311a:	2b01      	cmp	r3, #1
 800311c:	d101      	bne.n	8003122 <HAL_ADC_ConfigChannel+0x22>
 800311e:	2302      	movs	r3, #2
 8003120:	e3c8      	b.n	80038b4 <HAL_ADC_ConfigChannel+0x7b4>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2201      	movs	r2, #1
 8003126:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4618      	mov	r0, r3
 8003130:	f7ff fc04 	bl	800293c <LL_ADC_REG_IsConversionOngoing>
 8003134:	4603      	mov	r3, r0
 8003136:	2b00      	cmp	r3, #0
 8003138:	f040 83ad 	bne.w	8003896 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6818      	ldr	r0, [r3, #0]
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	6859      	ldr	r1, [r3, #4]
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	461a      	mov	r2, r3
 800314a:	f7ff fab0 	bl	80026ae <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4618      	mov	r0, r3
 8003154:	f7ff fbf2 	bl	800293c <LL_ADC_REG_IsConversionOngoing>
 8003158:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4618      	mov	r0, r3
 8003162:	f7ff fbfe 	bl	8002962 <LL_ADC_INJ_IsConversionOngoing>
 8003166:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800316a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800316e:	2b00      	cmp	r3, #0
 8003170:	f040 81d9 	bne.w	8003526 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003174:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003178:	2b00      	cmp	r3, #0
 800317a:	f040 81d4 	bne.w	8003526 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	689b      	ldr	r3, [r3, #8]
 8003182:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003186:	d10f      	bne.n	80031a8 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6818      	ldr	r0, [r3, #0]
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	2200      	movs	r2, #0
 8003192:	4619      	mov	r1, r3
 8003194:	f7ff faca 	bl	800272c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80031a0:	4618      	mov	r0, r3
 80031a2:	f7ff fa5e 	bl	8002662 <LL_ADC_SetSamplingTimeCommonConfig>
 80031a6:	e00e      	b.n	80031c6 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6818      	ldr	r0, [r3, #0]
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	6819      	ldr	r1, [r3, #0]
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	689b      	ldr	r3, [r3, #8]
 80031b4:	461a      	mov	r2, r3
 80031b6:	f7ff fab9 	bl	800272c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	2100      	movs	r1, #0
 80031c0:	4618      	mov	r0, r3
 80031c2:	f7ff fa4e 	bl	8002662 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	695a      	ldr	r2, [r3, #20]
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	68db      	ldr	r3, [r3, #12]
 80031d0:	08db      	lsrs	r3, r3, #3
 80031d2:	f003 0303 	and.w	r3, r3, #3
 80031d6:	005b      	lsls	r3, r3, #1
 80031d8:	fa02 f303 	lsl.w	r3, r2, r3
 80031dc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	691b      	ldr	r3, [r3, #16]
 80031e4:	2b04      	cmp	r3, #4
 80031e6:	d022      	beq.n	800322e <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6818      	ldr	r0, [r3, #0]
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	6919      	ldr	r1, [r3, #16]
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	681a      	ldr	r2, [r3, #0]
 80031f4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80031f8:	f7ff f9a8 	bl	800254c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6818      	ldr	r0, [r3, #0]
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	6919      	ldr	r1, [r3, #16]
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	699b      	ldr	r3, [r3, #24]
 8003208:	461a      	mov	r2, r3
 800320a:	f7ff f9f4 	bl	80025f6 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6818      	ldr	r0, [r3, #0]
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800321a:	2b01      	cmp	r3, #1
 800321c:	d102      	bne.n	8003224 <HAL_ADC_ConfigChannel+0x124>
 800321e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003222:	e000      	b.n	8003226 <HAL_ADC_ConfigChannel+0x126>
 8003224:	2300      	movs	r3, #0
 8003226:	461a      	mov	r2, r3
 8003228:	f7ff fa00 	bl	800262c <LL_ADC_SetOffsetSaturation>
 800322c:	e17b      	b.n	8003526 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	2100      	movs	r1, #0
 8003234:	4618      	mov	r0, r3
 8003236:	f7ff f9ad 	bl	8002594 <LL_ADC_GetOffsetChannel>
 800323a:	4603      	mov	r3, r0
 800323c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003240:	2b00      	cmp	r3, #0
 8003242:	d10a      	bne.n	800325a <HAL_ADC_ConfigChannel+0x15a>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	2100      	movs	r1, #0
 800324a:	4618      	mov	r0, r3
 800324c:	f7ff f9a2 	bl	8002594 <LL_ADC_GetOffsetChannel>
 8003250:	4603      	mov	r3, r0
 8003252:	0e9b      	lsrs	r3, r3, #26
 8003254:	f003 021f 	and.w	r2, r3, #31
 8003258:	e01e      	b.n	8003298 <HAL_ADC_ConfigChannel+0x198>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	2100      	movs	r1, #0
 8003260:	4618      	mov	r0, r3
 8003262:	f7ff f997 	bl	8002594 <LL_ADC_GetOffsetChannel>
 8003266:	4603      	mov	r3, r0
 8003268:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800326c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003270:	fa93 f3a3 	rbit	r3, r3
 8003274:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003278:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800327c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003280:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003284:	2b00      	cmp	r3, #0
 8003286:	d101      	bne.n	800328c <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8003288:	2320      	movs	r3, #32
 800328a:	e004      	b.n	8003296 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 800328c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003290:	fab3 f383 	clz	r3, r3
 8003294:	b2db      	uxtb	r3, r3
 8003296:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d105      	bne.n	80032b0 <HAL_ADC_ConfigChannel+0x1b0>
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	0e9b      	lsrs	r3, r3, #26
 80032aa:	f003 031f 	and.w	r3, r3, #31
 80032ae:	e018      	b.n	80032e2 <HAL_ADC_ConfigChannel+0x1e2>
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032b8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80032bc:	fa93 f3a3 	rbit	r3, r3
 80032c0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80032c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80032c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80032cc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d101      	bne.n	80032d8 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 80032d4:	2320      	movs	r3, #32
 80032d6:	e004      	b.n	80032e2 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 80032d8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80032dc:	fab3 f383 	clz	r3, r3
 80032e0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80032e2:	429a      	cmp	r2, r3
 80032e4:	d106      	bne.n	80032f4 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	2200      	movs	r2, #0
 80032ec:	2100      	movs	r1, #0
 80032ee:	4618      	mov	r0, r3
 80032f0:	f7ff f966 	bl	80025c0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	2101      	movs	r1, #1
 80032fa:	4618      	mov	r0, r3
 80032fc:	f7ff f94a 	bl	8002594 <LL_ADC_GetOffsetChannel>
 8003300:	4603      	mov	r3, r0
 8003302:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003306:	2b00      	cmp	r3, #0
 8003308:	d10a      	bne.n	8003320 <HAL_ADC_ConfigChannel+0x220>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	2101      	movs	r1, #1
 8003310:	4618      	mov	r0, r3
 8003312:	f7ff f93f 	bl	8002594 <LL_ADC_GetOffsetChannel>
 8003316:	4603      	mov	r3, r0
 8003318:	0e9b      	lsrs	r3, r3, #26
 800331a:	f003 021f 	and.w	r2, r3, #31
 800331e:	e01e      	b.n	800335e <HAL_ADC_ConfigChannel+0x25e>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	2101      	movs	r1, #1
 8003326:	4618      	mov	r0, r3
 8003328:	f7ff f934 	bl	8002594 <LL_ADC_GetOffsetChannel>
 800332c:	4603      	mov	r3, r0
 800332e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003332:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003336:	fa93 f3a3 	rbit	r3, r3
 800333a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800333e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003342:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8003346:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800334a:	2b00      	cmp	r3, #0
 800334c:	d101      	bne.n	8003352 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 800334e:	2320      	movs	r3, #32
 8003350:	e004      	b.n	800335c <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8003352:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003356:	fab3 f383 	clz	r3, r3
 800335a:	b2db      	uxtb	r3, r3
 800335c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003366:	2b00      	cmp	r3, #0
 8003368:	d105      	bne.n	8003376 <HAL_ADC_ConfigChannel+0x276>
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	0e9b      	lsrs	r3, r3, #26
 8003370:	f003 031f 	and.w	r3, r3, #31
 8003374:	e018      	b.n	80033a8 <HAL_ADC_ConfigChannel+0x2a8>
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800337e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003382:	fa93 f3a3 	rbit	r3, r3
 8003386:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800338a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800338e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8003392:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003396:	2b00      	cmp	r3, #0
 8003398:	d101      	bne.n	800339e <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 800339a:	2320      	movs	r3, #32
 800339c:	e004      	b.n	80033a8 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 800339e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80033a2:	fab3 f383 	clz	r3, r3
 80033a6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80033a8:	429a      	cmp	r2, r3
 80033aa:	d106      	bne.n	80033ba <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	2200      	movs	r2, #0
 80033b2:	2101      	movs	r1, #1
 80033b4:	4618      	mov	r0, r3
 80033b6:	f7ff f903 	bl	80025c0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	2102      	movs	r1, #2
 80033c0:	4618      	mov	r0, r3
 80033c2:	f7ff f8e7 	bl	8002594 <LL_ADC_GetOffsetChannel>
 80033c6:	4603      	mov	r3, r0
 80033c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d10a      	bne.n	80033e6 <HAL_ADC_ConfigChannel+0x2e6>
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	2102      	movs	r1, #2
 80033d6:	4618      	mov	r0, r3
 80033d8:	f7ff f8dc 	bl	8002594 <LL_ADC_GetOffsetChannel>
 80033dc:	4603      	mov	r3, r0
 80033de:	0e9b      	lsrs	r3, r3, #26
 80033e0:	f003 021f 	and.w	r2, r3, #31
 80033e4:	e01e      	b.n	8003424 <HAL_ADC_ConfigChannel+0x324>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	2102      	movs	r1, #2
 80033ec:	4618      	mov	r0, r3
 80033ee:	f7ff f8d1 	bl	8002594 <LL_ADC_GetOffsetChannel>
 80033f2:	4603      	mov	r3, r0
 80033f4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033f8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80033fc:	fa93 f3a3 	rbit	r3, r3
 8003400:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8003404:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003408:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800340c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003410:	2b00      	cmp	r3, #0
 8003412:	d101      	bne.n	8003418 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8003414:	2320      	movs	r3, #32
 8003416:	e004      	b.n	8003422 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8003418:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800341c:	fab3 f383 	clz	r3, r3
 8003420:	b2db      	uxtb	r3, r3
 8003422:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800342c:	2b00      	cmp	r3, #0
 800342e:	d105      	bne.n	800343c <HAL_ADC_ConfigChannel+0x33c>
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	0e9b      	lsrs	r3, r3, #26
 8003436:	f003 031f 	and.w	r3, r3, #31
 800343a:	e016      	b.n	800346a <HAL_ADC_ConfigChannel+0x36a>
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003444:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003448:	fa93 f3a3 	rbit	r3, r3
 800344c:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800344e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003450:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8003454:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003458:	2b00      	cmp	r3, #0
 800345a:	d101      	bne.n	8003460 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 800345c:	2320      	movs	r3, #32
 800345e:	e004      	b.n	800346a <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8003460:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003464:	fab3 f383 	clz	r3, r3
 8003468:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800346a:	429a      	cmp	r2, r3
 800346c:	d106      	bne.n	800347c <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	2200      	movs	r2, #0
 8003474:	2102      	movs	r1, #2
 8003476:	4618      	mov	r0, r3
 8003478:	f7ff f8a2 	bl	80025c0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	2103      	movs	r1, #3
 8003482:	4618      	mov	r0, r3
 8003484:	f7ff f886 	bl	8002594 <LL_ADC_GetOffsetChannel>
 8003488:	4603      	mov	r3, r0
 800348a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800348e:	2b00      	cmp	r3, #0
 8003490:	d10a      	bne.n	80034a8 <HAL_ADC_ConfigChannel+0x3a8>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	2103      	movs	r1, #3
 8003498:	4618      	mov	r0, r3
 800349a:	f7ff f87b 	bl	8002594 <LL_ADC_GetOffsetChannel>
 800349e:	4603      	mov	r3, r0
 80034a0:	0e9b      	lsrs	r3, r3, #26
 80034a2:	f003 021f 	and.w	r2, r3, #31
 80034a6:	e017      	b.n	80034d8 <HAL_ADC_ConfigChannel+0x3d8>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	2103      	movs	r1, #3
 80034ae:	4618      	mov	r0, r3
 80034b0:	f7ff f870 	bl	8002594 <LL_ADC_GetOffsetChannel>
 80034b4:	4603      	mov	r3, r0
 80034b6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034b8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80034ba:	fa93 f3a3 	rbit	r3, r3
 80034be:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80034c0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80034c2:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80034c4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d101      	bne.n	80034ce <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 80034ca:	2320      	movs	r3, #32
 80034cc:	e003      	b.n	80034d6 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 80034ce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80034d0:	fab3 f383 	clz	r3, r3
 80034d4:	b2db      	uxtb	r3, r3
 80034d6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d105      	bne.n	80034f0 <HAL_ADC_ConfigChannel+0x3f0>
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	0e9b      	lsrs	r3, r3, #26
 80034ea:	f003 031f 	and.w	r3, r3, #31
 80034ee:	e011      	b.n	8003514 <HAL_ADC_ConfigChannel+0x414>
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034f6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80034f8:	fa93 f3a3 	rbit	r3, r3
 80034fc:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80034fe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003500:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003502:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003504:	2b00      	cmp	r3, #0
 8003506:	d101      	bne.n	800350c <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8003508:	2320      	movs	r3, #32
 800350a:	e003      	b.n	8003514 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 800350c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800350e:	fab3 f383 	clz	r3, r3
 8003512:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003514:	429a      	cmp	r2, r3
 8003516:	d106      	bne.n	8003526 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	2200      	movs	r2, #0
 800351e:	2103      	movs	r1, #3
 8003520:	4618      	mov	r0, r3
 8003522:	f7ff f84d 	bl	80025c0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4618      	mov	r0, r3
 800352c:	f7ff f9e0 	bl	80028f0 <LL_ADC_IsEnabled>
 8003530:	4603      	mov	r3, r0
 8003532:	2b00      	cmp	r3, #0
 8003534:	f040 8140 	bne.w	80037b8 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6818      	ldr	r0, [r3, #0]
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	6819      	ldr	r1, [r3, #0]
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	68db      	ldr	r3, [r3, #12]
 8003544:	461a      	mov	r2, r3
 8003546:	f7ff f91d 	bl	8002784 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	68db      	ldr	r3, [r3, #12]
 800354e:	4a8f      	ldr	r2, [pc, #572]	@ (800378c <HAL_ADC_ConfigChannel+0x68c>)
 8003550:	4293      	cmp	r3, r2
 8003552:	f040 8131 	bne.w	80037b8 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003562:	2b00      	cmp	r3, #0
 8003564:	d10b      	bne.n	800357e <HAL_ADC_ConfigChannel+0x47e>
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	0e9b      	lsrs	r3, r3, #26
 800356c:	3301      	adds	r3, #1
 800356e:	f003 031f 	and.w	r3, r3, #31
 8003572:	2b09      	cmp	r3, #9
 8003574:	bf94      	ite	ls
 8003576:	2301      	movls	r3, #1
 8003578:	2300      	movhi	r3, #0
 800357a:	b2db      	uxtb	r3, r3
 800357c:	e019      	b.n	80035b2 <HAL_ADC_ConfigChannel+0x4b2>
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003584:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003586:	fa93 f3a3 	rbit	r3, r3
 800358a:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800358c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800358e:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8003590:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003592:	2b00      	cmp	r3, #0
 8003594:	d101      	bne.n	800359a <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8003596:	2320      	movs	r3, #32
 8003598:	e003      	b.n	80035a2 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 800359a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800359c:	fab3 f383 	clz	r3, r3
 80035a0:	b2db      	uxtb	r3, r3
 80035a2:	3301      	adds	r3, #1
 80035a4:	f003 031f 	and.w	r3, r3, #31
 80035a8:	2b09      	cmp	r3, #9
 80035aa:	bf94      	ite	ls
 80035ac:	2301      	movls	r3, #1
 80035ae:	2300      	movhi	r3, #0
 80035b0:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d079      	beq.n	80036aa <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d107      	bne.n	80035d2 <HAL_ADC_ConfigChannel+0x4d2>
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	0e9b      	lsrs	r3, r3, #26
 80035c8:	3301      	adds	r3, #1
 80035ca:	069b      	lsls	r3, r3, #26
 80035cc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80035d0:	e015      	b.n	80035fe <HAL_ADC_ConfigChannel+0x4fe>
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80035da:	fa93 f3a3 	rbit	r3, r3
 80035de:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80035e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80035e2:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80035e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d101      	bne.n	80035ee <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 80035ea:	2320      	movs	r3, #32
 80035ec:	e003      	b.n	80035f6 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 80035ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80035f0:	fab3 f383 	clz	r3, r3
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	3301      	adds	r3, #1
 80035f8:	069b      	lsls	r3, r3, #26
 80035fa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003606:	2b00      	cmp	r3, #0
 8003608:	d109      	bne.n	800361e <HAL_ADC_ConfigChannel+0x51e>
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	0e9b      	lsrs	r3, r3, #26
 8003610:	3301      	adds	r3, #1
 8003612:	f003 031f 	and.w	r3, r3, #31
 8003616:	2101      	movs	r1, #1
 8003618:	fa01 f303 	lsl.w	r3, r1, r3
 800361c:	e017      	b.n	800364e <HAL_ADC_ConfigChannel+0x54e>
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003624:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003626:	fa93 f3a3 	rbit	r3, r3
 800362a:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800362c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800362e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003630:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003632:	2b00      	cmp	r3, #0
 8003634:	d101      	bne.n	800363a <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8003636:	2320      	movs	r3, #32
 8003638:	e003      	b.n	8003642 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 800363a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800363c:	fab3 f383 	clz	r3, r3
 8003640:	b2db      	uxtb	r3, r3
 8003642:	3301      	adds	r3, #1
 8003644:	f003 031f 	and.w	r3, r3, #31
 8003648:	2101      	movs	r1, #1
 800364a:	fa01 f303 	lsl.w	r3, r1, r3
 800364e:	ea42 0103 	orr.w	r1, r2, r3
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800365a:	2b00      	cmp	r3, #0
 800365c:	d10a      	bne.n	8003674 <HAL_ADC_ConfigChannel+0x574>
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	0e9b      	lsrs	r3, r3, #26
 8003664:	3301      	adds	r3, #1
 8003666:	f003 021f 	and.w	r2, r3, #31
 800366a:	4613      	mov	r3, r2
 800366c:	005b      	lsls	r3, r3, #1
 800366e:	4413      	add	r3, r2
 8003670:	051b      	lsls	r3, r3, #20
 8003672:	e018      	b.n	80036a6 <HAL_ADC_ConfigChannel+0x5a6>
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800367a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800367c:	fa93 f3a3 	rbit	r3, r3
 8003680:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003682:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003684:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003686:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003688:	2b00      	cmp	r3, #0
 800368a:	d101      	bne.n	8003690 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 800368c:	2320      	movs	r3, #32
 800368e:	e003      	b.n	8003698 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8003690:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003692:	fab3 f383 	clz	r3, r3
 8003696:	b2db      	uxtb	r3, r3
 8003698:	3301      	adds	r3, #1
 800369a:	f003 021f 	and.w	r2, r3, #31
 800369e:	4613      	mov	r3, r2
 80036a0:	005b      	lsls	r3, r3, #1
 80036a2:	4413      	add	r3, r2
 80036a4:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80036a6:	430b      	orrs	r3, r1
 80036a8:	e081      	b.n	80037ae <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d107      	bne.n	80036c6 <HAL_ADC_ConfigChannel+0x5c6>
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	0e9b      	lsrs	r3, r3, #26
 80036bc:	3301      	adds	r3, #1
 80036be:	069b      	lsls	r3, r3, #26
 80036c0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80036c4:	e015      	b.n	80036f2 <HAL_ADC_ConfigChannel+0x5f2>
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036ce:	fa93 f3a3 	rbit	r3, r3
 80036d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80036d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036d6:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80036d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d101      	bne.n	80036e2 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 80036de:	2320      	movs	r3, #32
 80036e0:	e003      	b.n	80036ea <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 80036e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036e4:	fab3 f383 	clz	r3, r3
 80036e8:	b2db      	uxtb	r3, r3
 80036ea:	3301      	adds	r3, #1
 80036ec:	069b      	lsls	r3, r3, #26
 80036ee:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d109      	bne.n	8003712 <HAL_ADC_ConfigChannel+0x612>
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	0e9b      	lsrs	r3, r3, #26
 8003704:	3301      	adds	r3, #1
 8003706:	f003 031f 	and.w	r3, r3, #31
 800370a:	2101      	movs	r1, #1
 800370c:	fa01 f303 	lsl.w	r3, r1, r3
 8003710:	e017      	b.n	8003742 <HAL_ADC_ConfigChannel+0x642>
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003718:	6a3b      	ldr	r3, [r7, #32]
 800371a:	fa93 f3a3 	rbit	r3, r3
 800371e:	61fb      	str	r3, [r7, #28]
  return result;
 8003720:	69fb      	ldr	r3, [r7, #28]
 8003722:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003726:	2b00      	cmp	r3, #0
 8003728:	d101      	bne.n	800372e <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 800372a:	2320      	movs	r3, #32
 800372c:	e003      	b.n	8003736 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 800372e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003730:	fab3 f383 	clz	r3, r3
 8003734:	b2db      	uxtb	r3, r3
 8003736:	3301      	adds	r3, #1
 8003738:	f003 031f 	and.w	r3, r3, #31
 800373c:	2101      	movs	r1, #1
 800373e:	fa01 f303 	lsl.w	r3, r1, r3
 8003742:	ea42 0103 	orr.w	r1, r2, r3
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800374e:	2b00      	cmp	r3, #0
 8003750:	d10d      	bne.n	800376e <HAL_ADC_ConfigChannel+0x66e>
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	0e9b      	lsrs	r3, r3, #26
 8003758:	3301      	adds	r3, #1
 800375a:	f003 021f 	and.w	r2, r3, #31
 800375e:	4613      	mov	r3, r2
 8003760:	005b      	lsls	r3, r3, #1
 8003762:	4413      	add	r3, r2
 8003764:	3b1e      	subs	r3, #30
 8003766:	051b      	lsls	r3, r3, #20
 8003768:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800376c:	e01e      	b.n	80037ac <HAL_ADC_ConfigChannel+0x6ac>
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003774:	697b      	ldr	r3, [r7, #20]
 8003776:	fa93 f3a3 	rbit	r3, r3
 800377a:	613b      	str	r3, [r7, #16]
  return result;
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003780:	69bb      	ldr	r3, [r7, #24]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d104      	bne.n	8003790 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8003786:	2320      	movs	r3, #32
 8003788:	e006      	b.n	8003798 <HAL_ADC_ConfigChannel+0x698>
 800378a:	bf00      	nop
 800378c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003790:	69bb      	ldr	r3, [r7, #24]
 8003792:	fab3 f383 	clz	r3, r3
 8003796:	b2db      	uxtb	r3, r3
 8003798:	3301      	adds	r3, #1
 800379a:	f003 021f 	and.w	r2, r3, #31
 800379e:	4613      	mov	r3, r2
 80037a0:	005b      	lsls	r3, r3, #1
 80037a2:	4413      	add	r3, r2
 80037a4:	3b1e      	subs	r3, #30
 80037a6:	051b      	lsls	r3, r3, #20
 80037a8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80037ac:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80037ae:	683a      	ldr	r2, [r7, #0]
 80037b0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80037b2:	4619      	mov	r1, r3
 80037b4:	f7fe ffba 	bl	800272c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	681a      	ldr	r2, [r3, #0]
 80037bc:	4b3f      	ldr	r3, [pc, #252]	@ (80038bc <HAL_ADC_ConfigChannel+0x7bc>)
 80037be:	4013      	ands	r3, r2
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d071      	beq.n	80038a8 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80037c4:	483e      	ldr	r0, [pc, #248]	@ (80038c0 <HAL_ADC_ConfigChannel+0x7c0>)
 80037c6:	f7fe feb3 	bl	8002530 <LL_ADC_GetCommonPathInternalCh>
 80037ca:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4a3c      	ldr	r2, [pc, #240]	@ (80038c4 <HAL_ADC_ConfigChannel+0x7c4>)
 80037d4:	4293      	cmp	r3, r2
 80037d6:	d004      	beq.n	80037e2 <HAL_ADC_ConfigChannel+0x6e2>
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4a3a      	ldr	r2, [pc, #232]	@ (80038c8 <HAL_ADC_ConfigChannel+0x7c8>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d127      	bne.n	8003832 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80037e2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80037e6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d121      	bne.n	8003832 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80037f6:	d157      	bne.n	80038a8 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80037f8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80037fc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003800:	4619      	mov	r1, r3
 8003802:	482f      	ldr	r0, [pc, #188]	@ (80038c0 <HAL_ADC_ConfigChannel+0x7c0>)
 8003804:	f7fe fe81 	bl	800250a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003808:	4b30      	ldr	r3, [pc, #192]	@ (80038cc <HAL_ADC_ConfigChannel+0x7cc>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	099b      	lsrs	r3, r3, #6
 800380e:	4a30      	ldr	r2, [pc, #192]	@ (80038d0 <HAL_ADC_ConfigChannel+0x7d0>)
 8003810:	fba2 2303 	umull	r2, r3, r2, r3
 8003814:	099b      	lsrs	r3, r3, #6
 8003816:	1c5a      	adds	r2, r3, #1
 8003818:	4613      	mov	r3, r2
 800381a:	005b      	lsls	r3, r3, #1
 800381c:	4413      	add	r3, r2
 800381e:	009b      	lsls	r3, r3, #2
 8003820:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003822:	e002      	b.n	800382a <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	3b01      	subs	r3, #1
 8003828:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d1f9      	bne.n	8003824 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003830:	e03a      	b.n	80038a8 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4a27      	ldr	r2, [pc, #156]	@ (80038d4 <HAL_ADC_ConfigChannel+0x7d4>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d113      	bne.n	8003864 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800383c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003840:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003844:	2b00      	cmp	r3, #0
 8003846:	d10d      	bne.n	8003864 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a22      	ldr	r2, [pc, #136]	@ (80038d8 <HAL_ADC_ConfigChannel+0x7d8>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d02a      	beq.n	80038a8 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003852:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003856:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800385a:	4619      	mov	r1, r3
 800385c:	4818      	ldr	r0, [pc, #96]	@ (80038c0 <HAL_ADC_ConfigChannel+0x7c0>)
 800385e:	f7fe fe54 	bl	800250a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003862:	e021      	b.n	80038a8 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4a1c      	ldr	r2, [pc, #112]	@ (80038dc <HAL_ADC_ConfigChannel+0x7dc>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d11c      	bne.n	80038a8 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800386e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003872:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003876:	2b00      	cmp	r3, #0
 8003878:	d116      	bne.n	80038a8 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a16      	ldr	r2, [pc, #88]	@ (80038d8 <HAL_ADC_ConfigChannel+0x7d8>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d011      	beq.n	80038a8 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003884:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003888:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800388c:	4619      	mov	r1, r3
 800388e:	480c      	ldr	r0, [pc, #48]	@ (80038c0 <HAL_ADC_ConfigChannel+0x7c0>)
 8003890:	f7fe fe3b 	bl	800250a <LL_ADC_SetCommonPathInternalCh>
 8003894:	e008      	b.n	80038a8 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800389a:	f043 0220 	orr.w	r2, r3, #32
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2200      	movs	r2, #0
 80038ac:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80038b0:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80038b4:	4618      	mov	r0, r3
 80038b6:	37d8      	adds	r7, #216	@ 0xd8
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bd80      	pop	{r7, pc}
 80038bc:	80080000 	.word	0x80080000
 80038c0:	50000300 	.word	0x50000300
 80038c4:	c3210000 	.word	0xc3210000
 80038c8:	90c00010 	.word	0x90c00010
 80038cc:	20000000 	.word	0x20000000
 80038d0:	053e2d63 	.word	0x053e2d63
 80038d4:	c7520000 	.word	0xc7520000
 80038d8:	50000100 	.word	0x50000100
 80038dc:	cb840000 	.word	0xcb840000

080038e0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b084      	sub	sp, #16
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80038e8:	2300      	movs	r3, #0
 80038ea:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4618      	mov	r0, r3
 80038f2:	f7fe fffd 	bl	80028f0 <LL_ADC_IsEnabled>
 80038f6:	4603      	mov	r3, r0
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d169      	bne.n	80039d0 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	689a      	ldr	r2, [r3, #8]
 8003902:	4b36      	ldr	r3, [pc, #216]	@ (80039dc <ADC_Enable+0xfc>)
 8003904:	4013      	ands	r3, r2
 8003906:	2b00      	cmp	r3, #0
 8003908:	d00d      	beq.n	8003926 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800390e:	f043 0210 	orr.w	r2, r3, #16
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800391a:	f043 0201 	orr.w	r2, r3, #1
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8003922:	2301      	movs	r3, #1
 8003924:	e055      	b.n	80039d2 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4618      	mov	r0, r3
 800392c:	f7fe ffb8 	bl	80028a0 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003930:	482b      	ldr	r0, [pc, #172]	@ (80039e0 <ADC_Enable+0x100>)
 8003932:	f7fe fdfd 	bl	8002530 <LL_ADC_GetCommonPathInternalCh>
 8003936:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003938:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800393c:	2b00      	cmp	r3, #0
 800393e:	d013      	beq.n	8003968 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003940:	4b28      	ldr	r3, [pc, #160]	@ (80039e4 <ADC_Enable+0x104>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	099b      	lsrs	r3, r3, #6
 8003946:	4a28      	ldr	r2, [pc, #160]	@ (80039e8 <ADC_Enable+0x108>)
 8003948:	fba2 2303 	umull	r2, r3, r2, r3
 800394c:	099b      	lsrs	r3, r3, #6
 800394e:	1c5a      	adds	r2, r3, #1
 8003950:	4613      	mov	r3, r2
 8003952:	005b      	lsls	r3, r3, #1
 8003954:	4413      	add	r3, r2
 8003956:	009b      	lsls	r3, r3, #2
 8003958:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800395a:	e002      	b.n	8003962 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	3b01      	subs	r3, #1
 8003960:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003962:	68bb      	ldr	r3, [r7, #8]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d1f9      	bne.n	800395c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003968:	f7fe fd8e 	bl	8002488 <HAL_GetTick>
 800396c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800396e:	e028      	b.n	80039c2 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4618      	mov	r0, r3
 8003976:	f7fe ffbb 	bl	80028f0 <LL_ADC_IsEnabled>
 800397a:	4603      	mov	r3, r0
 800397c:	2b00      	cmp	r3, #0
 800397e:	d104      	bne.n	800398a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4618      	mov	r0, r3
 8003986:	f7fe ff8b 	bl	80028a0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800398a:	f7fe fd7d 	bl	8002488 <HAL_GetTick>
 800398e:	4602      	mov	r2, r0
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	1ad3      	subs	r3, r2, r3
 8003994:	2b02      	cmp	r3, #2
 8003996:	d914      	bls.n	80039c2 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f003 0301 	and.w	r3, r3, #1
 80039a2:	2b01      	cmp	r3, #1
 80039a4:	d00d      	beq.n	80039c2 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039aa:	f043 0210 	orr.w	r2, r3, #16
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039b6:	f043 0201 	orr.w	r2, r3, #1
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80039be:	2301      	movs	r3, #1
 80039c0:	e007      	b.n	80039d2 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f003 0301 	and.w	r3, r3, #1
 80039cc:	2b01      	cmp	r3, #1
 80039ce:	d1cf      	bne.n	8003970 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80039d0:	2300      	movs	r3, #0
}
 80039d2:	4618      	mov	r0, r3
 80039d4:	3710      	adds	r7, #16
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd80      	pop	{r7, pc}
 80039da:	bf00      	nop
 80039dc:	8000003f 	.word	0x8000003f
 80039e0:	50000300 	.word	0x50000300
 80039e4:	20000000 	.word	0x20000000
 80039e8:	053e2d63 	.word	0x053e2d63

080039ec <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b084      	sub	sp, #16
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4618      	mov	r0, r3
 80039fa:	f7fe ff8c 	bl	8002916 <LL_ADC_IsDisableOngoing>
 80039fe:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4618      	mov	r0, r3
 8003a06:	f7fe ff73 	bl	80028f0 <LL_ADC_IsEnabled>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d047      	beq.n	8003aa0 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d144      	bne.n	8003aa0 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	689b      	ldr	r3, [r3, #8]
 8003a1c:	f003 030d 	and.w	r3, r3, #13
 8003a20:	2b01      	cmp	r3, #1
 8003a22:	d10c      	bne.n	8003a3e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4618      	mov	r0, r3
 8003a2a:	f7fe ff4d 	bl	80028c8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	2203      	movs	r2, #3
 8003a34:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003a36:	f7fe fd27 	bl	8002488 <HAL_GetTick>
 8003a3a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003a3c:	e029      	b.n	8003a92 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a42:	f043 0210 	orr.w	r2, r3, #16
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a4e:	f043 0201 	orr.w	r2, r3, #1
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	e023      	b.n	8003aa2 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003a5a:	f7fe fd15 	bl	8002488 <HAL_GetTick>
 8003a5e:	4602      	mov	r2, r0
 8003a60:	68bb      	ldr	r3, [r7, #8]
 8003a62:	1ad3      	subs	r3, r2, r3
 8003a64:	2b02      	cmp	r3, #2
 8003a66:	d914      	bls.n	8003a92 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	689b      	ldr	r3, [r3, #8]
 8003a6e:	f003 0301 	and.w	r3, r3, #1
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d00d      	beq.n	8003a92 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a7a:	f043 0210 	orr.w	r2, r3, #16
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a86:	f043 0201 	orr.w	r2, r3, #1
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003a8e:	2301      	movs	r3, #1
 8003a90:	e007      	b.n	8003aa2 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	f003 0301 	and.w	r3, r3, #1
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d1dc      	bne.n	8003a5a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003aa0:	2300      	movs	r3, #0
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	3710      	adds	r7, #16
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bd80      	pop	{r7, pc}

08003aaa <LL_ADC_SetCommonPathInternalCh>:
{
 8003aaa:	b480      	push	{r7}
 8003aac:	b083      	sub	sp, #12
 8003aae:	af00      	add	r7, sp, #0
 8003ab0:	6078      	str	r0, [r7, #4]
 8003ab2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	431a      	orrs	r2, r3
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	609a      	str	r2, [r3, #8]
}
 8003ac4:	bf00      	nop
 8003ac6:	370c      	adds	r7, #12
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ace:	4770      	bx	lr

08003ad0 <LL_ADC_GetCommonPathInternalCh>:
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	b083      	sub	sp, #12
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	689b      	ldr	r3, [r3, #8]
 8003adc:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	370c      	adds	r7, #12
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aea:	4770      	bx	lr

08003aec <LL_ADC_SetOffset>:
{
 8003aec:	b480      	push	{r7}
 8003aee:	b087      	sub	sp, #28
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	60f8      	str	r0, [r7, #12]
 8003af4:	60b9      	str	r1, [r7, #8]
 8003af6:	607a      	str	r2, [r7, #4]
 8003af8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	3360      	adds	r3, #96	@ 0x60
 8003afe:	461a      	mov	r2, r3
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	009b      	lsls	r3, r3, #2
 8003b04:	4413      	add	r3, r2
 8003b06:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8003b08:	697b      	ldr	r3, [r7, #20]
 8003b0a:	681a      	ldr	r2, [r3, #0]
 8003b0c:	4b08      	ldr	r3, [pc, #32]	@ (8003b30 <LL_ADC_SetOffset+0x44>)
 8003b0e:	4013      	ands	r3, r2
 8003b10:	687a      	ldr	r2, [r7, #4]
 8003b12:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8003b16:	683a      	ldr	r2, [r7, #0]
 8003b18:	430a      	orrs	r2, r1
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003b20:	697b      	ldr	r3, [r7, #20]
 8003b22:	601a      	str	r2, [r3, #0]
}
 8003b24:	bf00      	nop
 8003b26:	371c      	adds	r7, #28
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2e:	4770      	bx	lr
 8003b30:	03fff000 	.word	0x03fff000

08003b34 <LL_ADC_GetOffsetChannel>:
{
 8003b34:	b480      	push	{r7}
 8003b36:	b085      	sub	sp, #20
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
 8003b3c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	3360      	adds	r3, #96	@ 0x60
 8003b42:	461a      	mov	r2, r3
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	009b      	lsls	r3, r3, #2
 8003b48:	4413      	add	r3, r2
 8003b4a:	60fb      	str	r3, [r7, #12]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8003b54:	4618      	mov	r0, r3
 8003b56:	3714      	adds	r7, #20
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5e:	4770      	bx	lr

08003b60 <LL_ADC_SetOffsetState>:
{
 8003b60:	b480      	push	{r7}
 8003b62:	b087      	sub	sp, #28
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	60f8      	str	r0, [r7, #12]
 8003b68:	60b9      	str	r1, [r7, #8]
 8003b6a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	3360      	adds	r3, #96	@ 0x60
 8003b70:	461a      	mov	r2, r3
 8003b72:	68bb      	ldr	r3, [r7, #8]
 8003b74:	009b      	lsls	r3, r3, #2
 8003b76:	4413      	add	r3, r2
 8003b78:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8003b7a:	697b      	ldr	r3, [r7, #20]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	431a      	orrs	r2, r3
 8003b86:	697b      	ldr	r3, [r7, #20]
 8003b88:	601a      	str	r2, [r3, #0]
}
 8003b8a:	bf00      	nop
 8003b8c:	371c      	adds	r7, #28
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b94:	4770      	bx	lr

08003b96 <LL_ADC_SetOffsetSign>:
{
 8003b96:	b480      	push	{r7}
 8003b98:	b087      	sub	sp, #28
 8003b9a:	af00      	add	r7, sp, #0
 8003b9c:	60f8      	str	r0, [r7, #12]
 8003b9e:	60b9      	str	r1, [r7, #8]
 8003ba0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	3360      	adds	r3, #96	@ 0x60
 8003ba6:	461a      	mov	r2, r3
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	009b      	lsls	r3, r3, #2
 8003bac:	4413      	add	r3, r2
 8003bae:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8003bb0:	697b      	ldr	r3, [r7, #20]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	431a      	orrs	r2, r3
 8003bbc:	697b      	ldr	r3, [r7, #20]
 8003bbe:	601a      	str	r2, [r3, #0]
}
 8003bc0:	bf00      	nop
 8003bc2:	371c      	adds	r7, #28
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bca:	4770      	bx	lr

08003bcc <LL_ADC_SetOffsetSaturation>:
{
 8003bcc:	b480      	push	{r7}
 8003bce:	b087      	sub	sp, #28
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	60f8      	str	r0, [r7, #12]
 8003bd4:	60b9      	str	r1, [r7, #8]
 8003bd6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	3360      	adds	r3, #96	@ 0x60
 8003bdc:	461a      	mov	r2, r3
 8003bde:	68bb      	ldr	r3, [r7, #8]
 8003be0:	009b      	lsls	r3, r3, #2
 8003be2:	4413      	add	r3, r2
 8003be4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8003be6:	697b      	ldr	r3, [r7, #20]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	431a      	orrs	r2, r3
 8003bf2:	697b      	ldr	r3, [r7, #20]
 8003bf4:	601a      	str	r2, [r3, #0]
}
 8003bf6:	bf00      	nop
 8003bf8:	371c      	adds	r7, #28
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c00:	4770      	bx	lr

08003c02 <LL_ADC_SetSamplingTimeCommonConfig>:
{
 8003c02:	b480      	push	{r7}
 8003c04:	b083      	sub	sp, #12
 8003c06:	af00      	add	r7, sp, #0
 8003c08:	6078      	str	r0, [r7, #4]
 8003c0a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	695b      	ldr	r3, [r3, #20]
 8003c10:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	431a      	orrs	r2, r3
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	615a      	str	r2, [r3, #20]
}
 8003c1c:	bf00      	nop
 8003c1e:	370c      	adds	r7, #12
 8003c20:	46bd      	mov	sp, r7
 8003c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c26:	4770      	bx	lr

08003c28 <LL_ADC_INJ_GetTrigAuto>:
{
 8003c28:	b480      	push	{r7}
 8003c2a:	b083      	sub	sp, #12
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	68db      	ldr	r3, [r3, #12]
 8003c34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
}
 8003c38:	4618      	mov	r0, r3
 8003c3a:	370c      	adds	r7, #12
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c42:	4770      	bx	lr

08003c44 <LL_ADC_SetChannelSamplingTime>:
{
 8003c44:	b480      	push	{r7}
 8003c46:	b087      	sub	sp, #28
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	60f8      	str	r0, [r7, #12]
 8003c4c:	60b9      	str	r1, [r7, #8]
 8003c4e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	3314      	adds	r3, #20
 8003c54:	461a      	mov	r2, r3
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	0e5b      	lsrs	r3, r3, #25
 8003c5a:	009b      	lsls	r3, r3, #2
 8003c5c:	f003 0304 	and.w	r3, r3, #4
 8003c60:	4413      	add	r3, r2
 8003c62:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8003c64:	697b      	ldr	r3, [r7, #20]
 8003c66:	681a      	ldr	r2, [r3, #0]
 8003c68:	68bb      	ldr	r3, [r7, #8]
 8003c6a:	0d1b      	lsrs	r3, r3, #20
 8003c6c:	f003 031f 	and.w	r3, r3, #31
 8003c70:	2107      	movs	r1, #7
 8003c72:	fa01 f303 	lsl.w	r3, r1, r3
 8003c76:	43db      	mvns	r3, r3
 8003c78:	401a      	ands	r2, r3
 8003c7a:	68bb      	ldr	r3, [r7, #8]
 8003c7c:	0d1b      	lsrs	r3, r3, #20
 8003c7e:	f003 031f 	and.w	r3, r3, #31
 8003c82:	6879      	ldr	r1, [r7, #4]
 8003c84:	fa01 f303 	lsl.w	r3, r1, r3
 8003c88:	431a      	orrs	r2, r3
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	601a      	str	r2, [r3, #0]
}
 8003c8e:	bf00      	nop
 8003c90:	371c      	adds	r7, #28
 8003c92:	46bd      	mov	sp, r7
 8003c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c98:	4770      	bx	lr
	...

08003c9c <LL_ADC_SetChannelSingleDiff>:
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b085      	sub	sp, #20
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	60f8      	str	r0, [r7, #12]
 8003ca4:	60b9      	str	r1, [r7, #8]
 8003ca6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->DIFSEL,
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003cae:	68bb      	ldr	r3, [r7, #8]
 8003cb0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003cb4:	43db      	mvns	r3, r3
 8003cb6:	401a      	ands	r2, r3
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	f003 0318 	and.w	r3, r3, #24
 8003cbe:	4908      	ldr	r1, [pc, #32]	@ (8003ce0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003cc0:	40d9      	lsrs	r1, r3
 8003cc2:	68bb      	ldr	r3, [r7, #8]
 8003cc4:	400b      	ands	r3, r1
 8003cc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003cca:	431a      	orrs	r2, r3
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 8003cd2:	bf00      	nop
 8003cd4:	3714      	adds	r7, #20
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cdc:	4770      	bx	lr
 8003cde:	bf00      	nop
 8003ce0:	0007ffff 	.word	0x0007ffff

08003ce4 <LL_ADC_GetMultimode>:
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	b083      	sub	sp, #12
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	689b      	ldr	r3, [r3, #8]
 8003cf0:	f003 031f 	and.w	r3, r3, #31
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	370c      	adds	r7, #12
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfe:	4770      	bx	lr

08003d00 <LL_ADC_IsEnabled>:
{
 8003d00:	b480      	push	{r7}
 8003d02:	b083      	sub	sp, #12
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	689b      	ldr	r3, [r3, #8]
 8003d0c:	f003 0301 	and.w	r3, r3, #1
 8003d10:	2b01      	cmp	r3, #1
 8003d12:	d101      	bne.n	8003d18 <LL_ADC_IsEnabled+0x18>
 8003d14:	2301      	movs	r3, #1
 8003d16:	e000      	b.n	8003d1a <LL_ADC_IsEnabled+0x1a>
 8003d18:	2300      	movs	r3, #0
}
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	370c      	adds	r7, #12
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d24:	4770      	bx	lr

08003d26 <LL_ADC_StartCalibration>:
{
 8003d26:	b480      	push	{r7}
 8003d28:	b083      	sub	sp, #12
 8003d2a:	af00      	add	r7, sp, #0
 8003d2c:	6078      	str	r0, [r7, #4]
 8003d2e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	689b      	ldr	r3, [r3, #8]
 8003d34:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8003d38:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003d3c:	683a      	ldr	r2, [r7, #0]
 8003d3e:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003d42:	4313      	orrs	r3, r2
 8003d44:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	609a      	str	r2, [r3, #8]
}
 8003d4c:	bf00      	nop
 8003d4e:	370c      	adds	r7, #12
 8003d50:	46bd      	mov	sp, r7
 8003d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d56:	4770      	bx	lr

08003d58 <LL_ADC_IsCalibrationOnGoing>:
{
 8003d58:	b480      	push	{r7}
 8003d5a:	b083      	sub	sp, #12
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	689b      	ldr	r3, [r3, #8]
 8003d64:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003d68:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003d6c:	d101      	bne.n	8003d72 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e000      	b.n	8003d74 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003d72:	2300      	movs	r3, #0
}
 8003d74:	4618      	mov	r0, r3
 8003d76:	370c      	adds	r7, #12
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7e:	4770      	bx	lr

08003d80 <LL_ADC_REG_IsConversionOngoing>:
{
 8003d80:	b480      	push	{r7}
 8003d82:	b083      	sub	sp, #12
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	689b      	ldr	r3, [r3, #8]
 8003d8c:	f003 0304 	and.w	r3, r3, #4
 8003d90:	2b04      	cmp	r3, #4
 8003d92:	d101      	bne.n	8003d98 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003d94:	2301      	movs	r3, #1
 8003d96:	e000      	b.n	8003d9a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003d98:	2300      	movs	r3, #0
}
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	370c      	adds	r7, #12
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da4:	4770      	bx	lr

08003da6 <LL_ADC_INJ_StartConversion>:
{
 8003da6:	b480      	push	{r7}
 8003da8:	b083      	sub	sp, #12
 8003daa:	af00      	add	r7, sp, #0
 8003dac:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	689b      	ldr	r3, [r3, #8]
 8003db2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003db6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003dba:	f043 0208 	orr.w	r2, r3, #8
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	609a      	str	r2, [r3, #8]
}
 8003dc2:	bf00      	nop
 8003dc4:	370c      	adds	r7, #12
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dcc:	4770      	bx	lr

08003dce <LL_ADC_INJ_IsConversionOngoing>:
{
 8003dce:	b480      	push	{r7}
 8003dd0:	b083      	sub	sp, #12
 8003dd2:	af00      	add	r7, sp, #0
 8003dd4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	f003 0308 	and.w	r3, r3, #8
 8003dde:	2b08      	cmp	r3, #8
 8003de0:	d101      	bne.n	8003de6 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003de2:	2301      	movs	r3, #1
 8003de4:	e000      	b.n	8003de8 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003de6:	2300      	movs	r3, #0
}
 8003de8:	4618      	mov	r0, r3
 8003dea:	370c      	adds	r7, #12
 8003dec:	46bd      	mov	sp, r7
 8003dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df2:	4770      	bx	lr

08003df4 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b084      	sub	sp, #16
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
 8003dfc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003e08:	2b01      	cmp	r3, #1
 8003e0a:	d101      	bne.n	8003e10 <HAL_ADCEx_Calibration_Start+0x1c>
 8003e0c:	2302      	movs	r3, #2
 8003e0e:	e04d      	b.n	8003eac <HAL_ADCEx_Calibration_Start+0xb8>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2201      	movs	r2, #1
 8003e14:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003e18:	6878      	ldr	r0, [r7, #4]
 8003e1a:	f7ff fde7 	bl	80039ec <ADC_Disable>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003e22:	7bfb      	ldrb	r3, [r7, #15]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d136      	bne.n	8003e96 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e2c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003e30:	f023 0302 	bic.w	r3, r3, #2
 8003e34:	f043 0202 	orr.w	r2, r3, #2
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	6839      	ldr	r1, [r7, #0]
 8003e42:	4618      	mov	r0, r3
 8003e44:	f7ff ff6f 	bl	8003d26 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003e48:	e014      	b.n	8003e74 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003e4a:	68bb      	ldr	r3, [r7, #8]
 8003e4c:	3301      	adds	r3, #1
 8003e4e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003e50:	68bb      	ldr	r3, [r7, #8]
 8003e52:	4a18      	ldr	r2, [pc, #96]	@ (8003eb4 <HAL_ADCEx_Calibration_Start+0xc0>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d90d      	bls.n	8003e74 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e5c:	f023 0312 	bic.w	r3, r3, #18
 8003e60:	f043 0210 	orr.w	r2, r3, #16
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8003e70:	2301      	movs	r3, #1
 8003e72:	e01b      	b.n	8003eac <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4618      	mov	r0, r3
 8003e7a:	f7ff ff6d 	bl	8003d58 <LL_ADC_IsCalibrationOnGoing>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d1e2      	bne.n	8003e4a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e88:	f023 0303 	bic.w	r3, r3, #3
 8003e8c:	f043 0201 	orr.w	r2, r3, #1
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003e94:	e005      	b.n	8003ea2 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e9a:	f043 0210 	orr.w	r2, r3, #16
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003eaa:	7bfb      	ldrb	r3, [r7, #15]
}
 8003eac:	4618      	mov	r0, r3
 8003eae:	3710      	adds	r7, #16
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	bd80      	pop	{r7, pc}
 8003eb4:	0004de01 	.word	0x0004de01

08003eb8 <HAL_ADCEx_InjectedStart>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart(ADC_HandleTypeDef *hadc)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b086      	sub	sp, #24
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_config_injected_queue;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003ec0:	4853      	ldr	r0, [pc, #332]	@ (8004010 <HAL_ADCEx_InjectedStart+0x158>)
 8003ec2:	f7ff ff0f 	bl	8003ce4 <LL_ADC_GetMultimode>
 8003ec6:	6178      	str	r0, [r7, #20]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4618      	mov	r0, r3
 8003ece:	f7ff ff7e 	bl	8003dce <LL_ADC_INJ_IsConversionOngoing>
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d001      	beq.n	8003edc <HAL_ADCEx_InjectedStart+0x24>
  {
    return HAL_BUSY;
 8003ed8:	2302      	movs	r3, #2
 8003eda:	e094      	b.n	8004006 <HAL_ADCEx_InjectedStart+0x14e>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	68db      	ldr	r3, [r3, #12]
 8003ee2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003ee6:	613b      	str	r3, [r7, #16]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003eee:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d10a      	bne.n	8003f0c <HAL_ADCEx_InjectedStart+0x54>
        && (tmp_config_injected_queue == 0UL)
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d107      	bne.n	8003f0c <HAL_ADCEx_InjectedStart+0x54>
       )
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f00:	f043 0220 	orr.w	r2, r3, #32
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	e07c      	b.n	8004006 <HAL_ADCEx_InjectedStart+0x14e>
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003f12:	2b01      	cmp	r3, #1
 8003f14:	d101      	bne.n	8003f1a <HAL_ADCEx_InjectedStart+0x62>
 8003f16:	2302      	movs	r3, #2
 8003f18:	e075      	b.n	8004006 <HAL_ADCEx_InjectedStart+0x14e>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2201      	movs	r2, #1
 8003f1e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003f22:	6878      	ldr	r0, [r7, #4]
 8003f24:	f7ff fcdc 	bl	80038e0 <ADC_Enable>
 8003f28:	4603      	mov	r3, r0
 8003f2a:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003f2c:	7bfb      	ldrb	r3, [r7, #15]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d164      	bne.n	8003ffc <HAL_ADCEx_InjectedStart+0x144>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d006      	beq.n	8003f4c <HAL_ADCEx_InjectedStart+0x94>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f42:	f023 0208 	bic.w	r2, r3, #8
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	661a      	str	r2, [r3, #96]	@ 0x60
 8003f4a:	e002      	b.n	8003f52 <HAL_ADCEx_InjectedStart+0x9a>
      }
      else
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f56:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003f5a:	f023 0301 	bic.w	r3, r3, #1
 8003f5e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a2a      	ldr	r2, [pc, #168]	@ (8004014 <HAL_ADCEx_InjectedStart+0x15c>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d002      	beq.n	8003f76 <HAL_ADCEx_InjectedStart+0xbe>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	e001      	b.n	8003f7a <HAL_ADCEx_InjectedStart+0xc2>
 8003f76:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003f7a:	687a      	ldr	r2, [r7, #4]
 8003f7c:	6812      	ldr	r2, [r2, #0]
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d002      	beq.n	8003f88 <HAL_ADCEx_InjectedStart+0xd0>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003f82:	697b      	ldr	r3, [r7, #20]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d105      	bne.n	8003f94 <HAL_ADCEx_InjectedStart+0xdc>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f8c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	2260      	movs	r2, #96	@ 0x60
 8003f9a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /*    - if multimode only concerns regular conversion, ADC is enabled     */
      /*     and conversion is started.                                         */
      /* If ADC is master or independent,                                       */
      /*    - ADC is enabled and conversion is started.                         */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a1a      	ldr	r2, [pc, #104]	@ (8004014 <HAL_ADCEx_InjectedStart+0x15c>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d002      	beq.n	8003fb4 <HAL_ADCEx_InjectedStart+0xfc>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	e001      	b.n	8003fb8 <HAL_ADCEx_InjectedStart+0x100>
 8003fb4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003fb8:	687a      	ldr	r2, [r7, #4]
 8003fba:	6812      	ldr	r2, [r2, #0]
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d008      	beq.n	8003fd2 <HAL_ADCEx_InjectedStart+0x11a>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003fc0:	697b      	ldr	r3, [r7, #20]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d005      	beq.n	8003fd2 <HAL_ADCEx_InjectedStart+0x11a>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	2b06      	cmp	r3, #6
 8003fca:	d002      	beq.n	8003fd2 <HAL_ADCEx_InjectedStart+0x11a>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003fcc:	697b      	ldr	r3, [r7, #20]
 8003fce:	2b07      	cmp	r3, #7
 8003fd0:	d10d      	bne.n	8003fee <HAL_ADCEx_InjectedStart+0x136>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	f7ff fe26 	bl	8003c28 <LL_ADC_INJ_GetTrigAuto>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d110      	bne.n	8004004 <HAL_ADCEx_InjectedStart+0x14c>
        {
          LL_ADC_INJ_StartConversion(hadc->Instance);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f7ff fedd 	bl	8003da6 <LL_ADC_INJ_StartConversion>
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8003fec:	e00a      	b.n	8004004 <HAL_ADCEx_InjectedStart+0x14c>
        }
      }
      else
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ff2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003ffa:	e003      	b.n	8004004 <HAL_ADCEx_InjectedStart+0x14c>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2200      	movs	r2, #0
 8004000:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return tmp_hal_status;
 8004004:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004006:	4618      	mov	r0, r3
 8004008:	3718      	adds	r7, #24
 800400a:	46bd      	mov	sp, r7
 800400c:	bd80      	pop	{r7, pc}
 800400e:	bf00      	nop
 8004010:	50000300 	.word	0x50000300
 8004014:	50000100 	.word	0x50000100

08004018 <HAL_ADCEx_InjectedStart_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef *hadc)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b086      	sub	sp, #24
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_config_injected_queue;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004020:	486e      	ldr	r0, [pc, #440]	@ (80041dc <HAL_ADCEx_InjectedStart_IT+0x1c4>)
 8004022:	f7ff fe5f 	bl	8003ce4 <LL_ADC_GetMultimode>
 8004026:	6178      	str	r0, [r7, #20]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4618      	mov	r0, r3
 800402e:	f7ff fece 	bl	8003dce <LL_ADC_INJ_IsConversionOngoing>
 8004032:	4603      	mov	r3, r0
 8004034:	2b00      	cmp	r3, #0
 8004036:	d001      	beq.n	800403c <HAL_ADCEx_InjectedStart_IT+0x24>
  {
    return HAL_BUSY;
 8004038:	2302      	movs	r3, #2
 800403a:	e0ca      	b.n	80041d2 <HAL_ADCEx_InjectedStart_IT+0x1ba>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	68db      	ldr	r3, [r3, #12]
 8004042:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004046:	613b      	str	r3, [r7, #16]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800404e:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8004052:	2b00      	cmp	r3, #0
 8004054:	d10a      	bne.n	800406c <HAL_ADCEx_InjectedStart_IT+0x54>
        && (tmp_config_injected_queue == 0UL)
 8004056:	693b      	ldr	r3, [r7, #16]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d107      	bne.n	800406c <HAL_ADCEx_InjectedStart_IT+0x54>
       )
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004060:	f043 0220 	orr.w	r2, r3, #32
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8004068:	2301      	movs	r3, #1
 800406a:	e0b2      	b.n	80041d2 <HAL_ADCEx_InjectedStart_IT+0x1ba>
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004072:	2b01      	cmp	r3, #1
 8004074:	d101      	bne.n	800407a <HAL_ADCEx_InjectedStart_IT+0x62>
 8004076:	2302      	movs	r3, #2
 8004078:	e0ab      	b.n	80041d2 <HAL_ADCEx_InjectedStart_IT+0x1ba>
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2201      	movs	r2, #1
 800407e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8004082:	6878      	ldr	r0, [r7, #4]
 8004084:	f7ff fc2c 	bl	80038e0 <ADC_Enable>
 8004088:	4603      	mov	r3, r0
 800408a:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800408c:	7bfb      	ldrb	r3, [r7, #15]
 800408e:	2b00      	cmp	r3, #0
 8004090:	f040 809a 	bne.w	80041c8 <HAL_ADCEx_InjectedStart_IT+0x1b0>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004098:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800409c:	2b00      	cmp	r3, #0
 800409e:	d006      	beq.n	80040ae <HAL_ADCEx_InjectedStart_IT+0x96>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040a4:	f023 0208 	bic.w	r2, r3, #8
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	661a      	str	r2, [r3, #96]	@ 0x60
 80040ac:	e002      	b.n	80040b4 <HAL_ADCEx_InjectedStart_IT+0x9c>
      }
      else
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2200      	movs	r2, #0
 80040b2:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040b8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80040bc:	f023 0301 	bic.w	r3, r3, #1
 80040c0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4a44      	ldr	r2, [pc, #272]	@ (80041e0 <HAL_ADCEx_InjectedStart_IT+0x1c8>)
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d002      	beq.n	80040d8 <HAL_ADCEx_InjectedStart_IT+0xc0>
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	e001      	b.n	80040dc <HAL_ADCEx_InjectedStart_IT+0xc4>
 80040d8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80040dc:	687a      	ldr	r2, [r7, #4]
 80040de:	6812      	ldr	r2, [r2, #0]
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d002      	beq.n	80040ea <HAL_ADCEx_InjectedStart_IT+0xd2>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80040e4:	697b      	ldr	r3, [r7, #20]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d105      	bne.n	80040f6 <HAL_ADCEx_InjectedStart_IT+0xde>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040ee:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	2260      	movs	r2, #96	@ 0x60
 80040fc:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2200      	movs	r2, #0
 8004102:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

      /* Enable ADC Injected context queue overflow interrupt if this feature   */
      /* is enabled.                                                            */
      if ((hadc->Instance->CFGR & ADC_CFGR_JQM) != 0UL)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	68db      	ldr	r3, [r3, #12]
 800410c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004110:	2b00      	cmp	r3, #0
 8004112:	d007      	beq.n	8004124 <HAL_ADCEx_InjectedStart_IT+0x10c>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_FLAG_JQOVF);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	685a      	ldr	r2, [r3, #4]
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004122:	605a      	str	r2, [r3, #4]
      }

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	699b      	ldr	r3, [r3, #24]
 8004128:	2b08      	cmp	r3, #8
 800412a:	d110      	bne.n	800414e <HAL_ADCEx_InjectedStart_IT+0x136>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	685a      	ldr	r2, [r3, #4]
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f022 0220 	bic.w	r2, r2, #32
 800413a:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	685a      	ldr	r2, [r3, #4]
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800414a:	605a      	str	r2, [r3, #4]
          break;
 800414c:	e010      	b.n	8004170 <HAL_ADCEx_InjectedStart_IT+0x158>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	685a      	ldr	r2, [r3, #4]
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800415c:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	685a      	ldr	r2, [r3, #4]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f042 0220 	orr.w	r2, r2, #32
 800416c:	605a      	str	r2, [r3, #4]
          break;
 800416e:	bf00      	nop
      /*    - if multimode only concerns regular conversion, ADC is enabled     */
      /*     and conversion is started.                                         */
      /* If ADC is master or independent,                                       */
      /*    - ADC is enabled and conversion is started.                         */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a1a      	ldr	r2, [pc, #104]	@ (80041e0 <HAL_ADCEx_InjectedStart_IT+0x1c8>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d002      	beq.n	8004180 <HAL_ADCEx_InjectedStart_IT+0x168>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	e001      	b.n	8004184 <HAL_ADCEx_InjectedStart_IT+0x16c>
 8004180:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004184:	687a      	ldr	r2, [r7, #4]
 8004186:	6812      	ldr	r2, [r2, #0]
 8004188:	4293      	cmp	r3, r2
 800418a:	d008      	beq.n	800419e <HAL_ADCEx_InjectedStart_IT+0x186>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800418c:	697b      	ldr	r3, [r7, #20]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d005      	beq.n	800419e <HAL_ADCEx_InjectedStart_IT+0x186>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8004192:	697b      	ldr	r3, [r7, #20]
 8004194:	2b06      	cmp	r3, #6
 8004196:	d002      	beq.n	800419e <HAL_ADCEx_InjectedStart_IT+0x186>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8004198:	697b      	ldr	r3, [r7, #20]
 800419a:	2b07      	cmp	r3, #7
 800419c:	d10d      	bne.n	80041ba <HAL_ADCEx_InjectedStart_IT+0x1a2>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4618      	mov	r0, r3
 80041a4:	f7ff fd40 	bl	8003c28 <LL_ADC_INJ_GetTrigAuto>
 80041a8:	4603      	mov	r3, r0
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d110      	bne.n	80041d0 <HAL_ADCEx_InjectedStart_IT+0x1b8>
        {
          LL_ADC_INJ_StartConversion(hadc->Instance);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4618      	mov	r0, r3
 80041b4:	f7ff fdf7 	bl	8003da6 <LL_ADC_INJ_StartConversion>
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 80041b8:	e00a      	b.n	80041d0 <HAL_ADCEx_InjectedStart_IT+0x1b8>
        }
      }
      else
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041be:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80041c6:	e003      	b.n	80041d0 <HAL_ADCEx_InjectedStart_IT+0x1b8>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2200      	movs	r2, #0
 80041cc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return tmp_hal_status;
 80041d0:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80041d2:	4618      	mov	r0, r3
 80041d4:	3718      	adds	r7, #24
 80041d6:	46bd      	mov	sp, r7
 80041d8:	bd80      	pop	{r7, pc}
 80041da:	bf00      	nop
 80041dc:	50000300 	.word	0x50000300
 80041e0:	50000100 	.word	0x50000100

080041e4 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80041e4:	b480      	push	{r7}
 80041e6:	b083      	sub	sp, #12
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80041ec:	bf00      	nop
 80041ee:	370c      	adds	r7, #12
 80041f0:	46bd      	mov	sp, r7
 80041f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f6:	4770      	bx	lr

080041f8 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80041f8:	b480      	push	{r7}
 80041fa:	b083      	sub	sp, #12
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004200:	bf00      	nop
 8004202:	370c      	adds	r7, #12
 8004204:	46bd      	mov	sp, r7
 8004206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420a:	4770      	bx	lr

0800420c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 800420c:	b480      	push	{r7}
 800420e:	b083      	sub	sp, #12
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004214:	bf00      	nop
 8004216:	370c      	adds	r7, #12
 8004218:	46bd      	mov	sp, r7
 800421a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421e:	4770      	bx	lr

08004220 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8004220:	b480      	push	{r7}
 8004222:	b083      	sub	sp, #12
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004228:	bf00      	nop
 800422a:	370c      	adds	r7, #12
 800422c:	46bd      	mov	sp, r7
 800422e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004232:	4770      	bx	lr

08004234 <HAL_ADCEx_InjectedConfigChannel>:
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc,
                                                  const ADC_InjectionConfTypeDef *pConfigInjected)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b0b6      	sub	sp, #216	@ 0xd8
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
 800423c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800423e:	2300      	movs	r3, #0
 8004240:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmp_offset_shifted;
  uint32_t tmp_config_internal_channel;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0;
 8004244:	2300      	movs	r3, #0
 8004246:	60bb      	str	r3, [r7, #8]

  uint32_t tmp_jsqr_context_queue_being_built = 0U;
 8004248:	2300      	movs	r3, #0
 800424a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004254:	2b01      	cmp	r3, #1
 8004256:	d102      	bne.n	800425e <HAL_ADCEx_InjectedConfigChannel+0x2a>
 8004258:	2302      	movs	r3, #2
 800425a:	f000 bcb5 	b.w	8004bc8 <HAL_ADCEx_InjectedConfigChannel+0x994>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2201      	movs	r2, #1
 8004262:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	695b      	ldr	r3, [r3, #20]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d003      	beq.n	8004276 <HAL_ADCEx_InjectedConfigChannel+0x42>
      (pConfigInjected->InjectedNbrOfConversion == 1U))
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	6a1b      	ldr	r3, [r3, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8004272:	2b01      	cmp	r3, #1
 8004274:	d130      	bne.n	80042d8 <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 can be used) */

    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	2b09      	cmp	r3, #9
 800427c:	d179      	bne.n	8004372 <HAL_ADCEx_InjectedConfigChannel+0x13e>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004282:	2b00      	cmp	r3, #0
 8004284:	d010      	beq.n	80042a8 <HAL_ADCEx_InjectedConfigChannel+0x74>
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	0e9b      	lsrs	r3, r3, #26
 800428c:	025b      	lsls	r3, r3, #9
 800428e:	f403 5278 	and.w	r2, r3, #15872	@ 0x3e00
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004296:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 800429a:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 80042a0:	4313      	orrs	r3, r2
 80042a2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80042a6:	e007      	b.n	80042b8 <HAL_ADCEx_InjectedConfigChannel+0x84>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	0e9b      	lsrs	r3, r3, #26
 80042ae:	025b      	lsls	r3, r3, #9
 80042b0:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 80042b4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
      }

      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_jsqr_context_queue_being_built);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80042be:	4b84      	ldr	r3, [pc, #528]	@ (80044d0 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 80042c0:	4013      	ands	r3, r2
 80042c2:	687a      	ldr	r2, [r7, #4]
 80042c4:	6812      	ldr	r2, [r2, #0]
 80042c6:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 80042ca:	430b      	orrs	r3, r1
 80042cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_jsqr_context_queue_being_built;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80042d4:	665a      	str	r2, [r3, #100]	@ 0x64
    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 80042d6:	e04c      	b.n	8004372 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d11d      	bne.n	800431c <HAL_ADCEx_InjectedConfigChannel+0xe8>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = pConfigInjected->InjectedNbrOfConversion;
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	6a1a      	ldr	r2, [r3, #32]
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	669a      	str	r2, [r3, #104]	@ 0x68
      /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
         call, this context will be written in JSQR register at the last call.
         At this point, the context is merely reset  */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2200      	movs	r2, #0
 80042ec:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d00d      	beq.n	8004312 <HAL_ADCEx_InjectedConfigChannel+0xde>
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	6a1b      	ldr	r3, [r3, #32]
 80042fa:	1e5a      	subs	r2, r3, #1
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004300:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 8004304:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 800430a:	4313      	orrs	r3, r2
 800430c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004310:	e004      	b.n	800431c <HAL_ADCEx_InjectedConfigChannel+0xe8>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U));
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	6a1b      	ldr	r3, [r3, #32]
 8004316:	3b01      	subs	r3, #1
 8004318:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, pConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	0e9b      	lsrs	r3, r3, #26
 8004322:	f003 021f 	and.w	r2, r3, #31
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	685b      	ldr	r3, [r3, #4]
 800432a:	f003 031f 	and.w	r3, r3, #31
 800432e:	fa02 f303 	lsl.w	r3, r2, r3
 8004332:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004336:	4313      	orrs	r3, r2
 8004338:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004340:	1e5a      	subs	r2, r3, #1
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	669a      	str	r2, [r3, #104]	@ 0x68

    /* 3. tmp_jsqr_context_queue_being_built is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800434a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800434e:	431a      	orrs	r2, r3
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	665a      	str	r2, [r3, #100]	@ 0x64

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004358:	2b00      	cmp	r3, #0
 800435a:	d10a      	bne.n	8004372 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004362:	4b5b      	ldr	r3, [pc, #364]	@ (80044d0 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 8004364:	4013      	ands	r3, r2
 8004366:	687a      	ldr	r2, [r7, #4]
 8004368:	6e51      	ldr	r1, [r2, #100]	@ 0x64
 800436a:	687a      	ldr	r2, [r7, #4]
 800436c:	6812      	ldr	r2, [r2, #0]
 800436e:	430b      	orrs	r3, r1
 8004370:	64d3      	str	r3, [r2, #76]	@ 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4618      	mov	r0, r3
 8004378:	f7ff fd29 	bl	8003dce <LL_ADC_INJ_IsConversionOngoing>
 800437c:	4603      	mov	r3, r0
 800437e:	2b00      	cmp	r3, #0
 8004380:	d124      	bne.n	80043cc <HAL_ADCEx_InjectedConfigChannel+0x198>
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004388:	2b00      	cmp	r3, #0
 800438a:	d112      	bne.n	80043b2 <HAL_ADCEx_InjectedConfigChannel+0x17e>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	68db      	ldr	r3, [r3, #12]
 8004392:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800439c:	055a      	lsls	r2, r3, #21
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80043a4:	051b      	lsls	r3, r3, #20
 80043a6:	431a      	orrs	r2, r3
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	430a      	orrs	r2, r1
 80043ae:	60da      	str	r2, [r3, #12]
 80043b0:	e00c      	b.n	80043cc <HAL_ADCEx_InjectedConfigChannel+0x198>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR,
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	68db      	ldr	r3, [r3, #12]
 80043b8:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80043c2:	055a      	lsls	r2, r3, #21
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	430a      	orrs	r2, r1
 80043ca:	60da      	str	r2, [r3, #12]
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4618      	mov	r0, r3
 80043d2:	f7ff fcd5 	bl	8003d80 <LL_ADC_REG_IsConversionOngoing>
 80043d6:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	4618      	mov	r0, r3
 80043e0:	f7ff fcf5 	bl	8003dce <LL_ADC_INJ_IsConversionOngoing>
 80043e4:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8

  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80043e8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	f040 822e 	bne.w	800484e <HAL_ADCEx_InjectedConfigChannel+0x61a>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80043f2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	f040 8229 	bne.w	800484e <HAL_ADCEx_InjectedConfigChannel+0x61a>
     )
  {
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004400:	2b00      	cmp	r3, #0
 8004402:	d003      	beq.n	800440c <HAL_ADCEx_InjectedConfigChannel+0x1d8>
        || (pConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004408:	2b00      	cmp	r3, #0
 800440a:	d116      	bne.n	800443a <HAL_ADCEx_InjectedConfigChannel+0x206>
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004412:	2b01      	cmp	r3, #1
 8004414:	d108      	bne.n	8004428 <HAL_ADCEx_InjectedConfigChannel+0x1f4>
      {
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	68da      	ldr	r2, [r3, #12]
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 8004424:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8004426:	e01f      	b.n	8004468 <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	68da      	ldr	r2, [r3, #12]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8004436:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8004438:	e016      	b.n	8004468 <HAL_ADCEx_InjectedConfigChannel+0x234>
    }
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004440:	2b01      	cmp	r3, #1
 8004442:	d109      	bne.n	8004458 <HAL_ADCEx_InjectedConfigChannel+0x224>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004448:	f043 0220 	orr.w	r2, r3, #32
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	65da      	str	r2, [r3, #92]	@ 0x5c

        tmp_hal_status = HAL_ERROR;
 8004450:	2301      	movs	r3, #1
 8004452:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8004456:	e007      	b.n	8004468 <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	68da      	ldr	r2, [r3, #12]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8004466:	60da      	str	r2, [r3, #12]
      }
    }

    if (pConfigInjected->InjecOversamplingMode == ENABLE)
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800446e:	2b01      	cmp	r3, #1
 8004470:	d110      	bne.n	8004494 <HAL_ADCEx_InjectedConfigChannel+0x260>
      /* Configuration of Injected Oversampler:                                 */
      /*  - Oversampling Ratio                                                  */
      /*  - Right bit shift                                                     */

      /* Enable OverSampling mode */
      MODIFY_REG(hadc->Instance->CFGR2,
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	691b      	ldr	r3, [r3, #16]
 8004478:	f423 72ff 	bic.w	r2, r3, #510	@ 0x1fe
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004484:	430b      	orrs	r3, r1
 8004486:	431a      	orrs	r2, r3
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f042 0202 	orr.w	r2, r2, #2
 8004490:	611a      	str	r2, [r3, #16]
 8004492:	e007      	b.n	80044a4 <HAL_ADCEx_InjectedConfigChannel+0x270>
                );
    }
    else
    {
      /* Disable Regular OverSampling */
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	691a      	ldr	r2, [r3, #16]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f022 0202 	bic.w	r2, r2, #2
 80044a2:	611a      	str	r2, [r3, #16]
    }

    /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
    if (pConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	689b      	ldr	r3, [r3, #8]
 80044a8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80044ac:	d112      	bne.n	80044d4 <HAL_ADCEx_InjectedConfigChannel+0x2a0>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6818      	ldr	r0, [r3, #0]
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	2200      	movs	r2, #0
 80044b8:	4619      	mov	r1, r3
 80044ba:	f7ff fbc3 	bl	8003c44 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80044c6:	4618      	mov	r0, r3
 80044c8:	f7ff fb9b 	bl	8003c02 <LL_ADC_SetSamplingTimeCommonConfig>
 80044cc:	e011      	b.n	80044f2 <HAL_ADCEx_InjectedConfigChannel+0x2be>
 80044ce:	bf00      	nop
 80044d0:	04104000 	.word	0x04104000
    }
    else
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6818      	ldr	r0, [r3, #0]
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	6819      	ldr	r1, [r3, #0]
                                    pConfigInjected->InjectedSamplingTime);
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	689b      	ldr	r3, [r3, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 80044e0:	461a      	mov	r2, r3
 80044e2:	f7ff fbaf 	bl	8003c44 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	2100      	movs	r1, #0
 80044ec:	4618      	mov	r0, r3
 80044ee:	f7ff fb88 	bl	8003c02 <LL_ADC_SetSamplingTimeCommonConfig>

    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset with respect to the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	695a      	ldr	r2, [r3, #20]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	68db      	ldr	r3, [r3, #12]
 80044fc:	08db      	lsrs	r3, r3, #3
 80044fe:	f003 0303 	and.w	r3, r3, #3
 8004502:	005b      	lsls	r3, r3, #1
 8004504:	fa02 f303 	lsl.w	r3, r2, r3
 8004508:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	691b      	ldr	r3, [r3, #16]
 8004510:	2b04      	cmp	r3, #4
 8004512:	d022      	beq.n	800455a <HAL_ADCEx_InjectedConfigChannel+0x326>
    {
      /* Set ADC selected offset number */
      LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedChannel,
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6818      	ldr	r0, [r3, #0]
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	6919      	ldr	r1, [r3, #16]
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	681a      	ldr	r2, [r3, #0]
 8004520:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004524:	f7ff fae2 	bl	8003aec <LL_ADC_SetOffset>
                       tmp_offset_shifted);

      /* Set ADC selected offset sign & saturation */
      LL_ADC_SetOffsetSign(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedOffsetSign);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6818      	ldr	r0, [r3, #0]
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	6919      	ldr	r1, [r3, #16]
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	699b      	ldr	r3, [r3, #24]
 8004534:	461a      	mov	r2, r3
 8004536:	f7ff fb2e 	bl	8003b96 <LL_ADC_SetOffsetSign>
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6818      	ldr	r0, [r3, #0]
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	6919      	ldr	r1, [r3, #16]
                                 (pConfigInjected->InjectedOffsetSaturation == ENABLE) ?
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	7f1b      	ldrb	r3, [r3, #28]
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 8004546:	2b01      	cmp	r3, #1
 8004548:	d102      	bne.n	8004550 <HAL_ADCEx_InjectedConfigChannel+0x31c>
 800454a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800454e:	e000      	b.n	8004552 <HAL_ADCEx_InjectedConfigChannel+0x31e>
 8004550:	2300      	movs	r3, #0
 8004552:	461a      	mov	r2, r3
 8004554:	f7ff fb3a 	bl	8003bcc <LL_ADC_SetOffsetSaturation>
 8004558:	e179      	b.n	800484e <HAL_ADCEx_InjectedConfigChannel+0x61a>
    }
    else
    {
      /* Scan each offset register to check if the selected channel is targeted. */
      /* If this is the case, the corresponding offset number is disabled.       */
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	2100      	movs	r1, #0
 8004560:	4618      	mov	r0, r3
 8004562:	f7ff fae7 	bl	8003b34 <LL_ADC_GetOffsetChannel>
 8004566:	4603      	mov	r3, r0
 8004568:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800456c:	2b00      	cmp	r3, #0
 800456e:	d10a      	bne.n	8004586 <HAL_ADCEx_InjectedConfigChannel+0x352>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	2100      	movs	r1, #0
 8004576:	4618      	mov	r0, r3
 8004578:	f7ff fadc 	bl	8003b34 <LL_ADC_GetOffsetChannel>
 800457c:	4603      	mov	r3, r0
 800457e:	0e9b      	lsrs	r3, r3, #26
 8004580:	f003 021f 	and.w	r2, r3, #31
 8004584:	e01e      	b.n	80045c4 <HAL_ADCEx_InjectedConfigChannel+0x390>
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	2100      	movs	r1, #0
 800458c:	4618      	mov	r0, r3
 800458e:	f7ff fad1 	bl	8003b34 <LL_ADC_GetOffsetChannel>
 8004592:	4603      	mov	r3, r0
 8004594:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004598:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800459c:	fa93 f3a3 	rbit	r3, r3
 80045a0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  return result;
 80045a4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80045a8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 80045ac:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d101      	bne.n	80045b8 <HAL_ADCEx_InjectedConfigChannel+0x384>
    return 32U;
 80045b4:	2320      	movs	r3, #32
 80045b6:	e004      	b.n	80045c2 <HAL_ADCEx_InjectedConfigChannel+0x38e>
  return __builtin_clz(value);
 80045b8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80045bc:	fab3 f383 	clz	r3, r3
 80045c0:	b2db      	uxtb	r3, r3
 80045c2:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d105      	bne.n	80045dc <HAL_ADCEx_InjectedConfigChannel+0x3a8>
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	0e9b      	lsrs	r3, r3, #26
 80045d6:	f003 031f 	and.w	r3, r3, #31
 80045da:	e018      	b.n	800460e <HAL_ADCEx_InjectedConfigChannel+0x3da>
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80045e8:	fa93 f3a3 	rbit	r3, r3
 80045ec:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 80045f0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80045f4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80045f8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d101      	bne.n	8004604 <HAL_ADCEx_InjectedConfigChannel+0x3d0>
    return 32U;
 8004600:	2320      	movs	r3, #32
 8004602:	e004      	b.n	800460e <HAL_ADCEx_InjectedConfigChannel+0x3da>
  return __builtin_clz(value);
 8004604:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004608:	fab3 f383 	clz	r3, r3
 800460c:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800460e:	429a      	cmp	r2, r3
 8004610:	d106      	bne.n	8004620 <HAL_ADCEx_InjectedConfigChannel+0x3ec>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	2200      	movs	r2, #0
 8004618:	2100      	movs	r1, #0
 800461a:	4618      	mov	r0, r3
 800461c:	f7ff faa0 	bl	8003b60 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	2101      	movs	r1, #1
 8004626:	4618      	mov	r0, r3
 8004628:	f7ff fa84 	bl	8003b34 <LL_ADC_GetOffsetChannel>
 800462c:	4603      	mov	r3, r0
 800462e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004632:	2b00      	cmp	r3, #0
 8004634:	d10a      	bne.n	800464c <HAL_ADCEx_InjectedConfigChannel+0x418>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	2101      	movs	r1, #1
 800463c:	4618      	mov	r0, r3
 800463e:	f7ff fa79 	bl	8003b34 <LL_ADC_GetOffsetChannel>
 8004642:	4603      	mov	r3, r0
 8004644:	0e9b      	lsrs	r3, r3, #26
 8004646:	f003 021f 	and.w	r2, r3, #31
 800464a:	e01e      	b.n	800468a <HAL_ADCEx_InjectedConfigChannel+0x456>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	2101      	movs	r1, #1
 8004652:	4618      	mov	r0, r3
 8004654:	f7ff fa6e 	bl	8003b34 <LL_ADC_GetOffsetChannel>
 8004658:	4603      	mov	r3, r0
 800465a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800465e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004662:	fa93 f3a3 	rbit	r3, r3
 8004666:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800466a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800466e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8004672:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004676:	2b00      	cmp	r3, #0
 8004678:	d101      	bne.n	800467e <HAL_ADCEx_InjectedConfigChannel+0x44a>
    return 32U;
 800467a:	2320      	movs	r3, #32
 800467c:	e004      	b.n	8004688 <HAL_ADCEx_InjectedConfigChannel+0x454>
  return __builtin_clz(value);
 800467e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004682:	fab3 f383 	clz	r3, r3
 8004686:	b2db      	uxtb	r3, r3
 8004688:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004692:	2b00      	cmp	r3, #0
 8004694:	d105      	bne.n	80046a2 <HAL_ADCEx_InjectedConfigChannel+0x46e>
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	0e9b      	lsrs	r3, r3, #26
 800469c:	f003 031f 	and.w	r3, r3, #31
 80046a0:	e018      	b.n	80046d4 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046aa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80046ae:	fa93 f3a3 	rbit	r3, r3
 80046b2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 80046b6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80046ba:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 80046be:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d101      	bne.n	80046ca <HAL_ADCEx_InjectedConfigChannel+0x496>
    return 32U;
 80046c6:	2320      	movs	r3, #32
 80046c8:	e004      	b.n	80046d4 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
  return __builtin_clz(value);
 80046ca:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80046ce:	fab3 f383 	clz	r3, r3
 80046d2:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d106      	bne.n	80046e6 <HAL_ADCEx_InjectedConfigChannel+0x4b2>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	2200      	movs	r2, #0
 80046de:	2101      	movs	r1, #1
 80046e0:	4618      	mov	r0, r3
 80046e2:	f7ff fa3d 	bl	8003b60 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	2102      	movs	r1, #2
 80046ec:	4618      	mov	r0, r3
 80046ee:	f7ff fa21 	bl	8003b34 <LL_ADC_GetOffsetChannel>
 80046f2:	4603      	mov	r3, r0
 80046f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d10a      	bne.n	8004712 <HAL_ADCEx_InjectedConfigChannel+0x4de>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	2102      	movs	r1, #2
 8004702:	4618      	mov	r0, r3
 8004704:	f7ff fa16 	bl	8003b34 <LL_ADC_GetOffsetChannel>
 8004708:	4603      	mov	r3, r0
 800470a:	0e9b      	lsrs	r3, r3, #26
 800470c:	f003 021f 	and.w	r2, r3, #31
 8004710:	e01e      	b.n	8004750 <HAL_ADCEx_InjectedConfigChannel+0x51c>
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	2102      	movs	r1, #2
 8004718:	4618      	mov	r0, r3
 800471a:	f7ff fa0b 	bl	8003b34 <LL_ADC_GetOffsetChannel>
 800471e:	4603      	mov	r3, r0
 8004720:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004724:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004728:	fa93 f3a3 	rbit	r3, r3
 800472c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8004730:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004734:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8004738:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800473c:	2b00      	cmp	r3, #0
 800473e:	d101      	bne.n	8004744 <HAL_ADCEx_InjectedConfigChannel+0x510>
    return 32U;
 8004740:	2320      	movs	r3, #32
 8004742:	e004      	b.n	800474e <HAL_ADCEx_InjectedConfigChannel+0x51a>
  return __builtin_clz(value);
 8004744:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004748:	fab3 f383 	clz	r3, r3
 800474c:	b2db      	uxtb	r3, r3
 800474e:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004758:	2b00      	cmp	r3, #0
 800475a:	d105      	bne.n	8004768 <HAL_ADCEx_InjectedConfigChannel+0x534>
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	0e9b      	lsrs	r3, r3, #26
 8004762:	f003 031f 	and.w	r3, r3, #31
 8004766:	e014      	b.n	8004792 <HAL_ADCEx_InjectedConfigChannel+0x55e>
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800476e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004770:	fa93 f3a3 	rbit	r3, r3
 8004774:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8004776:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004778:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 800477c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004780:	2b00      	cmp	r3, #0
 8004782:	d101      	bne.n	8004788 <HAL_ADCEx_InjectedConfigChannel+0x554>
    return 32U;
 8004784:	2320      	movs	r3, #32
 8004786:	e004      	b.n	8004792 <HAL_ADCEx_InjectedConfigChannel+0x55e>
  return __builtin_clz(value);
 8004788:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800478c:	fab3 f383 	clz	r3, r3
 8004790:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004792:	429a      	cmp	r2, r3
 8004794:	d106      	bne.n	80047a4 <HAL_ADCEx_InjectedConfigChannel+0x570>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	2200      	movs	r2, #0
 800479c:	2102      	movs	r1, #2
 800479e:	4618      	mov	r0, r3
 80047a0:	f7ff f9de 	bl	8003b60 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	2103      	movs	r1, #3
 80047aa:	4618      	mov	r0, r3
 80047ac:	f7ff f9c2 	bl	8003b34 <LL_ADC_GetOffsetChannel>
 80047b0:	4603      	mov	r3, r0
 80047b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d10a      	bne.n	80047d0 <HAL_ADCEx_InjectedConfigChannel+0x59c>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	2103      	movs	r1, #3
 80047c0:	4618      	mov	r0, r3
 80047c2:	f7ff f9b7 	bl	8003b34 <LL_ADC_GetOffsetChannel>
 80047c6:	4603      	mov	r3, r0
 80047c8:	0e9b      	lsrs	r3, r3, #26
 80047ca:	f003 021f 	and.w	r2, r3, #31
 80047ce:	e017      	b.n	8004800 <HAL_ADCEx_InjectedConfigChannel+0x5cc>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	2103      	movs	r1, #3
 80047d6:	4618      	mov	r0, r3
 80047d8:	f7ff f9ac 	bl	8003b34 <LL_ADC_GetOffsetChannel>
 80047dc:	4603      	mov	r3, r0
 80047de:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047e0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80047e2:	fa93 f3a3 	rbit	r3, r3
 80047e6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80047e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80047ea:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 80047ec:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d101      	bne.n	80047f6 <HAL_ADCEx_InjectedConfigChannel+0x5c2>
    return 32U;
 80047f2:	2320      	movs	r3, #32
 80047f4:	e003      	b.n	80047fe <HAL_ADCEx_InjectedConfigChannel+0x5ca>
  return __builtin_clz(value);
 80047f6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80047f8:	fab3 f383 	clz	r3, r3
 80047fc:	b2db      	uxtb	r3, r3
 80047fe:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004808:	2b00      	cmp	r3, #0
 800480a:	d105      	bne.n	8004818 <HAL_ADCEx_InjectedConfigChannel+0x5e4>
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	0e9b      	lsrs	r3, r3, #26
 8004812:	f003 031f 	and.w	r3, r3, #31
 8004816:	e011      	b.n	800483c <HAL_ADCEx_InjectedConfigChannel+0x608>
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800481e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004820:	fa93 f3a3 	rbit	r3, r3
 8004824:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8004826:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004828:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 800482a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800482c:	2b00      	cmp	r3, #0
 800482e:	d101      	bne.n	8004834 <HAL_ADCEx_InjectedConfigChannel+0x600>
    return 32U;
 8004830:	2320      	movs	r3, #32
 8004832:	e003      	b.n	800483c <HAL_ADCEx_InjectedConfigChannel+0x608>
  return __builtin_clz(value);
 8004834:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004836:	fab3 f383 	clz	r3, r3
 800483a:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800483c:	429a      	cmp	r2, r3
 800483e:	d106      	bne.n	800484e <HAL_ADCEx_InjectedConfigChannel+0x61a>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	2200      	movs	r2, #0
 8004846:	2103      	movs	r1, #3
 8004848:	4618      	mov	r0, r3
 800484a:	f7ff f989 	bl	8003b60 <LL_ADC_SetOffsetState>
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	4618      	mov	r0, r3
 8004854:	f7ff fa54 	bl	8003d00 <LL_ADC_IsEnabled>
 8004858:	4603      	mov	r3, r0
 800485a:	2b00      	cmp	r3, #0
 800485c:	f040 8140 	bne.w	8004ae0 <HAL_ADCEx_InjectedConfigChannel+0x8ac>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6818      	ldr	r0, [r3, #0]
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	6819      	ldr	r1, [r3, #0]
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	68db      	ldr	r3, [r3, #12]
 800486c:	461a      	mov	r2, r3
 800486e:	f7ff fa15 	bl	8003c9c <LL_ADC_SetChannelSingleDiff>

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (pConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	68db      	ldr	r3, [r3, #12]
 8004876:	4a8f      	ldr	r2, [pc, #572]	@ (8004ab4 <HAL_ADCEx_InjectedConfigChannel+0x880>)
 8004878:	4293      	cmp	r3, r2
 800487a:	f040 8131 	bne.w	8004ae0 <HAL_ADCEx_InjectedConfigChannel+0x8ac>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6818      	ldr	r0, [r3, #0]
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800488a:	2b00      	cmp	r3, #0
 800488c:	d10b      	bne.n	80048a6 <HAL_ADCEx_InjectedConfigChannel+0x672>
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	0e9b      	lsrs	r3, r3, #26
 8004894:	3301      	adds	r3, #1
 8004896:	f003 031f 	and.w	r3, r3, #31
 800489a:	2b09      	cmp	r3, #9
 800489c:	bf94      	ite	ls
 800489e:	2301      	movls	r3, #1
 80048a0:	2300      	movhi	r3, #0
 80048a2:	b2db      	uxtb	r3, r3
 80048a4:	e019      	b.n	80048da <HAL_ADCEx_InjectedConfigChannel+0x6a6>
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048ac:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80048ae:	fa93 f3a3 	rbit	r3, r3
 80048b2:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80048b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80048b6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80048b8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d101      	bne.n	80048c2 <HAL_ADCEx_InjectedConfigChannel+0x68e>
    return 32U;
 80048be:	2320      	movs	r3, #32
 80048c0:	e003      	b.n	80048ca <HAL_ADCEx_InjectedConfigChannel+0x696>
  return __builtin_clz(value);
 80048c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80048c4:	fab3 f383 	clz	r3, r3
 80048c8:	b2db      	uxtb	r3, r3
 80048ca:	3301      	adds	r3, #1
 80048cc:	f003 031f 	and.w	r3, r3, #31
 80048d0:	2b09      	cmp	r3, #9
 80048d2:	bf94      	ite	ls
 80048d4:	2301      	movls	r3, #1
 80048d6:	2300      	movhi	r3, #0
 80048d8:	b2db      	uxtb	r3, r3
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d079      	beq.n	80049d2 <HAL_ADCEx_InjectedConfigChannel+0x79e>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d107      	bne.n	80048fa <HAL_ADCEx_InjectedConfigChannel+0x6c6>
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	0e9b      	lsrs	r3, r3, #26
 80048f0:	3301      	adds	r3, #1
 80048f2:	069b      	lsls	r3, r3, #26
 80048f4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80048f8:	e015      	b.n	8004926 <HAL_ADCEx_InjectedConfigChannel+0x6f2>
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004900:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004902:	fa93 f3a3 	rbit	r3, r3
 8004906:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8004908:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800490a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800490c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800490e:	2b00      	cmp	r3, #0
 8004910:	d101      	bne.n	8004916 <HAL_ADCEx_InjectedConfigChannel+0x6e2>
    return 32U;
 8004912:	2320      	movs	r3, #32
 8004914:	e003      	b.n	800491e <HAL_ADCEx_InjectedConfigChannel+0x6ea>
  return __builtin_clz(value);
 8004916:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004918:	fab3 f383 	clz	r3, r3
 800491c:	b2db      	uxtb	r3, r3
 800491e:	3301      	adds	r3, #1
 8004920:	069b      	lsls	r3, r3, #26
 8004922:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800492e:	2b00      	cmp	r3, #0
 8004930:	d109      	bne.n	8004946 <HAL_ADCEx_InjectedConfigChannel+0x712>
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	0e9b      	lsrs	r3, r3, #26
 8004938:	3301      	adds	r3, #1
 800493a:	f003 031f 	and.w	r3, r3, #31
 800493e:	2101      	movs	r1, #1
 8004940:	fa01 f303 	lsl.w	r3, r1, r3
 8004944:	e017      	b.n	8004976 <HAL_ADCEx_InjectedConfigChannel+0x742>
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800494c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800494e:	fa93 f3a3 	rbit	r3, r3
 8004952:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8004954:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004956:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8004958:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800495a:	2b00      	cmp	r3, #0
 800495c:	d101      	bne.n	8004962 <HAL_ADCEx_InjectedConfigChannel+0x72e>
    return 32U;
 800495e:	2320      	movs	r3, #32
 8004960:	e003      	b.n	800496a <HAL_ADCEx_InjectedConfigChannel+0x736>
  return __builtin_clz(value);
 8004962:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004964:	fab3 f383 	clz	r3, r3
 8004968:	b2db      	uxtb	r3, r3
 800496a:	3301      	adds	r3, #1
 800496c:	f003 031f 	and.w	r3, r3, #31
 8004970:	2101      	movs	r1, #1
 8004972:	fa01 f303 	lsl.w	r3, r1, r3
 8004976:	ea42 0103 	orr.w	r1, r2, r3
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004982:	2b00      	cmp	r3, #0
 8004984:	d10a      	bne.n	800499c <HAL_ADCEx_InjectedConfigChannel+0x768>
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	0e9b      	lsrs	r3, r3, #26
 800498c:	3301      	adds	r3, #1
 800498e:	f003 021f 	and.w	r2, r3, #31
 8004992:	4613      	mov	r3, r2
 8004994:	005b      	lsls	r3, r3, #1
 8004996:	4413      	add	r3, r2
 8004998:	051b      	lsls	r3, r3, #20
 800499a:	e018      	b.n	80049ce <HAL_ADCEx_InjectedConfigChannel+0x79a>
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049a4:	fa93 f3a3 	rbit	r3, r3
 80049a8:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80049aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049ac:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80049ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d101      	bne.n	80049b8 <HAL_ADCEx_InjectedConfigChannel+0x784>
    return 32U;
 80049b4:	2320      	movs	r3, #32
 80049b6:	e003      	b.n	80049c0 <HAL_ADCEx_InjectedConfigChannel+0x78c>
  return __builtin_clz(value);
 80049b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049ba:	fab3 f383 	clz	r3, r3
 80049be:	b2db      	uxtb	r3, r3
 80049c0:	3301      	adds	r3, #1
 80049c2:	f003 021f 	and.w	r2, r3, #31
 80049c6:	4613      	mov	r3, r2
 80049c8:	005b      	lsls	r3, r3, #1
 80049ca:	4413      	add	r3, r2
 80049cc:	051b      	lsls	r3, r3, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80049ce:	430b      	orrs	r3, r1
 80049d0:	e081      	b.n	8004ad6 <HAL_ADCEx_InjectedConfigChannel+0x8a2>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d107      	bne.n	80049ee <HAL_ADCEx_InjectedConfigChannel+0x7ba>
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	0e9b      	lsrs	r3, r3, #26
 80049e4:	3301      	adds	r3, #1
 80049e6:	069b      	lsls	r3, r3, #26
 80049e8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80049ec:	e015      	b.n	8004a1a <HAL_ADCEx_InjectedConfigChannel+0x7e6>
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049f6:	fa93 f3a3 	rbit	r3, r3
 80049fa:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80049fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8004a00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d101      	bne.n	8004a0a <HAL_ADCEx_InjectedConfigChannel+0x7d6>
    return 32U;
 8004a06:	2320      	movs	r3, #32
 8004a08:	e003      	b.n	8004a12 <HAL_ADCEx_InjectedConfigChannel+0x7de>
  return __builtin_clz(value);
 8004a0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a0c:	fab3 f383 	clz	r3, r3
 8004a10:	b2db      	uxtb	r3, r3
 8004a12:	3301      	adds	r3, #1
 8004a14:	069b      	lsls	r3, r3, #26
 8004a16:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d109      	bne.n	8004a3a <HAL_ADCEx_InjectedConfigChannel+0x806>
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	0e9b      	lsrs	r3, r3, #26
 8004a2c:	3301      	adds	r3, #1
 8004a2e:	f003 031f 	and.w	r3, r3, #31
 8004a32:	2101      	movs	r1, #1
 8004a34:	fa01 f303 	lsl.w	r3, r1, r3
 8004a38:	e017      	b.n	8004a6a <HAL_ADCEx_InjectedConfigChannel+0x836>
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a40:	69fb      	ldr	r3, [r7, #28]
 8004a42:	fa93 f3a3 	rbit	r3, r3
 8004a46:	61bb      	str	r3, [r7, #24]
  return result;
 8004a48:	69bb      	ldr	r3, [r7, #24]
 8004a4a:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8004a4c:	6a3b      	ldr	r3, [r7, #32]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d101      	bne.n	8004a56 <HAL_ADCEx_InjectedConfigChannel+0x822>
    return 32U;
 8004a52:	2320      	movs	r3, #32
 8004a54:	e003      	b.n	8004a5e <HAL_ADCEx_InjectedConfigChannel+0x82a>
  return __builtin_clz(value);
 8004a56:	6a3b      	ldr	r3, [r7, #32]
 8004a58:	fab3 f383 	clz	r3, r3
 8004a5c:	b2db      	uxtb	r3, r3
 8004a5e:	3301      	adds	r3, #1
 8004a60:	f003 031f 	and.w	r3, r3, #31
 8004a64:	2101      	movs	r1, #1
 8004a66:	fa01 f303 	lsl.w	r3, r1, r3
 8004a6a:	ea42 0103 	orr.w	r1, r2, r3
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d10d      	bne.n	8004a96 <HAL_ADCEx_InjectedConfigChannel+0x862>
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	0e9b      	lsrs	r3, r3, #26
 8004a80:	3301      	adds	r3, #1
 8004a82:	f003 021f 	and.w	r2, r3, #31
 8004a86:	4613      	mov	r3, r2
 8004a88:	005b      	lsls	r3, r3, #1
 8004a8a:	4413      	add	r3, r2
 8004a8c:	3b1e      	subs	r3, #30
 8004a8e:	051b      	lsls	r3, r3, #20
 8004a90:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004a94:	e01e      	b.n	8004ad4 <HAL_ADCEx_InjectedConfigChannel+0x8a0>
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a9c:	693b      	ldr	r3, [r7, #16]
 8004a9e:	fa93 f3a3 	rbit	r3, r3
 8004aa2:	60fb      	str	r3, [r7, #12]
  return result;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d104      	bne.n	8004ab8 <HAL_ADCEx_InjectedConfigChannel+0x884>
    return 32U;
 8004aae:	2320      	movs	r3, #32
 8004ab0:	e006      	b.n	8004ac0 <HAL_ADCEx_InjectedConfigChannel+0x88c>
 8004ab2:	bf00      	nop
 8004ab4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004ab8:	697b      	ldr	r3, [r7, #20]
 8004aba:	fab3 f383 	clz	r3, r3
 8004abe:	b2db      	uxtb	r3, r3
 8004ac0:	3301      	adds	r3, #1
 8004ac2:	f003 021f 	and.w	r2, r3, #31
 8004ac6:	4613      	mov	r3, r2
 8004ac8:	005b      	lsls	r3, r3, #1
 8004aca:	4413      	add	r3, r2
 8004acc:	3b1e      	subs	r3, #30
 8004ace:	051b      	lsls	r3, r3, #20
 8004ad0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004ad4:	430b      	orrs	r3, r1
                                                 (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
                                                    (uint32_t)pConfigInjected->InjectedChannel)
                                                  + 1UL) & 0x1FUL)),
                                    pConfigInjected->InjectedSamplingTime);
 8004ad6:	683a      	ldr	r2, [r7, #0]
 8004ad8:	6892      	ldr	r2, [r2, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004ada:	4619      	mov	r1, r3
 8004adc:	f7ff f8b2 	bl	8003c44 <LL_ADC_SetChannelSamplingTime>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	681a      	ldr	r2, [r3, #0]
 8004ae4:	4b3a      	ldr	r3, [pc, #232]	@ (8004bd0 <HAL_ADCEx_InjectedConfigChannel+0x99c>)
 8004ae6:	4013      	ands	r3, r2
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d067      	beq.n	8004bbc <HAL_ADCEx_InjectedConfigChannel+0x988>
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004aec:	4839      	ldr	r0, [pc, #228]	@ (8004bd4 <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8004aee:	f7fe ffef 	bl	8003ad0 <LL_ADC_GetCommonPathInternalCh>
 8004af2:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	4a37      	ldr	r2, [pc, #220]	@ (8004bd8 <HAL_ADCEx_InjectedConfigChannel+0x9a4>)
 8004afc:	4293      	cmp	r3, r2
 8004afe:	d004      	beq.n	8004b0a <HAL_ADCEx_InjectedConfigChannel+0x8d6>
         || (pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	4a35      	ldr	r2, [pc, #212]	@ (8004bdc <HAL_ADCEx_InjectedConfigChannel+0x9a8>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d127      	bne.n	8004b5a <HAL_ADCEx_InjectedConfigChannel+0x926>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004b0a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004b0e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d121      	bne.n	8004b5a <HAL_ADCEx_InjectedConfigChannel+0x926>
    {
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004b1e:	d14d      	bne.n	8004bbc <HAL_ADCEx_InjectedConfigChannel+0x988>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004b20:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004b24:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004b28:	4619      	mov	r1, r3
 8004b2a:	482a      	ldr	r0, [pc, #168]	@ (8004bd4 <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8004b2c:	f7fe ffbd 	bl	8003aaa <LL_ADC_SetCommonPathInternalCh>
        /* Wait loop initialization and execution */
        /* Note: Variable divided by 2 to compensate partially              */
        /*       CPU processing cycles, scaling in us split to not          */
        /*       exceed 32 bits register capacity and handle low frequency. */
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
                           * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 8004b30:	4b2b      	ldr	r3, [pc, #172]	@ (8004be0 <HAL_ADCEx_InjectedConfigChannel+0x9ac>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	099b      	lsrs	r3, r3, #6
 8004b36:	4a2b      	ldr	r2, [pc, #172]	@ (8004be4 <HAL_ADCEx_InjectedConfigChannel+0x9b0>)
 8004b38:	fba2 2303 	umull	r2, r3, r2, r3
 8004b3c:	099a      	lsrs	r2, r3, #6
 8004b3e:	4613      	mov	r3, r2
 8004b40:	005b      	lsls	r3, r3, #1
 8004b42:	4413      	add	r3, r2
 8004b44:	009b      	lsls	r3, r3, #2
 8004b46:	3318      	adds	r3, #24
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 8004b48:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 8004b4a:	e002      	b.n	8004b52 <HAL_ADCEx_InjectedConfigChannel+0x91e>
        {
          wait_loop_index--;
 8004b4c:	68bb      	ldr	r3, [r7, #8]
 8004b4e:	3b01      	subs	r3, #1
 8004b50:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 8004b52:	68bb      	ldr	r3, [r7, #8]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d1f9      	bne.n	8004b4c <HAL_ADCEx_InjectedConfigChannel+0x918>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004b58:	e030      	b.n	8004bbc <HAL_ADCEx_InjectedConfigChannel+0x988>
        }
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	4a22      	ldr	r2, [pc, #136]	@ (8004be8 <HAL_ADCEx_InjectedConfigChannel+0x9b4>)
 8004b60:	4293      	cmp	r3, r2
 8004b62:	d113      	bne.n	8004b8c <HAL_ADCEx_InjectedConfigChannel+0x958>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004b64:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004b68:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d10d      	bne.n	8004b8c <HAL_ADCEx_InjectedConfigChannel+0x958>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	4a1d      	ldr	r2, [pc, #116]	@ (8004bec <HAL_ADCEx_InjectedConfigChannel+0x9b8>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d020      	beq.n	8004bbc <HAL_ADCEx_InjectedConfigChannel+0x988>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004b7a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004b7e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004b82:	4619      	mov	r1, r3
 8004b84:	4813      	ldr	r0, [pc, #76]	@ (8004bd4 <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8004b86:	f7fe ff90 	bl	8003aaa <LL_ADC_SetCommonPathInternalCh>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004b8a:	e017      	b.n	8004bbc <HAL_ADCEx_InjectedConfigChannel+0x988>
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4a17      	ldr	r2, [pc, #92]	@ (8004bf0 <HAL_ADCEx_InjectedConfigChannel+0x9bc>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d112      	bne.n	8004bbc <HAL_ADCEx_InjectedConfigChannel+0x988>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004b96:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004b9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d10c      	bne.n	8004bbc <HAL_ADCEx_InjectedConfigChannel+0x988>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	4a11      	ldr	r2, [pc, #68]	@ (8004bec <HAL_ADCEx_InjectedConfigChannel+0x9b8>)
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d007      	beq.n	8004bbc <HAL_ADCEx_InjectedConfigChannel+0x988>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004bac:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004bb0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004bb4:	4619      	mov	r1, r3
 8004bb6:	4807      	ldr	r0, [pc, #28]	@ (8004bd4 <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8004bb8:	f7fe ff77 	bl	8003aaa <LL_ADC_SetCommonPathInternalCh>
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004bc4:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8004bc8:	4618      	mov	r0, r3
 8004bca:	37d8      	adds	r7, #216	@ 0xd8
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	bd80      	pop	{r7, pc}
 8004bd0:	80080000 	.word	0x80080000
 8004bd4:	50000300 	.word	0x50000300
 8004bd8:	c3210000 	.word	0xc3210000
 8004bdc:	90c00010 	.word	0x90c00010
 8004be0:	20000000 	.word	0x20000000
 8004be4:	053e2d63 	.word	0x053e2d63
 8004be8:	c7520000 	.word	0xc7520000
 8004bec:	50000100 	.word	0x50000100
 8004bf0:	cb840000 	.word	0xcb840000

08004bf4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8004bf4:	b590      	push	{r4, r7, lr}
 8004bf6:	b0a1      	sub	sp, #132	@ 0x84
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
 8004bfc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004bfe:	2300      	movs	r3, #0
 8004c00:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004c0a:	2b01      	cmp	r3, #1
 8004c0c:	d101      	bne.n	8004c12 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004c0e:	2302      	movs	r3, #2
 8004c10:	e08b      	b.n	8004d2a <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2201      	movs	r2, #1
 8004c16:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8004c1e:	2300      	movs	r3, #0
 8004c20:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004c2a:	d102      	bne.n	8004c32 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004c2c:	4b41      	ldr	r3, [pc, #260]	@ (8004d34 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8004c2e:	60bb      	str	r3, [r7, #8]
 8004c30:	e001      	b.n	8004c36 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8004c32:	2300      	movs	r3, #0
 8004c34:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8004c36:	68bb      	ldr	r3, [r7, #8]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d10b      	bne.n	8004c54 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c40:	f043 0220 	orr.w	r2, r3, #32
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8004c50:	2301      	movs	r3, #1
 8004c52:	e06a      	b.n	8004d2a <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	4618      	mov	r0, r3
 8004c58:	f7ff f892 	bl	8003d80 <LL_ADC_REG_IsConversionOngoing>
 8004c5c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4618      	mov	r0, r3
 8004c64:	f7ff f88c 	bl	8003d80 <LL_ADC_REG_IsConversionOngoing>
 8004c68:	4603      	mov	r3, r0
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d14c      	bne.n	8004d08 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8004c6e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d149      	bne.n	8004d08 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004c74:	4b30      	ldr	r3, [pc, #192]	@ (8004d38 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8004c76:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d028      	beq.n	8004cd2 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004c80:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c82:	689b      	ldr	r3, [r3, #8]
 8004c84:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	6859      	ldr	r1, [r3, #4]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004c92:	035b      	lsls	r3, r3, #13
 8004c94:	430b      	orrs	r3, r1
 8004c96:	431a      	orrs	r2, r3
 8004c98:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c9a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004c9c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004ca0:	f7ff f82e 	bl	8003d00 <LL_ADC_IsEnabled>
 8004ca4:	4604      	mov	r4, r0
 8004ca6:	4823      	ldr	r0, [pc, #140]	@ (8004d34 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8004ca8:	f7ff f82a 	bl	8003d00 <LL_ADC_IsEnabled>
 8004cac:	4603      	mov	r3, r0
 8004cae:	4323      	orrs	r3, r4
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d133      	bne.n	8004d1c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004cb4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004cb6:	689b      	ldr	r3, [r3, #8]
 8004cb8:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004cbc:	f023 030f 	bic.w	r3, r3, #15
 8004cc0:	683a      	ldr	r2, [r7, #0]
 8004cc2:	6811      	ldr	r1, [r2, #0]
 8004cc4:	683a      	ldr	r2, [r7, #0]
 8004cc6:	6892      	ldr	r2, [r2, #8]
 8004cc8:	430a      	orrs	r2, r1
 8004cca:	431a      	orrs	r2, r3
 8004ccc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004cce:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004cd0:	e024      	b.n	8004d1c <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004cd2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004cd4:	689b      	ldr	r3, [r3, #8]
 8004cd6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004cda:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004cdc:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004cde:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004ce2:	f7ff f80d 	bl	8003d00 <LL_ADC_IsEnabled>
 8004ce6:	4604      	mov	r4, r0
 8004ce8:	4812      	ldr	r0, [pc, #72]	@ (8004d34 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8004cea:	f7ff f809 	bl	8003d00 <LL_ADC_IsEnabled>
 8004cee:	4603      	mov	r3, r0
 8004cf0:	4323      	orrs	r3, r4
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d112      	bne.n	8004d1c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004cf6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004cf8:	689b      	ldr	r3, [r3, #8]
 8004cfa:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004cfe:	f023 030f 	bic.w	r3, r3, #15
 8004d02:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004d04:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004d06:	e009      	b.n	8004d1c <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d0c:	f043 0220 	orr.w	r2, r3, #32
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004d14:	2301      	movs	r3, #1
 8004d16:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8004d1a:	e000      	b.n	8004d1e <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004d1c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2200      	movs	r2, #0
 8004d22:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004d26:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	3784      	adds	r7, #132	@ 0x84
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	bd90      	pop	{r4, r7, pc}
 8004d32:	bf00      	nop
 8004d34:	50000100 	.word	0x50000100
 8004d38:	50000300 	.word	0x50000300

08004d3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	b085      	sub	sp, #20
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	f003 0307 	and.w	r3, r3, #7
 8004d4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004d4c:	4b0c      	ldr	r3, [pc, #48]	@ (8004d80 <__NVIC_SetPriorityGrouping+0x44>)
 8004d4e:	68db      	ldr	r3, [r3, #12]
 8004d50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004d52:	68ba      	ldr	r2, [r7, #8]
 8004d54:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004d58:	4013      	ands	r3, r2
 8004d5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004d64:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004d68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004d6e:	4a04      	ldr	r2, [pc, #16]	@ (8004d80 <__NVIC_SetPriorityGrouping+0x44>)
 8004d70:	68bb      	ldr	r3, [r7, #8]
 8004d72:	60d3      	str	r3, [r2, #12]
}
 8004d74:	bf00      	nop
 8004d76:	3714      	adds	r7, #20
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7e:	4770      	bx	lr
 8004d80:	e000ed00 	.word	0xe000ed00

08004d84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004d84:	b480      	push	{r7}
 8004d86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004d88:	4b04      	ldr	r3, [pc, #16]	@ (8004d9c <__NVIC_GetPriorityGrouping+0x18>)
 8004d8a:	68db      	ldr	r3, [r3, #12]
 8004d8c:	0a1b      	lsrs	r3, r3, #8
 8004d8e:	f003 0307 	and.w	r3, r3, #7
}
 8004d92:	4618      	mov	r0, r3
 8004d94:	46bd      	mov	sp, r7
 8004d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9a:	4770      	bx	lr
 8004d9c:	e000ed00 	.word	0xe000ed00

08004da0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004da0:	b480      	push	{r7}
 8004da2:	b083      	sub	sp, #12
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	4603      	mov	r3, r0
 8004da8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004daa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	db0b      	blt.n	8004dca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004db2:	79fb      	ldrb	r3, [r7, #7]
 8004db4:	f003 021f 	and.w	r2, r3, #31
 8004db8:	4907      	ldr	r1, [pc, #28]	@ (8004dd8 <__NVIC_EnableIRQ+0x38>)
 8004dba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004dbe:	095b      	lsrs	r3, r3, #5
 8004dc0:	2001      	movs	r0, #1
 8004dc2:	fa00 f202 	lsl.w	r2, r0, r2
 8004dc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004dca:	bf00      	nop
 8004dcc:	370c      	adds	r7, #12
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd4:	4770      	bx	lr
 8004dd6:	bf00      	nop
 8004dd8:	e000e100 	.word	0xe000e100

08004ddc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	b083      	sub	sp, #12
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	4603      	mov	r3, r0
 8004de4:	6039      	str	r1, [r7, #0]
 8004de6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004de8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	db0a      	blt.n	8004e06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	b2da      	uxtb	r2, r3
 8004df4:	490c      	ldr	r1, [pc, #48]	@ (8004e28 <__NVIC_SetPriority+0x4c>)
 8004df6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004dfa:	0112      	lsls	r2, r2, #4
 8004dfc:	b2d2      	uxtb	r2, r2
 8004dfe:	440b      	add	r3, r1
 8004e00:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004e04:	e00a      	b.n	8004e1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	b2da      	uxtb	r2, r3
 8004e0a:	4908      	ldr	r1, [pc, #32]	@ (8004e2c <__NVIC_SetPriority+0x50>)
 8004e0c:	79fb      	ldrb	r3, [r7, #7]
 8004e0e:	f003 030f 	and.w	r3, r3, #15
 8004e12:	3b04      	subs	r3, #4
 8004e14:	0112      	lsls	r2, r2, #4
 8004e16:	b2d2      	uxtb	r2, r2
 8004e18:	440b      	add	r3, r1
 8004e1a:	761a      	strb	r2, [r3, #24]
}
 8004e1c:	bf00      	nop
 8004e1e:	370c      	adds	r7, #12
 8004e20:	46bd      	mov	sp, r7
 8004e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e26:	4770      	bx	lr
 8004e28:	e000e100 	.word	0xe000e100
 8004e2c:	e000ed00 	.word	0xe000ed00

08004e30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004e30:	b480      	push	{r7}
 8004e32:	b089      	sub	sp, #36	@ 0x24
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	60f8      	str	r0, [r7, #12]
 8004e38:	60b9      	str	r1, [r7, #8]
 8004e3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	f003 0307 	and.w	r3, r3, #7
 8004e42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004e44:	69fb      	ldr	r3, [r7, #28]
 8004e46:	f1c3 0307 	rsb	r3, r3, #7
 8004e4a:	2b04      	cmp	r3, #4
 8004e4c:	bf28      	it	cs
 8004e4e:	2304      	movcs	r3, #4
 8004e50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004e52:	69fb      	ldr	r3, [r7, #28]
 8004e54:	3304      	adds	r3, #4
 8004e56:	2b06      	cmp	r3, #6
 8004e58:	d902      	bls.n	8004e60 <NVIC_EncodePriority+0x30>
 8004e5a:	69fb      	ldr	r3, [r7, #28]
 8004e5c:	3b03      	subs	r3, #3
 8004e5e:	e000      	b.n	8004e62 <NVIC_EncodePriority+0x32>
 8004e60:	2300      	movs	r3, #0
 8004e62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e64:	f04f 32ff 	mov.w	r2, #4294967295
 8004e68:	69bb      	ldr	r3, [r7, #24]
 8004e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e6e:	43da      	mvns	r2, r3
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	401a      	ands	r2, r3
 8004e74:	697b      	ldr	r3, [r7, #20]
 8004e76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004e78:	f04f 31ff 	mov.w	r1, #4294967295
 8004e7c:	697b      	ldr	r3, [r7, #20]
 8004e7e:	fa01 f303 	lsl.w	r3, r1, r3
 8004e82:	43d9      	mvns	r1, r3
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e88:	4313      	orrs	r3, r2
         );
}
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	3724      	adds	r7, #36	@ 0x24
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e94:	4770      	bx	lr
	...

08004e98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b082      	sub	sp, #8
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	3b01      	subs	r3, #1
 8004ea4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004ea8:	d301      	bcc.n	8004eae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004eaa:	2301      	movs	r3, #1
 8004eac:	e00f      	b.n	8004ece <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004eae:	4a0a      	ldr	r2, [pc, #40]	@ (8004ed8 <SysTick_Config+0x40>)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	3b01      	subs	r3, #1
 8004eb4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004eb6:	210f      	movs	r1, #15
 8004eb8:	f04f 30ff 	mov.w	r0, #4294967295
 8004ebc:	f7ff ff8e 	bl	8004ddc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004ec0:	4b05      	ldr	r3, [pc, #20]	@ (8004ed8 <SysTick_Config+0x40>)
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004ec6:	4b04      	ldr	r3, [pc, #16]	@ (8004ed8 <SysTick_Config+0x40>)
 8004ec8:	2207      	movs	r2, #7
 8004eca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004ecc:	2300      	movs	r3, #0
}
 8004ece:	4618      	mov	r0, r3
 8004ed0:	3708      	adds	r7, #8
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bd80      	pop	{r7, pc}
 8004ed6:	bf00      	nop
 8004ed8:	e000e010 	.word	0xe000e010

08004edc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b082      	sub	sp, #8
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004ee4:	6878      	ldr	r0, [r7, #4]
 8004ee6:	f7ff ff29 	bl	8004d3c <__NVIC_SetPriorityGrouping>
}
 8004eea:	bf00      	nop
 8004eec:	3708      	adds	r7, #8
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bd80      	pop	{r7, pc}

08004ef2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004ef2:	b580      	push	{r7, lr}
 8004ef4:	b086      	sub	sp, #24
 8004ef6:	af00      	add	r7, sp, #0
 8004ef8:	4603      	mov	r3, r0
 8004efa:	60b9      	str	r1, [r7, #8]
 8004efc:	607a      	str	r2, [r7, #4]
 8004efe:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004f00:	f7ff ff40 	bl	8004d84 <__NVIC_GetPriorityGrouping>
 8004f04:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004f06:	687a      	ldr	r2, [r7, #4]
 8004f08:	68b9      	ldr	r1, [r7, #8]
 8004f0a:	6978      	ldr	r0, [r7, #20]
 8004f0c:	f7ff ff90 	bl	8004e30 <NVIC_EncodePriority>
 8004f10:	4602      	mov	r2, r0
 8004f12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f16:	4611      	mov	r1, r2
 8004f18:	4618      	mov	r0, r3
 8004f1a:	f7ff ff5f 	bl	8004ddc <__NVIC_SetPriority>
}
 8004f1e:	bf00      	nop
 8004f20:	3718      	adds	r7, #24
 8004f22:	46bd      	mov	sp, r7
 8004f24:	bd80      	pop	{r7, pc}

08004f26 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004f26:	b580      	push	{r7, lr}
 8004f28:	b082      	sub	sp, #8
 8004f2a:	af00      	add	r7, sp, #0
 8004f2c:	4603      	mov	r3, r0
 8004f2e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004f30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f34:	4618      	mov	r0, r3
 8004f36:	f7ff ff33 	bl	8004da0 <__NVIC_EnableIRQ>
}
 8004f3a:	bf00      	nop
 8004f3c:	3708      	adds	r7, #8
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	bd80      	pop	{r7, pc}

08004f42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004f42:	b580      	push	{r7, lr}
 8004f44:	b082      	sub	sp, #8
 8004f46:	af00      	add	r7, sp, #0
 8004f48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004f4a:	6878      	ldr	r0, [r7, #4]
 8004f4c:	f7ff ffa4 	bl	8004e98 <SysTick_Config>
 8004f50:	4603      	mov	r3, r0
}
 8004f52:	4618      	mov	r0, r3
 8004f54:	3708      	adds	r7, #8
 8004f56:	46bd      	mov	sp, r7
 8004f58:	bd80      	pop	{r7, pc}

08004f5a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8004f5a:	b580      	push	{r7, lr}
 8004f5c:	b082      	sub	sp, #8
 8004f5e:	af00      	add	r7, sp, #0
 8004f60:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d101      	bne.n	8004f6c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	e014      	b.n	8004f96 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	791b      	ldrb	r3, [r3, #4]
 8004f70:	b2db      	uxtb	r3, r3
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d105      	bne.n	8004f82 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2200      	movs	r2, #0
 8004f7a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004f7c:	6878      	ldr	r0, [r7, #4]
 8004f7e:	f7fc fa9d 	bl	80014bc <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2202      	movs	r2, #2
 8004f86:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2201      	movs	r2, #1
 8004f92:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004f94:	2300      	movs	r3, #0
}
 8004f96:	4618      	mov	r0, r3
 8004f98:	3708      	adds	r7, #8
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bd80      	pop	{r7, pc}
	...

08004fa0 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b08a      	sub	sp, #40	@ 0x28
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	60f8      	str	r0, [r7, #12]
 8004fa8:	60b9      	str	r1, [r7, #8]
 8004faa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004fac:	2300      	movs	r3, #0
 8004fae:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d002      	beq.n	8004fbc <HAL_DAC_ConfigChannel+0x1c>
 8004fb6:	68bb      	ldr	r3, [r7, #8]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d101      	bne.n	8004fc0 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8004fbc:	2301      	movs	r3, #1
 8004fbe:	e19e      	b.n	80052fe <HAL_DAC_ConfigChannel+0x35e>
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	795b      	ldrb	r3, [r3, #5]
 8004fc4:	2b01      	cmp	r3, #1
 8004fc6:	d101      	bne.n	8004fcc <HAL_DAC_ConfigChannel+0x2c>
 8004fc8:	2302      	movs	r3, #2
 8004fca:	e198      	b.n	80052fe <HAL_DAC_ConfigChannel+0x35e>
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	2202      	movs	r2, #2
 8004fd6:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8004fd8:	68bb      	ldr	r3, [r7, #8]
 8004fda:	689b      	ldr	r3, [r3, #8]
 8004fdc:	2b04      	cmp	r3, #4
 8004fde:	d17a      	bne.n	80050d6 <HAL_DAC_ConfigChannel+0x136>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8004fe0:	f7fd fa52 	bl	8002488 <HAL_GetTick>
 8004fe4:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d13d      	bne.n	8005068 <HAL_DAC_ConfigChannel+0xc8>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004fec:	e018      	b.n	8005020 <HAL_DAC_ConfigChannel+0x80>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004fee:	f7fd fa4b 	bl	8002488 <HAL_GetTick>
 8004ff2:	4602      	mov	r2, r0
 8004ff4:	69bb      	ldr	r3, [r7, #24]
 8004ff6:	1ad3      	subs	r3, r2, r3
 8004ff8:	2b01      	cmp	r3, #1
 8004ffa:	d911      	bls.n	8005020 <HAL_DAC_ConfigChannel+0x80>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005002:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005006:	2b00      	cmp	r3, #0
 8005008:	d00a      	beq.n	8005020 <HAL_DAC_ConfigChannel+0x80>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	691b      	ldr	r3, [r3, #16]
 800500e:	f043 0208 	orr.w	r2, r3, #8
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	2203      	movs	r2, #3
 800501a:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800501c:	2303      	movs	r3, #3
 800501e:	e16e      	b.n	80052fe <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005026:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800502a:	2b00      	cmp	r3, #0
 800502c:	d1df      	bne.n	8004fee <HAL_DAC_ConfigChannel+0x4e>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	68ba      	ldr	r2, [r7, #8]
 8005034:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005036:	641a      	str	r2, [r3, #64]	@ 0x40
 8005038:	e020      	b.n	800507c <HAL_DAC_ConfigChannel+0xdc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800503a:	f7fd fa25 	bl	8002488 <HAL_GetTick>
 800503e:	4602      	mov	r2, r0
 8005040:	69bb      	ldr	r3, [r7, #24]
 8005042:	1ad3      	subs	r3, r2, r3
 8005044:	2b01      	cmp	r3, #1
 8005046:	d90f      	bls.n	8005068 <HAL_DAC_ConfigChannel+0xc8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800504e:	2b00      	cmp	r3, #0
 8005050:	da0a      	bge.n	8005068 <HAL_DAC_ConfigChannel+0xc8>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	691b      	ldr	r3, [r3, #16]
 8005056:	f043 0208 	orr.w	r2, r3, #8
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	2203      	movs	r2, #3
 8005062:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005064:	2303      	movs	r3, #3
 8005066:	e14a      	b.n	80052fe <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800506e:	2b00      	cmp	r3, #0
 8005070:	dbe3      	blt.n	800503a <HAL_DAC_ConfigChannel+0x9a>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	68ba      	ldr	r2, [r7, #8]
 8005078:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800507a:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	f003 0310 	and.w	r3, r3, #16
 8005088:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 800508c:	fa01 f303 	lsl.w	r3, r1, r3
 8005090:	43db      	mvns	r3, r3
 8005092:	ea02 0103 	and.w	r1, r2, r3
 8005096:	68bb      	ldr	r3, [r7, #8]
 8005098:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	f003 0310 	and.w	r3, r3, #16
 80050a0:	409a      	lsls	r2, r3
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	430a      	orrs	r2, r1
 80050a8:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	f003 0310 	and.w	r3, r3, #16
 80050b6:	21ff      	movs	r1, #255	@ 0xff
 80050b8:	fa01 f303 	lsl.w	r3, r1, r3
 80050bc:	43db      	mvns	r3, r3
 80050be:	ea02 0103 	and.w	r1, r2, r3
 80050c2:	68bb      	ldr	r3, [r7, #8]
 80050c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	f003 0310 	and.w	r3, r3, #16
 80050cc:	409a      	lsls	r2, r3
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	430a      	orrs	r2, r1
 80050d4:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80050d6:	68bb      	ldr	r3, [r7, #8]
 80050d8:	69db      	ldr	r3, [r3, #28]
 80050da:	2b01      	cmp	r3, #1
 80050dc:	d11d      	bne.n	800511a <HAL_DAC_ConfigChannel+0x17a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050e4:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	f003 0310 	and.w	r3, r3, #16
 80050ec:	221f      	movs	r2, #31
 80050ee:	fa02 f303 	lsl.w	r3, r2, r3
 80050f2:	43db      	mvns	r3, r3
 80050f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050f6:	4013      	ands	r3, r2
 80050f8:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80050fa:	68bb      	ldr	r3, [r7, #8]
 80050fc:	6a1b      	ldr	r3, [r3, #32]
 80050fe:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	f003 0310 	and.w	r3, r3, #16
 8005106:	697a      	ldr	r2, [r7, #20]
 8005108:	fa02 f303 	lsl.w	r3, r2, r3
 800510c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800510e:	4313      	orrs	r3, r2
 8005110:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005118:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005120:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	f003 0310 	and.w	r3, r3, #16
 8005128:	2207      	movs	r2, #7
 800512a:	fa02 f303 	lsl.w	r3, r2, r3
 800512e:	43db      	mvns	r3, r3
 8005130:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005132:	4013      	ands	r3, r2
 8005134:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8005136:	68bb      	ldr	r3, [r7, #8]
 8005138:	699b      	ldr	r3, [r3, #24]
 800513a:	2b01      	cmp	r3, #1
 800513c:	d102      	bne.n	8005144 <HAL_DAC_ConfigChannel+0x1a4>
  {
    connectOnChip = 0x00000000UL;
 800513e:	2300      	movs	r3, #0
 8005140:	623b      	str	r3, [r7, #32]
 8005142:	e00f      	b.n	8005164 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8005144:	68bb      	ldr	r3, [r7, #8]
 8005146:	699b      	ldr	r3, [r3, #24]
 8005148:	2b02      	cmp	r3, #2
 800514a:	d102      	bne.n	8005152 <HAL_DAC_ConfigChannel+0x1b2>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 800514c:	2301      	movs	r3, #1
 800514e:	623b      	str	r3, [r7, #32]
 8005150:	e008      	b.n	8005164 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	695b      	ldr	r3, [r3, #20]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d102      	bne.n	8005160 <HAL_DAC_ConfigChannel+0x1c0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 800515a:	2301      	movs	r3, #1
 800515c:	623b      	str	r3, [r7, #32]
 800515e:	e001      	b.n	8005164 <HAL_DAC_ConfigChannel+0x1c4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8005160:	2300      	movs	r3, #0
 8005162:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	689a      	ldr	r2, [r3, #8]
 8005168:	68bb      	ldr	r3, [r7, #8]
 800516a:	695b      	ldr	r3, [r3, #20]
 800516c:	4313      	orrs	r3, r2
 800516e:	6a3a      	ldr	r2, [r7, #32]
 8005170:	4313      	orrs	r3, r2
 8005172:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	f003 0310 	and.w	r3, r3, #16
 800517a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800517e:	fa02 f303 	lsl.w	r3, r2, r3
 8005182:	43db      	mvns	r3, r3
 8005184:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005186:	4013      	ands	r3, r2
 8005188:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800518a:	68bb      	ldr	r3, [r7, #8]
 800518c:	791b      	ldrb	r3, [r3, #4]
 800518e:	2b01      	cmp	r3, #1
 8005190:	d102      	bne.n	8005198 <HAL_DAC_ConfigChannel+0x1f8>
 8005192:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005196:	e000      	b.n	800519a <HAL_DAC_ConfigChannel+0x1fa>
 8005198:	2300      	movs	r3, #0
 800519a:	697a      	ldr	r2, [r7, #20]
 800519c:	4313      	orrs	r3, r2
 800519e:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	f003 0310 	and.w	r3, r3, #16
 80051a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80051aa:	fa02 f303 	lsl.w	r3, r2, r3
 80051ae:	43db      	mvns	r3, r3
 80051b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051b2:	4013      	ands	r3, r2
 80051b4:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80051b6:	68bb      	ldr	r3, [r7, #8]
 80051b8:	795b      	ldrb	r3, [r3, #5]
 80051ba:	2b01      	cmp	r3, #1
 80051bc:	d102      	bne.n	80051c4 <HAL_DAC_ConfigChannel+0x224>
 80051be:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80051c2:	e000      	b.n	80051c6 <HAL_DAC_ConfigChannel+0x226>
 80051c4:	2300      	movs	r3, #0
 80051c6:	697a      	ldr	r2, [r7, #20]
 80051c8:	4313      	orrs	r3, r2
 80051ca:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 80051cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ce:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80051d2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	2b02      	cmp	r3, #2
 80051da:	d114      	bne.n	8005206 <HAL_DAC_ConfigChannel+0x266>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 80051dc:	f001 fac8 	bl	8006770 <HAL_RCC_GetHCLKFreq>
 80051e0:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 80051e2:	693b      	ldr	r3, [r7, #16]
 80051e4:	4a48      	ldr	r2, [pc, #288]	@ (8005308 <HAL_DAC_ConfigChannel+0x368>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d904      	bls.n	80051f4 <HAL_DAC_ConfigChannel+0x254>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 80051ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80051f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80051f2:	e00f      	b.n	8005214 <HAL_DAC_ConfigChannel+0x274>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80051f4:	693b      	ldr	r3, [r7, #16]
 80051f6:	4a45      	ldr	r2, [pc, #276]	@ (800530c <HAL_DAC_ConfigChannel+0x36c>)
 80051f8:	4293      	cmp	r3, r2
 80051fa:	d90a      	bls.n	8005212 <HAL_DAC_ConfigChannel+0x272>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80051fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051fe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005202:	627b      	str	r3, [r7, #36]	@ 0x24
 8005204:	e006      	b.n	8005214 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8005206:	68bb      	ldr	r3, [r7, #8]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800520c:	4313      	orrs	r3, r2
 800520e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005210:	e000      	b.n	8005214 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8005212:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	f003 0310 	and.w	r3, r3, #16
 800521a:	697a      	ldr	r2, [r7, #20]
 800521c:	fa02 f303 	lsl.w	r3, r2, r3
 8005220:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005222:	4313      	orrs	r3, r2
 8005224:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800522c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	6819      	ldr	r1, [r3, #0]
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	f003 0310 	and.w	r3, r3, #16
 800523a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800523e:	fa02 f303 	lsl.w	r3, r2, r3
 8005242:	43da      	mvns	r2, r3
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	400a      	ands	r2, r1
 800524a:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	f003 0310 	and.w	r3, r3, #16
 800525a:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800525e:	fa02 f303 	lsl.w	r3, r2, r3
 8005262:	43db      	mvns	r3, r3
 8005264:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005266:	4013      	ands	r3, r2
 8005268:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800526a:	68bb      	ldr	r3, [r7, #8]
 800526c:	68db      	ldr	r3, [r3, #12]
 800526e:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	f003 0310 	and.w	r3, r3, #16
 8005276:	697a      	ldr	r2, [r7, #20]
 8005278:	fa02 f303 	lsl.w	r3, r2, r3
 800527c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800527e:	4313      	orrs	r3, r2
 8005280:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005288:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	6819      	ldr	r1, [r3, #0]
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	f003 0310 	and.w	r3, r3, #16
 8005296:	22c0      	movs	r2, #192	@ 0xc0
 8005298:	fa02 f303 	lsl.w	r3, r2, r3
 800529c:	43da      	mvns	r2, r3
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	400a      	ands	r2, r1
 80052a4:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 80052a6:	68bb      	ldr	r3, [r7, #8]
 80052a8:	68db      	ldr	r3, [r3, #12]
 80052aa:	089b      	lsrs	r3, r3, #2
 80052ac:	f003 030f 	and.w	r3, r3, #15
 80052b0:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80052b2:	68bb      	ldr	r3, [r7, #8]
 80052b4:	691b      	ldr	r3, [r3, #16]
 80052b6:	089b      	lsrs	r3, r3, #2
 80052b8:	021b      	lsls	r3, r3, #8
 80052ba:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80052be:	697a      	ldr	r2, [r7, #20]
 80052c0:	4313      	orrs	r3, r2
 80052c2:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	f003 0310 	and.w	r3, r3, #16
 80052d0:	f640 710f 	movw	r1, #3855	@ 0xf0f
 80052d4:	fa01 f303 	lsl.w	r3, r1, r3
 80052d8:	43db      	mvns	r3, r3
 80052da:	ea02 0103 	and.w	r1, r2, r3
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	f003 0310 	and.w	r3, r3, #16
 80052e4:	697a      	ldr	r2, [r7, #20]
 80052e6:	409a      	lsls	r2, r3
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	430a      	orrs	r2, r1
 80052ee:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	2201      	movs	r2, #1
 80052f4:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	2200      	movs	r2, #0
 80052fa:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80052fc:	7ffb      	ldrb	r3, [r7, #31]
}
 80052fe:	4618      	mov	r0, r3
 8005300:	3728      	adds	r7, #40	@ 0x28
 8005302:	46bd      	mov	sp, r7
 8005304:	bd80      	pop	{r7, pc}
 8005306:	bf00      	nop
 8005308:	09896800 	.word	0x09896800
 800530c:	04c4b400 	.word	0x04c4b400

08005310 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b084      	sub	sp, #16
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d101      	bne.n	8005322 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800531e:	2301      	movs	r3, #1
 8005320:	e08d      	b.n	800543e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	461a      	mov	r2, r3
 8005328:	4b47      	ldr	r3, [pc, #284]	@ (8005448 <HAL_DMA_Init+0x138>)
 800532a:	429a      	cmp	r2, r3
 800532c:	d80f      	bhi.n	800534e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	461a      	mov	r2, r3
 8005334:	4b45      	ldr	r3, [pc, #276]	@ (800544c <HAL_DMA_Init+0x13c>)
 8005336:	4413      	add	r3, r2
 8005338:	4a45      	ldr	r2, [pc, #276]	@ (8005450 <HAL_DMA_Init+0x140>)
 800533a:	fba2 2303 	umull	r2, r3, r2, r3
 800533e:	091b      	lsrs	r3, r3, #4
 8005340:	009a      	lsls	r2, r3, #2
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	4a42      	ldr	r2, [pc, #264]	@ (8005454 <HAL_DMA_Init+0x144>)
 800534a:	641a      	str	r2, [r3, #64]	@ 0x40
 800534c:	e00e      	b.n	800536c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	461a      	mov	r2, r3
 8005354:	4b40      	ldr	r3, [pc, #256]	@ (8005458 <HAL_DMA_Init+0x148>)
 8005356:	4413      	add	r3, r2
 8005358:	4a3d      	ldr	r2, [pc, #244]	@ (8005450 <HAL_DMA_Init+0x140>)
 800535a:	fba2 2303 	umull	r2, r3, r2, r3
 800535e:	091b      	lsrs	r3, r3, #4
 8005360:	009a      	lsls	r2, r3, #2
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	4a3c      	ldr	r2, [pc, #240]	@ (800545c <HAL_DMA_Init+0x14c>)
 800536a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2202      	movs	r2, #2
 8005370:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8005382:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005386:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005390:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	691b      	ldr	r3, [r3, #16]
 8005396:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800539c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	699b      	ldr	r3, [r3, #24]
 80053a2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80053a8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6a1b      	ldr	r3, [r3, #32]
 80053ae:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80053b0:	68fa      	ldr	r2, [r7, #12]
 80053b2:	4313      	orrs	r3, r2
 80053b4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	68fa      	ldr	r2, [r7, #12]
 80053bc:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80053be:	6878      	ldr	r0, [r7, #4]
 80053c0:	f000 fa76 	bl	80058b0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80053cc:	d102      	bne.n	80053d4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2200      	movs	r2, #0
 80053d2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	685a      	ldr	r2, [r3, #4]
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80053dc:	b2d2      	uxtb	r2, r2
 80053de:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80053e4:	687a      	ldr	r2, [r7, #4]
 80053e6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80053e8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	685b      	ldr	r3, [r3, #4]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d010      	beq.n	8005414 <HAL_DMA_Init+0x104>
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	685b      	ldr	r3, [r3, #4]
 80053f6:	2b04      	cmp	r3, #4
 80053f8:	d80c      	bhi.n	8005414 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80053fa:	6878      	ldr	r0, [r7, #4]
 80053fc:	f000 fa96 	bl	800592c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005404:	2200      	movs	r2, #0
 8005406:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800540c:	687a      	ldr	r2, [r7, #4]
 800540e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005410:	605a      	str	r2, [r3, #4]
 8005412:	e008      	b.n	8005426 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2200      	movs	r2, #0
 8005418:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2200      	movs	r2, #0
 800541e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2200      	movs	r2, #0
 8005424:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	2200      	movs	r2, #0
 800542a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2201      	movs	r2, #1
 8005430:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2200      	movs	r2, #0
 8005438:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800543c:	2300      	movs	r3, #0
}
 800543e:	4618      	mov	r0, r3
 8005440:	3710      	adds	r7, #16
 8005442:	46bd      	mov	sp, r7
 8005444:	bd80      	pop	{r7, pc}
 8005446:	bf00      	nop
 8005448:	40020407 	.word	0x40020407
 800544c:	bffdfff8 	.word	0xbffdfff8
 8005450:	cccccccd 	.word	0xcccccccd
 8005454:	40020000 	.word	0x40020000
 8005458:	bffdfbf8 	.word	0xbffdfbf8
 800545c:	40020400 	.word	0x40020400

08005460 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b086      	sub	sp, #24
 8005464:	af00      	add	r7, sp, #0
 8005466:	60f8      	str	r0, [r7, #12]
 8005468:	60b9      	str	r1, [r7, #8]
 800546a:	607a      	str	r2, [r7, #4]
 800546c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800546e:	2300      	movs	r3, #0
 8005470:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005478:	2b01      	cmp	r3, #1
 800547a:	d101      	bne.n	8005480 <HAL_DMA_Start_IT+0x20>
 800547c:	2302      	movs	r3, #2
 800547e:	e066      	b.n	800554e <HAL_DMA_Start_IT+0xee>
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	2201      	movs	r2, #1
 8005484:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800548e:	b2db      	uxtb	r3, r3
 8005490:	2b01      	cmp	r3, #1
 8005492:	d155      	bne.n	8005540 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	2202      	movs	r2, #2
 8005498:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	2200      	movs	r2, #0
 80054a0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	681a      	ldr	r2, [r3, #0]
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f022 0201 	bic.w	r2, r2, #1
 80054b0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	687a      	ldr	r2, [r7, #4]
 80054b6:	68b9      	ldr	r1, [r7, #8]
 80054b8:	68f8      	ldr	r0, [r7, #12]
 80054ba:	f000 f9bb 	bl	8005834 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d008      	beq.n	80054d8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	681a      	ldr	r2, [r3, #0]
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f042 020e 	orr.w	r2, r2, #14
 80054d4:	601a      	str	r2, [r3, #0]
 80054d6:	e00f      	b.n	80054f8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	681a      	ldr	r2, [r3, #0]
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f022 0204 	bic.w	r2, r2, #4
 80054e6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	681a      	ldr	r2, [r3, #0]
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f042 020a 	orr.w	r2, r2, #10
 80054f6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005502:	2b00      	cmp	r3, #0
 8005504:	d007      	beq.n	8005516 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800550a:	681a      	ldr	r2, [r3, #0]
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005510:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005514:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800551a:	2b00      	cmp	r3, #0
 800551c:	d007      	beq.n	800552e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005522:	681a      	ldr	r2, [r3, #0]
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005528:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800552c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	681a      	ldr	r2, [r3, #0]
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f042 0201 	orr.w	r2, r2, #1
 800553c:	601a      	str	r2, [r3, #0]
 800553e:	e005      	b.n	800554c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	2200      	movs	r2, #0
 8005544:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005548:	2302      	movs	r3, #2
 800554a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800554c:	7dfb      	ldrb	r3, [r7, #23]
}
 800554e:	4618      	mov	r0, r3
 8005550:	3718      	adds	r7, #24
 8005552:	46bd      	mov	sp, r7
 8005554:	bd80      	pop	{r7, pc}

08005556 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005556:	b480      	push	{r7}
 8005558:	b085      	sub	sp, #20
 800555a:	af00      	add	r7, sp, #0
 800555c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800555e:	2300      	movs	r3, #0
 8005560:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005568:	b2db      	uxtb	r3, r3
 800556a:	2b02      	cmp	r3, #2
 800556c:	d005      	beq.n	800557a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2204      	movs	r2, #4
 8005572:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8005574:	2301      	movs	r3, #1
 8005576:	73fb      	strb	r3, [r7, #15]
 8005578:	e037      	b.n	80055ea <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	681a      	ldr	r2, [r3, #0]
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f022 020e 	bic.w	r2, r2, #14
 8005588:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800558e:	681a      	ldr	r2, [r3, #0]
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005594:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005598:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	681a      	ldr	r2, [r3, #0]
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f022 0201 	bic.w	r2, r2, #1
 80055a8:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055ae:	f003 021f 	and.w	r2, r3, #31
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055b6:	2101      	movs	r1, #1
 80055b8:	fa01 f202 	lsl.w	r2, r1, r2
 80055bc:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055c2:	687a      	ldr	r2, [r7, #4]
 80055c4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80055c6:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d00c      	beq.n	80055ea <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055d4:	681a      	ldr	r2, [r3, #0]
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055da:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80055de:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055e4:	687a      	ldr	r2, [r7, #4]
 80055e6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80055e8:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2201      	movs	r2, #1
 80055ee:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2200      	movs	r2, #0
 80055f6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80055fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80055fc:	4618      	mov	r0, r3
 80055fe:	3714      	adds	r7, #20
 8005600:	46bd      	mov	sp, r7
 8005602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005606:	4770      	bx	lr

08005608 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005608:	b580      	push	{r7, lr}
 800560a:	b084      	sub	sp, #16
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005610:	2300      	movs	r3, #0
 8005612:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800561a:	b2db      	uxtb	r3, r3
 800561c:	2b02      	cmp	r3, #2
 800561e:	d00d      	beq.n	800563c <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2204      	movs	r2, #4
 8005624:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2201      	movs	r2, #1
 800562a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2200      	movs	r2, #0
 8005632:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8005636:	2301      	movs	r3, #1
 8005638:	73fb      	strb	r3, [r7, #15]
 800563a:	e047      	b.n	80056cc <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	681a      	ldr	r2, [r3, #0]
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f022 020e 	bic.w	r2, r2, #14
 800564a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	681a      	ldr	r2, [r3, #0]
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f022 0201 	bic.w	r2, r2, #1
 800565a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005660:	681a      	ldr	r2, [r3, #0]
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005666:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800566a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005670:	f003 021f 	and.w	r2, r3, #31
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005678:	2101      	movs	r1, #1
 800567a:	fa01 f202 	lsl.w	r2, r1, r2
 800567e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005684:	687a      	ldr	r2, [r7, #4]
 8005686:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005688:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800568e:	2b00      	cmp	r3, #0
 8005690:	d00c      	beq.n	80056ac <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005696:	681a      	ldr	r2, [r3, #0]
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800569c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80056a0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056a6:	687a      	ldr	r2, [r7, #4]
 80056a8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80056aa:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2201      	movs	r2, #1
 80056b0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2200      	movs	r2, #0
 80056b8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d003      	beq.n	80056cc <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056c8:	6878      	ldr	r0, [r7, #4]
 80056ca:	4798      	blx	r3
    }
  }
  return status;
 80056cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80056ce:	4618      	mov	r0, r3
 80056d0:	3710      	adds	r7, #16
 80056d2:	46bd      	mov	sp, r7
 80056d4:	bd80      	pop	{r7, pc}

080056d6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80056d6:	b580      	push	{r7, lr}
 80056d8:	b084      	sub	sp, #16
 80056da:	af00      	add	r7, sp, #0
 80056dc:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056f2:	f003 031f 	and.w	r3, r3, #31
 80056f6:	2204      	movs	r2, #4
 80056f8:	409a      	lsls	r2, r3
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	4013      	ands	r3, r2
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d026      	beq.n	8005750 <HAL_DMA_IRQHandler+0x7a>
 8005702:	68bb      	ldr	r3, [r7, #8]
 8005704:	f003 0304 	and.w	r3, r3, #4
 8005708:	2b00      	cmp	r3, #0
 800570a:	d021      	beq.n	8005750 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f003 0320 	and.w	r3, r3, #32
 8005716:	2b00      	cmp	r3, #0
 8005718:	d107      	bne.n	800572a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	681a      	ldr	r2, [r3, #0]
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f022 0204 	bic.w	r2, r2, #4
 8005728:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800572e:	f003 021f 	and.w	r2, r3, #31
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005736:	2104      	movs	r1, #4
 8005738:	fa01 f202 	lsl.w	r2, r1, r2
 800573c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005742:	2b00      	cmp	r3, #0
 8005744:	d071      	beq.n	800582a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800574a:	6878      	ldr	r0, [r7, #4]
 800574c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800574e:	e06c      	b.n	800582a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005754:	f003 031f 	and.w	r3, r3, #31
 8005758:	2202      	movs	r2, #2
 800575a:	409a      	lsls	r2, r3
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	4013      	ands	r3, r2
 8005760:	2b00      	cmp	r3, #0
 8005762:	d02e      	beq.n	80057c2 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	f003 0302 	and.w	r3, r3, #2
 800576a:	2b00      	cmp	r3, #0
 800576c:	d029      	beq.n	80057c2 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f003 0320 	and.w	r3, r3, #32
 8005778:	2b00      	cmp	r3, #0
 800577a:	d10b      	bne.n	8005794 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	681a      	ldr	r2, [r3, #0]
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f022 020a 	bic.w	r2, r2, #10
 800578a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2201      	movs	r2, #1
 8005790:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005798:	f003 021f 	and.w	r2, r3, #31
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057a0:	2102      	movs	r1, #2
 80057a2:	fa01 f202 	lsl.w	r2, r1, r2
 80057a6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2200      	movs	r2, #0
 80057ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d038      	beq.n	800582a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057bc:	6878      	ldr	r0, [r7, #4]
 80057be:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80057c0:	e033      	b.n	800582a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057c6:	f003 031f 	and.w	r3, r3, #31
 80057ca:	2208      	movs	r2, #8
 80057cc:	409a      	lsls	r2, r3
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	4013      	ands	r3, r2
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d02a      	beq.n	800582c <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80057d6:	68bb      	ldr	r3, [r7, #8]
 80057d8:	f003 0308 	and.w	r3, r3, #8
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d025      	beq.n	800582c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	681a      	ldr	r2, [r3, #0]
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f022 020e 	bic.w	r2, r2, #14
 80057ee:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057f4:	f003 021f 	and.w	r2, r3, #31
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057fc:	2101      	movs	r1, #1
 80057fe:	fa01 f202 	lsl.w	r2, r1, r2
 8005802:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2201      	movs	r2, #1
 8005808:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2201      	movs	r2, #1
 800580e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2200      	movs	r2, #0
 8005816:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800581e:	2b00      	cmp	r3, #0
 8005820:	d004      	beq.n	800582c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005826:	6878      	ldr	r0, [r7, #4]
 8005828:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800582a:	bf00      	nop
 800582c:	bf00      	nop
}
 800582e:	3710      	adds	r7, #16
 8005830:	46bd      	mov	sp, r7
 8005832:	bd80      	pop	{r7, pc}

08005834 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005834:	b480      	push	{r7}
 8005836:	b085      	sub	sp, #20
 8005838:	af00      	add	r7, sp, #0
 800583a:	60f8      	str	r0, [r7, #12]
 800583c:	60b9      	str	r1, [r7, #8]
 800583e:	607a      	str	r2, [r7, #4]
 8005840:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005846:	68fa      	ldr	r2, [r7, #12]
 8005848:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800584a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005850:	2b00      	cmp	r3, #0
 8005852:	d004      	beq.n	800585e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005858:	68fa      	ldr	r2, [r7, #12]
 800585a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800585c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005862:	f003 021f 	and.w	r2, r3, #31
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800586a:	2101      	movs	r1, #1
 800586c:	fa01 f202 	lsl.w	r2, r1, r2
 8005870:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	683a      	ldr	r2, [r7, #0]
 8005878:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	689b      	ldr	r3, [r3, #8]
 800587e:	2b10      	cmp	r3, #16
 8005880:	d108      	bne.n	8005894 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	687a      	ldr	r2, [r7, #4]
 8005888:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	68ba      	ldr	r2, [r7, #8]
 8005890:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005892:	e007      	b.n	80058a4 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	68ba      	ldr	r2, [r7, #8]
 800589a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	687a      	ldr	r2, [r7, #4]
 80058a2:	60da      	str	r2, [r3, #12]
}
 80058a4:	bf00      	nop
 80058a6:	3714      	adds	r7, #20
 80058a8:	46bd      	mov	sp, r7
 80058aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ae:	4770      	bx	lr

080058b0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80058b0:	b480      	push	{r7}
 80058b2:	b087      	sub	sp, #28
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	461a      	mov	r2, r3
 80058be:	4b16      	ldr	r3, [pc, #88]	@ (8005918 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80058c0:	429a      	cmp	r2, r3
 80058c2:	d802      	bhi.n	80058ca <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80058c4:	4b15      	ldr	r3, [pc, #84]	@ (800591c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80058c6:	617b      	str	r3, [r7, #20]
 80058c8:	e001      	b.n	80058ce <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 80058ca:	4b15      	ldr	r3, [pc, #84]	@ (8005920 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80058cc:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80058ce:	697b      	ldr	r3, [r7, #20]
 80058d0:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	b2db      	uxtb	r3, r3
 80058d8:	3b08      	subs	r3, #8
 80058da:	4a12      	ldr	r2, [pc, #72]	@ (8005924 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80058dc:	fba2 2303 	umull	r2, r3, r2, r3
 80058e0:	091b      	lsrs	r3, r3, #4
 80058e2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058e8:	089b      	lsrs	r3, r3, #2
 80058ea:	009a      	lsls	r2, r3, #2
 80058ec:	693b      	ldr	r3, [r7, #16]
 80058ee:	4413      	add	r3, r2
 80058f0:	461a      	mov	r2, r3
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	4a0b      	ldr	r2, [pc, #44]	@ (8005928 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80058fa:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	f003 031f 	and.w	r3, r3, #31
 8005902:	2201      	movs	r2, #1
 8005904:	409a      	lsls	r2, r3
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800590a:	bf00      	nop
 800590c:	371c      	adds	r7, #28
 800590e:	46bd      	mov	sp, r7
 8005910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005914:	4770      	bx	lr
 8005916:	bf00      	nop
 8005918:	40020407 	.word	0x40020407
 800591c:	40020800 	.word	0x40020800
 8005920:	40020820 	.word	0x40020820
 8005924:	cccccccd 	.word	0xcccccccd
 8005928:	40020880 	.word	0x40020880

0800592c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800592c:	b480      	push	{r7}
 800592e:	b085      	sub	sp, #20
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	685b      	ldr	r3, [r3, #4]
 8005938:	b2db      	uxtb	r3, r3
 800593a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800593c:	68fa      	ldr	r2, [r7, #12]
 800593e:	4b0b      	ldr	r3, [pc, #44]	@ (800596c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005940:	4413      	add	r3, r2
 8005942:	009b      	lsls	r3, r3, #2
 8005944:	461a      	mov	r2, r3
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	4a08      	ldr	r2, [pc, #32]	@ (8005970 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800594e:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	3b01      	subs	r3, #1
 8005954:	f003 031f 	and.w	r3, r3, #31
 8005958:	2201      	movs	r2, #1
 800595a:	409a      	lsls	r2, r3
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8005960:	bf00      	nop
 8005962:	3714      	adds	r7, #20
 8005964:	46bd      	mov	sp, r7
 8005966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596a:	4770      	bx	lr
 800596c:	1000823f 	.word	0x1000823f
 8005970:	40020940 	.word	0x40020940

08005974 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005974:	b480      	push	{r7}
 8005976:	b087      	sub	sp, #28
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
 800597c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800597e:	2300      	movs	r3, #0
 8005980:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005982:	e15a      	b.n	8005c3a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	681a      	ldr	r2, [r3, #0]
 8005988:	2101      	movs	r1, #1
 800598a:	697b      	ldr	r3, [r7, #20]
 800598c:	fa01 f303 	lsl.w	r3, r1, r3
 8005990:	4013      	ands	r3, r2
 8005992:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	2b00      	cmp	r3, #0
 8005998:	f000 814c 	beq.w	8005c34 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	685b      	ldr	r3, [r3, #4]
 80059a0:	f003 0303 	and.w	r3, r3, #3
 80059a4:	2b01      	cmp	r3, #1
 80059a6:	d005      	beq.n	80059b4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	685b      	ldr	r3, [r3, #4]
 80059ac:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80059b0:	2b02      	cmp	r3, #2
 80059b2:	d130      	bne.n	8005a16 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	689b      	ldr	r3, [r3, #8]
 80059b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80059ba:	697b      	ldr	r3, [r7, #20]
 80059bc:	005b      	lsls	r3, r3, #1
 80059be:	2203      	movs	r2, #3
 80059c0:	fa02 f303 	lsl.w	r3, r2, r3
 80059c4:	43db      	mvns	r3, r3
 80059c6:	693a      	ldr	r2, [r7, #16]
 80059c8:	4013      	ands	r3, r2
 80059ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	68da      	ldr	r2, [r3, #12]
 80059d0:	697b      	ldr	r3, [r7, #20]
 80059d2:	005b      	lsls	r3, r3, #1
 80059d4:	fa02 f303 	lsl.w	r3, r2, r3
 80059d8:	693a      	ldr	r2, [r7, #16]
 80059da:	4313      	orrs	r3, r2
 80059dc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	693a      	ldr	r2, [r7, #16]
 80059e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	685b      	ldr	r3, [r3, #4]
 80059e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80059ea:	2201      	movs	r2, #1
 80059ec:	697b      	ldr	r3, [r7, #20]
 80059ee:	fa02 f303 	lsl.w	r3, r2, r3
 80059f2:	43db      	mvns	r3, r3
 80059f4:	693a      	ldr	r2, [r7, #16]
 80059f6:	4013      	ands	r3, r2
 80059f8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80059fa:	683b      	ldr	r3, [r7, #0]
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	091b      	lsrs	r3, r3, #4
 8005a00:	f003 0201 	and.w	r2, r3, #1
 8005a04:	697b      	ldr	r3, [r7, #20]
 8005a06:	fa02 f303 	lsl.w	r3, r2, r3
 8005a0a:	693a      	ldr	r2, [r7, #16]
 8005a0c:	4313      	orrs	r3, r2
 8005a0e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	693a      	ldr	r2, [r7, #16]
 8005a14:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	685b      	ldr	r3, [r3, #4]
 8005a1a:	f003 0303 	and.w	r3, r3, #3
 8005a1e:	2b03      	cmp	r3, #3
 8005a20:	d017      	beq.n	8005a52 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	68db      	ldr	r3, [r3, #12]
 8005a26:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005a28:	697b      	ldr	r3, [r7, #20]
 8005a2a:	005b      	lsls	r3, r3, #1
 8005a2c:	2203      	movs	r2, #3
 8005a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8005a32:	43db      	mvns	r3, r3
 8005a34:	693a      	ldr	r2, [r7, #16]
 8005a36:	4013      	ands	r3, r2
 8005a38:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	689a      	ldr	r2, [r3, #8]
 8005a3e:	697b      	ldr	r3, [r7, #20]
 8005a40:	005b      	lsls	r3, r3, #1
 8005a42:	fa02 f303 	lsl.w	r3, r2, r3
 8005a46:	693a      	ldr	r2, [r7, #16]
 8005a48:	4313      	orrs	r3, r2
 8005a4a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	693a      	ldr	r2, [r7, #16]
 8005a50:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	685b      	ldr	r3, [r3, #4]
 8005a56:	f003 0303 	and.w	r3, r3, #3
 8005a5a:	2b02      	cmp	r3, #2
 8005a5c:	d123      	bne.n	8005aa6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005a5e:	697b      	ldr	r3, [r7, #20]
 8005a60:	08da      	lsrs	r2, r3, #3
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	3208      	adds	r2, #8
 8005a66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a6a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005a6c:	697b      	ldr	r3, [r7, #20]
 8005a6e:	f003 0307 	and.w	r3, r3, #7
 8005a72:	009b      	lsls	r3, r3, #2
 8005a74:	220f      	movs	r2, #15
 8005a76:	fa02 f303 	lsl.w	r3, r2, r3
 8005a7a:	43db      	mvns	r3, r3
 8005a7c:	693a      	ldr	r2, [r7, #16]
 8005a7e:	4013      	ands	r3, r2
 8005a80:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	691a      	ldr	r2, [r3, #16]
 8005a86:	697b      	ldr	r3, [r7, #20]
 8005a88:	f003 0307 	and.w	r3, r3, #7
 8005a8c:	009b      	lsls	r3, r3, #2
 8005a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8005a92:	693a      	ldr	r2, [r7, #16]
 8005a94:	4313      	orrs	r3, r2
 8005a96:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005a98:	697b      	ldr	r3, [r7, #20]
 8005a9a:	08da      	lsrs	r2, r3, #3
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	3208      	adds	r2, #8
 8005aa0:	6939      	ldr	r1, [r7, #16]
 8005aa2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005aac:	697b      	ldr	r3, [r7, #20]
 8005aae:	005b      	lsls	r3, r3, #1
 8005ab0:	2203      	movs	r2, #3
 8005ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ab6:	43db      	mvns	r3, r3
 8005ab8:	693a      	ldr	r2, [r7, #16]
 8005aba:	4013      	ands	r3, r2
 8005abc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	685b      	ldr	r3, [r3, #4]
 8005ac2:	f003 0203 	and.w	r2, r3, #3
 8005ac6:	697b      	ldr	r3, [r7, #20]
 8005ac8:	005b      	lsls	r3, r3, #1
 8005aca:	fa02 f303 	lsl.w	r3, r2, r3
 8005ace:	693a      	ldr	r2, [r7, #16]
 8005ad0:	4313      	orrs	r3, r2
 8005ad2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	693a      	ldr	r2, [r7, #16]
 8005ad8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	685b      	ldr	r3, [r3, #4]
 8005ade:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	f000 80a6 	beq.w	8005c34 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005ae8:	4b5b      	ldr	r3, [pc, #364]	@ (8005c58 <HAL_GPIO_Init+0x2e4>)
 8005aea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005aec:	4a5a      	ldr	r2, [pc, #360]	@ (8005c58 <HAL_GPIO_Init+0x2e4>)
 8005aee:	f043 0301 	orr.w	r3, r3, #1
 8005af2:	6613      	str	r3, [r2, #96]	@ 0x60
 8005af4:	4b58      	ldr	r3, [pc, #352]	@ (8005c58 <HAL_GPIO_Init+0x2e4>)
 8005af6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005af8:	f003 0301 	and.w	r3, r3, #1
 8005afc:	60bb      	str	r3, [r7, #8]
 8005afe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005b00:	4a56      	ldr	r2, [pc, #344]	@ (8005c5c <HAL_GPIO_Init+0x2e8>)
 8005b02:	697b      	ldr	r3, [r7, #20]
 8005b04:	089b      	lsrs	r3, r3, #2
 8005b06:	3302      	adds	r3, #2
 8005b08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b0c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005b0e:	697b      	ldr	r3, [r7, #20]
 8005b10:	f003 0303 	and.w	r3, r3, #3
 8005b14:	009b      	lsls	r3, r3, #2
 8005b16:	220f      	movs	r2, #15
 8005b18:	fa02 f303 	lsl.w	r3, r2, r3
 8005b1c:	43db      	mvns	r3, r3
 8005b1e:	693a      	ldr	r2, [r7, #16]
 8005b20:	4013      	ands	r3, r2
 8005b22:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005b2a:	d01f      	beq.n	8005b6c <HAL_GPIO_Init+0x1f8>
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	4a4c      	ldr	r2, [pc, #304]	@ (8005c60 <HAL_GPIO_Init+0x2ec>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d019      	beq.n	8005b68 <HAL_GPIO_Init+0x1f4>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	4a4b      	ldr	r2, [pc, #300]	@ (8005c64 <HAL_GPIO_Init+0x2f0>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d013      	beq.n	8005b64 <HAL_GPIO_Init+0x1f0>
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	4a4a      	ldr	r2, [pc, #296]	@ (8005c68 <HAL_GPIO_Init+0x2f4>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d00d      	beq.n	8005b60 <HAL_GPIO_Init+0x1ec>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	4a49      	ldr	r2, [pc, #292]	@ (8005c6c <HAL_GPIO_Init+0x2f8>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d007      	beq.n	8005b5c <HAL_GPIO_Init+0x1e8>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	4a48      	ldr	r2, [pc, #288]	@ (8005c70 <HAL_GPIO_Init+0x2fc>)
 8005b50:	4293      	cmp	r3, r2
 8005b52:	d101      	bne.n	8005b58 <HAL_GPIO_Init+0x1e4>
 8005b54:	2305      	movs	r3, #5
 8005b56:	e00a      	b.n	8005b6e <HAL_GPIO_Init+0x1fa>
 8005b58:	2306      	movs	r3, #6
 8005b5a:	e008      	b.n	8005b6e <HAL_GPIO_Init+0x1fa>
 8005b5c:	2304      	movs	r3, #4
 8005b5e:	e006      	b.n	8005b6e <HAL_GPIO_Init+0x1fa>
 8005b60:	2303      	movs	r3, #3
 8005b62:	e004      	b.n	8005b6e <HAL_GPIO_Init+0x1fa>
 8005b64:	2302      	movs	r3, #2
 8005b66:	e002      	b.n	8005b6e <HAL_GPIO_Init+0x1fa>
 8005b68:	2301      	movs	r3, #1
 8005b6a:	e000      	b.n	8005b6e <HAL_GPIO_Init+0x1fa>
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	697a      	ldr	r2, [r7, #20]
 8005b70:	f002 0203 	and.w	r2, r2, #3
 8005b74:	0092      	lsls	r2, r2, #2
 8005b76:	4093      	lsls	r3, r2
 8005b78:	693a      	ldr	r2, [r7, #16]
 8005b7a:	4313      	orrs	r3, r2
 8005b7c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005b7e:	4937      	ldr	r1, [pc, #220]	@ (8005c5c <HAL_GPIO_Init+0x2e8>)
 8005b80:	697b      	ldr	r3, [r7, #20]
 8005b82:	089b      	lsrs	r3, r3, #2
 8005b84:	3302      	adds	r3, #2
 8005b86:	693a      	ldr	r2, [r7, #16]
 8005b88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005b8c:	4b39      	ldr	r3, [pc, #228]	@ (8005c74 <HAL_GPIO_Init+0x300>)
 8005b8e:	689b      	ldr	r3, [r3, #8]
 8005b90:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	43db      	mvns	r3, r3
 8005b96:	693a      	ldr	r2, [r7, #16]
 8005b98:	4013      	ands	r3, r2
 8005b9a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	685b      	ldr	r3, [r3, #4]
 8005ba0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d003      	beq.n	8005bb0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8005ba8:	693a      	ldr	r2, [r7, #16]
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	4313      	orrs	r3, r2
 8005bae:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005bb0:	4a30      	ldr	r2, [pc, #192]	@ (8005c74 <HAL_GPIO_Init+0x300>)
 8005bb2:	693b      	ldr	r3, [r7, #16]
 8005bb4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005bb6:	4b2f      	ldr	r3, [pc, #188]	@ (8005c74 <HAL_GPIO_Init+0x300>)
 8005bb8:	68db      	ldr	r3, [r3, #12]
 8005bba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	43db      	mvns	r3, r3
 8005bc0:	693a      	ldr	r2, [r7, #16]
 8005bc2:	4013      	ands	r3, r2
 8005bc4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	685b      	ldr	r3, [r3, #4]
 8005bca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d003      	beq.n	8005bda <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8005bd2:	693a      	ldr	r2, [r7, #16]
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	4313      	orrs	r3, r2
 8005bd8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005bda:	4a26      	ldr	r2, [pc, #152]	@ (8005c74 <HAL_GPIO_Init+0x300>)
 8005bdc:	693b      	ldr	r3, [r7, #16]
 8005bde:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8005be0:	4b24      	ldr	r3, [pc, #144]	@ (8005c74 <HAL_GPIO_Init+0x300>)
 8005be2:	685b      	ldr	r3, [r3, #4]
 8005be4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	43db      	mvns	r3, r3
 8005bea:	693a      	ldr	r2, [r7, #16]
 8005bec:	4013      	ands	r3, r2
 8005bee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	685b      	ldr	r3, [r3, #4]
 8005bf4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d003      	beq.n	8005c04 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005bfc:	693a      	ldr	r2, [r7, #16]
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	4313      	orrs	r3, r2
 8005c02:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005c04:	4a1b      	ldr	r2, [pc, #108]	@ (8005c74 <HAL_GPIO_Init+0x300>)
 8005c06:	693b      	ldr	r3, [r7, #16]
 8005c08:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005c0a:	4b1a      	ldr	r3, [pc, #104]	@ (8005c74 <HAL_GPIO_Init+0x300>)
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	43db      	mvns	r3, r3
 8005c14:	693a      	ldr	r2, [r7, #16]
 8005c16:	4013      	ands	r3, r2
 8005c18:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	685b      	ldr	r3, [r3, #4]
 8005c1e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d003      	beq.n	8005c2e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8005c26:	693a      	ldr	r2, [r7, #16]
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005c2e:	4a11      	ldr	r2, [pc, #68]	@ (8005c74 <HAL_GPIO_Init+0x300>)
 8005c30:	693b      	ldr	r3, [r7, #16]
 8005c32:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005c34:	697b      	ldr	r3, [r7, #20]
 8005c36:	3301      	adds	r3, #1
 8005c38:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	681a      	ldr	r2, [r3, #0]
 8005c3e:	697b      	ldr	r3, [r7, #20]
 8005c40:	fa22 f303 	lsr.w	r3, r2, r3
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	f47f ae9d 	bne.w	8005984 <HAL_GPIO_Init+0x10>
  }
}
 8005c4a:	bf00      	nop
 8005c4c:	bf00      	nop
 8005c4e:	371c      	adds	r7, #28
 8005c50:	46bd      	mov	sp, r7
 8005c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c56:	4770      	bx	lr
 8005c58:	40021000 	.word	0x40021000
 8005c5c:	40010000 	.word	0x40010000
 8005c60:	48000400 	.word	0x48000400
 8005c64:	48000800 	.word	0x48000800
 8005c68:	48000c00 	.word	0x48000c00
 8005c6c:	48001000 	.word	0x48001000
 8005c70:	48001400 	.word	0x48001400
 8005c74:	40010400 	.word	0x40010400

08005c78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005c78:	b480      	push	{r7}
 8005c7a:	b083      	sub	sp, #12
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
 8005c80:	460b      	mov	r3, r1
 8005c82:	807b      	strh	r3, [r7, #2]
 8005c84:	4613      	mov	r3, r2
 8005c86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005c88:	787b      	ldrb	r3, [r7, #1]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d003      	beq.n	8005c96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005c8e:	887a      	ldrh	r2, [r7, #2]
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005c94:	e002      	b.n	8005c9c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005c96:	887a      	ldrh	r2, [r7, #2]
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005c9c:	bf00      	nop
 8005c9e:	370c      	adds	r7, #12
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca6:	4770      	bx	lr

08005ca8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005ca8:	b480      	push	{r7}
 8005caa:	b085      	sub	sp, #20
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d141      	bne.n	8005d3a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005cb6:	4b4b      	ldr	r3, [pc, #300]	@ (8005de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005cbe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005cc2:	d131      	bne.n	8005d28 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005cc4:	4b47      	ldr	r3, [pc, #284]	@ (8005de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005cc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005cca:	4a46      	ldr	r2, [pc, #280]	@ (8005de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ccc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005cd0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005cd4:	4b43      	ldr	r3, [pc, #268]	@ (8005de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005cdc:	4a41      	ldr	r2, [pc, #260]	@ (8005de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005cde:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005ce2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005ce4:	4b40      	ldr	r3, [pc, #256]	@ (8005de8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	2232      	movs	r2, #50	@ 0x32
 8005cea:	fb02 f303 	mul.w	r3, r2, r3
 8005cee:	4a3f      	ldr	r2, [pc, #252]	@ (8005dec <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005cf0:	fba2 2303 	umull	r2, r3, r2, r3
 8005cf4:	0c9b      	lsrs	r3, r3, #18
 8005cf6:	3301      	adds	r3, #1
 8005cf8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005cfa:	e002      	b.n	8005d02 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	3b01      	subs	r3, #1
 8005d00:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005d02:	4b38      	ldr	r3, [pc, #224]	@ (8005de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d04:	695b      	ldr	r3, [r3, #20]
 8005d06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d0e:	d102      	bne.n	8005d16 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d1f2      	bne.n	8005cfc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005d16:	4b33      	ldr	r3, [pc, #204]	@ (8005de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d18:	695b      	ldr	r3, [r3, #20]
 8005d1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d22:	d158      	bne.n	8005dd6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005d24:	2303      	movs	r3, #3
 8005d26:	e057      	b.n	8005dd8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005d28:	4b2e      	ldr	r3, [pc, #184]	@ (8005de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d2e:	4a2d      	ldr	r2, [pc, #180]	@ (8005de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005d34:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005d38:	e04d      	b.n	8005dd6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d40:	d141      	bne.n	8005dc6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005d42:	4b28      	ldr	r3, [pc, #160]	@ (8005de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005d4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d4e:	d131      	bne.n	8005db4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005d50:	4b24      	ldr	r3, [pc, #144]	@ (8005de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d56:	4a23      	ldr	r2, [pc, #140]	@ (8005de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d5c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005d60:	4b20      	ldr	r3, [pc, #128]	@ (8005de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005d68:	4a1e      	ldr	r2, [pc, #120]	@ (8005de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d6a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005d6e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005d70:	4b1d      	ldr	r3, [pc, #116]	@ (8005de8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	2232      	movs	r2, #50	@ 0x32
 8005d76:	fb02 f303 	mul.w	r3, r2, r3
 8005d7a:	4a1c      	ldr	r2, [pc, #112]	@ (8005dec <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005d7c:	fba2 2303 	umull	r2, r3, r2, r3
 8005d80:	0c9b      	lsrs	r3, r3, #18
 8005d82:	3301      	adds	r3, #1
 8005d84:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005d86:	e002      	b.n	8005d8e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	3b01      	subs	r3, #1
 8005d8c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005d8e:	4b15      	ldr	r3, [pc, #84]	@ (8005de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d90:	695b      	ldr	r3, [r3, #20]
 8005d92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d9a:	d102      	bne.n	8005da2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d1f2      	bne.n	8005d88 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005da2:	4b10      	ldr	r3, [pc, #64]	@ (8005de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005da4:	695b      	ldr	r3, [r3, #20]
 8005da6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005daa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005dae:	d112      	bne.n	8005dd6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005db0:	2303      	movs	r3, #3
 8005db2:	e011      	b.n	8005dd8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005db4:	4b0b      	ldr	r3, [pc, #44]	@ (8005de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005db6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005dba:	4a0a      	ldr	r2, [pc, #40]	@ (8005de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005dbc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005dc0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005dc4:	e007      	b.n	8005dd6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005dc6:	4b07      	ldr	r3, [pc, #28]	@ (8005de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005dce:	4a05      	ldr	r2, [pc, #20]	@ (8005de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005dd0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005dd4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8005dd6:	2300      	movs	r3, #0
}
 8005dd8:	4618      	mov	r0, r3
 8005dda:	3714      	adds	r7, #20
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de2:	4770      	bx	lr
 8005de4:	40007000 	.word	0x40007000
 8005de8:	20000000 	.word	0x20000000
 8005dec:	431bde83 	.word	0x431bde83

08005df0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8005df0:	b480      	push	{r7}
 8005df2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005df4:	4b05      	ldr	r3, [pc, #20]	@ (8005e0c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005df6:	689b      	ldr	r3, [r3, #8]
 8005df8:	4a04      	ldr	r2, [pc, #16]	@ (8005e0c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005dfa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005dfe:	6093      	str	r3, [r2, #8]
}
 8005e00:	bf00      	nop
 8005e02:	46bd      	mov	sp, r7
 8005e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e08:	4770      	bx	lr
 8005e0a:	bf00      	nop
 8005e0c:	40007000 	.word	0x40007000

08005e10 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005e10:	b580      	push	{r7, lr}
 8005e12:	b088      	sub	sp, #32
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d101      	bne.n	8005e22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005e1e:	2301      	movs	r3, #1
 8005e20:	e2fe      	b.n	8006420 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f003 0301 	and.w	r3, r3, #1
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d075      	beq.n	8005f1a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005e2e:	4b97      	ldr	r3, [pc, #604]	@ (800608c <HAL_RCC_OscConfig+0x27c>)
 8005e30:	689b      	ldr	r3, [r3, #8]
 8005e32:	f003 030c 	and.w	r3, r3, #12
 8005e36:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005e38:	4b94      	ldr	r3, [pc, #592]	@ (800608c <HAL_RCC_OscConfig+0x27c>)
 8005e3a:	68db      	ldr	r3, [r3, #12]
 8005e3c:	f003 0303 	and.w	r3, r3, #3
 8005e40:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8005e42:	69bb      	ldr	r3, [r7, #24]
 8005e44:	2b0c      	cmp	r3, #12
 8005e46:	d102      	bne.n	8005e4e <HAL_RCC_OscConfig+0x3e>
 8005e48:	697b      	ldr	r3, [r7, #20]
 8005e4a:	2b03      	cmp	r3, #3
 8005e4c:	d002      	beq.n	8005e54 <HAL_RCC_OscConfig+0x44>
 8005e4e:	69bb      	ldr	r3, [r7, #24]
 8005e50:	2b08      	cmp	r3, #8
 8005e52:	d10b      	bne.n	8005e6c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e54:	4b8d      	ldr	r3, [pc, #564]	@ (800608c <HAL_RCC_OscConfig+0x27c>)
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d05b      	beq.n	8005f18 <HAL_RCC_OscConfig+0x108>
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	685b      	ldr	r3, [r3, #4]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d157      	bne.n	8005f18 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005e68:	2301      	movs	r3, #1
 8005e6a:	e2d9      	b.n	8006420 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	685b      	ldr	r3, [r3, #4]
 8005e70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e74:	d106      	bne.n	8005e84 <HAL_RCC_OscConfig+0x74>
 8005e76:	4b85      	ldr	r3, [pc, #532]	@ (800608c <HAL_RCC_OscConfig+0x27c>)
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	4a84      	ldr	r2, [pc, #528]	@ (800608c <HAL_RCC_OscConfig+0x27c>)
 8005e7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e80:	6013      	str	r3, [r2, #0]
 8005e82:	e01d      	b.n	8005ec0 <HAL_RCC_OscConfig+0xb0>
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	685b      	ldr	r3, [r3, #4]
 8005e88:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005e8c:	d10c      	bne.n	8005ea8 <HAL_RCC_OscConfig+0x98>
 8005e8e:	4b7f      	ldr	r3, [pc, #508]	@ (800608c <HAL_RCC_OscConfig+0x27c>)
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	4a7e      	ldr	r2, [pc, #504]	@ (800608c <HAL_RCC_OscConfig+0x27c>)
 8005e94:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005e98:	6013      	str	r3, [r2, #0]
 8005e9a:	4b7c      	ldr	r3, [pc, #496]	@ (800608c <HAL_RCC_OscConfig+0x27c>)
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	4a7b      	ldr	r2, [pc, #492]	@ (800608c <HAL_RCC_OscConfig+0x27c>)
 8005ea0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ea4:	6013      	str	r3, [r2, #0]
 8005ea6:	e00b      	b.n	8005ec0 <HAL_RCC_OscConfig+0xb0>
 8005ea8:	4b78      	ldr	r3, [pc, #480]	@ (800608c <HAL_RCC_OscConfig+0x27c>)
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	4a77      	ldr	r2, [pc, #476]	@ (800608c <HAL_RCC_OscConfig+0x27c>)
 8005eae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005eb2:	6013      	str	r3, [r2, #0]
 8005eb4:	4b75      	ldr	r3, [pc, #468]	@ (800608c <HAL_RCC_OscConfig+0x27c>)
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	4a74      	ldr	r2, [pc, #464]	@ (800608c <HAL_RCC_OscConfig+0x27c>)
 8005eba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005ebe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d013      	beq.n	8005ef0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ec8:	f7fc fade 	bl	8002488 <HAL_GetTick>
 8005ecc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005ece:	e008      	b.n	8005ee2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ed0:	f7fc fada 	bl	8002488 <HAL_GetTick>
 8005ed4:	4602      	mov	r2, r0
 8005ed6:	693b      	ldr	r3, [r7, #16]
 8005ed8:	1ad3      	subs	r3, r2, r3
 8005eda:	2b64      	cmp	r3, #100	@ 0x64
 8005edc:	d901      	bls.n	8005ee2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005ede:	2303      	movs	r3, #3
 8005ee0:	e29e      	b.n	8006420 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005ee2:	4b6a      	ldr	r3, [pc, #424]	@ (800608c <HAL_RCC_OscConfig+0x27c>)
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d0f0      	beq.n	8005ed0 <HAL_RCC_OscConfig+0xc0>
 8005eee:	e014      	b.n	8005f1a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ef0:	f7fc faca 	bl	8002488 <HAL_GetTick>
 8005ef4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005ef6:	e008      	b.n	8005f0a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ef8:	f7fc fac6 	bl	8002488 <HAL_GetTick>
 8005efc:	4602      	mov	r2, r0
 8005efe:	693b      	ldr	r3, [r7, #16]
 8005f00:	1ad3      	subs	r3, r2, r3
 8005f02:	2b64      	cmp	r3, #100	@ 0x64
 8005f04:	d901      	bls.n	8005f0a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005f06:	2303      	movs	r3, #3
 8005f08:	e28a      	b.n	8006420 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005f0a:	4b60      	ldr	r3, [pc, #384]	@ (800608c <HAL_RCC_OscConfig+0x27c>)
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d1f0      	bne.n	8005ef8 <HAL_RCC_OscConfig+0xe8>
 8005f16:	e000      	b.n	8005f1a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f003 0302 	and.w	r3, r3, #2
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d075      	beq.n	8006012 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005f26:	4b59      	ldr	r3, [pc, #356]	@ (800608c <HAL_RCC_OscConfig+0x27c>)
 8005f28:	689b      	ldr	r3, [r3, #8]
 8005f2a:	f003 030c 	and.w	r3, r3, #12
 8005f2e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005f30:	4b56      	ldr	r3, [pc, #344]	@ (800608c <HAL_RCC_OscConfig+0x27c>)
 8005f32:	68db      	ldr	r3, [r3, #12]
 8005f34:	f003 0303 	and.w	r3, r3, #3
 8005f38:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005f3a:	69bb      	ldr	r3, [r7, #24]
 8005f3c:	2b0c      	cmp	r3, #12
 8005f3e:	d102      	bne.n	8005f46 <HAL_RCC_OscConfig+0x136>
 8005f40:	697b      	ldr	r3, [r7, #20]
 8005f42:	2b02      	cmp	r3, #2
 8005f44:	d002      	beq.n	8005f4c <HAL_RCC_OscConfig+0x13c>
 8005f46:	69bb      	ldr	r3, [r7, #24]
 8005f48:	2b04      	cmp	r3, #4
 8005f4a:	d11f      	bne.n	8005f8c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005f4c:	4b4f      	ldr	r3, [pc, #316]	@ (800608c <HAL_RCC_OscConfig+0x27c>)
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d005      	beq.n	8005f64 <HAL_RCC_OscConfig+0x154>
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	68db      	ldr	r3, [r3, #12]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d101      	bne.n	8005f64 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8005f60:	2301      	movs	r3, #1
 8005f62:	e25d      	b.n	8006420 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f64:	4b49      	ldr	r3, [pc, #292]	@ (800608c <HAL_RCC_OscConfig+0x27c>)
 8005f66:	685b      	ldr	r3, [r3, #4]
 8005f68:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	691b      	ldr	r3, [r3, #16]
 8005f70:	061b      	lsls	r3, r3, #24
 8005f72:	4946      	ldr	r1, [pc, #280]	@ (800608c <HAL_RCC_OscConfig+0x27c>)
 8005f74:	4313      	orrs	r3, r2
 8005f76:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005f78:	4b45      	ldr	r3, [pc, #276]	@ (8006090 <HAL_RCC_OscConfig+0x280>)
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	f7fc fa37 	bl	80023f0 <HAL_InitTick>
 8005f82:	4603      	mov	r3, r0
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d043      	beq.n	8006010 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005f88:	2301      	movs	r3, #1
 8005f8a:	e249      	b.n	8006420 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	68db      	ldr	r3, [r3, #12]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d023      	beq.n	8005fdc <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005f94:	4b3d      	ldr	r3, [pc, #244]	@ (800608c <HAL_RCC_OscConfig+0x27c>)
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4a3c      	ldr	r2, [pc, #240]	@ (800608c <HAL_RCC_OscConfig+0x27c>)
 8005f9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f9e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fa0:	f7fc fa72 	bl	8002488 <HAL_GetTick>
 8005fa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005fa6:	e008      	b.n	8005fba <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005fa8:	f7fc fa6e 	bl	8002488 <HAL_GetTick>
 8005fac:	4602      	mov	r2, r0
 8005fae:	693b      	ldr	r3, [r7, #16]
 8005fb0:	1ad3      	subs	r3, r2, r3
 8005fb2:	2b02      	cmp	r3, #2
 8005fb4:	d901      	bls.n	8005fba <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005fb6:	2303      	movs	r3, #3
 8005fb8:	e232      	b.n	8006420 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005fba:	4b34      	ldr	r3, [pc, #208]	@ (800608c <HAL_RCC_OscConfig+0x27c>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d0f0      	beq.n	8005fa8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005fc6:	4b31      	ldr	r3, [pc, #196]	@ (800608c <HAL_RCC_OscConfig+0x27c>)
 8005fc8:	685b      	ldr	r3, [r3, #4]
 8005fca:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	691b      	ldr	r3, [r3, #16]
 8005fd2:	061b      	lsls	r3, r3, #24
 8005fd4:	492d      	ldr	r1, [pc, #180]	@ (800608c <HAL_RCC_OscConfig+0x27c>)
 8005fd6:	4313      	orrs	r3, r2
 8005fd8:	604b      	str	r3, [r1, #4]
 8005fda:	e01a      	b.n	8006012 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005fdc:	4b2b      	ldr	r3, [pc, #172]	@ (800608c <HAL_RCC_OscConfig+0x27c>)
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	4a2a      	ldr	r2, [pc, #168]	@ (800608c <HAL_RCC_OscConfig+0x27c>)
 8005fe2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005fe6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fe8:	f7fc fa4e 	bl	8002488 <HAL_GetTick>
 8005fec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005fee:	e008      	b.n	8006002 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005ff0:	f7fc fa4a 	bl	8002488 <HAL_GetTick>
 8005ff4:	4602      	mov	r2, r0
 8005ff6:	693b      	ldr	r3, [r7, #16]
 8005ff8:	1ad3      	subs	r3, r2, r3
 8005ffa:	2b02      	cmp	r3, #2
 8005ffc:	d901      	bls.n	8006002 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8005ffe:	2303      	movs	r3, #3
 8006000:	e20e      	b.n	8006420 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006002:	4b22      	ldr	r3, [pc, #136]	@ (800608c <HAL_RCC_OscConfig+0x27c>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800600a:	2b00      	cmp	r3, #0
 800600c:	d1f0      	bne.n	8005ff0 <HAL_RCC_OscConfig+0x1e0>
 800600e:	e000      	b.n	8006012 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006010:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f003 0308 	and.w	r3, r3, #8
 800601a:	2b00      	cmp	r3, #0
 800601c:	d041      	beq.n	80060a2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	695b      	ldr	r3, [r3, #20]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d01c      	beq.n	8006060 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006026:	4b19      	ldr	r3, [pc, #100]	@ (800608c <HAL_RCC_OscConfig+0x27c>)
 8006028:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800602c:	4a17      	ldr	r2, [pc, #92]	@ (800608c <HAL_RCC_OscConfig+0x27c>)
 800602e:	f043 0301 	orr.w	r3, r3, #1
 8006032:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006036:	f7fc fa27 	bl	8002488 <HAL_GetTick>
 800603a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800603c:	e008      	b.n	8006050 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800603e:	f7fc fa23 	bl	8002488 <HAL_GetTick>
 8006042:	4602      	mov	r2, r0
 8006044:	693b      	ldr	r3, [r7, #16]
 8006046:	1ad3      	subs	r3, r2, r3
 8006048:	2b02      	cmp	r3, #2
 800604a:	d901      	bls.n	8006050 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800604c:	2303      	movs	r3, #3
 800604e:	e1e7      	b.n	8006420 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006050:	4b0e      	ldr	r3, [pc, #56]	@ (800608c <HAL_RCC_OscConfig+0x27c>)
 8006052:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006056:	f003 0302 	and.w	r3, r3, #2
 800605a:	2b00      	cmp	r3, #0
 800605c:	d0ef      	beq.n	800603e <HAL_RCC_OscConfig+0x22e>
 800605e:	e020      	b.n	80060a2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006060:	4b0a      	ldr	r3, [pc, #40]	@ (800608c <HAL_RCC_OscConfig+0x27c>)
 8006062:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006066:	4a09      	ldr	r2, [pc, #36]	@ (800608c <HAL_RCC_OscConfig+0x27c>)
 8006068:	f023 0301 	bic.w	r3, r3, #1
 800606c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006070:	f7fc fa0a 	bl	8002488 <HAL_GetTick>
 8006074:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006076:	e00d      	b.n	8006094 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006078:	f7fc fa06 	bl	8002488 <HAL_GetTick>
 800607c:	4602      	mov	r2, r0
 800607e:	693b      	ldr	r3, [r7, #16]
 8006080:	1ad3      	subs	r3, r2, r3
 8006082:	2b02      	cmp	r3, #2
 8006084:	d906      	bls.n	8006094 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006086:	2303      	movs	r3, #3
 8006088:	e1ca      	b.n	8006420 <HAL_RCC_OscConfig+0x610>
 800608a:	bf00      	nop
 800608c:	40021000 	.word	0x40021000
 8006090:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006094:	4b8c      	ldr	r3, [pc, #560]	@ (80062c8 <HAL_RCC_OscConfig+0x4b8>)
 8006096:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800609a:	f003 0302 	and.w	r3, r3, #2
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d1ea      	bne.n	8006078 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f003 0304 	and.w	r3, r3, #4
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	f000 80a6 	beq.w	80061fc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80060b0:	2300      	movs	r3, #0
 80060b2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80060b4:	4b84      	ldr	r3, [pc, #528]	@ (80062c8 <HAL_RCC_OscConfig+0x4b8>)
 80060b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d101      	bne.n	80060c4 <HAL_RCC_OscConfig+0x2b4>
 80060c0:	2301      	movs	r3, #1
 80060c2:	e000      	b.n	80060c6 <HAL_RCC_OscConfig+0x2b6>
 80060c4:	2300      	movs	r3, #0
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d00d      	beq.n	80060e6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80060ca:	4b7f      	ldr	r3, [pc, #508]	@ (80062c8 <HAL_RCC_OscConfig+0x4b8>)
 80060cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060ce:	4a7e      	ldr	r2, [pc, #504]	@ (80062c8 <HAL_RCC_OscConfig+0x4b8>)
 80060d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80060d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80060d6:	4b7c      	ldr	r3, [pc, #496]	@ (80062c8 <HAL_RCC_OscConfig+0x4b8>)
 80060d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80060de:	60fb      	str	r3, [r7, #12]
 80060e0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80060e2:	2301      	movs	r3, #1
 80060e4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80060e6:	4b79      	ldr	r3, [pc, #484]	@ (80062cc <HAL_RCC_OscConfig+0x4bc>)
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d118      	bne.n	8006124 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80060f2:	4b76      	ldr	r3, [pc, #472]	@ (80062cc <HAL_RCC_OscConfig+0x4bc>)
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	4a75      	ldr	r2, [pc, #468]	@ (80062cc <HAL_RCC_OscConfig+0x4bc>)
 80060f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80060fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80060fe:	f7fc f9c3 	bl	8002488 <HAL_GetTick>
 8006102:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006104:	e008      	b.n	8006118 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006106:	f7fc f9bf 	bl	8002488 <HAL_GetTick>
 800610a:	4602      	mov	r2, r0
 800610c:	693b      	ldr	r3, [r7, #16]
 800610e:	1ad3      	subs	r3, r2, r3
 8006110:	2b02      	cmp	r3, #2
 8006112:	d901      	bls.n	8006118 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8006114:	2303      	movs	r3, #3
 8006116:	e183      	b.n	8006420 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006118:	4b6c      	ldr	r3, [pc, #432]	@ (80062cc <HAL_RCC_OscConfig+0x4bc>)
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006120:	2b00      	cmp	r3, #0
 8006122:	d0f0      	beq.n	8006106 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	689b      	ldr	r3, [r3, #8]
 8006128:	2b01      	cmp	r3, #1
 800612a:	d108      	bne.n	800613e <HAL_RCC_OscConfig+0x32e>
 800612c:	4b66      	ldr	r3, [pc, #408]	@ (80062c8 <HAL_RCC_OscConfig+0x4b8>)
 800612e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006132:	4a65      	ldr	r2, [pc, #404]	@ (80062c8 <HAL_RCC_OscConfig+0x4b8>)
 8006134:	f043 0301 	orr.w	r3, r3, #1
 8006138:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800613c:	e024      	b.n	8006188 <HAL_RCC_OscConfig+0x378>
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	689b      	ldr	r3, [r3, #8]
 8006142:	2b05      	cmp	r3, #5
 8006144:	d110      	bne.n	8006168 <HAL_RCC_OscConfig+0x358>
 8006146:	4b60      	ldr	r3, [pc, #384]	@ (80062c8 <HAL_RCC_OscConfig+0x4b8>)
 8006148:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800614c:	4a5e      	ldr	r2, [pc, #376]	@ (80062c8 <HAL_RCC_OscConfig+0x4b8>)
 800614e:	f043 0304 	orr.w	r3, r3, #4
 8006152:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006156:	4b5c      	ldr	r3, [pc, #368]	@ (80062c8 <HAL_RCC_OscConfig+0x4b8>)
 8006158:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800615c:	4a5a      	ldr	r2, [pc, #360]	@ (80062c8 <HAL_RCC_OscConfig+0x4b8>)
 800615e:	f043 0301 	orr.w	r3, r3, #1
 8006162:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006166:	e00f      	b.n	8006188 <HAL_RCC_OscConfig+0x378>
 8006168:	4b57      	ldr	r3, [pc, #348]	@ (80062c8 <HAL_RCC_OscConfig+0x4b8>)
 800616a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800616e:	4a56      	ldr	r2, [pc, #344]	@ (80062c8 <HAL_RCC_OscConfig+0x4b8>)
 8006170:	f023 0301 	bic.w	r3, r3, #1
 8006174:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006178:	4b53      	ldr	r3, [pc, #332]	@ (80062c8 <HAL_RCC_OscConfig+0x4b8>)
 800617a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800617e:	4a52      	ldr	r2, [pc, #328]	@ (80062c8 <HAL_RCC_OscConfig+0x4b8>)
 8006180:	f023 0304 	bic.w	r3, r3, #4
 8006184:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	689b      	ldr	r3, [r3, #8]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d016      	beq.n	80061be <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006190:	f7fc f97a 	bl	8002488 <HAL_GetTick>
 8006194:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006196:	e00a      	b.n	80061ae <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006198:	f7fc f976 	bl	8002488 <HAL_GetTick>
 800619c:	4602      	mov	r2, r0
 800619e:	693b      	ldr	r3, [r7, #16]
 80061a0:	1ad3      	subs	r3, r2, r3
 80061a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80061a6:	4293      	cmp	r3, r2
 80061a8:	d901      	bls.n	80061ae <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80061aa:	2303      	movs	r3, #3
 80061ac:	e138      	b.n	8006420 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80061ae:	4b46      	ldr	r3, [pc, #280]	@ (80062c8 <HAL_RCC_OscConfig+0x4b8>)
 80061b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061b4:	f003 0302 	and.w	r3, r3, #2
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d0ed      	beq.n	8006198 <HAL_RCC_OscConfig+0x388>
 80061bc:	e015      	b.n	80061ea <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80061be:	f7fc f963 	bl	8002488 <HAL_GetTick>
 80061c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80061c4:	e00a      	b.n	80061dc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80061c6:	f7fc f95f 	bl	8002488 <HAL_GetTick>
 80061ca:	4602      	mov	r2, r0
 80061cc:	693b      	ldr	r3, [r7, #16]
 80061ce:	1ad3      	subs	r3, r2, r3
 80061d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80061d4:	4293      	cmp	r3, r2
 80061d6:	d901      	bls.n	80061dc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80061d8:	2303      	movs	r3, #3
 80061da:	e121      	b.n	8006420 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80061dc:	4b3a      	ldr	r3, [pc, #232]	@ (80062c8 <HAL_RCC_OscConfig+0x4b8>)
 80061de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061e2:	f003 0302 	and.w	r3, r3, #2
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d1ed      	bne.n	80061c6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80061ea:	7ffb      	ldrb	r3, [r7, #31]
 80061ec:	2b01      	cmp	r3, #1
 80061ee:	d105      	bne.n	80061fc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80061f0:	4b35      	ldr	r3, [pc, #212]	@ (80062c8 <HAL_RCC_OscConfig+0x4b8>)
 80061f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061f4:	4a34      	ldr	r2, [pc, #208]	@ (80062c8 <HAL_RCC_OscConfig+0x4b8>)
 80061f6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80061fa:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f003 0320 	and.w	r3, r3, #32
 8006204:	2b00      	cmp	r3, #0
 8006206:	d03c      	beq.n	8006282 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	699b      	ldr	r3, [r3, #24]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d01c      	beq.n	800624a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006210:	4b2d      	ldr	r3, [pc, #180]	@ (80062c8 <HAL_RCC_OscConfig+0x4b8>)
 8006212:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006216:	4a2c      	ldr	r2, [pc, #176]	@ (80062c8 <HAL_RCC_OscConfig+0x4b8>)
 8006218:	f043 0301 	orr.w	r3, r3, #1
 800621c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006220:	f7fc f932 	bl	8002488 <HAL_GetTick>
 8006224:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006226:	e008      	b.n	800623a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006228:	f7fc f92e 	bl	8002488 <HAL_GetTick>
 800622c:	4602      	mov	r2, r0
 800622e:	693b      	ldr	r3, [r7, #16]
 8006230:	1ad3      	subs	r3, r2, r3
 8006232:	2b02      	cmp	r3, #2
 8006234:	d901      	bls.n	800623a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8006236:	2303      	movs	r3, #3
 8006238:	e0f2      	b.n	8006420 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800623a:	4b23      	ldr	r3, [pc, #140]	@ (80062c8 <HAL_RCC_OscConfig+0x4b8>)
 800623c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006240:	f003 0302 	and.w	r3, r3, #2
 8006244:	2b00      	cmp	r3, #0
 8006246:	d0ef      	beq.n	8006228 <HAL_RCC_OscConfig+0x418>
 8006248:	e01b      	b.n	8006282 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800624a:	4b1f      	ldr	r3, [pc, #124]	@ (80062c8 <HAL_RCC_OscConfig+0x4b8>)
 800624c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006250:	4a1d      	ldr	r2, [pc, #116]	@ (80062c8 <HAL_RCC_OscConfig+0x4b8>)
 8006252:	f023 0301 	bic.w	r3, r3, #1
 8006256:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800625a:	f7fc f915 	bl	8002488 <HAL_GetTick>
 800625e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006260:	e008      	b.n	8006274 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006262:	f7fc f911 	bl	8002488 <HAL_GetTick>
 8006266:	4602      	mov	r2, r0
 8006268:	693b      	ldr	r3, [r7, #16]
 800626a:	1ad3      	subs	r3, r2, r3
 800626c:	2b02      	cmp	r3, #2
 800626e:	d901      	bls.n	8006274 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8006270:	2303      	movs	r3, #3
 8006272:	e0d5      	b.n	8006420 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006274:	4b14      	ldr	r3, [pc, #80]	@ (80062c8 <HAL_RCC_OscConfig+0x4b8>)
 8006276:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800627a:	f003 0302 	and.w	r3, r3, #2
 800627e:	2b00      	cmp	r3, #0
 8006280:	d1ef      	bne.n	8006262 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	69db      	ldr	r3, [r3, #28]
 8006286:	2b00      	cmp	r3, #0
 8006288:	f000 80c9 	beq.w	800641e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800628c:	4b0e      	ldr	r3, [pc, #56]	@ (80062c8 <HAL_RCC_OscConfig+0x4b8>)
 800628e:	689b      	ldr	r3, [r3, #8]
 8006290:	f003 030c 	and.w	r3, r3, #12
 8006294:	2b0c      	cmp	r3, #12
 8006296:	f000 8083 	beq.w	80063a0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	69db      	ldr	r3, [r3, #28]
 800629e:	2b02      	cmp	r3, #2
 80062a0:	d15e      	bne.n	8006360 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80062a2:	4b09      	ldr	r3, [pc, #36]	@ (80062c8 <HAL_RCC_OscConfig+0x4b8>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	4a08      	ldr	r2, [pc, #32]	@ (80062c8 <HAL_RCC_OscConfig+0x4b8>)
 80062a8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80062ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062ae:	f7fc f8eb 	bl	8002488 <HAL_GetTick>
 80062b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80062b4:	e00c      	b.n	80062d0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80062b6:	f7fc f8e7 	bl	8002488 <HAL_GetTick>
 80062ba:	4602      	mov	r2, r0
 80062bc:	693b      	ldr	r3, [r7, #16]
 80062be:	1ad3      	subs	r3, r2, r3
 80062c0:	2b02      	cmp	r3, #2
 80062c2:	d905      	bls.n	80062d0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80062c4:	2303      	movs	r3, #3
 80062c6:	e0ab      	b.n	8006420 <HAL_RCC_OscConfig+0x610>
 80062c8:	40021000 	.word	0x40021000
 80062cc:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80062d0:	4b55      	ldr	r3, [pc, #340]	@ (8006428 <HAL_RCC_OscConfig+0x618>)
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d1ec      	bne.n	80062b6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80062dc:	4b52      	ldr	r3, [pc, #328]	@ (8006428 <HAL_RCC_OscConfig+0x618>)
 80062de:	68da      	ldr	r2, [r3, #12]
 80062e0:	4b52      	ldr	r3, [pc, #328]	@ (800642c <HAL_RCC_OscConfig+0x61c>)
 80062e2:	4013      	ands	r3, r2
 80062e4:	687a      	ldr	r2, [r7, #4]
 80062e6:	6a11      	ldr	r1, [r2, #32]
 80062e8:	687a      	ldr	r2, [r7, #4]
 80062ea:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80062ec:	3a01      	subs	r2, #1
 80062ee:	0112      	lsls	r2, r2, #4
 80062f0:	4311      	orrs	r1, r2
 80062f2:	687a      	ldr	r2, [r7, #4]
 80062f4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80062f6:	0212      	lsls	r2, r2, #8
 80062f8:	4311      	orrs	r1, r2
 80062fa:	687a      	ldr	r2, [r7, #4]
 80062fc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80062fe:	0852      	lsrs	r2, r2, #1
 8006300:	3a01      	subs	r2, #1
 8006302:	0552      	lsls	r2, r2, #21
 8006304:	4311      	orrs	r1, r2
 8006306:	687a      	ldr	r2, [r7, #4]
 8006308:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800630a:	0852      	lsrs	r2, r2, #1
 800630c:	3a01      	subs	r2, #1
 800630e:	0652      	lsls	r2, r2, #25
 8006310:	4311      	orrs	r1, r2
 8006312:	687a      	ldr	r2, [r7, #4]
 8006314:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006316:	06d2      	lsls	r2, r2, #27
 8006318:	430a      	orrs	r2, r1
 800631a:	4943      	ldr	r1, [pc, #268]	@ (8006428 <HAL_RCC_OscConfig+0x618>)
 800631c:	4313      	orrs	r3, r2
 800631e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006320:	4b41      	ldr	r3, [pc, #260]	@ (8006428 <HAL_RCC_OscConfig+0x618>)
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	4a40      	ldr	r2, [pc, #256]	@ (8006428 <HAL_RCC_OscConfig+0x618>)
 8006326:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800632a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800632c:	4b3e      	ldr	r3, [pc, #248]	@ (8006428 <HAL_RCC_OscConfig+0x618>)
 800632e:	68db      	ldr	r3, [r3, #12]
 8006330:	4a3d      	ldr	r2, [pc, #244]	@ (8006428 <HAL_RCC_OscConfig+0x618>)
 8006332:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006336:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006338:	f7fc f8a6 	bl	8002488 <HAL_GetTick>
 800633c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800633e:	e008      	b.n	8006352 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006340:	f7fc f8a2 	bl	8002488 <HAL_GetTick>
 8006344:	4602      	mov	r2, r0
 8006346:	693b      	ldr	r3, [r7, #16]
 8006348:	1ad3      	subs	r3, r2, r3
 800634a:	2b02      	cmp	r3, #2
 800634c:	d901      	bls.n	8006352 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800634e:	2303      	movs	r3, #3
 8006350:	e066      	b.n	8006420 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006352:	4b35      	ldr	r3, [pc, #212]	@ (8006428 <HAL_RCC_OscConfig+0x618>)
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800635a:	2b00      	cmp	r3, #0
 800635c:	d0f0      	beq.n	8006340 <HAL_RCC_OscConfig+0x530>
 800635e:	e05e      	b.n	800641e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006360:	4b31      	ldr	r3, [pc, #196]	@ (8006428 <HAL_RCC_OscConfig+0x618>)
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	4a30      	ldr	r2, [pc, #192]	@ (8006428 <HAL_RCC_OscConfig+0x618>)
 8006366:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800636a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800636c:	f7fc f88c 	bl	8002488 <HAL_GetTick>
 8006370:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006372:	e008      	b.n	8006386 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006374:	f7fc f888 	bl	8002488 <HAL_GetTick>
 8006378:	4602      	mov	r2, r0
 800637a:	693b      	ldr	r3, [r7, #16]
 800637c:	1ad3      	subs	r3, r2, r3
 800637e:	2b02      	cmp	r3, #2
 8006380:	d901      	bls.n	8006386 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8006382:	2303      	movs	r3, #3
 8006384:	e04c      	b.n	8006420 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006386:	4b28      	ldr	r3, [pc, #160]	@ (8006428 <HAL_RCC_OscConfig+0x618>)
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800638e:	2b00      	cmp	r3, #0
 8006390:	d1f0      	bne.n	8006374 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8006392:	4b25      	ldr	r3, [pc, #148]	@ (8006428 <HAL_RCC_OscConfig+0x618>)
 8006394:	68da      	ldr	r2, [r3, #12]
 8006396:	4924      	ldr	r1, [pc, #144]	@ (8006428 <HAL_RCC_OscConfig+0x618>)
 8006398:	4b25      	ldr	r3, [pc, #148]	@ (8006430 <HAL_RCC_OscConfig+0x620>)
 800639a:	4013      	ands	r3, r2
 800639c:	60cb      	str	r3, [r1, #12]
 800639e:	e03e      	b.n	800641e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	69db      	ldr	r3, [r3, #28]
 80063a4:	2b01      	cmp	r3, #1
 80063a6:	d101      	bne.n	80063ac <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80063a8:	2301      	movs	r3, #1
 80063aa:	e039      	b.n	8006420 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80063ac:	4b1e      	ldr	r3, [pc, #120]	@ (8006428 <HAL_RCC_OscConfig+0x618>)
 80063ae:	68db      	ldr	r3, [r3, #12]
 80063b0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80063b2:	697b      	ldr	r3, [r7, #20]
 80063b4:	f003 0203 	and.w	r2, r3, #3
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	6a1b      	ldr	r3, [r3, #32]
 80063bc:	429a      	cmp	r2, r3
 80063be:	d12c      	bne.n	800641a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80063c0:	697b      	ldr	r3, [r7, #20]
 80063c2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063ca:	3b01      	subs	r3, #1
 80063cc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80063ce:	429a      	cmp	r2, r3
 80063d0:	d123      	bne.n	800641a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80063d2:	697b      	ldr	r3, [r7, #20]
 80063d4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063dc:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80063de:	429a      	cmp	r2, r3
 80063e0:	d11b      	bne.n	800641a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80063e2:	697b      	ldr	r3, [r7, #20]
 80063e4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063ec:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80063ee:	429a      	cmp	r2, r3
 80063f0:	d113      	bne.n	800641a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80063f2:	697b      	ldr	r3, [r7, #20]
 80063f4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063fc:	085b      	lsrs	r3, r3, #1
 80063fe:	3b01      	subs	r3, #1
 8006400:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006402:	429a      	cmp	r2, r3
 8006404:	d109      	bne.n	800641a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006406:	697b      	ldr	r3, [r7, #20]
 8006408:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006410:	085b      	lsrs	r3, r3, #1
 8006412:	3b01      	subs	r3, #1
 8006414:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006416:	429a      	cmp	r2, r3
 8006418:	d001      	beq.n	800641e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800641a:	2301      	movs	r3, #1
 800641c:	e000      	b.n	8006420 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800641e:	2300      	movs	r3, #0
}
 8006420:	4618      	mov	r0, r3
 8006422:	3720      	adds	r7, #32
 8006424:	46bd      	mov	sp, r7
 8006426:	bd80      	pop	{r7, pc}
 8006428:	40021000 	.word	0x40021000
 800642c:	019f800c 	.word	0x019f800c
 8006430:	feeefffc 	.word	0xfeeefffc

08006434 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006434:	b580      	push	{r7, lr}
 8006436:	b086      	sub	sp, #24
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
 800643c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800643e:	2300      	movs	r3, #0
 8006440:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d101      	bne.n	800644c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006448:	2301      	movs	r3, #1
 800644a:	e11e      	b.n	800668a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800644c:	4b91      	ldr	r3, [pc, #580]	@ (8006694 <HAL_RCC_ClockConfig+0x260>)
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f003 030f 	and.w	r3, r3, #15
 8006454:	683a      	ldr	r2, [r7, #0]
 8006456:	429a      	cmp	r2, r3
 8006458:	d910      	bls.n	800647c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800645a:	4b8e      	ldr	r3, [pc, #568]	@ (8006694 <HAL_RCC_ClockConfig+0x260>)
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f023 020f 	bic.w	r2, r3, #15
 8006462:	498c      	ldr	r1, [pc, #560]	@ (8006694 <HAL_RCC_ClockConfig+0x260>)
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	4313      	orrs	r3, r2
 8006468:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800646a:	4b8a      	ldr	r3, [pc, #552]	@ (8006694 <HAL_RCC_ClockConfig+0x260>)
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f003 030f 	and.w	r3, r3, #15
 8006472:	683a      	ldr	r2, [r7, #0]
 8006474:	429a      	cmp	r2, r3
 8006476:	d001      	beq.n	800647c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006478:	2301      	movs	r3, #1
 800647a:	e106      	b.n	800668a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f003 0301 	and.w	r3, r3, #1
 8006484:	2b00      	cmp	r3, #0
 8006486:	d073      	beq.n	8006570 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	685b      	ldr	r3, [r3, #4]
 800648c:	2b03      	cmp	r3, #3
 800648e:	d129      	bne.n	80064e4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006490:	4b81      	ldr	r3, [pc, #516]	@ (8006698 <HAL_RCC_ClockConfig+0x264>)
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006498:	2b00      	cmp	r3, #0
 800649a:	d101      	bne.n	80064a0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800649c:	2301      	movs	r3, #1
 800649e:	e0f4      	b.n	800668a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80064a0:	f000 f99e 	bl	80067e0 <RCC_GetSysClockFreqFromPLLSource>
 80064a4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80064a6:	693b      	ldr	r3, [r7, #16]
 80064a8:	4a7c      	ldr	r2, [pc, #496]	@ (800669c <HAL_RCC_ClockConfig+0x268>)
 80064aa:	4293      	cmp	r3, r2
 80064ac:	d93f      	bls.n	800652e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80064ae:	4b7a      	ldr	r3, [pc, #488]	@ (8006698 <HAL_RCC_ClockConfig+0x264>)
 80064b0:	689b      	ldr	r3, [r3, #8]
 80064b2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d009      	beq.n	80064ce <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d033      	beq.n	800652e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d12f      	bne.n	800652e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80064ce:	4b72      	ldr	r3, [pc, #456]	@ (8006698 <HAL_RCC_ClockConfig+0x264>)
 80064d0:	689b      	ldr	r3, [r3, #8]
 80064d2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80064d6:	4a70      	ldr	r2, [pc, #448]	@ (8006698 <HAL_RCC_ClockConfig+0x264>)
 80064d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80064dc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80064de:	2380      	movs	r3, #128	@ 0x80
 80064e0:	617b      	str	r3, [r7, #20]
 80064e2:	e024      	b.n	800652e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	685b      	ldr	r3, [r3, #4]
 80064e8:	2b02      	cmp	r3, #2
 80064ea:	d107      	bne.n	80064fc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80064ec:	4b6a      	ldr	r3, [pc, #424]	@ (8006698 <HAL_RCC_ClockConfig+0x264>)
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d109      	bne.n	800650c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80064f8:	2301      	movs	r3, #1
 80064fa:	e0c6      	b.n	800668a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80064fc:	4b66      	ldr	r3, [pc, #408]	@ (8006698 <HAL_RCC_ClockConfig+0x264>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006504:	2b00      	cmp	r3, #0
 8006506:	d101      	bne.n	800650c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006508:	2301      	movs	r3, #1
 800650a:	e0be      	b.n	800668a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800650c:	f000 f8ce 	bl	80066ac <HAL_RCC_GetSysClockFreq>
 8006510:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8006512:	693b      	ldr	r3, [r7, #16]
 8006514:	4a61      	ldr	r2, [pc, #388]	@ (800669c <HAL_RCC_ClockConfig+0x268>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d909      	bls.n	800652e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800651a:	4b5f      	ldr	r3, [pc, #380]	@ (8006698 <HAL_RCC_ClockConfig+0x264>)
 800651c:	689b      	ldr	r3, [r3, #8]
 800651e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006522:	4a5d      	ldr	r2, [pc, #372]	@ (8006698 <HAL_RCC_ClockConfig+0x264>)
 8006524:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006528:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800652a:	2380      	movs	r3, #128	@ 0x80
 800652c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800652e:	4b5a      	ldr	r3, [pc, #360]	@ (8006698 <HAL_RCC_ClockConfig+0x264>)
 8006530:	689b      	ldr	r3, [r3, #8]
 8006532:	f023 0203 	bic.w	r2, r3, #3
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	685b      	ldr	r3, [r3, #4]
 800653a:	4957      	ldr	r1, [pc, #348]	@ (8006698 <HAL_RCC_ClockConfig+0x264>)
 800653c:	4313      	orrs	r3, r2
 800653e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006540:	f7fb ffa2 	bl	8002488 <HAL_GetTick>
 8006544:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006546:	e00a      	b.n	800655e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006548:	f7fb ff9e 	bl	8002488 <HAL_GetTick>
 800654c:	4602      	mov	r2, r0
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	1ad3      	subs	r3, r2, r3
 8006552:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006556:	4293      	cmp	r3, r2
 8006558:	d901      	bls.n	800655e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800655a:	2303      	movs	r3, #3
 800655c:	e095      	b.n	800668a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800655e:	4b4e      	ldr	r3, [pc, #312]	@ (8006698 <HAL_RCC_ClockConfig+0x264>)
 8006560:	689b      	ldr	r3, [r3, #8]
 8006562:	f003 020c 	and.w	r2, r3, #12
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	685b      	ldr	r3, [r3, #4]
 800656a:	009b      	lsls	r3, r3, #2
 800656c:	429a      	cmp	r2, r3
 800656e:	d1eb      	bne.n	8006548 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f003 0302 	and.w	r3, r3, #2
 8006578:	2b00      	cmp	r3, #0
 800657a:	d023      	beq.n	80065c4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f003 0304 	and.w	r3, r3, #4
 8006584:	2b00      	cmp	r3, #0
 8006586:	d005      	beq.n	8006594 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006588:	4b43      	ldr	r3, [pc, #268]	@ (8006698 <HAL_RCC_ClockConfig+0x264>)
 800658a:	689b      	ldr	r3, [r3, #8]
 800658c:	4a42      	ldr	r2, [pc, #264]	@ (8006698 <HAL_RCC_ClockConfig+0x264>)
 800658e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006592:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f003 0308 	and.w	r3, r3, #8
 800659c:	2b00      	cmp	r3, #0
 800659e:	d007      	beq.n	80065b0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80065a0:	4b3d      	ldr	r3, [pc, #244]	@ (8006698 <HAL_RCC_ClockConfig+0x264>)
 80065a2:	689b      	ldr	r3, [r3, #8]
 80065a4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80065a8:	4a3b      	ldr	r2, [pc, #236]	@ (8006698 <HAL_RCC_ClockConfig+0x264>)
 80065aa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80065ae:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80065b0:	4b39      	ldr	r3, [pc, #228]	@ (8006698 <HAL_RCC_ClockConfig+0x264>)
 80065b2:	689b      	ldr	r3, [r3, #8]
 80065b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	689b      	ldr	r3, [r3, #8]
 80065bc:	4936      	ldr	r1, [pc, #216]	@ (8006698 <HAL_RCC_ClockConfig+0x264>)
 80065be:	4313      	orrs	r3, r2
 80065c0:	608b      	str	r3, [r1, #8]
 80065c2:	e008      	b.n	80065d6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80065c4:	697b      	ldr	r3, [r7, #20]
 80065c6:	2b80      	cmp	r3, #128	@ 0x80
 80065c8:	d105      	bne.n	80065d6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80065ca:	4b33      	ldr	r3, [pc, #204]	@ (8006698 <HAL_RCC_ClockConfig+0x264>)
 80065cc:	689b      	ldr	r3, [r3, #8]
 80065ce:	4a32      	ldr	r2, [pc, #200]	@ (8006698 <HAL_RCC_ClockConfig+0x264>)
 80065d0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80065d4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80065d6:	4b2f      	ldr	r3, [pc, #188]	@ (8006694 <HAL_RCC_ClockConfig+0x260>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f003 030f 	and.w	r3, r3, #15
 80065de:	683a      	ldr	r2, [r7, #0]
 80065e0:	429a      	cmp	r2, r3
 80065e2:	d21d      	bcs.n	8006620 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80065e4:	4b2b      	ldr	r3, [pc, #172]	@ (8006694 <HAL_RCC_ClockConfig+0x260>)
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f023 020f 	bic.w	r2, r3, #15
 80065ec:	4929      	ldr	r1, [pc, #164]	@ (8006694 <HAL_RCC_ClockConfig+0x260>)
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	4313      	orrs	r3, r2
 80065f2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80065f4:	f7fb ff48 	bl	8002488 <HAL_GetTick>
 80065f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80065fa:	e00a      	b.n	8006612 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80065fc:	f7fb ff44 	bl	8002488 <HAL_GetTick>
 8006600:	4602      	mov	r2, r0
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	1ad3      	subs	r3, r2, r3
 8006606:	f241 3288 	movw	r2, #5000	@ 0x1388
 800660a:	4293      	cmp	r3, r2
 800660c:	d901      	bls.n	8006612 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800660e:	2303      	movs	r3, #3
 8006610:	e03b      	b.n	800668a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006612:	4b20      	ldr	r3, [pc, #128]	@ (8006694 <HAL_RCC_ClockConfig+0x260>)
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f003 030f 	and.w	r3, r3, #15
 800661a:	683a      	ldr	r2, [r7, #0]
 800661c:	429a      	cmp	r2, r3
 800661e:	d1ed      	bne.n	80065fc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f003 0304 	and.w	r3, r3, #4
 8006628:	2b00      	cmp	r3, #0
 800662a:	d008      	beq.n	800663e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800662c:	4b1a      	ldr	r3, [pc, #104]	@ (8006698 <HAL_RCC_ClockConfig+0x264>)
 800662e:	689b      	ldr	r3, [r3, #8]
 8006630:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	68db      	ldr	r3, [r3, #12]
 8006638:	4917      	ldr	r1, [pc, #92]	@ (8006698 <HAL_RCC_ClockConfig+0x264>)
 800663a:	4313      	orrs	r3, r2
 800663c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f003 0308 	and.w	r3, r3, #8
 8006646:	2b00      	cmp	r3, #0
 8006648:	d009      	beq.n	800665e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800664a:	4b13      	ldr	r3, [pc, #76]	@ (8006698 <HAL_RCC_ClockConfig+0x264>)
 800664c:	689b      	ldr	r3, [r3, #8]
 800664e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	691b      	ldr	r3, [r3, #16]
 8006656:	00db      	lsls	r3, r3, #3
 8006658:	490f      	ldr	r1, [pc, #60]	@ (8006698 <HAL_RCC_ClockConfig+0x264>)
 800665a:	4313      	orrs	r3, r2
 800665c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800665e:	f000 f825 	bl	80066ac <HAL_RCC_GetSysClockFreq>
 8006662:	4602      	mov	r2, r0
 8006664:	4b0c      	ldr	r3, [pc, #48]	@ (8006698 <HAL_RCC_ClockConfig+0x264>)
 8006666:	689b      	ldr	r3, [r3, #8]
 8006668:	091b      	lsrs	r3, r3, #4
 800666a:	f003 030f 	and.w	r3, r3, #15
 800666e:	490c      	ldr	r1, [pc, #48]	@ (80066a0 <HAL_RCC_ClockConfig+0x26c>)
 8006670:	5ccb      	ldrb	r3, [r1, r3]
 8006672:	f003 031f 	and.w	r3, r3, #31
 8006676:	fa22 f303 	lsr.w	r3, r2, r3
 800667a:	4a0a      	ldr	r2, [pc, #40]	@ (80066a4 <HAL_RCC_ClockConfig+0x270>)
 800667c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800667e:	4b0a      	ldr	r3, [pc, #40]	@ (80066a8 <HAL_RCC_ClockConfig+0x274>)
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	4618      	mov	r0, r3
 8006684:	f7fb feb4 	bl	80023f0 <HAL_InitTick>
 8006688:	4603      	mov	r3, r0
}
 800668a:	4618      	mov	r0, r3
 800668c:	3718      	adds	r7, #24
 800668e:	46bd      	mov	sp, r7
 8006690:	bd80      	pop	{r7, pc}
 8006692:	bf00      	nop
 8006694:	40022000 	.word	0x40022000
 8006698:	40021000 	.word	0x40021000
 800669c:	04c4b400 	.word	0x04c4b400
 80066a0:	08012c70 	.word	0x08012c70
 80066a4:	20000000 	.word	0x20000000
 80066a8:	20000004 	.word	0x20000004

080066ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80066ac:	b480      	push	{r7}
 80066ae:	b087      	sub	sp, #28
 80066b0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80066b2:	4b2c      	ldr	r3, [pc, #176]	@ (8006764 <HAL_RCC_GetSysClockFreq+0xb8>)
 80066b4:	689b      	ldr	r3, [r3, #8]
 80066b6:	f003 030c 	and.w	r3, r3, #12
 80066ba:	2b04      	cmp	r3, #4
 80066bc:	d102      	bne.n	80066c4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80066be:	4b2a      	ldr	r3, [pc, #168]	@ (8006768 <HAL_RCC_GetSysClockFreq+0xbc>)
 80066c0:	613b      	str	r3, [r7, #16]
 80066c2:	e047      	b.n	8006754 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80066c4:	4b27      	ldr	r3, [pc, #156]	@ (8006764 <HAL_RCC_GetSysClockFreq+0xb8>)
 80066c6:	689b      	ldr	r3, [r3, #8]
 80066c8:	f003 030c 	and.w	r3, r3, #12
 80066cc:	2b08      	cmp	r3, #8
 80066ce:	d102      	bne.n	80066d6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80066d0:	4b26      	ldr	r3, [pc, #152]	@ (800676c <HAL_RCC_GetSysClockFreq+0xc0>)
 80066d2:	613b      	str	r3, [r7, #16]
 80066d4:	e03e      	b.n	8006754 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80066d6:	4b23      	ldr	r3, [pc, #140]	@ (8006764 <HAL_RCC_GetSysClockFreq+0xb8>)
 80066d8:	689b      	ldr	r3, [r3, #8]
 80066da:	f003 030c 	and.w	r3, r3, #12
 80066de:	2b0c      	cmp	r3, #12
 80066e0:	d136      	bne.n	8006750 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80066e2:	4b20      	ldr	r3, [pc, #128]	@ (8006764 <HAL_RCC_GetSysClockFreq+0xb8>)
 80066e4:	68db      	ldr	r3, [r3, #12]
 80066e6:	f003 0303 	and.w	r3, r3, #3
 80066ea:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80066ec:	4b1d      	ldr	r3, [pc, #116]	@ (8006764 <HAL_RCC_GetSysClockFreq+0xb8>)
 80066ee:	68db      	ldr	r3, [r3, #12]
 80066f0:	091b      	lsrs	r3, r3, #4
 80066f2:	f003 030f 	and.w	r3, r3, #15
 80066f6:	3301      	adds	r3, #1
 80066f8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	2b03      	cmp	r3, #3
 80066fe:	d10c      	bne.n	800671a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006700:	4a1a      	ldr	r2, [pc, #104]	@ (800676c <HAL_RCC_GetSysClockFreq+0xc0>)
 8006702:	68bb      	ldr	r3, [r7, #8]
 8006704:	fbb2 f3f3 	udiv	r3, r2, r3
 8006708:	4a16      	ldr	r2, [pc, #88]	@ (8006764 <HAL_RCC_GetSysClockFreq+0xb8>)
 800670a:	68d2      	ldr	r2, [r2, #12]
 800670c:	0a12      	lsrs	r2, r2, #8
 800670e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006712:	fb02 f303 	mul.w	r3, r2, r3
 8006716:	617b      	str	r3, [r7, #20]
      break;
 8006718:	e00c      	b.n	8006734 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800671a:	4a13      	ldr	r2, [pc, #76]	@ (8006768 <HAL_RCC_GetSysClockFreq+0xbc>)
 800671c:	68bb      	ldr	r3, [r7, #8]
 800671e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006722:	4a10      	ldr	r2, [pc, #64]	@ (8006764 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006724:	68d2      	ldr	r2, [r2, #12]
 8006726:	0a12      	lsrs	r2, r2, #8
 8006728:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800672c:	fb02 f303 	mul.w	r3, r2, r3
 8006730:	617b      	str	r3, [r7, #20]
      break;
 8006732:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006734:	4b0b      	ldr	r3, [pc, #44]	@ (8006764 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006736:	68db      	ldr	r3, [r3, #12]
 8006738:	0e5b      	lsrs	r3, r3, #25
 800673a:	f003 0303 	and.w	r3, r3, #3
 800673e:	3301      	adds	r3, #1
 8006740:	005b      	lsls	r3, r3, #1
 8006742:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8006744:	697a      	ldr	r2, [r7, #20]
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	fbb2 f3f3 	udiv	r3, r2, r3
 800674c:	613b      	str	r3, [r7, #16]
 800674e:	e001      	b.n	8006754 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8006750:	2300      	movs	r3, #0
 8006752:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006754:	693b      	ldr	r3, [r7, #16]
}
 8006756:	4618      	mov	r0, r3
 8006758:	371c      	adds	r7, #28
 800675a:	46bd      	mov	sp, r7
 800675c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006760:	4770      	bx	lr
 8006762:	bf00      	nop
 8006764:	40021000 	.word	0x40021000
 8006768:	00f42400 	.word	0x00f42400
 800676c:	016e3600 	.word	0x016e3600

08006770 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006770:	b480      	push	{r7}
 8006772:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006774:	4b03      	ldr	r3, [pc, #12]	@ (8006784 <HAL_RCC_GetHCLKFreq+0x14>)
 8006776:	681b      	ldr	r3, [r3, #0]
}
 8006778:	4618      	mov	r0, r3
 800677a:	46bd      	mov	sp, r7
 800677c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006780:	4770      	bx	lr
 8006782:	bf00      	nop
 8006784:	20000000 	.word	0x20000000

08006788 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006788:	b580      	push	{r7, lr}
 800678a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800678c:	f7ff fff0 	bl	8006770 <HAL_RCC_GetHCLKFreq>
 8006790:	4602      	mov	r2, r0
 8006792:	4b06      	ldr	r3, [pc, #24]	@ (80067ac <HAL_RCC_GetPCLK1Freq+0x24>)
 8006794:	689b      	ldr	r3, [r3, #8]
 8006796:	0a1b      	lsrs	r3, r3, #8
 8006798:	f003 0307 	and.w	r3, r3, #7
 800679c:	4904      	ldr	r1, [pc, #16]	@ (80067b0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800679e:	5ccb      	ldrb	r3, [r1, r3]
 80067a0:	f003 031f 	and.w	r3, r3, #31
 80067a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80067a8:	4618      	mov	r0, r3
 80067aa:	bd80      	pop	{r7, pc}
 80067ac:	40021000 	.word	0x40021000
 80067b0:	08012c80 	.word	0x08012c80

080067b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80067b8:	f7ff ffda 	bl	8006770 <HAL_RCC_GetHCLKFreq>
 80067bc:	4602      	mov	r2, r0
 80067be:	4b06      	ldr	r3, [pc, #24]	@ (80067d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80067c0:	689b      	ldr	r3, [r3, #8]
 80067c2:	0adb      	lsrs	r3, r3, #11
 80067c4:	f003 0307 	and.w	r3, r3, #7
 80067c8:	4904      	ldr	r1, [pc, #16]	@ (80067dc <HAL_RCC_GetPCLK2Freq+0x28>)
 80067ca:	5ccb      	ldrb	r3, [r1, r3]
 80067cc:	f003 031f 	and.w	r3, r3, #31
 80067d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80067d4:	4618      	mov	r0, r3
 80067d6:	bd80      	pop	{r7, pc}
 80067d8:	40021000 	.word	0x40021000
 80067dc:	08012c80 	.word	0x08012c80

080067e0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80067e0:	b480      	push	{r7}
 80067e2:	b087      	sub	sp, #28
 80067e4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80067e6:	4b1e      	ldr	r3, [pc, #120]	@ (8006860 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80067e8:	68db      	ldr	r3, [r3, #12]
 80067ea:	f003 0303 	and.w	r3, r3, #3
 80067ee:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80067f0:	4b1b      	ldr	r3, [pc, #108]	@ (8006860 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80067f2:	68db      	ldr	r3, [r3, #12]
 80067f4:	091b      	lsrs	r3, r3, #4
 80067f6:	f003 030f 	and.w	r3, r3, #15
 80067fa:	3301      	adds	r3, #1
 80067fc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80067fe:	693b      	ldr	r3, [r7, #16]
 8006800:	2b03      	cmp	r3, #3
 8006802:	d10c      	bne.n	800681e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006804:	4a17      	ldr	r2, [pc, #92]	@ (8006864 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	fbb2 f3f3 	udiv	r3, r2, r3
 800680c:	4a14      	ldr	r2, [pc, #80]	@ (8006860 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800680e:	68d2      	ldr	r2, [r2, #12]
 8006810:	0a12      	lsrs	r2, r2, #8
 8006812:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006816:	fb02 f303 	mul.w	r3, r2, r3
 800681a:	617b      	str	r3, [r7, #20]
    break;
 800681c:	e00c      	b.n	8006838 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800681e:	4a12      	ldr	r2, [pc, #72]	@ (8006868 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	fbb2 f3f3 	udiv	r3, r2, r3
 8006826:	4a0e      	ldr	r2, [pc, #56]	@ (8006860 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006828:	68d2      	ldr	r2, [r2, #12]
 800682a:	0a12      	lsrs	r2, r2, #8
 800682c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006830:	fb02 f303 	mul.w	r3, r2, r3
 8006834:	617b      	str	r3, [r7, #20]
    break;
 8006836:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006838:	4b09      	ldr	r3, [pc, #36]	@ (8006860 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800683a:	68db      	ldr	r3, [r3, #12]
 800683c:	0e5b      	lsrs	r3, r3, #25
 800683e:	f003 0303 	and.w	r3, r3, #3
 8006842:	3301      	adds	r3, #1
 8006844:	005b      	lsls	r3, r3, #1
 8006846:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8006848:	697a      	ldr	r2, [r7, #20]
 800684a:	68bb      	ldr	r3, [r7, #8]
 800684c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006850:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8006852:	687b      	ldr	r3, [r7, #4]
}
 8006854:	4618      	mov	r0, r3
 8006856:	371c      	adds	r7, #28
 8006858:	46bd      	mov	sp, r7
 800685a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685e:	4770      	bx	lr
 8006860:	40021000 	.word	0x40021000
 8006864:	016e3600 	.word	0x016e3600
 8006868:	00f42400 	.word	0x00f42400

0800686c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800686c:	b580      	push	{r7, lr}
 800686e:	b086      	sub	sp, #24
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006874:	2300      	movs	r3, #0
 8006876:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006878:	2300      	movs	r3, #0
 800687a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006884:	2b00      	cmp	r3, #0
 8006886:	f000 8098 	beq.w	80069ba <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800688a:	2300      	movs	r3, #0
 800688c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800688e:	4b43      	ldr	r3, [pc, #268]	@ (800699c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006890:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006892:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006896:	2b00      	cmp	r3, #0
 8006898:	d10d      	bne.n	80068b6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800689a:	4b40      	ldr	r3, [pc, #256]	@ (800699c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800689c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800689e:	4a3f      	ldr	r2, [pc, #252]	@ (800699c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80068a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80068a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80068a6:	4b3d      	ldr	r3, [pc, #244]	@ (800699c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80068a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80068ae:	60bb      	str	r3, [r7, #8]
 80068b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80068b2:	2301      	movs	r3, #1
 80068b4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80068b6:	4b3a      	ldr	r3, [pc, #232]	@ (80069a0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	4a39      	ldr	r2, [pc, #228]	@ (80069a0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80068bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80068c0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80068c2:	f7fb fde1 	bl	8002488 <HAL_GetTick>
 80068c6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80068c8:	e009      	b.n	80068de <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80068ca:	f7fb fddd 	bl	8002488 <HAL_GetTick>
 80068ce:	4602      	mov	r2, r0
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	1ad3      	subs	r3, r2, r3
 80068d4:	2b02      	cmp	r3, #2
 80068d6:	d902      	bls.n	80068de <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80068d8:	2303      	movs	r3, #3
 80068da:	74fb      	strb	r3, [r7, #19]
        break;
 80068dc:	e005      	b.n	80068ea <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80068de:	4b30      	ldr	r3, [pc, #192]	@ (80069a0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d0ef      	beq.n	80068ca <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80068ea:	7cfb      	ldrb	r3, [r7, #19]
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d159      	bne.n	80069a4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80068f0:	4b2a      	ldr	r3, [pc, #168]	@ (800699c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80068f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80068fa:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80068fc:	697b      	ldr	r3, [r7, #20]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d01e      	beq.n	8006940 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006906:	697a      	ldr	r2, [r7, #20]
 8006908:	429a      	cmp	r2, r3
 800690a:	d019      	beq.n	8006940 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800690c:	4b23      	ldr	r3, [pc, #140]	@ (800699c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800690e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006912:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006916:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006918:	4b20      	ldr	r3, [pc, #128]	@ (800699c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800691a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800691e:	4a1f      	ldr	r2, [pc, #124]	@ (800699c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006920:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006924:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006928:	4b1c      	ldr	r3, [pc, #112]	@ (800699c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800692a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800692e:	4a1b      	ldr	r2, [pc, #108]	@ (800699c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006930:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006934:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006938:	4a18      	ldr	r2, [pc, #96]	@ (800699c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800693a:	697b      	ldr	r3, [r7, #20]
 800693c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006940:	697b      	ldr	r3, [r7, #20]
 8006942:	f003 0301 	and.w	r3, r3, #1
 8006946:	2b00      	cmp	r3, #0
 8006948:	d016      	beq.n	8006978 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800694a:	f7fb fd9d 	bl	8002488 <HAL_GetTick>
 800694e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006950:	e00b      	b.n	800696a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006952:	f7fb fd99 	bl	8002488 <HAL_GetTick>
 8006956:	4602      	mov	r2, r0
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	1ad3      	subs	r3, r2, r3
 800695c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006960:	4293      	cmp	r3, r2
 8006962:	d902      	bls.n	800696a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8006964:	2303      	movs	r3, #3
 8006966:	74fb      	strb	r3, [r7, #19]
            break;
 8006968:	e006      	b.n	8006978 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800696a:	4b0c      	ldr	r3, [pc, #48]	@ (800699c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800696c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006970:	f003 0302 	and.w	r3, r3, #2
 8006974:	2b00      	cmp	r3, #0
 8006976:	d0ec      	beq.n	8006952 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8006978:	7cfb      	ldrb	r3, [r7, #19]
 800697a:	2b00      	cmp	r3, #0
 800697c:	d10b      	bne.n	8006996 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800697e:	4b07      	ldr	r3, [pc, #28]	@ (800699c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006980:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006984:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800698c:	4903      	ldr	r1, [pc, #12]	@ (800699c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800698e:	4313      	orrs	r3, r2
 8006990:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006994:	e008      	b.n	80069a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006996:	7cfb      	ldrb	r3, [r7, #19]
 8006998:	74bb      	strb	r3, [r7, #18]
 800699a:	e005      	b.n	80069a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800699c:	40021000 	.word	0x40021000
 80069a0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069a4:	7cfb      	ldrb	r3, [r7, #19]
 80069a6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80069a8:	7c7b      	ldrb	r3, [r7, #17]
 80069aa:	2b01      	cmp	r3, #1
 80069ac:	d105      	bne.n	80069ba <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80069ae:	4ba6      	ldr	r3, [pc, #664]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80069b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069b2:	4aa5      	ldr	r2, [pc, #660]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80069b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80069b8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f003 0301 	and.w	r3, r3, #1
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d00a      	beq.n	80069dc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80069c6:	4ba0      	ldr	r3, [pc, #640]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80069c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069cc:	f023 0203 	bic.w	r2, r3, #3
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	685b      	ldr	r3, [r3, #4]
 80069d4:	499c      	ldr	r1, [pc, #624]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80069d6:	4313      	orrs	r3, r2
 80069d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f003 0302 	and.w	r3, r3, #2
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d00a      	beq.n	80069fe <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80069e8:	4b97      	ldr	r3, [pc, #604]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80069ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069ee:	f023 020c 	bic.w	r2, r3, #12
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	689b      	ldr	r3, [r3, #8]
 80069f6:	4994      	ldr	r1, [pc, #592]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80069f8:	4313      	orrs	r3, r2
 80069fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f003 0304 	and.w	r3, r3, #4
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d00a      	beq.n	8006a20 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006a0a:	4b8f      	ldr	r3, [pc, #572]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006a0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a10:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	68db      	ldr	r3, [r3, #12]
 8006a18:	498b      	ldr	r1, [pc, #556]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006a1a:	4313      	orrs	r3, r2
 8006a1c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f003 0308 	and.w	r3, r3, #8
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d00a      	beq.n	8006a42 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006a2c:	4b86      	ldr	r3, [pc, #536]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006a2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a32:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	691b      	ldr	r3, [r3, #16]
 8006a3a:	4983      	ldr	r1, [pc, #524]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006a3c:	4313      	orrs	r3, r2
 8006a3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f003 0320 	and.w	r3, r3, #32
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d00a      	beq.n	8006a64 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006a4e:	4b7e      	ldr	r3, [pc, #504]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006a50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a54:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	695b      	ldr	r3, [r3, #20]
 8006a5c:	497a      	ldr	r1, [pc, #488]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006a5e:	4313      	orrs	r3, r2
 8006a60:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d00a      	beq.n	8006a86 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006a70:	4b75      	ldr	r3, [pc, #468]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006a72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a76:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	699b      	ldr	r3, [r3, #24]
 8006a7e:	4972      	ldr	r1, [pc, #456]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006a80:	4313      	orrs	r3, r2
 8006a82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d00a      	beq.n	8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006a92:	4b6d      	ldr	r3, [pc, #436]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006a94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a98:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	69db      	ldr	r3, [r3, #28]
 8006aa0:	4969      	ldr	r1, [pc, #420]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006aa2:	4313      	orrs	r3, r2
 8006aa4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d00a      	beq.n	8006aca <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006ab4:	4b64      	ldr	r3, [pc, #400]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006ab6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006aba:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	6a1b      	ldr	r3, [r3, #32]
 8006ac2:	4961      	ldr	r1, [pc, #388]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006ac4:	4313      	orrs	r3, r2
 8006ac6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d00a      	beq.n	8006aec <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006ad6:	4b5c      	ldr	r3, [pc, #368]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006ad8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006adc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ae4:	4958      	ldr	r1, [pc, #352]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006ae6:	4313      	orrs	r3, r2
 8006ae8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d015      	beq.n	8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006af8:	4b53      	ldr	r3, [pc, #332]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006afa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006afe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b06:	4950      	ldr	r1, [pc, #320]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006b08:	4313      	orrs	r3, r2
 8006b0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b12:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006b16:	d105      	bne.n	8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006b18:	4b4b      	ldr	r3, [pc, #300]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006b1a:	68db      	ldr	r3, [r3, #12]
 8006b1c:	4a4a      	ldr	r2, [pc, #296]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006b1e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006b22:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d015      	beq.n	8006b5c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006b30:	4b45      	ldr	r3, [pc, #276]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006b32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b36:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b3e:	4942      	ldr	r1, [pc, #264]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006b40:	4313      	orrs	r3, r2
 8006b42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b4a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006b4e:	d105      	bne.n	8006b5c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006b50:	4b3d      	ldr	r3, [pc, #244]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006b52:	68db      	ldr	r3, [r3, #12]
 8006b54:	4a3c      	ldr	r2, [pc, #240]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006b56:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006b5a:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d015      	beq.n	8006b94 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006b68:	4b37      	ldr	r3, [pc, #220]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006b6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b6e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b76:	4934      	ldr	r1, [pc, #208]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006b78:	4313      	orrs	r3, r2
 8006b7a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b82:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006b86:	d105      	bne.n	8006b94 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006b88:	4b2f      	ldr	r3, [pc, #188]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006b8a:	68db      	ldr	r3, [r3, #12]
 8006b8c:	4a2e      	ldr	r2, [pc, #184]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006b8e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006b92:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d015      	beq.n	8006bcc <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006ba0:	4b29      	ldr	r3, [pc, #164]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006ba2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ba6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006bae:	4926      	ldr	r1, [pc, #152]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006bb0:	4313      	orrs	r3, r2
 8006bb2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006bba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006bbe:	d105      	bne.n	8006bcc <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006bc0:	4b21      	ldr	r3, [pc, #132]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006bc2:	68db      	ldr	r3, [r3, #12]
 8006bc4:	4a20      	ldr	r2, [pc, #128]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006bc6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006bca:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d015      	beq.n	8006c04 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006bd8:	4b1b      	ldr	r3, [pc, #108]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006bda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006bde:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006be6:	4918      	ldr	r1, [pc, #96]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006be8:	4313      	orrs	r3, r2
 8006bea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bf2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006bf6:	d105      	bne.n	8006c04 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006bf8:	4b13      	ldr	r3, [pc, #76]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006bfa:	68db      	ldr	r3, [r3, #12]
 8006bfc:	4a12      	ldr	r2, [pc, #72]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006bfe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006c02:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d015      	beq.n	8006c3c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006c10:	4b0d      	ldr	r3, [pc, #52]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006c12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c16:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c1e:	490a      	ldr	r1, [pc, #40]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006c20:	4313      	orrs	r3, r2
 8006c22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c2a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006c2e:	d105      	bne.n	8006c3c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006c30:	4b05      	ldr	r3, [pc, #20]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006c32:	68db      	ldr	r3, [r3, #12]
 8006c34:	4a04      	ldr	r2, [pc, #16]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006c36:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006c3a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8006c3c:	7cbb      	ldrb	r3, [r7, #18]
}
 8006c3e:	4618      	mov	r0, r3
 8006c40:	3718      	adds	r7, #24
 8006c42:	46bd      	mov	sp, r7
 8006c44:	bd80      	pop	{r7, pc}
 8006c46:	bf00      	nop
 8006c48:	40021000 	.word	0x40021000

08006c4c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006c4c:	b580      	push	{r7, lr}
 8006c4e:	b084      	sub	sp, #16
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d101      	bne.n	8006c5e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006c5a:	2301      	movs	r3, #1
 8006c5c:	e09d      	b.n	8006d9a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d108      	bne.n	8006c78 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	685b      	ldr	r3, [r3, #4]
 8006c6a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006c6e:	d009      	beq.n	8006c84 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2200      	movs	r2, #0
 8006c74:	61da      	str	r2, [r3, #28]
 8006c76:	e005      	b.n	8006c84 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	2200      	movs	r2, #0
 8006c82:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2200      	movs	r2, #0
 8006c88:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006c90:	b2db      	uxtb	r3, r3
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d106      	bne.n	8006ca4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	2200      	movs	r2, #0
 8006c9a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006c9e:	6878      	ldr	r0, [r7, #4]
 8006ca0:	f7fa fe16 	bl	80018d0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2202      	movs	r2, #2
 8006ca8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	681a      	ldr	r2, [r3, #0]
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006cba:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	68db      	ldr	r3, [r3, #12]
 8006cc0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006cc4:	d902      	bls.n	8006ccc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	60fb      	str	r3, [r7, #12]
 8006cca:	e002      	b.n	8006cd2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006ccc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006cd0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	68db      	ldr	r3, [r3, #12]
 8006cd6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006cda:	d007      	beq.n	8006cec <HAL_SPI_Init+0xa0>
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	68db      	ldr	r3, [r3, #12]
 8006ce0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006ce4:	d002      	beq.n	8006cec <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	2200      	movs	r2, #0
 8006cea:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	685b      	ldr	r3, [r3, #4]
 8006cf0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	689b      	ldr	r3, [r3, #8]
 8006cf8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006cfc:	431a      	orrs	r2, r3
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	691b      	ldr	r3, [r3, #16]
 8006d02:	f003 0302 	and.w	r3, r3, #2
 8006d06:	431a      	orrs	r2, r3
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	695b      	ldr	r3, [r3, #20]
 8006d0c:	f003 0301 	and.w	r3, r3, #1
 8006d10:	431a      	orrs	r2, r3
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	699b      	ldr	r3, [r3, #24]
 8006d16:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006d1a:	431a      	orrs	r2, r3
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	69db      	ldr	r3, [r3, #28]
 8006d20:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006d24:	431a      	orrs	r2, r3
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	6a1b      	ldr	r3, [r3, #32]
 8006d2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d2e:	ea42 0103 	orr.w	r1, r2, r3
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d36:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	430a      	orrs	r2, r1
 8006d40:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	699b      	ldr	r3, [r3, #24]
 8006d46:	0c1b      	lsrs	r3, r3, #16
 8006d48:	f003 0204 	and.w	r2, r3, #4
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d50:	f003 0310 	and.w	r3, r3, #16
 8006d54:	431a      	orrs	r2, r3
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d5a:	f003 0308 	and.w	r3, r3, #8
 8006d5e:	431a      	orrs	r2, r3
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	68db      	ldr	r3, [r3, #12]
 8006d64:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006d68:	ea42 0103 	orr.w	r1, r2, r3
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	430a      	orrs	r2, r1
 8006d78:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	69da      	ldr	r2, [r3, #28]
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006d88:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2201      	movs	r2, #1
 8006d94:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006d98:	2300      	movs	r3, #0
}
 8006d9a:	4618      	mov	r0, r3
 8006d9c:	3710      	adds	r7, #16
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	bd80      	pop	{r7, pc}

08006da2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006da2:	b580      	push	{r7, lr}
 8006da4:	b08a      	sub	sp, #40	@ 0x28
 8006da6:	af00      	add	r7, sp, #0
 8006da8:	60f8      	str	r0, [r7, #12]
 8006daa:	60b9      	str	r1, [r7, #8]
 8006dac:	607a      	str	r2, [r7, #4]
 8006dae:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006db0:	2301      	movs	r3, #1
 8006db2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006db4:	2300      	movs	r3, #0
 8006db6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006dc0:	2b01      	cmp	r3, #1
 8006dc2:	d101      	bne.n	8006dc8 <HAL_SPI_TransmitReceive+0x26>
 8006dc4:	2302      	movs	r3, #2
 8006dc6:	e20a      	b.n	80071de <HAL_SPI_TransmitReceive+0x43c>
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	2201      	movs	r2, #1
 8006dcc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006dd0:	f7fb fb5a 	bl	8002488 <HAL_GetTick>
 8006dd4:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006ddc:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	685b      	ldr	r3, [r3, #4]
 8006de2:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8006de4:	887b      	ldrh	r3, [r7, #2]
 8006de6:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8006de8:	887b      	ldrh	r3, [r7, #2]
 8006dea:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006dec:	7efb      	ldrb	r3, [r7, #27]
 8006dee:	2b01      	cmp	r3, #1
 8006df0:	d00e      	beq.n	8006e10 <HAL_SPI_TransmitReceive+0x6e>
 8006df2:	697b      	ldr	r3, [r7, #20]
 8006df4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006df8:	d106      	bne.n	8006e08 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	689b      	ldr	r3, [r3, #8]
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d102      	bne.n	8006e08 <HAL_SPI_TransmitReceive+0x66>
 8006e02:	7efb      	ldrb	r3, [r7, #27]
 8006e04:	2b04      	cmp	r3, #4
 8006e06:	d003      	beq.n	8006e10 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8006e08:	2302      	movs	r3, #2
 8006e0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8006e0e:	e1e0      	b.n	80071d2 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006e10:	68bb      	ldr	r3, [r7, #8]
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d005      	beq.n	8006e22 <HAL_SPI_TransmitReceive+0x80>
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d002      	beq.n	8006e22 <HAL_SPI_TransmitReceive+0x80>
 8006e1c:	887b      	ldrh	r3, [r7, #2]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d103      	bne.n	8006e2a <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8006e22:	2301      	movs	r3, #1
 8006e24:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8006e28:	e1d3      	b.n	80071d2 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006e30:	b2db      	uxtb	r3, r3
 8006e32:	2b04      	cmp	r3, #4
 8006e34:	d003      	beq.n	8006e3e <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	2205      	movs	r2, #5
 8006e3a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	2200      	movs	r2, #0
 8006e42:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	687a      	ldr	r2, [r7, #4]
 8006e48:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	887a      	ldrh	r2, [r7, #2]
 8006e4e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	887a      	ldrh	r2, [r7, #2]
 8006e56:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	68ba      	ldr	r2, [r7, #8]
 8006e5e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	887a      	ldrh	r2, [r7, #2]
 8006e64:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	887a      	ldrh	r2, [r7, #2]
 8006e6a:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	2200      	movs	r2, #0
 8006e70:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	2200      	movs	r2, #0
 8006e76:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	68db      	ldr	r3, [r3, #12]
 8006e7c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006e80:	d802      	bhi.n	8006e88 <HAL_SPI_TransmitReceive+0xe6>
 8006e82:	8a3b      	ldrh	r3, [r7, #16]
 8006e84:	2b01      	cmp	r3, #1
 8006e86:	d908      	bls.n	8006e9a <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	685a      	ldr	r2, [r3, #4]
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006e96:	605a      	str	r2, [r3, #4]
 8006e98:	e007      	b.n	8006eaa <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	685a      	ldr	r2, [r3, #4]
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006ea8:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006eb4:	2b40      	cmp	r3, #64	@ 0x40
 8006eb6:	d007      	beq.n	8006ec8 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	681a      	ldr	r2, [r3, #0]
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006ec6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	68db      	ldr	r3, [r3, #12]
 8006ecc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006ed0:	f240 8081 	bls.w	8006fd6 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	685b      	ldr	r3, [r3, #4]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d002      	beq.n	8006ee2 <HAL_SPI_TransmitReceive+0x140>
 8006edc:	8a7b      	ldrh	r3, [r7, #18]
 8006ede:	2b01      	cmp	r3, #1
 8006ee0:	d16d      	bne.n	8006fbe <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ee6:	881a      	ldrh	r2, [r3, #0]
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ef2:	1c9a      	adds	r2, r3, #2
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006efc:	b29b      	uxth	r3, r3
 8006efe:	3b01      	subs	r3, #1
 8006f00:	b29a      	uxth	r2, r3
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006f06:	e05a      	b.n	8006fbe <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	689b      	ldr	r3, [r3, #8]
 8006f0e:	f003 0302 	and.w	r3, r3, #2
 8006f12:	2b02      	cmp	r3, #2
 8006f14:	d11b      	bne.n	8006f4e <HAL_SPI_TransmitReceive+0x1ac>
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f1a:	b29b      	uxth	r3, r3
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d016      	beq.n	8006f4e <HAL_SPI_TransmitReceive+0x1ac>
 8006f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f22:	2b01      	cmp	r3, #1
 8006f24:	d113      	bne.n	8006f4e <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f2a:	881a      	ldrh	r2, [r3, #0]
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f36:	1c9a      	adds	r2, r3, #2
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f40:	b29b      	uxth	r3, r3
 8006f42:	3b01      	subs	r3, #1
 8006f44:	b29a      	uxth	r2, r3
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	689b      	ldr	r3, [r3, #8]
 8006f54:	f003 0301 	and.w	r3, r3, #1
 8006f58:	2b01      	cmp	r3, #1
 8006f5a:	d11c      	bne.n	8006f96 <HAL_SPI_TransmitReceive+0x1f4>
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006f62:	b29b      	uxth	r3, r3
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d016      	beq.n	8006f96 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	68da      	ldr	r2, [r3, #12]
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f72:	b292      	uxth	r2, r2
 8006f74:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f7a:	1c9a      	adds	r2, r3, #2
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006f86:	b29b      	uxth	r3, r3
 8006f88:	3b01      	subs	r3, #1
 8006f8a:	b29a      	uxth	r2, r3
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006f92:	2301      	movs	r3, #1
 8006f94:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006f96:	f7fb fa77 	bl	8002488 <HAL_GetTick>
 8006f9a:	4602      	mov	r2, r0
 8006f9c:	69fb      	ldr	r3, [r7, #28]
 8006f9e:	1ad3      	subs	r3, r2, r3
 8006fa0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006fa2:	429a      	cmp	r2, r3
 8006fa4:	d80b      	bhi.n	8006fbe <HAL_SPI_TransmitReceive+0x21c>
 8006fa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fac:	d007      	beq.n	8006fbe <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8006fae:	2303      	movs	r3, #3
 8006fb0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	2201      	movs	r2, #1
 8006fb8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8006fbc:	e109      	b.n	80071d2 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006fc2:	b29b      	uxth	r3, r3
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d19f      	bne.n	8006f08 <HAL_SPI_TransmitReceive+0x166>
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006fce:	b29b      	uxth	r3, r3
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d199      	bne.n	8006f08 <HAL_SPI_TransmitReceive+0x166>
 8006fd4:	e0e3      	b.n	800719e <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	685b      	ldr	r3, [r3, #4]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d003      	beq.n	8006fe6 <HAL_SPI_TransmitReceive+0x244>
 8006fde:	8a7b      	ldrh	r3, [r7, #18]
 8006fe0:	2b01      	cmp	r3, #1
 8006fe2:	f040 80cf 	bne.w	8007184 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006fea:	b29b      	uxth	r3, r3
 8006fec:	2b01      	cmp	r3, #1
 8006fee:	d912      	bls.n	8007016 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ff4:	881a      	ldrh	r2, [r3, #0]
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007000:	1c9a      	adds	r2, r3, #2
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800700a:	b29b      	uxth	r3, r3
 800700c:	3b02      	subs	r3, #2
 800700e:	b29a      	uxth	r2, r3
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007014:	e0b6      	b.n	8007184 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	330c      	adds	r3, #12
 8007020:	7812      	ldrb	r2, [r2, #0]
 8007022:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007028:	1c5a      	adds	r2, r3, #1
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007032:	b29b      	uxth	r3, r3
 8007034:	3b01      	subs	r3, #1
 8007036:	b29a      	uxth	r2, r3
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800703c:	e0a2      	b.n	8007184 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	689b      	ldr	r3, [r3, #8]
 8007044:	f003 0302 	and.w	r3, r3, #2
 8007048:	2b02      	cmp	r3, #2
 800704a:	d134      	bne.n	80070b6 <HAL_SPI_TransmitReceive+0x314>
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007050:	b29b      	uxth	r3, r3
 8007052:	2b00      	cmp	r3, #0
 8007054:	d02f      	beq.n	80070b6 <HAL_SPI_TransmitReceive+0x314>
 8007056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007058:	2b01      	cmp	r3, #1
 800705a:	d12c      	bne.n	80070b6 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007060:	b29b      	uxth	r3, r3
 8007062:	2b01      	cmp	r3, #1
 8007064:	d912      	bls.n	800708c <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800706a:	881a      	ldrh	r2, [r3, #0]
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007076:	1c9a      	adds	r2, r3, #2
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007080:	b29b      	uxth	r3, r3
 8007082:	3b02      	subs	r3, #2
 8007084:	b29a      	uxth	r2, r3
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800708a:	e012      	b.n	80070b2 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	330c      	adds	r3, #12
 8007096:	7812      	ldrb	r2, [r2, #0]
 8007098:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800709e:	1c5a      	adds	r2, r3, #1
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80070a8:	b29b      	uxth	r3, r3
 80070aa:	3b01      	subs	r3, #1
 80070ac:	b29a      	uxth	r2, r3
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80070b2:	2300      	movs	r3, #0
 80070b4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	689b      	ldr	r3, [r3, #8]
 80070bc:	f003 0301 	and.w	r3, r3, #1
 80070c0:	2b01      	cmp	r3, #1
 80070c2:	d148      	bne.n	8007156 <HAL_SPI_TransmitReceive+0x3b4>
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80070ca:	b29b      	uxth	r3, r3
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d042      	beq.n	8007156 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80070d6:	b29b      	uxth	r3, r3
 80070d8:	2b01      	cmp	r3, #1
 80070da:	d923      	bls.n	8007124 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	68da      	ldr	r2, [r3, #12]
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070e6:	b292      	uxth	r2, r2
 80070e8:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070ee:	1c9a      	adds	r2, r3, #2
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80070fa:	b29b      	uxth	r3, r3
 80070fc:	3b02      	subs	r3, #2
 80070fe:	b29a      	uxth	r2, r3
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800710c:	b29b      	uxth	r3, r3
 800710e:	2b01      	cmp	r3, #1
 8007110:	d81f      	bhi.n	8007152 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	685a      	ldr	r2, [r3, #4]
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007120:	605a      	str	r2, [r3, #4]
 8007122:	e016      	b.n	8007152 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f103 020c 	add.w	r2, r3, #12
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007130:	7812      	ldrb	r2, [r2, #0]
 8007132:	b2d2      	uxtb	r2, r2
 8007134:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800713a:	1c5a      	adds	r2, r3, #1
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007146:	b29b      	uxth	r3, r3
 8007148:	3b01      	subs	r3, #1
 800714a:	b29a      	uxth	r2, r3
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007152:	2301      	movs	r3, #1
 8007154:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007156:	f7fb f997 	bl	8002488 <HAL_GetTick>
 800715a:	4602      	mov	r2, r0
 800715c:	69fb      	ldr	r3, [r7, #28]
 800715e:	1ad3      	subs	r3, r2, r3
 8007160:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007162:	429a      	cmp	r2, r3
 8007164:	d803      	bhi.n	800716e <HAL_SPI_TransmitReceive+0x3cc>
 8007166:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007168:	f1b3 3fff 	cmp.w	r3, #4294967295
 800716c:	d102      	bne.n	8007174 <HAL_SPI_TransmitReceive+0x3d2>
 800716e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007170:	2b00      	cmp	r3, #0
 8007172:	d107      	bne.n	8007184 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8007174:	2303      	movs	r3, #3
 8007176:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	2201      	movs	r2, #1
 800717e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8007182:	e026      	b.n	80071d2 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007188:	b29b      	uxth	r3, r3
 800718a:	2b00      	cmp	r3, #0
 800718c:	f47f af57 	bne.w	800703e <HAL_SPI_TransmitReceive+0x29c>
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007196:	b29b      	uxth	r3, r3
 8007198:	2b00      	cmp	r3, #0
 800719a:	f47f af50 	bne.w	800703e <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800719e:	69fa      	ldr	r2, [r7, #28]
 80071a0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80071a2:	68f8      	ldr	r0, [r7, #12]
 80071a4:	f000 f94c 	bl	8007440 <SPI_EndRxTxTransaction>
 80071a8:	4603      	mov	r3, r0
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d005      	beq.n	80071ba <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 80071ae:	2301      	movs	r3, #1
 80071b0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	2220      	movs	r2, #32
 80071b8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d003      	beq.n	80071ca <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 80071c2:	2301      	movs	r3, #1
 80071c4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80071c8:	e003      	b.n	80071d2 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	2201      	movs	r2, #1
 80071ce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	2200      	movs	r2, #0
 80071d6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80071da:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 80071de:	4618      	mov	r0, r3
 80071e0:	3728      	adds	r7, #40	@ 0x28
 80071e2:	46bd      	mov	sp, r7
 80071e4:	bd80      	pop	{r7, pc}

080071e6 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 80071e6:	b480      	push	{r7}
 80071e8:	b083      	sub	sp, #12
 80071ea:	af00      	add	r7, sp, #0
 80071ec:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80071f4:	b2db      	uxtb	r3, r3
}
 80071f6:	4618      	mov	r0, r3
 80071f8:	370c      	adds	r7, #12
 80071fa:	46bd      	mov	sp, r7
 80071fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007200:	4770      	bx	lr
	...

08007204 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007204:	b580      	push	{r7, lr}
 8007206:	b088      	sub	sp, #32
 8007208:	af00      	add	r7, sp, #0
 800720a:	60f8      	str	r0, [r7, #12]
 800720c:	60b9      	str	r1, [r7, #8]
 800720e:	603b      	str	r3, [r7, #0]
 8007210:	4613      	mov	r3, r2
 8007212:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007214:	f7fb f938 	bl	8002488 <HAL_GetTick>
 8007218:	4602      	mov	r2, r0
 800721a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800721c:	1a9b      	subs	r3, r3, r2
 800721e:	683a      	ldr	r2, [r7, #0]
 8007220:	4413      	add	r3, r2
 8007222:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007224:	f7fb f930 	bl	8002488 <HAL_GetTick>
 8007228:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800722a:	4b39      	ldr	r3, [pc, #228]	@ (8007310 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	015b      	lsls	r3, r3, #5
 8007230:	0d1b      	lsrs	r3, r3, #20
 8007232:	69fa      	ldr	r2, [r7, #28]
 8007234:	fb02 f303 	mul.w	r3, r2, r3
 8007238:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800723a:	e054      	b.n	80072e6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800723c:	683b      	ldr	r3, [r7, #0]
 800723e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007242:	d050      	beq.n	80072e6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007244:	f7fb f920 	bl	8002488 <HAL_GetTick>
 8007248:	4602      	mov	r2, r0
 800724a:	69bb      	ldr	r3, [r7, #24]
 800724c:	1ad3      	subs	r3, r2, r3
 800724e:	69fa      	ldr	r2, [r7, #28]
 8007250:	429a      	cmp	r2, r3
 8007252:	d902      	bls.n	800725a <SPI_WaitFlagStateUntilTimeout+0x56>
 8007254:	69fb      	ldr	r3, [r7, #28]
 8007256:	2b00      	cmp	r3, #0
 8007258:	d13d      	bne.n	80072d6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	685a      	ldr	r2, [r3, #4]
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007268:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	685b      	ldr	r3, [r3, #4]
 800726e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007272:	d111      	bne.n	8007298 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	689b      	ldr	r3, [r3, #8]
 8007278:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800727c:	d004      	beq.n	8007288 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	689b      	ldr	r3, [r3, #8]
 8007282:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007286:	d107      	bne.n	8007298 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	681a      	ldr	r2, [r3, #0]
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007296:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800729c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80072a0:	d10f      	bne.n	80072c2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	681a      	ldr	r2, [r3, #0]
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80072b0:	601a      	str	r2, [r3, #0]
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	681a      	ldr	r2, [r3, #0]
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80072c0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	2201      	movs	r2, #1
 80072c6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	2200      	movs	r2, #0
 80072ce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80072d2:	2303      	movs	r3, #3
 80072d4:	e017      	b.n	8007306 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80072d6:	697b      	ldr	r3, [r7, #20]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d101      	bne.n	80072e0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80072dc:	2300      	movs	r3, #0
 80072de:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80072e0:	697b      	ldr	r3, [r7, #20]
 80072e2:	3b01      	subs	r3, #1
 80072e4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	689a      	ldr	r2, [r3, #8]
 80072ec:	68bb      	ldr	r3, [r7, #8]
 80072ee:	4013      	ands	r3, r2
 80072f0:	68ba      	ldr	r2, [r7, #8]
 80072f2:	429a      	cmp	r2, r3
 80072f4:	bf0c      	ite	eq
 80072f6:	2301      	moveq	r3, #1
 80072f8:	2300      	movne	r3, #0
 80072fa:	b2db      	uxtb	r3, r3
 80072fc:	461a      	mov	r2, r3
 80072fe:	79fb      	ldrb	r3, [r7, #7]
 8007300:	429a      	cmp	r2, r3
 8007302:	d19b      	bne.n	800723c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007304:	2300      	movs	r3, #0
}
 8007306:	4618      	mov	r0, r3
 8007308:	3720      	adds	r7, #32
 800730a:	46bd      	mov	sp, r7
 800730c:	bd80      	pop	{r7, pc}
 800730e:	bf00      	nop
 8007310:	20000000 	.word	0x20000000

08007314 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b08a      	sub	sp, #40	@ 0x28
 8007318:	af00      	add	r7, sp, #0
 800731a:	60f8      	str	r0, [r7, #12]
 800731c:	60b9      	str	r1, [r7, #8]
 800731e:	607a      	str	r2, [r7, #4]
 8007320:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007322:	2300      	movs	r3, #0
 8007324:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007326:	f7fb f8af 	bl	8002488 <HAL_GetTick>
 800732a:	4602      	mov	r2, r0
 800732c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800732e:	1a9b      	subs	r3, r3, r2
 8007330:	683a      	ldr	r2, [r7, #0]
 8007332:	4413      	add	r3, r2
 8007334:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8007336:	f7fb f8a7 	bl	8002488 <HAL_GetTick>
 800733a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	330c      	adds	r3, #12
 8007342:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007344:	4b3d      	ldr	r3, [pc, #244]	@ (800743c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8007346:	681a      	ldr	r2, [r3, #0]
 8007348:	4613      	mov	r3, r2
 800734a:	009b      	lsls	r3, r3, #2
 800734c:	4413      	add	r3, r2
 800734e:	00da      	lsls	r2, r3, #3
 8007350:	1ad3      	subs	r3, r2, r3
 8007352:	0d1b      	lsrs	r3, r3, #20
 8007354:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007356:	fb02 f303 	mul.w	r3, r2, r3
 800735a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800735c:	e060      	b.n	8007420 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800735e:	68bb      	ldr	r3, [r7, #8]
 8007360:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007364:	d107      	bne.n	8007376 <SPI_WaitFifoStateUntilTimeout+0x62>
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	2b00      	cmp	r3, #0
 800736a:	d104      	bne.n	8007376 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800736c:	69fb      	ldr	r3, [r7, #28]
 800736e:	781b      	ldrb	r3, [r3, #0]
 8007370:	b2db      	uxtb	r3, r3
 8007372:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007374:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	f1b3 3fff 	cmp.w	r3, #4294967295
 800737c:	d050      	beq.n	8007420 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800737e:	f7fb f883 	bl	8002488 <HAL_GetTick>
 8007382:	4602      	mov	r2, r0
 8007384:	6a3b      	ldr	r3, [r7, #32]
 8007386:	1ad3      	subs	r3, r2, r3
 8007388:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800738a:	429a      	cmp	r2, r3
 800738c:	d902      	bls.n	8007394 <SPI_WaitFifoStateUntilTimeout+0x80>
 800738e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007390:	2b00      	cmp	r3, #0
 8007392:	d13d      	bne.n	8007410 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	685a      	ldr	r2, [r3, #4]
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80073a2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	685b      	ldr	r3, [r3, #4]
 80073a8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80073ac:	d111      	bne.n	80073d2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	689b      	ldr	r3, [r3, #8]
 80073b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80073b6:	d004      	beq.n	80073c2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	689b      	ldr	r3, [r3, #8]
 80073bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80073c0:	d107      	bne.n	80073d2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	681a      	ldr	r2, [r3, #0]
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80073d0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80073da:	d10f      	bne.n	80073fc <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	681a      	ldr	r2, [r3, #0]
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80073ea:	601a      	str	r2, [r3, #0]
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	681a      	ldr	r2, [r3, #0]
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80073fa:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	2201      	movs	r2, #1
 8007400:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	2200      	movs	r2, #0
 8007408:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800740c:	2303      	movs	r3, #3
 800740e:	e010      	b.n	8007432 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007410:	69bb      	ldr	r3, [r7, #24]
 8007412:	2b00      	cmp	r3, #0
 8007414:	d101      	bne.n	800741a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8007416:	2300      	movs	r3, #0
 8007418:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800741a:	69bb      	ldr	r3, [r7, #24]
 800741c:	3b01      	subs	r3, #1
 800741e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	689a      	ldr	r2, [r3, #8]
 8007426:	68bb      	ldr	r3, [r7, #8]
 8007428:	4013      	ands	r3, r2
 800742a:	687a      	ldr	r2, [r7, #4]
 800742c:	429a      	cmp	r2, r3
 800742e:	d196      	bne.n	800735e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8007430:	2300      	movs	r3, #0
}
 8007432:	4618      	mov	r0, r3
 8007434:	3728      	adds	r7, #40	@ 0x28
 8007436:	46bd      	mov	sp, r7
 8007438:	bd80      	pop	{r7, pc}
 800743a:	bf00      	nop
 800743c:	20000000 	.word	0x20000000

08007440 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007440:	b580      	push	{r7, lr}
 8007442:	b086      	sub	sp, #24
 8007444:	af02      	add	r7, sp, #8
 8007446:	60f8      	str	r0, [r7, #12]
 8007448:	60b9      	str	r1, [r7, #8]
 800744a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	9300      	str	r3, [sp, #0]
 8007450:	68bb      	ldr	r3, [r7, #8]
 8007452:	2200      	movs	r2, #0
 8007454:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8007458:	68f8      	ldr	r0, [r7, #12]
 800745a:	f7ff ff5b 	bl	8007314 <SPI_WaitFifoStateUntilTimeout>
 800745e:	4603      	mov	r3, r0
 8007460:	2b00      	cmp	r3, #0
 8007462:	d007      	beq.n	8007474 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007468:	f043 0220 	orr.w	r2, r3, #32
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007470:	2303      	movs	r3, #3
 8007472:	e027      	b.n	80074c4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	9300      	str	r3, [sp, #0]
 8007478:	68bb      	ldr	r3, [r7, #8]
 800747a:	2200      	movs	r2, #0
 800747c:	2180      	movs	r1, #128	@ 0x80
 800747e:	68f8      	ldr	r0, [r7, #12]
 8007480:	f7ff fec0 	bl	8007204 <SPI_WaitFlagStateUntilTimeout>
 8007484:	4603      	mov	r3, r0
 8007486:	2b00      	cmp	r3, #0
 8007488:	d007      	beq.n	800749a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800748e:	f043 0220 	orr.w	r2, r3, #32
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007496:	2303      	movs	r3, #3
 8007498:	e014      	b.n	80074c4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	9300      	str	r3, [sp, #0]
 800749e:	68bb      	ldr	r3, [r7, #8]
 80074a0:	2200      	movs	r2, #0
 80074a2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80074a6:	68f8      	ldr	r0, [r7, #12]
 80074a8:	f7ff ff34 	bl	8007314 <SPI_WaitFifoStateUntilTimeout>
 80074ac:	4603      	mov	r3, r0
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d007      	beq.n	80074c2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074b6:	f043 0220 	orr.w	r2, r3, #32
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80074be:	2303      	movs	r3, #3
 80074c0:	e000      	b.n	80074c4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80074c2:	2300      	movs	r3, #0
}
 80074c4:	4618      	mov	r0, r3
 80074c6:	3710      	adds	r7, #16
 80074c8:	46bd      	mov	sp, r7
 80074ca:	bd80      	pop	{r7, pc}

080074cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80074cc:	b580      	push	{r7, lr}
 80074ce:	b082      	sub	sp, #8
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d101      	bne.n	80074de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80074da:	2301      	movs	r3, #1
 80074dc:	e049      	b.n	8007572 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80074e4:	b2db      	uxtb	r3, r3
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d106      	bne.n	80074f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	2200      	movs	r2, #0
 80074ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80074f2:	6878      	ldr	r0, [r7, #4]
 80074f4:	f7fa fd8e 	bl	8002014 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2202      	movs	r2, #2
 80074fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681a      	ldr	r2, [r3, #0]
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	3304      	adds	r3, #4
 8007508:	4619      	mov	r1, r3
 800750a:	4610      	mov	r0, r2
 800750c:	f000 fc9e 	bl	8007e4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2201      	movs	r2, #1
 8007514:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2201      	movs	r2, #1
 800751c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2201      	movs	r2, #1
 8007524:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2201      	movs	r2, #1
 800752c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2201      	movs	r2, #1
 8007534:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2201      	movs	r2, #1
 800753c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2201      	movs	r2, #1
 8007544:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2201      	movs	r2, #1
 800754c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2201      	movs	r2, #1
 8007554:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2201      	movs	r2, #1
 800755c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2201      	movs	r2, #1
 8007564:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2201      	movs	r2, #1
 800756c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007570:	2300      	movs	r3, #0
}
 8007572:	4618      	mov	r0, r3
 8007574:	3708      	adds	r7, #8
 8007576:	46bd      	mov	sp, r7
 8007578:	bd80      	pop	{r7, pc}
	...

0800757c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800757c:	b480      	push	{r7}
 800757e:	b085      	sub	sp, #20
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800758a:	b2db      	uxtb	r3, r3
 800758c:	2b01      	cmp	r3, #1
 800758e:	d001      	beq.n	8007594 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007590:	2301      	movs	r3, #1
 8007592:	e042      	b.n	800761a <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	2202      	movs	r2, #2
 8007598:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	4a21      	ldr	r2, [pc, #132]	@ (8007628 <HAL_TIM_Base_Start+0xac>)
 80075a2:	4293      	cmp	r3, r2
 80075a4:	d018      	beq.n	80075d8 <HAL_TIM_Base_Start+0x5c>
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075ae:	d013      	beq.n	80075d8 <HAL_TIM_Base_Start+0x5c>
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	4a1d      	ldr	r2, [pc, #116]	@ (800762c <HAL_TIM_Base_Start+0xb0>)
 80075b6:	4293      	cmp	r3, r2
 80075b8:	d00e      	beq.n	80075d8 <HAL_TIM_Base_Start+0x5c>
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	4a1c      	ldr	r2, [pc, #112]	@ (8007630 <HAL_TIM_Base_Start+0xb4>)
 80075c0:	4293      	cmp	r3, r2
 80075c2:	d009      	beq.n	80075d8 <HAL_TIM_Base_Start+0x5c>
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	4a1a      	ldr	r2, [pc, #104]	@ (8007634 <HAL_TIM_Base_Start+0xb8>)
 80075ca:	4293      	cmp	r3, r2
 80075cc:	d004      	beq.n	80075d8 <HAL_TIM_Base_Start+0x5c>
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	4a19      	ldr	r2, [pc, #100]	@ (8007638 <HAL_TIM_Base_Start+0xbc>)
 80075d4:	4293      	cmp	r3, r2
 80075d6:	d115      	bne.n	8007604 <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	689a      	ldr	r2, [r3, #8]
 80075de:	4b17      	ldr	r3, [pc, #92]	@ (800763c <HAL_TIM_Base_Start+0xc0>)
 80075e0:	4013      	ands	r3, r2
 80075e2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	2b06      	cmp	r3, #6
 80075e8:	d015      	beq.n	8007616 <HAL_TIM_Base_Start+0x9a>
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80075f0:	d011      	beq.n	8007616 <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	681a      	ldr	r2, [r3, #0]
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	f042 0201 	orr.w	r2, r2, #1
 8007600:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007602:	e008      	b.n	8007616 <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	681a      	ldr	r2, [r3, #0]
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	f042 0201 	orr.w	r2, r2, #1
 8007612:	601a      	str	r2, [r3, #0]
 8007614:	e000      	b.n	8007618 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007616:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007618:	2300      	movs	r3, #0
}
 800761a:	4618      	mov	r0, r3
 800761c:	3714      	adds	r7, #20
 800761e:	46bd      	mov	sp, r7
 8007620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007624:	4770      	bx	lr
 8007626:	bf00      	nop
 8007628:	40012c00 	.word	0x40012c00
 800762c:	40000400 	.word	0x40000400
 8007630:	40000800 	.word	0x40000800
 8007634:	40013400 	.word	0x40013400
 8007638:	40014000 	.word	0x40014000
 800763c:	00010007 	.word	0x00010007

08007640 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007640:	b580      	push	{r7, lr}
 8007642:	b082      	sub	sp, #8
 8007644:	af00      	add	r7, sp, #0
 8007646:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2b00      	cmp	r3, #0
 800764c:	d101      	bne.n	8007652 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800764e:	2301      	movs	r3, #1
 8007650:	e049      	b.n	80076e6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007658:	b2db      	uxtb	r3, r3
 800765a:	2b00      	cmp	r3, #0
 800765c:	d106      	bne.n	800766c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	2200      	movs	r2, #0
 8007662:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007666:	6878      	ldr	r0, [r7, #4]
 8007668:	f000 f841 	bl	80076ee <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2202      	movs	r2, #2
 8007670:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681a      	ldr	r2, [r3, #0]
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	3304      	adds	r3, #4
 800767c:	4619      	mov	r1, r3
 800767e:	4610      	mov	r0, r2
 8007680:	f000 fbe4 	bl	8007e4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2201      	movs	r2, #1
 8007688:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2201      	movs	r2, #1
 8007690:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	2201      	movs	r2, #1
 8007698:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	2201      	movs	r2, #1
 80076a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	2201      	movs	r2, #1
 80076a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2201      	movs	r2, #1
 80076b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2201      	movs	r2, #1
 80076b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2201      	movs	r2, #1
 80076c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2201      	movs	r2, #1
 80076c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2201      	movs	r2, #1
 80076d0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2201      	movs	r2, #1
 80076d8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2201      	movs	r2, #1
 80076e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80076e4:	2300      	movs	r3, #0
}
 80076e6:	4618      	mov	r0, r3
 80076e8:	3708      	adds	r7, #8
 80076ea:	46bd      	mov	sp, r7
 80076ec:	bd80      	pop	{r7, pc}

080076ee <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80076ee:	b480      	push	{r7}
 80076f0:	b083      	sub	sp, #12
 80076f2:	af00      	add	r7, sp, #0
 80076f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80076f6:	bf00      	nop
 80076f8:	370c      	adds	r7, #12
 80076fa:	46bd      	mov	sp, r7
 80076fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007700:	4770      	bx	lr
	...

08007704 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007704:	b580      	push	{r7, lr}
 8007706:	b084      	sub	sp, #16
 8007708:	af00      	add	r7, sp, #0
 800770a:	6078      	str	r0, [r7, #4]
 800770c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800770e:	683b      	ldr	r3, [r7, #0]
 8007710:	2b00      	cmp	r3, #0
 8007712:	d109      	bne.n	8007728 <HAL_TIM_PWM_Start+0x24>
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800771a:	b2db      	uxtb	r3, r3
 800771c:	2b01      	cmp	r3, #1
 800771e:	bf14      	ite	ne
 8007720:	2301      	movne	r3, #1
 8007722:	2300      	moveq	r3, #0
 8007724:	b2db      	uxtb	r3, r3
 8007726:	e03c      	b.n	80077a2 <HAL_TIM_PWM_Start+0x9e>
 8007728:	683b      	ldr	r3, [r7, #0]
 800772a:	2b04      	cmp	r3, #4
 800772c:	d109      	bne.n	8007742 <HAL_TIM_PWM_Start+0x3e>
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007734:	b2db      	uxtb	r3, r3
 8007736:	2b01      	cmp	r3, #1
 8007738:	bf14      	ite	ne
 800773a:	2301      	movne	r3, #1
 800773c:	2300      	moveq	r3, #0
 800773e:	b2db      	uxtb	r3, r3
 8007740:	e02f      	b.n	80077a2 <HAL_TIM_PWM_Start+0x9e>
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	2b08      	cmp	r3, #8
 8007746:	d109      	bne.n	800775c <HAL_TIM_PWM_Start+0x58>
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800774e:	b2db      	uxtb	r3, r3
 8007750:	2b01      	cmp	r3, #1
 8007752:	bf14      	ite	ne
 8007754:	2301      	movne	r3, #1
 8007756:	2300      	moveq	r3, #0
 8007758:	b2db      	uxtb	r3, r3
 800775a:	e022      	b.n	80077a2 <HAL_TIM_PWM_Start+0x9e>
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	2b0c      	cmp	r3, #12
 8007760:	d109      	bne.n	8007776 <HAL_TIM_PWM_Start+0x72>
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007768:	b2db      	uxtb	r3, r3
 800776a:	2b01      	cmp	r3, #1
 800776c:	bf14      	ite	ne
 800776e:	2301      	movne	r3, #1
 8007770:	2300      	moveq	r3, #0
 8007772:	b2db      	uxtb	r3, r3
 8007774:	e015      	b.n	80077a2 <HAL_TIM_PWM_Start+0x9e>
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	2b10      	cmp	r3, #16
 800777a:	d109      	bne.n	8007790 <HAL_TIM_PWM_Start+0x8c>
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007782:	b2db      	uxtb	r3, r3
 8007784:	2b01      	cmp	r3, #1
 8007786:	bf14      	ite	ne
 8007788:	2301      	movne	r3, #1
 800778a:	2300      	moveq	r3, #0
 800778c:	b2db      	uxtb	r3, r3
 800778e:	e008      	b.n	80077a2 <HAL_TIM_PWM_Start+0x9e>
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007796:	b2db      	uxtb	r3, r3
 8007798:	2b01      	cmp	r3, #1
 800779a:	bf14      	ite	ne
 800779c:	2301      	movne	r3, #1
 800779e:	2300      	moveq	r3, #0
 80077a0:	b2db      	uxtb	r3, r3
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d001      	beq.n	80077aa <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80077a6:	2301      	movs	r3, #1
 80077a8:	e097      	b.n	80078da <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80077aa:	683b      	ldr	r3, [r7, #0]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d104      	bne.n	80077ba <HAL_TIM_PWM_Start+0xb6>
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2202      	movs	r2, #2
 80077b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80077b8:	e023      	b.n	8007802 <HAL_TIM_PWM_Start+0xfe>
 80077ba:	683b      	ldr	r3, [r7, #0]
 80077bc:	2b04      	cmp	r3, #4
 80077be:	d104      	bne.n	80077ca <HAL_TIM_PWM_Start+0xc6>
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	2202      	movs	r2, #2
 80077c4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80077c8:	e01b      	b.n	8007802 <HAL_TIM_PWM_Start+0xfe>
 80077ca:	683b      	ldr	r3, [r7, #0]
 80077cc:	2b08      	cmp	r3, #8
 80077ce:	d104      	bne.n	80077da <HAL_TIM_PWM_Start+0xd6>
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2202      	movs	r2, #2
 80077d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80077d8:	e013      	b.n	8007802 <HAL_TIM_PWM_Start+0xfe>
 80077da:	683b      	ldr	r3, [r7, #0]
 80077dc:	2b0c      	cmp	r3, #12
 80077de:	d104      	bne.n	80077ea <HAL_TIM_PWM_Start+0xe6>
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	2202      	movs	r2, #2
 80077e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80077e8:	e00b      	b.n	8007802 <HAL_TIM_PWM_Start+0xfe>
 80077ea:	683b      	ldr	r3, [r7, #0]
 80077ec:	2b10      	cmp	r3, #16
 80077ee:	d104      	bne.n	80077fa <HAL_TIM_PWM_Start+0xf6>
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	2202      	movs	r2, #2
 80077f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80077f8:	e003      	b.n	8007802 <HAL_TIM_PWM_Start+0xfe>
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	2202      	movs	r2, #2
 80077fe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	2201      	movs	r2, #1
 8007808:	6839      	ldr	r1, [r7, #0]
 800780a:	4618      	mov	r0, r3
 800780c:	f000 ff4c 	bl	80086a8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	4a33      	ldr	r2, [pc, #204]	@ (80078e4 <HAL_TIM_PWM_Start+0x1e0>)
 8007816:	4293      	cmp	r3, r2
 8007818:	d013      	beq.n	8007842 <HAL_TIM_PWM_Start+0x13e>
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	4a32      	ldr	r2, [pc, #200]	@ (80078e8 <HAL_TIM_PWM_Start+0x1e4>)
 8007820:	4293      	cmp	r3, r2
 8007822:	d00e      	beq.n	8007842 <HAL_TIM_PWM_Start+0x13e>
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	4a30      	ldr	r2, [pc, #192]	@ (80078ec <HAL_TIM_PWM_Start+0x1e8>)
 800782a:	4293      	cmp	r3, r2
 800782c:	d009      	beq.n	8007842 <HAL_TIM_PWM_Start+0x13e>
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	4a2f      	ldr	r2, [pc, #188]	@ (80078f0 <HAL_TIM_PWM_Start+0x1ec>)
 8007834:	4293      	cmp	r3, r2
 8007836:	d004      	beq.n	8007842 <HAL_TIM_PWM_Start+0x13e>
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	4a2d      	ldr	r2, [pc, #180]	@ (80078f4 <HAL_TIM_PWM_Start+0x1f0>)
 800783e:	4293      	cmp	r3, r2
 8007840:	d101      	bne.n	8007846 <HAL_TIM_PWM_Start+0x142>
 8007842:	2301      	movs	r3, #1
 8007844:	e000      	b.n	8007848 <HAL_TIM_PWM_Start+0x144>
 8007846:	2300      	movs	r3, #0
 8007848:	2b00      	cmp	r3, #0
 800784a:	d007      	beq.n	800785c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800785a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	4a20      	ldr	r2, [pc, #128]	@ (80078e4 <HAL_TIM_PWM_Start+0x1e0>)
 8007862:	4293      	cmp	r3, r2
 8007864:	d018      	beq.n	8007898 <HAL_TIM_PWM_Start+0x194>
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800786e:	d013      	beq.n	8007898 <HAL_TIM_PWM_Start+0x194>
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	4a20      	ldr	r2, [pc, #128]	@ (80078f8 <HAL_TIM_PWM_Start+0x1f4>)
 8007876:	4293      	cmp	r3, r2
 8007878:	d00e      	beq.n	8007898 <HAL_TIM_PWM_Start+0x194>
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	4a1f      	ldr	r2, [pc, #124]	@ (80078fc <HAL_TIM_PWM_Start+0x1f8>)
 8007880:	4293      	cmp	r3, r2
 8007882:	d009      	beq.n	8007898 <HAL_TIM_PWM_Start+0x194>
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	4a17      	ldr	r2, [pc, #92]	@ (80078e8 <HAL_TIM_PWM_Start+0x1e4>)
 800788a:	4293      	cmp	r3, r2
 800788c:	d004      	beq.n	8007898 <HAL_TIM_PWM_Start+0x194>
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	4a16      	ldr	r2, [pc, #88]	@ (80078ec <HAL_TIM_PWM_Start+0x1e8>)
 8007894:	4293      	cmp	r3, r2
 8007896:	d115      	bne.n	80078c4 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	689a      	ldr	r2, [r3, #8]
 800789e:	4b18      	ldr	r3, [pc, #96]	@ (8007900 <HAL_TIM_PWM_Start+0x1fc>)
 80078a0:	4013      	ands	r3, r2
 80078a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	2b06      	cmp	r3, #6
 80078a8:	d015      	beq.n	80078d6 <HAL_TIM_PWM_Start+0x1d2>
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80078b0:	d011      	beq.n	80078d6 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	681a      	ldr	r2, [r3, #0]
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	f042 0201 	orr.w	r2, r2, #1
 80078c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078c2:	e008      	b.n	80078d6 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	681a      	ldr	r2, [r3, #0]
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	f042 0201 	orr.w	r2, r2, #1
 80078d2:	601a      	str	r2, [r3, #0]
 80078d4:	e000      	b.n	80078d8 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078d6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80078d8:	2300      	movs	r3, #0
}
 80078da:	4618      	mov	r0, r3
 80078dc:	3710      	adds	r7, #16
 80078de:	46bd      	mov	sp, r7
 80078e0:	bd80      	pop	{r7, pc}
 80078e2:	bf00      	nop
 80078e4:	40012c00 	.word	0x40012c00
 80078e8:	40013400 	.word	0x40013400
 80078ec:	40014000 	.word	0x40014000
 80078f0:	40014400 	.word	0x40014400
 80078f4:	40014800 	.word	0x40014800
 80078f8:	40000400 	.word	0x40000400
 80078fc:	40000800 	.word	0x40000800
 8007900:	00010007 	.word	0x00010007

08007904 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007904:	b580      	push	{r7, lr}
 8007906:	b082      	sub	sp, #8
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
 800790c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	2200      	movs	r2, #0
 8007914:	6839      	ldr	r1, [r7, #0]
 8007916:	4618      	mov	r0, r3
 8007918:	f000 fec6 	bl	80086a8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	4a3e      	ldr	r2, [pc, #248]	@ (8007a1c <HAL_TIM_PWM_Stop+0x118>)
 8007922:	4293      	cmp	r3, r2
 8007924:	d013      	beq.n	800794e <HAL_TIM_PWM_Stop+0x4a>
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	4a3d      	ldr	r2, [pc, #244]	@ (8007a20 <HAL_TIM_PWM_Stop+0x11c>)
 800792c:	4293      	cmp	r3, r2
 800792e:	d00e      	beq.n	800794e <HAL_TIM_PWM_Stop+0x4a>
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	4a3b      	ldr	r2, [pc, #236]	@ (8007a24 <HAL_TIM_PWM_Stop+0x120>)
 8007936:	4293      	cmp	r3, r2
 8007938:	d009      	beq.n	800794e <HAL_TIM_PWM_Stop+0x4a>
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	4a3a      	ldr	r2, [pc, #232]	@ (8007a28 <HAL_TIM_PWM_Stop+0x124>)
 8007940:	4293      	cmp	r3, r2
 8007942:	d004      	beq.n	800794e <HAL_TIM_PWM_Stop+0x4a>
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	4a38      	ldr	r2, [pc, #224]	@ (8007a2c <HAL_TIM_PWM_Stop+0x128>)
 800794a:	4293      	cmp	r3, r2
 800794c:	d101      	bne.n	8007952 <HAL_TIM_PWM_Stop+0x4e>
 800794e:	2301      	movs	r3, #1
 8007950:	e000      	b.n	8007954 <HAL_TIM_PWM_Stop+0x50>
 8007952:	2300      	movs	r3, #0
 8007954:	2b00      	cmp	r3, #0
 8007956:	d017      	beq.n	8007988 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	6a1a      	ldr	r2, [r3, #32]
 800795e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007962:	4013      	ands	r3, r2
 8007964:	2b00      	cmp	r3, #0
 8007966:	d10f      	bne.n	8007988 <HAL_TIM_PWM_Stop+0x84>
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	6a1a      	ldr	r2, [r3, #32]
 800796e:	f244 4344 	movw	r3, #17476	@ 0x4444
 8007972:	4013      	ands	r3, r2
 8007974:	2b00      	cmp	r3, #0
 8007976:	d107      	bne.n	8007988 <HAL_TIM_PWM_Stop+0x84>
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007986:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	6a1a      	ldr	r2, [r3, #32]
 800798e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007992:	4013      	ands	r3, r2
 8007994:	2b00      	cmp	r3, #0
 8007996:	d10f      	bne.n	80079b8 <HAL_TIM_PWM_Stop+0xb4>
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	6a1a      	ldr	r2, [r3, #32]
 800799e:	f244 4344 	movw	r3, #17476	@ 0x4444
 80079a2:	4013      	ands	r3, r2
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d107      	bne.n	80079b8 <HAL_TIM_PWM_Stop+0xb4>
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	681a      	ldr	r2, [r3, #0]
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	f022 0201 	bic.w	r2, r2, #1
 80079b6:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d104      	bne.n	80079c8 <HAL_TIM_PWM_Stop+0xc4>
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	2201      	movs	r2, #1
 80079c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80079c6:	e023      	b.n	8007a10 <HAL_TIM_PWM_Stop+0x10c>
 80079c8:	683b      	ldr	r3, [r7, #0]
 80079ca:	2b04      	cmp	r3, #4
 80079cc:	d104      	bne.n	80079d8 <HAL_TIM_PWM_Stop+0xd4>
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	2201      	movs	r2, #1
 80079d2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80079d6:	e01b      	b.n	8007a10 <HAL_TIM_PWM_Stop+0x10c>
 80079d8:	683b      	ldr	r3, [r7, #0]
 80079da:	2b08      	cmp	r3, #8
 80079dc:	d104      	bne.n	80079e8 <HAL_TIM_PWM_Stop+0xe4>
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	2201      	movs	r2, #1
 80079e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80079e6:	e013      	b.n	8007a10 <HAL_TIM_PWM_Stop+0x10c>
 80079e8:	683b      	ldr	r3, [r7, #0]
 80079ea:	2b0c      	cmp	r3, #12
 80079ec:	d104      	bne.n	80079f8 <HAL_TIM_PWM_Stop+0xf4>
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	2201      	movs	r2, #1
 80079f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80079f6:	e00b      	b.n	8007a10 <HAL_TIM_PWM_Stop+0x10c>
 80079f8:	683b      	ldr	r3, [r7, #0]
 80079fa:	2b10      	cmp	r3, #16
 80079fc:	d104      	bne.n	8007a08 <HAL_TIM_PWM_Stop+0x104>
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	2201      	movs	r2, #1
 8007a02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007a06:	e003      	b.n	8007a10 <HAL_TIM_PWM_Stop+0x10c>
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2201      	movs	r2, #1
 8007a0c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8007a10:	2300      	movs	r3, #0
}
 8007a12:	4618      	mov	r0, r3
 8007a14:	3708      	adds	r7, #8
 8007a16:	46bd      	mov	sp, r7
 8007a18:	bd80      	pop	{r7, pc}
 8007a1a:	bf00      	nop
 8007a1c:	40012c00 	.word	0x40012c00
 8007a20:	40013400 	.word	0x40013400
 8007a24:	40014000 	.word	0x40014000
 8007a28:	40014400 	.word	0x40014400
 8007a2c:	40014800 	.word	0x40014800

08007a30 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007a30:	b580      	push	{r7, lr}
 8007a32:	b086      	sub	sp, #24
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	60f8      	str	r0, [r7, #12]
 8007a38:	60b9      	str	r1, [r7, #8]
 8007a3a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007a3c:	2300      	movs	r3, #0
 8007a3e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007a46:	2b01      	cmp	r3, #1
 8007a48:	d101      	bne.n	8007a4e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007a4a:	2302      	movs	r3, #2
 8007a4c:	e0ff      	b.n	8007c4e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	2201      	movs	r2, #1
 8007a52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	2b14      	cmp	r3, #20
 8007a5a:	f200 80f0 	bhi.w	8007c3e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007a5e:	a201      	add	r2, pc, #4	@ (adr r2, 8007a64 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007a60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a64:	08007ab9 	.word	0x08007ab9
 8007a68:	08007c3f 	.word	0x08007c3f
 8007a6c:	08007c3f 	.word	0x08007c3f
 8007a70:	08007c3f 	.word	0x08007c3f
 8007a74:	08007af9 	.word	0x08007af9
 8007a78:	08007c3f 	.word	0x08007c3f
 8007a7c:	08007c3f 	.word	0x08007c3f
 8007a80:	08007c3f 	.word	0x08007c3f
 8007a84:	08007b3b 	.word	0x08007b3b
 8007a88:	08007c3f 	.word	0x08007c3f
 8007a8c:	08007c3f 	.word	0x08007c3f
 8007a90:	08007c3f 	.word	0x08007c3f
 8007a94:	08007b7b 	.word	0x08007b7b
 8007a98:	08007c3f 	.word	0x08007c3f
 8007a9c:	08007c3f 	.word	0x08007c3f
 8007aa0:	08007c3f 	.word	0x08007c3f
 8007aa4:	08007bbd 	.word	0x08007bbd
 8007aa8:	08007c3f 	.word	0x08007c3f
 8007aac:	08007c3f 	.word	0x08007c3f
 8007ab0:	08007c3f 	.word	0x08007c3f
 8007ab4:	08007bfd 	.word	0x08007bfd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	68b9      	ldr	r1, [r7, #8]
 8007abe:	4618      	mov	r0, r3
 8007ac0:	f000 fa60 	bl	8007f84 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	699a      	ldr	r2, [r3, #24]
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	f042 0208 	orr.w	r2, r2, #8
 8007ad2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	699a      	ldr	r2, [r3, #24]
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f022 0204 	bic.w	r2, r2, #4
 8007ae2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	6999      	ldr	r1, [r3, #24]
 8007aea:	68bb      	ldr	r3, [r7, #8]
 8007aec:	691a      	ldr	r2, [r3, #16]
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	430a      	orrs	r2, r1
 8007af4:	619a      	str	r2, [r3, #24]
      break;
 8007af6:	e0a5      	b.n	8007c44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	68b9      	ldr	r1, [r7, #8]
 8007afe:	4618      	mov	r0, r3
 8007b00:	f000 fad0 	bl	80080a4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	699a      	ldr	r2, [r3, #24]
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007b12:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	699a      	ldr	r2, [r3, #24]
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007b22:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	6999      	ldr	r1, [r3, #24]
 8007b2a:	68bb      	ldr	r3, [r7, #8]
 8007b2c:	691b      	ldr	r3, [r3, #16]
 8007b2e:	021a      	lsls	r2, r3, #8
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	430a      	orrs	r2, r1
 8007b36:	619a      	str	r2, [r3, #24]
      break;
 8007b38:	e084      	b.n	8007c44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	68b9      	ldr	r1, [r7, #8]
 8007b40:	4618      	mov	r0, r3
 8007b42:	f000 fb39 	bl	80081b8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	69da      	ldr	r2, [r3, #28]
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	f042 0208 	orr.w	r2, r2, #8
 8007b54:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	69da      	ldr	r2, [r3, #28]
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	f022 0204 	bic.w	r2, r2, #4
 8007b64:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	69d9      	ldr	r1, [r3, #28]
 8007b6c:	68bb      	ldr	r3, [r7, #8]
 8007b6e:	691a      	ldr	r2, [r3, #16]
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	430a      	orrs	r2, r1
 8007b76:	61da      	str	r2, [r3, #28]
      break;
 8007b78:	e064      	b.n	8007c44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	68b9      	ldr	r1, [r7, #8]
 8007b80:	4618      	mov	r0, r3
 8007b82:	f000 fba1 	bl	80082c8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	69da      	ldr	r2, [r3, #28]
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007b94:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	69da      	ldr	r2, [r3, #28]
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007ba4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	69d9      	ldr	r1, [r3, #28]
 8007bac:	68bb      	ldr	r3, [r7, #8]
 8007bae:	691b      	ldr	r3, [r3, #16]
 8007bb0:	021a      	lsls	r2, r3, #8
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	430a      	orrs	r2, r1
 8007bb8:	61da      	str	r2, [r3, #28]
      break;
 8007bba:	e043      	b.n	8007c44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	68b9      	ldr	r1, [r7, #8]
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	f000 fc0a 	bl	80083dc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f042 0208 	orr.w	r2, r2, #8
 8007bd6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	f022 0204 	bic.w	r2, r2, #4
 8007be6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8007bee:	68bb      	ldr	r3, [r7, #8]
 8007bf0:	691a      	ldr	r2, [r3, #16]
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	430a      	orrs	r2, r1
 8007bf8:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8007bfa:	e023      	b.n	8007c44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	68b9      	ldr	r1, [r7, #8]
 8007c02:	4618      	mov	r0, r3
 8007c04:	f000 fc4e 	bl	80084a4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007c16:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007c26:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8007c2e:	68bb      	ldr	r3, [r7, #8]
 8007c30:	691b      	ldr	r3, [r3, #16]
 8007c32:	021a      	lsls	r2, r3, #8
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	430a      	orrs	r2, r1
 8007c3a:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8007c3c:	e002      	b.n	8007c44 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8007c3e:	2301      	movs	r3, #1
 8007c40:	75fb      	strb	r3, [r7, #23]
      break;
 8007c42:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	2200      	movs	r2, #0
 8007c48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007c4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c4e:	4618      	mov	r0, r3
 8007c50:	3718      	adds	r7, #24
 8007c52:	46bd      	mov	sp, r7
 8007c54:	bd80      	pop	{r7, pc}
 8007c56:	bf00      	nop

08007c58 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b084      	sub	sp, #16
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
 8007c60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007c62:	2300      	movs	r3, #0
 8007c64:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007c6c:	2b01      	cmp	r3, #1
 8007c6e:	d101      	bne.n	8007c74 <HAL_TIM_ConfigClockSource+0x1c>
 8007c70:	2302      	movs	r3, #2
 8007c72:	e0de      	b.n	8007e32 <HAL_TIM_ConfigClockSource+0x1da>
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2201      	movs	r2, #1
 8007c78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2202      	movs	r2, #2
 8007c80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	689b      	ldr	r3, [r3, #8]
 8007c8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007c8c:	68bb      	ldr	r3, [r7, #8]
 8007c8e:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8007c92:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007c96:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007c98:	68bb      	ldr	r3, [r7, #8]
 8007c9a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007c9e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	68ba      	ldr	r2, [r7, #8]
 8007ca6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007ca8:	683b      	ldr	r3, [r7, #0]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	4a63      	ldr	r2, [pc, #396]	@ (8007e3c <HAL_TIM_ConfigClockSource+0x1e4>)
 8007cae:	4293      	cmp	r3, r2
 8007cb0:	f000 80a9 	beq.w	8007e06 <HAL_TIM_ConfigClockSource+0x1ae>
 8007cb4:	4a61      	ldr	r2, [pc, #388]	@ (8007e3c <HAL_TIM_ConfigClockSource+0x1e4>)
 8007cb6:	4293      	cmp	r3, r2
 8007cb8:	f200 80ae 	bhi.w	8007e18 <HAL_TIM_ConfigClockSource+0x1c0>
 8007cbc:	4a60      	ldr	r2, [pc, #384]	@ (8007e40 <HAL_TIM_ConfigClockSource+0x1e8>)
 8007cbe:	4293      	cmp	r3, r2
 8007cc0:	f000 80a1 	beq.w	8007e06 <HAL_TIM_ConfigClockSource+0x1ae>
 8007cc4:	4a5e      	ldr	r2, [pc, #376]	@ (8007e40 <HAL_TIM_ConfigClockSource+0x1e8>)
 8007cc6:	4293      	cmp	r3, r2
 8007cc8:	f200 80a6 	bhi.w	8007e18 <HAL_TIM_ConfigClockSource+0x1c0>
 8007ccc:	4a5d      	ldr	r2, [pc, #372]	@ (8007e44 <HAL_TIM_ConfigClockSource+0x1ec>)
 8007cce:	4293      	cmp	r3, r2
 8007cd0:	f000 8099 	beq.w	8007e06 <HAL_TIM_ConfigClockSource+0x1ae>
 8007cd4:	4a5b      	ldr	r2, [pc, #364]	@ (8007e44 <HAL_TIM_ConfigClockSource+0x1ec>)
 8007cd6:	4293      	cmp	r3, r2
 8007cd8:	f200 809e 	bhi.w	8007e18 <HAL_TIM_ConfigClockSource+0x1c0>
 8007cdc:	4a5a      	ldr	r2, [pc, #360]	@ (8007e48 <HAL_TIM_ConfigClockSource+0x1f0>)
 8007cde:	4293      	cmp	r3, r2
 8007ce0:	f000 8091 	beq.w	8007e06 <HAL_TIM_ConfigClockSource+0x1ae>
 8007ce4:	4a58      	ldr	r2, [pc, #352]	@ (8007e48 <HAL_TIM_ConfigClockSource+0x1f0>)
 8007ce6:	4293      	cmp	r3, r2
 8007ce8:	f200 8096 	bhi.w	8007e18 <HAL_TIM_ConfigClockSource+0x1c0>
 8007cec:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8007cf0:	f000 8089 	beq.w	8007e06 <HAL_TIM_ConfigClockSource+0x1ae>
 8007cf4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8007cf8:	f200 808e 	bhi.w	8007e18 <HAL_TIM_ConfigClockSource+0x1c0>
 8007cfc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007d00:	d03e      	beq.n	8007d80 <HAL_TIM_ConfigClockSource+0x128>
 8007d02:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007d06:	f200 8087 	bhi.w	8007e18 <HAL_TIM_ConfigClockSource+0x1c0>
 8007d0a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d0e:	f000 8086 	beq.w	8007e1e <HAL_TIM_ConfigClockSource+0x1c6>
 8007d12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d16:	d87f      	bhi.n	8007e18 <HAL_TIM_ConfigClockSource+0x1c0>
 8007d18:	2b70      	cmp	r3, #112	@ 0x70
 8007d1a:	d01a      	beq.n	8007d52 <HAL_TIM_ConfigClockSource+0xfa>
 8007d1c:	2b70      	cmp	r3, #112	@ 0x70
 8007d1e:	d87b      	bhi.n	8007e18 <HAL_TIM_ConfigClockSource+0x1c0>
 8007d20:	2b60      	cmp	r3, #96	@ 0x60
 8007d22:	d050      	beq.n	8007dc6 <HAL_TIM_ConfigClockSource+0x16e>
 8007d24:	2b60      	cmp	r3, #96	@ 0x60
 8007d26:	d877      	bhi.n	8007e18 <HAL_TIM_ConfigClockSource+0x1c0>
 8007d28:	2b50      	cmp	r3, #80	@ 0x50
 8007d2a:	d03c      	beq.n	8007da6 <HAL_TIM_ConfigClockSource+0x14e>
 8007d2c:	2b50      	cmp	r3, #80	@ 0x50
 8007d2e:	d873      	bhi.n	8007e18 <HAL_TIM_ConfigClockSource+0x1c0>
 8007d30:	2b40      	cmp	r3, #64	@ 0x40
 8007d32:	d058      	beq.n	8007de6 <HAL_TIM_ConfigClockSource+0x18e>
 8007d34:	2b40      	cmp	r3, #64	@ 0x40
 8007d36:	d86f      	bhi.n	8007e18 <HAL_TIM_ConfigClockSource+0x1c0>
 8007d38:	2b30      	cmp	r3, #48	@ 0x30
 8007d3a:	d064      	beq.n	8007e06 <HAL_TIM_ConfigClockSource+0x1ae>
 8007d3c:	2b30      	cmp	r3, #48	@ 0x30
 8007d3e:	d86b      	bhi.n	8007e18 <HAL_TIM_ConfigClockSource+0x1c0>
 8007d40:	2b20      	cmp	r3, #32
 8007d42:	d060      	beq.n	8007e06 <HAL_TIM_ConfigClockSource+0x1ae>
 8007d44:	2b20      	cmp	r3, #32
 8007d46:	d867      	bhi.n	8007e18 <HAL_TIM_ConfigClockSource+0x1c0>
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d05c      	beq.n	8007e06 <HAL_TIM_ConfigClockSource+0x1ae>
 8007d4c:	2b10      	cmp	r3, #16
 8007d4e:	d05a      	beq.n	8007e06 <HAL_TIM_ConfigClockSource+0x1ae>
 8007d50:	e062      	b.n	8007e18 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007d56:	683b      	ldr	r3, [r7, #0]
 8007d58:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007d5a:	683b      	ldr	r3, [r7, #0]
 8007d5c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007d5e:	683b      	ldr	r3, [r7, #0]
 8007d60:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007d62:	f000 fc81 	bl	8008668 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	689b      	ldr	r3, [r3, #8]
 8007d6c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007d6e:	68bb      	ldr	r3, [r7, #8]
 8007d70:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007d74:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	68ba      	ldr	r2, [r7, #8]
 8007d7c:	609a      	str	r2, [r3, #8]
      break;
 8007d7e:	e04f      	b.n	8007e20 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007d84:	683b      	ldr	r3, [r7, #0]
 8007d86:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007d90:	f000 fc6a 	bl	8008668 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	689a      	ldr	r2, [r3, #8]
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007da2:	609a      	str	r2, [r3, #8]
      break;
 8007da4:	e03c      	b.n	8007e20 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007daa:	683b      	ldr	r3, [r7, #0]
 8007dac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007dae:	683b      	ldr	r3, [r7, #0]
 8007db0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007db2:	461a      	mov	r2, r3
 8007db4:	f000 fbdc 	bl	8008570 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	2150      	movs	r1, #80	@ 0x50
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	f000 fc35 	bl	800862e <TIM_ITRx_SetConfig>
      break;
 8007dc4:	e02c      	b.n	8007e20 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007dca:	683b      	ldr	r3, [r7, #0]
 8007dcc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007dce:	683b      	ldr	r3, [r7, #0]
 8007dd0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007dd2:	461a      	mov	r2, r3
 8007dd4:	f000 fbfb 	bl	80085ce <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	2160      	movs	r1, #96	@ 0x60
 8007dde:	4618      	mov	r0, r3
 8007de0:	f000 fc25 	bl	800862e <TIM_ITRx_SetConfig>
      break;
 8007de4:	e01c      	b.n	8007e20 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007dea:	683b      	ldr	r3, [r7, #0]
 8007dec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007dee:	683b      	ldr	r3, [r7, #0]
 8007df0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007df2:	461a      	mov	r2, r3
 8007df4:	f000 fbbc 	bl	8008570 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	2140      	movs	r1, #64	@ 0x40
 8007dfe:	4618      	mov	r0, r3
 8007e00:	f000 fc15 	bl	800862e <TIM_ITRx_SetConfig>
      break;
 8007e04:	e00c      	b.n	8007e20 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681a      	ldr	r2, [r3, #0]
 8007e0a:	683b      	ldr	r3, [r7, #0]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	4619      	mov	r1, r3
 8007e10:	4610      	mov	r0, r2
 8007e12:	f000 fc0c 	bl	800862e <TIM_ITRx_SetConfig>
      break;
 8007e16:	e003      	b.n	8007e20 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8007e18:	2301      	movs	r3, #1
 8007e1a:	73fb      	strb	r3, [r7, #15]
      break;
 8007e1c:	e000      	b.n	8007e20 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8007e1e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	2201      	movs	r2, #1
 8007e24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	2200      	movs	r2, #0
 8007e2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007e30:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e32:	4618      	mov	r0, r3
 8007e34:	3710      	adds	r7, #16
 8007e36:	46bd      	mov	sp, r7
 8007e38:	bd80      	pop	{r7, pc}
 8007e3a:	bf00      	nop
 8007e3c:	00100070 	.word	0x00100070
 8007e40:	00100040 	.word	0x00100040
 8007e44:	00100030 	.word	0x00100030
 8007e48:	00100020 	.word	0x00100020

08007e4c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007e4c:	b480      	push	{r7}
 8007e4e:	b085      	sub	sp, #20
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	6078      	str	r0, [r7, #4]
 8007e54:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	4a42      	ldr	r2, [pc, #264]	@ (8007f68 <TIM_Base_SetConfig+0x11c>)
 8007e60:	4293      	cmp	r3, r2
 8007e62:	d00f      	beq.n	8007e84 <TIM_Base_SetConfig+0x38>
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e6a:	d00b      	beq.n	8007e84 <TIM_Base_SetConfig+0x38>
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	4a3f      	ldr	r2, [pc, #252]	@ (8007f6c <TIM_Base_SetConfig+0x120>)
 8007e70:	4293      	cmp	r3, r2
 8007e72:	d007      	beq.n	8007e84 <TIM_Base_SetConfig+0x38>
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	4a3e      	ldr	r2, [pc, #248]	@ (8007f70 <TIM_Base_SetConfig+0x124>)
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	d003      	beq.n	8007e84 <TIM_Base_SetConfig+0x38>
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	4a3d      	ldr	r2, [pc, #244]	@ (8007f74 <TIM_Base_SetConfig+0x128>)
 8007e80:	4293      	cmp	r3, r2
 8007e82:	d108      	bne.n	8007e96 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e8a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007e8c:	683b      	ldr	r3, [r7, #0]
 8007e8e:	685b      	ldr	r3, [r3, #4]
 8007e90:	68fa      	ldr	r2, [r7, #12]
 8007e92:	4313      	orrs	r3, r2
 8007e94:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	4a33      	ldr	r2, [pc, #204]	@ (8007f68 <TIM_Base_SetConfig+0x11c>)
 8007e9a:	4293      	cmp	r3, r2
 8007e9c:	d01b      	beq.n	8007ed6 <TIM_Base_SetConfig+0x8a>
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ea4:	d017      	beq.n	8007ed6 <TIM_Base_SetConfig+0x8a>
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	4a30      	ldr	r2, [pc, #192]	@ (8007f6c <TIM_Base_SetConfig+0x120>)
 8007eaa:	4293      	cmp	r3, r2
 8007eac:	d013      	beq.n	8007ed6 <TIM_Base_SetConfig+0x8a>
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	4a2f      	ldr	r2, [pc, #188]	@ (8007f70 <TIM_Base_SetConfig+0x124>)
 8007eb2:	4293      	cmp	r3, r2
 8007eb4:	d00f      	beq.n	8007ed6 <TIM_Base_SetConfig+0x8a>
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	4a2e      	ldr	r2, [pc, #184]	@ (8007f74 <TIM_Base_SetConfig+0x128>)
 8007eba:	4293      	cmp	r3, r2
 8007ebc:	d00b      	beq.n	8007ed6 <TIM_Base_SetConfig+0x8a>
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	4a2d      	ldr	r2, [pc, #180]	@ (8007f78 <TIM_Base_SetConfig+0x12c>)
 8007ec2:	4293      	cmp	r3, r2
 8007ec4:	d007      	beq.n	8007ed6 <TIM_Base_SetConfig+0x8a>
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	4a2c      	ldr	r2, [pc, #176]	@ (8007f7c <TIM_Base_SetConfig+0x130>)
 8007eca:	4293      	cmp	r3, r2
 8007ecc:	d003      	beq.n	8007ed6 <TIM_Base_SetConfig+0x8a>
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	4a2b      	ldr	r2, [pc, #172]	@ (8007f80 <TIM_Base_SetConfig+0x134>)
 8007ed2:	4293      	cmp	r3, r2
 8007ed4:	d108      	bne.n	8007ee8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007edc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	68db      	ldr	r3, [r3, #12]
 8007ee2:	68fa      	ldr	r2, [r7, #12]
 8007ee4:	4313      	orrs	r3, r2
 8007ee6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007eee:	683b      	ldr	r3, [r7, #0]
 8007ef0:	695b      	ldr	r3, [r3, #20]
 8007ef2:	4313      	orrs	r3, r2
 8007ef4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	68fa      	ldr	r2, [r7, #12]
 8007efa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007efc:	683b      	ldr	r3, [r7, #0]
 8007efe:	689a      	ldr	r2, [r3, #8]
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007f04:	683b      	ldr	r3, [r7, #0]
 8007f06:	681a      	ldr	r2, [r3, #0]
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	4a16      	ldr	r2, [pc, #88]	@ (8007f68 <TIM_Base_SetConfig+0x11c>)
 8007f10:	4293      	cmp	r3, r2
 8007f12:	d00f      	beq.n	8007f34 <TIM_Base_SetConfig+0xe8>
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	4a17      	ldr	r2, [pc, #92]	@ (8007f74 <TIM_Base_SetConfig+0x128>)
 8007f18:	4293      	cmp	r3, r2
 8007f1a:	d00b      	beq.n	8007f34 <TIM_Base_SetConfig+0xe8>
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	4a16      	ldr	r2, [pc, #88]	@ (8007f78 <TIM_Base_SetConfig+0x12c>)
 8007f20:	4293      	cmp	r3, r2
 8007f22:	d007      	beq.n	8007f34 <TIM_Base_SetConfig+0xe8>
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	4a15      	ldr	r2, [pc, #84]	@ (8007f7c <TIM_Base_SetConfig+0x130>)
 8007f28:	4293      	cmp	r3, r2
 8007f2a:	d003      	beq.n	8007f34 <TIM_Base_SetConfig+0xe8>
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	4a14      	ldr	r2, [pc, #80]	@ (8007f80 <TIM_Base_SetConfig+0x134>)
 8007f30:	4293      	cmp	r3, r2
 8007f32:	d103      	bne.n	8007f3c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007f34:	683b      	ldr	r3, [r7, #0]
 8007f36:	691a      	ldr	r2, [r3, #16]
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	2201      	movs	r2, #1
 8007f40:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	691b      	ldr	r3, [r3, #16]
 8007f46:	f003 0301 	and.w	r3, r3, #1
 8007f4a:	2b01      	cmp	r3, #1
 8007f4c:	d105      	bne.n	8007f5a <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	691b      	ldr	r3, [r3, #16]
 8007f52:	f023 0201 	bic.w	r2, r3, #1
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	611a      	str	r2, [r3, #16]
  }
}
 8007f5a:	bf00      	nop
 8007f5c:	3714      	adds	r7, #20
 8007f5e:	46bd      	mov	sp, r7
 8007f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f64:	4770      	bx	lr
 8007f66:	bf00      	nop
 8007f68:	40012c00 	.word	0x40012c00
 8007f6c:	40000400 	.word	0x40000400
 8007f70:	40000800 	.word	0x40000800
 8007f74:	40013400 	.word	0x40013400
 8007f78:	40014000 	.word	0x40014000
 8007f7c:	40014400 	.word	0x40014400
 8007f80:	40014800 	.word	0x40014800

08007f84 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007f84:	b480      	push	{r7}
 8007f86:	b087      	sub	sp, #28
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
 8007f8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	6a1b      	ldr	r3, [r3, #32]
 8007f92:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	6a1b      	ldr	r3, [r3, #32]
 8007f98:	f023 0201 	bic.w	r2, r3, #1
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	685b      	ldr	r3, [r3, #4]
 8007fa4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	699b      	ldr	r3, [r3, #24]
 8007faa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007fb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007fb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	f023 0303 	bic.w	r3, r3, #3
 8007fbe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007fc0:	683b      	ldr	r3, [r7, #0]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	68fa      	ldr	r2, [r7, #12]
 8007fc6:	4313      	orrs	r3, r2
 8007fc8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007fca:	697b      	ldr	r3, [r7, #20]
 8007fcc:	f023 0302 	bic.w	r3, r3, #2
 8007fd0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007fd2:	683b      	ldr	r3, [r7, #0]
 8007fd4:	689b      	ldr	r3, [r3, #8]
 8007fd6:	697a      	ldr	r2, [r7, #20]
 8007fd8:	4313      	orrs	r3, r2
 8007fda:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	4a2c      	ldr	r2, [pc, #176]	@ (8008090 <TIM_OC1_SetConfig+0x10c>)
 8007fe0:	4293      	cmp	r3, r2
 8007fe2:	d00f      	beq.n	8008004 <TIM_OC1_SetConfig+0x80>
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	4a2b      	ldr	r2, [pc, #172]	@ (8008094 <TIM_OC1_SetConfig+0x110>)
 8007fe8:	4293      	cmp	r3, r2
 8007fea:	d00b      	beq.n	8008004 <TIM_OC1_SetConfig+0x80>
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	4a2a      	ldr	r2, [pc, #168]	@ (8008098 <TIM_OC1_SetConfig+0x114>)
 8007ff0:	4293      	cmp	r3, r2
 8007ff2:	d007      	beq.n	8008004 <TIM_OC1_SetConfig+0x80>
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	4a29      	ldr	r2, [pc, #164]	@ (800809c <TIM_OC1_SetConfig+0x118>)
 8007ff8:	4293      	cmp	r3, r2
 8007ffa:	d003      	beq.n	8008004 <TIM_OC1_SetConfig+0x80>
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	4a28      	ldr	r2, [pc, #160]	@ (80080a0 <TIM_OC1_SetConfig+0x11c>)
 8008000:	4293      	cmp	r3, r2
 8008002:	d10c      	bne.n	800801e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008004:	697b      	ldr	r3, [r7, #20]
 8008006:	f023 0308 	bic.w	r3, r3, #8
 800800a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800800c:	683b      	ldr	r3, [r7, #0]
 800800e:	68db      	ldr	r3, [r3, #12]
 8008010:	697a      	ldr	r2, [r7, #20]
 8008012:	4313      	orrs	r3, r2
 8008014:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008016:	697b      	ldr	r3, [r7, #20]
 8008018:	f023 0304 	bic.w	r3, r3, #4
 800801c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	4a1b      	ldr	r2, [pc, #108]	@ (8008090 <TIM_OC1_SetConfig+0x10c>)
 8008022:	4293      	cmp	r3, r2
 8008024:	d00f      	beq.n	8008046 <TIM_OC1_SetConfig+0xc2>
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	4a1a      	ldr	r2, [pc, #104]	@ (8008094 <TIM_OC1_SetConfig+0x110>)
 800802a:	4293      	cmp	r3, r2
 800802c:	d00b      	beq.n	8008046 <TIM_OC1_SetConfig+0xc2>
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	4a19      	ldr	r2, [pc, #100]	@ (8008098 <TIM_OC1_SetConfig+0x114>)
 8008032:	4293      	cmp	r3, r2
 8008034:	d007      	beq.n	8008046 <TIM_OC1_SetConfig+0xc2>
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	4a18      	ldr	r2, [pc, #96]	@ (800809c <TIM_OC1_SetConfig+0x118>)
 800803a:	4293      	cmp	r3, r2
 800803c:	d003      	beq.n	8008046 <TIM_OC1_SetConfig+0xc2>
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	4a17      	ldr	r2, [pc, #92]	@ (80080a0 <TIM_OC1_SetConfig+0x11c>)
 8008042:	4293      	cmp	r3, r2
 8008044:	d111      	bne.n	800806a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008046:	693b      	ldr	r3, [r7, #16]
 8008048:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800804c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800804e:	693b      	ldr	r3, [r7, #16]
 8008050:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008054:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008056:	683b      	ldr	r3, [r7, #0]
 8008058:	695b      	ldr	r3, [r3, #20]
 800805a:	693a      	ldr	r2, [r7, #16]
 800805c:	4313      	orrs	r3, r2
 800805e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008060:	683b      	ldr	r3, [r7, #0]
 8008062:	699b      	ldr	r3, [r3, #24]
 8008064:	693a      	ldr	r2, [r7, #16]
 8008066:	4313      	orrs	r3, r2
 8008068:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	693a      	ldr	r2, [r7, #16]
 800806e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	68fa      	ldr	r2, [r7, #12]
 8008074:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008076:	683b      	ldr	r3, [r7, #0]
 8008078:	685a      	ldr	r2, [r3, #4]
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	697a      	ldr	r2, [r7, #20]
 8008082:	621a      	str	r2, [r3, #32]
}
 8008084:	bf00      	nop
 8008086:	371c      	adds	r7, #28
 8008088:	46bd      	mov	sp, r7
 800808a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808e:	4770      	bx	lr
 8008090:	40012c00 	.word	0x40012c00
 8008094:	40013400 	.word	0x40013400
 8008098:	40014000 	.word	0x40014000
 800809c:	40014400 	.word	0x40014400
 80080a0:	40014800 	.word	0x40014800

080080a4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80080a4:	b480      	push	{r7}
 80080a6:	b087      	sub	sp, #28
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	6078      	str	r0, [r7, #4]
 80080ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	6a1b      	ldr	r3, [r3, #32]
 80080b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	6a1b      	ldr	r3, [r3, #32]
 80080b8:	f023 0210 	bic.w	r2, r3, #16
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	685b      	ldr	r3, [r3, #4]
 80080c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	699b      	ldr	r3, [r3, #24]
 80080ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80080d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80080d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80080de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80080e0:	683b      	ldr	r3, [r7, #0]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	021b      	lsls	r3, r3, #8
 80080e6:	68fa      	ldr	r2, [r7, #12]
 80080e8:	4313      	orrs	r3, r2
 80080ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80080ec:	697b      	ldr	r3, [r7, #20]
 80080ee:	f023 0320 	bic.w	r3, r3, #32
 80080f2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80080f4:	683b      	ldr	r3, [r7, #0]
 80080f6:	689b      	ldr	r3, [r3, #8]
 80080f8:	011b      	lsls	r3, r3, #4
 80080fa:	697a      	ldr	r2, [r7, #20]
 80080fc:	4313      	orrs	r3, r2
 80080fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	4a28      	ldr	r2, [pc, #160]	@ (80081a4 <TIM_OC2_SetConfig+0x100>)
 8008104:	4293      	cmp	r3, r2
 8008106:	d003      	beq.n	8008110 <TIM_OC2_SetConfig+0x6c>
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	4a27      	ldr	r2, [pc, #156]	@ (80081a8 <TIM_OC2_SetConfig+0x104>)
 800810c:	4293      	cmp	r3, r2
 800810e:	d10d      	bne.n	800812c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008110:	697b      	ldr	r3, [r7, #20]
 8008112:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008116:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008118:	683b      	ldr	r3, [r7, #0]
 800811a:	68db      	ldr	r3, [r3, #12]
 800811c:	011b      	lsls	r3, r3, #4
 800811e:	697a      	ldr	r2, [r7, #20]
 8008120:	4313      	orrs	r3, r2
 8008122:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008124:	697b      	ldr	r3, [r7, #20]
 8008126:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800812a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	4a1d      	ldr	r2, [pc, #116]	@ (80081a4 <TIM_OC2_SetConfig+0x100>)
 8008130:	4293      	cmp	r3, r2
 8008132:	d00f      	beq.n	8008154 <TIM_OC2_SetConfig+0xb0>
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	4a1c      	ldr	r2, [pc, #112]	@ (80081a8 <TIM_OC2_SetConfig+0x104>)
 8008138:	4293      	cmp	r3, r2
 800813a:	d00b      	beq.n	8008154 <TIM_OC2_SetConfig+0xb0>
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	4a1b      	ldr	r2, [pc, #108]	@ (80081ac <TIM_OC2_SetConfig+0x108>)
 8008140:	4293      	cmp	r3, r2
 8008142:	d007      	beq.n	8008154 <TIM_OC2_SetConfig+0xb0>
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	4a1a      	ldr	r2, [pc, #104]	@ (80081b0 <TIM_OC2_SetConfig+0x10c>)
 8008148:	4293      	cmp	r3, r2
 800814a:	d003      	beq.n	8008154 <TIM_OC2_SetConfig+0xb0>
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	4a19      	ldr	r2, [pc, #100]	@ (80081b4 <TIM_OC2_SetConfig+0x110>)
 8008150:	4293      	cmp	r3, r2
 8008152:	d113      	bne.n	800817c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008154:	693b      	ldr	r3, [r7, #16]
 8008156:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800815a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800815c:	693b      	ldr	r3, [r7, #16]
 800815e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008162:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008164:	683b      	ldr	r3, [r7, #0]
 8008166:	695b      	ldr	r3, [r3, #20]
 8008168:	009b      	lsls	r3, r3, #2
 800816a:	693a      	ldr	r2, [r7, #16]
 800816c:	4313      	orrs	r3, r2
 800816e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008170:	683b      	ldr	r3, [r7, #0]
 8008172:	699b      	ldr	r3, [r3, #24]
 8008174:	009b      	lsls	r3, r3, #2
 8008176:	693a      	ldr	r2, [r7, #16]
 8008178:	4313      	orrs	r3, r2
 800817a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	693a      	ldr	r2, [r7, #16]
 8008180:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	68fa      	ldr	r2, [r7, #12]
 8008186:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008188:	683b      	ldr	r3, [r7, #0]
 800818a:	685a      	ldr	r2, [r3, #4]
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	697a      	ldr	r2, [r7, #20]
 8008194:	621a      	str	r2, [r3, #32]
}
 8008196:	bf00      	nop
 8008198:	371c      	adds	r7, #28
 800819a:	46bd      	mov	sp, r7
 800819c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a0:	4770      	bx	lr
 80081a2:	bf00      	nop
 80081a4:	40012c00 	.word	0x40012c00
 80081a8:	40013400 	.word	0x40013400
 80081ac:	40014000 	.word	0x40014000
 80081b0:	40014400 	.word	0x40014400
 80081b4:	40014800 	.word	0x40014800

080081b8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80081b8:	b480      	push	{r7}
 80081ba:	b087      	sub	sp, #28
 80081bc:	af00      	add	r7, sp, #0
 80081be:	6078      	str	r0, [r7, #4]
 80081c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	6a1b      	ldr	r3, [r3, #32]
 80081c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	6a1b      	ldr	r3, [r3, #32]
 80081cc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	685b      	ldr	r3, [r3, #4]
 80081d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	69db      	ldr	r3, [r3, #28]
 80081de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80081e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80081ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	f023 0303 	bic.w	r3, r3, #3
 80081f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80081f4:	683b      	ldr	r3, [r7, #0]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	68fa      	ldr	r2, [r7, #12]
 80081fa:	4313      	orrs	r3, r2
 80081fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80081fe:	697b      	ldr	r3, [r7, #20]
 8008200:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008204:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008206:	683b      	ldr	r3, [r7, #0]
 8008208:	689b      	ldr	r3, [r3, #8]
 800820a:	021b      	lsls	r3, r3, #8
 800820c:	697a      	ldr	r2, [r7, #20]
 800820e:	4313      	orrs	r3, r2
 8008210:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	4a27      	ldr	r2, [pc, #156]	@ (80082b4 <TIM_OC3_SetConfig+0xfc>)
 8008216:	4293      	cmp	r3, r2
 8008218:	d003      	beq.n	8008222 <TIM_OC3_SetConfig+0x6a>
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	4a26      	ldr	r2, [pc, #152]	@ (80082b8 <TIM_OC3_SetConfig+0x100>)
 800821e:	4293      	cmp	r3, r2
 8008220:	d10d      	bne.n	800823e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008222:	697b      	ldr	r3, [r7, #20]
 8008224:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008228:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800822a:	683b      	ldr	r3, [r7, #0]
 800822c:	68db      	ldr	r3, [r3, #12]
 800822e:	021b      	lsls	r3, r3, #8
 8008230:	697a      	ldr	r2, [r7, #20]
 8008232:	4313      	orrs	r3, r2
 8008234:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008236:	697b      	ldr	r3, [r7, #20]
 8008238:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800823c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	4a1c      	ldr	r2, [pc, #112]	@ (80082b4 <TIM_OC3_SetConfig+0xfc>)
 8008242:	4293      	cmp	r3, r2
 8008244:	d00f      	beq.n	8008266 <TIM_OC3_SetConfig+0xae>
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	4a1b      	ldr	r2, [pc, #108]	@ (80082b8 <TIM_OC3_SetConfig+0x100>)
 800824a:	4293      	cmp	r3, r2
 800824c:	d00b      	beq.n	8008266 <TIM_OC3_SetConfig+0xae>
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	4a1a      	ldr	r2, [pc, #104]	@ (80082bc <TIM_OC3_SetConfig+0x104>)
 8008252:	4293      	cmp	r3, r2
 8008254:	d007      	beq.n	8008266 <TIM_OC3_SetConfig+0xae>
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	4a19      	ldr	r2, [pc, #100]	@ (80082c0 <TIM_OC3_SetConfig+0x108>)
 800825a:	4293      	cmp	r3, r2
 800825c:	d003      	beq.n	8008266 <TIM_OC3_SetConfig+0xae>
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	4a18      	ldr	r2, [pc, #96]	@ (80082c4 <TIM_OC3_SetConfig+0x10c>)
 8008262:	4293      	cmp	r3, r2
 8008264:	d113      	bne.n	800828e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008266:	693b      	ldr	r3, [r7, #16]
 8008268:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800826c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800826e:	693b      	ldr	r3, [r7, #16]
 8008270:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008274:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008276:	683b      	ldr	r3, [r7, #0]
 8008278:	695b      	ldr	r3, [r3, #20]
 800827a:	011b      	lsls	r3, r3, #4
 800827c:	693a      	ldr	r2, [r7, #16]
 800827e:	4313      	orrs	r3, r2
 8008280:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008282:	683b      	ldr	r3, [r7, #0]
 8008284:	699b      	ldr	r3, [r3, #24]
 8008286:	011b      	lsls	r3, r3, #4
 8008288:	693a      	ldr	r2, [r7, #16]
 800828a:	4313      	orrs	r3, r2
 800828c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	693a      	ldr	r2, [r7, #16]
 8008292:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	68fa      	ldr	r2, [r7, #12]
 8008298:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800829a:	683b      	ldr	r3, [r7, #0]
 800829c:	685a      	ldr	r2, [r3, #4]
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	697a      	ldr	r2, [r7, #20]
 80082a6:	621a      	str	r2, [r3, #32]
}
 80082a8:	bf00      	nop
 80082aa:	371c      	adds	r7, #28
 80082ac:	46bd      	mov	sp, r7
 80082ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b2:	4770      	bx	lr
 80082b4:	40012c00 	.word	0x40012c00
 80082b8:	40013400 	.word	0x40013400
 80082bc:	40014000 	.word	0x40014000
 80082c0:	40014400 	.word	0x40014400
 80082c4:	40014800 	.word	0x40014800

080082c8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80082c8:	b480      	push	{r7}
 80082ca:	b087      	sub	sp, #28
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]
 80082d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	6a1b      	ldr	r3, [r3, #32]
 80082d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	6a1b      	ldr	r3, [r3, #32]
 80082dc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	685b      	ldr	r3, [r3, #4]
 80082e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	69db      	ldr	r3, [r3, #28]
 80082ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80082f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80082fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008302:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008304:	683b      	ldr	r3, [r7, #0]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	021b      	lsls	r3, r3, #8
 800830a:	68fa      	ldr	r2, [r7, #12]
 800830c:	4313      	orrs	r3, r2
 800830e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008310:	697b      	ldr	r3, [r7, #20]
 8008312:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008316:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008318:	683b      	ldr	r3, [r7, #0]
 800831a:	689b      	ldr	r3, [r3, #8]
 800831c:	031b      	lsls	r3, r3, #12
 800831e:	697a      	ldr	r2, [r7, #20]
 8008320:	4313      	orrs	r3, r2
 8008322:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	4a28      	ldr	r2, [pc, #160]	@ (80083c8 <TIM_OC4_SetConfig+0x100>)
 8008328:	4293      	cmp	r3, r2
 800832a:	d003      	beq.n	8008334 <TIM_OC4_SetConfig+0x6c>
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	4a27      	ldr	r2, [pc, #156]	@ (80083cc <TIM_OC4_SetConfig+0x104>)
 8008330:	4293      	cmp	r3, r2
 8008332:	d10d      	bne.n	8008350 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8008334:	697b      	ldr	r3, [r7, #20]
 8008336:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800833a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800833c:	683b      	ldr	r3, [r7, #0]
 800833e:	68db      	ldr	r3, [r3, #12]
 8008340:	031b      	lsls	r3, r3, #12
 8008342:	697a      	ldr	r2, [r7, #20]
 8008344:	4313      	orrs	r3, r2
 8008346:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8008348:	697b      	ldr	r3, [r7, #20]
 800834a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800834e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	4a1d      	ldr	r2, [pc, #116]	@ (80083c8 <TIM_OC4_SetConfig+0x100>)
 8008354:	4293      	cmp	r3, r2
 8008356:	d00f      	beq.n	8008378 <TIM_OC4_SetConfig+0xb0>
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	4a1c      	ldr	r2, [pc, #112]	@ (80083cc <TIM_OC4_SetConfig+0x104>)
 800835c:	4293      	cmp	r3, r2
 800835e:	d00b      	beq.n	8008378 <TIM_OC4_SetConfig+0xb0>
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	4a1b      	ldr	r2, [pc, #108]	@ (80083d0 <TIM_OC4_SetConfig+0x108>)
 8008364:	4293      	cmp	r3, r2
 8008366:	d007      	beq.n	8008378 <TIM_OC4_SetConfig+0xb0>
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	4a1a      	ldr	r2, [pc, #104]	@ (80083d4 <TIM_OC4_SetConfig+0x10c>)
 800836c:	4293      	cmp	r3, r2
 800836e:	d003      	beq.n	8008378 <TIM_OC4_SetConfig+0xb0>
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	4a19      	ldr	r2, [pc, #100]	@ (80083d8 <TIM_OC4_SetConfig+0x110>)
 8008374:	4293      	cmp	r3, r2
 8008376:	d113      	bne.n	80083a0 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008378:	693b      	ldr	r3, [r7, #16]
 800837a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800837e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8008380:	693b      	ldr	r3, [r7, #16]
 8008382:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008386:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008388:	683b      	ldr	r3, [r7, #0]
 800838a:	695b      	ldr	r3, [r3, #20]
 800838c:	019b      	lsls	r3, r3, #6
 800838e:	693a      	ldr	r2, [r7, #16]
 8008390:	4313      	orrs	r3, r2
 8008392:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8008394:	683b      	ldr	r3, [r7, #0]
 8008396:	699b      	ldr	r3, [r3, #24]
 8008398:	019b      	lsls	r3, r3, #6
 800839a:	693a      	ldr	r2, [r7, #16]
 800839c:	4313      	orrs	r3, r2
 800839e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	693a      	ldr	r2, [r7, #16]
 80083a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	68fa      	ldr	r2, [r7, #12]
 80083aa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80083ac:	683b      	ldr	r3, [r7, #0]
 80083ae:	685a      	ldr	r2, [r3, #4]
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	697a      	ldr	r2, [r7, #20]
 80083b8:	621a      	str	r2, [r3, #32]
}
 80083ba:	bf00      	nop
 80083bc:	371c      	adds	r7, #28
 80083be:	46bd      	mov	sp, r7
 80083c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c4:	4770      	bx	lr
 80083c6:	bf00      	nop
 80083c8:	40012c00 	.word	0x40012c00
 80083cc:	40013400 	.word	0x40013400
 80083d0:	40014000 	.word	0x40014000
 80083d4:	40014400 	.word	0x40014400
 80083d8:	40014800 	.word	0x40014800

080083dc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80083dc:	b480      	push	{r7}
 80083de:	b087      	sub	sp, #28
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	6078      	str	r0, [r7, #4]
 80083e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	6a1b      	ldr	r3, [r3, #32]
 80083ea:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	6a1b      	ldr	r3, [r3, #32]
 80083f0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	685b      	ldr	r3, [r3, #4]
 80083fc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008402:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800840a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800840e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008410:	683b      	ldr	r3, [r7, #0]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	68fa      	ldr	r2, [r7, #12]
 8008416:	4313      	orrs	r3, r2
 8008418:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800841a:	693b      	ldr	r3, [r7, #16]
 800841c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8008420:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008422:	683b      	ldr	r3, [r7, #0]
 8008424:	689b      	ldr	r3, [r3, #8]
 8008426:	041b      	lsls	r3, r3, #16
 8008428:	693a      	ldr	r2, [r7, #16]
 800842a:	4313      	orrs	r3, r2
 800842c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	4a17      	ldr	r2, [pc, #92]	@ (8008490 <TIM_OC5_SetConfig+0xb4>)
 8008432:	4293      	cmp	r3, r2
 8008434:	d00f      	beq.n	8008456 <TIM_OC5_SetConfig+0x7a>
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	4a16      	ldr	r2, [pc, #88]	@ (8008494 <TIM_OC5_SetConfig+0xb8>)
 800843a:	4293      	cmp	r3, r2
 800843c:	d00b      	beq.n	8008456 <TIM_OC5_SetConfig+0x7a>
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	4a15      	ldr	r2, [pc, #84]	@ (8008498 <TIM_OC5_SetConfig+0xbc>)
 8008442:	4293      	cmp	r3, r2
 8008444:	d007      	beq.n	8008456 <TIM_OC5_SetConfig+0x7a>
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	4a14      	ldr	r2, [pc, #80]	@ (800849c <TIM_OC5_SetConfig+0xc0>)
 800844a:	4293      	cmp	r3, r2
 800844c:	d003      	beq.n	8008456 <TIM_OC5_SetConfig+0x7a>
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	4a13      	ldr	r2, [pc, #76]	@ (80084a0 <TIM_OC5_SetConfig+0xc4>)
 8008452:	4293      	cmp	r3, r2
 8008454:	d109      	bne.n	800846a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008456:	697b      	ldr	r3, [r7, #20]
 8008458:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800845c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	695b      	ldr	r3, [r3, #20]
 8008462:	021b      	lsls	r3, r3, #8
 8008464:	697a      	ldr	r2, [r7, #20]
 8008466:	4313      	orrs	r3, r2
 8008468:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	697a      	ldr	r2, [r7, #20]
 800846e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	68fa      	ldr	r2, [r7, #12]
 8008474:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008476:	683b      	ldr	r3, [r7, #0]
 8008478:	685a      	ldr	r2, [r3, #4]
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	693a      	ldr	r2, [r7, #16]
 8008482:	621a      	str	r2, [r3, #32]
}
 8008484:	bf00      	nop
 8008486:	371c      	adds	r7, #28
 8008488:	46bd      	mov	sp, r7
 800848a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800848e:	4770      	bx	lr
 8008490:	40012c00 	.word	0x40012c00
 8008494:	40013400 	.word	0x40013400
 8008498:	40014000 	.word	0x40014000
 800849c:	40014400 	.word	0x40014400
 80084a0:	40014800 	.word	0x40014800

080084a4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80084a4:	b480      	push	{r7}
 80084a6:	b087      	sub	sp, #28
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	6078      	str	r0, [r7, #4]
 80084ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	6a1b      	ldr	r3, [r3, #32]
 80084b2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	6a1b      	ldr	r3, [r3, #32]
 80084b8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	685b      	ldr	r3, [r3, #4]
 80084c4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80084ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80084d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80084d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80084d8:	683b      	ldr	r3, [r7, #0]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	021b      	lsls	r3, r3, #8
 80084de:	68fa      	ldr	r2, [r7, #12]
 80084e0:	4313      	orrs	r3, r2
 80084e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80084e4:	693b      	ldr	r3, [r7, #16]
 80084e6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80084ea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80084ec:	683b      	ldr	r3, [r7, #0]
 80084ee:	689b      	ldr	r3, [r3, #8]
 80084f0:	051b      	lsls	r3, r3, #20
 80084f2:	693a      	ldr	r2, [r7, #16]
 80084f4:	4313      	orrs	r3, r2
 80084f6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	4a18      	ldr	r2, [pc, #96]	@ (800855c <TIM_OC6_SetConfig+0xb8>)
 80084fc:	4293      	cmp	r3, r2
 80084fe:	d00f      	beq.n	8008520 <TIM_OC6_SetConfig+0x7c>
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	4a17      	ldr	r2, [pc, #92]	@ (8008560 <TIM_OC6_SetConfig+0xbc>)
 8008504:	4293      	cmp	r3, r2
 8008506:	d00b      	beq.n	8008520 <TIM_OC6_SetConfig+0x7c>
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	4a16      	ldr	r2, [pc, #88]	@ (8008564 <TIM_OC6_SetConfig+0xc0>)
 800850c:	4293      	cmp	r3, r2
 800850e:	d007      	beq.n	8008520 <TIM_OC6_SetConfig+0x7c>
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	4a15      	ldr	r2, [pc, #84]	@ (8008568 <TIM_OC6_SetConfig+0xc4>)
 8008514:	4293      	cmp	r3, r2
 8008516:	d003      	beq.n	8008520 <TIM_OC6_SetConfig+0x7c>
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	4a14      	ldr	r2, [pc, #80]	@ (800856c <TIM_OC6_SetConfig+0xc8>)
 800851c:	4293      	cmp	r3, r2
 800851e:	d109      	bne.n	8008534 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008520:	697b      	ldr	r3, [r7, #20]
 8008522:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008526:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008528:	683b      	ldr	r3, [r7, #0]
 800852a:	695b      	ldr	r3, [r3, #20]
 800852c:	029b      	lsls	r3, r3, #10
 800852e:	697a      	ldr	r2, [r7, #20]
 8008530:	4313      	orrs	r3, r2
 8008532:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	697a      	ldr	r2, [r7, #20]
 8008538:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	68fa      	ldr	r2, [r7, #12]
 800853e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008540:	683b      	ldr	r3, [r7, #0]
 8008542:	685a      	ldr	r2, [r3, #4]
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	693a      	ldr	r2, [r7, #16]
 800854c:	621a      	str	r2, [r3, #32]
}
 800854e:	bf00      	nop
 8008550:	371c      	adds	r7, #28
 8008552:	46bd      	mov	sp, r7
 8008554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008558:	4770      	bx	lr
 800855a:	bf00      	nop
 800855c:	40012c00 	.word	0x40012c00
 8008560:	40013400 	.word	0x40013400
 8008564:	40014000 	.word	0x40014000
 8008568:	40014400 	.word	0x40014400
 800856c:	40014800 	.word	0x40014800

08008570 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008570:	b480      	push	{r7}
 8008572:	b087      	sub	sp, #28
 8008574:	af00      	add	r7, sp, #0
 8008576:	60f8      	str	r0, [r7, #12]
 8008578:	60b9      	str	r1, [r7, #8]
 800857a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	6a1b      	ldr	r3, [r3, #32]
 8008580:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	6a1b      	ldr	r3, [r3, #32]
 8008586:	f023 0201 	bic.w	r2, r3, #1
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	699b      	ldr	r3, [r3, #24]
 8008592:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008594:	693b      	ldr	r3, [r7, #16]
 8008596:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800859a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	011b      	lsls	r3, r3, #4
 80085a0:	693a      	ldr	r2, [r7, #16]
 80085a2:	4313      	orrs	r3, r2
 80085a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80085a6:	697b      	ldr	r3, [r7, #20]
 80085a8:	f023 030a 	bic.w	r3, r3, #10
 80085ac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80085ae:	697a      	ldr	r2, [r7, #20]
 80085b0:	68bb      	ldr	r3, [r7, #8]
 80085b2:	4313      	orrs	r3, r2
 80085b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	693a      	ldr	r2, [r7, #16]
 80085ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	697a      	ldr	r2, [r7, #20]
 80085c0:	621a      	str	r2, [r3, #32]
}
 80085c2:	bf00      	nop
 80085c4:	371c      	adds	r7, #28
 80085c6:	46bd      	mov	sp, r7
 80085c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085cc:	4770      	bx	lr

080085ce <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80085ce:	b480      	push	{r7}
 80085d0:	b087      	sub	sp, #28
 80085d2:	af00      	add	r7, sp, #0
 80085d4:	60f8      	str	r0, [r7, #12]
 80085d6:	60b9      	str	r1, [r7, #8]
 80085d8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	6a1b      	ldr	r3, [r3, #32]
 80085de:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	6a1b      	ldr	r3, [r3, #32]
 80085e4:	f023 0210 	bic.w	r2, r3, #16
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	699b      	ldr	r3, [r3, #24]
 80085f0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80085f2:	693b      	ldr	r3, [r7, #16]
 80085f4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80085f8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	031b      	lsls	r3, r3, #12
 80085fe:	693a      	ldr	r2, [r7, #16]
 8008600:	4313      	orrs	r3, r2
 8008602:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008604:	697b      	ldr	r3, [r7, #20]
 8008606:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800860a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800860c:	68bb      	ldr	r3, [r7, #8]
 800860e:	011b      	lsls	r3, r3, #4
 8008610:	697a      	ldr	r2, [r7, #20]
 8008612:	4313      	orrs	r3, r2
 8008614:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	693a      	ldr	r2, [r7, #16]
 800861a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	697a      	ldr	r2, [r7, #20]
 8008620:	621a      	str	r2, [r3, #32]
}
 8008622:	bf00      	nop
 8008624:	371c      	adds	r7, #28
 8008626:	46bd      	mov	sp, r7
 8008628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800862c:	4770      	bx	lr

0800862e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800862e:	b480      	push	{r7}
 8008630:	b085      	sub	sp, #20
 8008632:	af00      	add	r7, sp, #0
 8008634:	6078      	str	r0, [r7, #4]
 8008636:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	689b      	ldr	r3, [r3, #8]
 800863c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8008644:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008648:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800864a:	683a      	ldr	r2, [r7, #0]
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	4313      	orrs	r3, r2
 8008650:	f043 0307 	orr.w	r3, r3, #7
 8008654:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	68fa      	ldr	r2, [r7, #12]
 800865a:	609a      	str	r2, [r3, #8]
}
 800865c:	bf00      	nop
 800865e:	3714      	adds	r7, #20
 8008660:	46bd      	mov	sp, r7
 8008662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008666:	4770      	bx	lr

08008668 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008668:	b480      	push	{r7}
 800866a:	b087      	sub	sp, #28
 800866c:	af00      	add	r7, sp, #0
 800866e:	60f8      	str	r0, [r7, #12]
 8008670:	60b9      	str	r1, [r7, #8]
 8008672:	607a      	str	r2, [r7, #4]
 8008674:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	689b      	ldr	r3, [r3, #8]
 800867a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800867c:	697b      	ldr	r3, [r7, #20]
 800867e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008682:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008684:	683b      	ldr	r3, [r7, #0]
 8008686:	021a      	lsls	r2, r3, #8
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	431a      	orrs	r2, r3
 800868c:	68bb      	ldr	r3, [r7, #8]
 800868e:	4313      	orrs	r3, r2
 8008690:	697a      	ldr	r2, [r7, #20]
 8008692:	4313      	orrs	r3, r2
 8008694:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	697a      	ldr	r2, [r7, #20]
 800869a:	609a      	str	r2, [r3, #8]
}
 800869c:	bf00      	nop
 800869e:	371c      	adds	r7, #28
 80086a0:	46bd      	mov	sp, r7
 80086a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a6:	4770      	bx	lr

080086a8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80086a8:	b480      	push	{r7}
 80086aa:	b087      	sub	sp, #28
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	60f8      	str	r0, [r7, #12]
 80086b0:	60b9      	str	r1, [r7, #8]
 80086b2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80086b4:	68bb      	ldr	r3, [r7, #8]
 80086b6:	f003 031f 	and.w	r3, r3, #31
 80086ba:	2201      	movs	r2, #1
 80086bc:	fa02 f303 	lsl.w	r3, r2, r3
 80086c0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	6a1a      	ldr	r2, [r3, #32]
 80086c6:	697b      	ldr	r3, [r7, #20]
 80086c8:	43db      	mvns	r3, r3
 80086ca:	401a      	ands	r2, r3
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	6a1a      	ldr	r2, [r3, #32]
 80086d4:	68bb      	ldr	r3, [r7, #8]
 80086d6:	f003 031f 	and.w	r3, r3, #31
 80086da:	6879      	ldr	r1, [r7, #4]
 80086dc:	fa01 f303 	lsl.w	r3, r1, r3
 80086e0:	431a      	orrs	r2, r3
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	621a      	str	r2, [r3, #32]
}
 80086e6:	bf00      	nop
 80086e8:	371c      	adds	r7, #28
 80086ea:	46bd      	mov	sp, r7
 80086ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f0:	4770      	bx	lr
	...

080086f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80086f4:	b480      	push	{r7}
 80086f6:	b085      	sub	sp, #20
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	6078      	str	r0, [r7, #4]
 80086fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008704:	2b01      	cmp	r3, #1
 8008706:	d101      	bne.n	800870c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008708:	2302      	movs	r3, #2
 800870a:	e065      	b.n	80087d8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	2201      	movs	r2, #1
 8008710:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	2202      	movs	r2, #2
 8008718:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	685b      	ldr	r3, [r3, #4]
 8008722:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	689b      	ldr	r3, [r3, #8]
 800872a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	4a2c      	ldr	r2, [pc, #176]	@ (80087e4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008732:	4293      	cmp	r3, r2
 8008734:	d004      	beq.n	8008740 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	4a2b      	ldr	r2, [pc, #172]	@ (80087e8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800873c:	4293      	cmp	r3, r2
 800873e:	d108      	bne.n	8008752 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008746:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008748:	683b      	ldr	r3, [r7, #0]
 800874a:	685b      	ldr	r3, [r3, #4]
 800874c:	68fa      	ldr	r2, [r7, #12]
 800874e:	4313      	orrs	r3, r2
 8008750:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8008758:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800875c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800875e:	683b      	ldr	r3, [r7, #0]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	68fa      	ldr	r2, [r7, #12]
 8008764:	4313      	orrs	r3, r2
 8008766:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	68fa      	ldr	r2, [r7, #12]
 800876e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	4a1b      	ldr	r2, [pc, #108]	@ (80087e4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008776:	4293      	cmp	r3, r2
 8008778:	d018      	beq.n	80087ac <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008782:	d013      	beq.n	80087ac <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	4a18      	ldr	r2, [pc, #96]	@ (80087ec <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800878a:	4293      	cmp	r3, r2
 800878c:	d00e      	beq.n	80087ac <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	4a17      	ldr	r2, [pc, #92]	@ (80087f0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008794:	4293      	cmp	r3, r2
 8008796:	d009      	beq.n	80087ac <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	4a12      	ldr	r2, [pc, #72]	@ (80087e8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800879e:	4293      	cmp	r3, r2
 80087a0:	d004      	beq.n	80087ac <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	4a13      	ldr	r2, [pc, #76]	@ (80087f4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80087a8:	4293      	cmp	r3, r2
 80087aa:	d10c      	bne.n	80087c6 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80087ac:	68bb      	ldr	r3, [r7, #8]
 80087ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80087b2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80087b4:	683b      	ldr	r3, [r7, #0]
 80087b6:	689b      	ldr	r3, [r3, #8]
 80087b8:	68ba      	ldr	r2, [r7, #8]
 80087ba:	4313      	orrs	r3, r2
 80087bc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	68ba      	ldr	r2, [r7, #8]
 80087c4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	2201      	movs	r2, #1
 80087ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	2200      	movs	r2, #0
 80087d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80087d6:	2300      	movs	r3, #0
}
 80087d8:	4618      	mov	r0, r3
 80087da:	3714      	adds	r7, #20
 80087dc:	46bd      	mov	sp, r7
 80087de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e2:	4770      	bx	lr
 80087e4:	40012c00 	.word	0x40012c00
 80087e8:	40013400 	.word	0x40013400
 80087ec:	40000400 	.word	0x40000400
 80087f0:	40000800 	.word	0x40000800
 80087f4:	40014000 	.word	0x40014000

080087f8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80087f8:	b480      	push	{r7}
 80087fa:	b085      	sub	sp, #20
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	6078      	str	r0, [r7, #4]
 8008800:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008802:	2300      	movs	r3, #0
 8008804:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800880c:	2b01      	cmp	r3, #1
 800880e:	d101      	bne.n	8008814 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008810:	2302      	movs	r3, #2
 8008812:	e073      	b.n	80088fc <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	2201      	movs	r2, #1
 8008818:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8008822:	683b      	ldr	r3, [r7, #0]
 8008824:	68db      	ldr	r3, [r3, #12]
 8008826:	4313      	orrs	r3, r2
 8008828:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008830:	683b      	ldr	r3, [r7, #0]
 8008832:	689b      	ldr	r3, [r3, #8]
 8008834:	4313      	orrs	r3, r2
 8008836:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800883e:	683b      	ldr	r3, [r7, #0]
 8008840:	685b      	ldr	r3, [r3, #4]
 8008842:	4313      	orrs	r3, r2
 8008844:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800884c:	683b      	ldr	r3, [r7, #0]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	4313      	orrs	r3, r2
 8008852:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800885a:	683b      	ldr	r3, [r7, #0]
 800885c:	691b      	ldr	r3, [r3, #16]
 800885e:	4313      	orrs	r3, r2
 8008860:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8008868:	683b      	ldr	r3, [r7, #0]
 800886a:	695b      	ldr	r3, [r3, #20]
 800886c:	4313      	orrs	r3, r2
 800886e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8008876:	683b      	ldr	r3, [r7, #0]
 8008878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800887a:	4313      	orrs	r3, r2
 800887c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8008884:	683b      	ldr	r3, [r7, #0]
 8008886:	699b      	ldr	r3, [r3, #24]
 8008888:	041b      	lsls	r3, r3, #16
 800888a:	4313      	orrs	r3, r2
 800888c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8008894:	683b      	ldr	r3, [r7, #0]
 8008896:	69db      	ldr	r3, [r3, #28]
 8008898:	4313      	orrs	r3, r2
 800889a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	4a19      	ldr	r2, [pc, #100]	@ (8008908 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 80088a2:	4293      	cmp	r3, r2
 80088a4:	d004      	beq.n	80088b0 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	4a18      	ldr	r2, [pc, #96]	@ (800890c <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 80088ac:	4293      	cmp	r3, r2
 80088ae:	d11c      	bne.n	80088ea <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80088b6:	683b      	ldr	r3, [r7, #0]
 80088b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088ba:	051b      	lsls	r3, r3, #20
 80088bc:	4313      	orrs	r3, r2
 80088be:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	6a1b      	ldr	r3, [r3, #32]
 80088ca:	4313      	orrs	r3, r2
 80088cc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088d8:	4313      	orrs	r3, r2
 80088da:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80088e2:	683b      	ldr	r3, [r7, #0]
 80088e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088e6:	4313      	orrs	r3, r2
 80088e8:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	68fa      	ldr	r2, [r7, #12]
 80088f0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	2200      	movs	r2, #0
 80088f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80088fa:	2300      	movs	r3, #0
}
 80088fc:	4618      	mov	r0, r3
 80088fe:	3714      	adds	r7, #20
 8008900:	46bd      	mov	sp, r7
 8008902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008906:	4770      	bx	lr
 8008908:	40012c00 	.word	0x40012c00
 800890c:	40013400 	.word	0x40013400

08008910 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008910:	b580      	push	{r7, lr}
 8008912:	b082      	sub	sp, #8
 8008914:	af00      	add	r7, sp, #0
 8008916:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	2b00      	cmp	r3, #0
 800891c:	d101      	bne.n	8008922 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800891e:	2301      	movs	r3, #1
 8008920:	e042      	b.n	80089a8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008928:	2b00      	cmp	r3, #0
 800892a:	d106      	bne.n	800893a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	2200      	movs	r2, #0
 8008930:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008934:	6878      	ldr	r0, [r7, #4]
 8008936:	f7f9 fc5b 	bl	80021f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	2224      	movs	r2, #36	@ 0x24
 800893e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	681a      	ldr	r2, [r3, #0]
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	f022 0201 	bic.w	r2, r2, #1
 8008950:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008956:	2b00      	cmp	r3, #0
 8008958:	d002      	beq.n	8008960 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800895a:	6878      	ldr	r0, [r7, #4]
 800895c:	f000 ff6e 	bl	800983c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008960:	6878      	ldr	r0, [r7, #4]
 8008962:	f000 fc9f 	bl	80092a4 <UART_SetConfig>
 8008966:	4603      	mov	r3, r0
 8008968:	2b01      	cmp	r3, #1
 800896a:	d101      	bne.n	8008970 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800896c:	2301      	movs	r3, #1
 800896e:	e01b      	b.n	80089a8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	685a      	ldr	r2, [r3, #4]
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800897e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	689a      	ldr	r2, [r3, #8]
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800898e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	681a      	ldr	r2, [r3, #0]
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	f042 0201 	orr.w	r2, r2, #1
 800899e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80089a0:	6878      	ldr	r0, [r7, #4]
 80089a2:	f000 ffed 	bl	8009980 <UART_CheckIdleState>
 80089a6:	4603      	mov	r3, r0
}
 80089a8:	4618      	mov	r0, r3
 80089aa:	3708      	adds	r7, #8
 80089ac:	46bd      	mov	sp, r7
 80089ae:	bd80      	pop	{r7, pc}

080089b0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80089b0:	b580      	push	{r7, lr}
 80089b2:	b08a      	sub	sp, #40	@ 0x28
 80089b4:	af02      	add	r7, sp, #8
 80089b6:	60f8      	str	r0, [r7, #12]
 80089b8:	60b9      	str	r1, [r7, #8]
 80089ba:	603b      	str	r3, [r7, #0]
 80089bc:	4613      	mov	r3, r2
 80089be:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80089c6:	2b20      	cmp	r3, #32
 80089c8:	d17b      	bne.n	8008ac2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80089ca:	68bb      	ldr	r3, [r7, #8]
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d002      	beq.n	80089d6 <HAL_UART_Transmit+0x26>
 80089d0:	88fb      	ldrh	r3, [r7, #6]
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d101      	bne.n	80089da <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80089d6:	2301      	movs	r3, #1
 80089d8:	e074      	b.n	8008ac4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	2200      	movs	r2, #0
 80089de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	2221      	movs	r2, #33	@ 0x21
 80089e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80089ea:	f7f9 fd4d 	bl	8002488 <HAL_GetTick>
 80089ee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	88fa      	ldrh	r2, [r7, #6]
 80089f4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	88fa      	ldrh	r2, [r7, #6]
 80089fc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	689b      	ldr	r3, [r3, #8]
 8008a04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008a08:	d108      	bne.n	8008a1c <HAL_UART_Transmit+0x6c>
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	691b      	ldr	r3, [r3, #16]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d104      	bne.n	8008a1c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008a12:	2300      	movs	r3, #0
 8008a14:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008a16:	68bb      	ldr	r3, [r7, #8]
 8008a18:	61bb      	str	r3, [r7, #24]
 8008a1a:	e003      	b.n	8008a24 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008a1c:	68bb      	ldr	r3, [r7, #8]
 8008a1e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008a20:	2300      	movs	r3, #0
 8008a22:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008a24:	e030      	b.n	8008a88 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008a26:	683b      	ldr	r3, [r7, #0]
 8008a28:	9300      	str	r3, [sp, #0]
 8008a2a:	697b      	ldr	r3, [r7, #20]
 8008a2c:	2200      	movs	r2, #0
 8008a2e:	2180      	movs	r1, #128	@ 0x80
 8008a30:	68f8      	ldr	r0, [r7, #12]
 8008a32:	f001 f84f 	bl	8009ad4 <UART_WaitOnFlagUntilTimeout>
 8008a36:	4603      	mov	r3, r0
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d005      	beq.n	8008a48 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	2220      	movs	r2, #32
 8008a40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008a44:	2303      	movs	r3, #3
 8008a46:	e03d      	b.n	8008ac4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8008a48:	69fb      	ldr	r3, [r7, #28]
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d10b      	bne.n	8008a66 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008a4e:	69bb      	ldr	r3, [r7, #24]
 8008a50:	881b      	ldrh	r3, [r3, #0]
 8008a52:	461a      	mov	r2, r3
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008a5c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008a5e:	69bb      	ldr	r3, [r7, #24]
 8008a60:	3302      	adds	r3, #2
 8008a62:	61bb      	str	r3, [r7, #24]
 8008a64:	e007      	b.n	8008a76 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008a66:	69fb      	ldr	r3, [r7, #28]
 8008a68:	781a      	ldrb	r2, [r3, #0]
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008a70:	69fb      	ldr	r3, [r7, #28]
 8008a72:	3301      	adds	r3, #1
 8008a74:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008a7c:	b29b      	uxth	r3, r3
 8008a7e:	3b01      	subs	r3, #1
 8008a80:	b29a      	uxth	r2, r3
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008a8e:	b29b      	uxth	r3, r3
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d1c8      	bne.n	8008a26 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008a94:	683b      	ldr	r3, [r7, #0]
 8008a96:	9300      	str	r3, [sp, #0]
 8008a98:	697b      	ldr	r3, [r7, #20]
 8008a9a:	2200      	movs	r2, #0
 8008a9c:	2140      	movs	r1, #64	@ 0x40
 8008a9e:	68f8      	ldr	r0, [r7, #12]
 8008aa0:	f001 f818 	bl	8009ad4 <UART_WaitOnFlagUntilTimeout>
 8008aa4:	4603      	mov	r3, r0
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d005      	beq.n	8008ab6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	2220      	movs	r2, #32
 8008aae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8008ab2:	2303      	movs	r3, #3
 8008ab4:	e006      	b.n	8008ac4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	2220      	movs	r2, #32
 8008aba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008abe:	2300      	movs	r3, #0
 8008ac0:	e000      	b.n	8008ac4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8008ac2:	2302      	movs	r3, #2
  }
}
 8008ac4:	4618      	mov	r0, r3
 8008ac6:	3720      	adds	r7, #32
 8008ac8:	46bd      	mov	sp, r7
 8008aca:	bd80      	pop	{r7, pc}

08008acc <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008acc:	b580      	push	{r7, lr}
 8008ace:	b08a      	sub	sp, #40	@ 0x28
 8008ad0:	af00      	add	r7, sp, #0
 8008ad2:	60f8      	str	r0, [r7, #12]
 8008ad4:	60b9      	str	r1, [r7, #8]
 8008ad6:	4613      	mov	r3, r2
 8008ad8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ae0:	2b20      	cmp	r3, #32
 8008ae2:	d167      	bne.n	8008bb4 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8008ae4:	68bb      	ldr	r3, [r7, #8]
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d002      	beq.n	8008af0 <HAL_UART_Transmit_DMA+0x24>
 8008aea:	88fb      	ldrh	r3, [r7, #6]
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d101      	bne.n	8008af4 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8008af0:	2301      	movs	r3, #1
 8008af2:	e060      	b.n	8008bb6 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	68ba      	ldr	r2, [r7, #8]
 8008af8:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	88fa      	ldrh	r2, [r7, #6]
 8008afe:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	88fa      	ldrh	r2, [r7, #6]
 8008b06:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	2200      	movs	r2, #0
 8008b0e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	2221      	movs	r2, #33	@ 0x21
 8008b16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d028      	beq.n	8008b74 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008b26:	4a26      	ldr	r2, [pc, #152]	@ (8008bc0 <HAL_UART_Transmit_DMA+0xf4>)
 8008b28:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008b2e:	4a25      	ldr	r2, [pc, #148]	@ (8008bc4 <HAL_UART_Transmit_DMA+0xf8>)
 8008b30:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008b36:	4a24      	ldr	r2, [pc, #144]	@ (8008bc8 <HAL_UART_Transmit_DMA+0xfc>)
 8008b38:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008b3e:	2200      	movs	r2, #0
 8008b40:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008b4a:	4619      	mov	r1, r3
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	3328      	adds	r3, #40	@ 0x28
 8008b52:	461a      	mov	r2, r3
 8008b54:	88fb      	ldrh	r3, [r7, #6]
 8008b56:	f7fc fc83 	bl	8005460 <HAL_DMA_Start_IT>
 8008b5a:	4603      	mov	r3, r0
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d009      	beq.n	8008b74 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	2210      	movs	r2, #16
 8008b64:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	2220      	movs	r2, #32
 8008b6c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8008b70:	2301      	movs	r3, #1
 8008b72:	e020      	b.n	8008bb6 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	2240      	movs	r2, #64	@ 0x40
 8008b7a:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	3308      	adds	r3, #8
 8008b82:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b84:	697b      	ldr	r3, [r7, #20]
 8008b86:	e853 3f00 	ldrex	r3, [r3]
 8008b8a:	613b      	str	r3, [r7, #16]
   return(result);
 8008b8c:	693b      	ldr	r3, [r7, #16]
 8008b8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008b92:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	3308      	adds	r3, #8
 8008b9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b9c:	623a      	str	r2, [r7, #32]
 8008b9e:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ba0:	69f9      	ldr	r1, [r7, #28]
 8008ba2:	6a3a      	ldr	r2, [r7, #32]
 8008ba4:	e841 2300 	strex	r3, r2, [r1]
 8008ba8:	61bb      	str	r3, [r7, #24]
   return(result);
 8008baa:	69bb      	ldr	r3, [r7, #24]
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d1e5      	bne.n	8008b7c <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8008bb0:	2300      	movs	r3, #0
 8008bb2:	e000      	b.n	8008bb6 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8008bb4:	2302      	movs	r3, #2
  }
}
 8008bb6:	4618      	mov	r0, r3
 8008bb8:	3728      	adds	r7, #40	@ 0x28
 8008bba:	46bd      	mov	sp, r7
 8008bbc:	bd80      	pop	{r7, pc}
 8008bbe:	bf00      	nop
 8008bc0:	08009e4b 	.word	0x08009e4b
 8008bc4:	08009ee5 	.word	0x08009ee5
 8008bc8:	0800a06b 	.word	0x0800a06b

08008bcc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008bcc:	b580      	push	{r7, lr}
 8008bce:	b0ba      	sub	sp, #232	@ 0xe8
 8008bd0:	af00      	add	r7, sp, #0
 8008bd2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	69db      	ldr	r3, [r3, #28]
 8008bda:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	689b      	ldr	r3, [r3, #8]
 8008bee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008bf2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008bf6:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008bfa:	4013      	ands	r3, r2
 8008bfc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008c00:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d11b      	bne.n	8008c40 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008c08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c0c:	f003 0320 	and.w	r3, r3, #32
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d015      	beq.n	8008c40 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008c14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c18:	f003 0320 	and.w	r3, r3, #32
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d105      	bne.n	8008c2c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008c20:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008c24:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d009      	beq.n	8008c40 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	f000 82e3 	beq.w	80091fc <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008c3a:	6878      	ldr	r0, [r7, #4]
 8008c3c:	4798      	blx	r3
      }
      return;
 8008c3e:	e2dd      	b.n	80091fc <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008c40:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	f000 8123 	beq.w	8008e90 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008c4a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008c4e:	4b8d      	ldr	r3, [pc, #564]	@ (8008e84 <HAL_UART_IRQHandler+0x2b8>)
 8008c50:	4013      	ands	r3, r2
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d106      	bne.n	8008c64 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008c56:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008c5a:	4b8b      	ldr	r3, [pc, #556]	@ (8008e88 <HAL_UART_IRQHandler+0x2bc>)
 8008c5c:	4013      	ands	r3, r2
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	f000 8116 	beq.w	8008e90 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008c64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c68:	f003 0301 	and.w	r3, r3, #1
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d011      	beq.n	8008c94 <HAL_UART_IRQHandler+0xc8>
 8008c70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d00b      	beq.n	8008c94 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	2201      	movs	r2, #1
 8008c82:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c8a:	f043 0201 	orr.w	r2, r3, #1
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008c94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c98:	f003 0302 	and.w	r3, r3, #2
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d011      	beq.n	8008cc4 <HAL_UART_IRQHandler+0xf8>
 8008ca0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008ca4:	f003 0301 	and.w	r3, r3, #1
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d00b      	beq.n	8008cc4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	2202      	movs	r2, #2
 8008cb2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008cba:	f043 0204 	orr.w	r2, r3, #4
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008cc4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cc8:	f003 0304 	and.w	r3, r3, #4
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d011      	beq.n	8008cf4 <HAL_UART_IRQHandler+0x128>
 8008cd0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008cd4:	f003 0301 	and.w	r3, r3, #1
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d00b      	beq.n	8008cf4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	2204      	movs	r2, #4
 8008ce2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008cea:	f043 0202 	orr.w	r2, r3, #2
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008cf4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cf8:	f003 0308 	and.w	r3, r3, #8
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d017      	beq.n	8008d30 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008d00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d04:	f003 0320 	and.w	r3, r3, #32
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d105      	bne.n	8008d18 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008d0c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008d10:	4b5c      	ldr	r3, [pc, #368]	@ (8008e84 <HAL_UART_IRQHandler+0x2b8>)
 8008d12:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d00b      	beq.n	8008d30 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	2208      	movs	r2, #8
 8008d1e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d26:	f043 0208 	orr.w	r2, r3, #8
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008d30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d34:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d012      	beq.n	8008d62 <HAL_UART_IRQHandler+0x196>
 8008d3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d40:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d00c      	beq.n	8008d62 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008d50:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d58:	f043 0220 	orr.w	r2, r3, #32
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	f000 8249 	beq.w	8009200 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008d6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d72:	f003 0320 	and.w	r3, r3, #32
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d013      	beq.n	8008da2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008d7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d7e:	f003 0320 	and.w	r3, r3, #32
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d105      	bne.n	8008d92 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008d86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008d8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d007      	beq.n	8008da2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d003      	beq.n	8008da2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008d9e:	6878      	ldr	r0, [r7, #4]
 8008da0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008da8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	689b      	ldr	r3, [r3, #8]
 8008db2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008db6:	2b40      	cmp	r3, #64	@ 0x40
 8008db8:	d005      	beq.n	8008dc6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008dba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008dbe:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d054      	beq.n	8008e70 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008dc6:	6878      	ldr	r0, [r7, #4]
 8008dc8:	f000 ffd9 	bl	8009d7e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	689b      	ldr	r3, [r3, #8]
 8008dd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008dd6:	2b40      	cmp	r3, #64	@ 0x40
 8008dd8:	d146      	bne.n	8008e68 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	3308      	adds	r3, #8
 8008de0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008de4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008de8:	e853 3f00 	ldrex	r3, [r3]
 8008dec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008df0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008df4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008df8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	3308      	adds	r3, #8
 8008e02:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008e06:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008e0a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e0e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008e12:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008e16:	e841 2300 	strex	r3, r2, [r1]
 8008e1a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008e1e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d1d9      	bne.n	8008dda <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d017      	beq.n	8008e60 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e36:	4a15      	ldr	r2, [pc, #84]	@ (8008e8c <HAL_UART_IRQHandler+0x2c0>)
 8008e38:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e40:	4618      	mov	r0, r3
 8008e42:	f7fc fbe1 	bl	8005608 <HAL_DMA_Abort_IT>
 8008e46:	4603      	mov	r3, r0
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d019      	beq.n	8008e80 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e54:	687a      	ldr	r2, [r7, #4]
 8008e56:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8008e5a:	4610      	mov	r0, r2
 8008e5c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e5e:	e00f      	b.n	8008e80 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008e60:	6878      	ldr	r0, [r7, #4]
 8008e62:	f000 f9ff 	bl	8009264 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e66:	e00b      	b.n	8008e80 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008e68:	6878      	ldr	r0, [r7, #4]
 8008e6a:	f000 f9fb 	bl	8009264 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e6e:	e007      	b.n	8008e80 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008e70:	6878      	ldr	r0, [r7, #4]
 8008e72:	f000 f9f7 	bl	8009264 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	2200      	movs	r2, #0
 8008e7a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8008e7e:	e1bf      	b.n	8009200 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e80:	bf00      	nop
    return;
 8008e82:	e1bd      	b.n	8009200 <HAL_UART_IRQHandler+0x634>
 8008e84:	10000001 	.word	0x10000001
 8008e88:	04000120 	.word	0x04000120
 8008e8c:	0800a0eb 	.word	0x0800a0eb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008e94:	2b01      	cmp	r3, #1
 8008e96:	f040 8153 	bne.w	8009140 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008e9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e9e:	f003 0310 	and.w	r3, r3, #16
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	f000 814c 	beq.w	8009140 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008ea8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008eac:	f003 0310 	and.w	r3, r3, #16
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	f000 8145 	beq.w	8009140 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	2210      	movs	r2, #16
 8008ebc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	689b      	ldr	r3, [r3, #8]
 8008ec4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ec8:	2b40      	cmp	r3, #64	@ 0x40
 8008eca:	f040 80bb 	bne.w	8009044 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	685b      	ldr	r3, [r3, #4]
 8008ed8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008edc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	f000 818f 	beq.w	8009204 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008eec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008ef0:	429a      	cmp	r2, r3
 8008ef2:	f080 8187 	bcs.w	8009204 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008efc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	f003 0320 	and.w	r3, r3, #32
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	f040 8087 	bne.w	8009022 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f1c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008f20:	e853 3f00 	ldrex	r3, [r3]
 8008f24:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008f28:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008f2c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008f30:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	461a      	mov	r2, r3
 8008f3a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008f3e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008f42:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f46:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008f4a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008f4e:	e841 2300 	strex	r3, r2, [r1]
 8008f52:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008f56:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d1da      	bne.n	8008f14 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	3308      	adds	r3, #8
 8008f64:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f66:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008f68:	e853 3f00 	ldrex	r3, [r3]
 8008f6c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008f6e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008f70:	f023 0301 	bic.w	r3, r3, #1
 8008f74:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	3308      	adds	r3, #8
 8008f7e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008f82:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008f86:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f88:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008f8a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008f8e:	e841 2300 	strex	r3, r2, [r1]
 8008f92:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008f94:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d1e1      	bne.n	8008f5e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	3308      	adds	r3, #8
 8008fa0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fa2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008fa4:	e853 3f00 	ldrex	r3, [r3]
 8008fa8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008faa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008fac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008fb0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	3308      	adds	r3, #8
 8008fba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008fbe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008fc0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fc2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008fc4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008fc6:	e841 2300 	strex	r3, r2, [r1]
 8008fca:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008fcc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d1e3      	bne.n	8008f9a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	2220      	movs	r2, #32
 8008fd6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	2200      	movs	r2, #0
 8008fde:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fe6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008fe8:	e853 3f00 	ldrex	r3, [r3]
 8008fec:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008fee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ff0:	f023 0310 	bic.w	r3, r3, #16
 8008ff4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	461a      	mov	r2, r3
 8008ffe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009002:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009004:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009006:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009008:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800900a:	e841 2300 	strex	r3, r2, [r1]
 800900e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009010:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009012:	2b00      	cmp	r3, #0
 8009014:	d1e4      	bne.n	8008fe0 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800901c:	4618      	mov	r0, r3
 800901e:	f7fc fa9a 	bl	8005556 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	2202      	movs	r2, #2
 8009026:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009034:	b29b      	uxth	r3, r3
 8009036:	1ad3      	subs	r3, r2, r3
 8009038:	b29b      	uxth	r3, r3
 800903a:	4619      	mov	r1, r3
 800903c:	6878      	ldr	r0, [r7, #4]
 800903e:	f002 fe8f 	bl	800bd60 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009042:	e0df      	b.n	8009204 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009050:	b29b      	uxth	r3, r3
 8009052:	1ad3      	subs	r3, r2, r3
 8009054:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800905e:	b29b      	uxth	r3, r3
 8009060:	2b00      	cmp	r3, #0
 8009062:	f000 80d1 	beq.w	8009208 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8009066:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800906a:	2b00      	cmp	r3, #0
 800906c:	f000 80cc 	beq.w	8009208 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009076:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009078:	e853 3f00 	ldrex	r3, [r3]
 800907c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800907e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009080:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009084:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	461a      	mov	r2, r3
 800908e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009092:	647b      	str	r3, [r7, #68]	@ 0x44
 8009094:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009096:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009098:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800909a:	e841 2300 	strex	r3, r2, [r1]
 800909e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80090a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d1e4      	bne.n	8009070 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	3308      	adds	r3, #8
 80090ac:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090b0:	e853 3f00 	ldrex	r3, [r3]
 80090b4:	623b      	str	r3, [r7, #32]
   return(result);
 80090b6:	6a3b      	ldr	r3, [r7, #32]
 80090b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80090bc:	f023 0301 	bic.w	r3, r3, #1
 80090c0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	3308      	adds	r3, #8
 80090ca:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80090ce:	633a      	str	r2, [r7, #48]	@ 0x30
 80090d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80090d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80090d6:	e841 2300 	strex	r3, r2, [r1]
 80090da:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80090dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d1e1      	bne.n	80090a6 <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	2220      	movs	r2, #32
 80090e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	2200      	movs	r2, #0
 80090ee:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	2200      	movs	r2, #0
 80090f4:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090fc:	693b      	ldr	r3, [r7, #16]
 80090fe:	e853 3f00 	ldrex	r3, [r3]
 8009102:	60fb      	str	r3, [r7, #12]
   return(result);
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	f023 0310 	bic.w	r3, r3, #16
 800910a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	461a      	mov	r2, r3
 8009114:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009118:	61fb      	str	r3, [r7, #28]
 800911a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800911c:	69b9      	ldr	r1, [r7, #24]
 800911e:	69fa      	ldr	r2, [r7, #28]
 8009120:	e841 2300 	strex	r3, r2, [r1]
 8009124:	617b      	str	r3, [r7, #20]
   return(result);
 8009126:	697b      	ldr	r3, [r7, #20]
 8009128:	2b00      	cmp	r3, #0
 800912a:	d1e4      	bne.n	80090f6 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	2202      	movs	r2, #2
 8009130:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009132:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009136:	4619      	mov	r1, r3
 8009138:	6878      	ldr	r0, [r7, #4]
 800913a:	f002 fe11 	bl	800bd60 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800913e:	e063      	b.n	8009208 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009140:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009144:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009148:	2b00      	cmp	r3, #0
 800914a:	d00e      	beq.n	800916a <HAL_UART_IRQHandler+0x59e>
 800914c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009150:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009154:	2b00      	cmp	r3, #0
 8009156:	d008      	beq.n	800916a <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8009160:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009162:	6878      	ldr	r0, [r7, #4]
 8009164:	f001 f802 	bl	800a16c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009168:	e051      	b.n	800920e <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800916a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800916e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009172:	2b00      	cmp	r3, #0
 8009174:	d014      	beq.n	80091a0 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009176:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800917a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800917e:	2b00      	cmp	r3, #0
 8009180:	d105      	bne.n	800918e <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009182:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009186:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800918a:	2b00      	cmp	r3, #0
 800918c:	d008      	beq.n	80091a0 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009192:	2b00      	cmp	r3, #0
 8009194:	d03a      	beq.n	800920c <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800919a:	6878      	ldr	r0, [r7, #4]
 800919c:	4798      	blx	r3
    }
    return;
 800919e:	e035      	b.n	800920c <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80091a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d009      	beq.n	80091c0 <HAL_UART_IRQHandler+0x5f4>
 80091ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80091b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d003      	beq.n	80091c0 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 80091b8:	6878      	ldr	r0, [r7, #4]
 80091ba:	f000 ffac 	bl	800a116 <UART_EndTransmit_IT>
    return;
 80091be:	e026      	b.n	800920e <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80091c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091c4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d009      	beq.n	80091e0 <HAL_UART_IRQHandler+0x614>
 80091cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80091d0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d003      	beq.n	80091e0 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80091d8:	6878      	ldr	r0, [r7, #4]
 80091da:	f000 ffdb 	bl	800a194 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80091de:	e016      	b.n	800920e <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80091e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091e4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d010      	beq.n	800920e <HAL_UART_IRQHandler+0x642>
 80091ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	da0c      	bge.n	800920e <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80091f4:	6878      	ldr	r0, [r7, #4]
 80091f6:	f000 ffc3 	bl	800a180 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80091fa:	e008      	b.n	800920e <HAL_UART_IRQHandler+0x642>
      return;
 80091fc:	bf00      	nop
 80091fe:	e006      	b.n	800920e <HAL_UART_IRQHandler+0x642>
    return;
 8009200:	bf00      	nop
 8009202:	e004      	b.n	800920e <HAL_UART_IRQHandler+0x642>
      return;
 8009204:	bf00      	nop
 8009206:	e002      	b.n	800920e <HAL_UART_IRQHandler+0x642>
      return;
 8009208:	bf00      	nop
 800920a:	e000      	b.n	800920e <HAL_UART_IRQHandler+0x642>
    return;
 800920c:	bf00      	nop
  }
}
 800920e:	37e8      	adds	r7, #232	@ 0xe8
 8009210:	46bd      	mov	sp, r7
 8009212:	bd80      	pop	{r7, pc}

08009214 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009214:	b480      	push	{r7}
 8009216:	b083      	sub	sp, #12
 8009218:	af00      	add	r7, sp, #0
 800921a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800921c:	bf00      	nop
 800921e:	370c      	adds	r7, #12
 8009220:	46bd      	mov	sp, r7
 8009222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009226:	4770      	bx	lr

08009228 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009228:	b480      	push	{r7}
 800922a:	b083      	sub	sp, #12
 800922c:	af00      	add	r7, sp, #0
 800922e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8009230:	bf00      	nop
 8009232:	370c      	adds	r7, #12
 8009234:	46bd      	mov	sp, r7
 8009236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800923a:	4770      	bx	lr

0800923c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800923c:	b480      	push	{r7}
 800923e:	b083      	sub	sp, #12
 8009240:	af00      	add	r7, sp, #0
 8009242:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8009244:	bf00      	nop
 8009246:	370c      	adds	r7, #12
 8009248:	46bd      	mov	sp, r7
 800924a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800924e:	4770      	bx	lr

08009250 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009250:	b480      	push	{r7}
 8009252:	b083      	sub	sp, #12
 8009254:	af00      	add	r7, sp, #0
 8009256:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8009258:	bf00      	nop
 800925a:	370c      	adds	r7, #12
 800925c:	46bd      	mov	sp, r7
 800925e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009262:	4770      	bx	lr

08009264 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009264:	b480      	push	{r7}
 8009266:	b083      	sub	sp, #12
 8009268:	af00      	add	r7, sp, #0
 800926a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800926c:	bf00      	nop
 800926e:	370c      	adds	r7, #12
 8009270:	46bd      	mov	sp, r7
 8009272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009276:	4770      	bx	lr

08009278 <HAL_UART_GetState>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart)
{
 8009278:	b480      	push	{r7}
 800927a:	b085      	sub	sp, #20
 800927c:	af00      	add	r7, sp, #0
 800927e:	6078      	str	r0, [r7, #4]
  uint32_t temp1;
  uint32_t temp2;
  temp1 = huart->gState;
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009286:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800928e:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 8009290:	68fa      	ldr	r2, [r7, #12]
 8009292:	68bb      	ldr	r3, [r7, #8]
 8009294:	4313      	orrs	r3, r2
}
 8009296:	4618      	mov	r0, r3
 8009298:	3714      	adds	r7, #20
 800929a:	46bd      	mov	sp, r7
 800929c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a0:	4770      	bx	lr
	...

080092a4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80092a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80092a8:	b08c      	sub	sp, #48	@ 0x30
 80092aa:	af00      	add	r7, sp, #0
 80092ac:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80092ae:	2300      	movs	r3, #0
 80092b0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80092b4:	697b      	ldr	r3, [r7, #20]
 80092b6:	689a      	ldr	r2, [r3, #8]
 80092b8:	697b      	ldr	r3, [r7, #20]
 80092ba:	691b      	ldr	r3, [r3, #16]
 80092bc:	431a      	orrs	r2, r3
 80092be:	697b      	ldr	r3, [r7, #20]
 80092c0:	695b      	ldr	r3, [r3, #20]
 80092c2:	431a      	orrs	r2, r3
 80092c4:	697b      	ldr	r3, [r7, #20]
 80092c6:	69db      	ldr	r3, [r3, #28]
 80092c8:	4313      	orrs	r3, r2
 80092ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80092cc:	697b      	ldr	r3, [r7, #20]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	681a      	ldr	r2, [r3, #0]
 80092d2:	4bab      	ldr	r3, [pc, #684]	@ (8009580 <UART_SetConfig+0x2dc>)
 80092d4:	4013      	ands	r3, r2
 80092d6:	697a      	ldr	r2, [r7, #20]
 80092d8:	6812      	ldr	r2, [r2, #0]
 80092da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80092dc:	430b      	orrs	r3, r1
 80092de:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80092e0:	697b      	ldr	r3, [r7, #20]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	685b      	ldr	r3, [r3, #4]
 80092e6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80092ea:	697b      	ldr	r3, [r7, #20]
 80092ec:	68da      	ldr	r2, [r3, #12]
 80092ee:	697b      	ldr	r3, [r7, #20]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	430a      	orrs	r2, r1
 80092f4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80092f6:	697b      	ldr	r3, [r7, #20]
 80092f8:	699b      	ldr	r3, [r3, #24]
 80092fa:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80092fc:	697b      	ldr	r3, [r7, #20]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	4aa0      	ldr	r2, [pc, #640]	@ (8009584 <UART_SetConfig+0x2e0>)
 8009302:	4293      	cmp	r3, r2
 8009304:	d004      	beq.n	8009310 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009306:	697b      	ldr	r3, [r7, #20]
 8009308:	6a1b      	ldr	r3, [r3, #32]
 800930a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800930c:	4313      	orrs	r3, r2
 800930e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009310:	697b      	ldr	r3, [r7, #20]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	689b      	ldr	r3, [r3, #8]
 8009316:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800931a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800931e:	697a      	ldr	r2, [r7, #20]
 8009320:	6812      	ldr	r2, [r2, #0]
 8009322:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009324:	430b      	orrs	r3, r1
 8009326:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009328:	697b      	ldr	r3, [r7, #20]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800932e:	f023 010f 	bic.w	r1, r3, #15
 8009332:	697b      	ldr	r3, [r7, #20]
 8009334:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009336:	697b      	ldr	r3, [r7, #20]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	430a      	orrs	r2, r1
 800933c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800933e:	697b      	ldr	r3, [r7, #20]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	4a91      	ldr	r2, [pc, #580]	@ (8009588 <UART_SetConfig+0x2e4>)
 8009344:	4293      	cmp	r3, r2
 8009346:	d125      	bne.n	8009394 <UART_SetConfig+0xf0>
 8009348:	4b90      	ldr	r3, [pc, #576]	@ (800958c <UART_SetConfig+0x2e8>)
 800934a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800934e:	f003 0303 	and.w	r3, r3, #3
 8009352:	2b03      	cmp	r3, #3
 8009354:	d81a      	bhi.n	800938c <UART_SetConfig+0xe8>
 8009356:	a201      	add	r2, pc, #4	@ (adr r2, 800935c <UART_SetConfig+0xb8>)
 8009358:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800935c:	0800936d 	.word	0x0800936d
 8009360:	0800937d 	.word	0x0800937d
 8009364:	08009375 	.word	0x08009375
 8009368:	08009385 	.word	0x08009385
 800936c:	2301      	movs	r3, #1
 800936e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009372:	e0d6      	b.n	8009522 <UART_SetConfig+0x27e>
 8009374:	2302      	movs	r3, #2
 8009376:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800937a:	e0d2      	b.n	8009522 <UART_SetConfig+0x27e>
 800937c:	2304      	movs	r3, #4
 800937e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009382:	e0ce      	b.n	8009522 <UART_SetConfig+0x27e>
 8009384:	2308      	movs	r3, #8
 8009386:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800938a:	e0ca      	b.n	8009522 <UART_SetConfig+0x27e>
 800938c:	2310      	movs	r3, #16
 800938e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009392:	e0c6      	b.n	8009522 <UART_SetConfig+0x27e>
 8009394:	697b      	ldr	r3, [r7, #20]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	4a7d      	ldr	r2, [pc, #500]	@ (8009590 <UART_SetConfig+0x2ec>)
 800939a:	4293      	cmp	r3, r2
 800939c:	d138      	bne.n	8009410 <UART_SetConfig+0x16c>
 800939e:	4b7b      	ldr	r3, [pc, #492]	@ (800958c <UART_SetConfig+0x2e8>)
 80093a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80093a4:	f003 030c 	and.w	r3, r3, #12
 80093a8:	2b0c      	cmp	r3, #12
 80093aa:	d82d      	bhi.n	8009408 <UART_SetConfig+0x164>
 80093ac:	a201      	add	r2, pc, #4	@ (adr r2, 80093b4 <UART_SetConfig+0x110>)
 80093ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093b2:	bf00      	nop
 80093b4:	080093e9 	.word	0x080093e9
 80093b8:	08009409 	.word	0x08009409
 80093bc:	08009409 	.word	0x08009409
 80093c0:	08009409 	.word	0x08009409
 80093c4:	080093f9 	.word	0x080093f9
 80093c8:	08009409 	.word	0x08009409
 80093cc:	08009409 	.word	0x08009409
 80093d0:	08009409 	.word	0x08009409
 80093d4:	080093f1 	.word	0x080093f1
 80093d8:	08009409 	.word	0x08009409
 80093dc:	08009409 	.word	0x08009409
 80093e0:	08009409 	.word	0x08009409
 80093e4:	08009401 	.word	0x08009401
 80093e8:	2300      	movs	r3, #0
 80093ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80093ee:	e098      	b.n	8009522 <UART_SetConfig+0x27e>
 80093f0:	2302      	movs	r3, #2
 80093f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80093f6:	e094      	b.n	8009522 <UART_SetConfig+0x27e>
 80093f8:	2304      	movs	r3, #4
 80093fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80093fe:	e090      	b.n	8009522 <UART_SetConfig+0x27e>
 8009400:	2308      	movs	r3, #8
 8009402:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009406:	e08c      	b.n	8009522 <UART_SetConfig+0x27e>
 8009408:	2310      	movs	r3, #16
 800940a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800940e:	e088      	b.n	8009522 <UART_SetConfig+0x27e>
 8009410:	697b      	ldr	r3, [r7, #20]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	4a5f      	ldr	r2, [pc, #380]	@ (8009594 <UART_SetConfig+0x2f0>)
 8009416:	4293      	cmp	r3, r2
 8009418:	d125      	bne.n	8009466 <UART_SetConfig+0x1c2>
 800941a:	4b5c      	ldr	r3, [pc, #368]	@ (800958c <UART_SetConfig+0x2e8>)
 800941c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009420:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009424:	2b30      	cmp	r3, #48	@ 0x30
 8009426:	d016      	beq.n	8009456 <UART_SetConfig+0x1b2>
 8009428:	2b30      	cmp	r3, #48	@ 0x30
 800942a:	d818      	bhi.n	800945e <UART_SetConfig+0x1ba>
 800942c:	2b20      	cmp	r3, #32
 800942e:	d00a      	beq.n	8009446 <UART_SetConfig+0x1a2>
 8009430:	2b20      	cmp	r3, #32
 8009432:	d814      	bhi.n	800945e <UART_SetConfig+0x1ba>
 8009434:	2b00      	cmp	r3, #0
 8009436:	d002      	beq.n	800943e <UART_SetConfig+0x19a>
 8009438:	2b10      	cmp	r3, #16
 800943a:	d008      	beq.n	800944e <UART_SetConfig+0x1aa>
 800943c:	e00f      	b.n	800945e <UART_SetConfig+0x1ba>
 800943e:	2300      	movs	r3, #0
 8009440:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009444:	e06d      	b.n	8009522 <UART_SetConfig+0x27e>
 8009446:	2302      	movs	r3, #2
 8009448:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800944c:	e069      	b.n	8009522 <UART_SetConfig+0x27e>
 800944e:	2304      	movs	r3, #4
 8009450:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009454:	e065      	b.n	8009522 <UART_SetConfig+0x27e>
 8009456:	2308      	movs	r3, #8
 8009458:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800945c:	e061      	b.n	8009522 <UART_SetConfig+0x27e>
 800945e:	2310      	movs	r3, #16
 8009460:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009464:	e05d      	b.n	8009522 <UART_SetConfig+0x27e>
 8009466:	697b      	ldr	r3, [r7, #20]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	4a4b      	ldr	r2, [pc, #300]	@ (8009598 <UART_SetConfig+0x2f4>)
 800946c:	4293      	cmp	r3, r2
 800946e:	d125      	bne.n	80094bc <UART_SetConfig+0x218>
 8009470:	4b46      	ldr	r3, [pc, #280]	@ (800958c <UART_SetConfig+0x2e8>)
 8009472:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009476:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800947a:	2bc0      	cmp	r3, #192	@ 0xc0
 800947c:	d016      	beq.n	80094ac <UART_SetConfig+0x208>
 800947e:	2bc0      	cmp	r3, #192	@ 0xc0
 8009480:	d818      	bhi.n	80094b4 <UART_SetConfig+0x210>
 8009482:	2b80      	cmp	r3, #128	@ 0x80
 8009484:	d00a      	beq.n	800949c <UART_SetConfig+0x1f8>
 8009486:	2b80      	cmp	r3, #128	@ 0x80
 8009488:	d814      	bhi.n	80094b4 <UART_SetConfig+0x210>
 800948a:	2b00      	cmp	r3, #0
 800948c:	d002      	beq.n	8009494 <UART_SetConfig+0x1f0>
 800948e:	2b40      	cmp	r3, #64	@ 0x40
 8009490:	d008      	beq.n	80094a4 <UART_SetConfig+0x200>
 8009492:	e00f      	b.n	80094b4 <UART_SetConfig+0x210>
 8009494:	2300      	movs	r3, #0
 8009496:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800949a:	e042      	b.n	8009522 <UART_SetConfig+0x27e>
 800949c:	2302      	movs	r3, #2
 800949e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094a2:	e03e      	b.n	8009522 <UART_SetConfig+0x27e>
 80094a4:	2304      	movs	r3, #4
 80094a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094aa:	e03a      	b.n	8009522 <UART_SetConfig+0x27e>
 80094ac:	2308      	movs	r3, #8
 80094ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094b2:	e036      	b.n	8009522 <UART_SetConfig+0x27e>
 80094b4:	2310      	movs	r3, #16
 80094b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094ba:	e032      	b.n	8009522 <UART_SetConfig+0x27e>
 80094bc:	697b      	ldr	r3, [r7, #20]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	4a30      	ldr	r2, [pc, #192]	@ (8009584 <UART_SetConfig+0x2e0>)
 80094c2:	4293      	cmp	r3, r2
 80094c4:	d12a      	bne.n	800951c <UART_SetConfig+0x278>
 80094c6:	4b31      	ldr	r3, [pc, #196]	@ (800958c <UART_SetConfig+0x2e8>)
 80094c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80094cc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80094d0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80094d4:	d01a      	beq.n	800950c <UART_SetConfig+0x268>
 80094d6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80094da:	d81b      	bhi.n	8009514 <UART_SetConfig+0x270>
 80094dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80094e0:	d00c      	beq.n	80094fc <UART_SetConfig+0x258>
 80094e2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80094e6:	d815      	bhi.n	8009514 <UART_SetConfig+0x270>
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d003      	beq.n	80094f4 <UART_SetConfig+0x250>
 80094ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80094f0:	d008      	beq.n	8009504 <UART_SetConfig+0x260>
 80094f2:	e00f      	b.n	8009514 <UART_SetConfig+0x270>
 80094f4:	2300      	movs	r3, #0
 80094f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094fa:	e012      	b.n	8009522 <UART_SetConfig+0x27e>
 80094fc:	2302      	movs	r3, #2
 80094fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009502:	e00e      	b.n	8009522 <UART_SetConfig+0x27e>
 8009504:	2304      	movs	r3, #4
 8009506:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800950a:	e00a      	b.n	8009522 <UART_SetConfig+0x27e>
 800950c:	2308      	movs	r3, #8
 800950e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009512:	e006      	b.n	8009522 <UART_SetConfig+0x27e>
 8009514:	2310      	movs	r3, #16
 8009516:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800951a:	e002      	b.n	8009522 <UART_SetConfig+0x27e>
 800951c:	2310      	movs	r3, #16
 800951e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009522:	697b      	ldr	r3, [r7, #20]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	4a17      	ldr	r2, [pc, #92]	@ (8009584 <UART_SetConfig+0x2e0>)
 8009528:	4293      	cmp	r3, r2
 800952a:	f040 80a8 	bne.w	800967e <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800952e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009532:	2b08      	cmp	r3, #8
 8009534:	d834      	bhi.n	80095a0 <UART_SetConfig+0x2fc>
 8009536:	a201      	add	r2, pc, #4	@ (adr r2, 800953c <UART_SetConfig+0x298>)
 8009538:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800953c:	08009561 	.word	0x08009561
 8009540:	080095a1 	.word	0x080095a1
 8009544:	08009569 	.word	0x08009569
 8009548:	080095a1 	.word	0x080095a1
 800954c:	0800956f 	.word	0x0800956f
 8009550:	080095a1 	.word	0x080095a1
 8009554:	080095a1 	.word	0x080095a1
 8009558:	080095a1 	.word	0x080095a1
 800955c:	08009577 	.word	0x08009577
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009560:	f7fd f912 	bl	8006788 <HAL_RCC_GetPCLK1Freq>
 8009564:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009566:	e021      	b.n	80095ac <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009568:	4b0c      	ldr	r3, [pc, #48]	@ (800959c <UART_SetConfig+0x2f8>)
 800956a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800956c:	e01e      	b.n	80095ac <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800956e:	f7fd f89d 	bl	80066ac <HAL_RCC_GetSysClockFreq>
 8009572:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009574:	e01a      	b.n	80095ac <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009576:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800957a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800957c:	e016      	b.n	80095ac <UART_SetConfig+0x308>
 800957e:	bf00      	nop
 8009580:	cfff69f3 	.word	0xcfff69f3
 8009584:	40008000 	.word	0x40008000
 8009588:	40013800 	.word	0x40013800
 800958c:	40021000 	.word	0x40021000
 8009590:	40004400 	.word	0x40004400
 8009594:	40004800 	.word	0x40004800
 8009598:	40004c00 	.word	0x40004c00
 800959c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80095a0:	2300      	movs	r3, #0
 80095a2:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80095a4:	2301      	movs	r3, #1
 80095a6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80095aa:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80095ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	f000 812a 	beq.w	8009808 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80095b4:	697b      	ldr	r3, [r7, #20]
 80095b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095b8:	4a9e      	ldr	r2, [pc, #632]	@ (8009834 <UART_SetConfig+0x590>)
 80095ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80095be:	461a      	mov	r2, r3
 80095c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095c2:	fbb3 f3f2 	udiv	r3, r3, r2
 80095c6:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80095c8:	697b      	ldr	r3, [r7, #20]
 80095ca:	685a      	ldr	r2, [r3, #4]
 80095cc:	4613      	mov	r3, r2
 80095ce:	005b      	lsls	r3, r3, #1
 80095d0:	4413      	add	r3, r2
 80095d2:	69ba      	ldr	r2, [r7, #24]
 80095d4:	429a      	cmp	r2, r3
 80095d6:	d305      	bcc.n	80095e4 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80095d8:	697b      	ldr	r3, [r7, #20]
 80095da:	685b      	ldr	r3, [r3, #4]
 80095dc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80095de:	69ba      	ldr	r2, [r7, #24]
 80095e0:	429a      	cmp	r2, r3
 80095e2:	d903      	bls.n	80095ec <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80095e4:	2301      	movs	r3, #1
 80095e6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80095ea:	e10d      	b.n	8009808 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80095ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095ee:	2200      	movs	r2, #0
 80095f0:	60bb      	str	r3, [r7, #8]
 80095f2:	60fa      	str	r2, [r7, #12]
 80095f4:	697b      	ldr	r3, [r7, #20]
 80095f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095f8:	4a8e      	ldr	r2, [pc, #568]	@ (8009834 <UART_SetConfig+0x590>)
 80095fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80095fe:	b29b      	uxth	r3, r3
 8009600:	2200      	movs	r2, #0
 8009602:	603b      	str	r3, [r7, #0]
 8009604:	607a      	str	r2, [r7, #4]
 8009606:	e9d7 2300 	ldrd	r2, r3, [r7]
 800960a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800960e:	f7f7 fb63 	bl	8000cd8 <__aeabi_uldivmod>
 8009612:	4602      	mov	r2, r0
 8009614:	460b      	mov	r3, r1
 8009616:	4610      	mov	r0, r2
 8009618:	4619      	mov	r1, r3
 800961a:	f04f 0200 	mov.w	r2, #0
 800961e:	f04f 0300 	mov.w	r3, #0
 8009622:	020b      	lsls	r3, r1, #8
 8009624:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009628:	0202      	lsls	r2, r0, #8
 800962a:	6979      	ldr	r1, [r7, #20]
 800962c:	6849      	ldr	r1, [r1, #4]
 800962e:	0849      	lsrs	r1, r1, #1
 8009630:	2000      	movs	r0, #0
 8009632:	460c      	mov	r4, r1
 8009634:	4605      	mov	r5, r0
 8009636:	eb12 0804 	adds.w	r8, r2, r4
 800963a:	eb43 0905 	adc.w	r9, r3, r5
 800963e:	697b      	ldr	r3, [r7, #20]
 8009640:	685b      	ldr	r3, [r3, #4]
 8009642:	2200      	movs	r2, #0
 8009644:	469a      	mov	sl, r3
 8009646:	4693      	mov	fp, r2
 8009648:	4652      	mov	r2, sl
 800964a:	465b      	mov	r3, fp
 800964c:	4640      	mov	r0, r8
 800964e:	4649      	mov	r1, r9
 8009650:	f7f7 fb42 	bl	8000cd8 <__aeabi_uldivmod>
 8009654:	4602      	mov	r2, r0
 8009656:	460b      	mov	r3, r1
 8009658:	4613      	mov	r3, r2
 800965a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800965c:	6a3b      	ldr	r3, [r7, #32]
 800965e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009662:	d308      	bcc.n	8009676 <UART_SetConfig+0x3d2>
 8009664:	6a3b      	ldr	r3, [r7, #32]
 8009666:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800966a:	d204      	bcs.n	8009676 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800966c:	697b      	ldr	r3, [r7, #20]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	6a3a      	ldr	r2, [r7, #32]
 8009672:	60da      	str	r2, [r3, #12]
 8009674:	e0c8      	b.n	8009808 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8009676:	2301      	movs	r3, #1
 8009678:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800967c:	e0c4      	b.n	8009808 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800967e:	697b      	ldr	r3, [r7, #20]
 8009680:	69db      	ldr	r3, [r3, #28]
 8009682:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009686:	d167      	bne.n	8009758 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8009688:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800968c:	2b08      	cmp	r3, #8
 800968e:	d828      	bhi.n	80096e2 <UART_SetConfig+0x43e>
 8009690:	a201      	add	r2, pc, #4	@ (adr r2, 8009698 <UART_SetConfig+0x3f4>)
 8009692:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009696:	bf00      	nop
 8009698:	080096bd 	.word	0x080096bd
 800969c:	080096c5 	.word	0x080096c5
 80096a0:	080096cd 	.word	0x080096cd
 80096a4:	080096e3 	.word	0x080096e3
 80096a8:	080096d3 	.word	0x080096d3
 80096ac:	080096e3 	.word	0x080096e3
 80096b0:	080096e3 	.word	0x080096e3
 80096b4:	080096e3 	.word	0x080096e3
 80096b8:	080096db 	.word	0x080096db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80096bc:	f7fd f864 	bl	8006788 <HAL_RCC_GetPCLK1Freq>
 80096c0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80096c2:	e014      	b.n	80096ee <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80096c4:	f7fd f876 	bl	80067b4 <HAL_RCC_GetPCLK2Freq>
 80096c8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80096ca:	e010      	b.n	80096ee <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80096cc:	4b5a      	ldr	r3, [pc, #360]	@ (8009838 <UART_SetConfig+0x594>)
 80096ce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80096d0:	e00d      	b.n	80096ee <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80096d2:	f7fc ffeb 	bl	80066ac <HAL_RCC_GetSysClockFreq>
 80096d6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80096d8:	e009      	b.n	80096ee <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80096da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80096de:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80096e0:	e005      	b.n	80096ee <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80096e2:	2300      	movs	r3, #0
 80096e4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80096e6:	2301      	movs	r3, #1
 80096e8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80096ec:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80096ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	f000 8089 	beq.w	8009808 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80096f6:	697b      	ldr	r3, [r7, #20]
 80096f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096fa:	4a4e      	ldr	r2, [pc, #312]	@ (8009834 <UART_SetConfig+0x590>)
 80096fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009700:	461a      	mov	r2, r3
 8009702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009704:	fbb3 f3f2 	udiv	r3, r3, r2
 8009708:	005a      	lsls	r2, r3, #1
 800970a:	697b      	ldr	r3, [r7, #20]
 800970c:	685b      	ldr	r3, [r3, #4]
 800970e:	085b      	lsrs	r3, r3, #1
 8009710:	441a      	add	r2, r3
 8009712:	697b      	ldr	r3, [r7, #20]
 8009714:	685b      	ldr	r3, [r3, #4]
 8009716:	fbb2 f3f3 	udiv	r3, r2, r3
 800971a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800971c:	6a3b      	ldr	r3, [r7, #32]
 800971e:	2b0f      	cmp	r3, #15
 8009720:	d916      	bls.n	8009750 <UART_SetConfig+0x4ac>
 8009722:	6a3b      	ldr	r3, [r7, #32]
 8009724:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009728:	d212      	bcs.n	8009750 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800972a:	6a3b      	ldr	r3, [r7, #32]
 800972c:	b29b      	uxth	r3, r3
 800972e:	f023 030f 	bic.w	r3, r3, #15
 8009732:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009734:	6a3b      	ldr	r3, [r7, #32]
 8009736:	085b      	lsrs	r3, r3, #1
 8009738:	b29b      	uxth	r3, r3
 800973a:	f003 0307 	and.w	r3, r3, #7
 800973e:	b29a      	uxth	r2, r3
 8009740:	8bfb      	ldrh	r3, [r7, #30]
 8009742:	4313      	orrs	r3, r2
 8009744:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009746:	697b      	ldr	r3, [r7, #20]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	8bfa      	ldrh	r2, [r7, #30]
 800974c:	60da      	str	r2, [r3, #12]
 800974e:	e05b      	b.n	8009808 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8009750:	2301      	movs	r3, #1
 8009752:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009756:	e057      	b.n	8009808 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009758:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800975c:	2b08      	cmp	r3, #8
 800975e:	d828      	bhi.n	80097b2 <UART_SetConfig+0x50e>
 8009760:	a201      	add	r2, pc, #4	@ (adr r2, 8009768 <UART_SetConfig+0x4c4>)
 8009762:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009766:	bf00      	nop
 8009768:	0800978d 	.word	0x0800978d
 800976c:	08009795 	.word	0x08009795
 8009770:	0800979d 	.word	0x0800979d
 8009774:	080097b3 	.word	0x080097b3
 8009778:	080097a3 	.word	0x080097a3
 800977c:	080097b3 	.word	0x080097b3
 8009780:	080097b3 	.word	0x080097b3
 8009784:	080097b3 	.word	0x080097b3
 8009788:	080097ab 	.word	0x080097ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800978c:	f7fc fffc 	bl	8006788 <HAL_RCC_GetPCLK1Freq>
 8009790:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009792:	e014      	b.n	80097be <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009794:	f7fd f80e 	bl	80067b4 <HAL_RCC_GetPCLK2Freq>
 8009798:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800979a:	e010      	b.n	80097be <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800979c:	4b26      	ldr	r3, [pc, #152]	@ (8009838 <UART_SetConfig+0x594>)
 800979e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80097a0:	e00d      	b.n	80097be <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80097a2:	f7fc ff83 	bl	80066ac <HAL_RCC_GetSysClockFreq>
 80097a6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80097a8:	e009      	b.n	80097be <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80097aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80097ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80097b0:	e005      	b.n	80097be <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80097b2:	2300      	movs	r3, #0
 80097b4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80097b6:	2301      	movs	r3, #1
 80097b8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80097bc:	bf00      	nop
    }

    if (pclk != 0U)
 80097be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d021      	beq.n	8009808 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80097c4:	697b      	ldr	r3, [r7, #20]
 80097c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097c8:	4a1a      	ldr	r2, [pc, #104]	@ (8009834 <UART_SetConfig+0x590>)
 80097ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80097ce:	461a      	mov	r2, r3
 80097d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097d2:	fbb3 f2f2 	udiv	r2, r3, r2
 80097d6:	697b      	ldr	r3, [r7, #20]
 80097d8:	685b      	ldr	r3, [r3, #4]
 80097da:	085b      	lsrs	r3, r3, #1
 80097dc:	441a      	add	r2, r3
 80097de:	697b      	ldr	r3, [r7, #20]
 80097e0:	685b      	ldr	r3, [r3, #4]
 80097e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80097e6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80097e8:	6a3b      	ldr	r3, [r7, #32]
 80097ea:	2b0f      	cmp	r3, #15
 80097ec:	d909      	bls.n	8009802 <UART_SetConfig+0x55e>
 80097ee:	6a3b      	ldr	r3, [r7, #32]
 80097f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80097f4:	d205      	bcs.n	8009802 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80097f6:	6a3b      	ldr	r3, [r7, #32]
 80097f8:	b29a      	uxth	r2, r3
 80097fa:	697b      	ldr	r3, [r7, #20]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	60da      	str	r2, [r3, #12]
 8009800:	e002      	b.n	8009808 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8009802:	2301      	movs	r3, #1
 8009804:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009808:	697b      	ldr	r3, [r7, #20]
 800980a:	2201      	movs	r2, #1
 800980c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009810:	697b      	ldr	r3, [r7, #20]
 8009812:	2201      	movs	r2, #1
 8009814:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009818:	697b      	ldr	r3, [r7, #20]
 800981a:	2200      	movs	r2, #0
 800981c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800981e:	697b      	ldr	r3, [r7, #20]
 8009820:	2200      	movs	r2, #0
 8009822:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009824:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009828:	4618      	mov	r0, r3
 800982a:	3730      	adds	r7, #48	@ 0x30
 800982c:	46bd      	mov	sp, r7
 800982e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009832:	bf00      	nop
 8009834:	08012c88 	.word	0x08012c88
 8009838:	00f42400 	.word	0x00f42400

0800983c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800983c:	b480      	push	{r7}
 800983e:	b083      	sub	sp, #12
 8009840:	af00      	add	r7, sp, #0
 8009842:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009848:	f003 0308 	and.w	r3, r3, #8
 800984c:	2b00      	cmp	r3, #0
 800984e:	d00a      	beq.n	8009866 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	685b      	ldr	r3, [r3, #4]
 8009856:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	430a      	orrs	r2, r1
 8009864:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800986a:	f003 0301 	and.w	r3, r3, #1
 800986e:	2b00      	cmp	r3, #0
 8009870:	d00a      	beq.n	8009888 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	685b      	ldr	r3, [r3, #4]
 8009878:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	430a      	orrs	r2, r1
 8009886:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800988c:	f003 0302 	and.w	r3, r3, #2
 8009890:	2b00      	cmp	r3, #0
 8009892:	d00a      	beq.n	80098aa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	685b      	ldr	r3, [r3, #4]
 800989a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	430a      	orrs	r2, r1
 80098a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098ae:	f003 0304 	and.w	r3, r3, #4
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d00a      	beq.n	80098cc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	685b      	ldr	r3, [r3, #4]
 80098bc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	430a      	orrs	r2, r1
 80098ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098d0:	f003 0310 	and.w	r3, r3, #16
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d00a      	beq.n	80098ee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	689b      	ldr	r3, [r3, #8]
 80098de:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	430a      	orrs	r2, r1
 80098ec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098f2:	f003 0320 	and.w	r3, r3, #32
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d00a      	beq.n	8009910 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	689b      	ldr	r3, [r3, #8]
 8009900:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	430a      	orrs	r2, r1
 800990e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009914:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009918:	2b00      	cmp	r3, #0
 800991a:	d01a      	beq.n	8009952 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	685b      	ldr	r3, [r3, #4]
 8009922:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	430a      	orrs	r2, r1
 8009930:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009936:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800993a:	d10a      	bne.n	8009952 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	685b      	ldr	r3, [r3, #4]
 8009942:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	430a      	orrs	r2, r1
 8009950:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009956:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800995a:	2b00      	cmp	r3, #0
 800995c:	d00a      	beq.n	8009974 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	685b      	ldr	r3, [r3, #4]
 8009964:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	430a      	orrs	r2, r1
 8009972:	605a      	str	r2, [r3, #4]
  }
}
 8009974:	bf00      	nop
 8009976:	370c      	adds	r7, #12
 8009978:	46bd      	mov	sp, r7
 800997a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800997e:	4770      	bx	lr

08009980 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009980:	b580      	push	{r7, lr}
 8009982:	b098      	sub	sp, #96	@ 0x60
 8009984:	af02      	add	r7, sp, #8
 8009986:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	2200      	movs	r2, #0
 800998c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009990:	f7f8 fd7a 	bl	8002488 <HAL_GetTick>
 8009994:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	f003 0308 	and.w	r3, r3, #8
 80099a0:	2b08      	cmp	r3, #8
 80099a2:	d12f      	bne.n	8009a04 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80099a4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80099a8:	9300      	str	r3, [sp, #0]
 80099aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80099ac:	2200      	movs	r2, #0
 80099ae:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80099b2:	6878      	ldr	r0, [r7, #4]
 80099b4:	f000 f88e 	bl	8009ad4 <UART_WaitOnFlagUntilTimeout>
 80099b8:	4603      	mov	r3, r0
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d022      	beq.n	8009a04 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099c6:	e853 3f00 	ldrex	r3, [r3]
 80099ca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80099cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80099d2:	653b      	str	r3, [r7, #80]	@ 0x50
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	461a      	mov	r2, r3
 80099da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80099dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80099de:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099e0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80099e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80099e4:	e841 2300 	strex	r3, r2, [r1]
 80099e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80099ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d1e6      	bne.n	80099be <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	2220      	movs	r2, #32
 80099f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	2200      	movs	r2, #0
 80099fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009a00:	2303      	movs	r3, #3
 8009a02:	e063      	b.n	8009acc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	f003 0304 	and.w	r3, r3, #4
 8009a0e:	2b04      	cmp	r3, #4
 8009a10:	d149      	bne.n	8009aa6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009a12:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009a16:	9300      	str	r3, [sp, #0]
 8009a18:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009a1a:	2200      	movs	r2, #0
 8009a1c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009a20:	6878      	ldr	r0, [r7, #4]
 8009a22:	f000 f857 	bl	8009ad4 <UART_WaitOnFlagUntilTimeout>
 8009a26:	4603      	mov	r3, r0
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d03c      	beq.n	8009aa6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a34:	e853 3f00 	ldrex	r3, [r3]
 8009a38:	623b      	str	r3, [r7, #32]
   return(result);
 8009a3a:	6a3b      	ldr	r3, [r7, #32]
 8009a3c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009a40:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	461a      	mov	r2, r3
 8009a48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a4a:	633b      	str	r3, [r7, #48]	@ 0x30
 8009a4c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a4e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009a50:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a52:	e841 2300 	strex	r3, r2, [r1]
 8009a56:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009a58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d1e6      	bne.n	8009a2c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	3308      	adds	r3, #8
 8009a64:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a66:	693b      	ldr	r3, [r7, #16]
 8009a68:	e853 3f00 	ldrex	r3, [r3]
 8009a6c:	60fb      	str	r3, [r7, #12]
   return(result);
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	f023 0301 	bic.w	r3, r3, #1
 8009a74:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	3308      	adds	r3, #8
 8009a7c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009a7e:	61fa      	str	r2, [r7, #28]
 8009a80:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a82:	69b9      	ldr	r1, [r7, #24]
 8009a84:	69fa      	ldr	r2, [r7, #28]
 8009a86:	e841 2300 	strex	r3, r2, [r1]
 8009a8a:	617b      	str	r3, [r7, #20]
   return(result);
 8009a8c:	697b      	ldr	r3, [r7, #20]
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d1e5      	bne.n	8009a5e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	2220      	movs	r2, #32
 8009a96:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	2200      	movs	r2, #0
 8009a9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009aa2:	2303      	movs	r3, #3
 8009aa4:	e012      	b.n	8009acc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	2220      	movs	r2, #32
 8009aaa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	2220      	movs	r2, #32
 8009ab2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	2200      	movs	r2, #0
 8009aba:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	2200      	movs	r2, #0
 8009ac0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	2200      	movs	r2, #0
 8009ac6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009aca:	2300      	movs	r3, #0
}
 8009acc:	4618      	mov	r0, r3
 8009ace:	3758      	adds	r7, #88	@ 0x58
 8009ad0:	46bd      	mov	sp, r7
 8009ad2:	bd80      	pop	{r7, pc}

08009ad4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009ad4:	b580      	push	{r7, lr}
 8009ad6:	b084      	sub	sp, #16
 8009ad8:	af00      	add	r7, sp, #0
 8009ada:	60f8      	str	r0, [r7, #12]
 8009adc:	60b9      	str	r1, [r7, #8]
 8009ade:	603b      	str	r3, [r7, #0]
 8009ae0:	4613      	mov	r3, r2
 8009ae2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009ae4:	e04f      	b.n	8009b86 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009ae6:	69bb      	ldr	r3, [r7, #24]
 8009ae8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009aec:	d04b      	beq.n	8009b86 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009aee:	f7f8 fccb 	bl	8002488 <HAL_GetTick>
 8009af2:	4602      	mov	r2, r0
 8009af4:	683b      	ldr	r3, [r7, #0]
 8009af6:	1ad3      	subs	r3, r2, r3
 8009af8:	69ba      	ldr	r2, [r7, #24]
 8009afa:	429a      	cmp	r2, r3
 8009afc:	d302      	bcc.n	8009b04 <UART_WaitOnFlagUntilTimeout+0x30>
 8009afe:	69bb      	ldr	r3, [r7, #24]
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d101      	bne.n	8009b08 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009b04:	2303      	movs	r3, #3
 8009b06:	e04e      	b.n	8009ba6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	f003 0304 	and.w	r3, r3, #4
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d037      	beq.n	8009b86 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009b16:	68bb      	ldr	r3, [r7, #8]
 8009b18:	2b80      	cmp	r3, #128	@ 0x80
 8009b1a:	d034      	beq.n	8009b86 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009b1c:	68bb      	ldr	r3, [r7, #8]
 8009b1e:	2b40      	cmp	r3, #64	@ 0x40
 8009b20:	d031      	beq.n	8009b86 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	69db      	ldr	r3, [r3, #28]
 8009b28:	f003 0308 	and.w	r3, r3, #8
 8009b2c:	2b08      	cmp	r3, #8
 8009b2e:	d110      	bne.n	8009b52 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	2208      	movs	r2, #8
 8009b36:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009b38:	68f8      	ldr	r0, [r7, #12]
 8009b3a:	f000 f920 	bl	8009d7e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	2208      	movs	r2, #8
 8009b42:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	2200      	movs	r2, #0
 8009b4a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009b4e:	2301      	movs	r3, #1
 8009b50:	e029      	b.n	8009ba6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	69db      	ldr	r3, [r3, #28]
 8009b58:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009b5c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009b60:	d111      	bne.n	8009b86 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009b6a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009b6c:	68f8      	ldr	r0, [r7, #12]
 8009b6e:	f000 f906 	bl	8009d7e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	2220      	movs	r2, #32
 8009b76:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	2200      	movs	r2, #0
 8009b7e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009b82:	2303      	movs	r3, #3
 8009b84:	e00f      	b.n	8009ba6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	69da      	ldr	r2, [r3, #28]
 8009b8c:	68bb      	ldr	r3, [r7, #8]
 8009b8e:	4013      	ands	r3, r2
 8009b90:	68ba      	ldr	r2, [r7, #8]
 8009b92:	429a      	cmp	r2, r3
 8009b94:	bf0c      	ite	eq
 8009b96:	2301      	moveq	r3, #1
 8009b98:	2300      	movne	r3, #0
 8009b9a:	b2db      	uxtb	r3, r3
 8009b9c:	461a      	mov	r2, r3
 8009b9e:	79fb      	ldrb	r3, [r7, #7]
 8009ba0:	429a      	cmp	r2, r3
 8009ba2:	d0a0      	beq.n	8009ae6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009ba4:	2300      	movs	r3, #0
}
 8009ba6:	4618      	mov	r0, r3
 8009ba8:	3710      	adds	r7, #16
 8009baa:	46bd      	mov	sp, r7
 8009bac:	bd80      	pop	{r7, pc}
	...

08009bb0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009bb0:	b580      	push	{r7, lr}
 8009bb2:	b096      	sub	sp, #88	@ 0x58
 8009bb4:	af00      	add	r7, sp, #0
 8009bb6:	60f8      	str	r0, [r7, #12]
 8009bb8:	60b9      	str	r1, [r7, #8]
 8009bba:	4613      	mov	r3, r2
 8009bbc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	68ba      	ldr	r2, [r7, #8]
 8009bc2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	88fa      	ldrh	r2, [r7, #6]
 8009bc8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	2200      	movs	r2, #0
 8009bd0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	2222      	movs	r2, #34	@ 0x22
 8009bd8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d02d      	beq.n	8009c42 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009bec:	4a40      	ldr	r2, [pc, #256]	@ (8009cf0 <UART_Start_Receive_DMA+0x140>)
 8009bee:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009bf6:	4a3f      	ldr	r2, [pc, #252]	@ (8009cf4 <UART_Start_Receive_DMA+0x144>)
 8009bf8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009c00:	4a3d      	ldr	r2, [pc, #244]	@ (8009cf8 <UART_Start_Receive_DMA+0x148>)
 8009c02:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009c0a:	2200      	movs	r2, #0
 8009c0c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	3324      	adds	r3, #36	@ 0x24
 8009c1a:	4619      	mov	r1, r3
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009c20:	461a      	mov	r2, r3
 8009c22:	88fb      	ldrh	r3, [r7, #6]
 8009c24:	f7fb fc1c 	bl	8005460 <HAL_DMA_Start_IT>
 8009c28:	4603      	mov	r3, r0
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d009      	beq.n	8009c42 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	2210      	movs	r2, #16
 8009c32:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	2220      	movs	r2, #32
 8009c3a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8009c3e:	2301      	movs	r3, #1
 8009c40:	e051      	b.n	8009ce6 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	691b      	ldr	r3, [r3, #16]
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d018      	beq.n	8009c7c <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c52:	e853 3f00 	ldrex	r3, [r3]
 8009c56:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009c58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c5a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009c5e:	657b      	str	r3, [r7, #84]	@ 0x54
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	461a      	mov	r2, r3
 8009c66:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009c68:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c6a:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c6c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009c6e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009c70:	e841 2300 	strex	r3, r2, [r1]
 8009c74:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8009c76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d1e6      	bne.n	8009c4a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	3308      	adds	r3, #8
 8009c82:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c86:	e853 3f00 	ldrex	r3, [r3]
 8009c8a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009c8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c8e:	f043 0301 	orr.w	r3, r3, #1
 8009c92:	653b      	str	r3, [r7, #80]	@ 0x50
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	3308      	adds	r3, #8
 8009c9a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009c9c:	637a      	str	r2, [r7, #52]	@ 0x34
 8009c9e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ca0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009ca2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009ca4:	e841 2300 	strex	r3, r2, [r1]
 8009ca8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009caa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d1e5      	bne.n	8009c7c <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	3308      	adds	r3, #8
 8009cb6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cb8:	697b      	ldr	r3, [r7, #20]
 8009cba:	e853 3f00 	ldrex	r3, [r3]
 8009cbe:	613b      	str	r3, [r7, #16]
   return(result);
 8009cc0:	693b      	ldr	r3, [r7, #16]
 8009cc2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009cc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	3308      	adds	r3, #8
 8009cce:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009cd0:	623a      	str	r2, [r7, #32]
 8009cd2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cd4:	69f9      	ldr	r1, [r7, #28]
 8009cd6:	6a3a      	ldr	r2, [r7, #32]
 8009cd8:	e841 2300 	strex	r3, r2, [r1]
 8009cdc:	61bb      	str	r3, [r7, #24]
   return(result);
 8009cde:	69bb      	ldr	r3, [r7, #24]
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d1e5      	bne.n	8009cb0 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8009ce4:	2300      	movs	r3, #0
}
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	3758      	adds	r7, #88	@ 0x58
 8009cea:	46bd      	mov	sp, r7
 8009cec:	bd80      	pop	{r7, pc}
 8009cee:	bf00      	nop
 8009cf0:	08009f01 	.word	0x08009f01
 8009cf4:	0800a02d 	.word	0x0800a02d
 8009cf8:	0800a06b 	.word	0x0800a06b

08009cfc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009cfc:	b480      	push	{r7}
 8009cfe:	b08f      	sub	sp, #60	@ 0x3c
 8009d00:	af00      	add	r7, sp, #0
 8009d02:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d0a:	6a3b      	ldr	r3, [r7, #32]
 8009d0c:	e853 3f00 	ldrex	r3, [r3]
 8009d10:	61fb      	str	r3, [r7, #28]
   return(result);
 8009d12:	69fb      	ldr	r3, [r7, #28]
 8009d14:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009d18:	637b      	str	r3, [r7, #52]	@ 0x34
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	461a      	mov	r2, r3
 8009d20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d22:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009d24:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d26:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009d28:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009d2a:	e841 2300 	strex	r3, r2, [r1]
 8009d2e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d1e6      	bne.n	8009d04 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	3308      	adds	r3, #8
 8009d3c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	e853 3f00 	ldrex	r3, [r3]
 8009d44:	60bb      	str	r3, [r7, #8]
   return(result);
 8009d46:	68bb      	ldr	r3, [r7, #8]
 8009d48:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8009d4c:	633b      	str	r3, [r7, #48]	@ 0x30
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	3308      	adds	r3, #8
 8009d54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d56:	61ba      	str	r2, [r7, #24]
 8009d58:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d5a:	6979      	ldr	r1, [r7, #20]
 8009d5c:	69ba      	ldr	r2, [r7, #24]
 8009d5e:	e841 2300 	strex	r3, r2, [r1]
 8009d62:	613b      	str	r3, [r7, #16]
   return(result);
 8009d64:	693b      	ldr	r3, [r7, #16]
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d1e5      	bne.n	8009d36 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	2220      	movs	r2, #32
 8009d6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8009d72:	bf00      	nop
 8009d74:	373c      	adds	r7, #60	@ 0x3c
 8009d76:	46bd      	mov	sp, r7
 8009d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d7c:	4770      	bx	lr

08009d7e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009d7e:	b480      	push	{r7}
 8009d80:	b095      	sub	sp, #84	@ 0x54
 8009d82:	af00      	add	r7, sp, #0
 8009d84:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d8e:	e853 3f00 	ldrex	r3, [r3]
 8009d92:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009d94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d96:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009d9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	461a      	mov	r2, r3
 8009da2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009da4:	643b      	str	r3, [r7, #64]	@ 0x40
 8009da6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009da8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009daa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009dac:	e841 2300 	strex	r3, r2, [r1]
 8009db0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009db2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d1e6      	bne.n	8009d86 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	3308      	adds	r3, #8
 8009dbe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dc0:	6a3b      	ldr	r3, [r7, #32]
 8009dc2:	e853 3f00 	ldrex	r3, [r3]
 8009dc6:	61fb      	str	r3, [r7, #28]
   return(result);
 8009dc8:	69fb      	ldr	r3, [r7, #28]
 8009dca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009dce:	f023 0301 	bic.w	r3, r3, #1
 8009dd2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	3308      	adds	r3, #8
 8009dda:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009ddc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009dde:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009de0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009de2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009de4:	e841 2300 	strex	r3, r2, [r1]
 8009de8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d1e3      	bne.n	8009db8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009df4:	2b01      	cmp	r3, #1
 8009df6:	d118      	bne.n	8009e2a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	e853 3f00 	ldrex	r3, [r3]
 8009e04:	60bb      	str	r3, [r7, #8]
   return(result);
 8009e06:	68bb      	ldr	r3, [r7, #8]
 8009e08:	f023 0310 	bic.w	r3, r3, #16
 8009e0c:	647b      	str	r3, [r7, #68]	@ 0x44
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	461a      	mov	r2, r3
 8009e14:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009e16:	61bb      	str	r3, [r7, #24]
 8009e18:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e1a:	6979      	ldr	r1, [r7, #20]
 8009e1c:	69ba      	ldr	r2, [r7, #24]
 8009e1e:	e841 2300 	strex	r3, r2, [r1]
 8009e22:	613b      	str	r3, [r7, #16]
   return(result);
 8009e24:	693b      	ldr	r3, [r7, #16]
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d1e6      	bne.n	8009df8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	2220      	movs	r2, #32
 8009e2e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	2200      	movs	r2, #0
 8009e36:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	2200      	movs	r2, #0
 8009e3c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009e3e:	bf00      	nop
 8009e40:	3754      	adds	r7, #84	@ 0x54
 8009e42:	46bd      	mov	sp, r7
 8009e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e48:	4770      	bx	lr

08009e4a <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009e4a:	b580      	push	{r7, lr}
 8009e4c:	b090      	sub	sp, #64	@ 0x40
 8009e4e:	af00      	add	r7, sp, #0
 8009e50:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e56:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	f003 0320 	and.w	r3, r3, #32
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d137      	bne.n	8009ed6 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8009e66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e68:	2200      	movs	r2, #0
 8009e6a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009e6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	3308      	adds	r3, #8
 8009e74:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e78:	e853 3f00 	ldrex	r3, [r3]
 8009e7c:	623b      	str	r3, [r7, #32]
   return(result);
 8009e7e:	6a3b      	ldr	r3, [r7, #32]
 8009e80:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009e84:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009e86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	3308      	adds	r3, #8
 8009e8c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009e8e:	633a      	str	r2, [r7, #48]	@ 0x30
 8009e90:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e92:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009e94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009e96:	e841 2300 	strex	r3, r2, [r1]
 8009e9a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009e9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d1e5      	bne.n	8009e6e <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009ea2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ea8:	693b      	ldr	r3, [r7, #16]
 8009eaa:	e853 3f00 	ldrex	r3, [r3]
 8009eae:	60fb      	str	r3, [r7, #12]
   return(result);
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009eb6:	637b      	str	r3, [r7, #52]	@ 0x34
 8009eb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	461a      	mov	r2, r3
 8009ebe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ec0:	61fb      	str	r3, [r7, #28]
 8009ec2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ec4:	69b9      	ldr	r1, [r7, #24]
 8009ec6:	69fa      	ldr	r2, [r7, #28]
 8009ec8:	e841 2300 	strex	r3, r2, [r1]
 8009ecc:	617b      	str	r3, [r7, #20]
   return(result);
 8009ece:	697b      	ldr	r3, [r7, #20]
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d1e6      	bne.n	8009ea2 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009ed4:	e002      	b.n	8009edc <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8009ed6:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8009ed8:	f7ff f99c 	bl	8009214 <HAL_UART_TxCpltCallback>
}
 8009edc:	bf00      	nop
 8009ede:	3740      	adds	r7, #64	@ 0x40
 8009ee0:	46bd      	mov	sp, r7
 8009ee2:	bd80      	pop	{r7, pc}

08009ee4 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009ee4:	b580      	push	{r7, lr}
 8009ee6:	b084      	sub	sp, #16
 8009ee8:	af00      	add	r7, sp, #0
 8009eea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ef0:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009ef2:	68f8      	ldr	r0, [r7, #12]
 8009ef4:	f7ff f998 	bl	8009228 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009ef8:	bf00      	nop
 8009efa:	3710      	adds	r7, #16
 8009efc:	46bd      	mov	sp, r7
 8009efe:	bd80      	pop	{r7, pc}

08009f00 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009f00:	b580      	push	{r7, lr}
 8009f02:	b09c      	sub	sp, #112	@ 0x70
 8009f04:	af00      	add	r7, sp, #0
 8009f06:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f0c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	f003 0320 	and.w	r3, r3, #32
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d171      	bne.n	800a000 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8009f1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009f1e:	2200      	movs	r2, #0
 8009f20:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009f24:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f2a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009f2c:	e853 3f00 	ldrex	r3, [r3]
 8009f30:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009f32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009f34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009f38:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009f3a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	461a      	mov	r2, r3
 8009f40:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009f42:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009f44:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f46:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009f48:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009f4a:	e841 2300 	strex	r3, r2, [r1]
 8009f4e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009f50:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d1e6      	bne.n	8009f24 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f56:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	3308      	adds	r3, #8
 8009f5c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f60:	e853 3f00 	ldrex	r3, [r3]
 8009f64:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009f66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f68:	f023 0301 	bic.w	r3, r3, #1
 8009f6c:	667b      	str	r3, [r7, #100]	@ 0x64
 8009f6e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	3308      	adds	r3, #8
 8009f74:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009f76:	647a      	str	r2, [r7, #68]	@ 0x44
 8009f78:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f7a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009f7c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009f7e:	e841 2300 	strex	r3, r2, [r1]
 8009f82:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009f84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d1e5      	bne.n	8009f56 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009f8a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	3308      	adds	r3, #8
 8009f90:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f94:	e853 3f00 	ldrex	r3, [r3]
 8009f98:	623b      	str	r3, [r7, #32]
   return(result);
 8009f9a:	6a3b      	ldr	r3, [r7, #32]
 8009f9c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009fa0:	663b      	str	r3, [r7, #96]	@ 0x60
 8009fa2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	3308      	adds	r3, #8
 8009fa8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009faa:	633a      	str	r2, [r7, #48]	@ 0x30
 8009fac:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009fb0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009fb2:	e841 2300 	strex	r3, r2, [r1]
 8009fb6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009fb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d1e5      	bne.n	8009f8a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009fbe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009fc0:	2220      	movs	r2, #32
 8009fc2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009fc6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009fc8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009fca:	2b01      	cmp	r3, #1
 8009fcc:	d118      	bne.n	800a000 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009fce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fd4:	693b      	ldr	r3, [r7, #16]
 8009fd6:	e853 3f00 	ldrex	r3, [r3]
 8009fda:	60fb      	str	r3, [r7, #12]
   return(result);
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	f023 0310 	bic.w	r3, r3, #16
 8009fe2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009fe4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	461a      	mov	r2, r3
 8009fea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009fec:	61fb      	str	r3, [r7, #28]
 8009fee:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ff0:	69b9      	ldr	r1, [r7, #24]
 8009ff2:	69fa      	ldr	r2, [r7, #28]
 8009ff4:	e841 2300 	strex	r3, r2, [r1]
 8009ff8:	617b      	str	r3, [r7, #20]
   return(result);
 8009ffa:	697b      	ldr	r3, [r7, #20]
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d1e6      	bne.n	8009fce <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a000:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a002:	2200      	movs	r2, #0
 800a004:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a006:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a008:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a00a:	2b01      	cmp	r3, #1
 800a00c:	d107      	bne.n	800a01e <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a00e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a010:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a014:	4619      	mov	r1, r3
 800a016:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800a018:	f001 fea2 	bl	800bd60 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a01c:	e002      	b.n	800a024 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800a01e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800a020:	f7ff f90c 	bl	800923c <HAL_UART_RxCpltCallback>
}
 800a024:	bf00      	nop
 800a026:	3770      	adds	r7, #112	@ 0x70
 800a028:	46bd      	mov	sp, r7
 800a02a:	bd80      	pop	{r7, pc}

0800a02c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a02c:	b580      	push	{r7, lr}
 800a02e:	b084      	sub	sp, #16
 800a030:	af00      	add	r7, sp, #0
 800a032:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a038:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	2201      	movs	r2, #1
 800a03e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a044:	2b01      	cmp	r3, #1
 800a046:	d109      	bne.n	800a05c <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a04e:	085b      	lsrs	r3, r3, #1
 800a050:	b29b      	uxth	r3, r3
 800a052:	4619      	mov	r1, r3
 800a054:	68f8      	ldr	r0, [r7, #12]
 800a056:	f001 fe83 	bl	800bd60 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a05a:	e002      	b.n	800a062 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800a05c:	68f8      	ldr	r0, [r7, #12]
 800a05e:	f7ff f8f7 	bl	8009250 <HAL_UART_RxHalfCpltCallback>
}
 800a062:	bf00      	nop
 800a064:	3710      	adds	r7, #16
 800a066:	46bd      	mov	sp, r7
 800a068:	bd80      	pop	{r7, pc}

0800a06a <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a06a:	b580      	push	{r7, lr}
 800a06c:	b086      	sub	sp, #24
 800a06e:	af00      	add	r7, sp, #0
 800a070:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a076:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800a078:	697b      	ldr	r3, [r7, #20]
 800a07a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a07e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800a080:	697b      	ldr	r3, [r7, #20]
 800a082:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a086:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800a088:	697b      	ldr	r3, [r7, #20]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	689b      	ldr	r3, [r3, #8]
 800a08e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a092:	2b80      	cmp	r3, #128	@ 0x80
 800a094:	d109      	bne.n	800a0aa <UART_DMAError+0x40>
 800a096:	693b      	ldr	r3, [r7, #16]
 800a098:	2b21      	cmp	r3, #33	@ 0x21
 800a09a:	d106      	bne.n	800a0aa <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800a09c:	697b      	ldr	r3, [r7, #20]
 800a09e:	2200      	movs	r2, #0
 800a0a0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800a0a4:	6978      	ldr	r0, [r7, #20]
 800a0a6:	f7ff fe29 	bl	8009cfc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800a0aa:	697b      	ldr	r3, [r7, #20]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	689b      	ldr	r3, [r3, #8]
 800a0b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a0b4:	2b40      	cmp	r3, #64	@ 0x40
 800a0b6:	d109      	bne.n	800a0cc <UART_DMAError+0x62>
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	2b22      	cmp	r3, #34	@ 0x22
 800a0bc:	d106      	bne.n	800a0cc <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800a0be:	697b      	ldr	r3, [r7, #20]
 800a0c0:	2200      	movs	r2, #0
 800a0c2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800a0c6:	6978      	ldr	r0, [r7, #20]
 800a0c8:	f7ff fe59 	bl	8009d7e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a0cc:	697b      	ldr	r3, [r7, #20]
 800a0ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a0d2:	f043 0210 	orr.w	r2, r3, #16
 800a0d6:	697b      	ldr	r3, [r7, #20]
 800a0d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a0dc:	6978      	ldr	r0, [r7, #20]
 800a0de:	f7ff f8c1 	bl	8009264 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a0e2:	bf00      	nop
 800a0e4:	3718      	adds	r7, #24
 800a0e6:	46bd      	mov	sp, r7
 800a0e8:	bd80      	pop	{r7, pc}

0800a0ea <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a0ea:	b580      	push	{r7, lr}
 800a0ec:	b084      	sub	sp, #16
 800a0ee:	af00      	add	r7, sp, #0
 800a0f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0f6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	2200      	movs	r2, #0
 800a0fc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	2200      	movs	r2, #0
 800a104:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a108:	68f8      	ldr	r0, [r7, #12]
 800a10a:	f7ff f8ab 	bl	8009264 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a10e:	bf00      	nop
 800a110:	3710      	adds	r7, #16
 800a112:	46bd      	mov	sp, r7
 800a114:	bd80      	pop	{r7, pc}

0800a116 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a116:	b580      	push	{r7, lr}
 800a118:	b088      	sub	sp, #32
 800a11a:	af00      	add	r7, sp, #0
 800a11c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	e853 3f00 	ldrex	r3, [r3]
 800a12a:	60bb      	str	r3, [r7, #8]
   return(result);
 800a12c:	68bb      	ldr	r3, [r7, #8]
 800a12e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a132:	61fb      	str	r3, [r7, #28]
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	461a      	mov	r2, r3
 800a13a:	69fb      	ldr	r3, [r7, #28]
 800a13c:	61bb      	str	r3, [r7, #24]
 800a13e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a140:	6979      	ldr	r1, [r7, #20]
 800a142:	69ba      	ldr	r2, [r7, #24]
 800a144:	e841 2300 	strex	r3, r2, [r1]
 800a148:	613b      	str	r3, [r7, #16]
   return(result);
 800a14a:	693b      	ldr	r3, [r7, #16]
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d1e6      	bne.n	800a11e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	2220      	movs	r2, #32
 800a154:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	2200      	movs	r2, #0
 800a15c:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a15e:	6878      	ldr	r0, [r7, #4]
 800a160:	f7ff f858 	bl	8009214 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a164:	bf00      	nop
 800a166:	3720      	adds	r7, #32
 800a168:	46bd      	mov	sp, r7
 800a16a:	bd80      	pop	{r7, pc}

0800a16c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a16c:	b480      	push	{r7}
 800a16e:	b083      	sub	sp, #12
 800a170:	af00      	add	r7, sp, #0
 800a172:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a174:	bf00      	nop
 800a176:	370c      	adds	r7, #12
 800a178:	46bd      	mov	sp, r7
 800a17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a17e:	4770      	bx	lr

0800a180 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a180:	b480      	push	{r7}
 800a182:	b083      	sub	sp, #12
 800a184:	af00      	add	r7, sp, #0
 800a186:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a188:	bf00      	nop
 800a18a:	370c      	adds	r7, #12
 800a18c:	46bd      	mov	sp, r7
 800a18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a192:	4770      	bx	lr

0800a194 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a194:	b480      	push	{r7}
 800a196:	b083      	sub	sp, #12
 800a198:	af00      	add	r7, sp, #0
 800a19a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a19c:	bf00      	nop
 800a19e:	370c      	adds	r7, #12
 800a1a0:	46bd      	mov	sp, r7
 800a1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1a6:	4770      	bx	lr

0800a1a8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a1a8:	b480      	push	{r7}
 800a1aa:	b085      	sub	sp, #20
 800a1ac:	af00      	add	r7, sp, #0
 800a1ae:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a1b6:	2b01      	cmp	r3, #1
 800a1b8:	d101      	bne.n	800a1be <HAL_UARTEx_DisableFifoMode+0x16>
 800a1ba:	2302      	movs	r3, #2
 800a1bc:	e027      	b.n	800a20e <HAL_UARTEx_DisableFifoMode+0x66>
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	2201      	movs	r2, #1
 800a1c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	2224      	movs	r2, #36	@ 0x24
 800a1ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	681a      	ldr	r2, [r3, #0]
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	f022 0201 	bic.w	r2, r2, #1
 800a1e4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a1ec:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	2200      	movs	r2, #0
 800a1f2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	68fa      	ldr	r2, [r7, #12]
 800a1fa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	2220      	movs	r2, #32
 800a200:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	2200      	movs	r2, #0
 800a208:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a20c:	2300      	movs	r3, #0
}
 800a20e:	4618      	mov	r0, r3
 800a210:	3714      	adds	r7, #20
 800a212:	46bd      	mov	sp, r7
 800a214:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a218:	4770      	bx	lr

0800a21a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a21a:	b580      	push	{r7, lr}
 800a21c:	b084      	sub	sp, #16
 800a21e:	af00      	add	r7, sp, #0
 800a220:	6078      	str	r0, [r7, #4]
 800a222:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a22a:	2b01      	cmp	r3, #1
 800a22c:	d101      	bne.n	800a232 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a22e:	2302      	movs	r3, #2
 800a230:	e02d      	b.n	800a28e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	2201      	movs	r2, #1
 800a236:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	2224      	movs	r2, #36	@ 0x24
 800a23e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	681a      	ldr	r2, [r3, #0]
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	f022 0201 	bic.w	r2, r2, #1
 800a258:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	689b      	ldr	r3, [r3, #8]
 800a260:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	683a      	ldr	r2, [r7, #0]
 800a26a:	430a      	orrs	r2, r1
 800a26c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a26e:	6878      	ldr	r0, [r7, #4]
 800a270:	f000 f8a4 	bl	800a3bc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	68fa      	ldr	r2, [r7, #12]
 800a27a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	2220      	movs	r2, #32
 800a280:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	2200      	movs	r2, #0
 800a288:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a28c:	2300      	movs	r3, #0
}
 800a28e:	4618      	mov	r0, r3
 800a290:	3710      	adds	r7, #16
 800a292:	46bd      	mov	sp, r7
 800a294:	bd80      	pop	{r7, pc}

0800a296 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a296:	b580      	push	{r7, lr}
 800a298:	b084      	sub	sp, #16
 800a29a:	af00      	add	r7, sp, #0
 800a29c:	6078      	str	r0, [r7, #4]
 800a29e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a2a6:	2b01      	cmp	r3, #1
 800a2a8:	d101      	bne.n	800a2ae <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a2aa:	2302      	movs	r3, #2
 800a2ac:	e02d      	b.n	800a30a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	2201      	movs	r2, #1
 800a2b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	2224      	movs	r2, #36	@ 0x24
 800a2ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	681a      	ldr	r2, [r3, #0]
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	f022 0201 	bic.w	r2, r2, #1
 800a2d4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	689b      	ldr	r3, [r3, #8]
 800a2dc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	683a      	ldr	r2, [r7, #0]
 800a2e6:	430a      	orrs	r2, r1
 800a2e8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a2ea:	6878      	ldr	r0, [r7, #4]
 800a2ec:	f000 f866 	bl	800a3bc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	68fa      	ldr	r2, [r7, #12]
 800a2f6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	2220      	movs	r2, #32
 800a2fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	2200      	movs	r2, #0
 800a304:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a308:	2300      	movs	r3, #0
}
 800a30a:	4618      	mov	r0, r3
 800a30c:	3710      	adds	r7, #16
 800a30e:	46bd      	mov	sp, r7
 800a310:	bd80      	pop	{r7, pc}

0800a312 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a312:	b580      	push	{r7, lr}
 800a314:	b08c      	sub	sp, #48	@ 0x30
 800a316:	af00      	add	r7, sp, #0
 800a318:	60f8      	str	r0, [r7, #12]
 800a31a:	60b9      	str	r1, [r7, #8]
 800a31c:	4613      	mov	r3, r2
 800a31e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a326:	2b20      	cmp	r3, #32
 800a328:	d142      	bne.n	800a3b0 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800a32a:	68bb      	ldr	r3, [r7, #8]
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d002      	beq.n	800a336 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800a330:	88fb      	ldrh	r3, [r7, #6]
 800a332:	2b00      	cmp	r3, #0
 800a334:	d101      	bne.n	800a33a <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800a336:	2301      	movs	r3, #1
 800a338:	e03b      	b.n	800a3b2 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	2201      	movs	r2, #1
 800a33e:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	2200      	movs	r2, #0
 800a344:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800a346:	88fb      	ldrh	r3, [r7, #6]
 800a348:	461a      	mov	r2, r3
 800a34a:	68b9      	ldr	r1, [r7, #8]
 800a34c:	68f8      	ldr	r0, [r7, #12]
 800a34e:	f7ff fc2f 	bl	8009bb0 <UART_Start_Receive_DMA>
 800a352:	4603      	mov	r3, r0
 800a354:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800a358:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d124      	bne.n	800a3aa <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a364:	2b01      	cmp	r3, #1
 800a366:	d11d      	bne.n	800a3a4 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	2210      	movs	r2, #16
 800a36e:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a376:	69bb      	ldr	r3, [r7, #24]
 800a378:	e853 3f00 	ldrex	r3, [r3]
 800a37c:	617b      	str	r3, [r7, #20]
   return(result);
 800a37e:	697b      	ldr	r3, [r7, #20]
 800a380:	f043 0310 	orr.w	r3, r3, #16
 800a384:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	461a      	mov	r2, r3
 800a38c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a38e:	627b      	str	r3, [r7, #36]	@ 0x24
 800a390:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a392:	6a39      	ldr	r1, [r7, #32]
 800a394:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a396:	e841 2300 	strex	r3, r2, [r1]
 800a39a:	61fb      	str	r3, [r7, #28]
   return(result);
 800a39c:	69fb      	ldr	r3, [r7, #28]
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d1e6      	bne.n	800a370 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800a3a2:	e002      	b.n	800a3aa <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800a3a4:	2301      	movs	r3, #1
 800a3a6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800a3aa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a3ae:	e000      	b.n	800a3b2 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800a3b0:	2302      	movs	r3, #2
  }
}
 800a3b2:	4618      	mov	r0, r3
 800a3b4:	3730      	adds	r7, #48	@ 0x30
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	bd80      	pop	{r7, pc}
	...

0800a3bc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a3bc:	b480      	push	{r7}
 800a3be:	b085      	sub	sp, #20
 800a3c0:	af00      	add	r7, sp, #0
 800a3c2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d108      	bne.n	800a3de <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	2201      	movs	r2, #1
 800a3d0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	2201      	movs	r2, #1
 800a3d8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a3dc:	e031      	b.n	800a442 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a3de:	2308      	movs	r3, #8
 800a3e0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a3e2:	2308      	movs	r3, #8
 800a3e4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	689b      	ldr	r3, [r3, #8]
 800a3ec:	0e5b      	lsrs	r3, r3, #25
 800a3ee:	b2db      	uxtb	r3, r3
 800a3f0:	f003 0307 	and.w	r3, r3, #7
 800a3f4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	689b      	ldr	r3, [r3, #8]
 800a3fc:	0f5b      	lsrs	r3, r3, #29
 800a3fe:	b2db      	uxtb	r3, r3
 800a400:	f003 0307 	and.w	r3, r3, #7
 800a404:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a406:	7bbb      	ldrb	r3, [r7, #14]
 800a408:	7b3a      	ldrb	r2, [r7, #12]
 800a40a:	4911      	ldr	r1, [pc, #68]	@ (800a450 <UARTEx_SetNbDataToProcess+0x94>)
 800a40c:	5c8a      	ldrb	r2, [r1, r2]
 800a40e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a412:	7b3a      	ldrb	r2, [r7, #12]
 800a414:	490f      	ldr	r1, [pc, #60]	@ (800a454 <UARTEx_SetNbDataToProcess+0x98>)
 800a416:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a418:	fb93 f3f2 	sdiv	r3, r3, r2
 800a41c:	b29a      	uxth	r2, r3
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a424:	7bfb      	ldrb	r3, [r7, #15]
 800a426:	7b7a      	ldrb	r2, [r7, #13]
 800a428:	4909      	ldr	r1, [pc, #36]	@ (800a450 <UARTEx_SetNbDataToProcess+0x94>)
 800a42a:	5c8a      	ldrb	r2, [r1, r2]
 800a42c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a430:	7b7a      	ldrb	r2, [r7, #13]
 800a432:	4908      	ldr	r1, [pc, #32]	@ (800a454 <UARTEx_SetNbDataToProcess+0x98>)
 800a434:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a436:	fb93 f3f2 	sdiv	r3, r3, r2
 800a43a:	b29a      	uxth	r2, r3
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a442:	bf00      	nop
 800a444:	3714      	adds	r7, #20
 800a446:	46bd      	mov	sp, r7
 800a448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a44c:	4770      	bx	lr
 800a44e:	bf00      	nop
 800a450:	08012ca0 	.word	0x08012ca0
 800a454:	08012ca8 	.word	0x08012ca8

0800a458 <goToZeroElecAngle>:
#include "pid.h"
#include "lowpass_filter.h"
#include "focLib.h"

void goToZeroElecAngle(BldcMotor *motor)
{
 800a458:	b580      	push	{r7, lr}
 800a45a:	b082      	sub	sp, #8
 800a45c:	af00      	add	r7, sp, #0
 800a45e:	6078      	str	r0, [r7, #4]
    setTorque(motor, 0, OPEN_LOOP_TORQUE, 0);
 800a460:	ed9f 1a08 	vldr	s2, [pc, #32]	@ 800a484 <goToZeroElecAngle+0x2c>
 800a464:	eddf 0a08 	vldr	s1, [pc, #32]	@ 800a488 <goToZeroElecAngle+0x30>
 800a468:	ed9f 0a06 	vldr	s0, [pc, #24]	@ 800a484 <goToZeroElecAngle+0x2c>
 800a46c:	6878      	ldr	r0, [r7, #4]
 800a46e:	f001 f853 	bl	800b518 <setTorque>
    delay(700);
 800a472:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 800a476:	f002 ff23 	bl	800d2c0 <delay>
}
 800a47a:	bf00      	nop
 800a47c:	3708      	adds	r7, #8
 800a47e:	46bd      	mov	sp, r7
 800a480:	bd80      	pop	{r7, pc}
 800a482:	bf00      	nop
 800a484:	00000000 	.word	0x00000000
 800a488:	4013cd3a 	.word	0x4013cd3a

0800a48c <alignSensor>:
int alignSensor(BldcMotor *motor)
{
 800a48c:	b580      	push	{r7, lr}
 800a48e:	b08a      	sub	sp, #40	@ 0x28
 800a490:	af00      	add	r7, sp, #0
 800a492:	6078      	str	r0, [r7, #4]
    // setTorque(motor, OPEN_LOOP_TORQUE, 0, _3PI_2);
    // delay(200);
    // encoderUpdate(&motor->magEncoder);
    // float start_angle = motor->magEncoder.fullAngle;
    // printLog("start_angle:%f\n", start_angle);
    for (int i = 0; i <= 500; i++)
 800a494:	2300      	movs	r3, #0
 800a496:	627b      	str	r3, [r7, #36]	@ 0x24
 800a498:	e025      	b.n	800a4e6 <alignSensor+0x5a>
    {
        float angle = _3PI_2 + _2PI * i / 500.0f;
 800a49a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a49c:	ee07 3a90 	vmov	s15, r3
 800a4a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a4a4:	ed9f 7a81 	vldr	s14, [pc, #516]	@ 800a6ac <alignSensor+0x220>
 800a4a8:	ee27 7a87 	vmul.f32	s14, s15, s14
 800a4ac:	eddf 6a80 	vldr	s13, [pc, #512]	@ 800a6b0 <alignSensor+0x224>
 800a4b0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800a4b4:	ed9f 7a7f 	vldr	s14, [pc, #508]	@ 800a6b4 <alignSensor+0x228>
 800a4b8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a4bc:	edc7 7a02 	vstr	s15, [r7, #8]
        setTorque(motor, OPEN_LOOP_TORQUE, 0, angle);
 800a4c0:	ed97 1a02 	vldr	s2, [r7, #8]
 800a4c4:	eddf 0a7c 	vldr	s1, [pc, #496]	@ 800a6b8 <alignSensor+0x22c>
 800a4c8:	ed9f 0a7c 	vldr	s0, [pc, #496]	@ 800a6bc <alignSensor+0x230>
 800a4cc:	6878      	ldr	r0, [r7, #4]
 800a4ce:	f001 f823 	bl	800b518 <setTorque>
        encoderUpdate(&motor->magEncoder);
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	4618      	mov	r0, r3
 800a4d6:	f000 fcf5 	bl	800aec4 <encoderUpdate>
        delay(2);
 800a4da:	2002      	movs	r0, #2
 800a4dc:	f002 fef0 	bl	800d2c0 <delay>
    for (int i = 0; i <= 500; i++)
 800a4e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4e2:	3301      	adds	r3, #1
 800a4e4:	627b      	str	r3, [r7, #36]	@ 0x24
 800a4e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4e8:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800a4ec:	ddd5      	ble.n	800a49a <alignSensor+0xe>
    }
    // encoderUpdate(&motor->magEncoder);

    float mid_angle = motor->magEncoder.fullAngle;
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	695b      	ldr	r3, [r3, #20]
 800a4f2:	61fb      	str	r3, [r7, #28]
    printLog("mid_angle:%f\n", mid_angle);
 800a4f4:	69f8      	ldr	r0, [r7, #28]
 800a4f6:	f7f6 f84f 	bl	8000598 <__aeabi_f2d>
 800a4fa:	4602      	mov	r2, r0
 800a4fc:	460b      	mov	r3, r1
 800a4fe:	4870      	ldr	r0, [pc, #448]	@ (800a6c0 <alignSensor+0x234>)
 800a500:	f001 fc4a 	bl	800bd98 <printLog>
    // move one electrical revolution backwards
    for (int i = 500; i >= 0; i--)
 800a504:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800a508:	623b      	str	r3, [r7, #32]
 800a50a:	e025      	b.n	800a558 <alignSensor+0xcc>
    {
        float angle = _3PI_2 + _2PI * i / 500.0f;
 800a50c:	6a3b      	ldr	r3, [r7, #32]
 800a50e:	ee07 3a90 	vmov	s15, r3
 800a512:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a516:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 800a6ac <alignSensor+0x220>
 800a51a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800a51e:	eddf 6a64 	vldr	s13, [pc, #400]	@ 800a6b0 <alignSensor+0x224>
 800a522:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800a526:	ed9f 7a63 	vldr	s14, [pc, #396]	@ 800a6b4 <alignSensor+0x228>
 800a52a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a52e:	edc7 7a03 	vstr	s15, [r7, #12]
        setTorque(motor, OPEN_LOOP_TORQUE, 0, angle);
 800a532:	ed97 1a03 	vldr	s2, [r7, #12]
 800a536:	eddf 0a60 	vldr	s1, [pc, #384]	@ 800a6b8 <alignSensor+0x22c>
 800a53a:	ed9f 0a60 	vldr	s0, [pc, #384]	@ 800a6bc <alignSensor+0x230>
 800a53e:	6878      	ldr	r0, [r7, #4]
 800a540:	f000 ffea 	bl	800b518 <setTorque>
        encoderUpdate(&motor->magEncoder);
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	4618      	mov	r0, r3
 800a548:	f000 fcbc 	bl	800aec4 <encoderUpdate>
        delay(2);
 800a54c:	2002      	movs	r0, #2
 800a54e:	f002 feb7 	bl	800d2c0 <delay>
    for (int i = 500; i >= 0; i--)
 800a552:	6a3b      	ldr	r3, [r7, #32]
 800a554:	3b01      	subs	r3, #1
 800a556:	623b      	str	r3, [r7, #32]
 800a558:	6a3b      	ldr	r3, [r7, #32]
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	dad6      	bge.n	800a50c <alignSensor+0x80>
    }
    // encoderUpdate(&motor->magEncoder);

    float end_angle = motor->magEncoder.fullAngle;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	695b      	ldr	r3, [r3, #20]
 800a562:	61bb      	str	r3, [r7, #24]
    printLog("end_angle:%f\n", end_angle);
 800a564:	69b8      	ldr	r0, [r7, #24]
 800a566:	f7f6 f817 	bl	8000598 <__aeabi_f2d>
 800a56a:	4602      	mov	r2, r0
 800a56c:	460b      	mov	r3, r1
 800a56e:	4855      	ldr	r0, [pc, #340]	@ (800a6c4 <alignSensor+0x238>)
 800a570:	f001 fc12 	bl	800bd98 <printLog>
    // setPhaseVoltage(0, 0, 0);
    delay(200);
 800a574:	20c8      	movs	r0, #200	@ 0xc8
 800a576:	f002 fea3 	bl	800d2c0 <delay>

    // determine the direction the sensor moved
    float moved = fabsf(mid_angle - end_angle);
 800a57a:	ed97 7a07 	vldr	s14, [r7, #28]
 800a57e:	edd7 7a06 	vldr	s15, [r7, #24]
 800a582:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a586:	eef0 7ae7 	vabs.f32	s15, s15
 800a58a:	edc7 7a05 	vstr	s15, [r7, #20]
    printLog("moved:%f\n", moved);
 800a58e:	6978      	ldr	r0, [r7, #20]
 800a590:	f7f6 f802 	bl	8000598 <__aeabi_f2d>
 800a594:	4602      	mov	r2, r0
 800a596:	460b      	mov	r3, r1
 800a598:	484b      	ldr	r0, [pc, #300]	@ (800a6c8 <alignSensor+0x23c>)
 800a59a:	f001 fbfd 	bl	800bd98 <printLog>
    if (moved < MIN_ANGLE_DETECT_MOVEMENT)
 800a59e:	edd7 7a05 	vldr	s15, [r7, #20]
 800a5a2:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 800a6cc <alignSensor+0x240>
 800a5a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a5aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a5ae:	d504      	bpl.n	800a5ba <alignSensor+0x12e>
    { // minimum angle to detect movement
        printLog("Failed to notice movement\n");
 800a5b0:	4847      	ldr	r0, [pc, #284]	@ (800a6d0 <alignSensor+0x244>)
 800a5b2:	f001 fbf1 	bl	800bd98 <printLog>
        return 0; // failed calibration
 800a5b6:	2300      	movs	r3, #0
 800a5b8:	e073      	b.n	800a6a2 <alignSensor+0x216>
    }
    else if (mid_angle < end_angle)
 800a5ba:	ed97 7a07 	vldr	s14, [r7, #28]
 800a5be:	edd7 7a06 	vldr	s15, [r7, #24]
 800a5c2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a5c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a5ca:	d507      	bpl.n	800a5dc <alignSensor+0x150>
    {
        printLog("sensor_direction==CCW\n");
 800a5cc:	4841      	ldr	r0, [pc, #260]	@ (800a6d4 <alignSensor+0x248>)
 800a5ce:	f001 fbe3 	bl	800bd98 <printLog>
        motor->magEncoder.direction = CCW;
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	22ff      	movs	r2, #255	@ 0xff
 800a5d6:	f883 2020 	strb.w	r2, [r3, #32]
 800a5da:	e006      	b.n	800a5ea <alignSensor+0x15e>
    }
    else
    {
        printLog("sensor_direction==CW\n");
 800a5dc:	483e      	ldr	r0, [pc, #248]	@ (800a6d8 <alignSensor+0x24c>)
 800a5de:	f001 fbdb 	bl	800bd98 <printLog>
        motor->magEncoder.direction = CW;
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	2201      	movs	r2, #1
 800a5e6:	f883 2020 	strb.w	r2, [r3, #32]
    }
    // check pole pair number
    bool pp_check_result = !(fabsf(moved * motor->pole_pairs - _2PI) > 0.5f); // 0.5f is arbitrary number it can be lower or higher!
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a5f0:	ee07 3a90 	vmov	s15, r3
 800a5f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a5f8:	edd7 7a05 	vldr	s15, [r7, #20]
 800a5fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a600:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 800a6ac <alignSensor+0x220>
 800a604:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a608:	eef0 7ae7 	vabs.f32	s15, s15
 800a60c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800a610:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a614:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a618:	bfcc      	ite	gt
 800a61a:	2301      	movgt	r3, #1
 800a61c:	2300      	movle	r3, #0
 800a61e:	b2db      	uxtb	r3, r3
 800a620:	f083 0301 	eor.w	r3, r3, #1
 800a624:	b2db      	uxtb	r3, r3
 800a626:	74fb      	strb	r3, [r7, #19]
    if (pp_check_result == false)
 800a628:	7cfb      	ldrb	r3, [r7, #19]
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d10d      	bne.n	800a64a <alignSensor+0x1be>
    {
        printLog("PP check: fail - estimated pp: %d\n", (int)(_2PI / moved));
 800a62e:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 800a6ac <alignSensor+0x220>
 800a632:	ed97 7a05 	vldr	s14, [r7, #20]
 800a636:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a63a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a63e:	ee17 1a90 	vmov	r1, s15
 800a642:	4826      	ldr	r0, [pc, #152]	@ (800a6dc <alignSensor+0x250>)
 800a644:	f001 fba8 	bl	800bd98 <printLog>
 800a648:	e002      	b.n	800a650 <alignSensor+0x1c4>
    }
    else
    {
        printLog("PP check: OK!\n");
 800a64a:	4825      	ldr	r0, [pc, #148]	@ (800a6e0 <alignSensor+0x254>)
 800a64c:	f001 fba4 	bl	800bd98 <printLog>
    }

    // align the electrical phases of the motor and sensor
    // set angle -90(270 = 3PI/2) degrees
    goToZeroElecAngle(motor);
 800a650:	6878      	ldr	r0, [r7, #4]
 800a652:	f7ff ff01 	bl	800a458 <goToZeroElecAngle>
    // read the sensor
    encoderUpdate(&motor->magEncoder);
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	4618      	mov	r0, r3
 800a65a:	f000 fc33 	bl	800aec4 <encoderUpdate>
    // get the current zero electric angle
    motor->zeroElectricAngleOffSet = 0;
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	f04f 0200 	mov.w	r2, #0
 800a664:	635a      	str	r2, [r3, #52]	@ 0x34
    getElecAngle(motor);
 800a666:	6878      	ldr	r0, [r7, #4]
 800a668:	f000 f840 	bl	800a6ec <getElecAngle>
    motor->zeroElectricAngleOffSet = motor->angle_el;
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	635a      	str	r2, [r3, #52]	@ 0x34
    // zero_electric_angle =  _normalizeAngle(_electricalAngle(sensor_direction*sensor->getAngle(), pole_pairs));

    // encoderUpdate(&motor->magEncoder);
    getElecAngle(motor);
 800a674:	6878      	ldr	r0, [r7, #4]
 800a676:	f000 f839 	bl	800a6ec <getElecAngle>
    // motor->zeroElectricAngleOffSet = 0;
    // printLog("[zeroAngleOffset]:%f  [zeroAngle]:%f\r\n", motor->zeroElectricAngleOffSet, motor->angle_el);
    printLog("[zeroAngleOffset]:%f\n", motor->zeroElectricAngleOffSet);
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a67e:	4618      	mov	r0, r3
 800a680:	f7f5 ff8a 	bl	8000598 <__aeabi_f2d>
 800a684:	4602      	mov	r2, r0
 800a686:	460b      	mov	r3, r1
 800a688:	4816      	ldr	r0, [pc, #88]	@ (800a6e4 <alignSensor+0x258>)
 800a68a:	f001 fb85 	bl	800bd98 <printLog>
    printLog("[zeroAngle]:%f\n", motor->angle_el);
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a692:	4618      	mov	r0, r3
 800a694:	f7f5 ff80 	bl	8000598 <__aeabi_f2d>
 800a698:	4602      	mov	r2, r0
 800a69a:	460b      	mov	r3, r1
 800a69c:	4812      	ldr	r0, [pc, #72]	@ (800a6e8 <alignSensor+0x25c>)
 800a69e:	f001 fb7b 	bl	800bd98 <printLog>
    // // make sure the angle_el is about zero

    // delay(200);
}
 800a6a2:	4618      	mov	r0, r3
 800a6a4:	3728      	adds	r7, #40	@ 0x28
 800a6a6:	46bd      	mov	sp, r7
 800a6a8:	bd80      	pop	{r7, pc}
 800a6aa:	bf00      	nop
 800a6ac:	40c90fdb 	.word	0x40c90fdb
 800a6b0:	43fa0000 	.word	0x43fa0000
 800a6b4:	4096cbe4 	.word	0x4096cbe4
 800a6b8:	00000000 	.word	0x00000000
 800a6bc:	4013cd3a 	.word	0x4013cd3a
 800a6c0:	08012b18 	.word	0x08012b18
 800a6c4:	08012b28 	.word	0x08012b28
 800a6c8:	08012b38 	.word	0x08012b38
 800a6cc:	3d7ecfa9 	.word	0x3d7ecfa9
 800a6d0:	08012b44 	.word	0x08012b44
 800a6d4:	08012b60 	.word	0x08012b60
 800a6d8:	08012b78 	.word	0x08012b78
 800a6dc:	08012b90 	.word	0x08012b90
 800a6e0:	08012bb4 	.word	0x08012bb4
 800a6e4:	08012bc4 	.word	0x08012bc4
 800a6e8:	08012bdc 	.word	0x08012bdc

0800a6ec <getElecAngle>:

void getElecAngle(BldcMotor *motor)
{
 800a6ec:	b580      	push	{r7, lr}
 800a6ee:	b082      	sub	sp, #8
 800a6f0:	af00      	add	r7, sp, #0
 800a6f2:	6078      	str	r0, [r7, #4]
    motor->angle_el = _normalizeAngle(motor->pole_pairs * motor->magEncoder.shaftAngle - motor->zeroElectricAngleOffSet);
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a6fa:	ee07 3a90 	vmov	s15, r3
 800a6fe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	edd3 7a04 	vldr	s15, [r3, #16]
 800a708:	ee27 7a27 	vmul.f32	s14, s14, s15
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 800a712:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a716:	eeb0 0a67 	vmov.f32	s0, s15
 800a71a:	f000 fd75 	bl	800b208 <_normalizeAngle>
 800a71e:	eef0 7a40 	vmov.f32	s15, s0
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
}
 800a728:	bf00      	nop
 800a72a:	3708      	adds	r7, #8
 800a72c:	46bd      	mov	sp, r7
 800a72e:	bd80      	pop	{r7, pc}

0800a730 <foc>:

void foc(BldcMotor *motor, uint32_t adc_a, uint32_t adc_b)
{
 800a730:	b580      	push	{r7, lr}
 800a732:	b088      	sub	sp, #32
 800a734:	af00      	add	r7, sp, #0
 800a736:	60f8      	str	r0, [r7, #12]
 800a738:	60b9      	str	r1, [r7, #8]
 800a73a:	607a      	str	r2, [r7, #4]

    if (motor->state == MOTOR_CALIBRATE)
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a742:	2b00      	cmp	r3, #0
 800a744:	d10d      	bne.n	800a762 <foc+0x32>
    {
        getCurrentOffsets(motor, adc_a, adc_b, 100);
 800a746:	2364      	movs	r3, #100	@ 0x64
 800a748:	687a      	ldr	r2, [r7, #4]
 800a74a:	68b9      	ldr	r1, [r7, #8]
 800a74c:	68f8      	ldr	r0, [r7, #12]
 800a74e:	f000 f9b3 	bl	800aab8 <getCurrentOffsets>
        alignSensor(motor);
 800a752:	68f8      	ldr	r0, [r7, #12]
 800a754:	f7ff fe9a 	bl	800a48c <alignSensor>
        motor->state = MOTOR_START;
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	2202      	movs	r2, #2
 800a75c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                break;
            }
            setTorque(motor, motor->Uq, motor->Ud, motor->angle_el);
        }
    }
}
 800a760:	e19a      	b.n	800aa98 <foc+0x368>
        getPhaseCurrents(motor, adc_a, adc_b);
 800a762:	687a      	ldr	r2, [r7, #4]
 800a764:	68b9      	ldr	r1, [r7, #8]
 800a766:	68f8      	ldr	r0, [r7, #12]
 800a768:	f000 fa76 	bl	800ac58 <getPhaseCurrents>
        getABCurrents(motor);
 800a76c:	68f8      	ldr	r0, [r7, #12]
 800a76e:	f000 fb15 	bl	800ad9c <getABCurrents>
        getDQCurrents(motor);
 800a772:	68f8      	ldr	r0, [r7, #12]
 800a774:	f000 fb38 	bl	800ade8 <getDQCurrents>
        motor->Iq = lpfOperator(&motor->IqFilter, motor->Iq);
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	f103 02f4 	add.w	r2, r3, #244	@ 0xf4
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 800a784:	eeb0 0a67 	vmov.f32	s0, s15
 800a788:	4610      	mov	r0, r2
 800a78a:	f000 fc35 	bl	800aff8 <lpfOperator>
 800a78e:	eef0 7a40 	vmov.f32	s15, s0
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	edc3 7a18 	vstr	s15, [r3, #96]	@ 0x60
        motor->Id = lpfOperator(&motor->IdFilter, motor->Id);
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	f503 7280 	add.w	r2, r3, #256	@ 0x100
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 800a7a4:	eeb0 0a67 	vmov.f32	s0, s15
 800a7a8:	4610      	mov	r0, r2
 800a7aa:	f000 fc25 	bl	800aff8 <lpfOperator>
 800a7ae:	eef0 7a40 	vmov.f32	s15, s0
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	edc3 7a17 	vstr	s15, [r3, #92]	@ 0x5c
        encoderUpdate(&motor->magEncoder);
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	4618      	mov	r0, r3
 800a7bc:	f000 fb82 	bl	800aec4 <encoderUpdate>
        motor->magEncoder.velocity = lpfOperator(&motor->velocityFilter, motor->magEncoder.velocity);
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	f503 7286 	add.w	r2, r3, #268	@ 0x10c
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	edd3 7a06 	vldr	s15, [r3, #24]
 800a7cc:	eeb0 0a67 	vmov.f32	s0, s15
 800a7d0:	4610      	mov	r0, r2
 800a7d2:	f000 fc11 	bl	800aff8 <lpfOperator>
 800a7d6:	eef0 7a40 	vmov.f32	s15, s0
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	edc3 7a06 	vstr	s15, [r3, #24]
        getElecAngle(motor);
 800a7e0:	68f8      	ldr	r0, [r7, #12]
 800a7e2:	f7ff ff83 	bl	800a6ec <getElecAngle>
        if (motor->state == MOTOR_READY)
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a7ec:	2b01      	cmp	r3, #1
 800a7ee:	f000 8153 	beq.w	800aa98 <foc+0x368>
        else if (motor->state == MOTOR_START)
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a7f8:	2b02      	cmp	r3, #2
 800a7fa:	f040 814d 	bne.w	800aa98 <foc+0x368>
            switch (motor->controlType)
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800a804:	2b03      	cmp	r3, #3
 800a806:	f200 8135 	bhi.w	800aa74 <foc+0x344>
 800a80a:	a201      	add	r2, pc, #4	@ (adr r2, 800a810 <foc+0xe0>)
 800a80c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a810:	0800a87d 	.word	0x0800a87d
 800a814:	0800a821 	.word	0x0800a821
 800a818:	0800a8ed 	.word	0x0800a8ed
 800a81c:	0800a9a3 	.word	0x0800a9a3
                motor->target = 50;
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	4a9f      	ldr	r2, [pc, #636]	@ (800aaa0 <foc+0x370>)
 800a824:	631a      	str	r2, [r3, #48]	@ 0x30
                shaftAngle = _normalizeAngle(shaftAngle + motor->target * motor->Ts);
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800a832:	ee27 7a27 	vmul.f32	s14, s14, s15
 800a836:	4b9b      	ldr	r3, [pc, #620]	@ (800aaa4 <foc+0x374>)
 800a838:	edd3 7a00 	vldr	s15, [r3]
 800a83c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a840:	eeb0 0a67 	vmov.f32	s0, s15
 800a844:	f000 fce0 	bl	800b208 <_normalizeAngle>
 800a848:	eef0 7a40 	vmov.f32	s15, s0
 800a84c:	4b95      	ldr	r3, [pc, #596]	@ (800aaa4 <foc+0x374>)
 800a84e:	edc3 7a00 	vstr	s15, [r3]
                motor->angle_el = _electricalAngle(shaftAngle, motor->pole_pairs);
 800a852:	4b94      	ldr	r3, [pc, #592]	@ (800aaa4 <foc+0x374>)
 800a854:	edd3 7a00 	vldr	s15, [r3]
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a85e:	4618      	mov	r0, r3
 800a860:	eeb0 0a67 	vmov.f32	s0, s15
 800a864:	f000 fd06 	bl	800b274 <_electricalAngle>
 800a868:	eef0 7a40 	vmov.f32	s15, s0
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
                motor->Uq = OPEN_LOOP_TORQUE;
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	4a8c      	ldr	r2, [pc, #560]	@ (800aaa8 <foc+0x378>)
 800a876:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
                break;
 800a87a:	e0fb      	b.n	800aa74 <foc+0x344>
                if (motor->torqueType == VOLTAGE)
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800a882:	2b00      	cmp	r3, #0
 800a884:	d108      	bne.n	800a898 <foc+0x168>
                    motor->target = UqMAX;
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	4a88      	ldr	r2, [pc, #544]	@ (800aaac <foc+0x37c>)
 800a88a:	631a      	str	r2, [r3, #48]	@ 0x30
                    motor->Uq = motor->target;
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
                break;
 800a896:	e0ed      	b.n	800aa74 <foc+0x344>
                    motor->Ud = pidOperator(&motor->pidId, 0 - motor->Id);
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	f103 0264 	add.w	r2, r3, #100	@ 0x64
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 800a8a4:	ed9f 7a82 	vldr	s14, [pc, #520]	@ 800aab0 <foc+0x380>
 800a8a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a8ac:	eeb0 0a67 	vmov.f32	s0, s15
 800a8b0:	4610      	mov	r0, r2
 800a8b2:	f000 fd29 	bl	800b308 <pidOperator>
 800a8b6:	eef0 7a40 	vmov.f32	s15, s0
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	edc3 7a46 	vstr	s15, [r3, #280]	@ 0x118
                    motor->Uq = pidOperator(&motor->pidIq, motor->target - motor->Iq);
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	f103 0288 	add.w	r2, r3, #136	@ 0x88
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 800a8d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a8d6:	eeb0 0a67 	vmov.f32	s0, s15
 800a8da:	4610      	mov	r0, r2
 800a8dc:	f000 fd14 	bl	800b308 <pidOperator>
 800a8e0:	eef0 7a40 	vmov.f32	s15, s0
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	edc3 7a47 	vstr	s15, [r3, #284]	@ 0x11c
                break;
 800a8ea:	e0c3      	b.n	800aa74 <foc+0x344>
                if (motor->torqueType == VOLTAGE)
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d119      	bne.n	800a92a <foc+0x1fa>
                    motor->target = 190;
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	4a6e      	ldr	r2, [pc, #440]	@ (800aab4 <foc+0x384>)
 800a8fa:	631a      	str	r2, [r3, #48]	@ 0x30
                    velocityErr = motor->target - motor->magEncoder.velocity;
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	edd3 7a06 	vldr	s15, [r3, #24]
 800a908:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a90c:	edc7 7a04 	vstr	s15, [r7, #16]
                    motor->Uq = pidOperator(&motor->velocityPID, velocityErr);
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	33ac      	adds	r3, #172	@ 0xac
 800a914:	ed97 0a04 	vldr	s0, [r7, #16]
 800a918:	4618      	mov	r0, r3
 800a91a:	f000 fcf5 	bl	800b308 <pidOperator>
 800a91e:	eef0 7a40 	vmov.f32	s15, s0
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	edc3 7a47 	vstr	s15, [r3, #284]	@ 0x11c
                break;
 800a928:	e0a4      	b.n	800aa74 <foc+0x344>
                    velocityErr = motor->target - motor->magEncoder.velocity;
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	edd3 7a06 	vldr	s15, [r3, #24]
 800a936:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a93a:	edc7 7a04 	vstr	s15, [r7, #16]
                    IqRef = pidOperator(&motor->velocityPID, velocityErr);
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	33ac      	adds	r3, #172	@ 0xac
 800a942:	ed97 0a04 	vldr	s0, [r7, #16]
 800a946:	4618      	mov	r0, r3
 800a948:	f000 fcde 	bl	800b308 <pidOperator>
 800a94c:	ed87 0a05 	vstr	s0, [r7, #20]
                    motor->Ud = pidOperator(&motor->pidId, 0 - motor->Id);
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	f103 0264 	add.w	r2, r3, #100	@ 0x64
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 800a95c:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 800aab0 <foc+0x380>
 800a960:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a964:	eeb0 0a67 	vmov.f32	s0, s15
 800a968:	4610      	mov	r0, r2
 800a96a:	f000 fccd 	bl	800b308 <pidOperator>
 800a96e:	eef0 7a40 	vmov.f32	s15, s0
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	edc3 7a46 	vstr	s15, [r3, #280]	@ 0x118
                    motor->Uq = pidOperator(&motor->pidIq, IqRef - motor->Iq);
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	f103 0288 	add.w	r2, r3, #136	@ 0x88
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 800a984:	ed97 7a05 	vldr	s14, [r7, #20]
 800a988:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a98c:	eeb0 0a67 	vmov.f32	s0, s15
 800a990:	4610      	mov	r0, r2
 800a992:	f000 fcb9 	bl	800b308 <pidOperator>
 800a996:	eef0 7a40 	vmov.f32	s15, s0
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	edc3 7a47 	vstr	s15, [r3, #284]	@ 0x11c
                break;
 800a9a0:	e068      	b.n	800aa74 <foc+0x344>
                if (motor->torqueType == VOLTAGE)
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d116      	bne.n	800a9da <foc+0x2aa>
                    angleErr = motor->target - motor->magEncoder.fullAngle;
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	edd3 7a05 	vldr	s15, [r3, #20]
 800a9b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a9bc:	edc7 7a07 	vstr	s15, [r7, #28]
                    motor->Uq = pidOperator(&motor->anglePID, angleErr);
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	33d0      	adds	r3, #208	@ 0xd0
 800a9c4:	ed97 0a07 	vldr	s0, [r7, #28]
 800a9c8:	4618      	mov	r0, r3
 800a9ca:	f000 fc9d 	bl	800b308 <pidOperator>
 800a9ce:	eef0 7a40 	vmov.f32	s15, s0
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	edc3 7a47 	vstr	s15, [r3, #284]	@ 0x11c
                break;
 800a9d8:	e04b      	b.n	800aa72 <foc+0x342>
                    angleErr = motor->target - motor->magEncoder.fullAngle;
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	edd3 7a05 	vldr	s15, [r3, #20]
 800a9e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a9ea:	edc7 7a07 	vstr	s15, [r7, #28]
                    velocityRef = pidOperator(&motor->anglePID, angleErr);
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	33d0      	adds	r3, #208	@ 0xd0
 800a9f2:	ed97 0a07 	vldr	s0, [r7, #28]
 800a9f6:	4618      	mov	r0, r3
 800a9f8:	f000 fc86 	bl	800b308 <pidOperator>
 800a9fc:	ed87 0a06 	vstr	s0, [r7, #24]
                    IqRef = pidOperator(&motor->velocityPID, velocityRef - motor->magEncoder.velocity);
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	f103 02ac 	add.w	r2, r3, #172	@ 0xac
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	edd3 7a06 	vldr	s15, [r3, #24]
 800aa0c:	ed97 7a06 	vldr	s14, [r7, #24]
 800aa10:	ee77 7a67 	vsub.f32	s15, s14, s15
 800aa14:	eeb0 0a67 	vmov.f32	s0, s15
 800aa18:	4610      	mov	r0, r2
 800aa1a:	f000 fc75 	bl	800b308 <pidOperator>
 800aa1e:	ed87 0a05 	vstr	s0, [r7, #20]
                    motor->Ud = pidOperator(&motor->pidId, 0 - motor->Id);
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	f103 0264 	add.w	r2, r3, #100	@ 0x64
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 800aa2e:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 800aab0 <foc+0x380>
 800aa32:	ee77 7a67 	vsub.f32	s15, s14, s15
 800aa36:	eeb0 0a67 	vmov.f32	s0, s15
 800aa3a:	4610      	mov	r0, r2
 800aa3c:	f000 fc64 	bl	800b308 <pidOperator>
 800aa40:	eef0 7a40 	vmov.f32	s15, s0
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	edc3 7a46 	vstr	s15, [r3, #280]	@ 0x118
                    motor->Uq = pidOperator(&motor->pidIq, IqRef - motor->Iq);
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	f103 0288 	add.w	r2, r3, #136	@ 0x88
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 800aa56:	ed97 7a05 	vldr	s14, [r7, #20]
 800aa5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800aa5e:	eeb0 0a67 	vmov.f32	s0, s15
 800aa62:	4610      	mov	r0, r2
 800aa64:	f000 fc50 	bl	800b308 <pidOperator>
 800aa68:	eef0 7a40 	vmov.f32	s15, s0
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	edc3 7a47 	vstr	s15, [r3, #284]	@ 0x11c
                break;
 800aa72:	bf00      	nop
            setTorque(motor, motor->Uq, motor->Ud, motor->angle_el);
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	ed93 7a46 	vldr	s14, [r3, #280]	@ 0x118
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	edd3 6a0f 	vldr	s13, [r3, #60]	@ 0x3c
 800aa86:	eeb0 1a66 	vmov.f32	s2, s13
 800aa8a:	eef0 0a47 	vmov.f32	s1, s14
 800aa8e:	eeb0 0a67 	vmov.f32	s0, s15
 800aa92:	68f8      	ldr	r0, [r7, #12]
 800aa94:	f000 fd40 	bl	800b518 <setTorque>
}
 800aa98:	bf00      	nop
 800aa9a:	3720      	adds	r7, #32
 800aa9c:	46bd      	mov	sp, r7
 800aa9e:	bd80      	pop	{r7, pc}
 800aaa0:	42480000 	.word	0x42480000
 800aaa4:	20000648 	.word	0x20000648
 800aaa8:	4013cd3a 	.word	0x4013cd3a
 800aaac:	4093cd3a 	.word	0x4093cd3a
 800aab0:	00000000 	.word	0x00000000
 800aab4:	433e0000 	.word	0x433e0000

0800aab8 <getCurrentOffsets>:
#include "math_utils.h"
#include "focLib.h"

// Function finding zero offsets of the ADC
void getCurrentOffsets(BldcMotor *motor, uint32_t adc_a, uint32_t adc_b, uint32_t rounds)
{
 800aab8:	b5b0      	push	{r4, r5, r7, lr}
 800aaba:	b086      	sub	sp, #24
 800aabc:	af00      	add	r7, sp, #0
 800aabe:	60f8      	str	r0, [r7, #12]
 800aac0:	60b9      	str	r1, [r7, #8]
 800aac2:	607a      	str	r2, [r7, #4]
 800aac4:	603b      	str	r3, [r7, #0]
    // find adc offset = zero current voltage
    motor->offset_ia = 0;
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	f04f 0200 	mov.w	r2, #0
 800aacc:	641a      	str	r2, [r3, #64]	@ 0x40
    motor->offset_ib = 0;
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	f04f 0200 	mov.w	r2, #0
 800aad4:	645a      	str	r2, [r3, #68]	@ 0x44
    // read the adc voltage  times ( arbitrary number )
    for (int i = 0; i < rounds; i++)
 800aad6:	2300      	movs	r3, #0
 800aad8:	617b      	str	r3, [r7, #20]
 800aada:	e076      	b.n	800abca <getCurrentOffsets+0x112>
    {
        motor->offset_ia += ADC_2_CURRENT(adc_a);
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aae0:	4618      	mov	r0, r3
 800aae2:	f7f5 fd59 	bl	8000598 <__aeabi_f2d>
 800aae6:	4604      	mov	r4, r0
 800aae8:	460d      	mov	r5, r1
 800aaea:	68bb      	ldr	r3, [r7, #8]
 800aaec:	ee07 3a90 	vmov	s15, r3
 800aaf0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aaf4:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 800ac48 <getCurrentOffsets+0x190>
 800aaf8:	ee67 7a87 	vmul.f32	s15, s15, s14
 800aafc:	ee17 0a90 	vmov	r0, s15
 800ab00:	f7f5 fd4a 	bl	8000598 <__aeabi_f2d>
 800ab04:	a34c      	add	r3, pc, #304	@ (adr r3, 800ac38 <getCurrentOffsets+0x180>)
 800ab06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab0a:	f7f5 fec7 	bl	800089c <__aeabi_ddiv>
 800ab0e:	4602      	mov	r2, r0
 800ab10:	460b      	mov	r3, r1
 800ab12:	4610      	mov	r0, r2
 800ab14:	4619      	mov	r1, r3
 800ab16:	a34a      	add	r3, pc, #296	@ (adr r3, 800ac40 <getCurrentOffsets+0x188>)
 800ab18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab1c:	f7f5 febe 	bl	800089c <__aeabi_ddiv>
 800ab20:	4602      	mov	r2, r0
 800ab22:	460b      	mov	r3, r1
 800ab24:	4610      	mov	r0, r2
 800ab26:	4619      	mov	r1, r3
 800ab28:	f04f 0200 	mov.w	r2, #0
 800ab2c:	4b47      	ldr	r3, [pc, #284]	@ (800ac4c <getCurrentOffsets+0x194>)
 800ab2e:	f7f5 feb5 	bl	800089c <__aeabi_ddiv>
 800ab32:	4602      	mov	r2, r0
 800ab34:	460b      	mov	r3, r1
 800ab36:	4620      	mov	r0, r4
 800ab38:	4629      	mov	r1, r5
 800ab3a:	f7f5 fbcf 	bl	80002dc <__adddf3>
 800ab3e:	4602      	mov	r2, r0
 800ab40:	460b      	mov	r3, r1
 800ab42:	4610      	mov	r0, r2
 800ab44:	4619      	mov	r1, r3
 800ab46:	f7f6 f877 	bl	8000c38 <__aeabi_d2f>
 800ab4a:	4602      	mov	r2, r0
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	641a      	str	r2, [r3, #64]	@ 0x40
        motor->offset_ib += ADC_2_CURRENT(adc_b);
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab54:	4618      	mov	r0, r3
 800ab56:	f7f5 fd1f 	bl	8000598 <__aeabi_f2d>
 800ab5a:	4604      	mov	r4, r0
 800ab5c:	460d      	mov	r5, r1
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	ee07 3a90 	vmov	s15, r3
 800ab64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ab68:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 800ac48 <getCurrentOffsets+0x190>
 800ab6c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ab70:	ee17 0a90 	vmov	r0, s15
 800ab74:	f7f5 fd10 	bl	8000598 <__aeabi_f2d>
 800ab78:	a32f      	add	r3, pc, #188	@ (adr r3, 800ac38 <getCurrentOffsets+0x180>)
 800ab7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab7e:	f7f5 fe8d 	bl	800089c <__aeabi_ddiv>
 800ab82:	4602      	mov	r2, r0
 800ab84:	460b      	mov	r3, r1
 800ab86:	4610      	mov	r0, r2
 800ab88:	4619      	mov	r1, r3
 800ab8a:	a32d      	add	r3, pc, #180	@ (adr r3, 800ac40 <getCurrentOffsets+0x188>)
 800ab8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab90:	f7f5 fe84 	bl	800089c <__aeabi_ddiv>
 800ab94:	4602      	mov	r2, r0
 800ab96:	460b      	mov	r3, r1
 800ab98:	4610      	mov	r0, r2
 800ab9a:	4619      	mov	r1, r3
 800ab9c:	f04f 0200 	mov.w	r2, #0
 800aba0:	4b2a      	ldr	r3, [pc, #168]	@ (800ac4c <getCurrentOffsets+0x194>)
 800aba2:	f7f5 fe7b 	bl	800089c <__aeabi_ddiv>
 800aba6:	4602      	mov	r2, r0
 800aba8:	460b      	mov	r3, r1
 800abaa:	4620      	mov	r0, r4
 800abac:	4629      	mov	r1, r5
 800abae:	f7f5 fb95 	bl	80002dc <__adddf3>
 800abb2:	4602      	mov	r2, r0
 800abb4:	460b      	mov	r3, r1
 800abb6:	4610      	mov	r0, r2
 800abb8:	4619      	mov	r1, r3
 800abba:	f7f6 f83d 	bl	8000c38 <__aeabi_d2f>
 800abbe:	4602      	mov	r2, r0
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	645a      	str	r2, [r3, #68]	@ 0x44
    for (int i = 0; i < rounds; i++)
 800abc4:	697b      	ldr	r3, [r7, #20]
 800abc6:	3301      	adds	r3, #1
 800abc8:	617b      	str	r3, [r7, #20]
 800abca:	697b      	ldr	r3, [r7, #20]
 800abcc:	683a      	ldr	r2, [r7, #0]
 800abce:	429a      	cmp	r2, r3
 800abd0:	d884      	bhi.n	800aadc <getCurrentOffsets+0x24>
    }
    // calculate the mean offsets
    motor->offset_ia = motor->offset_ia / rounds;
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	edd3 6a10 	vldr	s13, [r3, #64]	@ 0x40
 800abd8:	683b      	ldr	r3, [r7, #0]
 800abda:	ee07 3a90 	vmov	s15, r3
 800abde:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800abe2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
    motor->offset_ib = motor->offset_ib / rounds;
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	edd3 6a11 	vldr	s13, [r3, #68]	@ 0x44
 800abf2:	683b      	ldr	r3, [r7, #0]
 800abf4:	ee07 3a90 	vmov	s15, r3
 800abf8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800abfc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44

    // printLog("[offset_ia]:%f  [offset_ib]:%f\r\n", motor->offset_ia, motor->offset_ib);
    // printf("[offset_ia]:%f  [offset_ib]:%f\r\n", motor->offset_ia, motor->offset_ib);
    printLog("[offset_ia]:%f\r\n", motor->offset_ia);
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac0a:	4618      	mov	r0, r3
 800ac0c:	f7f5 fcc4 	bl	8000598 <__aeabi_f2d>
 800ac10:	4602      	mov	r2, r0
 800ac12:	460b      	mov	r3, r1
 800ac14:	480e      	ldr	r0, [pc, #56]	@ (800ac50 <getCurrentOffsets+0x198>)
 800ac16:	f001 f8bf 	bl	800bd98 <printLog>
    printLog("[offset_ib]:%f\r\n", motor->offset_ib);
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac1e:	4618      	mov	r0, r3
 800ac20:	f7f5 fcba 	bl	8000598 <__aeabi_f2d>
 800ac24:	4602      	mov	r2, r0
 800ac26:	460b      	mov	r3, r1
 800ac28:	480a      	ldr	r0, [pc, #40]	@ (800ac54 <getCurrentOffsets+0x19c>)
 800ac2a:	f001 f8b5 	bl	800bd98 <printLog>
    // _dbg_printf("[offset_ia]:%f  [offset_ib]:%f\r\n", motor->offset_ia, motor->offset_ib);
}
 800ac2e:	bf00      	nop
 800ac30:	3718      	adds	r7, #24
 800ac32:	46bd      	mov	sp, r7
 800ac34:	bdb0      	pop	{r4, r5, r7, pc}
 800ac36:	bf00      	nop
 800ac38:	00000000 	.word	0x00000000
 800ac3c:	40affe00 	.word	0x40affe00
 800ac40:	40000000 	.word	0x40000000
 800ac44:	3f847ae1 	.word	0x3f847ae1
 800ac48:	40533333 	.word	0x40533333
 800ac4c:	40240000 	.word	0x40240000
 800ac50:	08012bec 	.word	0x08012bec
 800ac54:	08012c00 	.word	0x08012c00

0800ac58 <getPhaseCurrents>:

// read all three phase currents (if possible 2 or 3)
void getPhaseCurrents(BldcMotor *motor, uint32_t adc_a, uint32_t adc_b)
{
 800ac58:	b5b0      	push	{r4, r5, r7, lr}
 800ac5a:	b084      	sub	sp, #16
 800ac5c:	af00      	add	r7, sp, #0
 800ac5e:	60f8      	str	r0, [r7, #12]
 800ac60:	60b9      	str	r1, [r7, #8]
 800ac62:	607a      	str	r2, [r7, #4]
    motor->Ia = ADC_2_CURRENT(adc_a) - motor->offset_ia; // amps
 800ac64:	68bb      	ldr	r3, [r7, #8]
 800ac66:	ee07 3a90 	vmov	s15, r3
 800ac6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ac6e:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 800ad90 <getPhaseCurrents+0x138>
 800ac72:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ac76:	ee17 0a90 	vmov	r0, s15
 800ac7a:	f7f5 fc8d 	bl	8000598 <__aeabi_f2d>
 800ac7e:	a340      	add	r3, pc, #256	@ (adr r3, 800ad80 <getPhaseCurrents+0x128>)
 800ac80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac84:	f7f5 fe0a 	bl	800089c <__aeabi_ddiv>
 800ac88:	4602      	mov	r2, r0
 800ac8a:	460b      	mov	r3, r1
 800ac8c:	4610      	mov	r0, r2
 800ac8e:	4619      	mov	r1, r3
 800ac90:	a33d      	add	r3, pc, #244	@ (adr r3, 800ad88 <getPhaseCurrents+0x130>)
 800ac92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac96:	f7f5 fe01 	bl	800089c <__aeabi_ddiv>
 800ac9a:	4602      	mov	r2, r0
 800ac9c:	460b      	mov	r3, r1
 800ac9e:	4610      	mov	r0, r2
 800aca0:	4619      	mov	r1, r3
 800aca2:	f04f 0200 	mov.w	r2, #0
 800aca6:	4b3b      	ldr	r3, [pc, #236]	@ (800ad94 <getPhaseCurrents+0x13c>)
 800aca8:	f7f5 fdf8 	bl	800089c <__aeabi_ddiv>
 800acac:	4602      	mov	r2, r0
 800acae:	460b      	mov	r3, r1
 800acb0:	4614      	mov	r4, r2
 800acb2:	461d      	mov	r5, r3
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800acb8:	4618      	mov	r0, r3
 800acba:	f7f5 fc6d 	bl	8000598 <__aeabi_f2d>
 800acbe:	4602      	mov	r2, r0
 800acc0:	460b      	mov	r3, r1
 800acc2:	4620      	mov	r0, r4
 800acc4:	4629      	mov	r1, r5
 800acc6:	f7f5 fb07 	bl	80002d8 <__aeabi_dsub>
 800acca:	4602      	mov	r2, r0
 800accc:	460b      	mov	r3, r1
 800acce:	4610      	mov	r0, r2
 800acd0:	4619      	mov	r1, r3
 800acd2:	f7f5 ffb1 	bl	8000c38 <__aeabi_d2f>
 800acd6:	4602      	mov	r2, r0
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	649a      	str	r2, [r3, #72]	@ 0x48
    motor->Ic = ADC_2_CURRENT(adc_b) - motor->offset_ib;
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	ee07 3a90 	vmov	s15, r3
 800ace2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ace6:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 800ad90 <getPhaseCurrents+0x138>
 800acea:	ee67 7a87 	vmul.f32	s15, s15, s14
 800acee:	ee17 0a90 	vmov	r0, s15
 800acf2:	f7f5 fc51 	bl	8000598 <__aeabi_f2d>
 800acf6:	a322      	add	r3, pc, #136	@ (adr r3, 800ad80 <getPhaseCurrents+0x128>)
 800acf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acfc:	f7f5 fdce 	bl	800089c <__aeabi_ddiv>
 800ad00:	4602      	mov	r2, r0
 800ad02:	460b      	mov	r3, r1
 800ad04:	4610      	mov	r0, r2
 800ad06:	4619      	mov	r1, r3
 800ad08:	a31f      	add	r3, pc, #124	@ (adr r3, 800ad88 <getPhaseCurrents+0x130>)
 800ad0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad0e:	f7f5 fdc5 	bl	800089c <__aeabi_ddiv>
 800ad12:	4602      	mov	r2, r0
 800ad14:	460b      	mov	r3, r1
 800ad16:	4610      	mov	r0, r2
 800ad18:	4619      	mov	r1, r3
 800ad1a:	f04f 0200 	mov.w	r2, #0
 800ad1e:	4b1d      	ldr	r3, [pc, #116]	@ (800ad94 <getPhaseCurrents+0x13c>)
 800ad20:	f7f5 fdbc 	bl	800089c <__aeabi_ddiv>
 800ad24:	4602      	mov	r2, r0
 800ad26:	460b      	mov	r3, r1
 800ad28:	4614      	mov	r4, r2
 800ad2a:	461d      	mov	r5, r3
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ad30:	4618      	mov	r0, r3
 800ad32:	f7f5 fc31 	bl	8000598 <__aeabi_f2d>
 800ad36:	4602      	mov	r2, r0
 800ad38:	460b      	mov	r3, r1
 800ad3a:	4620      	mov	r0, r4
 800ad3c:	4629      	mov	r1, r5
 800ad3e:	f7f5 facb 	bl	80002d8 <__aeabi_dsub>
 800ad42:	4602      	mov	r2, r0
 800ad44:	460b      	mov	r3, r1
 800ad46:	4610      	mov	r0, r2
 800ad48:	4619      	mov	r1, r3
 800ad4a:	f7f5 ff75 	bl	8000c38 <__aeabi_d2f>
 800ad4e:	4602      	mov	r2, r0
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	651a      	str	r2, [r3, #80]	@ 0x50
    motor->Ib = 0 - motor->Ia - motor->Ic;
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800ad5a:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 800ad98 <getPhaseCurrents+0x140>
 800ad5e:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 800ad68:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
}
 800ad72:	bf00      	nop
 800ad74:	3710      	adds	r7, #16
 800ad76:	46bd      	mov	sp, r7
 800ad78:	bdb0      	pop	{r4, r5, r7, pc}
 800ad7a:	bf00      	nop
 800ad7c:	f3af 8000 	nop.w
 800ad80:	00000000 	.word	0x00000000
 800ad84:	40affe00 	.word	0x40affe00
 800ad88:	40000000 	.word	0x40000000
 800ad8c:	3f847ae1 	.word	0x3f847ae1
 800ad90:	40533333 	.word	0x40533333
 800ad94:	40240000 	.word	0x40240000
 800ad98:	00000000 	.word	0x00000000

0800ad9c <getABCurrents>:
// Ibeta = 1/sqrt(3) * Ia + 1/sqrt(3) * 2Ib
/*============================================================================*/
//   calculating Alpha Beta currents from phase currents
//   - function calculating Clarke transform of the phase currents
void getABCurrents(BldcMotor *motor)
{
 800ad9c:	b480      	push	{r7}
 800ad9e:	b083      	sub	sp, #12
 800ada0:	af00      	add	r7, sp, #0
 800ada2:	6078      	str	r0, [r7, #4]
    motor->Ialpha = motor->Ia;
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	655a      	str	r2, [r3, #84]	@ 0x54
    motor->Ibeta = _1_SQRT3 * motor->Ia + _2_SQRT3 * motor->Ib;
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800adb2:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 800ade0 <getABCurrents+0x44>
 800adb6:	ee27 7a87 	vmul.f32	s14, s15, s14
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 800adc0:	eddf 6a08 	vldr	s13, [pc, #32]	@ 800ade4 <getABCurrents+0x48>
 800adc4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800adc8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	edc3 7a16 	vstr	s15, [r3, #88]	@ 0x58
}
 800add2:	bf00      	nop
 800add4:	370c      	adds	r7, #12
 800add6:	46bd      	mov	sp, r7
 800add8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800addc:	4770      	bx	lr
 800adde:	bf00      	nop
 800ade0:	3f13cd3a 	.word	0x3f13cd3a
 800ade4:	3f93cd3a 	.word	0x3f93cd3a

0800ade8 <getDQCurrents>:
/*============================================================================*/
// function used with the foc algorihtm
//   calculating D and Q currents from Alpha Beta currents and electrical angle
//   - function calculating Clarke transform of the phase currents
void getDQCurrents(BldcMotor *motor)
{
 800ade8:	b580      	push	{r7, lr}
 800adea:	b084      	sub	sp, #16
 800adec:	af00      	add	r7, sp, #0
 800adee:	6078      	str	r0, [r7, #4]
    float ct;
    float st;
    _sincos(motor->angle_el, &st, &ct);
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 800adf6:	f107 020c 	add.w	r2, r7, #12
 800adfa:	f107 0308 	add.w	r3, r7, #8
 800adfe:	4611      	mov	r1, r2
 800ae00:	4618      	mov	r0, r3
 800ae02:	eeb0 0a67 	vmov.f32	s0, s15
 800ae06:	f000 f9df 	bl	800b1c8 <_sincos>
    motor->Id = motor->Ialpha * ct + motor->Ibeta * st;
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	ed93 7a15 	vldr	s14, [r3, #84]	@ 0x54
 800ae10:	edd7 7a03 	vldr	s15, [r7, #12]
 800ae14:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	edd3 6a16 	vldr	s13, [r3, #88]	@ 0x58
 800ae1e:	edd7 7a02 	vldr	s15, [r7, #8]
 800ae22:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ae26:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	edc3 7a17 	vstr	s15, [r3, #92]	@ 0x5c
    motor->Iq = motor->Ibeta * ct - motor->Ialpha * st;
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	ed93 7a16 	vldr	s14, [r3, #88]	@ 0x58
 800ae36:	edd7 7a03 	vldr	s15, [r7, #12]
 800ae3a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	edd3 6a15 	vldr	s13, [r3, #84]	@ 0x54
 800ae44:	edd7 7a02 	vldr	s15, [r7, #8]
 800ae48:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ae4c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	edc3 7a18 	vstr	s15, [r3, #96]	@ 0x60
 800ae56:	bf00      	nop
 800ae58:	3710      	adds	r7, #16
 800ae5a:	46bd      	mov	sp, r7
 800ae5c:	bd80      	pop	{r7, pc}

0800ae5e <encoderInit>:

#include "encoder.h"
#include "math_utils.h"
#include "focLib.h"
void encoderInit(MagEncoder *encoder, float _Ts, float (*_getRawAngle)(void), Direction _direction)
{
 800ae5e:	b480      	push	{r7}
 800ae60:	b085      	sub	sp, #20
 800ae62:	af00      	add	r7, sp, #0
 800ae64:	60f8      	str	r0, [r7, #12]
 800ae66:	ed87 0a02 	vstr	s0, [r7, #8]
 800ae6a:	6079      	str	r1, [r7, #4]
 800ae6c:	4613      	mov	r3, r2
 800ae6e:	70fb      	strb	r3, [r7, #3]
    encoder->angle_prev = 0;
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	f04f 0200 	mov.w	r2, #0
 800ae76:	601a      	str	r2, [r3, #0]
    encoder->vel_angle_prev = 0;
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	f04f 0200 	mov.w	r2, #0
 800ae7e:	605a      	str	r2, [r3, #4]
    encoder->full_rotations = 0;
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	2200      	movs	r2, #0
 800ae84:	609a      	str	r2, [r3, #8]
    encoder->vel_full_rotations = 0;
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	2200      	movs	r2, #0
 800ae8a:	60da      	str	r2, [r3, #12]
    encoder->shaftAngle = 0;
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	f04f 0200 	mov.w	r2, #0
 800ae92:	611a      	str	r2, [r3, #16]
    encoder->fullAngle = 0;
 800ae94:	68fb      	ldr	r3, [r7, #12]
 800ae96:	f04f 0200 	mov.w	r2, #0
 800ae9a:	615a      	str	r2, [r3, #20]
    encoder->velocity = 0;
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	f04f 0200 	mov.w	r2, #0
 800aea2:	619a      	str	r2, [r3, #24]
    encoder->Ts = _Ts;
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	68ba      	ldr	r2, [r7, #8]
 800aea8:	61da      	str	r2, [r3, #28]
    encoder->getRawAngle = _getRawAngle;
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	687a      	ldr	r2, [r7, #4]
 800aeae:	625a      	str	r2, [r3, #36]	@ 0x24
    encoder->direction = _direction;
 800aeb0:	68fb      	ldr	r3, [r7, #12]
 800aeb2:	78fa      	ldrb	r2, [r7, #3]
 800aeb4:	f883 2020 	strb.w	r2, [r3, #32]
}
 800aeb8:	bf00      	nop
 800aeba:	3714      	adds	r7, #20
 800aebc:	46bd      	mov	sp, r7
 800aebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aec2:	4770      	bx	lr

0800aec4 <encoderUpdate>:

void encoderUpdate(MagEncoder *encoder)
{
 800aec4:	b580      	push	{r7, lr}
 800aec6:	b084      	sub	sp, #16
 800aec8:	af00      	add	r7, sp, #0
 800aeca:	6078      	str	r0, [r7, #4]
    float val = encoder->getRawAngle() * encoder->direction;
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aed0:	4798      	blx	r3
 800aed2:	eeb0 7a40 	vmov.f32	s14, s0
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	f993 3020 	ldrsb.w	r3, [r3, #32]
 800aedc:	ee07 3a90 	vmov	s15, r3
 800aee0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800aee4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aee8:	edc7 7a03 	vstr	s15, [r7, #12]

    float d_angle = val - encoder->angle_prev;
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	edd3 7a00 	vldr	s15, [r3]
 800aef2:	ed97 7a03 	vldr	s14, [r7, #12]
 800aef6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800aefa:	edc7 7a02 	vstr	s15, [r7, #8]
    // 
    if (fabsf(d_angle) > (0.8f * _2PI))
 800aefe:	edd7 7a02 	vldr	s15, [r7, #8]
 800af02:	eef0 7ae7 	vabs.f32	s15, s15
 800af06:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 800afc0 <encoderUpdate+0xfc>
 800af0a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800af0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af12:	dd0f      	ble.n	800af34 <encoderUpdate+0x70>
        encoder->full_rotations += (d_angle > 0) ? -1 : 1;
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	689b      	ldr	r3, [r3, #8]
 800af18:	edd7 7a02 	vldr	s15, [r7, #8]
 800af1c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800af20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af24:	dd02      	ble.n	800af2c <encoderUpdate+0x68>
 800af26:	f04f 32ff 	mov.w	r2, #4294967295
 800af2a:	e000      	b.n	800af2e <encoderUpdate+0x6a>
 800af2c:	2201      	movs	r2, #1
 800af2e:	441a      	add	r2, r3
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	609a      	str	r2, [r3, #8]

    // angle
    encoder->angle_prev = val;
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	68fa      	ldr	r2, [r7, #12]
 800af38:	601a      	str	r2, [r3, #0]
    encoder->shaftAngle = val;
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	68fa      	ldr	r2, [r7, #12]
 800af3e:	611a      	str	r2, [r3, #16]
    encoder->fullAngle = (float)encoder->full_rotations * _2PI + encoder->angle_prev;
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	689b      	ldr	r3, [r3, #8]
 800af44:	ee07 3a90 	vmov	s15, r3
 800af48:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800af4c:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 800afc4 <encoderUpdate+0x100>
 800af50:	ee27 7a87 	vmul.f32	s14, s15, s14
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	edd3 7a00 	vldr	s15, [r3]
 800af5a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	edc3 7a05 	vstr	s15, [r3, #20]

    // 
    val = ((float)(encoder->full_rotations - encoder->vel_full_rotations) * _2PI + (encoder->angle_prev - encoder->vel_angle_prev)) / encoder->Ts;
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	689a      	ldr	r2, [r3, #8]
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	68db      	ldr	r3, [r3, #12]
 800af6c:	1ad3      	subs	r3, r2, r3
 800af6e:	ee07 3a90 	vmov	s15, r3
 800af72:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800af76:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 800afc4 <encoderUpdate+0x100>
 800af7a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	edd3 6a00 	vldr	s13, [r3]
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	edd3 7a01 	vldr	s15, [r3, #4]
 800af8a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800af8e:	ee77 6a27 	vadd.f32	s13, s14, s15
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	ed93 7a07 	vldr	s14, [r3, #28]
 800af98:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800af9c:	edc7 7a03 	vstr	s15, [r7, #12]
    // 
    encoder->vel_angle_prev = encoder->angle_prev;
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	681a      	ldr	r2, [r3, #0]
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	605a      	str	r2, [r3, #4]
    encoder->vel_full_rotations = encoder->full_rotations;
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	689a      	ldr	r2, [r3, #8]
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	60da      	str	r2, [r3, #12]
    encoder->velocity = val;
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	68fa      	ldr	r2, [r7, #12]
 800afb4:	619a      	str	r2, [r3, #24]
}
 800afb6:	bf00      	nop
 800afb8:	3710      	adds	r7, #16
 800afba:	46bd      	mov	sp, r7
 800afbc:	bd80      	pop	{r7, pc}
 800afbe:	bf00      	nop
 800afc0:	40a0d97c 	.word	0x40a0d97c
 800afc4:	40c90fdb 	.word	0x40c90fdb

0800afc8 <lpfInit>:
#include "lowpass_filter.h"

void lpfInit(LowPassFilter *filter, const float _Tf, const float _dt)
{
 800afc8:	b480      	push	{r7}
 800afca:	b085      	sub	sp, #20
 800afcc:	af00      	add	r7, sp, #0
 800afce:	60f8      	str	r0, [r7, #12]
 800afd0:	ed87 0a02 	vstr	s0, [r7, #8]
 800afd4:	edc7 0a01 	vstr	s1, [r7, #4]
    filter->Tf = _Tf;
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	68ba      	ldr	r2, [r7, #8]
 800afdc:	601a      	str	r2, [r3, #0]
    filter->dt = _dt;
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	687a      	ldr	r2, [r7, #4]
 800afe2:	605a      	str	r2, [r3, #4]
    filter->y_prev = 0;
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	f04f 0200 	mov.w	r2, #0
 800afea:	609a      	str	r2, [r3, #8]
}
 800afec:	bf00      	nop
 800afee:	3714      	adds	r7, #20
 800aff0:	46bd      	mov	sp, r7
 800aff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff6:	4770      	bx	lr

0800aff8 <lpfOperator>:

float lpfOperator(LowPassFilter *filter, float x)
{
 800aff8:	b480      	push	{r7}
 800affa:	b085      	sub	sp, #20
 800affc:	af00      	add	r7, sp, #0
 800affe:	6078      	str	r0, [r7, #4]
 800b000:	ed87 0a00 	vstr	s0, [r7]

    float alpha = filter->Tf / (filter->Tf + filter->dt);
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	edd3 6a00 	vldr	s13, [r3]
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	ed93 7a00 	vldr	s14, [r3]
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	edd3 7a01 	vldr	s15, [r3, #4]
 800b016:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b01a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b01e:	edc7 7a03 	vstr	s15, [r7, #12]
    float y = alpha * filter->y_prev + (1.0f - alpha) * x;
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	ed93 7a02 	vldr	s14, [r3, #8]
 800b028:	edd7 7a03 	vldr	s15, [r7, #12]
 800b02c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b030:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b034:	edd7 7a03 	vldr	s15, [r7, #12]
 800b038:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800b03c:	edd7 7a00 	vldr	s15, [r7]
 800b040:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b044:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b048:	edc7 7a02 	vstr	s15, [r7, #8]
    filter->y_prev = y;
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	68ba      	ldr	r2, [r7, #8]
 800b050:	609a      	str	r2, [r3, #8]

    return y;
 800b052:	68bb      	ldr	r3, [r7, #8]
 800b054:	ee07 3a90 	vmov	s15, r3
}
 800b058:	eeb0 0a67 	vmov.f32	s0, s15
 800b05c:	3714      	adds	r7, #20
 800b05e:	46bd      	mov	sp, r7
 800b060:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b064:	4770      	bx	lr
	...

0800b068 <_sin>:
#include "focLib.h"
// function approximating the sine calculation by using fixed size array
// uses a 65 element lookup table and interpolation
// thanks to @dekutree for his work on optimizing this
__attribute__((weak)) float _sin(float a)
{
 800b068:	b580      	push	{r7, lr}
 800b06a:	b086      	sub	sp, #24
 800b06c:	af00      	add	r7, sp, #0
 800b06e:	ed87 0a01 	vstr	s0, [r7, #4]
  // 16bit integer array for sine lookup. interpolation is used for better precision
  // 16 bit precision on sine value, 8 bit fractional value for interpolation, 6bit LUT size
  // resulting precision compared to stdlib sine is 0.00006480 (RMS difference in range -PI,PI for 3217 steps)
  static uint16_t sine_array[65] = {0, 804, 1608, 2411, 3212, 4011, 4808, 5602, 6393, 7180, 7962, 8740, 9512, 10279, 11039, 11793, 12540, 13279, 14010, 14733, 15447, 16151, 16846, 17531, 18205, 18868, 19520, 20160, 20788, 21403, 22006, 22595, 23170, 23732, 24279, 24812, 25330, 25833, 26320, 26791, 27246, 27684, 28106, 28511, 28899, 29269, 29622, 29957, 30274, 30572, 30853, 31114, 31357, 31581, 31786, 31972, 32138, 32286, 32413, 32522, 32610, 32679, 32729, 32758, 32768};
  unsigned int i = (unsigned int)(a * (64 * 4 * 256.0 / _2PI));
 800b072:	6878      	ldr	r0, [r7, #4]
 800b074:	f7f5 fa90 	bl	8000598 <__aeabi_f2d>
 800b078:	a339      	add	r3, pc, #228	@ (adr r3, 800b160 <_sin+0xf8>)
 800b07a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b07e:	f7f5 fae3 	bl	8000648 <__aeabi_dmul>
 800b082:	4602      	mov	r2, r0
 800b084:	460b      	mov	r3, r1
 800b086:	4610      	mov	r0, r2
 800b088:	4619      	mov	r1, r3
 800b08a:	f7f5 fdb5 	bl	8000bf8 <__aeabi_d2uiz>
 800b08e:	4603      	mov	r3, r0
 800b090:	60fb      	str	r3, [r7, #12]
  int t1, t2, frac = i & 0xff;
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	b2db      	uxtb	r3, r3
 800b096:	60bb      	str	r3, [r7, #8]
  i = (i >> 8) & 0xff;
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	0a1b      	lsrs	r3, r3, #8
 800b09c:	b2db      	uxtb	r3, r3
 800b09e:	60fb      	str	r3, [r7, #12]
  if (i < 64)
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	2b3f      	cmp	r3, #63	@ 0x3f
 800b0a4:	d80b      	bhi.n	800b0be <_sin+0x56>
  {
    t1 = sine_array[i];
 800b0a6:	4a2c      	ldr	r2, [pc, #176]	@ (800b158 <_sin+0xf0>)
 800b0a8:	68fb      	ldr	r3, [r7, #12]
 800b0aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b0ae:	617b      	str	r3, [r7, #20]
    t2 = sine_array[i + 1];
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	3301      	adds	r3, #1
 800b0b4:	4a28      	ldr	r2, [pc, #160]	@ (800b158 <_sin+0xf0>)
 800b0b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b0ba:	613b      	str	r3, [r7, #16]
 800b0bc:	e033      	b.n	800b126 <_sin+0xbe>
  }
  else if (i < 128)
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	2b7f      	cmp	r3, #127	@ 0x7f
 800b0c2:	d80e      	bhi.n	800b0e2 <_sin+0x7a>
  {
    t1 = sine_array[128 - i];
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 800b0ca:	4a23      	ldr	r2, [pc, #140]	@ (800b158 <_sin+0xf0>)
 800b0cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b0d0:	617b      	str	r3, [r7, #20]
    t2 = sine_array[127 - i];
 800b0d2:	68fb      	ldr	r3, [r7, #12]
 800b0d4:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 800b0d8:	4a1f      	ldr	r2, [pc, #124]	@ (800b158 <_sin+0xf0>)
 800b0da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b0de:	613b      	str	r3, [r7, #16]
 800b0e0:	e021      	b.n	800b126 <_sin+0xbe>
  }
  else if (i < 192)
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	2bbf      	cmp	r3, #191	@ 0xbf
 800b0e6:	d80e      	bhi.n	800b106 <_sin+0x9e>
  {
    t1 = -sine_array[-128 + i];
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	3b80      	subs	r3, #128	@ 0x80
 800b0ec:	4a1a      	ldr	r2, [pc, #104]	@ (800b158 <_sin+0xf0>)
 800b0ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b0f2:	425b      	negs	r3, r3
 800b0f4:	617b      	str	r3, [r7, #20]
    t2 = -sine_array[-127 + i];
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	3b7f      	subs	r3, #127	@ 0x7f
 800b0fa:	4a17      	ldr	r2, [pc, #92]	@ (800b158 <_sin+0xf0>)
 800b0fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b100:	425b      	negs	r3, r3
 800b102:	613b      	str	r3, [r7, #16]
 800b104:	e00f      	b.n	800b126 <_sin+0xbe>
  }
  else
  {
    t1 = -sine_array[256 - i];
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 800b10c:	4a12      	ldr	r2, [pc, #72]	@ (800b158 <_sin+0xf0>)
 800b10e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b112:	425b      	negs	r3, r3
 800b114:	617b      	str	r3, [r7, #20]
    t2 = -sine_array[255 - i];
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 800b11c:	4a0e      	ldr	r2, [pc, #56]	@ (800b158 <_sin+0xf0>)
 800b11e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b122:	425b      	negs	r3, r3
 800b124:	613b      	str	r3, [r7, #16]
  }
  return (1.0f / 32768.0f) * (t1 + (((t2 - t1) * frac) >> 8));
 800b126:	693a      	ldr	r2, [r7, #16]
 800b128:	697b      	ldr	r3, [r7, #20]
 800b12a:	1ad3      	subs	r3, r2, r3
 800b12c:	68ba      	ldr	r2, [r7, #8]
 800b12e:	fb02 f303 	mul.w	r3, r2, r3
 800b132:	121a      	asrs	r2, r3, #8
 800b134:	697b      	ldr	r3, [r7, #20]
 800b136:	4413      	add	r3, r2
 800b138:	ee07 3a90 	vmov	s15, r3
 800b13c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b140:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 800b15c <_sin+0xf4>
 800b144:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800b148:	eeb0 0a67 	vmov.f32	s0, s15
 800b14c:	3718      	adds	r7, #24
 800b14e:	46bd      	mov	sp, r7
 800b150:	bd80      	pop	{r7, pc}
 800b152:	bf00      	nop
 800b154:	f3af 8000 	nop.w
 800b158:	2000000c 	.word	0x2000000c
 800b15c:	38000000 	.word	0x38000000
 800b160:	6446f9b4 	.word	0x6446f9b4
 800b164:	40c45f30 	.word	0x40c45f30

0800b168 <_cos>:
// ~55us (float array)
// ~56us (int array)
// precision +-0.005
// it has to receive an angle in between 0 and 2PI
__attribute__((weak)) float _cos(float a)
{
 800b168:	b580      	push	{r7, lr}
 800b16a:	b084      	sub	sp, #16
 800b16c:	af00      	add	r7, sp, #0
 800b16e:	ed87 0a01 	vstr	s0, [r7, #4]
  float a_sin = a + _PI_2;
 800b172:	edd7 7a01 	vldr	s15, [r7, #4]
 800b176:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 800b1c0 <_cos+0x58>
 800b17a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b17e:	edc7 7a03 	vstr	s15, [r7, #12]
  a_sin = a_sin > _2PI ? a_sin - _2PI : a_sin;
 800b182:	edd7 7a03 	vldr	s15, [r7, #12]
 800b186:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 800b1c4 <_cos+0x5c>
 800b18a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b18e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b192:	dd06      	ble.n	800b1a2 <_cos+0x3a>
 800b194:	edd7 7a03 	vldr	s15, [r7, #12]
 800b198:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 800b1c4 <_cos+0x5c>
 800b19c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b1a0:	e001      	b.n	800b1a6 <_cos+0x3e>
 800b1a2:	edd7 7a03 	vldr	s15, [r7, #12]
 800b1a6:	edc7 7a03 	vstr	s15, [r7, #12]
  return _sin(a_sin);
 800b1aa:	ed97 0a03 	vldr	s0, [r7, #12]
 800b1ae:	f7ff ff5b 	bl	800b068 <_sin>
 800b1b2:	eef0 7a40 	vmov.f32	s15, s0
}
 800b1b6:	eeb0 0a67 	vmov.f32	s0, s15
 800b1ba:	3710      	adds	r7, #16
 800b1bc:	46bd      	mov	sp, r7
 800b1be:	bd80      	pop	{r7, pc}
 800b1c0:	3fc90fdb 	.word	0x3fc90fdb
 800b1c4:	40c90fdb 	.word	0x40c90fdb

0800b1c8 <_sincos>:

__attribute__((weak)) void _sincos(float a, float *s, float *c)
{
 800b1c8:	b580      	push	{r7, lr}
 800b1ca:	b084      	sub	sp, #16
 800b1cc:	af00      	add	r7, sp, #0
 800b1ce:	ed87 0a03 	vstr	s0, [r7, #12]
 800b1d2:	60b8      	str	r0, [r7, #8]
 800b1d4:	6079      	str	r1, [r7, #4]
  *s = _sin(a);
 800b1d6:	ed97 0a03 	vldr	s0, [r7, #12]
 800b1da:	f7ff ff45 	bl	800b068 <_sin>
 800b1de:	eef0 7a40 	vmov.f32	s15, s0
 800b1e2:	68bb      	ldr	r3, [r7, #8]
 800b1e4:	edc3 7a00 	vstr	s15, [r3]
  *c = _cos(a);
 800b1e8:	ed97 0a03 	vldr	s0, [r7, #12]
 800b1ec:	f7ff ffbc 	bl	800b168 <_cos>
 800b1f0:	eef0 7a40 	vmov.f32	s15, s0
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	edc3 7a00 	vstr	s15, [r3]
}
 800b1fa:	bf00      	nop
 800b1fc:	3710      	adds	r7, #16
 800b1fe:	46bd      	mov	sp, r7
 800b200:	bd80      	pop	{r7, pc}
 800b202:	0000      	movs	r0, r0
 800b204:	0000      	movs	r0, r0
	...

0800b208 <_normalizeAngle>:
  return r;
}

// normalizing radian angle to [0,2PI]
__attribute__((weak)) float _normalizeAngle(float angle)
{
 800b208:	b580      	push	{r7, lr}
 800b20a:	b084      	sub	sp, #16
 800b20c:	af00      	add	r7, sp, #0
 800b20e:	ed87 0a01 	vstr	s0, [r7, #4]
  float a = fmod(angle, _2PI);
 800b212:	6878      	ldr	r0, [r7, #4]
 800b214:	f7f5 f9c0 	bl	8000598 <__aeabi_f2d>
 800b218:	4602      	mov	r2, r0
 800b21a:	460b      	mov	r3, r1
 800b21c:	ed9f 1b12 	vldr	d1, [pc, #72]	@ 800b268 <_normalizeAngle+0x60>
 800b220:	ec43 2b10 	vmov	d0, r2, r3
 800b224:	f006 fdc4 	bl	8011db0 <fmod>
 800b228:	ec53 2b10 	vmov	r2, r3, d0
 800b22c:	4610      	mov	r0, r2
 800b22e:	4619      	mov	r1, r3
 800b230:	f7f5 fd02 	bl	8000c38 <__aeabi_d2f>
 800b234:	4603      	mov	r3, r0
 800b236:	60fb      	str	r3, [r7, #12]
  return a >= 0 ? a : (a + _2PI);
 800b238:	edd7 7a03 	vldr	s15, [r7, #12]
 800b23c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800b240:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b244:	db02      	blt.n	800b24c <_normalizeAngle+0x44>
 800b246:	edd7 7a03 	vldr	s15, [r7, #12]
 800b24a:	e005      	b.n	800b258 <_normalizeAngle+0x50>
 800b24c:	edd7 7a03 	vldr	s15, [r7, #12]
 800b250:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 800b270 <_normalizeAngle+0x68>
 800b254:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 800b258:	eeb0 0a67 	vmov.f32	s0, s15
 800b25c:	3710      	adds	r7, #16
 800b25e:	46bd      	mov	sp, r7
 800b260:	bd80      	pop	{r7, pc}
 800b262:	bf00      	nop
 800b264:	f3af 8000 	nop.w
 800b268:	60000000 	.word	0x60000000
 800b26c:	401921fb 	.word	0x401921fb
 800b270:	40c90fdb 	.word	0x40c90fdb

0800b274 <_electricalAngle>:

// Electrical angle calculation
float _electricalAngle(float shaft_angle, int pole_pairs)
{
 800b274:	b480      	push	{r7}
 800b276:	b083      	sub	sp, #12
 800b278:	af00      	add	r7, sp, #0
 800b27a:	ed87 0a01 	vstr	s0, [r7, #4]
 800b27e:	6038      	str	r0, [r7, #0]
  return (shaft_angle * pole_pairs);
 800b280:	683b      	ldr	r3, [r7, #0]
 800b282:	ee07 3a90 	vmov	s15, r3
 800b286:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b28a:	edd7 7a01 	vldr	s15, [r7, #4]
 800b28e:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 800b292:	eeb0 0a67 	vmov.f32	s0, s15
 800b296:	370c      	adds	r7, #12
 800b298:	46bd      	mov	sp, r7
 800b29a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b29e:	4770      	bx	lr

0800b2a0 <pidInit>:
#include "pid.h"
#include "math_utils.h"

void pidInit(PidController *pidController, float _P, float _I, float _D, float _ramp, float _limit, float _Ts)
{
 800b2a0:	b480      	push	{r7}
 800b2a2:	b089      	sub	sp, #36	@ 0x24
 800b2a4:	af00      	add	r7, sp, #0
 800b2a6:	61f8      	str	r0, [r7, #28]
 800b2a8:	ed87 0a06 	vstr	s0, [r7, #24]
 800b2ac:	edc7 0a05 	vstr	s1, [r7, #20]
 800b2b0:	ed87 1a04 	vstr	s2, [r7, #16]
 800b2b4:	edc7 1a03 	vstr	s3, [r7, #12]
 800b2b8:	ed87 2a02 	vstr	s4, [r7, #8]
 800b2bc:	edc7 2a01 	vstr	s5, [r7, #4]
    pidController->P = _P;
 800b2c0:	69fb      	ldr	r3, [r7, #28]
 800b2c2:	69ba      	ldr	r2, [r7, #24]
 800b2c4:	601a      	str	r2, [r3, #0]
    pidController->I = _I;
 800b2c6:	69fb      	ldr	r3, [r7, #28]
 800b2c8:	697a      	ldr	r2, [r7, #20]
 800b2ca:	605a      	str	r2, [r3, #4]
    pidController->D = _D;
 800b2cc:	69fb      	ldr	r3, [r7, #28]
 800b2ce:	693a      	ldr	r2, [r7, #16]
 800b2d0:	609a      	str	r2, [r3, #8]
    pidController->output_ramp = _ramp;
 800b2d2:	69fb      	ldr	r3, [r7, #28]
 800b2d4:	68fa      	ldr	r2, [r7, #12]
 800b2d6:	60da      	str	r2, [r3, #12]
    pidController->limit = _limit;
 800b2d8:	69fb      	ldr	r3, [r7, #28]
 800b2da:	68ba      	ldr	r2, [r7, #8]
 800b2dc:	611a      	str	r2, [r3, #16]
    pidController->Ts = _Ts;
 800b2de:	69fb      	ldr	r3, [r7, #28]
 800b2e0:	687a      	ldr	r2, [r7, #4]
 800b2e2:	621a      	str	r2, [r3, #32]
    pidController->error_prev = 0;
 800b2e4:	69fb      	ldr	r3, [r7, #28]
 800b2e6:	f04f 0200 	mov.w	r2, #0
 800b2ea:	615a      	str	r2, [r3, #20]
    pidController->output_prev = 0;
 800b2ec:	69fb      	ldr	r3, [r7, #28]
 800b2ee:	f04f 0200 	mov.w	r2, #0
 800b2f2:	619a      	str	r2, [r3, #24]
    pidController->integral_prev = 0;
 800b2f4:	69fb      	ldr	r3, [r7, #28]
 800b2f6:	f04f 0200 	mov.w	r2, #0
 800b2fa:	61da      	str	r2, [r3, #28]
}
 800b2fc:	bf00      	nop
 800b2fe:	3724      	adds	r7, #36	@ 0x24
 800b300:	46bd      	mov	sp, r7
 800b302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b306:	4770      	bx	lr

0800b308 <pidOperator>:

// PID controller function
float pidOperator(PidController *pidController, float error)
{
 800b308:	b480      	push	{r7}
 800b30a:	b08b      	sub	sp, #44	@ 0x2c
 800b30c:	af00      	add	r7, sp, #0
 800b30e:	6078      	str	r0, [r7, #4]
 800b310:	ed87 0a00 	vstr	s0, [r7]
    // u(s) = (P + I/s + Ds)e(s)
    // Discrete implementations
    // proportional part
    // u_p  = P *e(k)
    float proportional = pidController->P * error;
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	edd3 7a00 	vldr	s15, [r3]
 800b31a:	ed97 7a00 	vldr	s14, [r7]
 800b31e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b322:	edc7 7a08 	vstr	s15, [r7, #32]
    // Tustin transform of the integral part
    // u_ik = u_ik_1  + I*Ts/2*(ek + ek_1)
    float a = 0.5f * (error + pidController->error_prev);
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	ed93 7a05 	vldr	s14, [r3, #20]
 800b32c:	edd7 7a00 	vldr	s15, [r7]
 800b330:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b334:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800b338:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b33c:	edc7 7a07 	vstr	s15, [r7, #28]
    float b = pidController->I * pidController->Ts;
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	ed93 7a01 	vldr	s14, [r3, #4]
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	edd3 7a08 	vldr	s15, [r3, #32]
 800b34c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b350:	edc7 7a06 	vstr	s15, [r7, #24]
    float integral = pidController->integral_prev + pidController->I * pidController->Ts * 0.5f * (error + pidController->error_prev);
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	ed93 7a07 	vldr	s14, [r3, #28]
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	edd3 6a01 	vldr	s13, [r3, #4]
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	edd3 7a08 	vldr	s15, [r3, #32]
 800b366:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b36a:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800b36e:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	ed93 6a05 	vldr	s12, [r3, #20]
 800b378:	edd7 7a00 	vldr	s15, [r7]
 800b37c:	ee76 7a27 	vadd.f32	s15, s12, s15
 800b380:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b384:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b388:	edc7 7a05 	vstr	s15, [r7, #20]
    // antiwindup - limit the output
    integral = _constrain(integral, -pidController->limit, pidController->limit);
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	edd3 7a04 	vldr	s15, [r3, #16]
 800b392:	eef1 7a67 	vneg.f32	s15, s15
 800b396:	ed97 7a05 	vldr	s14, [r7, #20]
 800b39a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b39e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b3a2:	d505      	bpl.n	800b3b0 <pidOperator+0xa8>
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	edd3 7a04 	vldr	s15, [r3, #16]
 800b3aa:	eef1 7a67 	vneg.f32	s15, s15
 800b3ae:	e00f      	b.n	800b3d0 <pidOperator+0xc8>
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	edd3 7a04 	vldr	s15, [r3, #16]
 800b3b6:	ed97 7a05 	vldr	s14, [r7, #20]
 800b3ba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b3be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b3c2:	dd03      	ble.n	800b3cc <pidOperator+0xc4>
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	edd3 7a04 	vldr	s15, [r3, #16]
 800b3ca:	e001      	b.n	800b3d0 <pidOperator+0xc8>
 800b3cc:	edd7 7a05 	vldr	s15, [r7, #20]
 800b3d0:	edc7 7a05 	vstr	s15, [r7, #20]
    // Discrete derivation
    // u_dk = D(ek - ek_1)/Ts
    float derivative = pidController->D * (error - pidController->error_prev) / pidController->Ts;
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	ed93 7a02 	vldr	s14, [r3, #8]
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	edd3 7a05 	vldr	s15, [r3, #20]
 800b3e0:	edd7 6a00 	vldr	s13, [r7]
 800b3e4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800b3e8:	ee67 6a27 	vmul.f32	s13, s14, s15
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	ed93 7a08 	vldr	s14, [r3, #32]
 800b3f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b3f6:	edc7 7a04 	vstr	s15, [r7, #16]

    // sum all the components
    float output = proportional + integral + derivative;
 800b3fa:	ed97 7a08 	vldr	s14, [r7, #32]
 800b3fe:	edd7 7a05 	vldr	s15, [r7, #20]
 800b402:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b406:	ed97 7a04 	vldr	s14, [r7, #16]
 800b40a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b40e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    // antiwindup - limit the output variable
    output = _constrain(output, -pidController->limit, pidController->limit);
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	edd3 7a04 	vldr	s15, [r3, #16]
 800b418:	eef1 7a67 	vneg.f32	s15, s15
 800b41c:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800b420:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b424:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b428:	d505      	bpl.n	800b436 <pidOperator+0x12e>
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	edd3 7a04 	vldr	s15, [r3, #16]
 800b430:	eef1 7a67 	vneg.f32	s15, s15
 800b434:	e00f      	b.n	800b456 <pidOperator+0x14e>
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	edd3 7a04 	vldr	s15, [r3, #16]
 800b43c:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800b440:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b444:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b448:	dd03      	ble.n	800b452 <pidOperator+0x14a>
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	edd3 7a04 	vldr	s15, [r3, #16]
 800b450:	e001      	b.n	800b456 <pidOperator+0x14e>
 800b452:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800b456:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // if output ramp defined
    if (pidController->output_ramp > 0)
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	edd3 7a03 	vldr	s15, [r3, #12]
 800b460:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800b464:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b468:	dd42      	ble.n	800b4f0 <pidOperator+0x1e8>
    {
        // limit the acceleration by ramping the output
        float output_rate = (output - pidController->output_prev) / pidController->Ts;
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	edd3 7a06 	vldr	s15, [r3, #24]
 800b470:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800b474:	ee77 6a67 	vsub.f32	s13, s14, s15
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	ed93 7a08 	vldr	s14, [r3, #32]
 800b47e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b482:	edc7 7a03 	vstr	s15, [r7, #12]
        if (output_rate > pidController->output_ramp)
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	edd3 7a03 	vldr	s15, [r3, #12]
 800b48c:	ed97 7a03 	vldr	s14, [r7, #12]
 800b490:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b494:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b498:	dd0f      	ble.n	800b4ba <pidOperator+0x1b2>
            output = pidController->output_prev + pidController->output_ramp * pidController->Ts;
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	ed93 7a06 	vldr	s14, [r3, #24]
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	edd3 6a03 	vldr	s13, [r3, #12]
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	edd3 7a08 	vldr	s15, [r3, #32]
 800b4ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b4b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b4b4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
 800b4b8:	e01a      	b.n	800b4f0 <pidOperator+0x1e8>
        else if (output_rate < -pidController->output_ramp)
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	edd3 7a03 	vldr	s15, [r3, #12]
 800b4c0:	eef1 7a67 	vneg.f32	s15, s15
 800b4c4:	ed97 7a03 	vldr	s14, [r7, #12]
 800b4c8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b4cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b4d0:	d50e      	bpl.n	800b4f0 <pidOperator+0x1e8>
            output = pidController->output_prev - pidController->output_ramp * pidController->Ts;
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	ed93 7a06 	vldr	s14, [r3, #24]
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	edd3 6a03 	vldr	s13, [r3, #12]
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	edd3 7a08 	vldr	s15, [r3, #32]
 800b4e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b4e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b4ec:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    }
    // saving for the next pass
    pidController->integral_prev = integral;
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	697a      	ldr	r2, [r7, #20]
 800b4f4:	61da      	str	r2, [r3, #28]
    pidController->output_prev = output;
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b4fa:	619a      	str	r2, [r3, #24]
    pidController->error_prev = error;
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	683a      	ldr	r2, [r7, #0]
 800b500:	615a      	str	r2, [r3, #20]
    return output;
 800b502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b504:	ee07 3a90 	vmov	s15, r3
}
 800b508:	eeb0 0a67 	vmov.f32	s0, s15
 800b50c:	372c      	adds	r7, #44	@ 0x2c
 800b50e:	46bd      	mov	sp, r7
 800b510:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b514:	4770      	bx	lr
	...

0800b518 <setTorque>:
    motor->updatePwm(HALP_PWM_PERIOD * motor->Ta, HALP_PWM_PERIOD * motor->Tb, HALP_PWM_PERIOD * motor->Tc);
}
#elif 1

void setTorque(BldcMotor *motor, float Uq, float Ud, float angle_el)
{
 800b518:	b580      	push	{r7, lr}
 800b51a:	b08e      	sub	sp, #56	@ 0x38
 800b51c:	af00      	add	r7, sp, #0
 800b51e:	60f8      	str	r0, [r7, #12]
 800b520:	ed87 0a02 	vstr	s0, [r7, #8]
 800b524:	edc7 0a01 	vstr	s1, [r7, #4]
 800b528:	ed87 1a00 	vstr	s2, [r7]
    float Ualpha, Ubeta;
    float Ua, Ub, Uc;

    // Sinusoidal PWM modulation
    // Inverse Park + Clarke transformation
    _sincos(angle_el, &_sa, &_ca);
 800b52c:	f107 0214 	add.w	r2, r7, #20
 800b530:	f107 0310 	add.w	r3, r7, #16
 800b534:	4611      	mov	r1, r2
 800b536:	4618      	mov	r0, r3
 800b538:	ed97 0a00 	vldr	s0, [r7]
 800b53c:	f7ff fe44 	bl	800b1c8 <_sincos>

    // Inverse park transform
    Ualpha = _ca * Ud - _sa * Uq; // -sin(angle) * Uq;
 800b540:	ed97 7a05 	vldr	s14, [r7, #20]
 800b544:	edd7 7a01 	vldr	s15, [r7, #4]
 800b548:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b54c:	edd7 6a04 	vldr	s13, [r7, #16]
 800b550:	edd7 7a02 	vldr	s15, [r7, #8]
 800b554:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b558:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b55c:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    Ubeta = _sa * Ud + _ca * Uq;  //  cos(angle) * Uq;
 800b560:	ed97 7a04 	vldr	s14, [r7, #16]
 800b564:	edd7 7a01 	vldr	s15, [r7, #4]
 800b568:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b56c:	edd7 6a05 	vldr	s13, [r7, #20]
 800b570:	edd7 7a02 	vldr	s15, [r7, #8]
 800b574:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b578:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b57c:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

    // Clarke transform
    Ua = Ualpha;
 800b580:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b582:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Ub = -0.5f * Ualpha + _SQRT3_2 * Ubeta;
 800b584:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800b588:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800b58c:	ee27 7a87 	vmul.f32	s14, s15, s14
 800b590:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800b594:	eddf 6a95 	vldr	s13, [pc, #596]	@ 800b7ec <setTorque+0x2d4>
 800b598:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b59c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b5a0:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    Uc = -0.5f * Ualpha - _SQRT3_2 * Ubeta;
 800b5a4:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800b5a8:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800b5ac:	ee27 7a87 	vmul.f32	s14, s15, s14
 800b5b0:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800b5b4:	eddf 6a8d 	vldr	s13, [pc, #564]	@ 800b7ec <setTorque+0x2d4>
 800b5b8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b5bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b5c0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    center = UqMAX / 2;
 800b5c4:	4b8a      	ldr	r3, [pc, #552]	@ (800b7f0 <setTorque+0x2d8>)
 800b5c6:	623b      	str	r3, [r7, #32]

    // discussed here: https://community.simplefoc.com/t/embedded-world-2023-stm32-cordic-co-processor/3107/165?u=candas1
    // a bit more info here: https://microchipdeveloper.com/mct5001:which-zsm-is-best
    // Midpoint Clamp
    float Umin = min(Ua, min(Ub, Uc));
 800b5c8:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800b5cc:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800b5d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b5d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b5d8:	d502      	bpl.n	800b5e0 <setTorque+0xc8>
 800b5da:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800b5de:	e001      	b.n	800b5e4 <setTorque+0xcc>
 800b5e0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800b5e4:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800b5e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b5ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b5f0:	dd01      	ble.n	800b5f6 <setTorque+0xde>
 800b5f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b5f4:	e00b      	b.n	800b60e <setTorque+0xf6>
 800b5f6:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800b5fa:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800b5fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b602:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b606:	d501      	bpl.n	800b60c <setTorque+0xf4>
 800b608:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b60a:	e000      	b.n	800b60e <setTorque+0xf6>
 800b60c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b60e:	61fb      	str	r3, [r7, #28]
    float Umax = max(Ua, max(Ub, Uc));
 800b610:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800b614:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800b618:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b61c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b620:	dd02      	ble.n	800b628 <setTorque+0x110>
 800b622:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800b626:	e001      	b.n	800b62c <setTorque+0x114>
 800b628:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800b62c:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800b630:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b634:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b638:	d501      	bpl.n	800b63e <setTorque+0x126>
 800b63a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b63c:	e00b      	b.n	800b656 <setTorque+0x13e>
 800b63e:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800b642:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800b646:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b64a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b64e:	dd01      	ble.n	800b654 <setTorque+0x13c>
 800b650:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b652:	e000      	b.n	800b656 <setTorque+0x13e>
 800b654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b656:	61bb      	str	r3, [r7, #24]
    center -= (Umax + Umin) / 2;
 800b658:	ed97 7a06 	vldr	s14, [r7, #24]
 800b65c:	edd7 7a07 	vldr	s15, [r7, #28]
 800b660:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b664:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800b668:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b66c:	ed97 7a08 	vldr	s14, [r7, #32]
 800b670:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b674:	edc7 7a08 	vstr	s15, [r7, #32]

    Ua += center;
 800b678:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800b67c:	edd7 7a08 	vldr	s15, [r7, #32]
 800b680:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b684:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    Ub += center;
 800b688:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800b68c:	edd7 7a08 	vldr	s15, [r7, #32]
 800b690:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b694:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    Uc += center;
 800b698:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800b69c:	edd7 7a08 	vldr	s15, [r7, #32]
 800b6a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b6a4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    motor->Ta = _constrain(Ua / U_DC, 0.0f, 1.0f);
 800b6a8:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800b6ac:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 800b6b0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b6b4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800b6b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b6bc:	d502      	bpl.n	800b6c4 <setTorque+0x1ac>
 800b6be:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800b7f4 <setTorque+0x2dc>
 800b6c2:	e015      	b.n	800b6f0 <setTorque+0x1d8>
 800b6c4:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800b6c8:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 800b6cc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b6d0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b6d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b6d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b6dc:	dd02      	ble.n	800b6e4 <setTorque+0x1cc>
 800b6de:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800b6e2:	e005      	b.n	800b6f0 <setTorque+0x1d8>
 800b6e4:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800b6e8:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 800b6ec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	edc3 7a4a 	vstr	s15, [r3, #296]	@ 0x128
    motor->Tb = _constrain(Ub / U_DC, 0.0f, 1.0f);
 800b6f6:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800b6fa:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 800b6fe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b702:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800b706:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b70a:	d502      	bpl.n	800b712 <setTorque+0x1fa>
 800b70c:	eddf 7a39 	vldr	s15, [pc, #228]	@ 800b7f4 <setTorque+0x2dc>
 800b710:	e015      	b.n	800b73e <setTorque+0x226>
 800b712:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800b716:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 800b71a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b71e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b722:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b726:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b72a:	dd02      	ble.n	800b732 <setTorque+0x21a>
 800b72c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800b730:	e005      	b.n	800b73e <setTorque+0x226>
 800b732:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800b736:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 800b73a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b73e:	68fb      	ldr	r3, [r7, #12]
 800b740:	edc3 7a4b 	vstr	s15, [r3, #300]	@ 0x12c
    motor->Tc = _constrain(Uc / U_DC, 0.0f, 1.0f);
 800b744:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800b748:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 800b74c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b750:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800b754:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b758:	d502      	bpl.n	800b760 <setTorque+0x248>
 800b75a:	eddf 7a26 	vldr	s15, [pc, #152]	@ 800b7f4 <setTorque+0x2dc>
 800b75e:	e015      	b.n	800b78c <setTorque+0x274>
 800b760:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800b764:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 800b768:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b76c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b770:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b774:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b778:	dd02      	ble.n	800b780 <setTorque+0x268>
 800b77a:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800b77e:	e005      	b.n	800b78c <setTorque+0x274>
 800b780:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800b784:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 800b788:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	edc3 7a4c 	vstr	s15, [r3, #304]	@ 0x130

    motor->updatePwm(HALP_PWM_PERIOD * motor->Ta, HALP_PWM_PERIOD * motor->Tb, HALP_PWM_PERIOD * motor->Tc);
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 800b798:	68fa      	ldr	r2, [r7, #12]
 800b79a:	edd2 7a4a 	vldr	s15, [r2, #296]	@ 0x128
 800b79e:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 800b7f8 <setTorque+0x2e0>
 800b7a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b7a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b7aa:	ee17 2a90 	vmov	r2, s15
 800b7ae:	b290      	uxth	r0, r2
 800b7b0:	68fa      	ldr	r2, [r7, #12]
 800b7b2:	edd2 7a4b 	vldr	s15, [r2, #300]	@ 0x12c
 800b7b6:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 800b7f8 <setTorque+0x2e0>
 800b7ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b7be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b7c2:	ee17 2a90 	vmov	r2, s15
 800b7c6:	b291      	uxth	r1, r2
 800b7c8:	68fa      	ldr	r2, [r7, #12]
 800b7ca:	edd2 7a4c 	vldr	s15, [r2, #304]	@ 0x130
 800b7ce:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 800b7f8 <setTorque+0x2e0>
 800b7d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b7d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b7da:	ee17 2a90 	vmov	r2, s15
 800b7de:	b292      	uxth	r2, r2
 800b7e0:	4798      	blx	r3
    // set the voltages in driver
    // driver->setPwm(Ua, Ub, Uc);
}
 800b7e2:	bf00      	nop
 800b7e4:	3738      	adds	r7, #56	@ 0x38
 800b7e6:	46bd      	mov	sp, r7
 800b7e8:	bd80      	pop	{r7, pc}
 800b7ea:	bf00      	nop
 800b7ec:	3f5db3d7 	.word	0x3f5db3d7
 800b7f0:	4013cd3a 	.word	0x4013cd3a
 800b7f4:	00000000 	.word	0x00000000
 800b7f8:	45fa0000 	.word	0x45fa0000

0800b7fc <startPwm1>:

static void standingBy();
static void working(void);
static void updatePwm1(unsigned short int a, unsigned short int b, unsigned short int c);
static void startPwm1()
{
 800b7fc:	b580      	push	{r7, lr}
 800b7fe:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 800b800:	2100      	movs	r1, #0
 800b802:	4806      	ldr	r0, [pc, #24]	@ (800b81c <startPwm1+0x20>)
 800b804:	f7fb ff7e 	bl	8007704 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 800b808:	2104      	movs	r1, #4
 800b80a:	4804      	ldr	r0, [pc, #16]	@ (800b81c <startPwm1+0x20>)
 800b80c:	f7fb ff7a 	bl	8007704 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 800b810:	2108      	movs	r1, #8
 800b812:	4802      	ldr	r0, [pc, #8]	@ (800b81c <startPwm1+0x20>)
 800b814:	f7fb ff76 	bl	8007704 <HAL_TIM_PWM_Start>
    // HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
    // HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
    // HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
}
 800b818:	bf00      	nop
 800b81a:	bd80      	pop	{r7, pc}
 800b81c:	200004a4 	.word	0x200004a4

0800b820 <stopPwm1>:
static void stopPwm1()
{
 800b820:	b580      	push	{r7, lr}
 800b822:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_1);
 800b824:	2100      	movs	r1, #0
 800b826:	4806      	ldr	r0, [pc, #24]	@ (800b840 <stopPwm1+0x20>)
 800b828:	f7fc f86c 	bl	8007904 <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_2);
 800b82c:	2104      	movs	r1, #4
 800b82e:	4804      	ldr	r0, [pc, #16]	@ (800b840 <stopPwm1+0x20>)
 800b830:	f7fc f868 	bl	8007904 <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_3);
 800b834:	2108      	movs	r1, #8
 800b836:	4802      	ldr	r0, [pc, #8]	@ (800b840 <stopPwm1+0x20>)
 800b838:	f7fc f864 	bl	8007904 <HAL_TIM_PWM_Stop>
    // HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
    // HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
    // HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_3);
}
 800b83c:	bf00      	nop
 800b83e:	bd80      	pop	{r7, pc}
 800b840:	200004a4 	.word	0x200004a4

0800b844 <updatePwm1>:
static void updatePwm1(unsigned short int a, unsigned short int b, unsigned short int c)
{
 800b844:	b480      	push	{r7}
 800b846:	b083      	sub	sp, #12
 800b848:	af00      	add	r7, sp, #0
 800b84a:	4603      	mov	r3, r0
 800b84c:	80fb      	strh	r3, [r7, #6]
 800b84e:	460b      	mov	r3, r1
 800b850:	80bb      	strh	r3, [r7, #4]
 800b852:	4613      	mov	r3, r2
 800b854:	807b      	strh	r3, [r7, #2]
    TIM8->CCR1 = a;
 800b856:	4a07      	ldr	r2, [pc, #28]	@ (800b874 <updatePwm1+0x30>)
 800b858:	88fb      	ldrh	r3, [r7, #6]
 800b85a:	6353      	str	r3, [r2, #52]	@ 0x34
    TIM8->CCR2 = b;
 800b85c:	4a05      	ldr	r2, [pc, #20]	@ (800b874 <updatePwm1+0x30>)
 800b85e:	88bb      	ldrh	r3, [r7, #4]
 800b860:	6393      	str	r3, [r2, #56]	@ 0x38
    TIM8->CCR3 = c;
 800b862:	4a04      	ldr	r2, [pc, #16]	@ (800b874 <updatePwm1+0x30>)
 800b864:	887b      	ldrh	r3, [r7, #2]
 800b866:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 800b868:	bf00      	nop
 800b86a:	370c      	adds	r7, #12
 800b86c:	46bd      	mov	sp, r7
 800b86e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b872:	4770      	bx	lr
 800b874:	40013400 	.word	0x40013400

0800b878 <motorInit>:
// should be called before interruption enabled

static void motorInit()
{
 800b878:	b580      	push	{r7, lr}
 800b87a:	b086      	sub	sp, #24
 800b87c:	af00      	add	r7, sp, #0
    motor1.pole_pairs = 7;
 800b87e:	4ba1      	ldr	r3, [pc, #644]	@ (800bb04 <motorInit+0x28c>)
 800b880:	2207      	movs	r2, #7
 800b882:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    motor1.updatePwm = updatePwm1;
 800b886:	4b9f      	ldr	r3, [pc, #636]	@ (800bb04 <motorInit+0x28c>)
 800b888:	4a9f      	ldr	r2, [pc, #636]	@ (800bb08 <motorInit+0x290>)
 800b88a:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
    motor1.startPwm = startPwm1;
 800b88e:	4b9d      	ldr	r3, [pc, #628]	@ (800bb04 <motorInit+0x28c>)
 800b890:	4a9e      	ldr	r2, [pc, #632]	@ (800bb0c <motorInit+0x294>)
 800b892:	f8c3 2138 	str.w	r2, [r3, #312]	@ 0x138
    motor1.stopPwm = stopPwm1;
 800b896:	4b9b      	ldr	r3, [pc, #620]	@ (800bb04 <motorInit+0x28c>)
 800b898:	4a9d      	ldr	r2, [pc, #628]	@ (800bb10 <motorInit+0x298>)
 800b89a:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c
    motor1.zeroElectricAngleOffSet = 0;
 800b89e:	4b99      	ldr	r3, [pc, #612]	@ (800bb04 <motorInit+0x28c>)
 800b8a0:	f04f 0200 	mov.w	r2, #0
 800b8a4:	635a      	str	r2, [r3, #52]	@ 0x34
    motor1.Ts = 100 * 1e-6f;
 800b8a6:	4b97      	ldr	r3, [pc, #604]	@ (800bb04 <motorInit+0x28c>)
 800b8a8:	4a9a      	ldr	r2, [pc, #616]	@ (800bb14 <motorInit+0x29c>)
 800b8aa:	62da      	str	r2, [r3, #44]	@ 0x2c
    motor1.torqueType = CURRENT;
 800b8ac:	4b95      	ldr	r3, [pc, #596]	@ (800bb04 <motorInit+0x28c>)
 800b8ae:	2201      	movs	r2, #1
 800b8b0:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

    motor1.controlType = VELOCITY;
 800b8b4:	4b93      	ldr	r3, [pc, #588]	@ (800bb04 <motorInit+0x28c>)
 800b8b6:	2202      	movs	r2, #2
 800b8b8:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

    motor1.state = MOTOR_CALIBRATE;
 800b8bc:	4b91      	ldr	r3, [pc, #580]	@ (800bb04 <motorInit+0x28c>)
 800b8be:	2200      	movs	r2, #0
 800b8c0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    encoderInit(&motor1.magEncoder, motor1.Ts, MT6701_GetRawAngle, UNKNOWN);
 800b8c4:	4b8f      	ldr	r3, [pc, #572]	@ (800bb04 <motorInit+0x28c>)
 800b8c6:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800b8ca:	2201      	movs	r2, #1
 800b8cc:	4992      	ldr	r1, [pc, #584]	@ (800bb18 <motorInit+0x2a0>)
 800b8ce:	eeb0 0a67 	vmov.f32	s0, s15
 800b8d2:	488c      	ldr	r0, [pc, #560]	@ (800bb04 <motorInit+0x28c>)
 800b8d4:	f7ff fac3 	bl	800ae5e <encoderInit>

    if (motor1.controlType == TORQUE && motor1.torqueType == CURRENT)
 800b8d8:	4b8a      	ldr	r3, [pc, #552]	@ (800bb04 <motorInit+0x28c>)
 800b8da:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d12d      	bne.n	800b93e <motorInit+0xc6>
 800b8e2:	4b88      	ldr	r3, [pc, #544]	@ (800bb04 <motorInit+0x28c>)
 800b8e4:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800b8e8:	2b01      	cmp	r3, #1
 800b8ea:	d128      	bne.n	800b93e <motorInit+0xc6>
    {
        float kp, ki;
        kp = 500.0f;
 800b8ec:	4b8b      	ldr	r3, [pc, #556]	@ (800bb1c <motorInit+0x2a4>)
 800b8ee:	617b      	str	r3, [r7, #20]
        ki = 50.0f;
 800b8f0:	4b8b      	ldr	r3, [pc, #556]	@ (800bb20 <motorInit+0x2a8>)
 800b8f2:	613b      	str	r3, [r7, #16]
        pidInit(&motor1.pidId, kp, ki, 0, 0, UqMAX, motor1.Ts);
 800b8f4:	4b83      	ldr	r3, [pc, #524]	@ (800bb04 <motorInit+0x28c>)
 800b8f6:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800b8fa:	eef0 2a67 	vmov.f32	s5, s15
 800b8fe:	ed9f 2a89 	vldr	s4, [pc, #548]	@ 800bb24 <motorInit+0x2ac>
 800b902:	eddf 1a89 	vldr	s3, [pc, #548]	@ 800bb28 <motorInit+0x2b0>
 800b906:	ed9f 1a88 	vldr	s2, [pc, #544]	@ 800bb28 <motorInit+0x2b0>
 800b90a:	edd7 0a04 	vldr	s1, [r7, #16]
 800b90e:	ed97 0a05 	vldr	s0, [r7, #20]
 800b912:	4886      	ldr	r0, [pc, #536]	@ (800bb2c <motorInit+0x2b4>)
 800b914:	f7ff fcc4 	bl	800b2a0 <pidInit>
        pidInit(&motor1.pidIq, kp, ki, 0, 0, UqMAX, motor1.Ts);
 800b918:	4b7a      	ldr	r3, [pc, #488]	@ (800bb04 <motorInit+0x28c>)
 800b91a:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800b91e:	eef0 2a67 	vmov.f32	s5, s15
 800b922:	ed9f 2a80 	vldr	s4, [pc, #512]	@ 800bb24 <motorInit+0x2ac>
 800b926:	eddf 1a80 	vldr	s3, [pc, #512]	@ 800bb28 <motorInit+0x2b0>
 800b92a:	ed9f 1a7f 	vldr	s2, [pc, #508]	@ 800bb28 <motorInit+0x2b0>
 800b92e:	edd7 0a04 	vldr	s1, [r7, #16]
 800b932:	ed97 0a05 	vldr	s0, [r7, #20]
 800b936:	487e      	ldr	r0, [pc, #504]	@ (800bb30 <motorInit+0x2b8>)
 800b938:	f7ff fcb2 	bl	800b2a0 <pidInit>
    {
 800b93c:	e0c0      	b.n	800bac0 <motorInit+0x248>
    }
    else if (motor1.controlType == VELOCITY)
 800b93e:	4b71      	ldr	r3, [pc, #452]	@ (800bb04 <motorInit+0x28c>)
 800b940:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800b944:	2b02      	cmp	r3, #2
 800b946:	d152      	bne.n	800b9ee <motorInit+0x176>
    {
        if (motor1.torqueType == CURRENT)
 800b948:	4b6e      	ldr	r3, [pc, #440]	@ (800bb04 <motorInit+0x28c>)
 800b94a:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800b94e:	2b01      	cmp	r3, #1
 800b950:	d13a      	bne.n	800b9c8 <motorInit+0x150>
        {
            pidInit(&motor1.velocityPID, 0.02, 0.01, 0, 0, CURRENT_MAX, motor1.Ts);
 800b952:	4b6c      	ldr	r3, [pc, #432]	@ (800bb04 <motorInit+0x28c>)
 800b954:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800b958:	eef0 2a67 	vmov.f32	s5, s15
 800b95c:	eeb6 2a00 	vmov.f32	s4, #96	@ 0x3f000000  0.5
 800b960:	eddf 1a71 	vldr	s3, [pc, #452]	@ 800bb28 <motorInit+0x2b0>
 800b964:	ed9f 1a70 	vldr	s2, [pc, #448]	@ 800bb28 <motorInit+0x2b0>
 800b968:	eddf 0a72 	vldr	s1, [pc, #456]	@ 800bb34 <motorInit+0x2bc>
 800b96c:	ed9f 0a72 	vldr	s0, [pc, #456]	@ 800bb38 <motorInit+0x2c0>
 800b970:	4872      	ldr	r0, [pc, #456]	@ (800bb3c <motorInit+0x2c4>)
 800b972:	f7ff fc95 	bl	800b2a0 <pidInit>

            float kp, ki;
            kp = 500.0f;
 800b976:	4b69      	ldr	r3, [pc, #420]	@ (800bb1c <motorInit+0x2a4>)
 800b978:	607b      	str	r3, [r7, #4]
            ki = 50.0f;
 800b97a:	4b69      	ldr	r3, [pc, #420]	@ (800bb20 <motorInit+0x2a8>)
 800b97c:	603b      	str	r3, [r7, #0]
            pidInit(&motor1.pidId, kp, ki, 0, 0, UqMAX, motor1.Ts);
 800b97e:	4b61      	ldr	r3, [pc, #388]	@ (800bb04 <motorInit+0x28c>)
 800b980:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800b984:	eef0 2a67 	vmov.f32	s5, s15
 800b988:	ed9f 2a66 	vldr	s4, [pc, #408]	@ 800bb24 <motorInit+0x2ac>
 800b98c:	eddf 1a66 	vldr	s3, [pc, #408]	@ 800bb28 <motorInit+0x2b0>
 800b990:	ed9f 1a65 	vldr	s2, [pc, #404]	@ 800bb28 <motorInit+0x2b0>
 800b994:	edd7 0a00 	vldr	s1, [r7]
 800b998:	ed97 0a01 	vldr	s0, [r7, #4]
 800b99c:	4863      	ldr	r0, [pc, #396]	@ (800bb2c <motorInit+0x2b4>)
 800b99e:	f7ff fc7f 	bl	800b2a0 <pidInit>
            pidInit(&motor1.pidIq, kp, ki, 0, 0, UqMAX, motor1.Ts);
 800b9a2:	4b58      	ldr	r3, [pc, #352]	@ (800bb04 <motorInit+0x28c>)
 800b9a4:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800b9a8:	eef0 2a67 	vmov.f32	s5, s15
 800b9ac:	ed9f 2a5d 	vldr	s4, [pc, #372]	@ 800bb24 <motorInit+0x2ac>
 800b9b0:	eddf 1a5d 	vldr	s3, [pc, #372]	@ 800bb28 <motorInit+0x2b0>
 800b9b4:	ed9f 1a5c 	vldr	s2, [pc, #368]	@ 800bb28 <motorInit+0x2b0>
 800b9b8:	edd7 0a00 	vldr	s1, [r7]
 800b9bc:	ed97 0a01 	vldr	s0, [r7, #4]
 800b9c0:	485b      	ldr	r0, [pc, #364]	@ (800bb30 <motorInit+0x2b8>)
 800b9c2:	f7ff fc6d 	bl	800b2a0 <pidInit>
 800b9c6:	e07b      	b.n	800bac0 <motorInit+0x248>
        }
        else
        {
            pidInit(&motor1.velocityPID, 0.15, 0.05, 0, 0, UqMAX, motor1.Ts);
 800b9c8:	4b4e      	ldr	r3, [pc, #312]	@ (800bb04 <motorInit+0x28c>)
 800b9ca:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800b9ce:	eef0 2a67 	vmov.f32	s5, s15
 800b9d2:	ed9f 2a54 	vldr	s4, [pc, #336]	@ 800bb24 <motorInit+0x2ac>
 800b9d6:	eddf 1a54 	vldr	s3, [pc, #336]	@ 800bb28 <motorInit+0x2b0>
 800b9da:	ed9f 1a53 	vldr	s2, [pc, #332]	@ 800bb28 <motorInit+0x2b0>
 800b9de:	eddf 0a58 	vldr	s1, [pc, #352]	@ 800bb40 <motorInit+0x2c8>
 800b9e2:	ed9f 0a58 	vldr	s0, [pc, #352]	@ 800bb44 <motorInit+0x2cc>
 800b9e6:	4855      	ldr	r0, [pc, #340]	@ (800bb3c <motorInit+0x2c4>)
 800b9e8:	f7ff fc5a 	bl	800b2a0 <pidInit>
 800b9ec:	e068      	b.n	800bac0 <motorInit+0x248>
        }
    }
    else if (motor1.controlType == ANGLE)
 800b9ee:	4b45      	ldr	r3, [pc, #276]	@ (800bb04 <motorInit+0x28c>)
 800b9f0:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800b9f4:	2b03      	cmp	r3, #3
 800b9f6:	d163      	bne.n	800bac0 <motorInit+0x248>
    {
        if (motor1.torqueType == CURRENT)
 800b9f8:	4b42      	ldr	r3, [pc, #264]	@ (800bb04 <motorInit+0x28c>)
 800b9fa:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800b9fe:	2b01      	cmp	r3, #1
 800ba00:	d14c      	bne.n	800ba9c <motorInit+0x224>
        {
            pidInit(&motor1.anglePID, 2, 0, 0, 0, MAX_VELOCITY, motor1.Ts);
 800ba02:	4b40      	ldr	r3, [pc, #256]	@ (800bb04 <motorInit+0x28c>)
 800ba04:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800ba08:	eef0 2a67 	vmov.f32	s5, s15
 800ba0c:	ed9f 2a4e 	vldr	s4, [pc, #312]	@ 800bb48 <motorInit+0x2d0>
 800ba10:	eddf 1a45 	vldr	s3, [pc, #276]	@ 800bb28 <motorInit+0x2b0>
 800ba14:	ed9f 1a44 	vldr	s2, [pc, #272]	@ 800bb28 <motorInit+0x2b0>
 800ba18:	eddf 0a43 	vldr	s1, [pc, #268]	@ 800bb28 <motorInit+0x2b0>
 800ba1c:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 800ba20:	484a      	ldr	r0, [pc, #296]	@ (800bb4c <motorInit+0x2d4>)
 800ba22:	f7ff fc3d 	bl	800b2a0 <pidInit>

            pidInit(&motor1.velocityPID, -0.02, -0.01, 0, 0, CURRENT_MAX, motor1.Ts);
 800ba26:	4b37      	ldr	r3, [pc, #220]	@ (800bb04 <motorInit+0x28c>)
 800ba28:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800ba2c:	eef0 2a67 	vmov.f32	s5, s15
 800ba30:	eeb6 2a00 	vmov.f32	s4, #96	@ 0x3f000000  0.5
 800ba34:	eddf 1a3c 	vldr	s3, [pc, #240]	@ 800bb28 <motorInit+0x2b0>
 800ba38:	ed9f 1a3b 	vldr	s2, [pc, #236]	@ 800bb28 <motorInit+0x2b0>
 800ba3c:	eddf 0a44 	vldr	s1, [pc, #272]	@ 800bb50 <motorInit+0x2d8>
 800ba40:	ed9f 0a44 	vldr	s0, [pc, #272]	@ 800bb54 <motorInit+0x2dc>
 800ba44:	483d      	ldr	r0, [pc, #244]	@ (800bb3c <motorInit+0x2c4>)
 800ba46:	f7ff fc2b 	bl	800b2a0 <pidInit>

            // pidInit(&motor1.anglePID, -0.001, -0.0001, 0, 0, CURRENT_MAX / 2, motor1.Ts);

            float kp, ki;
            kp = -200;
 800ba4a:	4b43      	ldr	r3, [pc, #268]	@ (800bb58 <motorInit+0x2e0>)
 800ba4c:	60fb      	str	r3, [r7, #12]
            ki = -20;
 800ba4e:	4b43      	ldr	r3, [pc, #268]	@ (800bb5c <motorInit+0x2e4>)
 800ba50:	60bb      	str	r3, [r7, #8]
            pidInit(&motor1.pidId, kp, ki, 0, 0, UqMAX, motor1.Ts);
 800ba52:	4b2c      	ldr	r3, [pc, #176]	@ (800bb04 <motorInit+0x28c>)
 800ba54:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800ba58:	eef0 2a67 	vmov.f32	s5, s15
 800ba5c:	ed9f 2a31 	vldr	s4, [pc, #196]	@ 800bb24 <motorInit+0x2ac>
 800ba60:	eddf 1a31 	vldr	s3, [pc, #196]	@ 800bb28 <motorInit+0x2b0>
 800ba64:	ed9f 1a30 	vldr	s2, [pc, #192]	@ 800bb28 <motorInit+0x2b0>
 800ba68:	edd7 0a02 	vldr	s1, [r7, #8]
 800ba6c:	ed97 0a03 	vldr	s0, [r7, #12]
 800ba70:	482e      	ldr	r0, [pc, #184]	@ (800bb2c <motorInit+0x2b4>)
 800ba72:	f7ff fc15 	bl	800b2a0 <pidInit>
            pidInit(&motor1.pidIq, kp, ki, 0, 0, UqMAX, motor1.Ts);
 800ba76:	4b23      	ldr	r3, [pc, #140]	@ (800bb04 <motorInit+0x28c>)
 800ba78:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800ba7c:	eef0 2a67 	vmov.f32	s5, s15
 800ba80:	ed9f 2a28 	vldr	s4, [pc, #160]	@ 800bb24 <motorInit+0x2ac>
 800ba84:	eddf 1a28 	vldr	s3, [pc, #160]	@ 800bb28 <motorInit+0x2b0>
 800ba88:	ed9f 1a27 	vldr	s2, [pc, #156]	@ 800bb28 <motorInit+0x2b0>
 800ba8c:	edd7 0a02 	vldr	s1, [r7, #8]
 800ba90:	ed97 0a03 	vldr	s0, [r7, #12]
 800ba94:	4826      	ldr	r0, [pc, #152]	@ (800bb30 <motorInit+0x2b8>)
 800ba96:	f7ff fc03 	bl	800b2a0 <pidInit>
 800ba9a:	e011      	b.n	800bac0 <motorInit+0x248>
        }
        else
        {
            pidInit(&motor1.anglePID, 0.3, 0.001, 0, 0, UqMAX / 2, motor1.Ts);
 800ba9c:	4b19      	ldr	r3, [pc, #100]	@ (800bb04 <motorInit+0x28c>)
 800ba9e:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800baa2:	eef0 2a67 	vmov.f32	s5, s15
 800baa6:	ed9f 2a2e 	vldr	s4, [pc, #184]	@ 800bb60 <motorInit+0x2e8>
 800baaa:	eddf 1a1f 	vldr	s3, [pc, #124]	@ 800bb28 <motorInit+0x2b0>
 800baae:	ed9f 1a1e 	vldr	s2, [pc, #120]	@ 800bb28 <motorInit+0x2b0>
 800bab2:	eddf 0a2c 	vldr	s1, [pc, #176]	@ 800bb64 <motorInit+0x2ec>
 800bab6:	ed9f 0a2c 	vldr	s0, [pc, #176]	@ 800bb68 <motorInit+0x2f0>
 800baba:	4824      	ldr	r0, [pc, #144]	@ (800bb4c <motorInit+0x2d4>)
 800babc:	f7ff fbf0 	bl	800b2a0 <pidInit>
        }
    }

    lpfInit(&motor1.IqFilter, 0.05, motor1.Ts);
 800bac0:	4b10      	ldr	r3, [pc, #64]	@ (800bb04 <motorInit+0x28c>)
 800bac2:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800bac6:	eef0 0a67 	vmov.f32	s1, s15
 800baca:	ed9f 0a1d 	vldr	s0, [pc, #116]	@ 800bb40 <motorInit+0x2c8>
 800bace:	4827      	ldr	r0, [pc, #156]	@ (800bb6c <motorInit+0x2f4>)
 800bad0:	f7ff fa7a 	bl	800afc8 <lpfInit>
    lpfInit(&motor1.IdFilter, 0.05, motor1.Ts);
 800bad4:	4b0b      	ldr	r3, [pc, #44]	@ (800bb04 <motorInit+0x28c>)
 800bad6:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800bada:	eef0 0a67 	vmov.f32	s1, s15
 800bade:	ed9f 0a18 	vldr	s0, [pc, #96]	@ 800bb40 <motorInit+0x2c8>
 800bae2:	4823      	ldr	r0, [pc, #140]	@ (800bb70 <motorInit+0x2f8>)
 800bae4:	f7ff fa70 	bl	800afc8 <lpfInit>
    lpfInit(&motor1.velocityFilter, 0.01, motor1.Ts);
 800bae8:	4b06      	ldr	r3, [pc, #24]	@ (800bb04 <motorInit+0x28c>)
 800baea:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800baee:	eef0 0a67 	vmov.f32	s1, s15
 800baf2:	ed9f 0a10 	vldr	s0, [pc, #64]	@ 800bb34 <motorInit+0x2bc>
 800baf6:	481f      	ldr	r0, [pc, #124]	@ (800bb74 <motorInit+0x2fc>)
 800baf8:	f7ff fa66 	bl	800afc8 <lpfInit>
}
 800bafc:	bf00      	nop
 800bafe:	3718      	adds	r7, #24
 800bb00:	46bd      	mov	sp, r7
 800bb02:	bd80      	pop	{r7, pc}
 800bb04:	20000650 	.word	0x20000650
 800bb08:	0800b845 	.word	0x0800b845
 800bb0c:	0800b7fd 	.word	0x0800b7fd
 800bb10:	0800b821 	.word	0x0800b821
 800bb14:	38d1b717 	.word	0x38d1b717
 800bb18:	0800d285 	.word	0x0800d285
 800bb1c:	43fa0000 	.word	0x43fa0000
 800bb20:	42480000 	.word	0x42480000
 800bb24:	4093cd3a 	.word	0x4093cd3a
 800bb28:	00000000 	.word	0x00000000
 800bb2c:	200006b4 	.word	0x200006b4
 800bb30:	200006d8 	.word	0x200006d8
 800bb34:	3c23d70a 	.word	0x3c23d70a
 800bb38:	3ca3d70a 	.word	0x3ca3d70a
 800bb3c:	200006fc 	.word	0x200006fc
 800bb40:	3d4ccccd 	.word	0x3d4ccccd
 800bb44:	3e19999a 	.word	0x3e19999a
 800bb48:	43960000 	.word	0x43960000
 800bb4c:	20000720 	.word	0x20000720
 800bb50:	bc23d70a 	.word	0xbc23d70a
 800bb54:	bca3d70a 	.word	0xbca3d70a
 800bb58:	c3480000 	.word	0xc3480000
 800bb5c:	c1a00000 	.word	0xc1a00000
 800bb60:	4013cd3a 	.word	0x4013cd3a
 800bb64:	3a83126f 	.word	0x3a83126f
 800bb68:	3e99999a 	.word	0x3e99999a
 800bb6c:	20000744 	.word	0x20000744
 800bb70:	20000750 	.word	0x20000750
 800bb74:	2000075c 	.word	0x2000075c

0800bb78 <appInit>:
void appInit()
{
 800bb78:	b580      	push	{r7, lr}
 800bb7a:	af00      	add	r7, sp, #0
    motorInit();
 800bb7c:	f7ff fe7c 	bl	800b878 <motorInit>
    devState = WORK;
 800bb80:	4b07      	ldr	r3, [pc, #28]	@ (800bba0 <appInit+0x28>)
 800bb82:	2201      	movs	r2, #1
 800bb84:	701a      	strb	r2, [r3, #0]

    if (mpu_device_init() == 1)
 800bb86:	f000 fc51 	bl	800c42c <mpu_device_init>
 800bb8a:	4603      	mov	r3, r0
 800bb8c:	2b01      	cmp	r3, #1
 800bb8e:	d103      	bne.n	800bb98 <appInit+0x20>
    {
        printLog("IMU_Init failed\n");
 800bb90:	4804      	ldr	r0, [pc, #16]	@ (800bba4 <appInit+0x2c>)
 800bb92:	f000 f901 	bl	800bd98 <printLog>
    }
    else
        init_quaternion();
    //    MPU6050_Init(); // MPU6050
}
 800bb96:	e001      	b.n	800bb9c <appInit+0x24>
        init_quaternion();
 800bb98:	f000 fca0 	bl	800c4dc <init_quaternion>
}
 800bb9c:	bf00      	nop
 800bb9e:	bd80      	pop	{r7, pc}
 800bba0:	2000008e 	.word	0x2000008e
 800bba4:	08012c14 	.word	0x08012c14

0800bba8 <appRunning>:
static bool zeroReset;
void appRunning()
{
 800bba8:	b580      	push	{r7, lr}
 800bbaa:	af00      	add	r7, sp, #0

    //  getKeyState(&keyState);
    commander_run(&motor1);
 800bbac:	4811      	ldr	r0, [pc, #68]	@ (800bbf4 <appRunning+0x4c>)
 800bbae:	f000 f931 	bl	800be14 <commander_run>
    if (++flashCnt >= 10)
 800bbb2:	4b11      	ldr	r3, [pc, #68]	@ (800bbf8 <appRunning+0x50>)
 800bbb4:	781b      	ldrb	r3, [r3, #0]
 800bbb6:	3301      	adds	r3, #1
 800bbb8:	b2da      	uxtb	r2, r3
 800bbba:	4b0f      	ldr	r3, [pc, #60]	@ (800bbf8 <appRunning+0x50>)
 800bbbc:	701a      	strb	r2, [r3, #0]
 800bbbe:	4b0e      	ldr	r3, [pc, #56]	@ (800bbf8 <appRunning+0x50>)
 800bbc0:	781b      	ldrb	r3, [r3, #0]
 800bbc2:	2b09      	cmp	r3, #9
 800bbc4:	d902      	bls.n	800bbcc <appRunning+0x24>
        flashCnt = 0;
 800bbc6:	4b0c      	ldr	r3, [pc, #48]	@ (800bbf8 <appRunning+0x50>)
 800bbc8:	2200      	movs	r2, #0
 800bbca:	701a      	strb	r2, [r3, #0]

    ledOn = 0;
 800bbcc:	4b0b      	ldr	r3, [pc, #44]	@ (800bbfc <appRunning+0x54>)
 800bbce:	2200      	movs	r2, #0
 800bbd0:	701a      	strb	r2, [r3, #0]
    //         motor1.target = goalTorqueV;
    //     else
    //         motor1.target = goalTorqueC;
    // }

    switch (devState)
 800bbd2:	4b0b      	ldr	r3, [pc, #44]	@ (800bc00 <appRunning+0x58>)
 800bbd4:	781b      	ldrb	r3, [r3, #0]
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d002      	beq.n	800bbe0 <appRunning+0x38>
 800bbda:	2b01      	cmp	r3, #1
 800bbdc:	d003      	beq.n	800bbe6 <appRunning+0x3e>
 800bbde:	e005      	b.n	800bbec <appRunning+0x44>
    {
    case STANDBY:
        standingBy();
 800bbe0:	f000 f810 	bl	800bc04 <standingBy>
        break;
 800bbe4:	e002      	b.n	800bbec <appRunning+0x44>

    case WORK:
        working();
 800bbe6:	f000 f847 	bl	800bc78 <working>
        break;
 800bbea:	bf00      	nop
    }

    LED_drive();
 800bbec:	f000 f95e 	bl	800beac <LED_drive>
}
 800bbf0:	bf00      	nop
 800bbf2:	bd80      	pop	{r7, pc}
 800bbf4:	20000650 	.word	0x20000650
 800bbf8:	2000064c 	.word	0x2000064c
 800bbfc:	2000085d 	.word	0x2000085d
 800bc00:	2000008e 	.word	0x2000008e

0800bc04 <standingBy>:
static void standingBy()
{
 800bc04:	b580      	push	{r7, lr}
 800bc06:	af00      	add	r7, sp, #0
    static uchar cnt;

    ledOn = 1;
 800bc08:	4b15      	ldr	r3, [pc, #84]	@ (800bc60 <standingBy+0x5c>)
 800bc0a:	2201      	movs	r2, #1
 800bc0c:	701a      	strb	r2, [r3, #0]
    // setTorque(&motor1, 0, OPEN_LOOP_TORQUE, 0);
    if (zeroReset == 0)
 800bc0e:	4b15      	ldr	r3, [pc, #84]	@ (800bc64 <standingBy+0x60>)
 800bc10:	781b      	ldrb	r3, [r3, #0]
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	d106      	bne.n	800bc24 <standingBy+0x20>
    {
        goToZeroElecAngle(&motor1);
 800bc16:	4814      	ldr	r0, [pc, #80]	@ (800bc68 <standingBy+0x64>)
 800bc18:	f7fe fc1e 	bl	800a458 <goToZeroElecAngle>
        zeroReset = 1;
 800bc1c:	4b11      	ldr	r3, [pc, #68]	@ (800bc64 <standingBy+0x60>)
 800bc1e:	2201      	movs	r2, #1
 800bc20:	701a      	strb	r2, [r3, #0]
 800bc22:	e003      	b.n	800bc2c <standingBy+0x28>
    }
    else
        motor1.stopPwm();
 800bc24:	4b10      	ldr	r3, [pc, #64]	@ (800bc68 <standingBy+0x64>)
 800bc26:	f8d3 313c 	ldr.w	r3, [r3, #316]	@ 0x13c
 800bc2a:	4798      	blx	r3

    if (++cnt >= 10)
 800bc2c:	4b0f      	ldr	r3, [pc, #60]	@ (800bc6c <standingBy+0x68>)
 800bc2e:	781b      	ldrb	r3, [r3, #0]
 800bc30:	3301      	adds	r3, #1
 800bc32:	b2da      	uxtb	r2, r3
 800bc34:	4b0d      	ldr	r3, [pc, #52]	@ (800bc6c <standingBy+0x68>)
 800bc36:	701a      	strb	r2, [r3, #0]
 800bc38:	4b0c      	ldr	r3, [pc, #48]	@ (800bc6c <standingBy+0x68>)
 800bc3a:	781b      	ldrb	r3, [r3, #0]
 800bc3c:	2b09      	cmp	r3, #9
 800bc3e:	d90d      	bls.n	800bc5c <standingBy+0x58>
    {
        WORK_INIT;
 800bc40:	4b0b      	ldr	r3, [pc, #44]	@ (800bc70 <standingBy+0x6c>)
 800bc42:	2201      	movs	r2, #1
 800bc44:	701a      	strb	r2, [r3, #0]
 800bc46:	4b0b      	ldr	r3, [pc, #44]	@ (800bc74 <standingBy+0x70>)
 800bc48:	2200      	movs	r2, #0
 800bc4a:	701a      	strb	r2, [r3, #0]
 800bc4c:	4b06      	ldr	r3, [pc, #24]	@ (800bc68 <standingBy+0x64>)
 800bc4e:	2202      	movs	r2, #2
 800bc50:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 800bc54:	4b04      	ldr	r3, [pc, #16]	@ (800bc68 <standingBy+0x64>)
 800bc56:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 800bc5a:	4798      	blx	r3
    }
}
 800bc5c:	bf00      	nop
 800bc5e:	bd80      	pop	{r7, pc}
 800bc60:	2000085d 	.word	0x2000085d
 800bc64:	20000790 	.word	0x20000790
 800bc68:	20000650 	.word	0x20000650
 800bc6c:	20000791 	.word	0x20000791
 800bc70:	2000008e 	.word	0x2000008e
 800bc74:	2000064c 	.word	0x2000064c

0800bc78 <working>:

static void working(void)
{
 800bc78:	b480      	push	{r7}
 800bc7a:	af00      	add	r7, sp, #0
    zeroReset = 0;
 800bc7c:	4b07      	ldr	r3, [pc, #28]	@ (800bc9c <working+0x24>)
 800bc7e:	2200      	movs	r2, #0
 800bc80:	701a      	strb	r2, [r3, #0]
    if (flashCnt < 5)
 800bc82:	4b07      	ldr	r3, [pc, #28]	@ (800bca0 <working+0x28>)
 800bc84:	781b      	ldrb	r3, [r3, #0]
 800bc86:	2b04      	cmp	r3, #4
 800bc88:	d802      	bhi.n	800bc90 <working+0x18>
        ledOn = 1;
 800bc8a:	4b06      	ldr	r3, [pc, #24]	@ (800bca4 <working+0x2c>)
 800bc8c:	2201      	movs	r2, #1
 800bc8e:	701a      	strb	r2, [r3, #0]
    //        //     {
    //        //         bldcMotor.focTarget = 23;
    //        //     }
    //        // }
    //    }
}
 800bc90:	bf00      	nop
 800bc92:	46bd      	mov	sp, r7
 800bc94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc98:	4770      	bx	lr
 800bc9a:	bf00      	nop
 800bc9c:	20000790 	.word	0x20000790
 800bca0:	2000064c 	.word	0x2000064c
 800bca4:	2000085d 	.word	0x2000085d

0800bca8 <txDataProcess>:

void txDataProcess()
{
 800bca8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800bcac:	b084      	sub	sp, #16
 800bcae:	af04      	add	r7, sp, #16


    sprintf(txBuffer, "yaw : %.2f,roll : %.2f,pitch : %.2f\n", imu.yaw, imu.rol, imu.pit);
 800bcb0:	4b11      	ldr	r3, [pc, #68]	@ (800bcf8 <txDataProcess+0x50>)
 800bcb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bcb4:	4618      	mov	r0, r3
 800bcb6:	f7f4 fc6f 	bl	8000598 <__aeabi_f2d>
 800bcba:	4680      	mov	r8, r0
 800bcbc:	4689      	mov	r9, r1
 800bcbe:	4b0e      	ldr	r3, [pc, #56]	@ (800bcf8 <txDataProcess+0x50>)
 800bcc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bcc2:	4618      	mov	r0, r3
 800bcc4:	f7f4 fc68 	bl	8000598 <__aeabi_f2d>
 800bcc8:	4604      	mov	r4, r0
 800bcca:	460d      	mov	r5, r1
 800bccc:	4b0a      	ldr	r3, [pc, #40]	@ (800bcf8 <txDataProcess+0x50>)
 800bcce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bcd0:	4618      	mov	r0, r3
 800bcd2:	f7f4 fc61 	bl	8000598 <__aeabi_f2d>
 800bcd6:	4602      	mov	r2, r0
 800bcd8:	460b      	mov	r3, r1
 800bcda:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bcde:	e9cd 4500 	strd	r4, r5, [sp]
 800bce2:	4642      	mov	r2, r8
 800bce4:	464b      	mov	r3, r9
 800bce6:	4905      	ldr	r1, [pc, #20]	@ (800bcfc <txDataProcess+0x54>)
 800bce8:	4805      	ldr	r0, [pc, #20]	@ (800bd00 <txDataProcess+0x58>)
 800bcea:	f003 f9d9 	bl	800f0a0 <siprintf>
    // sprintf(txBuffer, "target:%.2f fullAngle:%.2f velocity:%.2f Uq:%.2f Ud:%.2f Iq:%.2f Id:%.2f elec_angle:%.2f\n", motor1.target, motor1.magEncoder.fullAngle, motor1.magEncoder.velocity, motor1.Uq, motor1.Ud, motor1.Iq, motor1.Id, motor1.angle_el);

    // sprintf(txBuffer, "target:%.2f  velocity:%.2f  Uq:%.2f\n", motor1.target, motor1.magEncoder.velocity, motor1.Uq);
    // sprintf(txBuffer, "target:%.2f,velocity:%.2f,Uq%.2f,Ud%.2f,Iq:%.2f,Id:%.2f\n", motor1.target, motor1.magEncoder.velocity, motor1.Uq, motor1.Ud, motor1.Iq, motor1.Id);
    // sprintf(txBuffer, "offset_ia:%f offset_ib:%f, Ia:%f, Ib:%f\n", motor1.offset_ia, motor1.offset_ib, motor1.Ia, motor1.Ib);
}
 800bcee:	bf00      	nop
 800bcf0:	46bd      	mov	sp, r7
 800bcf2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800bcf6:	bf00      	nop
 800bcf8:	200008a8 	.word	0x200008a8
 800bcfc:	08012c28 	.word	0x08012c28
 800bd00:	20000794 	.word	0x20000794

0800bd04 <HAL_ADCEx_InjectedConvCpltCallback>:

void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800bd04:	b580      	push	{r7, lr}
 800bd06:	b082      	sub	sp, #8
 800bd08:	af00      	add	r7, sp, #0
 800bd0a:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(TEST_GPIO_Port, TEST_Pin, GPIO_PIN_SET);
 800bd0c:	2201      	movs	r2, #1
 800bd0e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800bd12:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800bd16:	f7f9 ffaf 	bl	8005c78 <HAL_GPIO_WritePin>
    if (hadc == &hadc1)
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	4a0d      	ldr	r2, [pc, #52]	@ (800bd54 <HAL_ADCEx_InjectedConvCpltCallback+0x50>)
 800bd1e:	4293      	cmp	r3, r2
 800bd20:	d10d      	bne.n	800bd3e <HAL_ADCEx_InjectedConvCpltCallback+0x3a>
    {

        foc(&motor1, hadc1.Instance->JDR1, hadc2.Instance->JDR1);
 800bd22:	4b0c      	ldr	r3, [pc, #48]	@ (800bd54 <HAL_ADCEx_InjectedConvCpltCallback+0x50>)
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	f8d3 1080 	ldr.w	r1, [r3, #128]	@ 0x80
 800bd2a:	4b0b      	ldr	r3, [pc, #44]	@ (800bd58 <HAL_ADCEx_InjectedConvCpltCallback+0x54>)
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bd32:	461a      	mov	r2, r3
 800bd34:	4809      	ldr	r0, [pc, #36]	@ (800bd5c <HAL_ADCEx_InjectedConvCpltCallback+0x58>)
 800bd36:	f7fe fcfb 	bl	800a730 <foc>

        dealPer100us();
 800bd3a:	f001 fb69 	bl	800d410 <dealPer100us>

        memcpy(tempData, (uint8_t *)&load_data, sizeof(load_data));
        HAL_UART_Transmit_DMA(&huart3, (uint8_t *)tempData, sizeof(tempData));
#endif
    }
    HAL_GPIO_WritePin(TEST_GPIO_Port, TEST_Pin, GPIO_PIN_RESET);
 800bd3e:	2200      	movs	r2, #0
 800bd40:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800bd44:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800bd48:	f7f9 ff96 	bl	8005c78 <HAL_GPIO_WritePin>
}
 800bd4c:	bf00      	nop
 800bd4e:	3708      	adds	r7, #8
 800bd50:	46bd      	mov	sp, r7
 800bd52:	bd80      	pop	{r7, pc}
 800bd54:	2000029c 	.word	0x2000029c
 800bd58:	20000308 	.word	0x20000308
 800bd5c:	20000650 	.word	0x20000650

0800bd60 <HAL_UARTEx_RxEventCallback>:
bool toProcessData;
uint8_t aRxBuffer;
float comm1, comm2, comm3, comm4, comm5, comm6, comm7, comm8, comm9, comm10, comm11;

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800bd60:	b580      	push	{r7, lr}
 800bd62:	b082      	sub	sp, #8
 800bd64:	af00      	add	r7, sp, #0
 800bd66:	6078      	str	r0, [r7, #4]
 800bd68:	460b      	mov	r3, r1
 800bd6a:	807b      	strh	r3, [r7, #2]
  if (huart == &huart3)
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	4a07      	ldr	r2, [pc, #28]	@ (800bd8c <HAL_UARTEx_RxEventCallback+0x2c>)
 800bd70:	4293      	cmp	r3, r2
 800bd72:	d107      	bne.n	800bd84 <HAL_UARTEx_RxEventCallback+0x24>
  {
    // HAL_UART_Transmit_DMA(&huart3, rxBuffer, Size);
    HAL_UARTEx_ReceiveToIdle_DMA(&huart3, rxBuffer, sizeof(rxBuffer));
 800bd74:	2264      	movs	r2, #100	@ 0x64
 800bd76:	4906      	ldr	r1, [pc, #24]	@ (800bd90 <HAL_UARTEx_RxEventCallback+0x30>)
 800bd78:	4804      	ldr	r0, [pc, #16]	@ (800bd8c <HAL_UARTEx_RxEventCallback+0x2c>)
 800bd7a:	f7fe faca 	bl	800a312 <HAL_UARTEx_ReceiveToIdle_DMA>
    toProcessData = 1;
 800bd7e:	4b05      	ldr	r3, [pc, #20]	@ (800bd94 <HAL_UARTEx_RxEventCallback+0x34>)
 800bd80:	2201      	movs	r2, #1
 800bd82:	701a      	strb	r2, [r3, #0]
  }
}
 800bd84:	bf00      	nop
 800bd86:	3708      	adds	r7, #8
 800bd88:	46bd      	mov	sp, r7
 800bd8a:	bd80      	pop	{r7, pc}
 800bd8c:	200004f0 	.word	0x200004f0
 800bd90:	200007f8 	.word	0x200007f8
 800bd94:	2000085c 	.word	0x2000085c

0800bd98 <printLog>:

// DMA
void printLog(const char *format, ...)
{
 800bd98:	b40f      	push	{r0, r1, r2, r3}
 800bd9a:	b580      	push	{r7, lr}
 800bd9c:	b0c2      	sub	sp, #264	@ 0x108
 800bd9e:	af00      	add	r7, sp, #0
  // length = vsnprintf((char *)txBuffer, sizeof(txBuffer), (char *)format, args);
  // va_end(args);
  // HAL_UART_Transmit_DMA(&huart3, (const char *)txBuffer, length);

  va_list args;           // 
  va_start(args, format); // formatarg
 800bda0:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 800bda4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

  char strBuf[256];               // 
  vsprintf(strBuf, format, args); // vsprintf
 800bda8:	1d3b      	adds	r3, r7, #4
 800bdaa:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 800bdae:	f8d7 1110 	ldr.w	r1, [r7, #272]	@ 0x110
 800bdb2:	4618      	mov	r0, r3
 800bdb4:	f003 f9ee 	bl	800f194 <vsiprintf>
  va_end(args);                   // 

  // 
  while (HAL_UART_GetState(&huart3) == HAL_UART_STATE_BUSY_TX)
 800bdb8:	bf00      	nop
 800bdba:	480d      	ldr	r0, [pc, #52]	@ (800bdf0 <printLog+0x58>)
 800bdbc:	f7fd fa5c 	bl	8009278 <HAL_UART_GetState>
 800bdc0:	4603      	mov	r3, r0
 800bdc2:	2b21      	cmp	r3, #33	@ 0x21
 800bdc4:	d0f9      	beq.n	800bdba <printLog+0x22>
  {
    // Wait for DMA transfer to complete
  }
  HAL_UART_Transmit(&huart3, (uint8_t *)strBuf, strlen(strBuf), 1000);
 800bdc6:	1d3b      	adds	r3, r7, #4
 800bdc8:	4618      	mov	r0, r3
 800bdca:	f7f4 fa79 	bl	80002c0 <strlen>
 800bdce:	4603      	mov	r3, r0
 800bdd0:	b29a      	uxth	r2, r3
 800bdd2:	1d39      	adds	r1, r7, #4
 800bdd4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800bdd8:	4805      	ldr	r0, [pc, #20]	@ (800bdf0 <printLog+0x58>)
 800bdda:	f7fc fde9 	bl	80089b0 <HAL_UART_Transmit>
}
 800bdde:	bf00      	nop
 800bde0:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800bde4:	46bd      	mov	sp, r7
 800bde6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800bdea:	b004      	add	sp, #16
 800bdec:	4770      	bx	lr
 800bdee:	bf00      	nop
 800bdf0:	200004f0 	.word	0x200004f0

0800bdf4 <uartTx>:
//   va_end(args);
//   HAL_UART_Transmit_DMA(&huart3, (const char *)txBuffer, length);
// }

void uartTx()
{
 800bdf4:	b580      	push	{r7, lr}
 800bdf6:	af00      	add	r7, sp, #0

#if SHOW_WAVE == 0
  txDataProcess();
 800bdf8:	f7ff ff56 	bl	800bca8 <txDataProcess>
  HAL_UART_Transmit_DMA(&huart3, (uint8_t *)txBuffer, sizeof(txBuffer));
 800bdfc:	2264      	movs	r2, #100	@ 0x64
 800bdfe:	4903      	ldr	r1, [pc, #12]	@ (800be0c <uartTx+0x18>)
 800be00:	4803      	ldr	r0, [pc, #12]	@ (800be10 <uartTx+0x1c>)
 800be02:	f7fc fe63 	bl	8008acc <HAL_UART_Transmit_DMA>
#endif
}
 800be06:	bf00      	nop
 800be08:	bd80      	pop	{r7, pc}
 800be0a:	bf00      	nop
 800be0c:	20000794 	.word	0x20000794
 800be10:	200004f0 	.word	0x200004f0

0800be14 <commander_run>:

void commander_run(BldcMotor *motor)
{
 800be14:	b580      	push	{r7, lr}
 800be16:	b082      	sub	sp, #8
 800be18:	af00      	add	r7, sp, #0
 800be1a:	6078      	str	r0, [r7, #4]
  if (toProcessData == 1)
 800be1c:	4b1c      	ldr	r3, [pc, #112]	@ (800be90 <commander_run+0x7c>)
 800be1e:	781b      	ldrb	r3, [r3, #0]
 800be20:	2b01      	cmp	r3, #1
 800be22:	d131      	bne.n	800be88 <commander_run+0x74>
  {
    // memset(txBuffer, '\0', sizeof(txBuffer));

    switch (rxBuffer[0])
 800be24:	4b1b      	ldr	r3, [pc, #108]	@ (800be94 <commander_run+0x80>)
 800be26:	781b      	ldrb	r3, [r3, #0]
 800be28:	2b48      	cmp	r3, #72	@ 0x48
 800be2a:	d002      	beq.n	800be32 <commander_run+0x1e>
 800be2c:	2b54      	cmp	r3, #84	@ 0x54
 800be2e:	d00a      	beq.n	800be46 <commander_run+0x32>
 800be30:	e027      	b.n	800be82 <commander_run+0x6e>
    {
    case 'H':
      // sprintf(sndBuff, "Hello World!\r\n");
      // HAL_UART_Transmit_DMA(&huart3, (uint8_t *)sndBuff, sizeof(sndBuff));
      sprintf(txBuffer, "Hello World!\r\n");
 800be32:	4919      	ldr	r1, [pc, #100]	@ (800be98 <commander_run+0x84>)
 800be34:	4819      	ldr	r0, [pc, #100]	@ (800be9c <commander_run+0x88>)
 800be36:	f003 f933 	bl	800f0a0 <siprintf>
      HAL_UART_Transmit_DMA(&huart3, (uint8_t *)txBuffer, sizeof(txBuffer));
 800be3a:	2264      	movs	r2, #100	@ 0x64
 800be3c:	4917      	ldr	r1, [pc, #92]	@ (800be9c <commander_run+0x88>)
 800be3e:	4818      	ldr	r0, [pc, #96]	@ (800bea0 <commander_run+0x8c>)
 800be40:	f7fc fe44 	bl	8008acc <HAL_UART_Transmit_DMA>
      break;
 800be44:	e01d      	b.n	800be82 <commander_run+0x6e>
    case 'T': // T6.28

      motor->target = atof((const char *)(rxBuffer + 1));
 800be46:	4b17      	ldr	r3, [pc, #92]	@ (800bea4 <commander_run+0x90>)
 800be48:	4618      	mov	r0, r3
 800be4a:	f001 fbe3 	bl	800d614 <atof>
 800be4e:	ec53 2b10 	vmov	r2, r3, d0
 800be52:	4610      	mov	r0, r2
 800be54:	4619      	mov	r1, r3
 800be56:	f7f4 feef 	bl	8000c38 <__aeabi_d2f>
 800be5a:	4602      	mov	r2, r0
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	631a      	str	r2, [r3, #48]	@ 0x30
      sprintf(txBuffer, "Target=%.2f\r\n", motor->target);
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800be64:	4618      	mov	r0, r3
 800be66:	f7f4 fb97 	bl	8000598 <__aeabi_f2d>
 800be6a:	4602      	mov	r2, r0
 800be6c:	460b      	mov	r3, r1
 800be6e:	490e      	ldr	r1, [pc, #56]	@ (800bea8 <commander_run+0x94>)
 800be70:	480a      	ldr	r0, [pc, #40]	@ (800be9c <commander_run+0x88>)
 800be72:	f003 f915 	bl	800f0a0 <siprintf>
      HAL_UART_Transmit_DMA(&huart3, (uint8_t *)txBuffer, sizeof(txBuffer));
 800be76:	2264      	movs	r2, #100	@ 0x64
 800be78:	4908      	ldr	r1, [pc, #32]	@ (800be9c <commander_run+0x88>)
 800be7a:	4809      	ldr	r0, [pc, #36]	@ (800bea0 <commander_run+0x8c>)
 800be7c:	f7fc fe26 	bl	8008acc <HAL_UART_Transmit_DMA>
      // printf("%s", sndBuff);
      // HAL_UART_Transmit_DMA(&huart3, (uint8_t *)sndBuff, sizeof(sndBuff));
      break;
 800be80:	bf00      	nop
      // case 'A': // A
      //   sprintf(sndBuff, "Ang=%.2f\r\n", shaftAngle);
      //   printf("%s", sndBuff);
      //   break;
    }
    toProcessData = 0;
 800be82:	4b03      	ldr	r3, [pc, #12]	@ (800be90 <commander_run+0x7c>)
 800be84:	2200      	movs	r2, #0
 800be86:	701a      	strb	r2, [r3, #0]
  }
}
 800be88:	bf00      	nop
 800be8a:	3708      	adds	r7, #8
 800be8c:	46bd      	mov	sp, r7
 800be8e:	bd80      	pop	{r7, pc}
 800be90:	2000085c 	.word	0x2000085c
 800be94:	200007f8 	.word	0x200007f8
 800be98:	08012c50 	.word	0x08012c50
 800be9c:	20000794 	.word	0x20000794
 800bea0:	200004f0 	.word	0x200004f0
 800bea4:	200007f9 	.word	0x200007f9
 800bea8:	08012c60 	.word	0x08012c60

0800beac <LED_drive>:
#include "led.h"

bool ledOn;

void LED_drive()
{
 800beac:	b580      	push	{r7, lr}
 800beae:	af00      	add	r7, sp, #0
    if (ledOn)
 800beb0:	4b08      	ldr	r3, [pc, #32]	@ (800bed4 <LED_drive+0x28>)
 800beb2:	781b      	ldrb	r3, [r3, #0]
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d005      	beq.n	800bec4 <LED_drive+0x18>
        LED_ON;
 800beb8:	2200      	movs	r2, #0
 800beba:	2101      	movs	r1, #1
 800bebc:	4806      	ldr	r0, [pc, #24]	@ (800bed8 <LED_drive+0x2c>)
 800bebe:	f7f9 fedb 	bl	8005c78 <HAL_GPIO_WritePin>
    else
        LED_OFF;
}
 800bec2:	e004      	b.n	800bece <LED_drive+0x22>
        LED_OFF;
 800bec4:	2201      	movs	r2, #1
 800bec6:	2101      	movs	r1, #1
 800bec8:	4803      	ldr	r0, [pc, #12]	@ (800bed8 <LED_drive+0x2c>)
 800beca:	f7f9 fed5 	bl	8005c78 <HAL_GPIO_WritePin>
}
 800bece:	bf00      	nop
 800bed0:	bd80      	pop	{r7, pc}
 800bed2:	bf00      	nop
 800bed4:	2000085d 	.word	0x2000085d
 800bed8:	48000400 	.word	0x48000400

0800bedc <inv_sqrt>:

//  1/Sqrt(x)
// X:
// imu ahrs update()
float inv_sqrt(float x)
{
 800bedc:	b480      	push	{r7}
 800bede:	b087      	sub	sp, #28
 800bee0:	af00      	add	r7, sp, #0
 800bee2:	ed87 0a01 	vstr	s0, [r7, #4]
    float halfx = 0.5f * x;
 800bee6:	edd7 7a01 	vldr	s15, [r7, #4]
 800beea:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800beee:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bef2:	edc7 7a05 	vstr	s15, [r7, #20]
    float y = x;
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	613b      	str	r3, [r7, #16]
    long i = *(long *)&y;
 800befa:	f107 0310 	add.w	r3, r7, #16
 800befe:	681b      	ldr	r3, [r3, #0]
 800bf00:	60fb      	str	r3, [r7, #12]

    i = 0x5f3759df - (i >> 1);
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	105a      	asrs	r2, r3, #1
 800bf06:	4b12      	ldr	r3, [pc, #72]	@ (800bf50 <inv_sqrt+0x74>)
 800bf08:	1a9b      	subs	r3, r3, r2
 800bf0a:	60fb      	str	r3, [r7, #12]
    y = *(float *)&i;
 800bf0c:	f107 030c 	add.w	r3, r7, #12
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	613b      	str	r3, [r7, #16]
    y = y * (1.5f - (halfx * y * y));
 800bf14:	ed97 7a04 	vldr	s14, [r7, #16]
 800bf18:	edd7 7a05 	vldr	s15, [r7, #20]
 800bf1c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800bf20:	edd7 7a04 	vldr	s15, [r7, #16]
 800bf24:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bf28:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 800bf2c:	ee37 7a67 	vsub.f32	s14, s14, s15
 800bf30:	edd7 7a04 	vldr	s15, [r7, #16]
 800bf34:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bf38:	edc7 7a04 	vstr	s15, [r7, #16]

    return y;
 800bf3c:	693b      	ldr	r3, [r7, #16]
 800bf3e:	ee07 3a90 	vmov	s15, r3
}
 800bf42:	eeb0 0a67 	vmov.f32	s0, s15
 800bf46:	371c      	adds	r7, #28
 800bf48:	46bd      	mov	sp, r7
 800bf4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf4e:	4770      	bx	lr
 800bf50:	5f3759df 	.word	0x5f3759df

0800bf54 <mpu_write_byte>:
// MPU6500
uint8_t mpu_write_byte(uint8_t const reg, uint8_t const data)
{
 800bf54:	b580      	push	{r7, lr}
 800bf56:	b084      	sub	sp, #16
 800bf58:	af02      	add	r7, sp, #8
 800bf5a:	4603      	mov	r3, r0
 800bf5c:	460a      	mov	r2, r1
 800bf5e:	71fb      	strb	r3, [r7, #7]
 800bf60:	4613      	mov	r3, r2
 800bf62:	71bb      	strb	r3, [r7, #6]
    MPU_NSS_LOW;                                         // 
 800bf64:	2200      	movs	r2, #0
 800bf66:	2110      	movs	r1, #16
 800bf68:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800bf6c:	f7f9 fe84 	bl	8005c78 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;                                     // 0
 800bf70:	79fb      	ldrb	r3, [r7, #7]
 800bf72:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bf76:	b2da      	uxtb	r2, r3
 800bf78:	4b0f      	ldr	r3, [pc, #60]	@ (800bfb8 <mpu_write_byte+0x64>)
 800bf7a:	701a      	strb	r2, [r3, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55); // 
 800bf7c:	2337      	movs	r3, #55	@ 0x37
 800bf7e:	9300      	str	r3, [sp, #0]
 800bf80:	2301      	movs	r3, #1
 800bf82:	4a0e      	ldr	r2, [pc, #56]	@ (800bfbc <mpu_write_byte+0x68>)
 800bf84:	490c      	ldr	r1, [pc, #48]	@ (800bfb8 <mpu_write_byte+0x64>)
 800bf86:	480e      	ldr	r0, [pc, #56]	@ (800bfc0 <mpu_write_byte+0x6c>)
 800bf88:	f7fa ff0b 	bl	8006da2 <HAL_SPI_TransmitReceive>
    tx = data;
 800bf8c:	4a0a      	ldr	r2, [pc, #40]	@ (800bfb8 <mpu_write_byte+0x64>)
 800bf8e:	79bb      	ldrb	r3, [r7, #6]
 800bf90:	7013      	strb	r3, [r2, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55); // 
 800bf92:	2337      	movs	r3, #55	@ 0x37
 800bf94:	9300      	str	r3, [sp, #0]
 800bf96:	2301      	movs	r3, #1
 800bf98:	4a08      	ldr	r2, [pc, #32]	@ (800bfbc <mpu_write_byte+0x68>)
 800bf9a:	4907      	ldr	r1, [pc, #28]	@ (800bfb8 <mpu_write_byte+0x64>)
 800bf9c:	4808      	ldr	r0, [pc, #32]	@ (800bfc0 <mpu_write_byte+0x6c>)
 800bf9e:	f7fa ff00 	bl	8006da2 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;                                        // 
 800bfa2:	2201      	movs	r2, #1
 800bfa4:	2110      	movs	r1, #16
 800bfa6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800bfaa:	f7f9 fe65 	bl	8005c78 <HAL_GPIO_WritePin>
    return 0;
 800bfae:	2300      	movs	r3, #0
}
 800bfb0:	4618      	mov	r0, r3
 800bfb2:	3708      	adds	r7, #8
 800bfb4:	46bd      	mov	sp, r7
 800bfb6:	bd80      	pop	{r7, pc}
 800bfb8:	2000085e 	.word	0x2000085e
 800bfbc:	2000085f 	.word	0x2000085f
 800bfc0:	2000038c 	.word	0x2000038c

0800bfc4 <mpu_read_byte>:
// MPU6500
uint8_t mpu_read_byte(uint8_t const reg)
{
 800bfc4:	b580      	push	{r7, lr}
 800bfc6:	b084      	sub	sp, #16
 800bfc8:	af02      	add	r7, sp, #8
 800bfca:	4603      	mov	r3, r0
 800bfcc:	71fb      	strb	r3, [r7, #7]
    MPU_NSS_LOW;
 800bfce:	2200      	movs	r2, #0
 800bfd0:	2110      	movs	r1, #16
 800bfd2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800bfd6:	f7f9 fe4f 	bl	8005c78 <HAL_GPIO_WritePin>
    tx = reg | 0x80;                                     // 1
 800bfda:	79fb      	ldrb	r3, [r7, #7]
 800bfdc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800bfe0:	b2da      	uxtb	r2, r3
 800bfe2:	4b0f      	ldr	r3, [pc, #60]	@ (800c020 <mpu_read_byte+0x5c>)
 800bfe4:	701a      	strb	r2, [r3, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55); // 
 800bfe6:	2337      	movs	r3, #55	@ 0x37
 800bfe8:	9300      	str	r3, [sp, #0]
 800bfea:	2301      	movs	r3, #1
 800bfec:	4a0d      	ldr	r2, [pc, #52]	@ (800c024 <mpu_read_byte+0x60>)
 800bfee:	490c      	ldr	r1, [pc, #48]	@ (800c020 <mpu_read_byte+0x5c>)
 800bff0:	480d      	ldr	r0, [pc, #52]	@ (800c028 <mpu_read_byte+0x64>)
 800bff2:	f7fa fed6 	bl	8006da2 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55); // 
 800bff6:	2337      	movs	r3, #55	@ 0x37
 800bff8:	9300      	str	r3, [sp, #0]
 800bffa:	2301      	movs	r3, #1
 800bffc:	4a09      	ldr	r2, [pc, #36]	@ (800c024 <mpu_read_byte+0x60>)
 800bffe:	4908      	ldr	r1, [pc, #32]	@ (800c020 <mpu_read_byte+0x5c>)
 800c000:	4809      	ldr	r0, [pc, #36]	@ (800c028 <mpu_read_byte+0x64>)
 800c002:	f7fa fece 	bl	8006da2 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 800c006:	2201      	movs	r2, #1
 800c008:	2110      	movs	r1, #16
 800c00a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800c00e:	f7f9 fe33 	bl	8005c78 <HAL_GPIO_WritePin>
    return rx;
 800c012:	4b04      	ldr	r3, [pc, #16]	@ (800c024 <mpu_read_byte+0x60>)
 800c014:	781b      	ldrb	r3, [r3, #0]
}
 800c016:	4618      	mov	r0, r3
 800c018:	3708      	adds	r7, #8
 800c01a:	46bd      	mov	sp, r7
 800c01c:	bd80      	pop	{r7, pc}
 800c01e:	bf00      	nop
 800c020:	2000085e 	.word	0x2000085e
 800c024:	2000085f 	.word	0x2000085f
 800c028:	2000038c 	.word	0x2000038c

0800c02c <mpu_read_bytes>:

// MPU6500
uint8_t mpu_read_bytes(uint8_t const regAddr, uint8_t *pData, uint8_t len)
{
 800c02c:	b580      	push	{r7, lr}
 800c02e:	b084      	sub	sp, #16
 800c030:	af02      	add	r7, sp, #8
 800c032:	4603      	mov	r3, r0
 800c034:	6039      	str	r1, [r7, #0]
 800c036:	71fb      	strb	r3, [r7, #7]
 800c038:	4613      	mov	r3, r2
 800c03a:	71bb      	strb	r3, [r7, #6]
    MPU_NSS_LOW;
 800c03c:	2200      	movs	r2, #0
 800c03e:	2110      	movs	r1, #16
 800c040:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800c044:	f7f9 fe18 	bl	8005c78 <HAL_GPIO_WritePin>
    tx = regAddr | 0x80;
 800c048:	79fb      	ldrb	r3, [r7, #7]
 800c04a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c04e:	b2da      	uxtb	r2, r3
 800c050:	4b10      	ldr	r3, [pc, #64]	@ (800c094 <mpu_read_bytes+0x68>)
 800c052:	701a      	strb	r2, [r3, #0]
    tx_buff[0] = tx;
 800c054:	4b0f      	ldr	r3, [pc, #60]	@ (800c094 <mpu_read_bytes+0x68>)
 800c056:	781a      	ldrb	r2, [r3, #0]
 800c058:	4b0f      	ldr	r3, [pc, #60]	@ (800c098 <mpu_read_bytes+0x6c>)
 800c05a:	701a      	strb	r2, [r3, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800c05c:	2337      	movs	r3, #55	@ 0x37
 800c05e:	9300      	str	r3, [sp, #0]
 800c060:	2301      	movs	r3, #1
 800c062:	4a0e      	ldr	r2, [pc, #56]	@ (800c09c <mpu_read_bytes+0x70>)
 800c064:	490b      	ldr	r1, [pc, #44]	@ (800c094 <mpu_read_bytes+0x68>)
 800c066:	480e      	ldr	r0, [pc, #56]	@ (800c0a0 <mpu_read_bytes+0x74>)
 800c068:	f7fa fe9b 	bl	8006da2 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, tx_buff, pData, len, 55);
 800c06c:	79bb      	ldrb	r3, [r7, #6]
 800c06e:	b29b      	uxth	r3, r3
 800c070:	2237      	movs	r2, #55	@ 0x37
 800c072:	9200      	str	r2, [sp, #0]
 800c074:	683a      	ldr	r2, [r7, #0]
 800c076:	4908      	ldr	r1, [pc, #32]	@ (800c098 <mpu_read_bytes+0x6c>)
 800c078:	4809      	ldr	r0, [pc, #36]	@ (800c0a0 <mpu_read_bytes+0x74>)
 800c07a:	f7fa fe92 	bl	8006da2 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 800c07e:	2201      	movs	r2, #1
 800c080:	2110      	movs	r1, #16
 800c082:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800c086:	f7f9 fdf7 	bl	8005c78 <HAL_GPIO_WritePin>
    return 0;
 800c08a:	2300      	movs	r3, #0
}
 800c08c:	4618      	mov	r0, r3
 800c08e:	3708      	adds	r7, #8
 800c090:	46bd      	mov	sp, r7
 800c092:	bd80      	pop	{r7, pc}
 800c094:	2000085e 	.word	0x2000085e
 800c098:	20000094 	.word	0x20000094
 800c09c:	2000085f 	.word	0x2000085f
 800c0a0:	2000038c 	.word	0x2000038c

0800c0a4 <mpu_set_gyro_fsr>:



// imu 6500
uint8_t mpu_set_gyro_fsr(uint8_t fsr)
{
 800c0a4:	b580      	push	{r7, lr}
 800c0a6:	b082      	sub	sp, #8
 800c0a8:	af00      	add	r7, sp, #0
 800c0aa:	4603      	mov	r3, r0
 800c0ac:	71fb      	strb	r3, [r7, #7]
    return mpu_write_byte(MPU6500_GYRO_CONFIG, fsr << 3);
 800c0ae:	79fb      	ldrb	r3, [r7, #7]
 800c0b0:	00db      	lsls	r3, r3, #3
 800c0b2:	b2db      	uxtb	r3, r3
 800c0b4:	4619      	mov	r1, r3
 800c0b6:	201b      	movs	r0, #27
 800c0b8:	f7ff ff4c 	bl	800bf54 <mpu_write_byte>
 800c0bc:	4603      	mov	r3, r0
}
 800c0be:	4618      	mov	r0, r3
 800c0c0:	3708      	adds	r7, #8
 800c0c2:	46bd      	mov	sp, r7
 800c0c4:	bd80      	pop	{r7, pc}

0800c0c6 <mpu_set_accel_fsr>:
// imu 6050/6500
uint8_t mpu_set_accel_fsr(uint8_t fsr)
{
 800c0c6:	b580      	push	{r7, lr}
 800c0c8:	b082      	sub	sp, #8
 800c0ca:	af00      	add	r7, sp, #0
 800c0cc:	4603      	mov	r3, r0
 800c0ce:	71fb      	strb	r3, [r7, #7]
    return mpu_write_byte(MPU6500_ACCEL_CONFIG, fsr << 3);
 800c0d0:	79fb      	ldrb	r3, [r7, #7]
 800c0d2:	00db      	lsls	r3, r3, #3
 800c0d4:	b2db      	uxtb	r3, r3
 800c0d6:	4619      	mov	r1, r3
 800c0d8:	201c      	movs	r0, #28
 800c0da:	f7ff ff3b 	bl	800bf54 <mpu_write_byte>
 800c0de:	4603      	mov	r3, r0
}
 800c0e0:	4618      	mov	r0, r3
 800c0e2:	3708      	adds	r7, #8
 800c0e4:	46bd      	mov	sp, r7
 800c0e6:	bd80      	pop	{r7, pc}

0800c0e8 <mpu_get_data>:
// IMU
void mpu_get_data()
{
 800c0e8:	b580      	push	{r7, lr}
 800c0ea:	af00      	add	r7, sp, #0
    mpu_read_bytes(MPU6500_ACCEL_XOUT_H, mpu_buff, 14);
 800c0ec:	220e      	movs	r2, #14
 800c0ee:	495c      	ldr	r1, [pc, #368]	@ (800c260 <mpu_get_data+0x178>)
 800c0f0:	203b      	movs	r0, #59	@ 0x3b
 800c0f2:	f7ff ff9b 	bl	800c02c <mpu_read_bytes>

    mpu_data.ax = mpu_buff[0] << 8 | mpu_buff[1];
 800c0f6:	4b5a      	ldr	r3, [pc, #360]	@ (800c260 <mpu_get_data+0x178>)
 800c0f8:	781b      	ldrb	r3, [r3, #0]
 800c0fa:	021b      	lsls	r3, r3, #8
 800c0fc:	b21a      	sxth	r2, r3
 800c0fe:	4b58      	ldr	r3, [pc, #352]	@ (800c260 <mpu_get_data+0x178>)
 800c100:	785b      	ldrb	r3, [r3, #1]
 800c102:	b21b      	sxth	r3, r3
 800c104:	4313      	orrs	r3, r2
 800c106:	b21a      	sxth	r2, r3
 800c108:	4b56      	ldr	r3, [pc, #344]	@ (800c264 <mpu_get_data+0x17c>)
 800c10a:	801a      	strh	r2, [r3, #0]
    mpu_data.ay = mpu_buff[2] << 8 | mpu_buff[3];
 800c10c:	4b54      	ldr	r3, [pc, #336]	@ (800c260 <mpu_get_data+0x178>)
 800c10e:	789b      	ldrb	r3, [r3, #2]
 800c110:	021b      	lsls	r3, r3, #8
 800c112:	b21a      	sxth	r2, r3
 800c114:	4b52      	ldr	r3, [pc, #328]	@ (800c260 <mpu_get_data+0x178>)
 800c116:	78db      	ldrb	r3, [r3, #3]
 800c118:	b21b      	sxth	r3, r3
 800c11a:	4313      	orrs	r3, r2
 800c11c:	b21a      	sxth	r2, r3
 800c11e:	4b51      	ldr	r3, [pc, #324]	@ (800c264 <mpu_get_data+0x17c>)
 800c120:	805a      	strh	r2, [r3, #2]
    mpu_data.az = mpu_buff[4] << 8 | mpu_buff[5];
 800c122:	4b4f      	ldr	r3, [pc, #316]	@ (800c260 <mpu_get_data+0x178>)
 800c124:	791b      	ldrb	r3, [r3, #4]
 800c126:	021b      	lsls	r3, r3, #8
 800c128:	b21a      	sxth	r2, r3
 800c12a:	4b4d      	ldr	r3, [pc, #308]	@ (800c260 <mpu_get_data+0x178>)
 800c12c:	795b      	ldrb	r3, [r3, #5]
 800c12e:	b21b      	sxth	r3, r3
 800c130:	4313      	orrs	r3, r2
 800c132:	b21a      	sxth	r2, r3
 800c134:	4b4b      	ldr	r3, [pc, #300]	@ (800c264 <mpu_get_data+0x17c>)
 800c136:	809a      	strh	r2, [r3, #4]
    mpu_data.temp = mpu_buff[6] << 8 | mpu_buff[7];
 800c138:	4b49      	ldr	r3, [pc, #292]	@ (800c260 <mpu_get_data+0x178>)
 800c13a:	799b      	ldrb	r3, [r3, #6]
 800c13c:	021b      	lsls	r3, r3, #8
 800c13e:	b21a      	sxth	r2, r3
 800c140:	4b47      	ldr	r3, [pc, #284]	@ (800c260 <mpu_get_data+0x178>)
 800c142:	79db      	ldrb	r3, [r3, #7]
 800c144:	b21b      	sxth	r3, r3
 800c146:	4313      	orrs	r3, r2
 800c148:	b21a      	sxth	r2, r3
 800c14a:	4b46      	ldr	r3, [pc, #280]	@ (800c264 <mpu_get_data+0x17c>)
 800c14c:	819a      	strh	r2, [r3, #12]

    mpu_data.gx = ((mpu_buff[8] << 8 | mpu_buff[9]) - mpu_data.gx_offset);
 800c14e:	4b44      	ldr	r3, [pc, #272]	@ (800c260 <mpu_get_data+0x178>)
 800c150:	7a1b      	ldrb	r3, [r3, #8]
 800c152:	021b      	lsls	r3, r3, #8
 800c154:	b21a      	sxth	r2, r3
 800c156:	4b42      	ldr	r3, [pc, #264]	@ (800c260 <mpu_get_data+0x178>)
 800c158:	7a5b      	ldrb	r3, [r3, #9]
 800c15a:	b21b      	sxth	r3, r3
 800c15c:	4313      	orrs	r3, r2
 800c15e:	b21b      	sxth	r3, r3
 800c160:	b29a      	uxth	r2, r3
 800c162:	4b40      	ldr	r3, [pc, #256]	@ (800c264 <mpu_get_data+0x17c>)
 800c164:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 800c168:	b29b      	uxth	r3, r3
 800c16a:	1ad3      	subs	r3, r2, r3
 800c16c:	b29b      	uxth	r3, r3
 800c16e:	b21a      	sxth	r2, r3
 800c170:	4b3c      	ldr	r3, [pc, #240]	@ (800c264 <mpu_get_data+0x17c>)
 800c172:	81da      	strh	r2, [r3, #14]
    mpu_data.gy = ((mpu_buff[10] << 8 | mpu_buff[11]) - mpu_data.gy_offset);
 800c174:	4b3a      	ldr	r3, [pc, #232]	@ (800c260 <mpu_get_data+0x178>)
 800c176:	7a9b      	ldrb	r3, [r3, #10]
 800c178:	021b      	lsls	r3, r3, #8
 800c17a:	b21a      	sxth	r2, r3
 800c17c:	4b38      	ldr	r3, [pc, #224]	@ (800c260 <mpu_get_data+0x178>)
 800c17e:	7adb      	ldrb	r3, [r3, #11]
 800c180:	b21b      	sxth	r3, r3
 800c182:	4313      	orrs	r3, r2
 800c184:	b21b      	sxth	r3, r3
 800c186:	b29a      	uxth	r2, r3
 800c188:	4b36      	ldr	r3, [pc, #216]	@ (800c264 <mpu_get_data+0x17c>)
 800c18a:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 800c18e:	b29b      	uxth	r3, r3
 800c190:	1ad3      	subs	r3, r2, r3
 800c192:	b29b      	uxth	r3, r3
 800c194:	b21a      	sxth	r2, r3
 800c196:	4b33      	ldr	r3, [pc, #204]	@ (800c264 <mpu_get_data+0x17c>)
 800c198:	821a      	strh	r2, [r3, #16]
    mpu_data.gz = ((mpu_buff[12] << 8 | mpu_buff[13]) - mpu_data.gz_offset);
 800c19a:	4b31      	ldr	r3, [pc, #196]	@ (800c260 <mpu_get_data+0x178>)
 800c19c:	7b1b      	ldrb	r3, [r3, #12]
 800c19e:	021b      	lsls	r3, r3, #8
 800c1a0:	b21a      	sxth	r2, r3
 800c1a2:	4b2f      	ldr	r3, [pc, #188]	@ (800c260 <mpu_get_data+0x178>)
 800c1a4:	7b5b      	ldrb	r3, [r3, #13]
 800c1a6:	b21b      	sxth	r3, r3
 800c1a8:	4313      	orrs	r3, r2
 800c1aa:	b21b      	sxth	r3, r3
 800c1ac:	b29a      	uxth	r2, r3
 800c1ae:	4b2d      	ldr	r3, [pc, #180]	@ (800c264 <mpu_get_data+0x17c>)
 800c1b0:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 800c1b4:	b29b      	uxth	r3, r3
 800c1b6:	1ad3      	subs	r3, r2, r3
 800c1b8:	b29b      	uxth	r3, r3
 800c1ba:	b21a      	sxth	r2, r3
 800c1bc:	4b29      	ldr	r3, [pc, #164]	@ (800c264 <mpu_get_data+0x17c>)
 800c1be:	825a      	strh	r2, [r3, #18]

    // ist8310_get_data(ist_buff);
    // memcpy(&mpu_data.mx, ist_buff, 6);

    memcpy(&imu.ax, &mpu_data.ax, 6 * sizeof(int16_t));
 800c1c0:	220c      	movs	r2, #12
 800c1c2:	4928      	ldr	r1, [pc, #160]	@ (800c264 <mpu_get_data+0x17c>)
 800c1c4:	4828      	ldr	r0, [pc, #160]	@ (800c268 <mpu_get_data+0x180>)
 800c1c6:	f003 f880 	bl	800f2ca <memcpy>

    imu.temp = 21 + mpu_data.temp / 333.87f;
 800c1ca:	4b26      	ldr	r3, [pc, #152]	@ (800c264 <mpu_get_data+0x17c>)
 800c1cc:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800c1d0:	ee07 3a90 	vmov	s15, r3
 800c1d4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c1d8:	eddf 6a24 	vldr	s13, [pc, #144]	@ 800c26c <mpu_get_data+0x184>
 800c1dc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c1e0:	eeb3 7a05 	vmov.f32	s14, #53	@ 0x41a80000  21.0
 800c1e4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c1e8:	4b1f      	ldr	r3, [pc, #124]	@ (800c268 <mpu_get_data+0x180>)
 800c1ea:	edc3 7a03 	vstr	s15, [r3, #12]
    /* 2000dps -> rad/s */
    imu.wx = mpu_data.gx / 16.384f / 57.3f;
 800c1ee:	4b1d      	ldr	r3, [pc, #116]	@ (800c264 <mpu_get_data+0x17c>)
 800c1f0:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800c1f4:	ee07 3a90 	vmov	s15, r3
 800c1f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c1fc:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 800c270 <mpu_get_data+0x188>
 800c200:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800c204:	eddf 6a1b 	vldr	s13, [pc, #108]	@ 800c274 <mpu_get_data+0x18c>
 800c208:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c20c:	4b16      	ldr	r3, [pc, #88]	@ (800c268 <mpu_get_data+0x180>)
 800c20e:	edc3 7a04 	vstr	s15, [r3, #16]
    imu.wy = mpu_data.gy / 16.384f / 57.3f;
 800c212:	4b14      	ldr	r3, [pc, #80]	@ (800c264 <mpu_get_data+0x17c>)
 800c214:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800c218:	ee07 3a90 	vmov	s15, r3
 800c21c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c220:	eddf 6a13 	vldr	s13, [pc, #76]	@ 800c270 <mpu_get_data+0x188>
 800c224:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800c228:	eddf 6a12 	vldr	s13, [pc, #72]	@ 800c274 <mpu_get_data+0x18c>
 800c22c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c230:	4b0d      	ldr	r3, [pc, #52]	@ (800c268 <mpu_get_data+0x180>)
 800c232:	edc3 7a05 	vstr	s15, [r3, #20]
    imu.wz = mpu_data.gz / 16.384f / 57.3f;
 800c236:	4b0b      	ldr	r3, [pc, #44]	@ (800c264 <mpu_get_data+0x17c>)
 800c238:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800c23c:	ee07 3a90 	vmov	s15, r3
 800c240:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c244:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 800c270 <mpu_get_data+0x188>
 800c248:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800c24c:	eddf 6a09 	vldr	s13, [pc, #36]	@ 800c274 <mpu_get_data+0x18c>
 800c250:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c254:	4b04      	ldr	r3, [pc, #16]	@ (800c268 <mpu_get_data+0x180>)
 800c256:	edc3 7a06 	vstr	s15, [r3, #24]
}
 800c25a:	bf00      	nop
 800c25c:	bd80      	pop	{r7, pc}
 800c25e:	bf00      	nop
 800c260:	20000878 	.word	0x20000878
 800c264:	20000888 	.word	0x20000888
 800c268:	200008a8 	.word	0x200008a8
 800c26c:	43a6ef5c 	.word	0x43a6ef5c
 800c270:	4183126f 	.word	0x4183126f
 800c274:	42653333 	.word	0x42653333

0800c278 <mpu_offset_call>:
// MPU6500
void mpu_offset_call(void)
{
 800c278:	b580      	push	{r7, lr}
 800c27a:	b082      	sub	sp, #8
 800c27c:	af00      	add	r7, sp, #0
    int i;
    for (i = 0; i < 300; i++)
 800c27e:	2300      	movs	r3, #0
 800c280:	607b      	str	r3, [r7, #4]
 800c282:	e07c      	b.n	800c37e <mpu_offset_call+0x106>
    {
        mpu_read_bytes(MPU6500_ACCEL_XOUT_H, mpu_buff, 14);
 800c284:	220e      	movs	r2, #14
 800c286:	4966      	ldr	r1, [pc, #408]	@ (800c420 <mpu_offset_call+0x1a8>)
 800c288:	203b      	movs	r0, #59	@ 0x3b
 800c28a:	f7ff fecf 	bl	800c02c <mpu_read_bytes>

        mpu_data.ax_offset += mpu_buff[0] << 8 | mpu_buff[1];
 800c28e:	4b65      	ldr	r3, [pc, #404]	@ (800c424 <mpu_offset_call+0x1ac>)
 800c290:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800c294:	b29a      	uxth	r2, r3
 800c296:	4b62      	ldr	r3, [pc, #392]	@ (800c420 <mpu_offset_call+0x1a8>)
 800c298:	781b      	ldrb	r3, [r3, #0]
 800c29a:	021b      	lsls	r3, r3, #8
 800c29c:	b219      	sxth	r1, r3
 800c29e:	4b60      	ldr	r3, [pc, #384]	@ (800c420 <mpu_offset_call+0x1a8>)
 800c2a0:	785b      	ldrb	r3, [r3, #1]
 800c2a2:	b21b      	sxth	r3, r3
 800c2a4:	430b      	orrs	r3, r1
 800c2a6:	b21b      	sxth	r3, r3
 800c2a8:	b29b      	uxth	r3, r3
 800c2aa:	4413      	add	r3, r2
 800c2ac:	b29b      	uxth	r3, r3
 800c2ae:	b21a      	sxth	r2, r3
 800c2b0:	4b5c      	ldr	r3, [pc, #368]	@ (800c424 <mpu_offset_call+0x1ac>)
 800c2b2:	829a      	strh	r2, [r3, #20]
        mpu_data.ay_offset += mpu_buff[2] << 8 | mpu_buff[3];
 800c2b4:	4b5b      	ldr	r3, [pc, #364]	@ (800c424 <mpu_offset_call+0x1ac>)
 800c2b6:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 800c2ba:	b29a      	uxth	r2, r3
 800c2bc:	4b58      	ldr	r3, [pc, #352]	@ (800c420 <mpu_offset_call+0x1a8>)
 800c2be:	789b      	ldrb	r3, [r3, #2]
 800c2c0:	021b      	lsls	r3, r3, #8
 800c2c2:	b219      	sxth	r1, r3
 800c2c4:	4b56      	ldr	r3, [pc, #344]	@ (800c420 <mpu_offset_call+0x1a8>)
 800c2c6:	78db      	ldrb	r3, [r3, #3]
 800c2c8:	b21b      	sxth	r3, r3
 800c2ca:	430b      	orrs	r3, r1
 800c2cc:	b21b      	sxth	r3, r3
 800c2ce:	b29b      	uxth	r3, r3
 800c2d0:	4413      	add	r3, r2
 800c2d2:	b29b      	uxth	r3, r3
 800c2d4:	b21a      	sxth	r2, r3
 800c2d6:	4b53      	ldr	r3, [pc, #332]	@ (800c424 <mpu_offset_call+0x1ac>)
 800c2d8:	82da      	strh	r2, [r3, #22]
        mpu_data.az_offset += mpu_buff[4] << 8 | mpu_buff[5];
 800c2da:	4b52      	ldr	r3, [pc, #328]	@ (800c424 <mpu_offset_call+0x1ac>)
 800c2dc:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 800c2e0:	b29a      	uxth	r2, r3
 800c2e2:	4b4f      	ldr	r3, [pc, #316]	@ (800c420 <mpu_offset_call+0x1a8>)
 800c2e4:	791b      	ldrb	r3, [r3, #4]
 800c2e6:	021b      	lsls	r3, r3, #8
 800c2e8:	b219      	sxth	r1, r3
 800c2ea:	4b4d      	ldr	r3, [pc, #308]	@ (800c420 <mpu_offset_call+0x1a8>)
 800c2ec:	795b      	ldrb	r3, [r3, #5]
 800c2ee:	b21b      	sxth	r3, r3
 800c2f0:	430b      	orrs	r3, r1
 800c2f2:	b21b      	sxth	r3, r3
 800c2f4:	b29b      	uxth	r3, r3
 800c2f6:	4413      	add	r3, r2
 800c2f8:	b29b      	uxth	r3, r3
 800c2fa:	b21a      	sxth	r2, r3
 800c2fc:	4b49      	ldr	r3, [pc, #292]	@ (800c424 <mpu_offset_call+0x1ac>)
 800c2fe:	831a      	strh	r2, [r3, #24]

        mpu_data.gx_offset += mpu_buff[8] << 8 | mpu_buff[9];
 800c300:	4b48      	ldr	r3, [pc, #288]	@ (800c424 <mpu_offset_call+0x1ac>)
 800c302:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 800c306:	b29a      	uxth	r2, r3
 800c308:	4b45      	ldr	r3, [pc, #276]	@ (800c420 <mpu_offset_call+0x1a8>)
 800c30a:	7a1b      	ldrb	r3, [r3, #8]
 800c30c:	021b      	lsls	r3, r3, #8
 800c30e:	b219      	sxth	r1, r3
 800c310:	4b43      	ldr	r3, [pc, #268]	@ (800c420 <mpu_offset_call+0x1a8>)
 800c312:	7a5b      	ldrb	r3, [r3, #9]
 800c314:	b21b      	sxth	r3, r3
 800c316:	430b      	orrs	r3, r1
 800c318:	b21b      	sxth	r3, r3
 800c31a:	b29b      	uxth	r3, r3
 800c31c:	4413      	add	r3, r2
 800c31e:	b29b      	uxth	r3, r3
 800c320:	b21a      	sxth	r2, r3
 800c322:	4b40      	ldr	r3, [pc, #256]	@ (800c424 <mpu_offset_call+0x1ac>)
 800c324:	835a      	strh	r2, [r3, #26]
        mpu_data.gy_offset += mpu_buff[10] << 8 | mpu_buff[11];
 800c326:	4b3f      	ldr	r3, [pc, #252]	@ (800c424 <mpu_offset_call+0x1ac>)
 800c328:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 800c32c:	b29a      	uxth	r2, r3
 800c32e:	4b3c      	ldr	r3, [pc, #240]	@ (800c420 <mpu_offset_call+0x1a8>)
 800c330:	7a9b      	ldrb	r3, [r3, #10]
 800c332:	021b      	lsls	r3, r3, #8
 800c334:	b219      	sxth	r1, r3
 800c336:	4b3a      	ldr	r3, [pc, #232]	@ (800c420 <mpu_offset_call+0x1a8>)
 800c338:	7adb      	ldrb	r3, [r3, #11]
 800c33a:	b21b      	sxth	r3, r3
 800c33c:	430b      	orrs	r3, r1
 800c33e:	b21b      	sxth	r3, r3
 800c340:	b29b      	uxth	r3, r3
 800c342:	4413      	add	r3, r2
 800c344:	b29b      	uxth	r3, r3
 800c346:	b21a      	sxth	r2, r3
 800c348:	4b36      	ldr	r3, [pc, #216]	@ (800c424 <mpu_offset_call+0x1ac>)
 800c34a:	839a      	strh	r2, [r3, #28]
        mpu_data.gz_offset += mpu_buff[12] << 8 | mpu_buff[13];
 800c34c:	4b35      	ldr	r3, [pc, #212]	@ (800c424 <mpu_offset_call+0x1ac>)
 800c34e:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 800c352:	b29a      	uxth	r2, r3
 800c354:	4b32      	ldr	r3, [pc, #200]	@ (800c420 <mpu_offset_call+0x1a8>)
 800c356:	7b1b      	ldrb	r3, [r3, #12]
 800c358:	021b      	lsls	r3, r3, #8
 800c35a:	b219      	sxth	r1, r3
 800c35c:	4b30      	ldr	r3, [pc, #192]	@ (800c420 <mpu_offset_call+0x1a8>)
 800c35e:	7b5b      	ldrb	r3, [r3, #13]
 800c360:	b21b      	sxth	r3, r3
 800c362:	430b      	orrs	r3, r1
 800c364:	b21b      	sxth	r3, r3
 800c366:	b29b      	uxth	r3, r3
 800c368:	4413      	add	r3, r2
 800c36a:	b29b      	uxth	r3, r3
 800c36c:	b21a      	sxth	r2, r3
 800c36e:	4b2d      	ldr	r3, [pc, #180]	@ (800c424 <mpu_offset_call+0x1ac>)
 800c370:	83da      	strh	r2, [r3, #30]

        HAL_Delay(5);
 800c372:	2005      	movs	r0, #5
 800c374:	f7f6 f894 	bl	80024a0 <HAL_Delay>
    for (i = 0; i < 300; i++)
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	3301      	adds	r3, #1
 800c37c:	607b      	str	r3, [r7, #4]
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800c384:	f6ff af7e 	blt.w	800c284 <mpu_offset_call+0xc>
    }
    mpu_data.ax_offset = mpu_data.ax_offset / 300;
 800c388:	4b26      	ldr	r3, [pc, #152]	@ (800c424 <mpu_offset_call+0x1ac>)
 800c38a:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800c38e:	4a26      	ldr	r2, [pc, #152]	@ (800c428 <mpu_offset_call+0x1b0>)
 800c390:	fb82 1203 	smull	r1, r2, r2, r3
 800c394:	1152      	asrs	r2, r2, #5
 800c396:	17db      	asrs	r3, r3, #31
 800c398:	1ad3      	subs	r3, r2, r3
 800c39a:	b21a      	sxth	r2, r3
 800c39c:	4b21      	ldr	r3, [pc, #132]	@ (800c424 <mpu_offset_call+0x1ac>)
 800c39e:	829a      	strh	r2, [r3, #20]
    mpu_data.ay_offset = mpu_data.ay_offset / 300;
 800c3a0:	4b20      	ldr	r3, [pc, #128]	@ (800c424 <mpu_offset_call+0x1ac>)
 800c3a2:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 800c3a6:	4a20      	ldr	r2, [pc, #128]	@ (800c428 <mpu_offset_call+0x1b0>)
 800c3a8:	fb82 1203 	smull	r1, r2, r2, r3
 800c3ac:	1152      	asrs	r2, r2, #5
 800c3ae:	17db      	asrs	r3, r3, #31
 800c3b0:	1ad3      	subs	r3, r2, r3
 800c3b2:	b21a      	sxth	r2, r3
 800c3b4:	4b1b      	ldr	r3, [pc, #108]	@ (800c424 <mpu_offset_call+0x1ac>)
 800c3b6:	82da      	strh	r2, [r3, #22]
    mpu_data.az_offset = mpu_data.az_offset / 300;
 800c3b8:	4b1a      	ldr	r3, [pc, #104]	@ (800c424 <mpu_offset_call+0x1ac>)
 800c3ba:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 800c3be:	4a1a      	ldr	r2, [pc, #104]	@ (800c428 <mpu_offset_call+0x1b0>)
 800c3c0:	fb82 1203 	smull	r1, r2, r2, r3
 800c3c4:	1152      	asrs	r2, r2, #5
 800c3c6:	17db      	asrs	r3, r3, #31
 800c3c8:	1ad3      	subs	r3, r2, r3
 800c3ca:	b21a      	sxth	r2, r3
 800c3cc:	4b15      	ldr	r3, [pc, #84]	@ (800c424 <mpu_offset_call+0x1ac>)
 800c3ce:	831a      	strh	r2, [r3, #24]
    mpu_data.gx_offset = mpu_data.gx_offset / 300;
 800c3d0:	4b14      	ldr	r3, [pc, #80]	@ (800c424 <mpu_offset_call+0x1ac>)
 800c3d2:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 800c3d6:	4a14      	ldr	r2, [pc, #80]	@ (800c428 <mpu_offset_call+0x1b0>)
 800c3d8:	fb82 1203 	smull	r1, r2, r2, r3
 800c3dc:	1152      	asrs	r2, r2, #5
 800c3de:	17db      	asrs	r3, r3, #31
 800c3e0:	1ad3      	subs	r3, r2, r3
 800c3e2:	b21a      	sxth	r2, r3
 800c3e4:	4b0f      	ldr	r3, [pc, #60]	@ (800c424 <mpu_offset_call+0x1ac>)
 800c3e6:	835a      	strh	r2, [r3, #26]
    mpu_data.gy_offset = mpu_data.gx_offset / 300;
 800c3e8:	4b0e      	ldr	r3, [pc, #56]	@ (800c424 <mpu_offset_call+0x1ac>)
 800c3ea:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 800c3ee:	4a0e      	ldr	r2, [pc, #56]	@ (800c428 <mpu_offset_call+0x1b0>)
 800c3f0:	fb82 1203 	smull	r1, r2, r2, r3
 800c3f4:	1152      	asrs	r2, r2, #5
 800c3f6:	17db      	asrs	r3, r3, #31
 800c3f8:	1ad3      	subs	r3, r2, r3
 800c3fa:	b21a      	sxth	r2, r3
 800c3fc:	4b09      	ldr	r3, [pc, #36]	@ (800c424 <mpu_offset_call+0x1ac>)
 800c3fe:	839a      	strh	r2, [r3, #28]
    mpu_data.gz_offset = mpu_data.gz_offset / 300;
 800c400:	4b08      	ldr	r3, [pc, #32]	@ (800c424 <mpu_offset_call+0x1ac>)
 800c402:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 800c406:	4a08      	ldr	r2, [pc, #32]	@ (800c428 <mpu_offset_call+0x1b0>)
 800c408:	fb82 1203 	smull	r1, r2, r2, r3
 800c40c:	1152      	asrs	r2, r2, #5
 800c40e:	17db      	asrs	r3, r3, #31
 800c410:	1ad3      	subs	r3, r2, r3
 800c412:	b21a      	sxth	r2, r3
 800c414:	4b03      	ldr	r3, [pc, #12]	@ (800c424 <mpu_offset_call+0x1ac>)
 800c416:	83da      	strh	r2, [r3, #30]
}
 800c418:	bf00      	nop
 800c41a:	3708      	adds	r7, #8
 800c41c:	46bd      	mov	sp, r7
 800c41e:	bd80      	pop	{r7, pc}
 800c420:	20000878 	.word	0x20000878
 800c424:	20000888 	.word	0x20000888
 800c428:	1b4e81b5 	.word	0x1b4e81b5

0800c42c <mpu_device_init>:

// mpu6500ist3810
uint8_t mpu_device_init(void)
{
 800c42c:	b580      	push	{r7, lr}
 800c42e:	b086      	sub	sp, #24
 800c430:	af00      	add	r7, sp, #0
    HAL_Delay(100);
 800c432:	2064      	movs	r0, #100	@ 0x64
 800c434:	f7f6 f834 	bl	80024a0 <HAL_Delay>

    id = mpu_read_byte(MPU6500_WHO_AM_I);
 800c438:	2075      	movs	r0, #117	@ 0x75
 800c43a:	f7ff fdc3 	bl	800bfc4 <mpu_read_byte>
 800c43e:	4603      	mov	r3, r0
 800c440:	461a      	mov	r2, r3
 800c442:	4b25      	ldr	r3, [pc, #148]	@ (800c4d8 <mpu_device_init+0xac>)
 800c444:	701a      	strb	r2, [r3, #0]
    uint8_t i = 0;
 800c446:	2300      	movs	r3, #0
 800c448:	75fb      	strb	r3, [r7, #23]
    uint8_t MPU6500_Init_Data[10][2] = {
 800c44a:	463b      	mov	r3, r7
 800c44c:	2200      	movs	r2, #0
 800c44e:	601a      	str	r2, [r3, #0]
 800c450:	605a      	str	r2, [r3, #4]
 800c452:	609a      	str	r2, [r3, #8]
 800c454:	60da      	str	r2, [r3, #12]
 800c456:	611a      	str	r2, [r3, #16]
 800c458:	f248 036b 	movw	r3, #32875	@ 0x806b
 800c45c:	803b      	strh	r3, [r7, #0]
 800c45e:	f240 336b 	movw	r3, #875	@ 0x36b
 800c462:	807b      	strh	r3, [r7, #2]
 800c464:	236c      	movs	r3, #108	@ 0x6c
 800c466:	80bb      	strh	r3, [r7, #4]
 800c468:	f240 431a 	movw	r3, #1050	@ 0x41a
 800c46c:	80fb      	strh	r3, [r7, #6]
 800c46e:	f641 031b 	movw	r3, #6171	@ 0x181b
 800c472:	813b      	strh	r3, [r7, #8]
 800c474:	f241 031c 	movw	r3, #4124	@ 0x101c
 800c478:	817b      	strh	r3, [r7, #10]
 800c47a:	f240 231d 	movw	r3, #541	@ 0x21d
 800c47e:	81bb      	strh	r3, [r7, #12]
 800c480:	f242 036a 	movw	r3, #8298	@ 0x206a
 800c484:	81fb      	strh	r3, [r7, #14]
        {MPU6500_GYRO_CONFIG, 0x18},    /* +-2000dps */
        {MPU6500_ACCEL_CONFIG, 0x10},   /* +-8G */
        {MPU6500_ACCEL_CONFIG_2, 0x02}, /*    Acc  */
        {MPU6500_USER_CTRL, 0x20},
    }; /*  AUX */
    for (i = 0; i < 10; i++)
 800c486:	2300      	movs	r3, #0
 800c488:	75fb      	strb	r3, [r7, #23]
 800c48a:	e015      	b.n	800c4b8 <mpu_device_init+0x8c>
    {
        mpu_write_byte(MPU6500_Init_Data[i][0], MPU6500_Init_Data[i][1]);
 800c48c:	7dfb      	ldrb	r3, [r7, #23]
 800c48e:	005b      	lsls	r3, r3, #1
 800c490:	3318      	adds	r3, #24
 800c492:	443b      	add	r3, r7
 800c494:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 800c498:	7dfb      	ldrb	r3, [r7, #23]
 800c49a:	005b      	lsls	r3, r3, #1
 800c49c:	3318      	adds	r3, #24
 800c49e:	443b      	add	r3, r7
 800c4a0:	f813 3c17 	ldrb.w	r3, [r3, #-23]
 800c4a4:	4619      	mov	r1, r3
 800c4a6:	4610      	mov	r0, r2
 800c4a8:	f7ff fd54 	bl	800bf54 <mpu_write_byte>
        HAL_Delay(1);
 800c4ac:	2001      	movs	r0, #1
 800c4ae:	f7f5 fff7 	bl	80024a0 <HAL_Delay>
    for (i = 0; i < 10; i++)
 800c4b2:	7dfb      	ldrb	r3, [r7, #23]
 800c4b4:	3301      	adds	r3, #1
 800c4b6:	75fb      	strb	r3, [r7, #23]
 800c4b8:	7dfb      	ldrb	r3, [r7, #23]
 800c4ba:	2b09      	cmp	r3, #9
 800c4bc:	d9e6      	bls.n	800c48c <mpu_device_init+0x60>
    }

    mpu_set_gyro_fsr(3);
 800c4be:	2003      	movs	r0, #3
 800c4c0:	f7ff fdf0 	bl	800c0a4 <mpu_set_gyro_fsr>
    mpu_set_accel_fsr(2);
 800c4c4:	2002      	movs	r0, #2
 800c4c6:	f7ff fdfe 	bl	800c0c6 <mpu_set_accel_fsr>

   // ist8310_init();
    mpu_offset_call();
 800c4ca:	f7ff fed5 	bl	800c278 <mpu_offset_call>
    return 0;
 800c4ce:	2300      	movs	r3, #0
}
 800c4d0:	4618      	mov	r0, r3
 800c4d2:	3718      	adds	r7, #24
 800c4d4:	46bd      	mov	sp, r7
 800c4d6:	bd80      	pop	{r7, pc}
 800c4d8:	200008dc 	.word	0x200008dc

0800c4dc <init_quaternion>:


// 
void init_quaternion(void)
{
 800c4dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c4e0:	b084      	sub	sp, #16
 800c4e2:	af00      	add	r7, sp, #0
    int16_t hx, hy; // hz;

    hx = imu.mx;
 800c4e4:	4b79      	ldr	r3, [pc, #484]	@ (800c6cc <init_quaternion+0x1f0>)
 800c4e6:	88db      	ldrh	r3, [r3, #6]
 800c4e8:	81fb      	strh	r3, [r7, #14]
    hy = imu.my;
 800c4ea:	4b78      	ldr	r3, [pc, #480]	@ (800c6cc <init_quaternion+0x1f0>)
 800c4ec:	891b      	ldrh	r3, [r3, #8]
 800c4ee:	81bb      	strh	r3, [r7, #12]
            q2 = -0.56;
            q3 = 0.0045;
        }
    }
#else
    if (hx < 0 && hy < 0)
 800c4f0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	da36      	bge.n	800c566 <init_quaternion+0x8a>
 800c4f8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	da32      	bge.n	800c566 <init_quaternion+0x8a>
    {
        if (fabs(hx / hy) >= 1)
 800c500:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800c504:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800c508:	fb92 f3f3 	sdiv	r3, r2, r3
 800c50c:	4618      	mov	r0, r3
 800c50e:	f7f4 f831 	bl	8000574 <__aeabi_i2d>
 800c512:	4602      	mov	r2, r0
 800c514:	460b      	mov	r3, r1
 800c516:	603a      	str	r2, [r7, #0]
 800c518:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c51c:	607b      	str	r3, [r7, #4]
 800c51e:	f04f 0200 	mov.w	r2, #0
 800c522:	4b6b      	ldr	r3, [pc, #428]	@ (800c6d0 <init_quaternion+0x1f4>)
 800c524:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c528:	f7f4 fb14 	bl	8000b54 <__aeabi_dcmpge>
 800c52c:	4603      	mov	r3, r0
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d00c      	beq.n	800c54c <init_quaternion+0x70>
        {
            q0 = 0.195;
 800c532:	4b68      	ldr	r3, [pc, #416]	@ (800c6d4 <init_quaternion+0x1f8>)
 800c534:	4a68      	ldr	r2, [pc, #416]	@ (800c6d8 <init_quaternion+0x1fc>)
 800c536:	601a      	str	r2, [r3, #0]
            q1 = -0.015;
 800c538:	4b68      	ldr	r3, [pc, #416]	@ (800c6dc <init_quaternion+0x200>)
 800c53a:	4a69      	ldr	r2, [pc, #420]	@ (800c6e0 <init_quaternion+0x204>)
 800c53c:	601a      	str	r2, [r3, #0]
            q2 = 0.0043;
 800c53e:	4b69      	ldr	r3, [pc, #420]	@ (800c6e4 <init_quaternion+0x208>)
 800c540:	4a69      	ldr	r2, [pc, #420]	@ (800c6e8 <init_quaternion+0x20c>)
 800c542:	601a      	str	r2, [r3, #0]
            q3 = 0.979;
 800c544:	4b69      	ldr	r3, [pc, #420]	@ (800c6ec <init_quaternion+0x210>)
 800c546:	4a6a      	ldr	r2, [pc, #424]	@ (800c6f0 <init_quaternion+0x214>)
 800c548:	601a      	str	r2, [r3, #0]
        if (fabs(hx / hy) >= 1)
 800c54a:	e0ba      	b.n	800c6c2 <init_quaternion+0x1e6>
        }
        else
        {
            q0 = 0.555;
 800c54c:	4b61      	ldr	r3, [pc, #388]	@ (800c6d4 <init_quaternion+0x1f8>)
 800c54e:	4a69      	ldr	r2, [pc, #420]	@ (800c6f4 <init_quaternion+0x218>)
 800c550:	601a      	str	r2, [r3, #0]
            q1 = -0.015;
 800c552:	4b62      	ldr	r3, [pc, #392]	@ (800c6dc <init_quaternion+0x200>)
 800c554:	4a62      	ldr	r2, [pc, #392]	@ (800c6e0 <init_quaternion+0x204>)
 800c556:	601a      	str	r2, [r3, #0]
            q2 = 0.006;
 800c558:	4b62      	ldr	r3, [pc, #392]	@ (800c6e4 <init_quaternion+0x208>)
 800c55a:	4a67      	ldr	r2, [pc, #412]	@ (800c6f8 <init_quaternion+0x21c>)
 800c55c:	601a      	str	r2, [r3, #0]
            q3 = 0.829;
 800c55e:	4b63      	ldr	r3, [pc, #396]	@ (800c6ec <init_quaternion+0x210>)
 800c560:	4a66      	ldr	r2, [pc, #408]	@ (800c6fc <init_quaternion+0x220>)
 800c562:	601a      	str	r2, [r3, #0]
        if (fabs(hx / hy) >= 1)
 800c564:	e0ad      	b.n	800c6c2 <init_quaternion+0x1e6>
        }
    }
    else if (hx < 0 && hy > 0)
 800c566:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800c56a:	2b00      	cmp	r3, #0
 800c56c:	da35      	bge.n	800c5da <init_quaternion+0xfe>
 800c56e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800c572:	2b00      	cmp	r3, #0
 800c574:	dd31      	ble.n	800c5da <init_quaternion+0xfe>
    {
        if (fabs(hx / hy) >= 1)
 800c576:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800c57a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800c57e:	fb92 f3f3 	sdiv	r3, r2, r3
 800c582:	4618      	mov	r0, r3
 800c584:	f7f3 fff6 	bl	8000574 <__aeabi_i2d>
 800c588:	4602      	mov	r2, r0
 800c58a:	460b      	mov	r3, r1
 800c58c:	4692      	mov	sl, r2
 800c58e:	f023 4b00 	bic.w	fp, r3, #2147483648	@ 0x80000000
 800c592:	f04f 0200 	mov.w	r2, #0
 800c596:	4b4e      	ldr	r3, [pc, #312]	@ (800c6d0 <init_quaternion+0x1f4>)
 800c598:	4650      	mov	r0, sl
 800c59a:	4659      	mov	r1, fp
 800c59c:	f7f4 fada 	bl	8000b54 <__aeabi_dcmpge>
 800c5a0:	4603      	mov	r3, r0
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	d00c      	beq.n	800c5c0 <init_quaternion+0xe4>
        {
            q0 = -0.193;
 800c5a6:	4b4b      	ldr	r3, [pc, #300]	@ (800c6d4 <init_quaternion+0x1f8>)
 800c5a8:	4a55      	ldr	r2, [pc, #340]	@ (800c700 <init_quaternion+0x224>)
 800c5aa:	601a      	str	r2, [r3, #0]
            q1 = -0.009;
 800c5ac:	4b4b      	ldr	r3, [pc, #300]	@ (800c6dc <init_quaternion+0x200>)
 800c5ae:	4a55      	ldr	r2, [pc, #340]	@ (800c704 <init_quaternion+0x228>)
 800c5b0:	601a      	str	r2, [r3, #0]
            q2 = -0.006;
 800c5b2:	4b4c      	ldr	r3, [pc, #304]	@ (800c6e4 <init_quaternion+0x208>)
 800c5b4:	4a54      	ldr	r2, [pc, #336]	@ (800c708 <init_quaternion+0x22c>)
 800c5b6:	601a      	str	r2, [r3, #0]
            q3 = 0.979;
 800c5b8:	4b4c      	ldr	r3, [pc, #304]	@ (800c6ec <init_quaternion+0x210>)
 800c5ba:	4a4d      	ldr	r2, [pc, #308]	@ (800c6f0 <init_quaternion+0x214>)
 800c5bc:	601a      	str	r2, [r3, #0]
        if (fabs(hx / hy) >= 1)
 800c5be:	e080      	b.n	800c6c2 <init_quaternion+0x1e6>
        }
        else
        {
            q0 = -0.552;
 800c5c0:	4b44      	ldr	r3, [pc, #272]	@ (800c6d4 <init_quaternion+0x1f8>)
 800c5c2:	4a52      	ldr	r2, [pc, #328]	@ (800c70c <init_quaternion+0x230>)
 800c5c4:	601a      	str	r2, [r3, #0]
            q1 = -0.0048;
 800c5c6:	4b45      	ldr	r3, [pc, #276]	@ (800c6dc <init_quaternion+0x200>)
 800c5c8:	4a51      	ldr	r2, [pc, #324]	@ (800c710 <init_quaternion+0x234>)
 800c5ca:	601a      	str	r2, [r3, #0]
            q2 = -0.0115;
 800c5cc:	4b45      	ldr	r3, [pc, #276]	@ (800c6e4 <init_quaternion+0x208>)
 800c5ce:	4a51      	ldr	r2, [pc, #324]	@ (800c714 <init_quaternion+0x238>)
 800c5d0:	601a      	str	r2, [r3, #0]
            q3 = 0.8313;
 800c5d2:	4b46      	ldr	r3, [pc, #280]	@ (800c6ec <init_quaternion+0x210>)
 800c5d4:	4a50      	ldr	r2, [pc, #320]	@ (800c718 <init_quaternion+0x23c>)
 800c5d6:	601a      	str	r2, [r3, #0]
        if (fabs(hx / hy) >= 1)
 800c5d8:	e073      	b.n	800c6c2 <init_quaternion+0x1e6>
        }
    }
    else if (hx > 0 && hy > 0)
 800c5da:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	dd35      	ble.n	800c64e <init_quaternion+0x172>
 800c5e2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	dd31      	ble.n	800c64e <init_quaternion+0x172>
    {
        if (fabs(hx / hy) >= 1)
 800c5ea:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800c5ee:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800c5f2:	fb92 f3f3 	sdiv	r3, r2, r3
 800c5f6:	4618      	mov	r0, r3
 800c5f8:	f7f3 ffbc 	bl	8000574 <__aeabi_i2d>
 800c5fc:	4602      	mov	r2, r0
 800c5fe:	460b      	mov	r3, r1
 800c600:	4690      	mov	r8, r2
 800c602:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 800c606:	f04f 0200 	mov.w	r2, #0
 800c60a:	4b31      	ldr	r3, [pc, #196]	@ (800c6d0 <init_quaternion+0x1f4>)
 800c60c:	4640      	mov	r0, r8
 800c60e:	4649      	mov	r1, r9
 800c610:	f7f4 faa0 	bl	8000b54 <__aeabi_dcmpge>
 800c614:	4603      	mov	r3, r0
 800c616:	2b00      	cmp	r3, #0
 800c618:	d00c      	beq.n	800c634 <init_quaternion+0x158>
        {
            q0 = -0.9785;
 800c61a:	4b2e      	ldr	r3, [pc, #184]	@ (800c6d4 <init_quaternion+0x1f8>)
 800c61c:	4a3f      	ldr	r2, [pc, #252]	@ (800c71c <init_quaternion+0x240>)
 800c61e:	601a      	str	r2, [r3, #0]
            q1 = 0.008;
 800c620:	4b2e      	ldr	r3, [pc, #184]	@ (800c6dc <init_quaternion+0x200>)
 800c622:	4a3f      	ldr	r2, [pc, #252]	@ (800c720 <init_quaternion+0x244>)
 800c624:	601a      	str	r2, [r3, #0]
            q2 = -0.02;
 800c626:	4b2f      	ldr	r3, [pc, #188]	@ (800c6e4 <init_quaternion+0x208>)
 800c628:	4a3e      	ldr	r2, [pc, #248]	@ (800c724 <init_quaternion+0x248>)
 800c62a:	601a      	str	r2, [r3, #0]
            q3 = 0.195;
 800c62c:	4b2f      	ldr	r3, [pc, #188]	@ (800c6ec <init_quaternion+0x210>)
 800c62e:	4a2a      	ldr	r2, [pc, #168]	@ (800c6d8 <init_quaternion+0x1fc>)
 800c630:	601a      	str	r2, [r3, #0]
        if (fabs(hx / hy) >= 1)
 800c632:	e046      	b.n	800c6c2 <init_quaternion+0x1e6>
        }
        else
        {
            q0 = -0.9828;
 800c634:	4b27      	ldr	r3, [pc, #156]	@ (800c6d4 <init_quaternion+0x1f8>)
 800c636:	4a3c      	ldr	r2, [pc, #240]	@ (800c728 <init_quaternion+0x24c>)
 800c638:	601a      	str	r2, [r3, #0]
            q1 = 0.002;
 800c63a:	4b28      	ldr	r3, [pc, #160]	@ (800c6dc <init_quaternion+0x200>)
 800c63c:	4a3b      	ldr	r2, [pc, #236]	@ (800c72c <init_quaternion+0x250>)
 800c63e:	601a      	str	r2, [r3, #0]
            q2 = -0.0167;
 800c640:	4b28      	ldr	r3, [pc, #160]	@ (800c6e4 <init_quaternion+0x208>)
 800c642:	4a3b      	ldr	r2, [pc, #236]	@ (800c730 <init_quaternion+0x254>)
 800c644:	601a      	str	r2, [r3, #0]
            q3 = 0.5557;
 800c646:	4b29      	ldr	r3, [pc, #164]	@ (800c6ec <init_quaternion+0x210>)
 800c648:	4a3a      	ldr	r2, [pc, #232]	@ (800c734 <init_quaternion+0x258>)
 800c64a:	601a      	str	r2, [r3, #0]
        if (fabs(hx / hy) >= 1)
 800c64c:	e039      	b.n	800c6c2 <init_quaternion+0x1e6>
        }
    }
    else if (hx > 0 && hy < 0)
 800c64e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800c652:	2b00      	cmp	r3, #0
 800c654:	dd35      	ble.n	800c6c2 <init_quaternion+0x1e6>
 800c656:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	da31      	bge.n	800c6c2 <init_quaternion+0x1e6>
    {
        if (fabs(hx / hy) >= 1)
 800c65e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800c662:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800c666:	fb92 f3f3 	sdiv	r3, r2, r3
 800c66a:	4618      	mov	r0, r3
 800c66c:	f7f3 ff82 	bl	8000574 <__aeabi_i2d>
 800c670:	4602      	mov	r2, r0
 800c672:	460b      	mov	r3, r1
 800c674:	4614      	mov	r4, r2
 800c676:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 800c67a:	f04f 0200 	mov.w	r2, #0
 800c67e:	4b14      	ldr	r3, [pc, #80]	@ (800c6d0 <init_quaternion+0x1f4>)
 800c680:	4620      	mov	r0, r4
 800c682:	4629      	mov	r1, r5
 800c684:	f7f4 fa66 	bl	8000b54 <__aeabi_dcmpge>
 800c688:	4603      	mov	r3, r0
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	d00c      	beq.n	800c6a8 <init_quaternion+0x1cc>
        {
            q0 = -0.979;
 800c68e:	4b11      	ldr	r3, [pc, #68]	@ (800c6d4 <init_quaternion+0x1f8>)
 800c690:	4a29      	ldr	r2, [pc, #164]	@ (800c738 <init_quaternion+0x25c>)
 800c692:	601a      	str	r2, [r3, #0]
            q1 = 0.0116;
 800c694:	4b11      	ldr	r3, [pc, #68]	@ (800c6dc <init_quaternion+0x200>)
 800c696:	4a29      	ldr	r2, [pc, #164]	@ (800c73c <init_quaternion+0x260>)
 800c698:	601a      	str	r2, [r3, #0]
            q2 = -0.0167;
 800c69a:	4b12      	ldr	r3, [pc, #72]	@ (800c6e4 <init_quaternion+0x208>)
 800c69c:	4a24      	ldr	r2, [pc, #144]	@ (800c730 <init_quaternion+0x254>)
 800c69e:	601a      	str	r2, [r3, #0]
            q3 = -0.195;
 800c6a0:	4b12      	ldr	r3, [pc, #72]	@ (800c6ec <init_quaternion+0x210>)
 800c6a2:	4a27      	ldr	r2, [pc, #156]	@ (800c740 <init_quaternion+0x264>)
 800c6a4:	601a      	str	r2, [r3, #0]
            q2 = -0.012;
            q3 = -0.556;
        }
    }
#endif
}
 800c6a6:	e00c      	b.n	800c6c2 <init_quaternion+0x1e6>
            q0 = -0.83;
 800c6a8:	4b0a      	ldr	r3, [pc, #40]	@ (800c6d4 <init_quaternion+0x1f8>)
 800c6aa:	4a26      	ldr	r2, [pc, #152]	@ (800c744 <init_quaternion+0x268>)
 800c6ac:	601a      	str	r2, [r3, #0]
            q1 = 0.014;
 800c6ae:	4b0b      	ldr	r3, [pc, #44]	@ (800c6dc <init_quaternion+0x200>)
 800c6b0:	4a25      	ldr	r2, [pc, #148]	@ (800c748 <init_quaternion+0x26c>)
 800c6b2:	601a      	str	r2, [r3, #0]
            q2 = -0.012;
 800c6b4:	4b0b      	ldr	r3, [pc, #44]	@ (800c6e4 <init_quaternion+0x208>)
 800c6b6:	4a25      	ldr	r2, [pc, #148]	@ (800c74c <init_quaternion+0x270>)
 800c6b8:	601a      	str	r2, [r3, #0]
            q3 = -0.556;
 800c6ba:	4b0c      	ldr	r3, [pc, #48]	@ (800c6ec <init_quaternion+0x210>)
 800c6bc:	4a24      	ldr	r2, [pc, #144]	@ (800c750 <init_quaternion+0x274>)
 800c6be:	601a      	str	r2, [r3, #0]
}
 800c6c0:	e7ff      	b.n	800c6c2 <init_quaternion+0x1e6>
 800c6c2:	bf00      	nop
 800c6c4:	3710      	adds	r7, #16
 800c6c6:	46bd      	mov	sp, r7
 800c6c8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c6cc:	200008a8 	.word	0x200008a8
 800c6d0:	3ff00000 	.word	0x3ff00000
 800c6d4:	20000090 	.word	0x20000090
 800c6d8:	3e47ae14 	.word	0x3e47ae14
 800c6dc:	20000860 	.word	0x20000860
 800c6e0:	bc75c28f 	.word	0xbc75c28f
 800c6e4:	20000864 	.word	0x20000864
 800c6e8:	3b8ce704 	.word	0x3b8ce704
 800c6ec:	20000868 	.word	0x20000868
 800c6f0:	3f7a9fbe 	.word	0x3f7a9fbe
 800c6f4:	3f0e147b 	.word	0x3f0e147b
 800c6f8:	3bc49ba6 	.word	0x3bc49ba6
 800c6fc:	3f543958 	.word	0x3f543958
 800c700:	be45a1cb 	.word	0xbe45a1cb
 800c704:	bc1374bc 	.word	0xbc1374bc
 800c708:	bbc49ba6 	.word	0xbbc49ba6
 800c70c:	bf0d4fdf 	.word	0xbf0d4fdf
 800c710:	bb9d4952 	.word	0xbb9d4952
 800c714:	bc3c6a7f 	.word	0xbc3c6a7f
 800c718:	3f54d014 	.word	0x3f54d014
 800c71c:	bf7a7efa 	.word	0xbf7a7efa
 800c720:	3c03126f 	.word	0x3c03126f
 800c724:	bca3d70a 	.word	0xbca3d70a
 800c728:	bf7b98c8 	.word	0xbf7b98c8
 800c72c:	3b03126f 	.word	0x3b03126f
 800c730:	bc88ce70 	.word	0xbc88ce70
 800c734:	3f0e425b 	.word	0x3f0e425b
 800c738:	bf7a9fbe 	.word	0xbf7a9fbe
 800c73c:	3c3e0ded 	.word	0x3c3e0ded
 800c740:	be47ae14 	.word	0xbe47ae14
 800c744:	bf547ae1 	.word	0xbf547ae1
 800c748:	3c656042 	.word	0x3c656042
 800c74c:	bc449ba6 	.word	0xbc449ba6
 800c750:	bf0e5604 	.word	0xbf0e5604

0800c754 <imu_ahrs_update>:

// IMU
void imu_ahrs_update(void)
{
 800c754:	b580      	push	{r7, lr}
 800c756:	b09e      	sub	sp, #120	@ 0x78
 800c758:	af00      	add	r7, sp, #0
    float hx, hy, hz, bx, bz;
    float vx, vy, vz, wx, wy, wz;
    float ex, ey, ez, halfT;
    float tempq0, tempq1, tempq2, tempq3;

    float q0q0 = q0 * q0;
 800c75a:	4bd6      	ldr	r3, [pc, #856]	@ (800cab4 <imu_ahrs_update+0x360>)
 800c75c:	ed93 7a00 	vldr	s14, [r3]
 800c760:	4bd4      	ldr	r3, [pc, #848]	@ (800cab4 <imu_ahrs_update+0x360>)
 800c762:	edd3 7a00 	vldr	s15, [r3]
 800c766:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c76a:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
    float q0q1 = q0 * q1;
 800c76e:	4bd1      	ldr	r3, [pc, #836]	@ (800cab4 <imu_ahrs_update+0x360>)
 800c770:	ed93 7a00 	vldr	s14, [r3]
 800c774:	4bd0      	ldr	r3, [pc, #832]	@ (800cab8 <imu_ahrs_update+0x364>)
 800c776:	edd3 7a00 	vldr	s15, [r3]
 800c77a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c77e:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
    float q0q2 = q0 * q2;
 800c782:	4bcc      	ldr	r3, [pc, #816]	@ (800cab4 <imu_ahrs_update+0x360>)
 800c784:	ed93 7a00 	vldr	s14, [r3]
 800c788:	4bcc      	ldr	r3, [pc, #816]	@ (800cabc <imu_ahrs_update+0x368>)
 800c78a:	edd3 7a00 	vldr	s15, [r3]
 800c78e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c792:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
    float q0q3 = q0 * q3;
 800c796:	4bc7      	ldr	r3, [pc, #796]	@ (800cab4 <imu_ahrs_update+0x360>)
 800c798:	ed93 7a00 	vldr	s14, [r3]
 800c79c:	4bc8      	ldr	r3, [pc, #800]	@ (800cac0 <imu_ahrs_update+0x36c>)
 800c79e:	edd3 7a00 	vldr	s15, [r3]
 800c7a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c7a6:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
    float q1q1 = q1 * q1;
 800c7aa:	4bc3      	ldr	r3, [pc, #780]	@ (800cab8 <imu_ahrs_update+0x364>)
 800c7ac:	ed93 7a00 	vldr	s14, [r3]
 800c7b0:	4bc1      	ldr	r3, [pc, #772]	@ (800cab8 <imu_ahrs_update+0x364>)
 800c7b2:	edd3 7a00 	vldr	s15, [r3]
 800c7b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c7ba:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
    float q1q2 = q1 * q2;
 800c7be:	4bbe      	ldr	r3, [pc, #760]	@ (800cab8 <imu_ahrs_update+0x364>)
 800c7c0:	ed93 7a00 	vldr	s14, [r3]
 800c7c4:	4bbd      	ldr	r3, [pc, #756]	@ (800cabc <imu_ahrs_update+0x368>)
 800c7c6:	edd3 7a00 	vldr	s15, [r3]
 800c7ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c7ce:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
    float q1q3 = q1 * q3;
 800c7d2:	4bb9      	ldr	r3, [pc, #740]	@ (800cab8 <imu_ahrs_update+0x364>)
 800c7d4:	ed93 7a00 	vldr	s14, [r3]
 800c7d8:	4bb9      	ldr	r3, [pc, #740]	@ (800cac0 <imu_ahrs_update+0x36c>)
 800c7da:	edd3 7a00 	vldr	s15, [r3]
 800c7de:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c7e2:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
    float q2q2 = q2 * q2;
 800c7e6:	4bb5      	ldr	r3, [pc, #724]	@ (800cabc <imu_ahrs_update+0x368>)
 800c7e8:	ed93 7a00 	vldr	s14, [r3]
 800c7ec:	4bb3      	ldr	r3, [pc, #716]	@ (800cabc <imu_ahrs_update+0x368>)
 800c7ee:	edd3 7a00 	vldr	s15, [r3]
 800c7f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c7f6:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
    float q2q3 = q2 * q3;
 800c7fa:	4bb0      	ldr	r3, [pc, #704]	@ (800cabc <imu_ahrs_update+0x368>)
 800c7fc:	ed93 7a00 	vldr	s14, [r3]
 800c800:	4baf      	ldr	r3, [pc, #700]	@ (800cac0 <imu_ahrs_update+0x36c>)
 800c802:	edd3 7a00 	vldr	s15, [r3]
 800c806:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c80a:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    float q3q3 = q3 * q3;
 800c80e:	4bac      	ldr	r3, [pc, #688]	@ (800cac0 <imu_ahrs_update+0x36c>)
 800c810:	ed93 7a00 	vldr	s14, [r3]
 800c814:	4baa      	ldr	r3, [pc, #680]	@ (800cac0 <imu_ahrs_update+0x36c>)
 800c816:	edd3 7a00 	vldr	s15, [r3]
 800c81a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c81e:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50

    gx = imu.wx;
 800c822:	4ba8      	ldr	r3, [pc, #672]	@ (800cac4 <imu_ahrs_update+0x370>)
 800c824:	691b      	ldr	r3, [r3, #16]
 800c826:	4aa8      	ldr	r2, [pc, #672]	@ (800cac8 <imu_ahrs_update+0x374>)
 800c828:	6013      	str	r3, [r2, #0]
    gy = imu.wy;
 800c82a:	4ba6      	ldr	r3, [pc, #664]	@ (800cac4 <imu_ahrs_update+0x370>)
 800c82c:	695b      	ldr	r3, [r3, #20]
 800c82e:	4aa7      	ldr	r2, [pc, #668]	@ (800cacc <imu_ahrs_update+0x378>)
 800c830:	6013      	str	r3, [r2, #0]
    gz = imu.wz;
 800c832:	4ba4      	ldr	r3, [pc, #656]	@ (800cac4 <imu_ahrs_update+0x370>)
 800c834:	699b      	ldr	r3, [r3, #24]
 800c836:	4aa6      	ldr	r2, [pc, #664]	@ (800cad0 <imu_ahrs_update+0x37c>)
 800c838:	6013      	str	r3, [r2, #0]
    ax = imu.ax;
 800c83a:	4ba2      	ldr	r3, [pc, #648]	@ (800cac4 <imu_ahrs_update+0x370>)
 800c83c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c840:	ee07 3a90 	vmov	s15, r3
 800c844:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c848:	4ba2      	ldr	r3, [pc, #648]	@ (800cad4 <imu_ahrs_update+0x380>)
 800c84a:	edc3 7a00 	vstr	s15, [r3]
    ay = imu.ay;
 800c84e:	4b9d      	ldr	r3, [pc, #628]	@ (800cac4 <imu_ahrs_update+0x370>)
 800c850:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800c854:	ee07 3a90 	vmov	s15, r3
 800c858:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c85c:	4b9e      	ldr	r3, [pc, #632]	@ (800cad8 <imu_ahrs_update+0x384>)
 800c85e:	edc3 7a00 	vstr	s15, [r3]
    az = imu.az;
 800c862:	4b98      	ldr	r3, [pc, #608]	@ (800cac4 <imu_ahrs_update+0x370>)
 800c864:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800c868:	ee07 3a90 	vmov	s15, r3
 800c86c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c870:	4b9a      	ldr	r3, [pc, #616]	@ (800cadc <imu_ahrs_update+0x388>)
 800c872:	edc3 7a00 	vstr	s15, [r3]
    mx = imu.mx;
 800c876:	4b93      	ldr	r3, [pc, #588]	@ (800cac4 <imu_ahrs_update+0x370>)
 800c878:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800c87c:	ee07 3a90 	vmov	s15, r3
 800c880:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c884:	4b96      	ldr	r3, [pc, #600]	@ (800cae0 <imu_ahrs_update+0x38c>)
 800c886:	edc3 7a00 	vstr	s15, [r3]
    my = imu.my;
 800c88a:	4b8e      	ldr	r3, [pc, #568]	@ (800cac4 <imu_ahrs_update+0x370>)
 800c88c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800c890:	ee07 3a90 	vmov	s15, r3
 800c894:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c898:	4b92      	ldr	r3, [pc, #584]	@ (800cae4 <imu_ahrs_update+0x390>)
 800c89a:	edc3 7a00 	vstr	s15, [r3]
    mz = imu.mz;
 800c89e:	4b89      	ldr	r3, [pc, #548]	@ (800cac4 <imu_ahrs_update+0x370>)
 800c8a0:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800c8a4:	ee07 3a90 	vmov	s15, r3
 800c8a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c8ac:	4b8e      	ldr	r3, [pc, #568]	@ (800cae8 <imu_ahrs_update+0x394>)
 800c8ae:	edc3 7a00 	vstr	s15, [r3]

    now_update = HAL_GetTick(); // ms
 800c8b2:	f7f5 fde9 	bl	8002488 <HAL_GetTick>
 800c8b6:	4603      	mov	r3, r0
 800c8b8:	4a8c      	ldr	r2, [pc, #560]	@ (800caec <imu_ahrs_update+0x398>)
 800c8ba:	6013      	str	r3, [r2, #0]
    halfT = ((float)(now_update - last_update) / 2000.0f);
 800c8bc:	4b8b      	ldr	r3, [pc, #556]	@ (800caec <imu_ahrs_update+0x398>)
 800c8be:	681a      	ldr	r2, [r3, #0]
 800c8c0:	4b8b      	ldr	r3, [pc, #556]	@ (800caf0 <imu_ahrs_update+0x39c>)
 800c8c2:	681b      	ldr	r3, [r3, #0]
 800c8c4:	1ad3      	subs	r3, r2, r3
 800c8c6:	ee07 3a90 	vmov	s15, r3
 800c8ca:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800c8ce:	eddf 6a89 	vldr	s13, [pc, #548]	@ 800caf4 <imu_ahrs_update+0x3a0>
 800c8d2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c8d6:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    last_update = now_update;
 800c8da:	4b84      	ldr	r3, [pc, #528]	@ (800caec <imu_ahrs_update+0x398>)
 800c8dc:	681b      	ldr	r3, [r3, #0]
 800c8de:	4a84      	ldr	r2, [pc, #528]	@ (800caf0 <imu_ahrs_update+0x39c>)
 800c8e0:	6013      	str	r3, [r2, #0]

    /*  */
    norm = inv_sqrt(ax * ax + ay * ay + az * az);
 800c8e2:	4b7c      	ldr	r3, [pc, #496]	@ (800cad4 <imu_ahrs_update+0x380>)
 800c8e4:	ed93 7a00 	vldr	s14, [r3]
 800c8e8:	4b7a      	ldr	r3, [pc, #488]	@ (800cad4 <imu_ahrs_update+0x380>)
 800c8ea:	edd3 7a00 	vldr	s15, [r3]
 800c8ee:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c8f2:	4b79      	ldr	r3, [pc, #484]	@ (800cad8 <imu_ahrs_update+0x384>)
 800c8f4:	edd3 6a00 	vldr	s13, [r3]
 800c8f8:	4b77      	ldr	r3, [pc, #476]	@ (800cad8 <imu_ahrs_update+0x384>)
 800c8fa:	edd3 7a00 	vldr	s15, [r3]
 800c8fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c902:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c906:	4b75      	ldr	r3, [pc, #468]	@ (800cadc <imu_ahrs_update+0x388>)
 800c908:	edd3 6a00 	vldr	s13, [r3]
 800c90c:	4b73      	ldr	r3, [pc, #460]	@ (800cadc <imu_ahrs_update+0x388>)
 800c90e:	edd3 7a00 	vldr	s15, [r3]
 800c912:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c916:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c91a:	eeb0 0a67 	vmov.f32	s0, s15
 800c91e:	f7ff fadd 	bl	800bedc <inv_sqrt>
 800c922:	ed87 0a12 	vstr	s0, [r7, #72]	@ 0x48
    ax = ax * norm;
 800c926:	4b6b      	ldr	r3, [pc, #428]	@ (800cad4 <imu_ahrs_update+0x380>)
 800c928:	ed93 7a00 	vldr	s14, [r3]
 800c92c:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800c930:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c934:	4b67      	ldr	r3, [pc, #412]	@ (800cad4 <imu_ahrs_update+0x380>)
 800c936:	edc3 7a00 	vstr	s15, [r3]
    ay = ay * norm;
 800c93a:	4b67      	ldr	r3, [pc, #412]	@ (800cad8 <imu_ahrs_update+0x384>)
 800c93c:	ed93 7a00 	vldr	s14, [r3]
 800c940:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800c944:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c948:	4b63      	ldr	r3, [pc, #396]	@ (800cad8 <imu_ahrs_update+0x384>)
 800c94a:	edc3 7a00 	vstr	s15, [r3]
    az = az * norm;
 800c94e:	4b63      	ldr	r3, [pc, #396]	@ (800cadc <imu_ahrs_update+0x388>)
 800c950:	ed93 7a00 	vldr	s14, [r3]
 800c954:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800c958:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c95c:	4b5f      	ldr	r3, [pc, #380]	@ (800cadc <imu_ahrs_update+0x388>)
 800c95e:	edc3 7a00 	vstr	s15, [r3]
    norm = inv_sqrt(mx * mx + my * my + mz * mz);
    mx = mx * norm;
    my = my * norm;
    mz = mz * norm;
#else
    mx = 0;
 800c962:	4b5f      	ldr	r3, [pc, #380]	@ (800cae0 <imu_ahrs_update+0x38c>)
 800c964:	f04f 0200 	mov.w	r2, #0
 800c968:	601a      	str	r2, [r3, #0]
    my = 0;
 800c96a:	4b5e      	ldr	r3, [pc, #376]	@ (800cae4 <imu_ahrs_update+0x390>)
 800c96c:	f04f 0200 	mov.w	r2, #0
 800c970:	601a      	str	r2, [r3, #0]
    mz = 0;
 800c972:	4b5d      	ldr	r3, [pc, #372]	@ (800cae8 <imu_ahrs_update+0x394>)
 800c974:	f04f 0200 	mov.w	r2, #0
 800c978:	601a      	str	r2, [r3, #0]
#endif
    /* */
    hx = 2.0f * mx * (0.5f - q2q2 - q3q3) + 2.0f * my * (q1q2 - q0q3) + 2.0f * mz * (q1q3 + q0q2);
 800c97a:	4b59      	ldr	r3, [pc, #356]	@ (800cae0 <imu_ahrs_update+0x38c>)
 800c97c:	edd3 7a00 	vldr	s15, [r3]
 800c980:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800c984:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800c988:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800c98c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800c990:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 800c994:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800c998:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c99c:	4b51      	ldr	r3, [pc, #324]	@ (800cae4 <imu_ahrs_update+0x390>)
 800c99e:	edd3 7a00 	vldr	s15, [r3]
 800c9a2:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800c9a6:	ed97 6a18 	vldr	s12, [r7, #96]	@ 0x60
 800c9aa:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 800c9ae:	ee76 7a67 	vsub.f32	s15, s12, s15
 800c9b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c9b6:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c9ba:	4b4b      	ldr	r3, [pc, #300]	@ (800cae8 <imu_ahrs_update+0x394>)
 800c9bc:	edd3 7a00 	vldr	s15, [r3]
 800c9c0:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800c9c4:	ed97 6a17 	vldr	s12, [r7, #92]	@ 0x5c
 800c9c8:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 800c9cc:	ee76 7a27 	vadd.f32	s15, s12, s15
 800c9d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c9d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c9d8:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    hy = 2.0f * mx * (q1q2 + q0q3) + 2.0f * my * (0.5f - q1q1 - q3q3) + 2.0f * mz * (q2q3 - q0q1);
 800c9dc:	4b40      	ldr	r3, [pc, #256]	@ (800cae0 <imu_ahrs_update+0x38c>)
 800c9de:	edd3 7a00 	vldr	s15, [r3]
 800c9e2:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800c9e6:	edd7 6a18 	vldr	s13, [r7, #96]	@ 0x60
 800c9ea:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 800c9ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c9f2:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c9f6:	4b3b      	ldr	r3, [pc, #236]	@ (800cae4 <imu_ahrs_update+0x390>)
 800c9f8:	edd3 7a00 	vldr	s15, [r3]
 800c9fc:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800ca00:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800ca04:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 800ca08:	ee36 6a67 	vsub.f32	s12, s12, s15
 800ca0c:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 800ca10:	ee76 7a67 	vsub.f32	s15, s12, s15
 800ca14:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ca18:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ca1c:	4b32      	ldr	r3, [pc, #200]	@ (800cae8 <imu_ahrs_update+0x394>)
 800ca1e:	edd3 7a00 	vldr	s15, [r3]
 800ca22:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800ca26:	ed97 6a15 	vldr	s12, [r7, #84]	@ 0x54
 800ca2a:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 800ca2e:	ee76 7a67 	vsub.f32	s15, s12, s15
 800ca32:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ca36:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ca3a:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    hz = 2.0f * mx * (q1q3 - q0q2) + 2.0f * my * (q2q3 + q0q1) + 2.0f * mz * (0.5f - q1q1 - q2q2);
 800ca3e:	4b28      	ldr	r3, [pc, #160]	@ (800cae0 <imu_ahrs_update+0x38c>)
 800ca40:	edd3 7a00 	vldr	s15, [r3]
 800ca44:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800ca48:	edd7 6a17 	vldr	s13, [r7, #92]	@ 0x5c
 800ca4c:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 800ca50:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800ca54:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ca58:	4b22      	ldr	r3, [pc, #136]	@ (800cae4 <imu_ahrs_update+0x390>)
 800ca5a:	edd3 7a00 	vldr	s15, [r3]
 800ca5e:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800ca62:	ed97 6a15 	vldr	s12, [r7, #84]	@ 0x54
 800ca66:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 800ca6a:	ee76 7a27 	vadd.f32	s15, s12, s15
 800ca6e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ca72:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ca76:	4b1c      	ldr	r3, [pc, #112]	@ (800cae8 <imu_ahrs_update+0x394>)
 800ca78:	edd3 7a00 	vldr	s15, [r3]
 800ca7c:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800ca80:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800ca84:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 800ca88:	ee36 6a67 	vsub.f32	s12, s12, s15
 800ca8c:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800ca90:	ee76 7a67 	vsub.f32	s15, s12, s15
 800ca94:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ca98:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ca9c:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
    bx = sqrt((hx * hx) + (hy * hy));
 800caa0:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800caa4:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800caa8:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800caac:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800cab0:	e022      	b.n	800caf8 <imu_ahrs_update+0x3a4>
 800cab2:	bf00      	nop
 800cab4:	20000090 	.word	0x20000090
 800cab8:	20000860 	.word	0x20000860
 800cabc:	20000864 	.word	0x20000864
 800cac0:	20000868 	.word	0x20000868
 800cac4:	200008a8 	.word	0x200008a8
 800cac8:	200008e0 	.word	0x200008e0
 800cacc:	200008e4 	.word	0x200008e4
 800cad0:	200008e8 	.word	0x200008e8
 800cad4:	200008ec 	.word	0x200008ec
 800cad8:	200008f0 	.word	0x200008f0
 800cadc:	200008f4 	.word	0x200008f4
 800cae0:	200008f8 	.word	0x200008f8
 800cae4:	200008fc 	.word	0x200008fc
 800cae8:	20000900 	.word	0x20000900
 800caec:	20000908 	.word	0x20000908
 800caf0:	20000904 	.word	0x20000904
 800caf4:	44fa0000 	.word	0x44fa0000
 800caf8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cafc:	ee17 0a90 	vmov	r0, s15
 800cb00:	f7f3 fd4a 	bl	8000598 <__aeabi_f2d>
 800cb04:	4602      	mov	r2, r0
 800cb06:	460b      	mov	r3, r1
 800cb08:	ec43 2b10 	vmov	d0, r2, r3
 800cb0c:	f005 f97e 	bl	8011e0c <sqrt>
 800cb10:	ec53 2b10 	vmov	r2, r3, d0
 800cb14:	4610      	mov	r0, r2
 800cb16:	4619      	mov	r1, r3
 800cb18:	f7f4 f88e 	bl	8000c38 <__aeabi_d2f>
 800cb1c:	4603      	mov	r3, r0
 800cb1e:	63bb      	str	r3, [r7, #56]	@ 0x38
    bz = hz;
 800cb20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb22:	637b      	str	r3, [r7, #52]	@ 0x34

    /* (vw)   */
    vx = 2.0f * (q1q3 - q0q2);
 800cb24:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 800cb28:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 800cb2c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cb30:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800cb34:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    vy = 2.0f * (q0q1 + q2q3);
 800cb38:	ed97 7a1c 	vldr	s14, [r7, #112]	@ 0x70
 800cb3c:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800cb40:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cb44:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800cb48:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    vz = q0q0 - q1q1 - q2q2 + q3q3;
 800cb4c:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 800cb50:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 800cb54:	ee37 7a67 	vsub.f32	s14, s14, s15
 800cb58:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800cb5c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cb60:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 800cb64:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cb68:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    wx = 2.0f * bx * (0.5f - q2q2 - q3q3) + 2.0f * bz * (q1q3 - q0q2);
 800cb6c:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800cb70:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800cb74:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800cb78:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800cb7c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800cb80:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 800cb84:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800cb88:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cb8c:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800cb90:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800cb94:	ed97 6a17 	vldr	s12, [r7, #92]	@ 0x5c
 800cb98:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 800cb9c:	ee76 7a67 	vsub.f32	s15, s12, s15
 800cba0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cba4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cba8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    wy = 2.0f * bx * (q1q2 - q0q3) + 2.0f * bz * (q0q1 + q2q3);
 800cbac:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800cbb0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800cbb4:	edd7 6a18 	vldr	s13, [r7, #96]	@ 0x60
 800cbb8:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 800cbbc:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800cbc0:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cbc4:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800cbc8:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800cbcc:	ed97 6a1c 	vldr	s12, [r7, #112]	@ 0x70
 800cbd0:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800cbd4:	ee76 7a27 	vadd.f32	s15, s12, s15
 800cbd8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cbdc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cbe0:	edc7 7a08 	vstr	s15, [r7, #32]
    wz = 2.0f * bx * (q0q2 + q1q3) + 2.0f * bz * (0.5f - q1q1 - q2q2);
 800cbe4:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800cbe8:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800cbec:	edd7 6a1b 	vldr	s13, [r7, #108]	@ 0x6c
 800cbf0:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800cbf4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cbf8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cbfc:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800cc00:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800cc04:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800cc08:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 800cc0c:	ee36 6a67 	vsub.f32	s12, s12, s15
 800cc10:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800cc14:	ee76 7a67 	vsub.f32	s15, s12, s15
 800cc18:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cc1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cc20:	edc7 7a07 	vstr	s15, [r7, #28]

    /*
     * 
     */
    ex = (ay * vz - az * vy) + (my * wz - mz * wy);
 800cc24:	4bde      	ldr	r3, [pc, #888]	@ (800cfa0 <imu_ahrs_update+0x84c>)
 800cc26:	ed93 7a00 	vldr	s14, [r3]
 800cc2a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800cc2e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cc32:	4bdc      	ldr	r3, [pc, #880]	@ (800cfa4 <imu_ahrs_update+0x850>)
 800cc34:	edd3 6a00 	vldr	s13, [r3]
 800cc38:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800cc3c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cc40:	ee37 7a67 	vsub.f32	s14, s14, s15
 800cc44:	4bd8      	ldr	r3, [pc, #864]	@ (800cfa8 <imu_ahrs_update+0x854>)
 800cc46:	edd3 6a00 	vldr	s13, [r3]
 800cc4a:	edd7 7a07 	vldr	s15, [r7, #28]
 800cc4e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800cc52:	4bd6      	ldr	r3, [pc, #856]	@ (800cfac <imu_ahrs_update+0x858>)
 800cc54:	ed93 6a00 	vldr	s12, [r3]
 800cc58:	edd7 7a08 	vldr	s15, [r7, #32]
 800cc5c:	ee66 7a27 	vmul.f32	s15, s12, s15
 800cc60:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800cc64:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cc68:	edc7 7a06 	vstr	s15, [r7, #24]
    ey = (az * vx - ax * vz) + (mz * wx - mx * wz);
 800cc6c:	4bcd      	ldr	r3, [pc, #820]	@ (800cfa4 <imu_ahrs_update+0x850>)
 800cc6e:	ed93 7a00 	vldr	s14, [r3]
 800cc72:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800cc76:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cc7a:	4bcd      	ldr	r3, [pc, #820]	@ (800cfb0 <imu_ahrs_update+0x85c>)
 800cc7c:	edd3 6a00 	vldr	s13, [r3]
 800cc80:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800cc84:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cc88:	ee37 7a67 	vsub.f32	s14, s14, s15
 800cc8c:	4bc7      	ldr	r3, [pc, #796]	@ (800cfac <imu_ahrs_update+0x858>)
 800cc8e:	edd3 6a00 	vldr	s13, [r3]
 800cc92:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800cc96:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800cc9a:	4bc6      	ldr	r3, [pc, #792]	@ (800cfb4 <imu_ahrs_update+0x860>)
 800cc9c:	ed93 6a00 	vldr	s12, [r3]
 800cca0:	edd7 7a07 	vldr	s15, [r7, #28]
 800cca4:	ee66 7a27 	vmul.f32	s15, s12, s15
 800cca8:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800ccac:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ccb0:	edc7 7a05 	vstr	s15, [r7, #20]
    ez = (ax * vy - ay * vx) + (mx * wy - my * wx);
 800ccb4:	4bbe      	ldr	r3, [pc, #760]	@ (800cfb0 <imu_ahrs_update+0x85c>)
 800ccb6:	ed93 7a00 	vldr	s14, [r3]
 800ccba:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800ccbe:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ccc2:	4bb7      	ldr	r3, [pc, #732]	@ (800cfa0 <imu_ahrs_update+0x84c>)
 800ccc4:	edd3 6a00 	vldr	s13, [r3]
 800ccc8:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800cccc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ccd0:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ccd4:	4bb7      	ldr	r3, [pc, #732]	@ (800cfb4 <imu_ahrs_update+0x860>)
 800ccd6:	edd3 6a00 	vldr	s13, [r3]
 800ccda:	edd7 7a08 	vldr	s15, [r7, #32]
 800ccde:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800cce2:	4bb1      	ldr	r3, [pc, #708]	@ (800cfa8 <imu_ahrs_update+0x854>)
 800cce4:	ed93 6a00 	vldr	s12, [r3]
 800cce8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800ccec:	ee66 7a27 	vmul.f32	s15, s12, s15
 800ccf0:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800ccf4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ccf8:	edc7 7a04 	vstr	s15, [r7, #16]

    /* PI */
    if (ex != 0.0f && ey != 0.0f && ez != 0.0f)
 800ccfc:	edd7 7a06 	vldr	s15, [r7, #24]
 800cd00:	eef5 7a40 	vcmp.f32	s15, #0.0
 800cd04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd08:	d076      	beq.n	800cdf8 <imu_ahrs_update+0x6a4>
 800cd0a:	edd7 7a05 	vldr	s15, [r7, #20]
 800cd0e:	eef5 7a40 	vcmp.f32	s15, #0.0
 800cd12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd16:	d06f      	beq.n	800cdf8 <imu_ahrs_update+0x6a4>
 800cd18:	edd7 7a04 	vldr	s15, [r7, #16]
 800cd1c:	eef5 7a40 	vcmp.f32	s15, #0.0
 800cd20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd24:	d068      	beq.n	800cdf8 <imu_ahrs_update+0x6a4>
    {
        exInt = exInt + ex * Ki * halfT;
 800cd26:	edd7 7a06 	vldr	s15, [r7, #24]
 800cd2a:	ed9f 7aa3 	vldr	s14, [pc, #652]	@ 800cfb8 <imu_ahrs_update+0x864>
 800cd2e:	ee27 7a87 	vmul.f32	s14, s15, s14
 800cd32:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800cd36:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cd3a:	4ba0      	ldr	r3, [pc, #640]	@ (800cfbc <imu_ahrs_update+0x868>)
 800cd3c:	edd3 7a00 	vldr	s15, [r3]
 800cd40:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cd44:	4b9d      	ldr	r3, [pc, #628]	@ (800cfbc <imu_ahrs_update+0x868>)
 800cd46:	edc3 7a00 	vstr	s15, [r3]
        eyInt = eyInt + ey * Ki * halfT;
 800cd4a:	edd7 7a05 	vldr	s15, [r7, #20]
 800cd4e:	ed9f 7a9a 	vldr	s14, [pc, #616]	@ 800cfb8 <imu_ahrs_update+0x864>
 800cd52:	ee27 7a87 	vmul.f32	s14, s15, s14
 800cd56:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800cd5a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cd5e:	4b98      	ldr	r3, [pc, #608]	@ (800cfc0 <imu_ahrs_update+0x86c>)
 800cd60:	edd3 7a00 	vldr	s15, [r3]
 800cd64:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cd68:	4b95      	ldr	r3, [pc, #596]	@ (800cfc0 <imu_ahrs_update+0x86c>)
 800cd6a:	edc3 7a00 	vstr	s15, [r3]
        ezInt = ezInt + ez * Ki * halfT;
 800cd6e:	edd7 7a04 	vldr	s15, [r7, #16]
 800cd72:	ed9f 7a91 	vldr	s14, [pc, #580]	@ 800cfb8 <imu_ahrs_update+0x864>
 800cd76:	ee27 7a87 	vmul.f32	s14, s15, s14
 800cd7a:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800cd7e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cd82:	4b90      	ldr	r3, [pc, #576]	@ (800cfc4 <imu_ahrs_update+0x870>)
 800cd84:	edd3 7a00 	vldr	s15, [r3]
 800cd88:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cd8c:	4b8d      	ldr	r3, [pc, #564]	@ (800cfc4 <imu_ahrs_update+0x870>)
 800cd8e:	edc3 7a00 	vstr	s15, [r3]

        gx = gx + Kp * ex + exInt;
 800cd92:	edd7 7a06 	vldr	s15, [r7, #24]
 800cd96:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800cd9a:	4b8b      	ldr	r3, [pc, #556]	@ (800cfc8 <imu_ahrs_update+0x874>)
 800cd9c:	edd3 7a00 	vldr	s15, [r3]
 800cda0:	ee37 7a27 	vadd.f32	s14, s14, s15
 800cda4:	4b85      	ldr	r3, [pc, #532]	@ (800cfbc <imu_ahrs_update+0x868>)
 800cda6:	edd3 7a00 	vldr	s15, [r3]
 800cdaa:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cdae:	4b86      	ldr	r3, [pc, #536]	@ (800cfc8 <imu_ahrs_update+0x874>)
 800cdb0:	edc3 7a00 	vstr	s15, [r3]
        gy = gy + Kp * ey + eyInt;
 800cdb4:	edd7 7a05 	vldr	s15, [r7, #20]
 800cdb8:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800cdbc:	4b83      	ldr	r3, [pc, #524]	@ (800cfcc <imu_ahrs_update+0x878>)
 800cdbe:	edd3 7a00 	vldr	s15, [r3]
 800cdc2:	ee37 7a27 	vadd.f32	s14, s14, s15
 800cdc6:	4b7e      	ldr	r3, [pc, #504]	@ (800cfc0 <imu_ahrs_update+0x86c>)
 800cdc8:	edd3 7a00 	vldr	s15, [r3]
 800cdcc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cdd0:	4b7e      	ldr	r3, [pc, #504]	@ (800cfcc <imu_ahrs_update+0x878>)
 800cdd2:	edc3 7a00 	vstr	s15, [r3]
        gz = gz + Kp * ez + ezInt;
 800cdd6:	edd7 7a04 	vldr	s15, [r7, #16]
 800cdda:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800cdde:	4b7c      	ldr	r3, [pc, #496]	@ (800cfd0 <imu_ahrs_update+0x87c>)
 800cde0:	edd3 7a00 	vldr	s15, [r3]
 800cde4:	ee37 7a27 	vadd.f32	s14, s14, s15
 800cde8:	4b76      	ldr	r3, [pc, #472]	@ (800cfc4 <imu_ahrs_update+0x870>)
 800cdea:	edd3 7a00 	vldr	s15, [r3]
 800cdee:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cdf2:	4b77      	ldr	r3, [pc, #476]	@ (800cfd0 <imu_ahrs_update+0x87c>)
 800cdf4:	edc3 7a00 	vstr	s15, [r3]
    }

    tempq0 = q0 + (-q1 * gx - q2 * gy - q3 * gz) * halfT;
 800cdf8:	4b76      	ldr	r3, [pc, #472]	@ (800cfd4 <imu_ahrs_update+0x880>)
 800cdfa:	edd3 7a00 	vldr	s15, [r3]
 800cdfe:	eeb1 7a67 	vneg.f32	s14, s15
 800ce02:	4b71      	ldr	r3, [pc, #452]	@ (800cfc8 <imu_ahrs_update+0x874>)
 800ce04:	edd3 7a00 	vldr	s15, [r3]
 800ce08:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ce0c:	4b72      	ldr	r3, [pc, #456]	@ (800cfd8 <imu_ahrs_update+0x884>)
 800ce0e:	edd3 6a00 	vldr	s13, [r3]
 800ce12:	4b6e      	ldr	r3, [pc, #440]	@ (800cfcc <imu_ahrs_update+0x878>)
 800ce14:	edd3 7a00 	vldr	s15, [r3]
 800ce18:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ce1c:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ce20:	4b6e      	ldr	r3, [pc, #440]	@ (800cfdc <imu_ahrs_update+0x888>)
 800ce22:	edd3 6a00 	vldr	s13, [r3]
 800ce26:	4b6a      	ldr	r3, [pc, #424]	@ (800cfd0 <imu_ahrs_update+0x87c>)
 800ce28:	edd3 7a00 	vldr	s15, [r3]
 800ce2c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ce30:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ce34:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800ce38:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ce3c:	4b68      	ldr	r3, [pc, #416]	@ (800cfe0 <imu_ahrs_update+0x88c>)
 800ce3e:	edd3 7a00 	vldr	s15, [r3]
 800ce42:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ce46:	edc7 7a03 	vstr	s15, [r7, #12]
    tempq1 = q1 + (q0 * gx + q2 * gz - q3 * gy) * halfT;
 800ce4a:	4b65      	ldr	r3, [pc, #404]	@ (800cfe0 <imu_ahrs_update+0x88c>)
 800ce4c:	ed93 7a00 	vldr	s14, [r3]
 800ce50:	4b5d      	ldr	r3, [pc, #372]	@ (800cfc8 <imu_ahrs_update+0x874>)
 800ce52:	edd3 7a00 	vldr	s15, [r3]
 800ce56:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ce5a:	4b5f      	ldr	r3, [pc, #380]	@ (800cfd8 <imu_ahrs_update+0x884>)
 800ce5c:	edd3 6a00 	vldr	s13, [r3]
 800ce60:	4b5b      	ldr	r3, [pc, #364]	@ (800cfd0 <imu_ahrs_update+0x87c>)
 800ce62:	edd3 7a00 	vldr	s15, [r3]
 800ce66:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ce6a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ce6e:	4b5b      	ldr	r3, [pc, #364]	@ (800cfdc <imu_ahrs_update+0x888>)
 800ce70:	edd3 6a00 	vldr	s13, [r3]
 800ce74:	4b55      	ldr	r3, [pc, #340]	@ (800cfcc <imu_ahrs_update+0x878>)
 800ce76:	edd3 7a00 	vldr	s15, [r3]
 800ce7a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ce7e:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ce82:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800ce86:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ce8a:	4b52      	ldr	r3, [pc, #328]	@ (800cfd4 <imu_ahrs_update+0x880>)
 800ce8c:	edd3 7a00 	vldr	s15, [r3]
 800ce90:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ce94:	edc7 7a02 	vstr	s15, [r7, #8]
    tempq2 = q2 + (q0 * gy - q1 * gz + q3 * gx) * halfT;
 800ce98:	4b51      	ldr	r3, [pc, #324]	@ (800cfe0 <imu_ahrs_update+0x88c>)
 800ce9a:	ed93 7a00 	vldr	s14, [r3]
 800ce9e:	4b4b      	ldr	r3, [pc, #300]	@ (800cfcc <imu_ahrs_update+0x878>)
 800cea0:	edd3 7a00 	vldr	s15, [r3]
 800cea4:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cea8:	4b4a      	ldr	r3, [pc, #296]	@ (800cfd4 <imu_ahrs_update+0x880>)
 800ceaa:	edd3 6a00 	vldr	s13, [r3]
 800ceae:	4b48      	ldr	r3, [pc, #288]	@ (800cfd0 <imu_ahrs_update+0x87c>)
 800ceb0:	edd3 7a00 	vldr	s15, [r3]
 800ceb4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ceb8:	ee37 7a67 	vsub.f32	s14, s14, s15
 800cebc:	4b47      	ldr	r3, [pc, #284]	@ (800cfdc <imu_ahrs_update+0x888>)
 800cebe:	edd3 6a00 	vldr	s13, [r3]
 800cec2:	4b41      	ldr	r3, [pc, #260]	@ (800cfc8 <imu_ahrs_update+0x874>)
 800cec4:	edd3 7a00 	vldr	s15, [r3]
 800cec8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cecc:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ced0:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800ced4:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ced8:	4b3f      	ldr	r3, [pc, #252]	@ (800cfd8 <imu_ahrs_update+0x884>)
 800ceda:	edd3 7a00 	vldr	s15, [r3]
 800cede:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cee2:	edc7 7a01 	vstr	s15, [r7, #4]
    tempq3 = q3 + (q0 * gz + q1 * gy - q2 * gx) * halfT;
 800cee6:	4b3e      	ldr	r3, [pc, #248]	@ (800cfe0 <imu_ahrs_update+0x88c>)
 800cee8:	ed93 7a00 	vldr	s14, [r3]
 800ceec:	4b38      	ldr	r3, [pc, #224]	@ (800cfd0 <imu_ahrs_update+0x87c>)
 800ceee:	edd3 7a00 	vldr	s15, [r3]
 800cef2:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cef6:	4b37      	ldr	r3, [pc, #220]	@ (800cfd4 <imu_ahrs_update+0x880>)
 800cef8:	edd3 6a00 	vldr	s13, [r3]
 800cefc:	4b33      	ldr	r3, [pc, #204]	@ (800cfcc <imu_ahrs_update+0x878>)
 800cefe:	edd3 7a00 	vldr	s15, [r3]
 800cf02:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cf06:	ee37 7a27 	vadd.f32	s14, s14, s15
 800cf0a:	4b33      	ldr	r3, [pc, #204]	@ (800cfd8 <imu_ahrs_update+0x884>)
 800cf0c:	edd3 6a00 	vldr	s13, [r3]
 800cf10:	4b2d      	ldr	r3, [pc, #180]	@ (800cfc8 <imu_ahrs_update+0x874>)
 800cf12:	edd3 7a00 	vldr	s15, [r3]
 800cf16:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cf1a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800cf1e:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800cf22:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cf26:	4b2d      	ldr	r3, [pc, #180]	@ (800cfdc <imu_ahrs_update+0x888>)
 800cf28:	edd3 7a00 	vldr	s15, [r3]
 800cf2c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cf30:	edc7 7a00 	vstr	s15, [r7]

    /* */
    norm = inv_sqrt(tempq0 * tempq0 + tempq1 * tempq1 + tempq2 * tempq2 + tempq3 * tempq3);
 800cf34:	edd7 7a03 	vldr	s15, [r7, #12]
 800cf38:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800cf3c:	edd7 7a02 	vldr	s15, [r7, #8]
 800cf40:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800cf44:	ee37 7a27 	vadd.f32	s14, s14, s15
 800cf48:	edd7 7a01 	vldr	s15, [r7, #4]
 800cf4c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800cf50:	ee37 7a27 	vadd.f32	s14, s14, s15
 800cf54:	edd7 7a00 	vldr	s15, [r7]
 800cf58:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800cf5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cf60:	eeb0 0a67 	vmov.f32	s0, s15
 800cf64:	f7fe ffba 	bl	800bedc <inv_sqrt>
 800cf68:	ed87 0a12 	vstr	s0, [r7, #72]	@ 0x48
    q0 = tempq0 * norm;
 800cf6c:	ed97 7a03 	vldr	s14, [r7, #12]
 800cf70:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800cf74:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cf78:	4b19      	ldr	r3, [pc, #100]	@ (800cfe0 <imu_ahrs_update+0x88c>)
 800cf7a:	edc3 7a00 	vstr	s15, [r3]
    q1 = tempq1 * norm;
 800cf7e:	ed97 7a02 	vldr	s14, [r7, #8]
 800cf82:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800cf86:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cf8a:	4b12      	ldr	r3, [pc, #72]	@ (800cfd4 <imu_ahrs_update+0x880>)
 800cf8c:	edc3 7a00 	vstr	s15, [r3]
    q2 = tempq2 * norm;
 800cf90:	ed97 7a01 	vldr	s14, [r7, #4]
 800cf94:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800cf98:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cf9c:	e022      	b.n	800cfe4 <imu_ahrs_update+0x890>
 800cf9e:	bf00      	nop
 800cfa0:	200008f0 	.word	0x200008f0
 800cfa4:	200008f4 	.word	0x200008f4
 800cfa8:	200008fc 	.word	0x200008fc
 800cfac:	20000900 	.word	0x20000900
 800cfb0:	200008ec 	.word	0x200008ec
 800cfb4:	200008f8 	.word	0x200008f8
 800cfb8:	3c23d70a 	.word	0x3c23d70a
 800cfbc:	2000086c 	.word	0x2000086c
 800cfc0:	20000870 	.word	0x20000870
 800cfc4:	20000874 	.word	0x20000874
 800cfc8:	200008e0 	.word	0x200008e0
 800cfcc:	200008e4 	.word	0x200008e4
 800cfd0:	200008e8 	.word	0x200008e8
 800cfd4:	20000860 	.word	0x20000860
 800cfd8:	20000864 	.word	0x20000864
 800cfdc:	20000868 	.word	0x20000868
 800cfe0:	20000090 	.word	0x20000090
 800cfe4:	4b07      	ldr	r3, [pc, #28]	@ (800d004 <imu_ahrs_update+0x8b0>)
 800cfe6:	edc3 7a00 	vstr	s15, [r3]
    q3 = tempq3 * norm;
 800cfea:	ed97 7a00 	vldr	s14, [r7]
 800cfee:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800cff2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cff6:	4b04      	ldr	r3, [pc, #16]	@ (800d008 <imu_ahrs_update+0x8b4>)
 800cff8:	edc3 7a00 	vstr	s15, [r3]
}
 800cffc:	bf00      	nop
 800cffe:	3778      	adds	r7, #120	@ 0x78
 800d000:	46bd      	mov	sp, r7
 800d002:	bd80      	pop	{r7, pc}
 800d004:	20000864 	.word	0x20000864
 800d008:	20000868 	.word	0x20000868
 800d00c:	00000000 	.word	0x00000000

0800d010 <imu_attitude_update>:

// imu
void imu_attitude_update(void)
{
 800d010:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d014:	af00      	add	r7, sp, #0
    /* yaw    -pi----pi */
    imu.yaw = -atan2(2 * q1 * q2 + 2 * q0 * q3, -2 * q2 * q2 - 2 * q3 * q3 + 1) * 57.3;
 800d016:	4b76      	ldr	r3, [pc, #472]	@ (800d1f0 <imu_attitude_update+0x1e0>)
 800d018:	edd3 7a00 	vldr	s15, [r3]
 800d01c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800d020:	4b74      	ldr	r3, [pc, #464]	@ (800d1f4 <imu_attitude_update+0x1e4>)
 800d022:	edd3 7a00 	vldr	s15, [r3]
 800d026:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d02a:	4b73      	ldr	r3, [pc, #460]	@ (800d1f8 <imu_attitude_update+0x1e8>)
 800d02c:	edd3 7a00 	vldr	s15, [r3]
 800d030:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800d034:	4b71      	ldr	r3, [pc, #452]	@ (800d1fc <imu_attitude_update+0x1ec>)
 800d036:	edd3 7a00 	vldr	s15, [r3]
 800d03a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d03e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d042:	ee17 0a90 	vmov	r0, s15
 800d046:	f7f3 faa7 	bl	8000598 <__aeabi_f2d>
 800d04a:	4682      	mov	sl, r0
 800d04c:	468b      	mov	fp, r1
 800d04e:	4b69      	ldr	r3, [pc, #420]	@ (800d1f4 <imu_attitude_update+0x1e4>)
 800d050:	edd3 7a00 	vldr	s15, [r3]
 800d054:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 800d058:	ee27 7a87 	vmul.f32	s14, s15, s14
 800d05c:	4b65      	ldr	r3, [pc, #404]	@ (800d1f4 <imu_attitude_update+0x1e4>)
 800d05e:	edd3 7a00 	vldr	s15, [r3]
 800d062:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d066:	4b65      	ldr	r3, [pc, #404]	@ (800d1fc <imu_attitude_update+0x1ec>)
 800d068:	edd3 7a00 	vldr	s15, [r3]
 800d06c:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800d070:	4b62      	ldr	r3, [pc, #392]	@ (800d1fc <imu_attitude_update+0x1ec>)
 800d072:	edd3 7a00 	vldr	s15, [r3]
 800d076:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d07a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d07e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d082:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d086:	ee17 0a90 	vmov	r0, s15
 800d08a:	f7f3 fa85 	bl	8000598 <__aeabi_f2d>
 800d08e:	4602      	mov	r2, r0
 800d090:	460b      	mov	r3, r1
 800d092:	ec43 2b11 	vmov	d1, r2, r3
 800d096:	ec4b ab10 	vmov	d0, sl, fp
 800d09a:	f004 fe87 	bl	8011dac <atan2>
 800d09e:	ec53 2b10 	vmov	r2, r3, d0
 800d0a2:	4690      	mov	r8, r2
 800d0a4:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
 800d0a8:	a34f      	add	r3, pc, #316	@ (adr r3, 800d1e8 <imu_attitude_update+0x1d8>)
 800d0aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0ae:	4640      	mov	r0, r8
 800d0b0:	4649      	mov	r1, r9
 800d0b2:	f7f3 fac9 	bl	8000648 <__aeabi_dmul>
 800d0b6:	4602      	mov	r2, r0
 800d0b8:	460b      	mov	r3, r1
 800d0ba:	4610      	mov	r0, r2
 800d0bc:	4619      	mov	r1, r3
 800d0be:	f7f3 fdbb 	bl	8000c38 <__aeabi_d2f>
 800d0c2:	4603      	mov	r3, r0
 800d0c4:	4a4e      	ldr	r2, [pc, #312]	@ (800d200 <imu_attitude_update+0x1f0>)
 800d0c6:	6313      	str	r3, [r2, #48]	@ 0x30
    /* pitch  -pi/2----pi/2 */
    imu.pit = -asin(-2 * q1 * q3 + 2 * q0 * q2) * 57.3;
 800d0c8:	4b49      	ldr	r3, [pc, #292]	@ (800d1f0 <imu_attitude_update+0x1e0>)
 800d0ca:	edd3 7a00 	vldr	s15, [r3]
 800d0ce:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 800d0d2:	ee27 7a87 	vmul.f32	s14, s15, s14
 800d0d6:	4b49      	ldr	r3, [pc, #292]	@ (800d1fc <imu_attitude_update+0x1ec>)
 800d0d8:	edd3 7a00 	vldr	s15, [r3]
 800d0dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d0e0:	4b45      	ldr	r3, [pc, #276]	@ (800d1f8 <imu_attitude_update+0x1e8>)
 800d0e2:	edd3 7a00 	vldr	s15, [r3]
 800d0e6:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800d0ea:	4b42      	ldr	r3, [pc, #264]	@ (800d1f4 <imu_attitude_update+0x1e4>)
 800d0ec:	edd3 7a00 	vldr	s15, [r3]
 800d0f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d0f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d0f8:	ee17 0a90 	vmov	r0, s15
 800d0fc:	f7f3 fa4c 	bl	8000598 <__aeabi_f2d>
 800d100:	4602      	mov	r2, r0
 800d102:	460b      	mov	r3, r1
 800d104:	ec43 2b10 	vmov	d0, r2, r3
 800d108:	f004 fe1c 	bl	8011d44 <asin>
 800d10c:	ec53 2b10 	vmov	r2, r3, d0
 800d110:	4614      	mov	r4, r2
 800d112:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 800d116:	a334      	add	r3, pc, #208	@ (adr r3, 800d1e8 <imu_attitude_update+0x1d8>)
 800d118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d11c:	4620      	mov	r0, r4
 800d11e:	4629      	mov	r1, r5
 800d120:	f7f3 fa92 	bl	8000648 <__aeabi_dmul>
 800d124:	4602      	mov	r2, r0
 800d126:	460b      	mov	r3, r1
 800d128:	4610      	mov	r0, r2
 800d12a:	4619      	mov	r1, r3
 800d12c:	f7f3 fd84 	bl	8000c38 <__aeabi_d2f>
 800d130:	4603      	mov	r3, r0
 800d132:	4a33      	ldr	r2, [pc, #204]	@ (800d200 <imu_attitude_update+0x1f0>)
 800d134:	62d3      	str	r3, [r2, #44]	@ 0x2c
    /* roll   -pi----pi  */
    imu.rol = atan2(2 * q2 * q3 + 2 * q0 * q1, -2 * q1 * q1 - 2 * q2 * q2 + 1) * 57.3;
 800d136:	4b2f      	ldr	r3, [pc, #188]	@ (800d1f4 <imu_attitude_update+0x1e4>)
 800d138:	edd3 7a00 	vldr	s15, [r3]
 800d13c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800d140:	4b2e      	ldr	r3, [pc, #184]	@ (800d1fc <imu_attitude_update+0x1ec>)
 800d142:	edd3 7a00 	vldr	s15, [r3]
 800d146:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d14a:	4b2b      	ldr	r3, [pc, #172]	@ (800d1f8 <imu_attitude_update+0x1e8>)
 800d14c:	edd3 7a00 	vldr	s15, [r3]
 800d150:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800d154:	4b26      	ldr	r3, [pc, #152]	@ (800d1f0 <imu_attitude_update+0x1e0>)
 800d156:	edd3 7a00 	vldr	s15, [r3]
 800d15a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d15e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d162:	ee17 0a90 	vmov	r0, s15
 800d166:	f7f3 fa17 	bl	8000598 <__aeabi_f2d>
 800d16a:	4604      	mov	r4, r0
 800d16c:	460d      	mov	r5, r1
 800d16e:	4b20      	ldr	r3, [pc, #128]	@ (800d1f0 <imu_attitude_update+0x1e0>)
 800d170:	edd3 7a00 	vldr	s15, [r3]
 800d174:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 800d178:	ee27 7a87 	vmul.f32	s14, s15, s14
 800d17c:	4b1c      	ldr	r3, [pc, #112]	@ (800d1f0 <imu_attitude_update+0x1e0>)
 800d17e:	edd3 7a00 	vldr	s15, [r3]
 800d182:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d186:	4b1b      	ldr	r3, [pc, #108]	@ (800d1f4 <imu_attitude_update+0x1e4>)
 800d188:	edd3 7a00 	vldr	s15, [r3]
 800d18c:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800d190:	4b18      	ldr	r3, [pc, #96]	@ (800d1f4 <imu_attitude_update+0x1e4>)
 800d192:	edd3 7a00 	vldr	s15, [r3]
 800d196:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d19a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d19e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d1a2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d1a6:	ee17 0a90 	vmov	r0, s15
 800d1aa:	f7f3 f9f5 	bl	8000598 <__aeabi_f2d>
 800d1ae:	4602      	mov	r2, r0
 800d1b0:	460b      	mov	r3, r1
 800d1b2:	ec43 2b11 	vmov	d1, r2, r3
 800d1b6:	ec45 4b10 	vmov	d0, r4, r5
 800d1ba:	f004 fdf7 	bl	8011dac <atan2>
 800d1be:	ec51 0b10 	vmov	r0, r1, d0
 800d1c2:	a309      	add	r3, pc, #36	@ (adr r3, 800d1e8 <imu_attitude_update+0x1d8>)
 800d1c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1c8:	f7f3 fa3e 	bl	8000648 <__aeabi_dmul>
 800d1cc:	4602      	mov	r2, r0
 800d1ce:	460b      	mov	r3, r1
 800d1d0:	4610      	mov	r0, r2
 800d1d2:	4619      	mov	r1, r3
 800d1d4:	f7f3 fd30 	bl	8000c38 <__aeabi_d2f>
 800d1d8:	4603      	mov	r3, r0
 800d1da:	4a09      	ldr	r2, [pc, #36]	@ (800d200 <imu_attitude_update+0x1f0>)
 800d1dc:	6293      	str	r3, [r2, #40]	@ 0x28
}
 800d1de:	bf00      	nop
 800d1e0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d1e4:	f3af 8000 	nop.w
 800d1e8:	66666666 	.word	0x66666666
 800d1ec:	404ca666 	.word	0x404ca666
 800d1f0:	20000860 	.word	0x20000860
 800d1f4:	20000864 	.word	0x20000864
 800d1f8:	20000090 	.word	0x20000090
 800d1fc:	20000868 	.word	0x20000868
 800d200:	200008a8 	.word	0x200008a8

0800d204 <MT6701_GetRawData>:
#include "focLib.h"
#include "time_utils.h"
// static unsigned int rotationCount, rotationCount_Last;

uint16_t MT6701_GetRawData(void)
{
 800d204:	b580      	push	{r7, lr}
 800d206:	b084      	sub	sp, #16
 800d208:	af02      	add	r7, sp, #8
    uint16_t rawData;
    uint16_t txData = 0xFFFF;
 800d20a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d20e:	803b      	strh	r3, [r7, #0]
    uint16_t timeOut = 200;
 800d210:	23c8      	movs	r3, #200	@ 0xc8
 800d212:	80fb      	strh	r3, [r7, #6]

    while (HAL_SPI_GetState(&hspi3) != HAL_SPI_STATE_READY)
 800d214:	e006      	b.n	800d224 <MT6701_GetRawData+0x20>
    {
        if (timeOut-- == 0)
 800d216:	88fb      	ldrh	r3, [r7, #6]
 800d218:	1e5a      	subs	r2, r3, #1
 800d21a:	80fa      	strh	r2, [r7, #6]
 800d21c:	2b00      	cmp	r3, #0
 800d21e:	d101      	bne.n	800d224 <MT6701_GetRawData+0x20>
        {
            //   printLog("SPI state error!\r\n");
            return 0; // 
 800d220:	2300      	movs	r3, #0
 800d222:	e027      	b.n	800d274 <MT6701_GetRawData+0x70>
    while (HAL_SPI_GetState(&hspi3) != HAL_SPI_STATE_READY)
 800d224:	4815      	ldr	r0, [pc, #84]	@ (800d27c <MT6701_GetRawData+0x78>)
 800d226:	f7f9 ffde 	bl	80071e6 <HAL_SPI_GetState>
 800d22a:	4603      	mov	r3, r0
 800d22c:	2b01      	cmp	r3, #1
 800d22e:	d1f2      	bne.n	800d216 <MT6701_GetRawData+0x12>
        }
    }

    MT6701_CS_Enable;
 800d230:	2200      	movs	r2, #0
 800d232:	2108      	movs	r1, #8
 800d234:	4812      	ldr	r0, [pc, #72]	@ (800d280 <MT6701_GetRawData+0x7c>)
 800d236:	f7f8 fd1f 	bl	8005c78 <HAL_GPIO_WritePin>

    HAL_StatusTypeDef spiStatus = HAL_SPI_TransmitReceive(&hspi3, (uint8_t *)&txData, (uint8_t *)&rawData, 1, HAL_MAX_DELAY);
 800d23a:	1cba      	adds	r2, r7, #2
 800d23c:	4639      	mov	r1, r7
 800d23e:	f04f 33ff 	mov.w	r3, #4294967295
 800d242:	9300      	str	r3, [sp, #0]
 800d244:	2301      	movs	r3, #1
 800d246:	480d      	ldr	r0, [pc, #52]	@ (800d27c <MT6701_GetRawData+0x78>)
 800d248:	f7f9 fdab 	bl	8006da2 <HAL_SPI_TransmitReceive>
 800d24c:	4603      	mov	r3, r0
 800d24e:	717b      	strb	r3, [r7, #5]
    if (spiStatus != HAL_OK)
 800d250:	797b      	ldrb	r3, [r7, #5]
 800d252:	2b00      	cmp	r3, #0
 800d254:	d006      	beq.n	800d264 <MT6701_GetRawData+0x60>
    {
        MT6701_CS_Disable;
 800d256:	2201      	movs	r2, #1
 800d258:	2108      	movs	r1, #8
 800d25a:	4809      	ldr	r0, [pc, #36]	@ (800d280 <MT6701_GetRawData+0x7c>)
 800d25c:	f7f8 fd0c 	bl	8005c78 <HAL_GPIO_WritePin>
        //  printLog("MT6701 read data error!\r\n");
        return 0; // SPI
 800d260:	2300      	movs	r3, #0
 800d262:	e007      	b.n	800d274 <MT6701_GetRawData+0x70>
    }

    MT6701_CS_Disable;
 800d264:	2201      	movs	r2, #1
 800d266:	2108      	movs	r1, #8
 800d268:	4805      	ldr	r0, [pc, #20]	@ (800d280 <MT6701_GetRawData+0x7c>)
 800d26a:	f7f8 fd05 	bl	8005c78 <HAL_GPIO_WritePin>

    return rawData >> 2; // 14
 800d26e:	887b      	ldrh	r3, [r7, #2]
 800d270:	089b      	lsrs	r3, r3, #2
 800d272:	b29b      	uxth	r3, r3
}
 800d274:	4618      	mov	r0, r3
 800d276:	3708      	adds	r7, #8
 800d278:	46bd      	mov	sp, r7
 800d27a:	bd80      	pop	{r7, pc}
 800d27c:	200003f0 	.word	0x200003f0
 800d280:	48000400 	.word	0x48000400

0800d284 <MT6701_GetRawAngle>:

// 
float MT6701_GetRawAngle(void)
{
 800d284:	b580      	push	{r7, lr}
 800d286:	b082      	sub	sp, #8
 800d288:	af00      	add	r7, sp, #0
    uint16_t rawData = MT6701_GetRawData();
 800d28a:	f7ff ffbb 	bl	800d204 <MT6701_GetRawData>
 800d28e:	4603      	mov	r3, r0
 800d290:	80fb      	strh	r3, [r7, #6]
    return (float)rawData / 16384.0f * _2PI;
 800d292:	88fb      	ldrh	r3, [r7, #6]
 800d294:	ee07 3a90 	vmov	s15, r3
 800d298:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800d29c:	eddf 6a06 	vldr	s13, [pc, #24]	@ 800d2b8 <MT6701_GetRawAngle+0x34>
 800d2a0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d2a4:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 800d2bc <MT6701_GetRawAngle+0x38>
 800d2a8:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800d2ac:	eeb0 0a67 	vmov.f32	s0, s15
 800d2b0:	3708      	adds	r7, #8
 800d2b2:	46bd      	mov	sp, r7
 800d2b4:	bd80      	pop	{r7, pc}
 800d2b6:	bf00      	nop
 800d2b8:	46800000 	.word	0x46800000
 800d2bc:	40c90fdb 	.word	0x40c90fdb

0800d2c0 <delay>:
#include "time_utils.h"

__IO uint32_t m, tms, u, t0;

void delay(uint32_t _ms)
{
 800d2c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d2c4:	b082      	sub	sp, #8
 800d2c6:	af00      	add	r7, sp, #0
 800d2c8:	6078      	str	r0, [r7, #4]
    t0 = micros();
 800d2ca:	f000 f83b 	bl	800d344 <micros>
 800d2ce:	4602      	mov	r2, r0
 800d2d0:	460b      	mov	r3, r1
 800d2d2:	4b11      	ldr	r3, [pc, #68]	@ (800d318 <delay+0x58>)
 800d2d4:	601a      	str	r2, [r3, #0]
    while (micros() - t0 < _ms * 1000)
 800d2d6:	e000      	b.n	800d2da <delay+0x1a>
        __NOP();
 800d2d8:	bf00      	nop
    while (micros() - t0 < _ms * 1000)
 800d2da:	f000 f833 	bl	800d344 <micros>
 800d2de:	4602      	mov	r2, r0
 800d2e0:	460b      	mov	r3, r1
 800d2e2:	490d      	ldr	r1, [pc, #52]	@ (800d318 <delay+0x58>)
 800d2e4:	6809      	ldr	r1, [r1, #0]
 800d2e6:	2000      	movs	r0, #0
 800d2e8:	468a      	mov	sl, r1
 800d2ea:	4683      	mov	fp, r0
 800d2ec:	ebb2 040a 	subs.w	r4, r2, sl
 800d2f0:	eb63 050b 	sbc.w	r5, r3, fp
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800d2fa:	fb02 f303 	mul.w	r3, r2, r3
 800d2fe:	2200      	movs	r2, #0
 800d300:	4698      	mov	r8, r3
 800d302:	4691      	mov	r9, r2
 800d304:	4544      	cmp	r4, r8
 800d306:	eb75 0309 	sbcs.w	r3, r5, r9
 800d30a:	d3e5      	bcc.n	800d2d8 <delay+0x18>
}
 800d30c:	bf00      	nop
 800d30e:	bf00      	nop
 800d310:	3708      	adds	r7, #8
 800d312:	46bd      	mov	sp, r7
 800d314:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d318:	20000918 	.word	0x20000918

0800d31c <LL_SYSTICK_IsActiveCounterFlag>:
    while (_us--)
        __NOP();
}

__STATIC_INLINE uint32_t LL_SYSTICK_IsActiveCounterFlag()
{
 800d31c:	b480      	push	{r7}
 800d31e:	af00      	add	r7, sp, #0
    return ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == (SysTick_CTRL_COUNTFLAG_Msk));
 800d320:	4b07      	ldr	r3, [pc, #28]	@ (800d340 <LL_SYSTICK_IsActiveCounterFlag+0x24>)
 800d322:	681b      	ldr	r3, [r3, #0]
 800d324:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d328:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d32c:	bf0c      	ite	eq
 800d32e:	2301      	moveq	r3, #1
 800d330:	2300      	movne	r3, #0
 800d332:	b2db      	uxtb	r3, r3
}
 800d334:	4618      	mov	r0, r3
 800d336:	46bd      	mov	sp, r7
 800d338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d33c:	4770      	bx	lr
 800d33e:	bf00      	nop
 800d340:	e000e010 	.word	0xe000e010

0800d344 <micros>:

uint64_t micros()
{
 800d344:	b5b0      	push	{r4, r5, r7, lr}
 800d346:	af00      	add	r7, sp, #0
    /* Ensure COUNTFLAG is reset by reading SysTick control and status register */
    LL_SYSTICK_IsActiveCounterFlag();
 800d348:	f7ff ffe8 	bl	800d31c <LL_SYSTICK_IsActiveCounterFlag>
    m = HAL_GetTick();
 800d34c:	f7f5 f89c 	bl	8002488 <HAL_GetTick>
 800d350:	4603      	mov	r3, r0
 800d352:	4a1c      	ldr	r2, [pc, #112]	@ (800d3c4 <micros+0x80>)
 800d354:	6013      	str	r3, [r2, #0]
    tms = SysTick->LOAD + 1;
 800d356:	4b1c      	ldr	r3, [pc, #112]	@ (800d3c8 <micros+0x84>)
 800d358:	685b      	ldr	r3, [r3, #4]
 800d35a:	3301      	adds	r3, #1
 800d35c:	4a1b      	ldr	r2, [pc, #108]	@ (800d3cc <micros+0x88>)
 800d35e:	6013      	str	r3, [r2, #0]
    u = tms - SysTick->VAL;
 800d360:	4b1a      	ldr	r3, [pc, #104]	@ (800d3cc <micros+0x88>)
 800d362:	681a      	ldr	r2, [r3, #0]
 800d364:	4b18      	ldr	r3, [pc, #96]	@ (800d3c8 <micros+0x84>)
 800d366:	689b      	ldr	r3, [r3, #8]
 800d368:	1ad3      	subs	r3, r2, r3
 800d36a:	4a19      	ldr	r2, [pc, #100]	@ (800d3d0 <micros+0x8c>)
 800d36c:	6013      	str	r3, [r2, #0]
    if (LL_SYSTICK_IsActiveCounterFlag())
 800d36e:	f7ff ffd5 	bl	800d31c <LL_SYSTICK_IsActiveCounterFlag>
 800d372:	4603      	mov	r3, r0
 800d374:	2b00      	cmp	r3, #0
 800d376:	d00b      	beq.n	800d390 <micros+0x4c>
    {
        m = HAL_GetTick();
 800d378:	f7f5 f886 	bl	8002488 <HAL_GetTick>
 800d37c:	4603      	mov	r3, r0
 800d37e:	4a11      	ldr	r2, [pc, #68]	@ (800d3c4 <micros+0x80>)
 800d380:	6013      	str	r3, [r2, #0]
        u = tms - SysTick->VAL;
 800d382:	4b12      	ldr	r3, [pc, #72]	@ (800d3cc <micros+0x88>)
 800d384:	681a      	ldr	r2, [r3, #0]
 800d386:	4b10      	ldr	r3, [pc, #64]	@ (800d3c8 <micros+0x84>)
 800d388:	689b      	ldr	r3, [r3, #8]
 800d38a:	1ad3      	subs	r3, r2, r3
 800d38c:	4a10      	ldr	r2, [pc, #64]	@ (800d3d0 <micros+0x8c>)
 800d38e:	6013      	str	r3, [r2, #0]
    }
    return (m * 1000 + (u * 1000) / tms);
 800d390:	4b0c      	ldr	r3, [pc, #48]	@ (800d3c4 <micros+0x80>)
 800d392:	681b      	ldr	r3, [r3, #0]
 800d394:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800d398:	fb03 f202 	mul.w	r2, r3, r2
 800d39c:	4b0c      	ldr	r3, [pc, #48]	@ (800d3d0 <micros+0x8c>)
 800d39e:	681b      	ldr	r3, [r3, #0]
 800d3a0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800d3a4:	fb03 f101 	mul.w	r1, r3, r1
 800d3a8:	4b08      	ldr	r3, [pc, #32]	@ (800d3cc <micros+0x88>)
 800d3aa:	681b      	ldr	r3, [r3, #0]
 800d3ac:	fbb1 f3f3 	udiv	r3, r1, r3
 800d3b0:	4413      	add	r3, r2
 800d3b2:	2200      	movs	r2, #0
 800d3b4:	461c      	mov	r4, r3
 800d3b6:	4615      	mov	r5, r2
 800d3b8:	4622      	mov	r2, r4
 800d3ba:	462b      	mov	r3, r5
}
 800d3bc:	4610      	mov	r0, r2
 800d3be:	4619      	mov	r1, r3
 800d3c0:	bdb0      	pop	{r4, r5, r7, pc}
 800d3c2:	bf00      	nop
 800d3c4:	2000090c 	.word	0x2000090c
 800d3c8:	e000e010 	.word	0xe000e010
 800d3cc:	20000910 	.word	0x20000910
 800d3d0:	20000914 	.word	0x20000914

0800d3d4 <userMain>:
float HallTheta = 0;
float HallSpeed = 0;
uint8_t HallReadTemp = 0;
// static bool powerLost;
void userMain(void)
{
 800d3d4:	b580      	push	{r7, lr}
 800d3d6:	af00      	add	r7, sp, #0

	//	if (get5MsFlag())
	//	{
	//		keyScan();
	//	}
	if (getOneMsFlag())
 800d3d8:	f000 f8f4 	bl	800d5c4 <getOneMsFlag>
 800d3dc:	4603      	mov	r3, r0
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	d005      	beq.n	800d3ee <userMain+0x1a>
	{
		mpu_get_data();
 800d3e2:	f7fe fe81 	bl	800c0e8 <mpu_get_data>
		imu_ahrs_update();
 800d3e6:	f7ff f9b5 	bl	800c754 <imu_ahrs_update>
		imu_attitude_update();
 800d3ea:	f7ff fe11 	bl	800d010 <imu_attitude_update>
		//		IMU_handle();
	}

	if (get100MsFlag())
 800d3ee:	f000 f8fd 	bl	800d5ec <get100MsFlag>
 800d3f2:	4603      	mov	r3, r0
 800d3f4:	2b00      	cmp	r3, #0
 800d3f6:	d001      	beq.n	800d3fc <userMain+0x28>
	{
		appRunning();
 800d3f8:	f7fe fbd6 	bl	800bba8 <appRunning>
	}
#if SHOW_WAVE == 0 //&& COMMAMNDER == 0
	// if (get500MsFlag())
	if (getOneSecFlag())
 800d3fc:	f000 f8ce 	bl	800d59c <getOneSecFlag>
 800d400:	4603      	mov	r3, r0
 800d402:	2b00      	cmp	r3, #0
 800d404:	d001      	beq.n	800d40a <userMain+0x36>
	{
		uartTx();
 800d406:	f7fe fcf5 	bl	800bdf4 <uartTx>
	}
#endif
}
 800d40a:	bf00      	nop
 800d40c:	bd80      	pop	{r7, pc}
	...

0800d410 <dealPer100us>:


static bool _5msFlag, _10msFlag, _20msFlag, _30msFlag, _100msFlag, _500msFlag, _1s;
static void dealPerMs();
void dealPer100us()
{
 800d410:	b580      	push	{r7, lr}
 800d412:	af00      	add	r7, sp, #0
    static unsigned char cnt;
    if (++cnt >= 10)
 800d414:	4b08      	ldr	r3, [pc, #32]	@ (800d438 <dealPer100us+0x28>)
 800d416:	781b      	ldrb	r3, [r3, #0]
 800d418:	3301      	adds	r3, #1
 800d41a:	b2da      	uxtb	r2, r3
 800d41c:	4b06      	ldr	r3, [pc, #24]	@ (800d438 <dealPer100us+0x28>)
 800d41e:	701a      	strb	r2, [r3, #0]
 800d420:	4b05      	ldr	r3, [pc, #20]	@ (800d438 <dealPer100us+0x28>)
 800d422:	781b      	ldrb	r3, [r3, #0]
 800d424:	2b09      	cmp	r3, #9
 800d426:	d904      	bls.n	800d432 <dealPer100us+0x22>
    {
        cnt = 0;
 800d428:	4b03      	ldr	r3, [pc, #12]	@ (800d438 <dealPer100us+0x28>)
 800d42a:	2200      	movs	r2, #0
 800d42c:	701a      	strb	r2, [r3, #0]
        dealPerMs();
 800d42e:	f000 f805 	bl	800d43c <dealPerMs>
    }

}
 800d432:	bf00      	nop
 800d434:	bd80      	pop	{r7, pc}
 800d436:	bf00      	nop
 800d438:	2000092b 	.word	0x2000092b

0800d43c <dealPerMs>:

static void dealPerMs()
{
 800d43c:	b480      	push	{r7}
 800d43e:	af00      	add	r7, sp, #0
    static unsigned char _5msCnt, _30msCnt, _20msCnt, _100msCnt, _10msCnt;
    static uint _500msCnt, _1000msCnt;
    if (++_5msCnt >= 5)
 800d440:	4b45      	ldr	r3, [pc, #276]	@ (800d558 <dealPerMs+0x11c>)
 800d442:	781b      	ldrb	r3, [r3, #0]
 800d444:	3301      	adds	r3, #1
 800d446:	b2da      	uxtb	r2, r3
 800d448:	4b43      	ldr	r3, [pc, #268]	@ (800d558 <dealPerMs+0x11c>)
 800d44a:	701a      	strb	r2, [r3, #0]
 800d44c:	4b42      	ldr	r3, [pc, #264]	@ (800d558 <dealPerMs+0x11c>)
 800d44e:	781b      	ldrb	r3, [r3, #0]
 800d450:	2b04      	cmp	r3, #4
 800d452:	d905      	bls.n	800d460 <dealPerMs+0x24>
    {
        _5msCnt = 0;
 800d454:	4b40      	ldr	r3, [pc, #256]	@ (800d558 <dealPerMs+0x11c>)
 800d456:	2200      	movs	r2, #0
 800d458:	701a      	strb	r2, [r3, #0]
        _5msFlag = 1;
 800d45a:	4b40      	ldr	r3, [pc, #256]	@ (800d55c <dealPerMs+0x120>)
 800d45c:	2201      	movs	r2, #1
 800d45e:	701a      	strb	r2, [r3, #0]
    }

    if (++_10msCnt >= 10)
 800d460:	4b3f      	ldr	r3, [pc, #252]	@ (800d560 <dealPerMs+0x124>)
 800d462:	781b      	ldrb	r3, [r3, #0]
 800d464:	3301      	adds	r3, #1
 800d466:	b2da      	uxtb	r2, r3
 800d468:	4b3d      	ldr	r3, [pc, #244]	@ (800d560 <dealPerMs+0x124>)
 800d46a:	701a      	strb	r2, [r3, #0]
 800d46c:	4b3c      	ldr	r3, [pc, #240]	@ (800d560 <dealPerMs+0x124>)
 800d46e:	781b      	ldrb	r3, [r3, #0]
 800d470:	2b09      	cmp	r3, #9
 800d472:	d905      	bls.n	800d480 <dealPerMs+0x44>
    {
        _10msCnt = 0;
 800d474:	4b3a      	ldr	r3, [pc, #232]	@ (800d560 <dealPerMs+0x124>)
 800d476:	2200      	movs	r2, #0
 800d478:	701a      	strb	r2, [r3, #0]
        _10msFlag = 1;
 800d47a:	4b3a      	ldr	r3, [pc, #232]	@ (800d564 <dealPerMs+0x128>)
 800d47c:	2201      	movs	r2, #1
 800d47e:	701a      	strb	r2, [r3, #0]
    }

    if (++_20msCnt >= 20)
 800d480:	4b39      	ldr	r3, [pc, #228]	@ (800d568 <dealPerMs+0x12c>)
 800d482:	781b      	ldrb	r3, [r3, #0]
 800d484:	3301      	adds	r3, #1
 800d486:	b2da      	uxtb	r2, r3
 800d488:	4b37      	ldr	r3, [pc, #220]	@ (800d568 <dealPerMs+0x12c>)
 800d48a:	701a      	strb	r2, [r3, #0]
 800d48c:	4b36      	ldr	r3, [pc, #216]	@ (800d568 <dealPerMs+0x12c>)
 800d48e:	781b      	ldrb	r3, [r3, #0]
 800d490:	2b13      	cmp	r3, #19
 800d492:	d905      	bls.n	800d4a0 <dealPerMs+0x64>
    {
        _20msCnt = 0;
 800d494:	4b34      	ldr	r3, [pc, #208]	@ (800d568 <dealPerMs+0x12c>)
 800d496:	2200      	movs	r2, #0
 800d498:	701a      	strb	r2, [r3, #0]
        _20msFlag = 1;
 800d49a:	4b34      	ldr	r3, [pc, #208]	@ (800d56c <dealPerMs+0x130>)
 800d49c:	2201      	movs	r2, #1
 800d49e:	701a      	strb	r2, [r3, #0]
    }

    if (++_30msCnt >= 30)
 800d4a0:	4b33      	ldr	r3, [pc, #204]	@ (800d570 <dealPerMs+0x134>)
 800d4a2:	781b      	ldrb	r3, [r3, #0]
 800d4a4:	3301      	adds	r3, #1
 800d4a6:	b2da      	uxtb	r2, r3
 800d4a8:	4b31      	ldr	r3, [pc, #196]	@ (800d570 <dealPerMs+0x134>)
 800d4aa:	701a      	strb	r2, [r3, #0]
 800d4ac:	4b30      	ldr	r3, [pc, #192]	@ (800d570 <dealPerMs+0x134>)
 800d4ae:	781b      	ldrb	r3, [r3, #0]
 800d4b0:	2b1d      	cmp	r3, #29
 800d4b2:	d905      	bls.n	800d4c0 <dealPerMs+0x84>
    {
        _30msCnt = 0;
 800d4b4:	4b2e      	ldr	r3, [pc, #184]	@ (800d570 <dealPerMs+0x134>)
 800d4b6:	2200      	movs	r2, #0
 800d4b8:	701a      	strb	r2, [r3, #0]
        _30msFlag = 1;
 800d4ba:	4b2e      	ldr	r3, [pc, #184]	@ (800d574 <dealPerMs+0x138>)
 800d4bc:	2201      	movs	r2, #1
 800d4be:	701a      	strb	r2, [r3, #0]
    }

    if (++_100msCnt >= 100)
 800d4c0:	4b2d      	ldr	r3, [pc, #180]	@ (800d578 <dealPerMs+0x13c>)
 800d4c2:	781b      	ldrb	r3, [r3, #0]
 800d4c4:	3301      	adds	r3, #1
 800d4c6:	b2da      	uxtb	r2, r3
 800d4c8:	4b2b      	ldr	r3, [pc, #172]	@ (800d578 <dealPerMs+0x13c>)
 800d4ca:	701a      	strb	r2, [r3, #0]
 800d4cc:	4b2a      	ldr	r3, [pc, #168]	@ (800d578 <dealPerMs+0x13c>)
 800d4ce:	781b      	ldrb	r3, [r3, #0]
 800d4d0:	2b63      	cmp	r3, #99	@ 0x63
 800d4d2:	d905      	bls.n	800d4e0 <dealPerMs+0xa4>
    {
        _100msCnt = 0;
 800d4d4:	4b28      	ldr	r3, [pc, #160]	@ (800d578 <dealPerMs+0x13c>)
 800d4d6:	2200      	movs	r2, #0
 800d4d8:	701a      	strb	r2, [r3, #0]
        _100msFlag = 1;
 800d4da:	4b28      	ldr	r3, [pc, #160]	@ (800d57c <dealPerMs+0x140>)
 800d4dc:	2201      	movs	r2, #1
 800d4de:	701a      	strb	r2, [r3, #0]
    }

    if (++_500msCnt >= 500)
 800d4e0:	4b27      	ldr	r3, [pc, #156]	@ (800d580 <dealPerMs+0x144>)
 800d4e2:	681b      	ldr	r3, [r3, #0]
 800d4e4:	3301      	adds	r3, #1
 800d4e6:	4a26      	ldr	r2, [pc, #152]	@ (800d580 <dealPerMs+0x144>)
 800d4e8:	6013      	str	r3, [r2, #0]
 800d4ea:	4b25      	ldr	r3, [pc, #148]	@ (800d580 <dealPerMs+0x144>)
 800d4ec:	681b      	ldr	r3, [r3, #0]
 800d4ee:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800d4f2:	d305      	bcc.n	800d500 <dealPerMs+0xc4>
    {
        _500msCnt = 0;
 800d4f4:	4b22      	ldr	r3, [pc, #136]	@ (800d580 <dealPerMs+0x144>)
 800d4f6:	2200      	movs	r2, #0
 800d4f8:	601a      	str	r2, [r3, #0]
        _500msFlag = 1;
 800d4fa:	4b22      	ldr	r3, [pc, #136]	@ (800d584 <dealPerMs+0x148>)
 800d4fc:	2201      	movs	r2, #1
 800d4fe:	701a      	strb	r2, [r3, #0]
    }
    if (++_1000msCnt >= 1000)
 800d500:	4b21      	ldr	r3, [pc, #132]	@ (800d588 <dealPerMs+0x14c>)
 800d502:	681b      	ldr	r3, [r3, #0]
 800d504:	3301      	adds	r3, #1
 800d506:	4a20      	ldr	r2, [pc, #128]	@ (800d588 <dealPerMs+0x14c>)
 800d508:	6013      	str	r3, [r2, #0]
 800d50a:	4b1f      	ldr	r3, [pc, #124]	@ (800d588 <dealPerMs+0x14c>)
 800d50c:	681b      	ldr	r3, [r3, #0]
 800d50e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d512:	d305      	bcc.n	800d520 <dealPerMs+0xe4>
    {
        _1000msCnt = 0;
 800d514:	4b1c      	ldr	r3, [pc, #112]	@ (800d588 <dealPerMs+0x14c>)
 800d516:	2200      	movs	r2, #0
 800d518:	601a      	str	r2, [r3, #0]
        _1s = 1;
 800d51a:	4b1c      	ldr	r3, [pc, #112]	@ (800d58c <dealPerMs+0x150>)
 800d51c:	2201      	movs	r2, #1
 800d51e:	701a      	strb	r2, [r3, #0]

        cnt = 0;
    }

#else
    frequence = 50;
 800d520:	4b1b      	ldr	r3, [pc, #108]	@ (800d590 <dealPerMs+0x154>)
 800d522:	2232      	movs	r2, #50	@ 0x32
 800d524:	701a      	strb	r2, [r3, #0]
            _1s = 1;
        }
    }
#else

    if (++_1msCnt >= 1000)
 800d526:	4b1b      	ldr	r3, [pc, #108]	@ (800d594 <dealPerMs+0x158>)
 800d528:	681b      	ldr	r3, [r3, #0]
 800d52a:	3301      	adds	r3, #1
 800d52c:	4a19      	ldr	r2, [pc, #100]	@ (800d594 <dealPerMs+0x158>)
 800d52e:	6013      	str	r3, [r2, #0]
 800d530:	4b18      	ldr	r3, [pc, #96]	@ (800d594 <dealPerMs+0x158>)
 800d532:	681b      	ldr	r3, [r3, #0]
 800d534:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d538:	d305      	bcc.n	800d546 <dealPerMs+0x10a>
    {
        _1msCnt = 0;
 800d53a:	4b16      	ldr	r3, [pc, #88]	@ (800d594 <dealPerMs+0x158>)
 800d53c:	2200      	movs	r2, #0
 800d53e:	601a      	str	r2, [r3, #0]
        _1s = 1;
 800d540:	4b12      	ldr	r3, [pc, #72]	@ (800d58c <dealPerMs+0x150>)
 800d542:	2201      	movs	r2, #1
 800d544:	701a      	strb	r2, [r3, #0]
    }
#endif
#if SPEED_UP
    _1s = 1;
#endif
    _1ms = 1;
 800d546:	4b14      	ldr	r3, [pc, #80]	@ (800d598 <dealPerMs+0x15c>)
 800d548:	2201      	movs	r2, #1
 800d54a:	701a      	strb	r2, [r3, #0]




}
 800d54c:	bf00      	nop
 800d54e:	46bd      	mov	sp, r7
 800d550:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d554:	4770      	bx	lr
 800d556:	bf00      	nop
 800d558:	2000092c 	.word	0x2000092c
 800d55c:	20000925 	.word	0x20000925
 800d560:	2000092d 	.word	0x2000092d
 800d564:	20000926 	.word	0x20000926
 800d568:	2000092e 	.word	0x2000092e
 800d56c:	20000927 	.word	0x20000927
 800d570:	2000092f 	.word	0x2000092f
 800d574:	20000928 	.word	0x20000928
 800d578:	20000930 	.word	0x20000930
 800d57c:	20000929 	.word	0x20000929
 800d580:	20000934 	.word	0x20000934
 800d584:	2000092a 	.word	0x2000092a
 800d588:	20000938 	.word	0x20000938
 800d58c:	2000091c 	.word	0x2000091c
 800d590:	20000924 	.word	0x20000924
 800d594:	20000920 	.word	0x20000920
 800d598:	2000091d 	.word	0x2000091d

0800d59c <getOneSecFlag>:
}



bool getOneSecFlag()
{
 800d59c:	b480      	push	{r7}
 800d59e:	af00      	add	r7, sp, #0
    if (_1s)
 800d5a0:	4b07      	ldr	r3, [pc, #28]	@ (800d5c0 <getOneSecFlag+0x24>)
 800d5a2:	781b      	ldrb	r3, [r3, #0]
 800d5a4:	2b00      	cmp	r3, #0
 800d5a6:	d004      	beq.n	800d5b2 <getOneSecFlag+0x16>
    {
        _1s = 0;
 800d5a8:	4b05      	ldr	r3, [pc, #20]	@ (800d5c0 <getOneSecFlag+0x24>)
 800d5aa:	2200      	movs	r2, #0
 800d5ac:	701a      	strb	r2, [r3, #0]
        return 1;
 800d5ae:	2301      	movs	r3, #1
 800d5b0:	e000      	b.n	800d5b4 <getOneSecFlag+0x18>
    }
    else
        return 0;
 800d5b2:	2300      	movs	r3, #0
}
 800d5b4:	4618      	mov	r0, r3
 800d5b6:	46bd      	mov	sp, r7
 800d5b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5bc:	4770      	bx	lr
 800d5be:	bf00      	nop
 800d5c0:	2000091c 	.word	0x2000091c

0800d5c4 <getOneMsFlag>:

bool getOneMsFlag()
{
 800d5c4:	b480      	push	{r7}
 800d5c6:	af00      	add	r7, sp, #0
    if (_1ms)
 800d5c8:	4b07      	ldr	r3, [pc, #28]	@ (800d5e8 <getOneMsFlag+0x24>)
 800d5ca:	781b      	ldrb	r3, [r3, #0]
 800d5cc:	2b00      	cmp	r3, #0
 800d5ce:	d004      	beq.n	800d5da <getOneMsFlag+0x16>
    {
        _1ms = 0;
 800d5d0:	4b05      	ldr	r3, [pc, #20]	@ (800d5e8 <getOneMsFlag+0x24>)
 800d5d2:	2200      	movs	r2, #0
 800d5d4:	701a      	strb	r2, [r3, #0]
        return 1;
 800d5d6:	2301      	movs	r3, #1
 800d5d8:	e000      	b.n	800d5dc <getOneMsFlag+0x18>
    }
    else
        return 0;
 800d5da:	2300      	movs	r3, #0
}
 800d5dc:	4618      	mov	r0, r3
 800d5de:	46bd      	mov	sp, r7
 800d5e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5e4:	4770      	bx	lr
 800d5e6:	bf00      	nop
 800d5e8:	2000091d 	.word	0x2000091d

0800d5ec <get100MsFlag>:
        return 0;
    }
}

bool get100MsFlag()
{
 800d5ec:	b480      	push	{r7}
 800d5ee:	af00      	add	r7, sp, #0
    if (_100msFlag)
 800d5f0:	4b07      	ldr	r3, [pc, #28]	@ (800d610 <get100MsFlag+0x24>)
 800d5f2:	781b      	ldrb	r3, [r3, #0]
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	d004      	beq.n	800d602 <get100MsFlag+0x16>
    {
        _100msFlag = 0;
 800d5f8:	4b05      	ldr	r3, [pc, #20]	@ (800d610 <get100MsFlag+0x24>)
 800d5fa:	2200      	movs	r2, #0
 800d5fc:	701a      	strb	r2, [r3, #0]
        return 1;
 800d5fe:	2301      	movs	r3, #1
 800d600:	e000      	b.n	800d604 <get100MsFlag+0x18>
    }
    else
    {
        return 0;
 800d602:	2300      	movs	r3, #0
    }
}
 800d604:	4618      	mov	r0, r3
 800d606:	46bd      	mov	sp, r7
 800d608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d60c:	4770      	bx	lr
 800d60e:	bf00      	nop
 800d610:	20000929 	.word	0x20000929

0800d614 <atof>:
 800d614:	2100      	movs	r1, #0
 800d616:	f000 be09 	b.w	800e22c <strtod>

0800d61a <sulp>:
 800d61a:	b570      	push	{r4, r5, r6, lr}
 800d61c:	4604      	mov	r4, r0
 800d61e:	460d      	mov	r5, r1
 800d620:	ec45 4b10 	vmov	d0, r4, r5
 800d624:	4616      	mov	r6, r2
 800d626:	f003 fc7b 	bl	8010f20 <__ulp>
 800d62a:	ec51 0b10 	vmov	r0, r1, d0
 800d62e:	b17e      	cbz	r6, 800d650 <sulp+0x36>
 800d630:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800d634:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800d638:	2b00      	cmp	r3, #0
 800d63a:	dd09      	ble.n	800d650 <sulp+0x36>
 800d63c:	051b      	lsls	r3, r3, #20
 800d63e:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800d642:	2400      	movs	r4, #0
 800d644:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800d648:	4622      	mov	r2, r4
 800d64a:	462b      	mov	r3, r5
 800d64c:	f7f2 fffc 	bl	8000648 <__aeabi_dmul>
 800d650:	ec41 0b10 	vmov	d0, r0, r1
 800d654:	bd70      	pop	{r4, r5, r6, pc}
	...

0800d658 <_strtod_l>:
 800d658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d65c:	b09f      	sub	sp, #124	@ 0x7c
 800d65e:	460c      	mov	r4, r1
 800d660:	9217      	str	r2, [sp, #92]	@ 0x5c
 800d662:	2200      	movs	r2, #0
 800d664:	921a      	str	r2, [sp, #104]	@ 0x68
 800d666:	9005      	str	r0, [sp, #20]
 800d668:	f04f 0a00 	mov.w	sl, #0
 800d66c:	f04f 0b00 	mov.w	fp, #0
 800d670:	460a      	mov	r2, r1
 800d672:	9219      	str	r2, [sp, #100]	@ 0x64
 800d674:	7811      	ldrb	r1, [r2, #0]
 800d676:	292b      	cmp	r1, #43	@ 0x2b
 800d678:	d04a      	beq.n	800d710 <_strtod_l+0xb8>
 800d67a:	d838      	bhi.n	800d6ee <_strtod_l+0x96>
 800d67c:	290d      	cmp	r1, #13
 800d67e:	d832      	bhi.n	800d6e6 <_strtod_l+0x8e>
 800d680:	2908      	cmp	r1, #8
 800d682:	d832      	bhi.n	800d6ea <_strtod_l+0x92>
 800d684:	2900      	cmp	r1, #0
 800d686:	d03b      	beq.n	800d700 <_strtod_l+0xa8>
 800d688:	2200      	movs	r2, #0
 800d68a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800d68c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800d68e:	782a      	ldrb	r2, [r5, #0]
 800d690:	2a30      	cmp	r2, #48	@ 0x30
 800d692:	f040 80b3 	bne.w	800d7fc <_strtod_l+0x1a4>
 800d696:	786a      	ldrb	r2, [r5, #1]
 800d698:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d69c:	2a58      	cmp	r2, #88	@ 0x58
 800d69e:	d16e      	bne.n	800d77e <_strtod_l+0x126>
 800d6a0:	9302      	str	r3, [sp, #8]
 800d6a2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d6a4:	9301      	str	r3, [sp, #4]
 800d6a6:	ab1a      	add	r3, sp, #104	@ 0x68
 800d6a8:	9300      	str	r3, [sp, #0]
 800d6aa:	4a8e      	ldr	r2, [pc, #568]	@ (800d8e4 <_strtod_l+0x28c>)
 800d6ac:	9805      	ldr	r0, [sp, #20]
 800d6ae:	ab1b      	add	r3, sp, #108	@ 0x6c
 800d6b0:	a919      	add	r1, sp, #100	@ 0x64
 800d6b2:	f002 fd27 	bl	8010104 <__gethex>
 800d6b6:	f010 060f 	ands.w	r6, r0, #15
 800d6ba:	4604      	mov	r4, r0
 800d6bc:	d005      	beq.n	800d6ca <_strtod_l+0x72>
 800d6be:	2e06      	cmp	r6, #6
 800d6c0:	d128      	bne.n	800d714 <_strtod_l+0xbc>
 800d6c2:	3501      	adds	r5, #1
 800d6c4:	2300      	movs	r3, #0
 800d6c6:	9519      	str	r5, [sp, #100]	@ 0x64
 800d6c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d6ca:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800d6cc:	2b00      	cmp	r3, #0
 800d6ce:	f040 858e 	bne.w	800e1ee <_strtod_l+0xb96>
 800d6d2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d6d4:	b1cb      	cbz	r3, 800d70a <_strtod_l+0xb2>
 800d6d6:	4652      	mov	r2, sl
 800d6d8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800d6dc:	ec43 2b10 	vmov	d0, r2, r3
 800d6e0:	b01f      	add	sp, #124	@ 0x7c
 800d6e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6e6:	2920      	cmp	r1, #32
 800d6e8:	d1ce      	bne.n	800d688 <_strtod_l+0x30>
 800d6ea:	3201      	adds	r2, #1
 800d6ec:	e7c1      	b.n	800d672 <_strtod_l+0x1a>
 800d6ee:	292d      	cmp	r1, #45	@ 0x2d
 800d6f0:	d1ca      	bne.n	800d688 <_strtod_l+0x30>
 800d6f2:	2101      	movs	r1, #1
 800d6f4:	910b      	str	r1, [sp, #44]	@ 0x2c
 800d6f6:	1c51      	adds	r1, r2, #1
 800d6f8:	9119      	str	r1, [sp, #100]	@ 0x64
 800d6fa:	7852      	ldrb	r2, [r2, #1]
 800d6fc:	2a00      	cmp	r2, #0
 800d6fe:	d1c5      	bne.n	800d68c <_strtod_l+0x34>
 800d700:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800d702:	9419      	str	r4, [sp, #100]	@ 0x64
 800d704:	2b00      	cmp	r3, #0
 800d706:	f040 8570 	bne.w	800e1ea <_strtod_l+0xb92>
 800d70a:	4652      	mov	r2, sl
 800d70c:	465b      	mov	r3, fp
 800d70e:	e7e5      	b.n	800d6dc <_strtod_l+0x84>
 800d710:	2100      	movs	r1, #0
 800d712:	e7ef      	b.n	800d6f4 <_strtod_l+0x9c>
 800d714:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800d716:	b13a      	cbz	r2, 800d728 <_strtod_l+0xd0>
 800d718:	2135      	movs	r1, #53	@ 0x35
 800d71a:	a81c      	add	r0, sp, #112	@ 0x70
 800d71c:	f003 fcfa 	bl	8011114 <__copybits>
 800d720:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d722:	9805      	ldr	r0, [sp, #20]
 800d724:	f003 f8c8 	bl	80108b8 <_Bfree>
 800d728:	3e01      	subs	r6, #1
 800d72a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800d72c:	2e04      	cmp	r6, #4
 800d72e:	d806      	bhi.n	800d73e <_strtod_l+0xe6>
 800d730:	e8df f006 	tbb	[pc, r6]
 800d734:	201d0314 	.word	0x201d0314
 800d738:	14          	.byte	0x14
 800d739:	00          	.byte	0x00
 800d73a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800d73e:	05e1      	lsls	r1, r4, #23
 800d740:	bf48      	it	mi
 800d742:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800d746:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d74a:	0d1b      	lsrs	r3, r3, #20
 800d74c:	051b      	lsls	r3, r3, #20
 800d74e:	2b00      	cmp	r3, #0
 800d750:	d1bb      	bne.n	800d6ca <_strtod_l+0x72>
 800d752:	f001 fd8d 	bl	800f270 <__errno>
 800d756:	2322      	movs	r3, #34	@ 0x22
 800d758:	6003      	str	r3, [r0, #0]
 800d75a:	e7b6      	b.n	800d6ca <_strtod_l+0x72>
 800d75c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800d760:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800d764:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800d768:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800d76c:	e7e7      	b.n	800d73e <_strtod_l+0xe6>
 800d76e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800d8ec <_strtod_l+0x294>
 800d772:	e7e4      	b.n	800d73e <_strtod_l+0xe6>
 800d774:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800d778:	f04f 3aff 	mov.w	sl, #4294967295
 800d77c:	e7df      	b.n	800d73e <_strtod_l+0xe6>
 800d77e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d780:	1c5a      	adds	r2, r3, #1
 800d782:	9219      	str	r2, [sp, #100]	@ 0x64
 800d784:	785b      	ldrb	r3, [r3, #1]
 800d786:	2b30      	cmp	r3, #48	@ 0x30
 800d788:	d0f9      	beq.n	800d77e <_strtod_l+0x126>
 800d78a:	2b00      	cmp	r3, #0
 800d78c:	d09d      	beq.n	800d6ca <_strtod_l+0x72>
 800d78e:	2301      	movs	r3, #1
 800d790:	9309      	str	r3, [sp, #36]	@ 0x24
 800d792:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d794:	930c      	str	r3, [sp, #48]	@ 0x30
 800d796:	2300      	movs	r3, #0
 800d798:	9308      	str	r3, [sp, #32]
 800d79a:	930a      	str	r3, [sp, #40]	@ 0x28
 800d79c:	461f      	mov	r7, r3
 800d79e:	220a      	movs	r2, #10
 800d7a0:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800d7a2:	7805      	ldrb	r5, [r0, #0]
 800d7a4:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800d7a8:	b2d9      	uxtb	r1, r3
 800d7aa:	2909      	cmp	r1, #9
 800d7ac:	d928      	bls.n	800d800 <_strtod_l+0x1a8>
 800d7ae:	494e      	ldr	r1, [pc, #312]	@ (800d8e8 <_strtod_l+0x290>)
 800d7b0:	2201      	movs	r2, #1
 800d7b2:	f001 fd01 	bl	800f1b8 <strncmp>
 800d7b6:	2800      	cmp	r0, #0
 800d7b8:	d032      	beq.n	800d820 <_strtod_l+0x1c8>
 800d7ba:	2000      	movs	r0, #0
 800d7bc:	462a      	mov	r2, r5
 800d7be:	4681      	mov	r9, r0
 800d7c0:	463d      	mov	r5, r7
 800d7c2:	4603      	mov	r3, r0
 800d7c4:	2a65      	cmp	r2, #101	@ 0x65
 800d7c6:	d001      	beq.n	800d7cc <_strtod_l+0x174>
 800d7c8:	2a45      	cmp	r2, #69	@ 0x45
 800d7ca:	d114      	bne.n	800d7f6 <_strtod_l+0x19e>
 800d7cc:	b91d      	cbnz	r5, 800d7d6 <_strtod_l+0x17e>
 800d7ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d7d0:	4302      	orrs	r2, r0
 800d7d2:	d095      	beq.n	800d700 <_strtod_l+0xa8>
 800d7d4:	2500      	movs	r5, #0
 800d7d6:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800d7d8:	1c62      	adds	r2, r4, #1
 800d7da:	9219      	str	r2, [sp, #100]	@ 0x64
 800d7dc:	7862      	ldrb	r2, [r4, #1]
 800d7de:	2a2b      	cmp	r2, #43	@ 0x2b
 800d7e0:	d077      	beq.n	800d8d2 <_strtod_l+0x27a>
 800d7e2:	2a2d      	cmp	r2, #45	@ 0x2d
 800d7e4:	d07b      	beq.n	800d8de <_strtod_l+0x286>
 800d7e6:	f04f 0c00 	mov.w	ip, #0
 800d7ea:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800d7ee:	2909      	cmp	r1, #9
 800d7f0:	f240 8082 	bls.w	800d8f8 <_strtod_l+0x2a0>
 800d7f4:	9419      	str	r4, [sp, #100]	@ 0x64
 800d7f6:	f04f 0800 	mov.w	r8, #0
 800d7fa:	e0a2      	b.n	800d942 <_strtod_l+0x2ea>
 800d7fc:	2300      	movs	r3, #0
 800d7fe:	e7c7      	b.n	800d790 <_strtod_l+0x138>
 800d800:	2f08      	cmp	r7, #8
 800d802:	bfd5      	itete	le
 800d804:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800d806:	9908      	ldrgt	r1, [sp, #32]
 800d808:	fb02 3301 	mlale	r3, r2, r1, r3
 800d80c:	fb02 3301 	mlagt	r3, r2, r1, r3
 800d810:	f100 0001 	add.w	r0, r0, #1
 800d814:	bfd4      	ite	le
 800d816:	930a      	strle	r3, [sp, #40]	@ 0x28
 800d818:	9308      	strgt	r3, [sp, #32]
 800d81a:	3701      	adds	r7, #1
 800d81c:	9019      	str	r0, [sp, #100]	@ 0x64
 800d81e:	e7bf      	b.n	800d7a0 <_strtod_l+0x148>
 800d820:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d822:	1c5a      	adds	r2, r3, #1
 800d824:	9219      	str	r2, [sp, #100]	@ 0x64
 800d826:	785a      	ldrb	r2, [r3, #1]
 800d828:	b37f      	cbz	r7, 800d88a <_strtod_l+0x232>
 800d82a:	4681      	mov	r9, r0
 800d82c:	463d      	mov	r5, r7
 800d82e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800d832:	2b09      	cmp	r3, #9
 800d834:	d912      	bls.n	800d85c <_strtod_l+0x204>
 800d836:	2301      	movs	r3, #1
 800d838:	e7c4      	b.n	800d7c4 <_strtod_l+0x16c>
 800d83a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d83c:	1c5a      	adds	r2, r3, #1
 800d83e:	9219      	str	r2, [sp, #100]	@ 0x64
 800d840:	785a      	ldrb	r2, [r3, #1]
 800d842:	3001      	adds	r0, #1
 800d844:	2a30      	cmp	r2, #48	@ 0x30
 800d846:	d0f8      	beq.n	800d83a <_strtod_l+0x1e2>
 800d848:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800d84c:	2b08      	cmp	r3, #8
 800d84e:	f200 84d3 	bhi.w	800e1f8 <_strtod_l+0xba0>
 800d852:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d854:	930c      	str	r3, [sp, #48]	@ 0x30
 800d856:	4681      	mov	r9, r0
 800d858:	2000      	movs	r0, #0
 800d85a:	4605      	mov	r5, r0
 800d85c:	3a30      	subs	r2, #48	@ 0x30
 800d85e:	f100 0301 	add.w	r3, r0, #1
 800d862:	d02a      	beq.n	800d8ba <_strtod_l+0x262>
 800d864:	4499      	add	r9, r3
 800d866:	eb00 0c05 	add.w	ip, r0, r5
 800d86a:	462b      	mov	r3, r5
 800d86c:	210a      	movs	r1, #10
 800d86e:	4563      	cmp	r3, ip
 800d870:	d10d      	bne.n	800d88e <_strtod_l+0x236>
 800d872:	1c69      	adds	r1, r5, #1
 800d874:	4401      	add	r1, r0
 800d876:	4428      	add	r0, r5
 800d878:	2808      	cmp	r0, #8
 800d87a:	dc16      	bgt.n	800d8aa <_strtod_l+0x252>
 800d87c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800d87e:	230a      	movs	r3, #10
 800d880:	fb03 2300 	mla	r3, r3, r0, r2
 800d884:	930a      	str	r3, [sp, #40]	@ 0x28
 800d886:	2300      	movs	r3, #0
 800d888:	e018      	b.n	800d8bc <_strtod_l+0x264>
 800d88a:	4638      	mov	r0, r7
 800d88c:	e7da      	b.n	800d844 <_strtod_l+0x1ec>
 800d88e:	2b08      	cmp	r3, #8
 800d890:	f103 0301 	add.w	r3, r3, #1
 800d894:	dc03      	bgt.n	800d89e <_strtod_l+0x246>
 800d896:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800d898:	434e      	muls	r6, r1
 800d89a:	960a      	str	r6, [sp, #40]	@ 0x28
 800d89c:	e7e7      	b.n	800d86e <_strtod_l+0x216>
 800d89e:	2b10      	cmp	r3, #16
 800d8a0:	bfde      	ittt	le
 800d8a2:	9e08      	ldrle	r6, [sp, #32]
 800d8a4:	434e      	mulle	r6, r1
 800d8a6:	9608      	strle	r6, [sp, #32]
 800d8a8:	e7e1      	b.n	800d86e <_strtod_l+0x216>
 800d8aa:	280f      	cmp	r0, #15
 800d8ac:	dceb      	bgt.n	800d886 <_strtod_l+0x22e>
 800d8ae:	9808      	ldr	r0, [sp, #32]
 800d8b0:	230a      	movs	r3, #10
 800d8b2:	fb03 2300 	mla	r3, r3, r0, r2
 800d8b6:	9308      	str	r3, [sp, #32]
 800d8b8:	e7e5      	b.n	800d886 <_strtod_l+0x22e>
 800d8ba:	4629      	mov	r1, r5
 800d8bc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d8be:	1c50      	adds	r0, r2, #1
 800d8c0:	9019      	str	r0, [sp, #100]	@ 0x64
 800d8c2:	7852      	ldrb	r2, [r2, #1]
 800d8c4:	4618      	mov	r0, r3
 800d8c6:	460d      	mov	r5, r1
 800d8c8:	e7b1      	b.n	800d82e <_strtod_l+0x1d6>
 800d8ca:	f04f 0900 	mov.w	r9, #0
 800d8ce:	2301      	movs	r3, #1
 800d8d0:	e77d      	b.n	800d7ce <_strtod_l+0x176>
 800d8d2:	f04f 0c00 	mov.w	ip, #0
 800d8d6:	1ca2      	adds	r2, r4, #2
 800d8d8:	9219      	str	r2, [sp, #100]	@ 0x64
 800d8da:	78a2      	ldrb	r2, [r4, #2]
 800d8dc:	e785      	b.n	800d7ea <_strtod_l+0x192>
 800d8de:	f04f 0c01 	mov.w	ip, #1
 800d8e2:	e7f8      	b.n	800d8d6 <_strtod_l+0x27e>
 800d8e4:	08012cc8 	.word	0x08012cc8
 800d8e8:	08012cb0 	.word	0x08012cb0
 800d8ec:	7ff00000 	.word	0x7ff00000
 800d8f0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d8f2:	1c51      	adds	r1, r2, #1
 800d8f4:	9119      	str	r1, [sp, #100]	@ 0x64
 800d8f6:	7852      	ldrb	r2, [r2, #1]
 800d8f8:	2a30      	cmp	r2, #48	@ 0x30
 800d8fa:	d0f9      	beq.n	800d8f0 <_strtod_l+0x298>
 800d8fc:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800d900:	2908      	cmp	r1, #8
 800d902:	f63f af78 	bhi.w	800d7f6 <_strtod_l+0x19e>
 800d906:	3a30      	subs	r2, #48	@ 0x30
 800d908:	920e      	str	r2, [sp, #56]	@ 0x38
 800d90a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d90c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800d90e:	f04f 080a 	mov.w	r8, #10
 800d912:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d914:	1c56      	adds	r6, r2, #1
 800d916:	9619      	str	r6, [sp, #100]	@ 0x64
 800d918:	7852      	ldrb	r2, [r2, #1]
 800d91a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800d91e:	f1be 0f09 	cmp.w	lr, #9
 800d922:	d939      	bls.n	800d998 <_strtod_l+0x340>
 800d924:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800d926:	1a76      	subs	r6, r6, r1
 800d928:	2e08      	cmp	r6, #8
 800d92a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800d92e:	dc03      	bgt.n	800d938 <_strtod_l+0x2e0>
 800d930:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800d932:	4588      	cmp	r8, r1
 800d934:	bfa8      	it	ge
 800d936:	4688      	movge	r8, r1
 800d938:	f1bc 0f00 	cmp.w	ip, #0
 800d93c:	d001      	beq.n	800d942 <_strtod_l+0x2ea>
 800d93e:	f1c8 0800 	rsb	r8, r8, #0
 800d942:	2d00      	cmp	r5, #0
 800d944:	d14e      	bne.n	800d9e4 <_strtod_l+0x38c>
 800d946:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d948:	4308      	orrs	r0, r1
 800d94a:	f47f aebe 	bne.w	800d6ca <_strtod_l+0x72>
 800d94e:	2b00      	cmp	r3, #0
 800d950:	f47f aed6 	bne.w	800d700 <_strtod_l+0xa8>
 800d954:	2a69      	cmp	r2, #105	@ 0x69
 800d956:	d028      	beq.n	800d9aa <_strtod_l+0x352>
 800d958:	dc25      	bgt.n	800d9a6 <_strtod_l+0x34e>
 800d95a:	2a49      	cmp	r2, #73	@ 0x49
 800d95c:	d025      	beq.n	800d9aa <_strtod_l+0x352>
 800d95e:	2a4e      	cmp	r2, #78	@ 0x4e
 800d960:	f47f aece 	bne.w	800d700 <_strtod_l+0xa8>
 800d964:	499b      	ldr	r1, [pc, #620]	@ (800dbd4 <_strtod_l+0x57c>)
 800d966:	a819      	add	r0, sp, #100	@ 0x64
 800d968:	f002 fdee 	bl	8010548 <__match>
 800d96c:	2800      	cmp	r0, #0
 800d96e:	f43f aec7 	beq.w	800d700 <_strtod_l+0xa8>
 800d972:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d974:	781b      	ldrb	r3, [r3, #0]
 800d976:	2b28      	cmp	r3, #40	@ 0x28
 800d978:	d12e      	bne.n	800d9d8 <_strtod_l+0x380>
 800d97a:	4997      	ldr	r1, [pc, #604]	@ (800dbd8 <_strtod_l+0x580>)
 800d97c:	aa1c      	add	r2, sp, #112	@ 0x70
 800d97e:	a819      	add	r0, sp, #100	@ 0x64
 800d980:	f002 fdf6 	bl	8010570 <__hexnan>
 800d984:	2805      	cmp	r0, #5
 800d986:	d127      	bne.n	800d9d8 <_strtod_l+0x380>
 800d988:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800d98a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800d98e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800d992:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800d996:	e698      	b.n	800d6ca <_strtod_l+0x72>
 800d998:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800d99a:	fb08 2101 	mla	r1, r8, r1, r2
 800d99e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800d9a2:	920e      	str	r2, [sp, #56]	@ 0x38
 800d9a4:	e7b5      	b.n	800d912 <_strtod_l+0x2ba>
 800d9a6:	2a6e      	cmp	r2, #110	@ 0x6e
 800d9a8:	e7da      	b.n	800d960 <_strtod_l+0x308>
 800d9aa:	498c      	ldr	r1, [pc, #560]	@ (800dbdc <_strtod_l+0x584>)
 800d9ac:	a819      	add	r0, sp, #100	@ 0x64
 800d9ae:	f002 fdcb 	bl	8010548 <__match>
 800d9b2:	2800      	cmp	r0, #0
 800d9b4:	f43f aea4 	beq.w	800d700 <_strtod_l+0xa8>
 800d9b8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d9ba:	4989      	ldr	r1, [pc, #548]	@ (800dbe0 <_strtod_l+0x588>)
 800d9bc:	3b01      	subs	r3, #1
 800d9be:	a819      	add	r0, sp, #100	@ 0x64
 800d9c0:	9319      	str	r3, [sp, #100]	@ 0x64
 800d9c2:	f002 fdc1 	bl	8010548 <__match>
 800d9c6:	b910      	cbnz	r0, 800d9ce <_strtod_l+0x376>
 800d9c8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d9ca:	3301      	adds	r3, #1
 800d9cc:	9319      	str	r3, [sp, #100]	@ 0x64
 800d9ce:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800dbf0 <_strtod_l+0x598>
 800d9d2:	f04f 0a00 	mov.w	sl, #0
 800d9d6:	e678      	b.n	800d6ca <_strtod_l+0x72>
 800d9d8:	4882      	ldr	r0, [pc, #520]	@ (800dbe4 <_strtod_l+0x58c>)
 800d9da:	f001 fc85 	bl	800f2e8 <nan>
 800d9de:	ec5b ab10 	vmov	sl, fp, d0
 800d9e2:	e672      	b.n	800d6ca <_strtod_l+0x72>
 800d9e4:	eba8 0309 	sub.w	r3, r8, r9
 800d9e8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800d9ea:	9309      	str	r3, [sp, #36]	@ 0x24
 800d9ec:	2f00      	cmp	r7, #0
 800d9ee:	bf08      	it	eq
 800d9f0:	462f      	moveq	r7, r5
 800d9f2:	2d10      	cmp	r5, #16
 800d9f4:	462c      	mov	r4, r5
 800d9f6:	bfa8      	it	ge
 800d9f8:	2410      	movge	r4, #16
 800d9fa:	f7f2 fdab 	bl	8000554 <__aeabi_ui2d>
 800d9fe:	2d09      	cmp	r5, #9
 800da00:	4682      	mov	sl, r0
 800da02:	468b      	mov	fp, r1
 800da04:	dc13      	bgt.n	800da2e <_strtod_l+0x3d6>
 800da06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da08:	2b00      	cmp	r3, #0
 800da0a:	f43f ae5e 	beq.w	800d6ca <_strtod_l+0x72>
 800da0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da10:	dd78      	ble.n	800db04 <_strtod_l+0x4ac>
 800da12:	2b16      	cmp	r3, #22
 800da14:	dc5f      	bgt.n	800dad6 <_strtod_l+0x47e>
 800da16:	4974      	ldr	r1, [pc, #464]	@ (800dbe8 <_strtod_l+0x590>)
 800da18:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800da1c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800da20:	4652      	mov	r2, sl
 800da22:	465b      	mov	r3, fp
 800da24:	f7f2 fe10 	bl	8000648 <__aeabi_dmul>
 800da28:	4682      	mov	sl, r0
 800da2a:	468b      	mov	fp, r1
 800da2c:	e64d      	b.n	800d6ca <_strtod_l+0x72>
 800da2e:	4b6e      	ldr	r3, [pc, #440]	@ (800dbe8 <_strtod_l+0x590>)
 800da30:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800da34:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800da38:	f7f2 fe06 	bl	8000648 <__aeabi_dmul>
 800da3c:	4682      	mov	sl, r0
 800da3e:	9808      	ldr	r0, [sp, #32]
 800da40:	468b      	mov	fp, r1
 800da42:	f7f2 fd87 	bl	8000554 <__aeabi_ui2d>
 800da46:	4602      	mov	r2, r0
 800da48:	460b      	mov	r3, r1
 800da4a:	4650      	mov	r0, sl
 800da4c:	4659      	mov	r1, fp
 800da4e:	f7f2 fc45 	bl	80002dc <__adddf3>
 800da52:	2d0f      	cmp	r5, #15
 800da54:	4682      	mov	sl, r0
 800da56:	468b      	mov	fp, r1
 800da58:	ddd5      	ble.n	800da06 <_strtod_l+0x3ae>
 800da5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da5c:	1b2c      	subs	r4, r5, r4
 800da5e:	441c      	add	r4, r3
 800da60:	2c00      	cmp	r4, #0
 800da62:	f340 8096 	ble.w	800db92 <_strtod_l+0x53a>
 800da66:	f014 030f 	ands.w	r3, r4, #15
 800da6a:	d00a      	beq.n	800da82 <_strtod_l+0x42a>
 800da6c:	495e      	ldr	r1, [pc, #376]	@ (800dbe8 <_strtod_l+0x590>)
 800da6e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800da72:	4652      	mov	r2, sl
 800da74:	465b      	mov	r3, fp
 800da76:	e9d1 0100 	ldrd	r0, r1, [r1]
 800da7a:	f7f2 fde5 	bl	8000648 <__aeabi_dmul>
 800da7e:	4682      	mov	sl, r0
 800da80:	468b      	mov	fp, r1
 800da82:	f034 040f 	bics.w	r4, r4, #15
 800da86:	d073      	beq.n	800db70 <_strtod_l+0x518>
 800da88:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800da8c:	dd48      	ble.n	800db20 <_strtod_l+0x4c8>
 800da8e:	2400      	movs	r4, #0
 800da90:	46a0      	mov	r8, r4
 800da92:	940a      	str	r4, [sp, #40]	@ 0x28
 800da94:	46a1      	mov	r9, r4
 800da96:	9a05      	ldr	r2, [sp, #20]
 800da98:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800dbf0 <_strtod_l+0x598>
 800da9c:	2322      	movs	r3, #34	@ 0x22
 800da9e:	6013      	str	r3, [r2, #0]
 800daa0:	f04f 0a00 	mov.w	sl, #0
 800daa4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	f43f ae0f 	beq.w	800d6ca <_strtod_l+0x72>
 800daac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800daae:	9805      	ldr	r0, [sp, #20]
 800dab0:	f002 ff02 	bl	80108b8 <_Bfree>
 800dab4:	9805      	ldr	r0, [sp, #20]
 800dab6:	4649      	mov	r1, r9
 800dab8:	f002 fefe 	bl	80108b8 <_Bfree>
 800dabc:	9805      	ldr	r0, [sp, #20]
 800dabe:	4641      	mov	r1, r8
 800dac0:	f002 fefa 	bl	80108b8 <_Bfree>
 800dac4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800dac6:	9805      	ldr	r0, [sp, #20]
 800dac8:	f002 fef6 	bl	80108b8 <_Bfree>
 800dacc:	9805      	ldr	r0, [sp, #20]
 800dace:	4621      	mov	r1, r4
 800dad0:	f002 fef2 	bl	80108b8 <_Bfree>
 800dad4:	e5f9      	b.n	800d6ca <_strtod_l+0x72>
 800dad6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dad8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800dadc:	4293      	cmp	r3, r2
 800dade:	dbbc      	blt.n	800da5a <_strtod_l+0x402>
 800dae0:	4c41      	ldr	r4, [pc, #260]	@ (800dbe8 <_strtod_l+0x590>)
 800dae2:	f1c5 050f 	rsb	r5, r5, #15
 800dae6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800daea:	4652      	mov	r2, sl
 800daec:	465b      	mov	r3, fp
 800daee:	e9d1 0100 	ldrd	r0, r1, [r1]
 800daf2:	f7f2 fda9 	bl	8000648 <__aeabi_dmul>
 800daf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800daf8:	1b5d      	subs	r5, r3, r5
 800dafa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800dafe:	e9d4 2300 	ldrd	r2, r3, [r4]
 800db02:	e78f      	b.n	800da24 <_strtod_l+0x3cc>
 800db04:	3316      	adds	r3, #22
 800db06:	dba8      	blt.n	800da5a <_strtod_l+0x402>
 800db08:	4b37      	ldr	r3, [pc, #220]	@ (800dbe8 <_strtod_l+0x590>)
 800db0a:	eba9 0808 	sub.w	r8, r9, r8
 800db0e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800db12:	e9d8 2300 	ldrd	r2, r3, [r8]
 800db16:	4650      	mov	r0, sl
 800db18:	4659      	mov	r1, fp
 800db1a:	f7f2 febf 	bl	800089c <__aeabi_ddiv>
 800db1e:	e783      	b.n	800da28 <_strtod_l+0x3d0>
 800db20:	4b32      	ldr	r3, [pc, #200]	@ (800dbec <_strtod_l+0x594>)
 800db22:	9308      	str	r3, [sp, #32]
 800db24:	2300      	movs	r3, #0
 800db26:	1124      	asrs	r4, r4, #4
 800db28:	4650      	mov	r0, sl
 800db2a:	4659      	mov	r1, fp
 800db2c:	461e      	mov	r6, r3
 800db2e:	2c01      	cmp	r4, #1
 800db30:	dc21      	bgt.n	800db76 <_strtod_l+0x51e>
 800db32:	b10b      	cbz	r3, 800db38 <_strtod_l+0x4e0>
 800db34:	4682      	mov	sl, r0
 800db36:	468b      	mov	fp, r1
 800db38:	492c      	ldr	r1, [pc, #176]	@ (800dbec <_strtod_l+0x594>)
 800db3a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800db3e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800db42:	4652      	mov	r2, sl
 800db44:	465b      	mov	r3, fp
 800db46:	e9d1 0100 	ldrd	r0, r1, [r1]
 800db4a:	f7f2 fd7d 	bl	8000648 <__aeabi_dmul>
 800db4e:	4b28      	ldr	r3, [pc, #160]	@ (800dbf0 <_strtod_l+0x598>)
 800db50:	460a      	mov	r2, r1
 800db52:	400b      	ands	r3, r1
 800db54:	4927      	ldr	r1, [pc, #156]	@ (800dbf4 <_strtod_l+0x59c>)
 800db56:	428b      	cmp	r3, r1
 800db58:	4682      	mov	sl, r0
 800db5a:	d898      	bhi.n	800da8e <_strtod_l+0x436>
 800db5c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800db60:	428b      	cmp	r3, r1
 800db62:	bf86      	itte	hi
 800db64:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800dbf8 <_strtod_l+0x5a0>
 800db68:	f04f 3aff 	movhi.w	sl, #4294967295
 800db6c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800db70:	2300      	movs	r3, #0
 800db72:	9308      	str	r3, [sp, #32]
 800db74:	e07a      	b.n	800dc6c <_strtod_l+0x614>
 800db76:	07e2      	lsls	r2, r4, #31
 800db78:	d505      	bpl.n	800db86 <_strtod_l+0x52e>
 800db7a:	9b08      	ldr	r3, [sp, #32]
 800db7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db80:	f7f2 fd62 	bl	8000648 <__aeabi_dmul>
 800db84:	2301      	movs	r3, #1
 800db86:	9a08      	ldr	r2, [sp, #32]
 800db88:	3208      	adds	r2, #8
 800db8a:	3601      	adds	r6, #1
 800db8c:	1064      	asrs	r4, r4, #1
 800db8e:	9208      	str	r2, [sp, #32]
 800db90:	e7cd      	b.n	800db2e <_strtod_l+0x4d6>
 800db92:	d0ed      	beq.n	800db70 <_strtod_l+0x518>
 800db94:	4264      	negs	r4, r4
 800db96:	f014 020f 	ands.w	r2, r4, #15
 800db9a:	d00a      	beq.n	800dbb2 <_strtod_l+0x55a>
 800db9c:	4b12      	ldr	r3, [pc, #72]	@ (800dbe8 <_strtod_l+0x590>)
 800db9e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dba2:	4650      	mov	r0, sl
 800dba4:	4659      	mov	r1, fp
 800dba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbaa:	f7f2 fe77 	bl	800089c <__aeabi_ddiv>
 800dbae:	4682      	mov	sl, r0
 800dbb0:	468b      	mov	fp, r1
 800dbb2:	1124      	asrs	r4, r4, #4
 800dbb4:	d0dc      	beq.n	800db70 <_strtod_l+0x518>
 800dbb6:	2c1f      	cmp	r4, #31
 800dbb8:	dd20      	ble.n	800dbfc <_strtod_l+0x5a4>
 800dbba:	2400      	movs	r4, #0
 800dbbc:	46a0      	mov	r8, r4
 800dbbe:	940a      	str	r4, [sp, #40]	@ 0x28
 800dbc0:	46a1      	mov	r9, r4
 800dbc2:	9a05      	ldr	r2, [sp, #20]
 800dbc4:	2322      	movs	r3, #34	@ 0x22
 800dbc6:	f04f 0a00 	mov.w	sl, #0
 800dbca:	f04f 0b00 	mov.w	fp, #0
 800dbce:	6013      	str	r3, [r2, #0]
 800dbd0:	e768      	b.n	800daa4 <_strtod_l+0x44c>
 800dbd2:	bf00      	nop
 800dbd4:	08012d15 	.word	0x08012d15
 800dbd8:	08012cb4 	.word	0x08012cb4
 800dbdc:	08012d0d 	.word	0x08012d0d
 800dbe0:	08012d4c 	.word	0x08012d4c
 800dbe4:	080130dd 	.word	0x080130dd
 800dbe8:	08012ec8 	.word	0x08012ec8
 800dbec:	08012ea0 	.word	0x08012ea0
 800dbf0:	7ff00000 	.word	0x7ff00000
 800dbf4:	7ca00000 	.word	0x7ca00000
 800dbf8:	7fefffff 	.word	0x7fefffff
 800dbfc:	f014 0310 	ands.w	r3, r4, #16
 800dc00:	bf18      	it	ne
 800dc02:	236a      	movne	r3, #106	@ 0x6a
 800dc04:	4ea9      	ldr	r6, [pc, #676]	@ (800deac <_strtod_l+0x854>)
 800dc06:	9308      	str	r3, [sp, #32]
 800dc08:	4650      	mov	r0, sl
 800dc0a:	4659      	mov	r1, fp
 800dc0c:	2300      	movs	r3, #0
 800dc0e:	07e2      	lsls	r2, r4, #31
 800dc10:	d504      	bpl.n	800dc1c <_strtod_l+0x5c4>
 800dc12:	e9d6 2300 	ldrd	r2, r3, [r6]
 800dc16:	f7f2 fd17 	bl	8000648 <__aeabi_dmul>
 800dc1a:	2301      	movs	r3, #1
 800dc1c:	1064      	asrs	r4, r4, #1
 800dc1e:	f106 0608 	add.w	r6, r6, #8
 800dc22:	d1f4      	bne.n	800dc0e <_strtod_l+0x5b6>
 800dc24:	b10b      	cbz	r3, 800dc2a <_strtod_l+0x5d2>
 800dc26:	4682      	mov	sl, r0
 800dc28:	468b      	mov	fp, r1
 800dc2a:	9b08      	ldr	r3, [sp, #32]
 800dc2c:	b1b3      	cbz	r3, 800dc5c <_strtod_l+0x604>
 800dc2e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800dc32:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800dc36:	2b00      	cmp	r3, #0
 800dc38:	4659      	mov	r1, fp
 800dc3a:	dd0f      	ble.n	800dc5c <_strtod_l+0x604>
 800dc3c:	2b1f      	cmp	r3, #31
 800dc3e:	dd55      	ble.n	800dcec <_strtod_l+0x694>
 800dc40:	2b34      	cmp	r3, #52	@ 0x34
 800dc42:	bfde      	ittt	le
 800dc44:	f04f 33ff 	movle.w	r3, #4294967295
 800dc48:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800dc4c:	4093      	lslle	r3, r2
 800dc4e:	f04f 0a00 	mov.w	sl, #0
 800dc52:	bfcc      	ite	gt
 800dc54:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800dc58:	ea03 0b01 	andle.w	fp, r3, r1
 800dc5c:	2200      	movs	r2, #0
 800dc5e:	2300      	movs	r3, #0
 800dc60:	4650      	mov	r0, sl
 800dc62:	4659      	mov	r1, fp
 800dc64:	f7f2 ff58 	bl	8000b18 <__aeabi_dcmpeq>
 800dc68:	2800      	cmp	r0, #0
 800dc6a:	d1a6      	bne.n	800dbba <_strtod_l+0x562>
 800dc6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dc6e:	9300      	str	r3, [sp, #0]
 800dc70:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800dc72:	9805      	ldr	r0, [sp, #20]
 800dc74:	462b      	mov	r3, r5
 800dc76:	463a      	mov	r2, r7
 800dc78:	f002 fe86 	bl	8010988 <__s2b>
 800dc7c:	900a      	str	r0, [sp, #40]	@ 0x28
 800dc7e:	2800      	cmp	r0, #0
 800dc80:	f43f af05 	beq.w	800da8e <_strtod_l+0x436>
 800dc84:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dc86:	2a00      	cmp	r2, #0
 800dc88:	eba9 0308 	sub.w	r3, r9, r8
 800dc8c:	bfa8      	it	ge
 800dc8e:	2300      	movge	r3, #0
 800dc90:	9312      	str	r3, [sp, #72]	@ 0x48
 800dc92:	2400      	movs	r4, #0
 800dc94:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800dc98:	9316      	str	r3, [sp, #88]	@ 0x58
 800dc9a:	46a0      	mov	r8, r4
 800dc9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dc9e:	9805      	ldr	r0, [sp, #20]
 800dca0:	6859      	ldr	r1, [r3, #4]
 800dca2:	f002 fdc9 	bl	8010838 <_Balloc>
 800dca6:	4681      	mov	r9, r0
 800dca8:	2800      	cmp	r0, #0
 800dcaa:	f43f aef4 	beq.w	800da96 <_strtod_l+0x43e>
 800dcae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dcb0:	691a      	ldr	r2, [r3, #16]
 800dcb2:	3202      	adds	r2, #2
 800dcb4:	f103 010c 	add.w	r1, r3, #12
 800dcb8:	0092      	lsls	r2, r2, #2
 800dcba:	300c      	adds	r0, #12
 800dcbc:	f001 fb05 	bl	800f2ca <memcpy>
 800dcc0:	ec4b ab10 	vmov	d0, sl, fp
 800dcc4:	9805      	ldr	r0, [sp, #20]
 800dcc6:	aa1c      	add	r2, sp, #112	@ 0x70
 800dcc8:	a91b      	add	r1, sp, #108	@ 0x6c
 800dcca:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800dcce:	f003 f997 	bl	8011000 <__d2b>
 800dcd2:	901a      	str	r0, [sp, #104]	@ 0x68
 800dcd4:	2800      	cmp	r0, #0
 800dcd6:	f43f aede 	beq.w	800da96 <_strtod_l+0x43e>
 800dcda:	9805      	ldr	r0, [sp, #20]
 800dcdc:	2101      	movs	r1, #1
 800dcde:	f002 fee9 	bl	8010ab4 <__i2b>
 800dce2:	4680      	mov	r8, r0
 800dce4:	b948      	cbnz	r0, 800dcfa <_strtod_l+0x6a2>
 800dce6:	f04f 0800 	mov.w	r8, #0
 800dcea:	e6d4      	b.n	800da96 <_strtod_l+0x43e>
 800dcec:	f04f 32ff 	mov.w	r2, #4294967295
 800dcf0:	fa02 f303 	lsl.w	r3, r2, r3
 800dcf4:	ea03 0a0a 	and.w	sl, r3, sl
 800dcf8:	e7b0      	b.n	800dc5c <_strtod_l+0x604>
 800dcfa:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800dcfc:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800dcfe:	2d00      	cmp	r5, #0
 800dd00:	bfab      	itete	ge
 800dd02:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800dd04:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800dd06:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800dd08:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800dd0a:	bfac      	ite	ge
 800dd0c:	18ef      	addge	r7, r5, r3
 800dd0e:	1b5e      	sublt	r6, r3, r5
 800dd10:	9b08      	ldr	r3, [sp, #32]
 800dd12:	1aed      	subs	r5, r5, r3
 800dd14:	4415      	add	r5, r2
 800dd16:	4b66      	ldr	r3, [pc, #408]	@ (800deb0 <_strtod_l+0x858>)
 800dd18:	3d01      	subs	r5, #1
 800dd1a:	429d      	cmp	r5, r3
 800dd1c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800dd20:	da50      	bge.n	800ddc4 <_strtod_l+0x76c>
 800dd22:	1b5b      	subs	r3, r3, r5
 800dd24:	2b1f      	cmp	r3, #31
 800dd26:	eba2 0203 	sub.w	r2, r2, r3
 800dd2a:	f04f 0101 	mov.w	r1, #1
 800dd2e:	dc3d      	bgt.n	800ddac <_strtod_l+0x754>
 800dd30:	fa01 f303 	lsl.w	r3, r1, r3
 800dd34:	9313      	str	r3, [sp, #76]	@ 0x4c
 800dd36:	2300      	movs	r3, #0
 800dd38:	9310      	str	r3, [sp, #64]	@ 0x40
 800dd3a:	18bd      	adds	r5, r7, r2
 800dd3c:	9b08      	ldr	r3, [sp, #32]
 800dd3e:	42af      	cmp	r7, r5
 800dd40:	4416      	add	r6, r2
 800dd42:	441e      	add	r6, r3
 800dd44:	463b      	mov	r3, r7
 800dd46:	bfa8      	it	ge
 800dd48:	462b      	movge	r3, r5
 800dd4a:	42b3      	cmp	r3, r6
 800dd4c:	bfa8      	it	ge
 800dd4e:	4633      	movge	r3, r6
 800dd50:	2b00      	cmp	r3, #0
 800dd52:	bfc2      	ittt	gt
 800dd54:	1aed      	subgt	r5, r5, r3
 800dd56:	1af6      	subgt	r6, r6, r3
 800dd58:	1aff      	subgt	r7, r7, r3
 800dd5a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800dd5c:	2b00      	cmp	r3, #0
 800dd5e:	dd16      	ble.n	800dd8e <_strtod_l+0x736>
 800dd60:	4641      	mov	r1, r8
 800dd62:	9805      	ldr	r0, [sp, #20]
 800dd64:	461a      	mov	r2, r3
 800dd66:	f002 ff65 	bl	8010c34 <__pow5mult>
 800dd6a:	4680      	mov	r8, r0
 800dd6c:	2800      	cmp	r0, #0
 800dd6e:	d0ba      	beq.n	800dce6 <_strtod_l+0x68e>
 800dd70:	4601      	mov	r1, r0
 800dd72:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800dd74:	9805      	ldr	r0, [sp, #20]
 800dd76:	f002 feb3 	bl	8010ae0 <__multiply>
 800dd7a:	900e      	str	r0, [sp, #56]	@ 0x38
 800dd7c:	2800      	cmp	r0, #0
 800dd7e:	f43f ae8a 	beq.w	800da96 <_strtod_l+0x43e>
 800dd82:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800dd84:	9805      	ldr	r0, [sp, #20]
 800dd86:	f002 fd97 	bl	80108b8 <_Bfree>
 800dd8a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dd8c:	931a      	str	r3, [sp, #104]	@ 0x68
 800dd8e:	2d00      	cmp	r5, #0
 800dd90:	dc1d      	bgt.n	800ddce <_strtod_l+0x776>
 800dd92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd94:	2b00      	cmp	r3, #0
 800dd96:	dd23      	ble.n	800dde0 <_strtod_l+0x788>
 800dd98:	4649      	mov	r1, r9
 800dd9a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800dd9c:	9805      	ldr	r0, [sp, #20]
 800dd9e:	f002 ff49 	bl	8010c34 <__pow5mult>
 800dda2:	4681      	mov	r9, r0
 800dda4:	b9e0      	cbnz	r0, 800dde0 <_strtod_l+0x788>
 800dda6:	f04f 0900 	mov.w	r9, #0
 800ddaa:	e674      	b.n	800da96 <_strtod_l+0x43e>
 800ddac:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800ddb0:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800ddb4:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800ddb8:	35e2      	adds	r5, #226	@ 0xe2
 800ddba:	fa01 f305 	lsl.w	r3, r1, r5
 800ddbe:	9310      	str	r3, [sp, #64]	@ 0x40
 800ddc0:	9113      	str	r1, [sp, #76]	@ 0x4c
 800ddc2:	e7ba      	b.n	800dd3a <_strtod_l+0x6e2>
 800ddc4:	2300      	movs	r3, #0
 800ddc6:	9310      	str	r3, [sp, #64]	@ 0x40
 800ddc8:	2301      	movs	r3, #1
 800ddca:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ddcc:	e7b5      	b.n	800dd3a <_strtod_l+0x6e2>
 800ddce:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ddd0:	9805      	ldr	r0, [sp, #20]
 800ddd2:	462a      	mov	r2, r5
 800ddd4:	f002 ff88 	bl	8010ce8 <__lshift>
 800ddd8:	901a      	str	r0, [sp, #104]	@ 0x68
 800ddda:	2800      	cmp	r0, #0
 800dddc:	d1d9      	bne.n	800dd92 <_strtod_l+0x73a>
 800ddde:	e65a      	b.n	800da96 <_strtod_l+0x43e>
 800dde0:	2e00      	cmp	r6, #0
 800dde2:	dd07      	ble.n	800ddf4 <_strtod_l+0x79c>
 800dde4:	4649      	mov	r1, r9
 800dde6:	9805      	ldr	r0, [sp, #20]
 800dde8:	4632      	mov	r2, r6
 800ddea:	f002 ff7d 	bl	8010ce8 <__lshift>
 800ddee:	4681      	mov	r9, r0
 800ddf0:	2800      	cmp	r0, #0
 800ddf2:	d0d8      	beq.n	800dda6 <_strtod_l+0x74e>
 800ddf4:	2f00      	cmp	r7, #0
 800ddf6:	dd08      	ble.n	800de0a <_strtod_l+0x7b2>
 800ddf8:	4641      	mov	r1, r8
 800ddfa:	9805      	ldr	r0, [sp, #20]
 800ddfc:	463a      	mov	r2, r7
 800ddfe:	f002 ff73 	bl	8010ce8 <__lshift>
 800de02:	4680      	mov	r8, r0
 800de04:	2800      	cmp	r0, #0
 800de06:	f43f ae46 	beq.w	800da96 <_strtod_l+0x43e>
 800de0a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800de0c:	9805      	ldr	r0, [sp, #20]
 800de0e:	464a      	mov	r2, r9
 800de10:	f002 fff2 	bl	8010df8 <__mdiff>
 800de14:	4604      	mov	r4, r0
 800de16:	2800      	cmp	r0, #0
 800de18:	f43f ae3d 	beq.w	800da96 <_strtod_l+0x43e>
 800de1c:	68c3      	ldr	r3, [r0, #12]
 800de1e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800de20:	2300      	movs	r3, #0
 800de22:	60c3      	str	r3, [r0, #12]
 800de24:	4641      	mov	r1, r8
 800de26:	f002 ffcb 	bl	8010dc0 <__mcmp>
 800de2a:	2800      	cmp	r0, #0
 800de2c:	da46      	bge.n	800debc <_strtod_l+0x864>
 800de2e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800de30:	ea53 030a 	orrs.w	r3, r3, sl
 800de34:	d16c      	bne.n	800df10 <_strtod_l+0x8b8>
 800de36:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800de3a:	2b00      	cmp	r3, #0
 800de3c:	d168      	bne.n	800df10 <_strtod_l+0x8b8>
 800de3e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800de42:	0d1b      	lsrs	r3, r3, #20
 800de44:	051b      	lsls	r3, r3, #20
 800de46:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800de4a:	d961      	bls.n	800df10 <_strtod_l+0x8b8>
 800de4c:	6963      	ldr	r3, [r4, #20]
 800de4e:	b913      	cbnz	r3, 800de56 <_strtod_l+0x7fe>
 800de50:	6923      	ldr	r3, [r4, #16]
 800de52:	2b01      	cmp	r3, #1
 800de54:	dd5c      	ble.n	800df10 <_strtod_l+0x8b8>
 800de56:	4621      	mov	r1, r4
 800de58:	2201      	movs	r2, #1
 800de5a:	9805      	ldr	r0, [sp, #20]
 800de5c:	f002 ff44 	bl	8010ce8 <__lshift>
 800de60:	4641      	mov	r1, r8
 800de62:	4604      	mov	r4, r0
 800de64:	f002 ffac 	bl	8010dc0 <__mcmp>
 800de68:	2800      	cmp	r0, #0
 800de6a:	dd51      	ble.n	800df10 <_strtod_l+0x8b8>
 800de6c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800de70:	9a08      	ldr	r2, [sp, #32]
 800de72:	0d1b      	lsrs	r3, r3, #20
 800de74:	051b      	lsls	r3, r3, #20
 800de76:	2a00      	cmp	r2, #0
 800de78:	d06b      	beq.n	800df52 <_strtod_l+0x8fa>
 800de7a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800de7e:	d868      	bhi.n	800df52 <_strtod_l+0x8fa>
 800de80:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800de84:	f67f ae9d 	bls.w	800dbc2 <_strtod_l+0x56a>
 800de88:	4b0a      	ldr	r3, [pc, #40]	@ (800deb4 <_strtod_l+0x85c>)
 800de8a:	4650      	mov	r0, sl
 800de8c:	4659      	mov	r1, fp
 800de8e:	2200      	movs	r2, #0
 800de90:	f7f2 fbda 	bl	8000648 <__aeabi_dmul>
 800de94:	4b08      	ldr	r3, [pc, #32]	@ (800deb8 <_strtod_l+0x860>)
 800de96:	400b      	ands	r3, r1
 800de98:	4682      	mov	sl, r0
 800de9a:	468b      	mov	fp, r1
 800de9c:	2b00      	cmp	r3, #0
 800de9e:	f47f ae05 	bne.w	800daac <_strtod_l+0x454>
 800dea2:	9a05      	ldr	r2, [sp, #20]
 800dea4:	2322      	movs	r3, #34	@ 0x22
 800dea6:	6013      	str	r3, [r2, #0]
 800dea8:	e600      	b.n	800daac <_strtod_l+0x454>
 800deaa:	bf00      	nop
 800deac:	08012ce0 	.word	0x08012ce0
 800deb0:	fffffc02 	.word	0xfffffc02
 800deb4:	39500000 	.word	0x39500000
 800deb8:	7ff00000 	.word	0x7ff00000
 800debc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800dec0:	d165      	bne.n	800df8e <_strtod_l+0x936>
 800dec2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800dec4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800dec8:	b35a      	cbz	r2, 800df22 <_strtod_l+0x8ca>
 800deca:	4a9f      	ldr	r2, [pc, #636]	@ (800e148 <_strtod_l+0xaf0>)
 800decc:	4293      	cmp	r3, r2
 800dece:	d12b      	bne.n	800df28 <_strtod_l+0x8d0>
 800ded0:	9b08      	ldr	r3, [sp, #32]
 800ded2:	4651      	mov	r1, sl
 800ded4:	b303      	cbz	r3, 800df18 <_strtod_l+0x8c0>
 800ded6:	4b9d      	ldr	r3, [pc, #628]	@ (800e14c <_strtod_l+0xaf4>)
 800ded8:	465a      	mov	r2, fp
 800deda:	4013      	ands	r3, r2
 800dedc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800dee0:	f04f 32ff 	mov.w	r2, #4294967295
 800dee4:	d81b      	bhi.n	800df1e <_strtod_l+0x8c6>
 800dee6:	0d1b      	lsrs	r3, r3, #20
 800dee8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800deec:	fa02 f303 	lsl.w	r3, r2, r3
 800def0:	4299      	cmp	r1, r3
 800def2:	d119      	bne.n	800df28 <_strtod_l+0x8d0>
 800def4:	4b96      	ldr	r3, [pc, #600]	@ (800e150 <_strtod_l+0xaf8>)
 800def6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800def8:	429a      	cmp	r2, r3
 800defa:	d102      	bne.n	800df02 <_strtod_l+0x8aa>
 800defc:	3101      	adds	r1, #1
 800defe:	f43f adca 	beq.w	800da96 <_strtod_l+0x43e>
 800df02:	4b92      	ldr	r3, [pc, #584]	@ (800e14c <_strtod_l+0xaf4>)
 800df04:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800df06:	401a      	ands	r2, r3
 800df08:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800df0c:	f04f 0a00 	mov.w	sl, #0
 800df10:	9b08      	ldr	r3, [sp, #32]
 800df12:	2b00      	cmp	r3, #0
 800df14:	d1b8      	bne.n	800de88 <_strtod_l+0x830>
 800df16:	e5c9      	b.n	800daac <_strtod_l+0x454>
 800df18:	f04f 33ff 	mov.w	r3, #4294967295
 800df1c:	e7e8      	b.n	800def0 <_strtod_l+0x898>
 800df1e:	4613      	mov	r3, r2
 800df20:	e7e6      	b.n	800def0 <_strtod_l+0x898>
 800df22:	ea53 030a 	orrs.w	r3, r3, sl
 800df26:	d0a1      	beq.n	800de6c <_strtod_l+0x814>
 800df28:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800df2a:	b1db      	cbz	r3, 800df64 <_strtod_l+0x90c>
 800df2c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800df2e:	4213      	tst	r3, r2
 800df30:	d0ee      	beq.n	800df10 <_strtod_l+0x8b8>
 800df32:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800df34:	9a08      	ldr	r2, [sp, #32]
 800df36:	4650      	mov	r0, sl
 800df38:	4659      	mov	r1, fp
 800df3a:	b1bb      	cbz	r3, 800df6c <_strtod_l+0x914>
 800df3c:	f7ff fb6d 	bl	800d61a <sulp>
 800df40:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800df44:	ec53 2b10 	vmov	r2, r3, d0
 800df48:	f7f2 f9c8 	bl	80002dc <__adddf3>
 800df4c:	4682      	mov	sl, r0
 800df4e:	468b      	mov	fp, r1
 800df50:	e7de      	b.n	800df10 <_strtod_l+0x8b8>
 800df52:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800df56:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800df5a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800df5e:	f04f 3aff 	mov.w	sl, #4294967295
 800df62:	e7d5      	b.n	800df10 <_strtod_l+0x8b8>
 800df64:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800df66:	ea13 0f0a 	tst.w	r3, sl
 800df6a:	e7e1      	b.n	800df30 <_strtod_l+0x8d8>
 800df6c:	f7ff fb55 	bl	800d61a <sulp>
 800df70:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800df74:	ec53 2b10 	vmov	r2, r3, d0
 800df78:	f7f2 f9ae 	bl	80002d8 <__aeabi_dsub>
 800df7c:	2200      	movs	r2, #0
 800df7e:	2300      	movs	r3, #0
 800df80:	4682      	mov	sl, r0
 800df82:	468b      	mov	fp, r1
 800df84:	f7f2 fdc8 	bl	8000b18 <__aeabi_dcmpeq>
 800df88:	2800      	cmp	r0, #0
 800df8a:	d0c1      	beq.n	800df10 <_strtod_l+0x8b8>
 800df8c:	e619      	b.n	800dbc2 <_strtod_l+0x56a>
 800df8e:	4641      	mov	r1, r8
 800df90:	4620      	mov	r0, r4
 800df92:	f003 f88d 	bl	80110b0 <__ratio>
 800df96:	ec57 6b10 	vmov	r6, r7, d0
 800df9a:	2200      	movs	r2, #0
 800df9c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800dfa0:	4630      	mov	r0, r6
 800dfa2:	4639      	mov	r1, r7
 800dfa4:	f7f2 fdcc 	bl	8000b40 <__aeabi_dcmple>
 800dfa8:	2800      	cmp	r0, #0
 800dfaa:	d06f      	beq.n	800e08c <_strtod_l+0xa34>
 800dfac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dfae:	2b00      	cmp	r3, #0
 800dfb0:	d17a      	bne.n	800e0a8 <_strtod_l+0xa50>
 800dfb2:	f1ba 0f00 	cmp.w	sl, #0
 800dfb6:	d158      	bne.n	800e06a <_strtod_l+0xa12>
 800dfb8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dfba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	d15a      	bne.n	800e078 <_strtod_l+0xa20>
 800dfc2:	4b64      	ldr	r3, [pc, #400]	@ (800e154 <_strtod_l+0xafc>)
 800dfc4:	2200      	movs	r2, #0
 800dfc6:	4630      	mov	r0, r6
 800dfc8:	4639      	mov	r1, r7
 800dfca:	f7f2 fdaf 	bl	8000b2c <__aeabi_dcmplt>
 800dfce:	2800      	cmp	r0, #0
 800dfd0:	d159      	bne.n	800e086 <_strtod_l+0xa2e>
 800dfd2:	4630      	mov	r0, r6
 800dfd4:	4639      	mov	r1, r7
 800dfd6:	4b60      	ldr	r3, [pc, #384]	@ (800e158 <_strtod_l+0xb00>)
 800dfd8:	2200      	movs	r2, #0
 800dfda:	f7f2 fb35 	bl	8000648 <__aeabi_dmul>
 800dfde:	4606      	mov	r6, r0
 800dfe0:	460f      	mov	r7, r1
 800dfe2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800dfe6:	9606      	str	r6, [sp, #24]
 800dfe8:	9307      	str	r3, [sp, #28]
 800dfea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800dfee:	4d57      	ldr	r5, [pc, #348]	@ (800e14c <_strtod_l+0xaf4>)
 800dff0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800dff4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dff6:	401d      	ands	r5, r3
 800dff8:	4b58      	ldr	r3, [pc, #352]	@ (800e15c <_strtod_l+0xb04>)
 800dffa:	429d      	cmp	r5, r3
 800dffc:	f040 80b2 	bne.w	800e164 <_strtod_l+0xb0c>
 800e000:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e002:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800e006:	ec4b ab10 	vmov	d0, sl, fp
 800e00a:	f002 ff89 	bl	8010f20 <__ulp>
 800e00e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e012:	ec51 0b10 	vmov	r0, r1, d0
 800e016:	f7f2 fb17 	bl	8000648 <__aeabi_dmul>
 800e01a:	4652      	mov	r2, sl
 800e01c:	465b      	mov	r3, fp
 800e01e:	f7f2 f95d 	bl	80002dc <__adddf3>
 800e022:	460b      	mov	r3, r1
 800e024:	4949      	ldr	r1, [pc, #292]	@ (800e14c <_strtod_l+0xaf4>)
 800e026:	4a4e      	ldr	r2, [pc, #312]	@ (800e160 <_strtod_l+0xb08>)
 800e028:	4019      	ands	r1, r3
 800e02a:	4291      	cmp	r1, r2
 800e02c:	4682      	mov	sl, r0
 800e02e:	d942      	bls.n	800e0b6 <_strtod_l+0xa5e>
 800e030:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e032:	4b47      	ldr	r3, [pc, #284]	@ (800e150 <_strtod_l+0xaf8>)
 800e034:	429a      	cmp	r2, r3
 800e036:	d103      	bne.n	800e040 <_strtod_l+0x9e8>
 800e038:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e03a:	3301      	adds	r3, #1
 800e03c:	f43f ad2b 	beq.w	800da96 <_strtod_l+0x43e>
 800e040:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800e150 <_strtod_l+0xaf8>
 800e044:	f04f 3aff 	mov.w	sl, #4294967295
 800e048:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e04a:	9805      	ldr	r0, [sp, #20]
 800e04c:	f002 fc34 	bl	80108b8 <_Bfree>
 800e050:	9805      	ldr	r0, [sp, #20]
 800e052:	4649      	mov	r1, r9
 800e054:	f002 fc30 	bl	80108b8 <_Bfree>
 800e058:	9805      	ldr	r0, [sp, #20]
 800e05a:	4641      	mov	r1, r8
 800e05c:	f002 fc2c 	bl	80108b8 <_Bfree>
 800e060:	9805      	ldr	r0, [sp, #20]
 800e062:	4621      	mov	r1, r4
 800e064:	f002 fc28 	bl	80108b8 <_Bfree>
 800e068:	e618      	b.n	800dc9c <_strtod_l+0x644>
 800e06a:	f1ba 0f01 	cmp.w	sl, #1
 800e06e:	d103      	bne.n	800e078 <_strtod_l+0xa20>
 800e070:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e072:	2b00      	cmp	r3, #0
 800e074:	f43f ada5 	beq.w	800dbc2 <_strtod_l+0x56a>
 800e078:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800e128 <_strtod_l+0xad0>
 800e07c:	4f35      	ldr	r7, [pc, #212]	@ (800e154 <_strtod_l+0xafc>)
 800e07e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e082:	2600      	movs	r6, #0
 800e084:	e7b1      	b.n	800dfea <_strtod_l+0x992>
 800e086:	4f34      	ldr	r7, [pc, #208]	@ (800e158 <_strtod_l+0xb00>)
 800e088:	2600      	movs	r6, #0
 800e08a:	e7aa      	b.n	800dfe2 <_strtod_l+0x98a>
 800e08c:	4b32      	ldr	r3, [pc, #200]	@ (800e158 <_strtod_l+0xb00>)
 800e08e:	4630      	mov	r0, r6
 800e090:	4639      	mov	r1, r7
 800e092:	2200      	movs	r2, #0
 800e094:	f7f2 fad8 	bl	8000648 <__aeabi_dmul>
 800e098:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e09a:	4606      	mov	r6, r0
 800e09c:	460f      	mov	r7, r1
 800e09e:	2b00      	cmp	r3, #0
 800e0a0:	d09f      	beq.n	800dfe2 <_strtod_l+0x98a>
 800e0a2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800e0a6:	e7a0      	b.n	800dfea <_strtod_l+0x992>
 800e0a8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800e130 <_strtod_l+0xad8>
 800e0ac:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e0b0:	ec57 6b17 	vmov	r6, r7, d7
 800e0b4:	e799      	b.n	800dfea <_strtod_l+0x992>
 800e0b6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800e0ba:	9b08      	ldr	r3, [sp, #32]
 800e0bc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	d1c1      	bne.n	800e048 <_strtod_l+0x9f0>
 800e0c4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e0c8:	0d1b      	lsrs	r3, r3, #20
 800e0ca:	051b      	lsls	r3, r3, #20
 800e0cc:	429d      	cmp	r5, r3
 800e0ce:	d1bb      	bne.n	800e048 <_strtod_l+0x9f0>
 800e0d0:	4630      	mov	r0, r6
 800e0d2:	4639      	mov	r1, r7
 800e0d4:	f7f2 fe18 	bl	8000d08 <__aeabi_d2lz>
 800e0d8:	f7f2 fa88 	bl	80005ec <__aeabi_l2d>
 800e0dc:	4602      	mov	r2, r0
 800e0de:	460b      	mov	r3, r1
 800e0e0:	4630      	mov	r0, r6
 800e0e2:	4639      	mov	r1, r7
 800e0e4:	f7f2 f8f8 	bl	80002d8 <__aeabi_dsub>
 800e0e8:	460b      	mov	r3, r1
 800e0ea:	4602      	mov	r2, r0
 800e0ec:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800e0f0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800e0f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e0f6:	ea46 060a 	orr.w	r6, r6, sl
 800e0fa:	431e      	orrs	r6, r3
 800e0fc:	d06f      	beq.n	800e1de <_strtod_l+0xb86>
 800e0fe:	a30e      	add	r3, pc, #56	@ (adr r3, 800e138 <_strtod_l+0xae0>)
 800e100:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e104:	f7f2 fd12 	bl	8000b2c <__aeabi_dcmplt>
 800e108:	2800      	cmp	r0, #0
 800e10a:	f47f accf 	bne.w	800daac <_strtod_l+0x454>
 800e10e:	a30c      	add	r3, pc, #48	@ (adr r3, 800e140 <_strtod_l+0xae8>)
 800e110:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e114:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e118:	f7f2 fd26 	bl	8000b68 <__aeabi_dcmpgt>
 800e11c:	2800      	cmp	r0, #0
 800e11e:	d093      	beq.n	800e048 <_strtod_l+0x9f0>
 800e120:	e4c4      	b.n	800daac <_strtod_l+0x454>
 800e122:	bf00      	nop
 800e124:	f3af 8000 	nop.w
 800e128:	00000000 	.word	0x00000000
 800e12c:	bff00000 	.word	0xbff00000
 800e130:	00000000 	.word	0x00000000
 800e134:	3ff00000 	.word	0x3ff00000
 800e138:	94a03595 	.word	0x94a03595
 800e13c:	3fdfffff 	.word	0x3fdfffff
 800e140:	35afe535 	.word	0x35afe535
 800e144:	3fe00000 	.word	0x3fe00000
 800e148:	000fffff 	.word	0x000fffff
 800e14c:	7ff00000 	.word	0x7ff00000
 800e150:	7fefffff 	.word	0x7fefffff
 800e154:	3ff00000 	.word	0x3ff00000
 800e158:	3fe00000 	.word	0x3fe00000
 800e15c:	7fe00000 	.word	0x7fe00000
 800e160:	7c9fffff 	.word	0x7c9fffff
 800e164:	9b08      	ldr	r3, [sp, #32]
 800e166:	b323      	cbz	r3, 800e1b2 <_strtod_l+0xb5a>
 800e168:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800e16c:	d821      	bhi.n	800e1b2 <_strtod_l+0xb5a>
 800e16e:	a328      	add	r3, pc, #160	@ (adr r3, 800e210 <_strtod_l+0xbb8>)
 800e170:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e174:	4630      	mov	r0, r6
 800e176:	4639      	mov	r1, r7
 800e178:	f7f2 fce2 	bl	8000b40 <__aeabi_dcmple>
 800e17c:	b1a0      	cbz	r0, 800e1a8 <_strtod_l+0xb50>
 800e17e:	4639      	mov	r1, r7
 800e180:	4630      	mov	r0, r6
 800e182:	f7f2 fd39 	bl	8000bf8 <__aeabi_d2uiz>
 800e186:	2801      	cmp	r0, #1
 800e188:	bf38      	it	cc
 800e18a:	2001      	movcc	r0, #1
 800e18c:	f7f2 f9e2 	bl	8000554 <__aeabi_ui2d>
 800e190:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e192:	4606      	mov	r6, r0
 800e194:	460f      	mov	r7, r1
 800e196:	b9fb      	cbnz	r3, 800e1d8 <_strtod_l+0xb80>
 800e198:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e19c:	9014      	str	r0, [sp, #80]	@ 0x50
 800e19e:	9315      	str	r3, [sp, #84]	@ 0x54
 800e1a0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800e1a4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e1a8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e1aa:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800e1ae:	1b5b      	subs	r3, r3, r5
 800e1b0:	9311      	str	r3, [sp, #68]	@ 0x44
 800e1b2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800e1b6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800e1ba:	f002 feb1 	bl	8010f20 <__ulp>
 800e1be:	4650      	mov	r0, sl
 800e1c0:	ec53 2b10 	vmov	r2, r3, d0
 800e1c4:	4659      	mov	r1, fp
 800e1c6:	f7f2 fa3f 	bl	8000648 <__aeabi_dmul>
 800e1ca:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800e1ce:	f7f2 f885 	bl	80002dc <__adddf3>
 800e1d2:	4682      	mov	sl, r0
 800e1d4:	468b      	mov	fp, r1
 800e1d6:	e770      	b.n	800e0ba <_strtod_l+0xa62>
 800e1d8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800e1dc:	e7e0      	b.n	800e1a0 <_strtod_l+0xb48>
 800e1de:	a30e      	add	r3, pc, #56	@ (adr r3, 800e218 <_strtod_l+0xbc0>)
 800e1e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1e4:	f7f2 fca2 	bl	8000b2c <__aeabi_dcmplt>
 800e1e8:	e798      	b.n	800e11c <_strtod_l+0xac4>
 800e1ea:	2300      	movs	r3, #0
 800e1ec:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e1ee:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800e1f0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e1f2:	6013      	str	r3, [r2, #0]
 800e1f4:	f7ff ba6d 	b.w	800d6d2 <_strtod_l+0x7a>
 800e1f8:	2a65      	cmp	r2, #101	@ 0x65
 800e1fa:	f43f ab66 	beq.w	800d8ca <_strtod_l+0x272>
 800e1fe:	2a45      	cmp	r2, #69	@ 0x45
 800e200:	f43f ab63 	beq.w	800d8ca <_strtod_l+0x272>
 800e204:	2301      	movs	r3, #1
 800e206:	f7ff bb9e 	b.w	800d946 <_strtod_l+0x2ee>
 800e20a:	bf00      	nop
 800e20c:	f3af 8000 	nop.w
 800e210:	ffc00000 	.word	0xffc00000
 800e214:	41dfffff 	.word	0x41dfffff
 800e218:	94a03595 	.word	0x94a03595
 800e21c:	3fcfffff 	.word	0x3fcfffff

0800e220 <_strtod_r>:
 800e220:	4b01      	ldr	r3, [pc, #4]	@ (800e228 <_strtod_r+0x8>)
 800e222:	f7ff ba19 	b.w	800d658 <_strtod_l>
 800e226:	bf00      	nop
 800e228:	200000b0 	.word	0x200000b0

0800e22c <strtod>:
 800e22c:	460a      	mov	r2, r1
 800e22e:	4601      	mov	r1, r0
 800e230:	4802      	ldr	r0, [pc, #8]	@ (800e23c <strtod+0x10>)
 800e232:	4b03      	ldr	r3, [pc, #12]	@ (800e240 <strtod+0x14>)
 800e234:	6800      	ldr	r0, [r0, #0]
 800e236:	f7ff ba0f 	b.w	800d658 <_strtod_l>
 800e23a:	bf00      	nop
 800e23c:	2000021c 	.word	0x2000021c
 800e240:	200000b0 	.word	0x200000b0

0800e244 <__cvt>:
 800e244:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e248:	ec57 6b10 	vmov	r6, r7, d0
 800e24c:	2f00      	cmp	r7, #0
 800e24e:	460c      	mov	r4, r1
 800e250:	4619      	mov	r1, r3
 800e252:	463b      	mov	r3, r7
 800e254:	bfbb      	ittet	lt
 800e256:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800e25a:	461f      	movlt	r7, r3
 800e25c:	2300      	movge	r3, #0
 800e25e:	232d      	movlt	r3, #45	@ 0x2d
 800e260:	700b      	strb	r3, [r1, #0]
 800e262:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e264:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800e268:	4691      	mov	r9, r2
 800e26a:	f023 0820 	bic.w	r8, r3, #32
 800e26e:	bfbc      	itt	lt
 800e270:	4632      	movlt	r2, r6
 800e272:	4616      	movlt	r6, r2
 800e274:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800e278:	d005      	beq.n	800e286 <__cvt+0x42>
 800e27a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800e27e:	d100      	bne.n	800e282 <__cvt+0x3e>
 800e280:	3401      	adds	r4, #1
 800e282:	2102      	movs	r1, #2
 800e284:	e000      	b.n	800e288 <__cvt+0x44>
 800e286:	2103      	movs	r1, #3
 800e288:	ab03      	add	r3, sp, #12
 800e28a:	9301      	str	r3, [sp, #4]
 800e28c:	ab02      	add	r3, sp, #8
 800e28e:	9300      	str	r3, [sp, #0]
 800e290:	ec47 6b10 	vmov	d0, r6, r7
 800e294:	4653      	mov	r3, sl
 800e296:	4622      	mov	r2, r4
 800e298:	f001 f8be 	bl	800f418 <_dtoa_r>
 800e29c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800e2a0:	4605      	mov	r5, r0
 800e2a2:	d119      	bne.n	800e2d8 <__cvt+0x94>
 800e2a4:	f019 0f01 	tst.w	r9, #1
 800e2a8:	d00e      	beq.n	800e2c8 <__cvt+0x84>
 800e2aa:	eb00 0904 	add.w	r9, r0, r4
 800e2ae:	2200      	movs	r2, #0
 800e2b0:	2300      	movs	r3, #0
 800e2b2:	4630      	mov	r0, r6
 800e2b4:	4639      	mov	r1, r7
 800e2b6:	f7f2 fc2f 	bl	8000b18 <__aeabi_dcmpeq>
 800e2ba:	b108      	cbz	r0, 800e2c0 <__cvt+0x7c>
 800e2bc:	f8cd 900c 	str.w	r9, [sp, #12]
 800e2c0:	2230      	movs	r2, #48	@ 0x30
 800e2c2:	9b03      	ldr	r3, [sp, #12]
 800e2c4:	454b      	cmp	r3, r9
 800e2c6:	d31e      	bcc.n	800e306 <__cvt+0xc2>
 800e2c8:	9b03      	ldr	r3, [sp, #12]
 800e2ca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e2cc:	1b5b      	subs	r3, r3, r5
 800e2ce:	4628      	mov	r0, r5
 800e2d0:	6013      	str	r3, [r2, #0]
 800e2d2:	b004      	add	sp, #16
 800e2d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e2d8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800e2dc:	eb00 0904 	add.w	r9, r0, r4
 800e2e0:	d1e5      	bne.n	800e2ae <__cvt+0x6a>
 800e2e2:	7803      	ldrb	r3, [r0, #0]
 800e2e4:	2b30      	cmp	r3, #48	@ 0x30
 800e2e6:	d10a      	bne.n	800e2fe <__cvt+0xba>
 800e2e8:	2200      	movs	r2, #0
 800e2ea:	2300      	movs	r3, #0
 800e2ec:	4630      	mov	r0, r6
 800e2ee:	4639      	mov	r1, r7
 800e2f0:	f7f2 fc12 	bl	8000b18 <__aeabi_dcmpeq>
 800e2f4:	b918      	cbnz	r0, 800e2fe <__cvt+0xba>
 800e2f6:	f1c4 0401 	rsb	r4, r4, #1
 800e2fa:	f8ca 4000 	str.w	r4, [sl]
 800e2fe:	f8da 3000 	ldr.w	r3, [sl]
 800e302:	4499      	add	r9, r3
 800e304:	e7d3      	b.n	800e2ae <__cvt+0x6a>
 800e306:	1c59      	adds	r1, r3, #1
 800e308:	9103      	str	r1, [sp, #12]
 800e30a:	701a      	strb	r2, [r3, #0]
 800e30c:	e7d9      	b.n	800e2c2 <__cvt+0x7e>

0800e30e <__exponent>:
 800e30e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e310:	2900      	cmp	r1, #0
 800e312:	bfba      	itte	lt
 800e314:	4249      	neglt	r1, r1
 800e316:	232d      	movlt	r3, #45	@ 0x2d
 800e318:	232b      	movge	r3, #43	@ 0x2b
 800e31a:	2909      	cmp	r1, #9
 800e31c:	7002      	strb	r2, [r0, #0]
 800e31e:	7043      	strb	r3, [r0, #1]
 800e320:	dd29      	ble.n	800e376 <__exponent+0x68>
 800e322:	f10d 0307 	add.w	r3, sp, #7
 800e326:	461d      	mov	r5, r3
 800e328:	270a      	movs	r7, #10
 800e32a:	461a      	mov	r2, r3
 800e32c:	fbb1 f6f7 	udiv	r6, r1, r7
 800e330:	fb07 1416 	mls	r4, r7, r6, r1
 800e334:	3430      	adds	r4, #48	@ 0x30
 800e336:	f802 4c01 	strb.w	r4, [r2, #-1]
 800e33a:	460c      	mov	r4, r1
 800e33c:	2c63      	cmp	r4, #99	@ 0x63
 800e33e:	f103 33ff 	add.w	r3, r3, #4294967295
 800e342:	4631      	mov	r1, r6
 800e344:	dcf1      	bgt.n	800e32a <__exponent+0x1c>
 800e346:	3130      	adds	r1, #48	@ 0x30
 800e348:	1e94      	subs	r4, r2, #2
 800e34a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800e34e:	1c41      	adds	r1, r0, #1
 800e350:	4623      	mov	r3, r4
 800e352:	42ab      	cmp	r3, r5
 800e354:	d30a      	bcc.n	800e36c <__exponent+0x5e>
 800e356:	f10d 0309 	add.w	r3, sp, #9
 800e35a:	1a9b      	subs	r3, r3, r2
 800e35c:	42ac      	cmp	r4, r5
 800e35e:	bf88      	it	hi
 800e360:	2300      	movhi	r3, #0
 800e362:	3302      	adds	r3, #2
 800e364:	4403      	add	r3, r0
 800e366:	1a18      	subs	r0, r3, r0
 800e368:	b003      	add	sp, #12
 800e36a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e36c:	f813 6b01 	ldrb.w	r6, [r3], #1
 800e370:	f801 6f01 	strb.w	r6, [r1, #1]!
 800e374:	e7ed      	b.n	800e352 <__exponent+0x44>
 800e376:	2330      	movs	r3, #48	@ 0x30
 800e378:	3130      	adds	r1, #48	@ 0x30
 800e37a:	7083      	strb	r3, [r0, #2]
 800e37c:	70c1      	strb	r1, [r0, #3]
 800e37e:	1d03      	adds	r3, r0, #4
 800e380:	e7f1      	b.n	800e366 <__exponent+0x58>
	...

0800e384 <_printf_float>:
 800e384:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e388:	b08d      	sub	sp, #52	@ 0x34
 800e38a:	460c      	mov	r4, r1
 800e38c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800e390:	4616      	mov	r6, r2
 800e392:	461f      	mov	r7, r3
 800e394:	4605      	mov	r5, r0
 800e396:	f000 ff21 	bl	800f1dc <_localeconv_r>
 800e39a:	6803      	ldr	r3, [r0, #0]
 800e39c:	9304      	str	r3, [sp, #16]
 800e39e:	4618      	mov	r0, r3
 800e3a0:	f7f1 ff8e 	bl	80002c0 <strlen>
 800e3a4:	2300      	movs	r3, #0
 800e3a6:	930a      	str	r3, [sp, #40]	@ 0x28
 800e3a8:	f8d8 3000 	ldr.w	r3, [r8]
 800e3ac:	9005      	str	r0, [sp, #20]
 800e3ae:	3307      	adds	r3, #7
 800e3b0:	f023 0307 	bic.w	r3, r3, #7
 800e3b4:	f103 0208 	add.w	r2, r3, #8
 800e3b8:	f894 a018 	ldrb.w	sl, [r4, #24]
 800e3bc:	f8d4 b000 	ldr.w	fp, [r4]
 800e3c0:	f8c8 2000 	str.w	r2, [r8]
 800e3c4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e3c8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800e3cc:	9307      	str	r3, [sp, #28]
 800e3ce:	f8cd 8018 	str.w	r8, [sp, #24]
 800e3d2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800e3d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e3da:	4b9c      	ldr	r3, [pc, #624]	@ (800e64c <_printf_float+0x2c8>)
 800e3dc:	f04f 32ff 	mov.w	r2, #4294967295
 800e3e0:	f7f2 fbcc 	bl	8000b7c <__aeabi_dcmpun>
 800e3e4:	bb70      	cbnz	r0, 800e444 <_printf_float+0xc0>
 800e3e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e3ea:	4b98      	ldr	r3, [pc, #608]	@ (800e64c <_printf_float+0x2c8>)
 800e3ec:	f04f 32ff 	mov.w	r2, #4294967295
 800e3f0:	f7f2 fba6 	bl	8000b40 <__aeabi_dcmple>
 800e3f4:	bb30      	cbnz	r0, 800e444 <_printf_float+0xc0>
 800e3f6:	2200      	movs	r2, #0
 800e3f8:	2300      	movs	r3, #0
 800e3fa:	4640      	mov	r0, r8
 800e3fc:	4649      	mov	r1, r9
 800e3fe:	f7f2 fb95 	bl	8000b2c <__aeabi_dcmplt>
 800e402:	b110      	cbz	r0, 800e40a <_printf_float+0x86>
 800e404:	232d      	movs	r3, #45	@ 0x2d
 800e406:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e40a:	4a91      	ldr	r2, [pc, #580]	@ (800e650 <_printf_float+0x2cc>)
 800e40c:	4b91      	ldr	r3, [pc, #580]	@ (800e654 <_printf_float+0x2d0>)
 800e40e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800e412:	bf94      	ite	ls
 800e414:	4690      	movls	r8, r2
 800e416:	4698      	movhi	r8, r3
 800e418:	2303      	movs	r3, #3
 800e41a:	6123      	str	r3, [r4, #16]
 800e41c:	f02b 0304 	bic.w	r3, fp, #4
 800e420:	6023      	str	r3, [r4, #0]
 800e422:	f04f 0900 	mov.w	r9, #0
 800e426:	9700      	str	r7, [sp, #0]
 800e428:	4633      	mov	r3, r6
 800e42a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800e42c:	4621      	mov	r1, r4
 800e42e:	4628      	mov	r0, r5
 800e430:	f000 f9d2 	bl	800e7d8 <_printf_common>
 800e434:	3001      	adds	r0, #1
 800e436:	f040 808d 	bne.w	800e554 <_printf_float+0x1d0>
 800e43a:	f04f 30ff 	mov.w	r0, #4294967295
 800e43e:	b00d      	add	sp, #52	@ 0x34
 800e440:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e444:	4642      	mov	r2, r8
 800e446:	464b      	mov	r3, r9
 800e448:	4640      	mov	r0, r8
 800e44a:	4649      	mov	r1, r9
 800e44c:	f7f2 fb96 	bl	8000b7c <__aeabi_dcmpun>
 800e450:	b140      	cbz	r0, 800e464 <_printf_float+0xe0>
 800e452:	464b      	mov	r3, r9
 800e454:	2b00      	cmp	r3, #0
 800e456:	bfbc      	itt	lt
 800e458:	232d      	movlt	r3, #45	@ 0x2d
 800e45a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800e45e:	4a7e      	ldr	r2, [pc, #504]	@ (800e658 <_printf_float+0x2d4>)
 800e460:	4b7e      	ldr	r3, [pc, #504]	@ (800e65c <_printf_float+0x2d8>)
 800e462:	e7d4      	b.n	800e40e <_printf_float+0x8a>
 800e464:	6863      	ldr	r3, [r4, #4]
 800e466:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800e46a:	9206      	str	r2, [sp, #24]
 800e46c:	1c5a      	adds	r2, r3, #1
 800e46e:	d13b      	bne.n	800e4e8 <_printf_float+0x164>
 800e470:	2306      	movs	r3, #6
 800e472:	6063      	str	r3, [r4, #4]
 800e474:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800e478:	2300      	movs	r3, #0
 800e47a:	6022      	str	r2, [r4, #0]
 800e47c:	9303      	str	r3, [sp, #12]
 800e47e:	ab0a      	add	r3, sp, #40	@ 0x28
 800e480:	e9cd a301 	strd	sl, r3, [sp, #4]
 800e484:	ab09      	add	r3, sp, #36	@ 0x24
 800e486:	9300      	str	r3, [sp, #0]
 800e488:	6861      	ldr	r1, [r4, #4]
 800e48a:	ec49 8b10 	vmov	d0, r8, r9
 800e48e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800e492:	4628      	mov	r0, r5
 800e494:	f7ff fed6 	bl	800e244 <__cvt>
 800e498:	9b06      	ldr	r3, [sp, #24]
 800e49a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e49c:	2b47      	cmp	r3, #71	@ 0x47
 800e49e:	4680      	mov	r8, r0
 800e4a0:	d129      	bne.n	800e4f6 <_printf_float+0x172>
 800e4a2:	1cc8      	adds	r0, r1, #3
 800e4a4:	db02      	blt.n	800e4ac <_printf_float+0x128>
 800e4a6:	6863      	ldr	r3, [r4, #4]
 800e4a8:	4299      	cmp	r1, r3
 800e4aa:	dd41      	ble.n	800e530 <_printf_float+0x1ac>
 800e4ac:	f1aa 0a02 	sub.w	sl, sl, #2
 800e4b0:	fa5f fa8a 	uxtb.w	sl, sl
 800e4b4:	3901      	subs	r1, #1
 800e4b6:	4652      	mov	r2, sl
 800e4b8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800e4bc:	9109      	str	r1, [sp, #36]	@ 0x24
 800e4be:	f7ff ff26 	bl	800e30e <__exponent>
 800e4c2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e4c4:	1813      	adds	r3, r2, r0
 800e4c6:	2a01      	cmp	r2, #1
 800e4c8:	4681      	mov	r9, r0
 800e4ca:	6123      	str	r3, [r4, #16]
 800e4cc:	dc02      	bgt.n	800e4d4 <_printf_float+0x150>
 800e4ce:	6822      	ldr	r2, [r4, #0]
 800e4d0:	07d2      	lsls	r2, r2, #31
 800e4d2:	d501      	bpl.n	800e4d8 <_printf_float+0x154>
 800e4d4:	3301      	adds	r3, #1
 800e4d6:	6123      	str	r3, [r4, #16]
 800e4d8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800e4dc:	2b00      	cmp	r3, #0
 800e4de:	d0a2      	beq.n	800e426 <_printf_float+0xa2>
 800e4e0:	232d      	movs	r3, #45	@ 0x2d
 800e4e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e4e6:	e79e      	b.n	800e426 <_printf_float+0xa2>
 800e4e8:	9a06      	ldr	r2, [sp, #24]
 800e4ea:	2a47      	cmp	r2, #71	@ 0x47
 800e4ec:	d1c2      	bne.n	800e474 <_printf_float+0xf0>
 800e4ee:	2b00      	cmp	r3, #0
 800e4f0:	d1c0      	bne.n	800e474 <_printf_float+0xf0>
 800e4f2:	2301      	movs	r3, #1
 800e4f4:	e7bd      	b.n	800e472 <_printf_float+0xee>
 800e4f6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800e4fa:	d9db      	bls.n	800e4b4 <_printf_float+0x130>
 800e4fc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800e500:	d118      	bne.n	800e534 <_printf_float+0x1b0>
 800e502:	2900      	cmp	r1, #0
 800e504:	6863      	ldr	r3, [r4, #4]
 800e506:	dd0b      	ble.n	800e520 <_printf_float+0x19c>
 800e508:	6121      	str	r1, [r4, #16]
 800e50a:	b913      	cbnz	r3, 800e512 <_printf_float+0x18e>
 800e50c:	6822      	ldr	r2, [r4, #0]
 800e50e:	07d0      	lsls	r0, r2, #31
 800e510:	d502      	bpl.n	800e518 <_printf_float+0x194>
 800e512:	3301      	adds	r3, #1
 800e514:	440b      	add	r3, r1
 800e516:	6123      	str	r3, [r4, #16]
 800e518:	65a1      	str	r1, [r4, #88]	@ 0x58
 800e51a:	f04f 0900 	mov.w	r9, #0
 800e51e:	e7db      	b.n	800e4d8 <_printf_float+0x154>
 800e520:	b913      	cbnz	r3, 800e528 <_printf_float+0x1a4>
 800e522:	6822      	ldr	r2, [r4, #0]
 800e524:	07d2      	lsls	r2, r2, #31
 800e526:	d501      	bpl.n	800e52c <_printf_float+0x1a8>
 800e528:	3302      	adds	r3, #2
 800e52a:	e7f4      	b.n	800e516 <_printf_float+0x192>
 800e52c:	2301      	movs	r3, #1
 800e52e:	e7f2      	b.n	800e516 <_printf_float+0x192>
 800e530:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800e534:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e536:	4299      	cmp	r1, r3
 800e538:	db05      	blt.n	800e546 <_printf_float+0x1c2>
 800e53a:	6823      	ldr	r3, [r4, #0]
 800e53c:	6121      	str	r1, [r4, #16]
 800e53e:	07d8      	lsls	r0, r3, #31
 800e540:	d5ea      	bpl.n	800e518 <_printf_float+0x194>
 800e542:	1c4b      	adds	r3, r1, #1
 800e544:	e7e7      	b.n	800e516 <_printf_float+0x192>
 800e546:	2900      	cmp	r1, #0
 800e548:	bfd4      	ite	le
 800e54a:	f1c1 0202 	rsble	r2, r1, #2
 800e54e:	2201      	movgt	r2, #1
 800e550:	4413      	add	r3, r2
 800e552:	e7e0      	b.n	800e516 <_printf_float+0x192>
 800e554:	6823      	ldr	r3, [r4, #0]
 800e556:	055a      	lsls	r2, r3, #21
 800e558:	d407      	bmi.n	800e56a <_printf_float+0x1e6>
 800e55a:	6923      	ldr	r3, [r4, #16]
 800e55c:	4642      	mov	r2, r8
 800e55e:	4631      	mov	r1, r6
 800e560:	4628      	mov	r0, r5
 800e562:	47b8      	blx	r7
 800e564:	3001      	adds	r0, #1
 800e566:	d12b      	bne.n	800e5c0 <_printf_float+0x23c>
 800e568:	e767      	b.n	800e43a <_printf_float+0xb6>
 800e56a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800e56e:	f240 80dd 	bls.w	800e72c <_printf_float+0x3a8>
 800e572:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800e576:	2200      	movs	r2, #0
 800e578:	2300      	movs	r3, #0
 800e57a:	f7f2 facd 	bl	8000b18 <__aeabi_dcmpeq>
 800e57e:	2800      	cmp	r0, #0
 800e580:	d033      	beq.n	800e5ea <_printf_float+0x266>
 800e582:	4a37      	ldr	r2, [pc, #220]	@ (800e660 <_printf_float+0x2dc>)
 800e584:	2301      	movs	r3, #1
 800e586:	4631      	mov	r1, r6
 800e588:	4628      	mov	r0, r5
 800e58a:	47b8      	blx	r7
 800e58c:	3001      	adds	r0, #1
 800e58e:	f43f af54 	beq.w	800e43a <_printf_float+0xb6>
 800e592:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800e596:	4543      	cmp	r3, r8
 800e598:	db02      	blt.n	800e5a0 <_printf_float+0x21c>
 800e59a:	6823      	ldr	r3, [r4, #0]
 800e59c:	07d8      	lsls	r0, r3, #31
 800e59e:	d50f      	bpl.n	800e5c0 <_printf_float+0x23c>
 800e5a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e5a4:	4631      	mov	r1, r6
 800e5a6:	4628      	mov	r0, r5
 800e5a8:	47b8      	blx	r7
 800e5aa:	3001      	adds	r0, #1
 800e5ac:	f43f af45 	beq.w	800e43a <_printf_float+0xb6>
 800e5b0:	f04f 0900 	mov.w	r9, #0
 800e5b4:	f108 38ff 	add.w	r8, r8, #4294967295
 800e5b8:	f104 0a1a 	add.w	sl, r4, #26
 800e5bc:	45c8      	cmp	r8, r9
 800e5be:	dc09      	bgt.n	800e5d4 <_printf_float+0x250>
 800e5c0:	6823      	ldr	r3, [r4, #0]
 800e5c2:	079b      	lsls	r3, r3, #30
 800e5c4:	f100 8103 	bmi.w	800e7ce <_printf_float+0x44a>
 800e5c8:	68e0      	ldr	r0, [r4, #12]
 800e5ca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e5cc:	4298      	cmp	r0, r3
 800e5ce:	bfb8      	it	lt
 800e5d0:	4618      	movlt	r0, r3
 800e5d2:	e734      	b.n	800e43e <_printf_float+0xba>
 800e5d4:	2301      	movs	r3, #1
 800e5d6:	4652      	mov	r2, sl
 800e5d8:	4631      	mov	r1, r6
 800e5da:	4628      	mov	r0, r5
 800e5dc:	47b8      	blx	r7
 800e5de:	3001      	adds	r0, #1
 800e5e0:	f43f af2b 	beq.w	800e43a <_printf_float+0xb6>
 800e5e4:	f109 0901 	add.w	r9, r9, #1
 800e5e8:	e7e8      	b.n	800e5bc <_printf_float+0x238>
 800e5ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e5ec:	2b00      	cmp	r3, #0
 800e5ee:	dc39      	bgt.n	800e664 <_printf_float+0x2e0>
 800e5f0:	4a1b      	ldr	r2, [pc, #108]	@ (800e660 <_printf_float+0x2dc>)
 800e5f2:	2301      	movs	r3, #1
 800e5f4:	4631      	mov	r1, r6
 800e5f6:	4628      	mov	r0, r5
 800e5f8:	47b8      	blx	r7
 800e5fa:	3001      	adds	r0, #1
 800e5fc:	f43f af1d 	beq.w	800e43a <_printf_float+0xb6>
 800e600:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800e604:	ea59 0303 	orrs.w	r3, r9, r3
 800e608:	d102      	bne.n	800e610 <_printf_float+0x28c>
 800e60a:	6823      	ldr	r3, [r4, #0]
 800e60c:	07d9      	lsls	r1, r3, #31
 800e60e:	d5d7      	bpl.n	800e5c0 <_printf_float+0x23c>
 800e610:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e614:	4631      	mov	r1, r6
 800e616:	4628      	mov	r0, r5
 800e618:	47b8      	blx	r7
 800e61a:	3001      	adds	r0, #1
 800e61c:	f43f af0d 	beq.w	800e43a <_printf_float+0xb6>
 800e620:	f04f 0a00 	mov.w	sl, #0
 800e624:	f104 0b1a 	add.w	fp, r4, #26
 800e628:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e62a:	425b      	negs	r3, r3
 800e62c:	4553      	cmp	r3, sl
 800e62e:	dc01      	bgt.n	800e634 <_printf_float+0x2b0>
 800e630:	464b      	mov	r3, r9
 800e632:	e793      	b.n	800e55c <_printf_float+0x1d8>
 800e634:	2301      	movs	r3, #1
 800e636:	465a      	mov	r2, fp
 800e638:	4631      	mov	r1, r6
 800e63a:	4628      	mov	r0, r5
 800e63c:	47b8      	blx	r7
 800e63e:	3001      	adds	r0, #1
 800e640:	f43f aefb 	beq.w	800e43a <_printf_float+0xb6>
 800e644:	f10a 0a01 	add.w	sl, sl, #1
 800e648:	e7ee      	b.n	800e628 <_printf_float+0x2a4>
 800e64a:	bf00      	nop
 800e64c:	7fefffff 	.word	0x7fefffff
 800e650:	08012d08 	.word	0x08012d08
 800e654:	08012d0c 	.word	0x08012d0c
 800e658:	08012d10 	.word	0x08012d10
 800e65c:	08012d14 	.word	0x08012d14
 800e660:	08012d18 	.word	0x08012d18
 800e664:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800e666:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800e66a:	4553      	cmp	r3, sl
 800e66c:	bfa8      	it	ge
 800e66e:	4653      	movge	r3, sl
 800e670:	2b00      	cmp	r3, #0
 800e672:	4699      	mov	r9, r3
 800e674:	dc36      	bgt.n	800e6e4 <_printf_float+0x360>
 800e676:	f04f 0b00 	mov.w	fp, #0
 800e67a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e67e:	f104 021a 	add.w	r2, r4, #26
 800e682:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800e684:	9306      	str	r3, [sp, #24]
 800e686:	eba3 0309 	sub.w	r3, r3, r9
 800e68a:	455b      	cmp	r3, fp
 800e68c:	dc31      	bgt.n	800e6f2 <_printf_float+0x36e>
 800e68e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e690:	459a      	cmp	sl, r3
 800e692:	dc3a      	bgt.n	800e70a <_printf_float+0x386>
 800e694:	6823      	ldr	r3, [r4, #0]
 800e696:	07da      	lsls	r2, r3, #31
 800e698:	d437      	bmi.n	800e70a <_printf_float+0x386>
 800e69a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e69c:	ebaa 0903 	sub.w	r9, sl, r3
 800e6a0:	9b06      	ldr	r3, [sp, #24]
 800e6a2:	ebaa 0303 	sub.w	r3, sl, r3
 800e6a6:	4599      	cmp	r9, r3
 800e6a8:	bfa8      	it	ge
 800e6aa:	4699      	movge	r9, r3
 800e6ac:	f1b9 0f00 	cmp.w	r9, #0
 800e6b0:	dc33      	bgt.n	800e71a <_printf_float+0x396>
 800e6b2:	f04f 0800 	mov.w	r8, #0
 800e6b6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e6ba:	f104 0b1a 	add.w	fp, r4, #26
 800e6be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e6c0:	ebaa 0303 	sub.w	r3, sl, r3
 800e6c4:	eba3 0309 	sub.w	r3, r3, r9
 800e6c8:	4543      	cmp	r3, r8
 800e6ca:	f77f af79 	ble.w	800e5c0 <_printf_float+0x23c>
 800e6ce:	2301      	movs	r3, #1
 800e6d0:	465a      	mov	r2, fp
 800e6d2:	4631      	mov	r1, r6
 800e6d4:	4628      	mov	r0, r5
 800e6d6:	47b8      	blx	r7
 800e6d8:	3001      	adds	r0, #1
 800e6da:	f43f aeae 	beq.w	800e43a <_printf_float+0xb6>
 800e6de:	f108 0801 	add.w	r8, r8, #1
 800e6e2:	e7ec      	b.n	800e6be <_printf_float+0x33a>
 800e6e4:	4642      	mov	r2, r8
 800e6e6:	4631      	mov	r1, r6
 800e6e8:	4628      	mov	r0, r5
 800e6ea:	47b8      	blx	r7
 800e6ec:	3001      	adds	r0, #1
 800e6ee:	d1c2      	bne.n	800e676 <_printf_float+0x2f2>
 800e6f0:	e6a3      	b.n	800e43a <_printf_float+0xb6>
 800e6f2:	2301      	movs	r3, #1
 800e6f4:	4631      	mov	r1, r6
 800e6f6:	4628      	mov	r0, r5
 800e6f8:	9206      	str	r2, [sp, #24]
 800e6fa:	47b8      	blx	r7
 800e6fc:	3001      	adds	r0, #1
 800e6fe:	f43f ae9c 	beq.w	800e43a <_printf_float+0xb6>
 800e702:	9a06      	ldr	r2, [sp, #24]
 800e704:	f10b 0b01 	add.w	fp, fp, #1
 800e708:	e7bb      	b.n	800e682 <_printf_float+0x2fe>
 800e70a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e70e:	4631      	mov	r1, r6
 800e710:	4628      	mov	r0, r5
 800e712:	47b8      	blx	r7
 800e714:	3001      	adds	r0, #1
 800e716:	d1c0      	bne.n	800e69a <_printf_float+0x316>
 800e718:	e68f      	b.n	800e43a <_printf_float+0xb6>
 800e71a:	9a06      	ldr	r2, [sp, #24]
 800e71c:	464b      	mov	r3, r9
 800e71e:	4442      	add	r2, r8
 800e720:	4631      	mov	r1, r6
 800e722:	4628      	mov	r0, r5
 800e724:	47b8      	blx	r7
 800e726:	3001      	adds	r0, #1
 800e728:	d1c3      	bne.n	800e6b2 <_printf_float+0x32e>
 800e72a:	e686      	b.n	800e43a <_printf_float+0xb6>
 800e72c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800e730:	f1ba 0f01 	cmp.w	sl, #1
 800e734:	dc01      	bgt.n	800e73a <_printf_float+0x3b6>
 800e736:	07db      	lsls	r3, r3, #31
 800e738:	d536      	bpl.n	800e7a8 <_printf_float+0x424>
 800e73a:	2301      	movs	r3, #1
 800e73c:	4642      	mov	r2, r8
 800e73e:	4631      	mov	r1, r6
 800e740:	4628      	mov	r0, r5
 800e742:	47b8      	blx	r7
 800e744:	3001      	adds	r0, #1
 800e746:	f43f ae78 	beq.w	800e43a <_printf_float+0xb6>
 800e74a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e74e:	4631      	mov	r1, r6
 800e750:	4628      	mov	r0, r5
 800e752:	47b8      	blx	r7
 800e754:	3001      	adds	r0, #1
 800e756:	f43f ae70 	beq.w	800e43a <_printf_float+0xb6>
 800e75a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800e75e:	2200      	movs	r2, #0
 800e760:	2300      	movs	r3, #0
 800e762:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e766:	f7f2 f9d7 	bl	8000b18 <__aeabi_dcmpeq>
 800e76a:	b9c0      	cbnz	r0, 800e79e <_printf_float+0x41a>
 800e76c:	4653      	mov	r3, sl
 800e76e:	f108 0201 	add.w	r2, r8, #1
 800e772:	4631      	mov	r1, r6
 800e774:	4628      	mov	r0, r5
 800e776:	47b8      	blx	r7
 800e778:	3001      	adds	r0, #1
 800e77a:	d10c      	bne.n	800e796 <_printf_float+0x412>
 800e77c:	e65d      	b.n	800e43a <_printf_float+0xb6>
 800e77e:	2301      	movs	r3, #1
 800e780:	465a      	mov	r2, fp
 800e782:	4631      	mov	r1, r6
 800e784:	4628      	mov	r0, r5
 800e786:	47b8      	blx	r7
 800e788:	3001      	adds	r0, #1
 800e78a:	f43f ae56 	beq.w	800e43a <_printf_float+0xb6>
 800e78e:	f108 0801 	add.w	r8, r8, #1
 800e792:	45d0      	cmp	r8, sl
 800e794:	dbf3      	blt.n	800e77e <_printf_float+0x3fa>
 800e796:	464b      	mov	r3, r9
 800e798:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800e79c:	e6df      	b.n	800e55e <_printf_float+0x1da>
 800e79e:	f04f 0800 	mov.w	r8, #0
 800e7a2:	f104 0b1a 	add.w	fp, r4, #26
 800e7a6:	e7f4      	b.n	800e792 <_printf_float+0x40e>
 800e7a8:	2301      	movs	r3, #1
 800e7aa:	4642      	mov	r2, r8
 800e7ac:	e7e1      	b.n	800e772 <_printf_float+0x3ee>
 800e7ae:	2301      	movs	r3, #1
 800e7b0:	464a      	mov	r2, r9
 800e7b2:	4631      	mov	r1, r6
 800e7b4:	4628      	mov	r0, r5
 800e7b6:	47b8      	blx	r7
 800e7b8:	3001      	adds	r0, #1
 800e7ba:	f43f ae3e 	beq.w	800e43a <_printf_float+0xb6>
 800e7be:	f108 0801 	add.w	r8, r8, #1
 800e7c2:	68e3      	ldr	r3, [r4, #12]
 800e7c4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e7c6:	1a5b      	subs	r3, r3, r1
 800e7c8:	4543      	cmp	r3, r8
 800e7ca:	dcf0      	bgt.n	800e7ae <_printf_float+0x42a>
 800e7cc:	e6fc      	b.n	800e5c8 <_printf_float+0x244>
 800e7ce:	f04f 0800 	mov.w	r8, #0
 800e7d2:	f104 0919 	add.w	r9, r4, #25
 800e7d6:	e7f4      	b.n	800e7c2 <_printf_float+0x43e>

0800e7d8 <_printf_common>:
 800e7d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e7dc:	4616      	mov	r6, r2
 800e7de:	4698      	mov	r8, r3
 800e7e0:	688a      	ldr	r2, [r1, #8]
 800e7e2:	690b      	ldr	r3, [r1, #16]
 800e7e4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e7e8:	4293      	cmp	r3, r2
 800e7ea:	bfb8      	it	lt
 800e7ec:	4613      	movlt	r3, r2
 800e7ee:	6033      	str	r3, [r6, #0]
 800e7f0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e7f4:	4607      	mov	r7, r0
 800e7f6:	460c      	mov	r4, r1
 800e7f8:	b10a      	cbz	r2, 800e7fe <_printf_common+0x26>
 800e7fa:	3301      	adds	r3, #1
 800e7fc:	6033      	str	r3, [r6, #0]
 800e7fe:	6823      	ldr	r3, [r4, #0]
 800e800:	0699      	lsls	r1, r3, #26
 800e802:	bf42      	ittt	mi
 800e804:	6833      	ldrmi	r3, [r6, #0]
 800e806:	3302      	addmi	r3, #2
 800e808:	6033      	strmi	r3, [r6, #0]
 800e80a:	6825      	ldr	r5, [r4, #0]
 800e80c:	f015 0506 	ands.w	r5, r5, #6
 800e810:	d106      	bne.n	800e820 <_printf_common+0x48>
 800e812:	f104 0a19 	add.w	sl, r4, #25
 800e816:	68e3      	ldr	r3, [r4, #12]
 800e818:	6832      	ldr	r2, [r6, #0]
 800e81a:	1a9b      	subs	r3, r3, r2
 800e81c:	42ab      	cmp	r3, r5
 800e81e:	dc26      	bgt.n	800e86e <_printf_common+0x96>
 800e820:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e824:	6822      	ldr	r2, [r4, #0]
 800e826:	3b00      	subs	r3, #0
 800e828:	bf18      	it	ne
 800e82a:	2301      	movne	r3, #1
 800e82c:	0692      	lsls	r2, r2, #26
 800e82e:	d42b      	bmi.n	800e888 <_printf_common+0xb0>
 800e830:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e834:	4641      	mov	r1, r8
 800e836:	4638      	mov	r0, r7
 800e838:	47c8      	blx	r9
 800e83a:	3001      	adds	r0, #1
 800e83c:	d01e      	beq.n	800e87c <_printf_common+0xa4>
 800e83e:	6823      	ldr	r3, [r4, #0]
 800e840:	6922      	ldr	r2, [r4, #16]
 800e842:	f003 0306 	and.w	r3, r3, #6
 800e846:	2b04      	cmp	r3, #4
 800e848:	bf02      	ittt	eq
 800e84a:	68e5      	ldreq	r5, [r4, #12]
 800e84c:	6833      	ldreq	r3, [r6, #0]
 800e84e:	1aed      	subeq	r5, r5, r3
 800e850:	68a3      	ldr	r3, [r4, #8]
 800e852:	bf0c      	ite	eq
 800e854:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e858:	2500      	movne	r5, #0
 800e85a:	4293      	cmp	r3, r2
 800e85c:	bfc4      	itt	gt
 800e85e:	1a9b      	subgt	r3, r3, r2
 800e860:	18ed      	addgt	r5, r5, r3
 800e862:	2600      	movs	r6, #0
 800e864:	341a      	adds	r4, #26
 800e866:	42b5      	cmp	r5, r6
 800e868:	d11a      	bne.n	800e8a0 <_printf_common+0xc8>
 800e86a:	2000      	movs	r0, #0
 800e86c:	e008      	b.n	800e880 <_printf_common+0xa8>
 800e86e:	2301      	movs	r3, #1
 800e870:	4652      	mov	r2, sl
 800e872:	4641      	mov	r1, r8
 800e874:	4638      	mov	r0, r7
 800e876:	47c8      	blx	r9
 800e878:	3001      	adds	r0, #1
 800e87a:	d103      	bne.n	800e884 <_printf_common+0xac>
 800e87c:	f04f 30ff 	mov.w	r0, #4294967295
 800e880:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e884:	3501      	adds	r5, #1
 800e886:	e7c6      	b.n	800e816 <_printf_common+0x3e>
 800e888:	18e1      	adds	r1, r4, r3
 800e88a:	1c5a      	adds	r2, r3, #1
 800e88c:	2030      	movs	r0, #48	@ 0x30
 800e88e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e892:	4422      	add	r2, r4
 800e894:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e898:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e89c:	3302      	adds	r3, #2
 800e89e:	e7c7      	b.n	800e830 <_printf_common+0x58>
 800e8a0:	2301      	movs	r3, #1
 800e8a2:	4622      	mov	r2, r4
 800e8a4:	4641      	mov	r1, r8
 800e8a6:	4638      	mov	r0, r7
 800e8a8:	47c8      	blx	r9
 800e8aa:	3001      	adds	r0, #1
 800e8ac:	d0e6      	beq.n	800e87c <_printf_common+0xa4>
 800e8ae:	3601      	adds	r6, #1
 800e8b0:	e7d9      	b.n	800e866 <_printf_common+0x8e>
	...

0800e8b4 <_printf_i>:
 800e8b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e8b8:	7e0f      	ldrb	r7, [r1, #24]
 800e8ba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e8bc:	2f78      	cmp	r7, #120	@ 0x78
 800e8be:	4691      	mov	r9, r2
 800e8c0:	4680      	mov	r8, r0
 800e8c2:	460c      	mov	r4, r1
 800e8c4:	469a      	mov	sl, r3
 800e8c6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e8ca:	d807      	bhi.n	800e8dc <_printf_i+0x28>
 800e8cc:	2f62      	cmp	r7, #98	@ 0x62
 800e8ce:	d80a      	bhi.n	800e8e6 <_printf_i+0x32>
 800e8d0:	2f00      	cmp	r7, #0
 800e8d2:	f000 80d2 	beq.w	800ea7a <_printf_i+0x1c6>
 800e8d6:	2f58      	cmp	r7, #88	@ 0x58
 800e8d8:	f000 80b9 	beq.w	800ea4e <_printf_i+0x19a>
 800e8dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e8e0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e8e4:	e03a      	b.n	800e95c <_printf_i+0xa8>
 800e8e6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e8ea:	2b15      	cmp	r3, #21
 800e8ec:	d8f6      	bhi.n	800e8dc <_printf_i+0x28>
 800e8ee:	a101      	add	r1, pc, #4	@ (adr r1, 800e8f4 <_printf_i+0x40>)
 800e8f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e8f4:	0800e94d 	.word	0x0800e94d
 800e8f8:	0800e961 	.word	0x0800e961
 800e8fc:	0800e8dd 	.word	0x0800e8dd
 800e900:	0800e8dd 	.word	0x0800e8dd
 800e904:	0800e8dd 	.word	0x0800e8dd
 800e908:	0800e8dd 	.word	0x0800e8dd
 800e90c:	0800e961 	.word	0x0800e961
 800e910:	0800e8dd 	.word	0x0800e8dd
 800e914:	0800e8dd 	.word	0x0800e8dd
 800e918:	0800e8dd 	.word	0x0800e8dd
 800e91c:	0800e8dd 	.word	0x0800e8dd
 800e920:	0800ea61 	.word	0x0800ea61
 800e924:	0800e98b 	.word	0x0800e98b
 800e928:	0800ea1b 	.word	0x0800ea1b
 800e92c:	0800e8dd 	.word	0x0800e8dd
 800e930:	0800e8dd 	.word	0x0800e8dd
 800e934:	0800ea83 	.word	0x0800ea83
 800e938:	0800e8dd 	.word	0x0800e8dd
 800e93c:	0800e98b 	.word	0x0800e98b
 800e940:	0800e8dd 	.word	0x0800e8dd
 800e944:	0800e8dd 	.word	0x0800e8dd
 800e948:	0800ea23 	.word	0x0800ea23
 800e94c:	6833      	ldr	r3, [r6, #0]
 800e94e:	1d1a      	adds	r2, r3, #4
 800e950:	681b      	ldr	r3, [r3, #0]
 800e952:	6032      	str	r2, [r6, #0]
 800e954:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e958:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e95c:	2301      	movs	r3, #1
 800e95e:	e09d      	b.n	800ea9c <_printf_i+0x1e8>
 800e960:	6833      	ldr	r3, [r6, #0]
 800e962:	6820      	ldr	r0, [r4, #0]
 800e964:	1d19      	adds	r1, r3, #4
 800e966:	6031      	str	r1, [r6, #0]
 800e968:	0606      	lsls	r6, r0, #24
 800e96a:	d501      	bpl.n	800e970 <_printf_i+0xbc>
 800e96c:	681d      	ldr	r5, [r3, #0]
 800e96e:	e003      	b.n	800e978 <_printf_i+0xc4>
 800e970:	0645      	lsls	r5, r0, #25
 800e972:	d5fb      	bpl.n	800e96c <_printf_i+0xb8>
 800e974:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e978:	2d00      	cmp	r5, #0
 800e97a:	da03      	bge.n	800e984 <_printf_i+0xd0>
 800e97c:	232d      	movs	r3, #45	@ 0x2d
 800e97e:	426d      	negs	r5, r5
 800e980:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e984:	4859      	ldr	r0, [pc, #356]	@ (800eaec <_printf_i+0x238>)
 800e986:	230a      	movs	r3, #10
 800e988:	e011      	b.n	800e9ae <_printf_i+0xfa>
 800e98a:	6821      	ldr	r1, [r4, #0]
 800e98c:	6833      	ldr	r3, [r6, #0]
 800e98e:	0608      	lsls	r0, r1, #24
 800e990:	f853 5b04 	ldr.w	r5, [r3], #4
 800e994:	d402      	bmi.n	800e99c <_printf_i+0xe8>
 800e996:	0649      	lsls	r1, r1, #25
 800e998:	bf48      	it	mi
 800e99a:	b2ad      	uxthmi	r5, r5
 800e99c:	2f6f      	cmp	r7, #111	@ 0x6f
 800e99e:	4853      	ldr	r0, [pc, #332]	@ (800eaec <_printf_i+0x238>)
 800e9a0:	6033      	str	r3, [r6, #0]
 800e9a2:	bf14      	ite	ne
 800e9a4:	230a      	movne	r3, #10
 800e9a6:	2308      	moveq	r3, #8
 800e9a8:	2100      	movs	r1, #0
 800e9aa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e9ae:	6866      	ldr	r6, [r4, #4]
 800e9b0:	60a6      	str	r6, [r4, #8]
 800e9b2:	2e00      	cmp	r6, #0
 800e9b4:	bfa2      	ittt	ge
 800e9b6:	6821      	ldrge	r1, [r4, #0]
 800e9b8:	f021 0104 	bicge.w	r1, r1, #4
 800e9bc:	6021      	strge	r1, [r4, #0]
 800e9be:	b90d      	cbnz	r5, 800e9c4 <_printf_i+0x110>
 800e9c0:	2e00      	cmp	r6, #0
 800e9c2:	d04b      	beq.n	800ea5c <_printf_i+0x1a8>
 800e9c4:	4616      	mov	r6, r2
 800e9c6:	fbb5 f1f3 	udiv	r1, r5, r3
 800e9ca:	fb03 5711 	mls	r7, r3, r1, r5
 800e9ce:	5dc7      	ldrb	r7, [r0, r7]
 800e9d0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e9d4:	462f      	mov	r7, r5
 800e9d6:	42bb      	cmp	r3, r7
 800e9d8:	460d      	mov	r5, r1
 800e9da:	d9f4      	bls.n	800e9c6 <_printf_i+0x112>
 800e9dc:	2b08      	cmp	r3, #8
 800e9de:	d10b      	bne.n	800e9f8 <_printf_i+0x144>
 800e9e0:	6823      	ldr	r3, [r4, #0]
 800e9e2:	07df      	lsls	r7, r3, #31
 800e9e4:	d508      	bpl.n	800e9f8 <_printf_i+0x144>
 800e9e6:	6923      	ldr	r3, [r4, #16]
 800e9e8:	6861      	ldr	r1, [r4, #4]
 800e9ea:	4299      	cmp	r1, r3
 800e9ec:	bfde      	ittt	le
 800e9ee:	2330      	movle	r3, #48	@ 0x30
 800e9f0:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e9f4:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e9f8:	1b92      	subs	r2, r2, r6
 800e9fa:	6122      	str	r2, [r4, #16]
 800e9fc:	f8cd a000 	str.w	sl, [sp]
 800ea00:	464b      	mov	r3, r9
 800ea02:	aa03      	add	r2, sp, #12
 800ea04:	4621      	mov	r1, r4
 800ea06:	4640      	mov	r0, r8
 800ea08:	f7ff fee6 	bl	800e7d8 <_printf_common>
 800ea0c:	3001      	adds	r0, #1
 800ea0e:	d14a      	bne.n	800eaa6 <_printf_i+0x1f2>
 800ea10:	f04f 30ff 	mov.w	r0, #4294967295
 800ea14:	b004      	add	sp, #16
 800ea16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ea1a:	6823      	ldr	r3, [r4, #0]
 800ea1c:	f043 0320 	orr.w	r3, r3, #32
 800ea20:	6023      	str	r3, [r4, #0]
 800ea22:	4833      	ldr	r0, [pc, #204]	@ (800eaf0 <_printf_i+0x23c>)
 800ea24:	2778      	movs	r7, #120	@ 0x78
 800ea26:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ea2a:	6823      	ldr	r3, [r4, #0]
 800ea2c:	6831      	ldr	r1, [r6, #0]
 800ea2e:	061f      	lsls	r7, r3, #24
 800ea30:	f851 5b04 	ldr.w	r5, [r1], #4
 800ea34:	d402      	bmi.n	800ea3c <_printf_i+0x188>
 800ea36:	065f      	lsls	r7, r3, #25
 800ea38:	bf48      	it	mi
 800ea3a:	b2ad      	uxthmi	r5, r5
 800ea3c:	6031      	str	r1, [r6, #0]
 800ea3e:	07d9      	lsls	r1, r3, #31
 800ea40:	bf44      	itt	mi
 800ea42:	f043 0320 	orrmi.w	r3, r3, #32
 800ea46:	6023      	strmi	r3, [r4, #0]
 800ea48:	b11d      	cbz	r5, 800ea52 <_printf_i+0x19e>
 800ea4a:	2310      	movs	r3, #16
 800ea4c:	e7ac      	b.n	800e9a8 <_printf_i+0xf4>
 800ea4e:	4827      	ldr	r0, [pc, #156]	@ (800eaec <_printf_i+0x238>)
 800ea50:	e7e9      	b.n	800ea26 <_printf_i+0x172>
 800ea52:	6823      	ldr	r3, [r4, #0]
 800ea54:	f023 0320 	bic.w	r3, r3, #32
 800ea58:	6023      	str	r3, [r4, #0]
 800ea5a:	e7f6      	b.n	800ea4a <_printf_i+0x196>
 800ea5c:	4616      	mov	r6, r2
 800ea5e:	e7bd      	b.n	800e9dc <_printf_i+0x128>
 800ea60:	6833      	ldr	r3, [r6, #0]
 800ea62:	6825      	ldr	r5, [r4, #0]
 800ea64:	6961      	ldr	r1, [r4, #20]
 800ea66:	1d18      	adds	r0, r3, #4
 800ea68:	6030      	str	r0, [r6, #0]
 800ea6a:	062e      	lsls	r6, r5, #24
 800ea6c:	681b      	ldr	r3, [r3, #0]
 800ea6e:	d501      	bpl.n	800ea74 <_printf_i+0x1c0>
 800ea70:	6019      	str	r1, [r3, #0]
 800ea72:	e002      	b.n	800ea7a <_printf_i+0x1c6>
 800ea74:	0668      	lsls	r0, r5, #25
 800ea76:	d5fb      	bpl.n	800ea70 <_printf_i+0x1bc>
 800ea78:	8019      	strh	r1, [r3, #0]
 800ea7a:	2300      	movs	r3, #0
 800ea7c:	6123      	str	r3, [r4, #16]
 800ea7e:	4616      	mov	r6, r2
 800ea80:	e7bc      	b.n	800e9fc <_printf_i+0x148>
 800ea82:	6833      	ldr	r3, [r6, #0]
 800ea84:	1d1a      	adds	r2, r3, #4
 800ea86:	6032      	str	r2, [r6, #0]
 800ea88:	681e      	ldr	r6, [r3, #0]
 800ea8a:	6862      	ldr	r2, [r4, #4]
 800ea8c:	2100      	movs	r1, #0
 800ea8e:	4630      	mov	r0, r6
 800ea90:	f7f1 fbc6 	bl	8000220 <memchr>
 800ea94:	b108      	cbz	r0, 800ea9a <_printf_i+0x1e6>
 800ea96:	1b80      	subs	r0, r0, r6
 800ea98:	6060      	str	r0, [r4, #4]
 800ea9a:	6863      	ldr	r3, [r4, #4]
 800ea9c:	6123      	str	r3, [r4, #16]
 800ea9e:	2300      	movs	r3, #0
 800eaa0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800eaa4:	e7aa      	b.n	800e9fc <_printf_i+0x148>
 800eaa6:	6923      	ldr	r3, [r4, #16]
 800eaa8:	4632      	mov	r2, r6
 800eaaa:	4649      	mov	r1, r9
 800eaac:	4640      	mov	r0, r8
 800eaae:	47d0      	blx	sl
 800eab0:	3001      	adds	r0, #1
 800eab2:	d0ad      	beq.n	800ea10 <_printf_i+0x15c>
 800eab4:	6823      	ldr	r3, [r4, #0]
 800eab6:	079b      	lsls	r3, r3, #30
 800eab8:	d413      	bmi.n	800eae2 <_printf_i+0x22e>
 800eaba:	68e0      	ldr	r0, [r4, #12]
 800eabc:	9b03      	ldr	r3, [sp, #12]
 800eabe:	4298      	cmp	r0, r3
 800eac0:	bfb8      	it	lt
 800eac2:	4618      	movlt	r0, r3
 800eac4:	e7a6      	b.n	800ea14 <_printf_i+0x160>
 800eac6:	2301      	movs	r3, #1
 800eac8:	4632      	mov	r2, r6
 800eaca:	4649      	mov	r1, r9
 800eacc:	4640      	mov	r0, r8
 800eace:	47d0      	blx	sl
 800ead0:	3001      	adds	r0, #1
 800ead2:	d09d      	beq.n	800ea10 <_printf_i+0x15c>
 800ead4:	3501      	adds	r5, #1
 800ead6:	68e3      	ldr	r3, [r4, #12]
 800ead8:	9903      	ldr	r1, [sp, #12]
 800eada:	1a5b      	subs	r3, r3, r1
 800eadc:	42ab      	cmp	r3, r5
 800eade:	dcf2      	bgt.n	800eac6 <_printf_i+0x212>
 800eae0:	e7eb      	b.n	800eaba <_printf_i+0x206>
 800eae2:	2500      	movs	r5, #0
 800eae4:	f104 0619 	add.w	r6, r4, #25
 800eae8:	e7f5      	b.n	800ead6 <_printf_i+0x222>
 800eaea:	bf00      	nop
 800eaec:	08012d1a 	.word	0x08012d1a
 800eaf0:	08012d2b 	.word	0x08012d2b

0800eaf4 <_scanf_float>:
 800eaf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eaf8:	b087      	sub	sp, #28
 800eafa:	4617      	mov	r7, r2
 800eafc:	9303      	str	r3, [sp, #12]
 800eafe:	688b      	ldr	r3, [r1, #8]
 800eb00:	1e5a      	subs	r2, r3, #1
 800eb02:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800eb06:	bf81      	itttt	hi
 800eb08:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800eb0c:	eb03 0b05 	addhi.w	fp, r3, r5
 800eb10:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800eb14:	608b      	strhi	r3, [r1, #8]
 800eb16:	680b      	ldr	r3, [r1, #0]
 800eb18:	460a      	mov	r2, r1
 800eb1a:	f04f 0500 	mov.w	r5, #0
 800eb1e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800eb22:	f842 3b1c 	str.w	r3, [r2], #28
 800eb26:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800eb2a:	4680      	mov	r8, r0
 800eb2c:	460c      	mov	r4, r1
 800eb2e:	bf98      	it	ls
 800eb30:	f04f 0b00 	movls.w	fp, #0
 800eb34:	9201      	str	r2, [sp, #4]
 800eb36:	4616      	mov	r6, r2
 800eb38:	46aa      	mov	sl, r5
 800eb3a:	46a9      	mov	r9, r5
 800eb3c:	9502      	str	r5, [sp, #8]
 800eb3e:	68a2      	ldr	r2, [r4, #8]
 800eb40:	b152      	cbz	r2, 800eb58 <_scanf_float+0x64>
 800eb42:	683b      	ldr	r3, [r7, #0]
 800eb44:	781b      	ldrb	r3, [r3, #0]
 800eb46:	2b4e      	cmp	r3, #78	@ 0x4e
 800eb48:	d864      	bhi.n	800ec14 <_scanf_float+0x120>
 800eb4a:	2b40      	cmp	r3, #64	@ 0x40
 800eb4c:	d83c      	bhi.n	800ebc8 <_scanf_float+0xd4>
 800eb4e:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800eb52:	b2c8      	uxtb	r0, r1
 800eb54:	280e      	cmp	r0, #14
 800eb56:	d93a      	bls.n	800ebce <_scanf_float+0xda>
 800eb58:	f1b9 0f00 	cmp.w	r9, #0
 800eb5c:	d003      	beq.n	800eb66 <_scanf_float+0x72>
 800eb5e:	6823      	ldr	r3, [r4, #0]
 800eb60:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800eb64:	6023      	str	r3, [r4, #0]
 800eb66:	f10a 3aff 	add.w	sl, sl, #4294967295
 800eb6a:	f1ba 0f01 	cmp.w	sl, #1
 800eb6e:	f200 8117 	bhi.w	800eda0 <_scanf_float+0x2ac>
 800eb72:	9b01      	ldr	r3, [sp, #4]
 800eb74:	429e      	cmp	r6, r3
 800eb76:	f200 8108 	bhi.w	800ed8a <_scanf_float+0x296>
 800eb7a:	2001      	movs	r0, #1
 800eb7c:	b007      	add	sp, #28
 800eb7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb82:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800eb86:	2a0d      	cmp	r2, #13
 800eb88:	d8e6      	bhi.n	800eb58 <_scanf_float+0x64>
 800eb8a:	a101      	add	r1, pc, #4	@ (adr r1, 800eb90 <_scanf_float+0x9c>)
 800eb8c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800eb90:	0800ecd7 	.word	0x0800ecd7
 800eb94:	0800eb59 	.word	0x0800eb59
 800eb98:	0800eb59 	.word	0x0800eb59
 800eb9c:	0800eb59 	.word	0x0800eb59
 800eba0:	0800ed37 	.word	0x0800ed37
 800eba4:	0800ed0f 	.word	0x0800ed0f
 800eba8:	0800eb59 	.word	0x0800eb59
 800ebac:	0800eb59 	.word	0x0800eb59
 800ebb0:	0800ece5 	.word	0x0800ece5
 800ebb4:	0800eb59 	.word	0x0800eb59
 800ebb8:	0800eb59 	.word	0x0800eb59
 800ebbc:	0800eb59 	.word	0x0800eb59
 800ebc0:	0800eb59 	.word	0x0800eb59
 800ebc4:	0800ec9d 	.word	0x0800ec9d
 800ebc8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800ebcc:	e7db      	b.n	800eb86 <_scanf_float+0x92>
 800ebce:	290e      	cmp	r1, #14
 800ebd0:	d8c2      	bhi.n	800eb58 <_scanf_float+0x64>
 800ebd2:	a001      	add	r0, pc, #4	@ (adr r0, 800ebd8 <_scanf_float+0xe4>)
 800ebd4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800ebd8:	0800ec8d 	.word	0x0800ec8d
 800ebdc:	0800eb59 	.word	0x0800eb59
 800ebe0:	0800ec8d 	.word	0x0800ec8d
 800ebe4:	0800ed23 	.word	0x0800ed23
 800ebe8:	0800eb59 	.word	0x0800eb59
 800ebec:	0800ec35 	.word	0x0800ec35
 800ebf0:	0800ec73 	.word	0x0800ec73
 800ebf4:	0800ec73 	.word	0x0800ec73
 800ebf8:	0800ec73 	.word	0x0800ec73
 800ebfc:	0800ec73 	.word	0x0800ec73
 800ec00:	0800ec73 	.word	0x0800ec73
 800ec04:	0800ec73 	.word	0x0800ec73
 800ec08:	0800ec73 	.word	0x0800ec73
 800ec0c:	0800ec73 	.word	0x0800ec73
 800ec10:	0800ec73 	.word	0x0800ec73
 800ec14:	2b6e      	cmp	r3, #110	@ 0x6e
 800ec16:	d809      	bhi.n	800ec2c <_scanf_float+0x138>
 800ec18:	2b60      	cmp	r3, #96	@ 0x60
 800ec1a:	d8b2      	bhi.n	800eb82 <_scanf_float+0x8e>
 800ec1c:	2b54      	cmp	r3, #84	@ 0x54
 800ec1e:	d07b      	beq.n	800ed18 <_scanf_float+0x224>
 800ec20:	2b59      	cmp	r3, #89	@ 0x59
 800ec22:	d199      	bne.n	800eb58 <_scanf_float+0x64>
 800ec24:	2d07      	cmp	r5, #7
 800ec26:	d197      	bne.n	800eb58 <_scanf_float+0x64>
 800ec28:	2508      	movs	r5, #8
 800ec2a:	e02c      	b.n	800ec86 <_scanf_float+0x192>
 800ec2c:	2b74      	cmp	r3, #116	@ 0x74
 800ec2e:	d073      	beq.n	800ed18 <_scanf_float+0x224>
 800ec30:	2b79      	cmp	r3, #121	@ 0x79
 800ec32:	e7f6      	b.n	800ec22 <_scanf_float+0x12e>
 800ec34:	6821      	ldr	r1, [r4, #0]
 800ec36:	05c8      	lsls	r0, r1, #23
 800ec38:	d51b      	bpl.n	800ec72 <_scanf_float+0x17e>
 800ec3a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800ec3e:	6021      	str	r1, [r4, #0]
 800ec40:	f109 0901 	add.w	r9, r9, #1
 800ec44:	f1bb 0f00 	cmp.w	fp, #0
 800ec48:	d003      	beq.n	800ec52 <_scanf_float+0x15e>
 800ec4a:	3201      	adds	r2, #1
 800ec4c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ec50:	60a2      	str	r2, [r4, #8]
 800ec52:	68a3      	ldr	r3, [r4, #8]
 800ec54:	3b01      	subs	r3, #1
 800ec56:	60a3      	str	r3, [r4, #8]
 800ec58:	6923      	ldr	r3, [r4, #16]
 800ec5a:	3301      	adds	r3, #1
 800ec5c:	6123      	str	r3, [r4, #16]
 800ec5e:	687b      	ldr	r3, [r7, #4]
 800ec60:	3b01      	subs	r3, #1
 800ec62:	2b00      	cmp	r3, #0
 800ec64:	607b      	str	r3, [r7, #4]
 800ec66:	f340 8087 	ble.w	800ed78 <_scanf_float+0x284>
 800ec6a:	683b      	ldr	r3, [r7, #0]
 800ec6c:	3301      	adds	r3, #1
 800ec6e:	603b      	str	r3, [r7, #0]
 800ec70:	e765      	b.n	800eb3e <_scanf_float+0x4a>
 800ec72:	eb1a 0105 	adds.w	r1, sl, r5
 800ec76:	f47f af6f 	bne.w	800eb58 <_scanf_float+0x64>
 800ec7a:	6822      	ldr	r2, [r4, #0]
 800ec7c:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800ec80:	6022      	str	r2, [r4, #0]
 800ec82:	460d      	mov	r5, r1
 800ec84:	468a      	mov	sl, r1
 800ec86:	f806 3b01 	strb.w	r3, [r6], #1
 800ec8a:	e7e2      	b.n	800ec52 <_scanf_float+0x15e>
 800ec8c:	6822      	ldr	r2, [r4, #0]
 800ec8e:	0610      	lsls	r0, r2, #24
 800ec90:	f57f af62 	bpl.w	800eb58 <_scanf_float+0x64>
 800ec94:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800ec98:	6022      	str	r2, [r4, #0]
 800ec9a:	e7f4      	b.n	800ec86 <_scanf_float+0x192>
 800ec9c:	f1ba 0f00 	cmp.w	sl, #0
 800eca0:	d10e      	bne.n	800ecc0 <_scanf_float+0x1cc>
 800eca2:	f1b9 0f00 	cmp.w	r9, #0
 800eca6:	d10e      	bne.n	800ecc6 <_scanf_float+0x1d2>
 800eca8:	6822      	ldr	r2, [r4, #0]
 800ecaa:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800ecae:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800ecb2:	d108      	bne.n	800ecc6 <_scanf_float+0x1d2>
 800ecb4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ecb8:	6022      	str	r2, [r4, #0]
 800ecba:	f04f 0a01 	mov.w	sl, #1
 800ecbe:	e7e2      	b.n	800ec86 <_scanf_float+0x192>
 800ecc0:	f1ba 0f02 	cmp.w	sl, #2
 800ecc4:	d055      	beq.n	800ed72 <_scanf_float+0x27e>
 800ecc6:	2d01      	cmp	r5, #1
 800ecc8:	d002      	beq.n	800ecd0 <_scanf_float+0x1dc>
 800ecca:	2d04      	cmp	r5, #4
 800eccc:	f47f af44 	bne.w	800eb58 <_scanf_float+0x64>
 800ecd0:	3501      	adds	r5, #1
 800ecd2:	b2ed      	uxtb	r5, r5
 800ecd4:	e7d7      	b.n	800ec86 <_scanf_float+0x192>
 800ecd6:	f1ba 0f01 	cmp.w	sl, #1
 800ecda:	f47f af3d 	bne.w	800eb58 <_scanf_float+0x64>
 800ecde:	f04f 0a02 	mov.w	sl, #2
 800ece2:	e7d0      	b.n	800ec86 <_scanf_float+0x192>
 800ece4:	b97d      	cbnz	r5, 800ed06 <_scanf_float+0x212>
 800ece6:	f1b9 0f00 	cmp.w	r9, #0
 800ecea:	f47f af38 	bne.w	800eb5e <_scanf_float+0x6a>
 800ecee:	6822      	ldr	r2, [r4, #0]
 800ecf0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800ecf4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800ecf8:	f040 8108 	bne.w	800ef0c <_scanf_float+0x418>
 800ecfc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ed00:	6022      	str	r2, [r4, #0]
 800ed02:	2501      	movs	r5, #1
 800ed04:	e7bf      	b.n	800ec86 <_scanf_float+0x192>
 800ed06:	2d03      	cmp	r5, #3
 800ed08:	d0e2      	beq.n	800ecd0 <_scanf_float+0x1dc>
 800ed0a:	2d05      	cmp	r5, #5
 800ed0c:	e7de      	b.n	800eccc <_scanf_float+0x1d8>
 800ed0e:	2d02      	cmp	r5, #2
 800ed10:	f47f af22 	bne.w	800eb58 <_scanf_float+0x64>
 800ed14:	2503      	movs	r5, #3
 800ed16:	e7b6      	b.n	800ec86 <_scanf_float+0x192>
 800ed18:	2d06      	cmp	r5, #6
 800ed1a:	f47f af1d 	bne.w	800eb58 <_scanf_float+0x64>
 800ed1e:	2507      	movs	r5, #7
 800ed20:	e7b1      	b.n	800ec86 <_scanf_float+0x192>
 800ed22:	6822      	ldr	r2, [r4, #0]
 800ed24:	0591      	lsls	r1, r2, #22
 800ed26:	f57f af17 	bpl.w	800eb58 <_scanf_float+0x64>
 800ed2a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800ed2e:	6022      	str	r2, [r4, #0]
 800ed30:	f8cd 9008 	str.w	r9, [sp, #8]
 800ed34:	e7a7      	b.n	800ec86 <_scanf_float+0x192>
 800ed36:	6822      	ldr	r2, [r4, #0]
 800ed38:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800ed3c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800ed40:	d006      	beq.n	800ed50 <_scanf_float+0x25c>
 800ed42:	0550      	lsls	r0, r2, #21
 800ed44:	f57f af08 	bpl.w	800eb58 <_scanf_float+0x64>
 800ed48:	f1b9 0f00 	cmp.w	r9, #0
 800ed4c:	f000 80de 	beq.w	800ef0c <_scanf_float+0x418>
 800ed50:	0591      	lsls	r1, r2, #22
 800ed52:	bf58      	it	pl
 800ed54:	9902      	ldrpl	r1, [sp, #8]
 800ed56:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ed5a:	bf58      	it	pl
 800ed5c:	eba9 0101 	subpl.w	r1, r9, r1
 800ed60:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800ed64:	bf58      	it	pl
 800ed66:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800ed6a:	6022      	str	r2, [r4, #0]
 800ed6c:	f04f 0900 	mov.w	r9, #0
 800ed70:	e789      	b.n	800ec86 <_scanf_float+0x192>
 800ed72:	f04f 0a03 	mov.w	sl, #3
 800ed76:	e786      	b.n	800ec86 <_scanf_float+0x192>
 800ed78:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800ed7c:	4639      	mov	r1, r7
 800ed7e:	4640      	mov	r0, r8
 800ed80:	4798      	blx	r3
 800ed82:	2800      	cmp	r0, #0
 800ed84:	f43f aedb 	beq.w	800eb3e <_scanf_float+0x4a>
 800ed88:	e6e6      	b.n	800eb58 <_scanf_float+0x64>
 800ed8a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ed8e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ed92:	463a      	mov	r2, r7
 800ed94:	4640      	mov	r0, r8
 800ed96:	4798      	blx	r3
 800ed98:	6923      	ldr	r3, [r4, #16]
 800ed9a:	3b01      	subs	r3, #1
 800ed9c:	6123      	str	r3, [r4, #16]
 800ed9e:	e6e8      	b.n	800eb72 <_scanf_float+0x7e>
 800eda0:	1e6b      	subs	r3, r5, #1
 800eda2:	2b06      	cmp	r3, #6
 800eda4:	d824      	bhi.n	800edf0 <_scanf_float+0x2fc>
 800eda6:	2d02      	cmp	r5, #2
 800eda8:	d836      	bhi.n	800ee18 <_scanf_float+0x324>
 800edaa:	9b01      	ldr	r3, [sp, #4]
 800edac:	429e      	cmp	r6, r3
 800edae:	f67f aee4 	bls.w	800eb7a <_scanf_float+0x86>
 800edb2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800edb6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800edba:	463a      	mov	r2, r7
 800edbc:	4640      	mov	r0, r8
 800edbe:	4798      	blx	r3
 800edc0:	6923      	ldr	r3, [r4, #16]
 800edc2:	3b01      	subs	r3, #1
 800edc4:	6123      	str	r3, [r4, #16]
 800edc6:	e7f0      	b.n	800edaa <_scanf_float+0x2b6>
 800edc8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800edcc:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800edd0:	463a      	mov	r2, r7
 800edd2:	4640      	mov	r0, r8
 800edd4:	4798      	blx	r3
 800edd6:	6923      	ldr	r3, [r4, #16]
 800edd8:	3b01      	subs	r3, #1
 800edda:	6123      	str	r3, [r4, #16]
 800eddc:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ede0:	fa5f fa8a 	uxtb.w	sl, sl
 800ede4:	f1ba 0f02 	cmp.w	sl, #2
 800ede8:	d1ee      	bne.n	800edc8 <_scanf_float+0x2d4>
 800edea:	3d03      	subs	r5, #3
 800edec:	b2ed      	uxtb	r5, r5
 800edee:	1b76      	subs	r6, r6, r5
 800edf0:	6823      	ldr	r3, [r4, #0]
 800edf2:	05da      	lsls	r2, r3, #23
 800edf4:	d530      	bpl.n	800ee58 <_scanf_float+0x364>
 800edf6:	055b      	lsls	r3, r3, #21
 800edf8:	d511      	bpl.n	800ee1e <_scanf_float+0x32a>
 800edfa:	9b01      	ldr	r3, [sp, #4]
 800edfc:	429e      	cmp	r6, r3
 800edfe:	f67f aebc 	bls.w	800eb7a <_scanf_float+0x86>
 800ee02:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ee06:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ee0a:	463a      	mov	r2, r7
 800ee0c:	4640      	mov	r0, r8
 800ee0e:	4798      	blx	r3
 800ee10:	6923      	ldr	r3, [r4, #16]
 800ee12:	3b01      	subs	r3, #1
 800ee14:	6123      	str	r3, [r4, #16]
 800ee16:	e7f0      	b.n	800edfa <_scanf_float+0x306>
 800ee18:	46aa      	mov	sl, r5
 800ee1a:	46b3      	mov	fp, r6
 800ee1c:	e7de      	b.n	800eddc <_scanf_float+0x2e8>
 800ee1e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800ee22:	6923      	ldr	r3, [r4, #16]
 800ee24:	2965      	cmp	r1, #101	@ 0x65
 800ee26:	f103 33ff 	add.w	r3, r3, #4294967295
 800ee2a:	f106 35ff 	add.w	r5, r6, #4294967295
 800ee2e:	6123      	str	r3, [r4, #16]
 800ee30:	d00c      	beq.n	800ee4c <_scanf_float+0x358>
 800ee32:	2945      	cmp	r1, #69	@ 0x45
 800ee34:	d00a      	beq.n	800ee4c <_scanf_float+0x358>
 800ee36:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ee3a:	463a      	mov	r2, r7
 800ee3c:	4640      	mov	r0, r8
 800ee3e:	4798      	blx	r3
 800ee40:	6923      	ldr	r3, [r4, #16]
 800ee42:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800ee46:	3b01      	subs	r3, #1
 800ee48:	1eb5      	subs	r5, r6, #2
 800ee4a:	6123      	str	r3, [r4, #16]
 800ee4c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ee50:	463a      	mov	r2, r7
 800ee52:	4640      	mov	r0, r8
 800ee54:	4798      	blx	r3
 800ee56:	462e      	mov	r6, r5
 800ee58:	6822      	ldr	r2, [r4, #0]
 800ee5a:	f012 0210 	ands.w	r2, r2, #16
 800ee5e:	d001      	beq.n	800ee64 <_scanf_float+0x370>
 800ee60:	2000      	movs	r0, #0
 800ee62:	e68b      	b.n	800eb7c <_scanf_float+0x88>
 800ee64:	7032      	strb	r2, [r6, #0]
 800ee66:	6823      	ldr	r3, [r4, #0]
 800ee68:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800ee6c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ee70:	d11c      	bne.n	800eeac <_scanf_float+0x3b8>
 800ee72:	9b02      	ldr	r3, [sp, #8]
 800ee74:	454b      	cmp	r3, r9
 800ee76:	eba3 0209 	sub.w	r2, r3, r9
 800ee7a:	d123      	bne.n	800eec4 <_scanf_float+0x3d0>
 800ee7c:	9901      	ldr	r1, [sp, #4]
 800ee7e:	2200      	movs	r2, #0
 800ee80:	4640      	mov	r0, r8
 800ee82:	f7ff f9cd 	bl	800e220 <_strtod_r>
 800ee86:	9b03      	ldr	r3, [sp, #12]
 800ee88:	6821      	ldr	r1, [r4, #0]
 800ee8a:	681b      	ldr	r3, [r3, #0]
 800ee8c:	f011 0f02 	tst.w	r1, #2
 800ee90:	ec57 6b10 	vmov	r6, r7, d0
 800ee94:	f103 0204 	add.w	r2, r3, #4
 800ee98:	d01f      	beq.n	800eeda <_scanf_float+0x3e6>
 800ee9a:	9903      	ldr	r1, [sp, #12]
 800ee9c:	600a      	str	r2, [r1, #0]
 800ee9e:	681b      	ldr	r3, [r3, #0]
 800eea0:	e9c3 6700 	strd	r6, r7, [r3]
 800eea4:	68e3      	ldr	r3, [r4, #12]
 800eea6:	3301      	adds	r3, #1
 800eea8:	60e3      	str	r3, [r4, #12]
 800eeaa:	e7d9      	b.n	800ee60 <_scanf_float+0x36c>
 800eeac:	9b04      	ldr	r3, [sp, #16]
 800eeae:	2b00      	cmp	r3, #0
 800eeb0:	d0e4      	beq.n	800ee7c <_scanf_float+0x388>
 800eeb2:	9905      	ldr	r1, [sp, #20]
 800eeb4:	230a      	movs	r3, #10
 800eeb6:	3101      	adds	r1, #1
 800eeb8:	4640      	mov	r0, r8
 800eeba:	f002 f9e9 	bl	8011290 <_strtol_r>
 800eebe:	9b04      	ldr	r3, [sp, #16]
 800eec0:	9e05      	ldr	r6, [sp, #20]
 800eec2:	1ac2      	subs	r2, r0, r3
 800eec4:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800eec8:	429e      	cmp	r6, r3
 800eeca:	bf28      	it	cs
 800eecc:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800eed0:	4910      	ldr	r1, [pc, #64]	@ (800ef14 <_scanf_float+0x420>)
 800eed2:	4630      	mov	r0, r6
 800eed4:	f000 f8e4 	bl	800f0a0 <siprintf>
 800eed8:	e7d0      	b.n	800ee7c <_scanf_float+0x388>
 800eeda:	f011 0f04 	tst.w	r1, #4
 800eede:	9903      	ldr	r1, [sp, #12]
 800eee0:	600a      	str	r2, [r1, #0]
 800eee2:	d1dc      	bne.n	800ee9e <_scanf_float+0x3aa>
 800eee4:	681d      	ldr	r5, [r3, #0]
 800eee6:	4632      	mov	r2, r6
 800eee8:	463b      	mov	r3, r7
 800eeea:	4630      	mov	r0, r6
 800eeec:	4639      	mov	r1, r7
 800eeee:	f7f1 fe45 	bl	8000b7c <__aeabi_dcmpun>
 800eef2:	b128      	cbz	r0, 800ef00 <_scanf_float+0x40c>
 800eef4:	4808      	ldr	r0, [pc, #32]	@ (800ef18 <_scanf_float+0x424>)
 800eef6:	f000 f9ff 	bl	800f2f8 <nanf>
 800eefa:	ed85 0a00 	vstr	s0, [r5]
 800eefe:	e7d1      	b.n	800eea4 <_scanf_float+0x3b0>
 800ef00:	4630      	mov	r0, r6
 800ef02:	4639      	mov	r1, r7
 800ef04:	f7f1 fe98 	bl	8000c38 <__aeabi_d2f>
 800ef08:	6028      	str	r0, [r5, #0]
 800ef0a:	e7cb      	b.n	800eea4 <_scanf_float+0x3b0>
 800ef0c:	f04f 0900 	mov.w	r9, #0
 800ef10:	e629      	b.n	800eb66 <_scanf_float+0x72>
 800ef12:	bf00      	nop
 800ef14:	08012d3c 	.word	0x08012d3c
 800ef18:	080130dd 	.word	0x080130dd

0800ef1c <std>:
 800ef1c:	2300      	movs	r3, #0
 800ef1e:	b510      	push	{r4, lr}
 800ef20:	4604      	mov	r4, r0
 800ef22:	e9c0 3300 	strd	r3, r3, [r0]
 800ef26:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ef2a:	6083      	str	r3, [r0, #8]
 800ef2c:	8181      	strh	r1, [r0, #12]
 800ef2e:	6643      	str	r3, [r0, #100]	@ 0x64
 800ef30:	81c2      	strh	r2, [r0, #14]
 800ef32:	6183      	str	r3, [r0, #24]
 800ef34:	4619      	mov	r1, r3
 800ef36:	2208      	movs	r2, #8
 800ef38:	305c      	adds	r0, #92	@ 0x5c
 800ef3a:	f000 f935 	bl	800f1a8 <memset>
 800ef3e:	4b0d      	ldr	r3, [pc, #52]	@ (800ef74 <std+0x58>)
 800ef40:	6263      	str	r3, [r4, #36]	@ 0x24
 800ef42:	4b0d      	ldr	r3, [pc, #52]	@ (800ef78 <std+0x5c>)
 800ef44:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ef46:	4b0d      	ldr	r3, [pc, #52]	@ (800ef7c <std+0x60>)
 800ef48:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ef4a:	4b0d      	ldr	r3, [pc, #52]	@ (800ef80 <std+0x64>)
 800ef4c:	6323      	str	r3, [r4, #48]	@ 0x30
 800ef4e:	4b0d      	ldr	r3, [pc, #52]	@ (800ef84 <std+0x68>)
 800ef50:	6224      	str	r4, [r4, #32]
 800ef52:	429c      	cmp	r4, r3
 800ef54:	d006      	beq.n	800ef64 <std+0x48>
 800ef56:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ef5a:	4294      	cmp	r4, r2
 800ef5c:	d002      	beq.n	800ef64 <std+0x48>
 800ef5e:	33d0      	adds	r3, #208	@ 0xd0
 800ef60:	429c      	cmp	r4, r3
 800ef62:	d105      	bne.n	800ef70 <std+0x54>
 800ef64:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ef68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ef6c:	f000 b9aa 	b.w	800f2c4 <__retarget_lock_init_recursive>
 800ef70:	bd10      	pop	{r4, pc}
 800ef72:	bf00      	nop
 800ef74:	0800f0e1 	.word	0x0800f0e1
 800ef78:	0800f103 	.word	0x0800f103
 800ef7c:	0800f13b 	.word	0x0800f13b
 800ef80:	0800f15f 	.word	0x0800f15f
 800ef84:	2000093c 	.word	0x2000093c

0800ef88 <stdio_exit_handler>:
 800ef88:	4a02      	ldr	r2, [pc, #8]	@ (800ef94 <stdio_exit_handler+0xc>)
 800ef8a:	4903      	ldr	r1, [pc, #12]	@ (800ef98 <stdio_exit_handler+0x10>)
 800ef8c:	4803      	ldr	r0, [pc, #12]	@ (800ef9c <stdio_exit_handler+0x14>)
 800ef8e:	f000 b869 	b.w	800f064 <_fwalk_sglue>
 800ef92:	bf00      	nop
 800ef94:	200000a4 	.word	0x200000a4
 800ef98:	08011665 	.word	0x08011665
 800ef9c:	20000220 	.word	0x20000220

0800efa0 <cleanup_stdio>:
 800efa0:	6841      	ldr	r1, [r0, #4]
 800efa2:	4b0c      	ldr	r3, [pc, #48]	@ (800efd4 <cleanup_stdio+0x34>)
 800efa4:	4299      	cmp	r1, r3
 800efa6:	b510      	push	{r4, lr}
 800efa8:	4604      	mov	r4, r0
 800efaa:	d001      	beq.n	800efb0 <cleanup_stdio+0x10>
 800efac:	f002 fb5a 	bl	8011664 <_fflush_r>
 800efb0:	68a1      	ldr	r1, [r4, #8]
 800efb2:	4b09      	ldr	r3, [pc, #36]	@ (800efd8 <cleanup_stdio+0x38>)
 800efb4:	4299      	cmp	r1, r3
 800efb6:	d002      	beq.n	800efbe <cleanup_stdio+0x1e>
 800efb8:	4620      	mov	r0, r4
 800efba:	f002 fb53 	bl	8011664 <_fflush_r>
 800efbe:	68e1      	ldr	r1, [r4, #12]
 800efc0:	4b06      	ldr	r3, [pc, #24]	@ (800efdc <cleanup_stdio+0x3c>)
 800efc2:	4299      	cmp	r1, r3
 800efc4:	d004      	beq.n	800efd0 <cleanup_stdio+0x30>
 800efc6:	4620      	mov	r0, r4
 800efc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800efcc:	f002 bb4a 	b.w	8011664 <_fflush_r>
 800efd0:	bd10      	pop	{r4, pc}
 800efd2:	bf00      	nop
 800efd4:	2000093c 	.word	0x2000093c
 800efd8:	200009a4 	.word	0x200009a4
 800efdc:	20000a0c 	.word	0x20000a0c

0800efe0 <global_stdio_init.part.0>:
 800efe0:	b510      	push	{r4, lr}
 800efe2:	4b0b      	ldr	r3, [pc, #44]	@ (800f010 <global_stdio_init.part.0+0x30>)
 800efe4:	4c0b      	ldr	r4, [pc, #44]	@ (800f014 <global_stdio_init.part.0+0x34>)
 800efe6:	4a0c      	ldr	r2, [pc, #48]	@ (800f018 <global_stdio_init.part.0+0x38>)
 800efe8:	601a      	str	r2, [r3, #0]
 800efea:	4620      	mov	r0, r4
 800efec:	2200      	movs	r2, #0
 800efee:	2104      	movs	r1, #4
 800eff0:	f7ff ff94 	bl	800ef1c <std>
 800eff4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800eff8:	2201      	movs	r2, #1
 800effa:	2109      	movs	r1, #9
 800effc:	f7ff ff8e 	bl	800ef1c <std>
 800f000:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800f004:	2202      	movs	r2, #2
 800f006:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f00a:	2112      	movs	r1, #18
 800f00c:	f7ff bf86 	b.w	800ef1c <std>
 800f010:	20000a74 	.word	0x20000a74
 800f014:	2000093c 	.word	0x2000093c
 800f018:	0800ef89 	.word	0x0800ef89

0800f01c <__sfp_lock_acquire>:
 800f01c:	4801      	ldr	r0, [pc, #4]	@ (800f024 <__sfp_lock_acquire+0x8>)
 800f01e:	f000 b952 	b.w	800f2c6 <__retarget_lock_acquire_recursive>
 800f022:	bf00      	nop
 800f024:	20000a7d 	.word	0x20000a7d

0800f028 <__sfp_lock_release>:
 800f028:	4801      	ldr	r0, [pc, #4]	@ (800f030 <__sfp_lock_release+0x8>)
 800f02a:	f000 b94d 	b.w	800f2c8 <__retarget_lock_release_recursive>
 800f02e:	bf00      	nop
 800f030:	20000a7d 	.word	0x20000a7d

0800f034 <__sinit>:
 800f034:	b510      	push	{r4, lr}
 800f036:	4604      	mov	r4, r0
 800f038:	f7ff fff0 	bl	800f01c <__sfp_lock_acquire>
 800f03c:	6a23      	ldr	r3, [r4, #32]
 800f03e:	b11b      	cbz	r3, 800f048 <__sinit+0x14>
 800f040:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f044:	f7ff bff0 	b.w	800f028 <__sfp_lock_release>
 800f048:	4b04      	ldr	r3, [pc, #16]	@ (800f05c <__sinit+0x28>)
 800f04a:	6223      	str	r3, [r4, #32]
 800f04c:	4b04      	ldr	r3, [pc, #16]	@ (800f060 <__sinit+0x2c>)
 800f04e:	681b      	ldr	r3, [r3, #0]
 800f050:	2b00      	cmp	r3, #0
 800f052:	d1f5      	bne.n	800f040 <__sinit+0xc>
 800f054:	f7ff ffc4 	bl	800efe0 <global_stdio_init.part.0>
 800f058:	e7f2      	b.n	800f040 <__sinit+0xc>
 800f05a:	bf00      	nop
 800f05c:	0800efa1 	.word	0x0800efa1
 800f060:	20000a74 	.word	0x20000a74

0800f064 <_fwalk_sglue>:
 800f064:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f068:	4607      	mov	r7, r0
 800f06a:	4688      	mov	r8, r1
 800f06c:	4614      	mov	r4, r2
 800f06e:	2600      	movs	r6, #0
 800f070:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f074:	f1b9 0901 	subs.w	r9, r9, #1
 800f078:	d505      	bpl.n	800f086 <_fwalk_sglue+0x22>
 800f07a:	6824      	ldr	r4, [r4, #0]
 800f07c:	2c00      	cmp	r4, #0
 800f07e:	d1f7      	bne.n	800f070 <_fwalk_sglue+0xc>
 800f080:	4630      	mov	r0, r6
 800f082:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f086:	89ab      	ldrh	r3, [r5, #12]
 800f088:	2b01      	cmp	r3, #1
 800f08a:	d907      	bls.n	800f09c <_fwalk_sglue+0x38>
 800f08c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f090:	3301      	adds	r3, #1
 800f092:	d003      	beq.n	800f09c <_fwalk_sglue+0x38>
 800f094:	4629      	mov	r1, r5
 800f096:	4638      	mov	r0, r7
 800f098:	47c0      	blx	r8
 800f09a:	4306      	orrs	r6, r0
 800f09c:	3568      	adds	r5, #104	@ 0x68
 800f09e:	e7e9      	b.n	800f074 <_fwalk_sglue+0x10>

0800f0a0 <siprintf>:
 800f0a0:	b40e      	push	{r1, r2, r3}
 800f0a2:	b500      	push	{lr}
 800f0a4:	b09c      	sub	sp, #112	@ 0x70
 800f0a6:	ab1d      	add	r3, sp, #116	@ 0x74
 800f0a8:	9002      	str	r0, [sp, #8]
 800f0aa:	9006      	str	r0, [sp, #24]
 800f0ac:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800f0b0:	4809      	ldr	r0, [pc, #36]	@ (800f0d8 <siprintf+0x38>)
 800f0b2:	9107      	str	r1, [sp, #28]
 800f0b4:	9104      	str	r1, [sp, #16]
 800f0b6:	4909      	ldr	r1, [pc, #36]	@ (800f0dc <siprintf+0x3c>)
 800f0b8:	f853 2b04 	ldr.w	r2, [r3], #4
 800f0bc:	9105      	str	r1, [sp, #20]
 800f0be:	6800      	ldr	r0, [r0, #0]
 800f0c0:	9301      	str	r3, [sp, #4]
 800f0c2:	a902      	add	r1, sp, #8
 800f0c4:	f002 f94e 	bl	8011364 <_svfiprintf_r>
 800f0c8:	9b02      	ldr	r3, [sp, #8]
 800f0ca:	2200      	movs	r2, #0
 800f0cc:	701a      	strb	r2, [r3, #0]
 800f0ce:	b01c      	add	sp, #112	@ 0x70
 800f0d0:	f85d eb04 	ldr.w	lr, [sp], #4
 800f0d4:	b003      	add	sp, #12
 800f0d6:	4770      	bx	lr
 800f0d8:	2000021c 	.word	0x2000021c
 800f0dc:	ffff0208 	.word	0xffff0208

0800f0e0 <__sread>:
 800f0e0:	b510      	push	{r4, lr}
 800f0e2:	460c      	mov	r4, r1
 800f0e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f0e8:	f000 f89e 	bl	800f228 <_read_r>
 800f0ec:	2800      	cmp	r0, #0
 800f0ee:	bfab      	itete	ge
 800f0f0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800f0f2:	89a3      	ldrhlt	r3, [r4, #12]
 800f0f4:	181b      	addge	r3, r3, r0
 800f0f6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800f0fa:	bfac      	ite	ge
 800f0fc:	6563      	strge	r3, [r4, #84]	@ 0x54
 800f0fe:	81a3      	strhlt	r3, [r4, #12]
 800f100:	bd10      	pop	{r4, pc}

0800f102 <__swrite>:
 800f102:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f106:	461f      	mov	r7, r3
 800f108:	898b      	ldrh	r3, [r1, #12]
 800f10a:	05db      	lsls	r3, r3, #23
 800f10c:	4605      	mov	r5, r0
 800f10e:	460c      	mov	r4, r1
 800f110:	4616      	mov	r6, r2
 800f112:	d505      	bpl.n	800f120 <__swrite+0x1e>
 800f114:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f118:	2302      	movs	r3, #2
 800f11a:	2200      	movs	r2, #0
 800f11c:	f000 f872 	bl	800f204 <_lseek_r>
 800f120:	89a3      	ldrh	r3, [r4, #12]
 800f122:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f126:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f12a:	81a3      	strh	r3, [r4, #12]
 800f12c:	4632      	mov	r2, r6
 800f12e:	463b      	mov	r3, r7
 800f130:	4628      	mov	r0, r5
 800f132:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f136:	f000 b889 	b.w	800f24c <_write_r>

0800f13a <__sseek>:
 800f13a:	b510      	push	{r4, lr}
 800f13c:	460c      	mov	r4, r1
 800f13e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f142:	f000 f85f 	bl	800f204 <_lseek_r>
 800f146:	1c43      	adds	r3, r0, #1
 800f148:	89a3      	ldrh	r3, [r4, #12]
 800f14a:	bf15      	itete	ne
 800f14c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800f14e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800f152:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800f156:	81a3      	strheq	r3, [r4, #12]
 800f158:	bf18      	it	ne
 800f15a:	81a3      	strhne	r3, [r4, #12]
 800f15c:	bd10      	pop	{r4, pc}

0800f15e <__sclose>:
 800f15e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f162:	f000 b83f 	b.w	800f1e4 <_close_r>
	...

0800f168 <_vsiprintf_r>:
 800f168:	b500      	push	{lr}
 800f16a:	b09b      	sub	sp, #108	@ 0x6c
 800f16c:	9100      	str	r1, [sp, #0]
 800f16e:	9104      	str	r1, [sp, #16]
 800f170:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800f174:	9105      	str	r1, [sp, #20]
 800f176:	9102      	str	r1, [sp, #8]
 800f178:	4905      	ldr	r1, [pc, #20]	@ (800f190 <_vsiprintf_r+0x28>)
 800f17a:	9103      	str	r1, [sp, #12]
 800f17c:	4669      	mov	r1, sp
 800f17e:	f002 f8f1 	bl	8011364 <_svfiprintf_r>
 800f182:	9b00      	ldr	r3, [sp, #0]
 800f184:	2200      	movs	r2, #0
 800f186:	701a      	strb	r2, [r3, #0]
 800f188:	b01b      	add	sp, #108	@ 0x6c
 800f18a:	f85d fb04 	ldr.w	pc, [sp], #4
 800f18e:	bf00      	nop
 800f190:	ffff0208 	.word	0xffff0208

0800f194 <vsiprintf>:
 800f194:	4613      	mov	r3, r2
 800f196:	460a      	mov	r2, r1
 800f198:	4601      	mov	r1, r0
 800f19a:	4802      	ldr	r0, [pc, #8]	@ (800f1a4 <vsiprintf+0x10>)
 800f19c:	6800      	ldr	r0, [r0, #0]
 800f19e:	f7ff bfe3 	b.w	800f168 <_vsiprintf_r>
 800f1a2:	bf00      	nop
 800f1a4:	2000021c 	.word	0x2000021c

0800f1a8 <memset>:
 800f1a8:	4402      	add	r2, r0
 800f1aa:	4603      	mov	r3, r0
 800f1ac:	4293      	cmp	r3, r2
 800f1ae:	d100      	bne.n	800f1b2 <memset+0xa>
 800f1b0:	4770      	bx	lr
 800f1b2:	f803 1b01 	strb.w	r1, [r3], #1
 800f1b6:	e7f9      	b.n	800f1ac <memset+0x4>

0800f1b8 <strncmp>:
 800f1b8:	b510      	push	{r4, lr}
 800f1ba:	b16a      	cbz	r2, 800f1d8 <strncmp+0x20>
 800f1bc:	3901      	subs	r1, #1
 800f1be:	1884      	adds	r4, r0, r2
 800f1c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f1c4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800f1c8:	429a      	cmp	r2, r3
 800f1ca:	d103      	bne.n	800f1d4 <strncmp+0x1c>
 800f1cc:	42a0      	cmp	r0, r4
 800f1ce:	d001      	beq.n	800f1d4 <strncmp+0x1c>
 800f1d0:	2a00      	cmp	r2, #0
 800f1d2:	d1f5      	bne.n	800f1c0 <strncmp+0x8>
 800f1d4:	1ad0      	subs	r0, r2, r3
 800f1d6:	bd10      	pop	{r4, pc}
 800f1d8:	4610      	mov	r0, r2
 800f1da:	e7fc      	b.n	800f1d6 <strncmp+0x1e>

0800f1dc <_localeconv_r>:
 800f1dc:	4800      	ldr	r0, [pc, #0]	@ (800f1e0 <_localeconv_r+0x4>)
 800f1de:	4770      	bx	lr
 800f1e0:	200001a0 	.word	0x200001a0

0800f1e4 <_close_r>:
 800f1e4:	b538      	push	{r3, r4, r5, lr}
 800f1e6:	4d06      	ldr	r5, [pc, #24]	@ (800f200 <_close_r+0x1c>)
 800f1e8:	2300      	movs	r3, #0
 800f1ea:	4604      	mov	r4, r0
 800f1ec:	4608      	mov	r0, r1
 800f1ee:	602b      	str	r3, [r5, #0]
 800f1f0:	f7f2 fcde 	bl	8001bb0 <_close>
 800f1f4:	1c43      	adds	r3, r0, #1
 800f1f6:	d102      	bne.n	800f1fe <_close_r+0x1a>
 800f1f8:	682b      	ldr	r3, [r5, #0]
 800f1fa:	b103      	cbz	r3, 800f1fe <_close_r+0x1a>
 800f1fc:	6023      	str	r3, [r4, #0]
 800f1fe:	bd38      	pop	{r3, r4, r5, pc}
 800f200:	20000a78 	.word	0x20000a78

0800f204 <_lseek_r>:
 800f204:	b538      	push	{r3, r4, r5, lr}
 800f206:	4d07      	ldr	r5, [pc, #28]	@ (800f224 <_lseek_r+0x20>)
 800f208:	4604      	mov	r4, r0
 800f20a:	4608      	mov	r0, r1
 800f20c:	4611      	mov	r1, r2
 800f20e:	2200      	movs	r2, #0
 800f210:	602a      	str	r2, [r5, #0]
 800f212:	461a      	mov	r2, r3
 800f214:	f7f2 fcf3 	bl	8001bfe <_lseek>
 800f218:	1c43      	adds	r3, r0, #1
 800f21a:	d102      	bne.n	800f222 <_lseek_r+0x1e>
 800f21c:	682b      	ldr	r3, [r5, #0]
 800f21e:	b103      	cbz	r3, 800f222 <_lseek_r+0x1e>
 800f220:	6023      	str	r3, [r4, #0]
 800f222:	bd38      	pop	{r3, r4, r5, pc}
 800f224:	20000a78 	.word	0x20000a78

0800f228 <_read_r>:
 800f228:	b538      	push	{r3, r4, r5, lr}
 800f22a:	4d07      	ldr	r5, [pc, #28]	@ (800f248 <_read_r+0x20>)
 800f22c:	4604      	mov	r4, r0
 800f22e:	4608      	mov	r0, r1
 800f230:	4611      	mov	r1, r2
 800f232:	2200      	movs	r2, #0
 800f234:	602a      	str	r2, [r5, #0]
 800f236:	461a      	mov	r2, r3
 800f238:	f7f2 fc81 	bl	8001b3e <_read>
 800f23c:	1c43      	adds	r3, r0, #1
 800f23e:	d102      	bne.n	800f246 <_read_r+0x1e>
 800f240:	682b      	ldr	r3, [r5, #0]
 800f242:	b103      	cbz	r3, 800f246 <_read_r+0x1e>
 800f244:	6023      	str	r3, [r4, #0]
 800f246:	bd38      	pop	{r3, r4, r5, pc}
 800f248:	20000a78 	.word	0x20000a78

0800f24c <_write_r>:
 800f24c:	b538      	push	{r3, r4, r5, lr}
 800f24e:	4d07      	ldr	r5, [pc, #28]	@ (800f26c <_write_r+0x20>)
 800f250:	4604      	mov	r4, r0
 800f252:	4608      	mov	r0, r1
 800f254:	4611      	mov	r1, r2
 800f256:	2200      	movs	r2, #0
 800f258:	602a      	str	r2, [r5, #0]
 800f25a:	461a      	mov	r2, r3
 800f25c:	f7f2 fc8c 	bl	8001b78 <_write>
 800f260:	1c43      	adds	r3, r0, #1
 800f262:	d102      	bne.n	800f26a <_write_r+0x1e>
 800f264:	682b      	ldr	r3, [r5, #0]
 800f266:	b103      	cbz	r3, 800f26a <_write_r+0x1e>
 800f268:	6023      	str	r3, [r4, #0]
 800f26a:	bd38      	pop	{r3, r4, r5, pc}
 800f26c:	20000a78 	.word	0x20000a78

0800f270 <__errno>:
 800f270:	4b01      	ldr	r3, [pc, #4]	@ (800f278 <__errno+0x8>)
 800f272:	6818      	ldr	r0, [r3, #0]
 800f274:	4770      	bx	lr
 800f276:	bf00      	nop
 800f278:	2000021c 	.word	0x2000021c

0800f27c <__libc_init_array>:
 800f27c:	b570      	push	{r4, r5, r6, lr}
 800f27e:	4d0d      	ldr	r5, [pc, #52]	@ (800f2b4 <__libc_init_array+0x38>)
 800f280:	4c0d      	ldr	r4, [pc, #52]	@ (800f2b8 <__libc_init_array+0x3c>)
 800f282:	1b64      	subs	r4, r4, r5
 800f284:	10a4      	asrs	r4, r4, #2
 800f286:	2600      	movs	r6, #0
 800f288:	42a6      	cmp	r6, r4
 800f28a:	d109      	bne.n	800f2a0 <__libc_init_array+0x24>
 800f28c:	4d0b      	ldr	r5, [pc, #44]	@ (800f2bc <__libc_init_array+0x40>)
 800f28e:	4c0c      	ldr	r4, [pc, #48]	@ (800f2c0 <__libc_init_array+0x44>)
 800f290:	f003 fc36 	bl	8012b00 <_init>
 800f294:	1b64      	subs	r4, r4, r5
 800f296:	10a4      	asrs	r4, r4, #2
 800f298:	2600      	movs	r6, #0
 800f29a:	42a6      	cmp	r6, r4
 800f29c:	d105      	bne.n	800f2aa <__libc_init_array+0x2e>
 800f29e:	bd70      	pop	{r4, r5, r6, pc}
 800f2a0:	f855 3b04 	ldr.w	r3, [r5], #4
 800f2a4:	4798      	blx	r3
 800f2a6:	3601      	adds	r6, #1
 800f2a8:	e7ee      	b.n	800f288 <__libc_init_array+0xc>
 800f2aa:	f855 3b04 	ldr.w	r3, [r5], #4
 800f2ae:	4798      	blx	r3
 800f2b0:	3601      	adds	r6, #1
 800f2b2:	e7f2      	b.n	800f29a <__libc_init_array+0x1e>
 800f2b4:	08013168 	.word	0x08013168
 800f2b8:	08013168 	.word	0x08013168
 800f2bc:	08013168 	.word	0x08013168
 800f2c0:	0801316c 	.word	0x0801316c

0800f2c4 <__retarget_lock_init_recursive>:
 800f2c4:	4770      	bx	lr

0800f2c6 <__retarget_lock_acquire_recursive>:
 800f2c6:	4770      	bx	lr

0800f2c8 <__retarget_lock_release_recursive>:
 800f2c8:	4770      	bx	lr

0800f2ca <memcpy>:
 800f2ca:	440a      	add	r2, r1
 800f2cc:	4291      	cmp	r1, r2
 800f2ce:	f100 33ff 	add.w	r3, r0, #4294967295
 800f2d2:	d100      	bne.n	800f2d6 <memcpy+0xc>
 800f2d4:	4770      	bx	lr
 800f2d6:	b510      	push	{r4, lr}
 800f2d8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f2dc:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f2e0:	4291      	cmp	r1, r2
 800f2e2:	d1f9      	bne.n	800f2d8 <memcpy+0xe>
 800f2e4:	bd10      	pop	{r4, pc}
	...

0800f2e8 <nan>:
 800f2e8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800f2f0 <nan+0x8>
 800f2ec:	4770      	bx	lr
 800f2ee:	bf00      	nop
 800f2f0:	00000000 	.word	0x00000000
 800f2f4:	7ff80000 	.word	0x7ff80000

0800f2f8 <nanf>:
 800f2f8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800f300 <nanf+0x8>
 800f2fc:	4770      	bx	lr
 800f2fe:	bf00      	nop
 800f300:	7fc00000 	.word	0x7fc00000

0800f304 <quorem>:
 800f304:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f308:	6903      	ldr	r3, [r0, #16]
 800f30a:	690c      	ldr	r4, [r1, #16]
 800f30c:	42a3      	cmp	r3, r4
 800f30e:	4607      	mov	r7, r0
 800f310:	db7e      	blt.n	800f410 <quorem+0x10c>
 800f312:	3c01      	subs	r4, #1
 800f314:	f101 0814 	add.w	r8, r1, #20
 800f318:	00a3      	lsls	r3, r4, #2
 800f31a:	f100 0514 	add.w	r5, r0, #20
 800f31e:	9300      	str	r3, [sp, #0]
 800f320:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f324:	9301      	str	r3, [sp, #4]
 800f326:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f32a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f32e:	3301      	adds	r3, #1
 800f330:	429a      	cmp	r2, r3
 800f332:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f336:	fbb2 f6f3 	udiv	r6, r2, r3
 800f33a:	d32e      	bcc.n	800f39a <quorem+0x96>
 800f33c:	f04f 0a00 	mov.w	sl, #0
 800f340:	46c4      	mov	ip, r8
 800f342:	46ae      	mov	lr, r5
 800f344:	46d3      	mov	fp, sl
 800f346:	f85c 3b04 	ldr.w	r3, [ip], #4
 800f34a:	b298      	uxth	r0, r3
 800f34c:	fb06 a000 	mla	r0, r6, r0, sl
 800f350:	0c02      	lsrs	r2, r0, #16
 800f352:	0c1b      	lsrs	r3, r3, #16
 800f354:	fb06 2303 	mla	r3, r6, r3, r2
 800f358:	f8de 2000 	ldr.w	r2, [lr]
 800f35c:	b280      	uxth	r0, r0
 800f35e:	b292      	uxth	r2, r2
 800f360:	1a12      	subs	r2, r2, r0
 800f362:	445a      	add	r2, fp
 800f364:	f8de 0000 	ldr.w	r0, [lr]
 800f368:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f36c:	b29b      	uxth	r3, r3
 800f36e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800f372:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800f376:	b292      	uxth	r2, r2
 800f378:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800f37c:	45e1      	cmp	r9, ip
 800f37e:	f84e 2b04 	str.w	r2, [lr], #4
 800f382:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800f386:	d2de      	bcs.n	800f346 <quorem+0x42>
 800f388:	9b00      	ldr	r3, [sp, #0]
 800f38a:	58eb      	ldr	r3, [r5, r3]
 800f38c:	b92b      	cbnz	r3, 800f39a <quorem+0x96>
 800f38e:	9b01      	ldr	r3, [sp, #4]
 800f390:	3b04      	subs	r3, #4
 800f392:	429d      	cmp	r5, r3
 800f394:	461a      	mov	r2, r3
 800f396:	d32f      	bcc.n	800f3f8 <quorem+0xf4>
 800f398:	613c      	str	r4, [r7, #16]
 800f39a:	4638      	mov	r0, r7
 800f39c:	f001 fd10 	bl	8010dc0 <__mcmp>
 800f3a0:	2800      	cmp	r0, #0
 800f3a2:	db25      	blt.n	800f3f0 <quorem+0xec>
 800f3a4:	4629      	mov	r1, r5
 800f3a6:	2000      	movs	r0, #0
 800f3a8:	f858 2b04 	ldr.w	r2, [r8], #4
 800f3ac:	f8d1 c000 	ldr.w	ip, [r1]
 800f3b0:	fa1f fe82 	uxth.w	lr, r2
 800f3b4:	fa1f f38c 	uxth.w	r3, ip
 800f3b8:	eba3 030e 	sub.w	r3, r3, lr
 800f3bc:	4403      	add	r3, r0
 800f3be:	0c12      	lsrs	r2, r2, #16
 800f3c0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800f3c4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800f3c8:	b29b      	uxth	r3, r3
 800f3ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f3ce:	45c1      	cmp	r9, r8
 800f3d0:	f841 3b04 	str.w	r3, [r1], #4
 800f3d4:	ea4f 4022 	mov.w	r0, r2, asr #16
 800f3d8:	d2e6      	bcs.n	800f3a8 <quorem+0xa4>
 800f3da:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f3de:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f3e2:	b922      	cbnz	r2, 800f3ee <quorem+0xea>
 800f3e4:	3b04      	subs	r3, #4
 800f3e6:	429d      	cmp	r5, r3
 800f3e8:	461a      	mov	r2, r3
 800f3ea:	d30b      	bcc.n	800f404 <quorem+0x100>
 800f3ec:	613c      	str	r4, [r7, #16]
 800f3ee:	3601      	adds	r6, #1
 800f3f0:	4630      	mov	r0, r6
 800f3f2:	b003      	add	sp, #12
 800f3f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3f8:	6812      	ldr	r2, [r2, #0]
 800f3fa:	3b04      	subs	r3, #4
 800f3fc:	2a00      	cmp	r2, #0
 800f3fe:	d1cb      	bne.n	800f398 <quorem+0x94>
 800f400:	3c01      	subs	r4, #1
 800f402:	e7c6      	b.n	800f392 <quorem+0x8e>
 800f404:	6812      	ldr	r2, [r2, #0]
 800f406:	3b04      	subs	r3, #4
 800f408:	2a00      	cmp	r2, #0
 800f40a:	d1ef      	bne.n	800f3ec <quorem+0xe8>
 800f40c:	3c01      	subs	r4, #1
 800f40e:	e7ea      	b.n	800f3e6 <quorem+0xe2>
 800f410:	2000      	movs	r0, #0
 800f412:	e7ee      	b.n	800f3f2 <quorem+0xee>
 800f414:	0000      	movs	r0, r0
	...

0800f418 <_dtoa_r>:
 800f418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f41c:	69c7      	ldr	r7, [r0, #28]
 800f41e:	b099      	sub	sp, #100	@ 0x64
 800f420:	ed8d 0b02 	vstr	d0, [sp, #8]
 800f424:	ec55 4b10 	vmov	r4, r5, d0
 800f428:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800f42a:	9109      	str	r1, [sp, #36]	@ 0x24
 800f42c:	4683      	mov	fp, r0
 800f42e:	920e      	str	r2, [sp, #56]	@ 0x38
 800f430:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f432:	b97f      	cbnz	r7, 800f454 <_dtoa_r+0x3c>
 800f434:	2010      	movs	r0, #16
 800f436:	f001 f937 	bl	80106a8 <malloc>
 800f43a:	4602      	mov	r2, r0
 800f43c:	f8cb 001c 	str.w	r0, [fp, #28]
 800f440:	b920      	cbnz	r0, 800f44c <_dtoa_r+0x34>
 800f442:	4ba7      	ldr	r3, [pc, #668]	@ (800f6e0 <_dtoa_r+0x2c8>)
 800f444:	21ef      	movs	r1, #239	@ 0xef
 800f446:	48a7      	ldr	r0, [pc, #668]	@ (800f6e4 <_dtoa_r+0x2cc>)
 800f448:	f002 f95e 	bl	8011708 <__assert_func>
 800f44c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800f450:	6007      	str	r7, [r0, #0]
 800f452:	60c7      	str	r7, [r0, #12]
 800f454:	f8db 301c 	ldr.w	r3, [fp, #28]
 800f458:	6819      	ldr	r1, [r3, #0]
 800f45a:	b159      	cbz	r1, 800f474 <_dtoa_r+0x5c>
 800f45c:	685a      	ldr	r2, [r3, #4]
 800f45e:	604a      	str	r2, [r1, #4]
 800f460:	2301      	movs	r3, #1
 800f462:	4093      	lsls	r3, r2
 800f464:	608b      	str	r3, [r1, #8]
 800f466:	4658      	mov	r0, fp
 800f468:	f001 fa26 	bl	80108b8 <_Bfree>
 800f46c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800f470:	2200      	movs	r2, #0
 800f472:	601a      	str	r2, [r3, #0]
 800f474:	1e2b      	subs	r3, r5, #0
 800f476:	bfb9      	ittee	lt
 800f478:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800f47c:	9303      	strlt	r3, [sp, #12]
 800f47e:	2300      	movge	r3, #0
 800f480:	6033      	strge	r3, [r6, #0]
 800f482:	9f03      	ldr	r7, [sp, #12]
 800f484:	4b98      	ldr	r3, [pc, #608]	@ (800f6e8 <_dtoa_r+0x2d0>)
 800f486:	bfbc      	itt	lt
 800f488:	2201      	movlt	r2, #1
 800f48a:	6032      	strlt	r2, [r6, #0]
 800f48c:	43bb      	bics	r3, r7
 800f48e:	d112      	bne.n	800f4b6 <_dtoa_r+0x9e>
 800f490:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800f492:	f242 730f 	movw	r3, #9999	@ 0x270f
 800f496:	6013      	str	r3, [r2, #0]
 800f498:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f49c:	4323      	orrs	r3, r4
 800f49e:	f000 854d 	beq.w	800ff3c <_dtoa_r+0xb24>
 800f4a2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800f4a4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800f6fc <_dtoa_r+0x2e4>
 800f4a8:	2b00      	cmp	r3, #0
 800f4aa:	f000 854f 	beq.w	800ff4c <_dtoa_r+0xb34>
 800f4ae:	f10a 0303 	add.w	r3, sl, #3
 800f4b2:	f000 bd49 	b.w	800ff48 <_dtoa_r+0xb30>
 800f4b6:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f4ba:	2200      	movs	r2, #0
 800f4bc:	ec51 0b17 	vmov	r0, r1, d7
 800f4c0:	2300      	movs	r3, #0
 800f4c2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800f4c6:	f7f1 fb27 	bl	8000b18 <__aeabi_dcmpeq>
 800f4ca:	4680      	mov	r8, r0
 800f4cc:	b158      	cbz	r0, 800f4e6 <_dtoa_r+0xce>
 800f4ce:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800f4d0:	2301      	movs	r3, #1
 800f4d2:	6013      	str	r3, [r2, #0]
 800f4d4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800f4d6:	b113      	cbz	r3, 800f4de <_dtoa_r+0xc6>
 800f4d8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800f4da:	4b84      	ldr	r3, [pc, #528]	@ (800f6ec <_dtoa_r+0x2d4>)
 800f4dc:	6013      	str	r3, [r2, #0]
 800f4de:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800f700 <_dtoa_r+0x2e8>
 800f4e2:	f000 bd33 	b.w	800ff4c <_dtoa_r+0xb34>
 800f4e6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800f4ea:	aa16      	add	r2, sp, #88	@ 0x58
 800f4ec:	a917      	add	r1, sp, #92	@ 0x5c
 800f4ee:	4658      	mov	r0, fp
 800f4f0:	f001 fd86 	bl	8011000 <__d2b>
 800f4f4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800f4f8:	4681      	mov	r9, r0
 800f4fa:	2e00      	cmp	r6, #0
 800f4fc:	d077      	beq.n	800f5ee <_dtoa_r+0x1d6>
 800f4fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f500:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800f504:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f508:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f50c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800f510:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800f514:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800f518:	4619      	mov	r1, r3
 800f51a:	2200      	movs	r2, #0
 800f51c:	4b74      	ldr	r3, [pc, #464]	@ (800f6f0 <_dtoa_r+0x2d8>)
 800f51e:	f7f0 fedb 	bl	80002d8 <__aeabi_dsub>
 800f522:	a369      	add	r3, pc, #420	@ (adr r3, 800f6c8 <_dtoa_r+0x2b0>)
 800f524:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f528:	f7f1 f88e 	bl	8000648 <__aeabi_dmul>
 800f52c:	a368      	add	r3, pc, #416	@ (adr r3, 800f6d0 <_dtoa_r+0x2b8>)
 800f52e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f532:	f7f0 fed3 	bl	80002dc <__adddf3>
 800f536:	4604      	mov	r4, r0
 800f538:	4630      	mov	r0, r6
 800f53a:	460d      	mov	r5, r1
 800f53c:	f7f1 f81a 	bl	8000574 <__aeabi_i2d>
 800f540:	a365      	add	r3, pc, #404	@ (adr r3, 800f6d8 <_dtoa_r+0x2c0>)
 800f542:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f546:	f7f1 f87f 	bl	8000648 <__aeabi_dmul>
 800f54a:	4602      	mov	r2, r0
 800f54c:	460b      	mov	r3, r1
 800f54e:	4620      	mov	r0, r4
 800f550:	4629      	mov	r1, r5
 800f552:	f7f0 fec3 	bl	80002dc <__adddf3>
 800f556:	4604      	mov	r4, r0
 800f558:	460d      	mov	r5, r1
 800f55a:	f7f1 fb25 	bl	8000ba8 <__aeabi_d2iz>
 800f55e:	2200      	movs	r2, #0
 800f560:	4607      	mov	r7, r0
 800f562:	2300      	movs	r3, #0
 800f564:	4620      	mov	r0, r4
 800f566:	4629      	mov	r1, r5
 800f568:	f7f1 fae0 	bl	8000b2c <__aeabi_dcmplt>
 800f56c:	b140      	cbz	r0, 800f580 <_dtoa_r+0x168>
 800f56e:	4638      	mov	r0, r7
 800f570:	f7f1 f800 	bl	8000574 <__aeabi_i2d>
 800f574:	4622      	mov	r2, r4
 800f576:	462b      	mov	r3, r5
 800f578:	f7f1 face 	bl	8000b18 <__aeabi_dcmpeq>
 800f57c:	b900      	cbnz	r0, 800f580 <_dtoa_r+0x168>
 800f57e:	3f01      	subs	r7, #1
 800f580:	2f16      	cmp	r7, #22
 800f582:	d851      	bhi.n	800f628 <_dtoa_r+0x210>
 800f584:	4b5b      	ldr	r3, [pc, #364]	@ (800f6f4 <_dtoa_r+0x2dc>)
 800f586:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f58a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f58e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f592:	f7f1 facb 	bl	8000b2c <__aeabi_dcmplt>
 800f596:	2800      	cmp	r0, #0
 800f598:	d048      	beq.n	800f62c <_dtoa_r+0x214>
 800f59a:	3f01      	subs	r7, #1
 800f59c:	2300      	movs	r3, #0
 800f59e:	9312      	str	r3, [sp, #72]	@ 0x48
 800f5a0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800f5a2:	1b9b      	subs	r3, r3, r6
 800f5a4:	1e5a      	subs	r2, r3, #1
 800f5a6:	bf44      	itt	mi
 800f5a8:	f1c3 0801 	rsbmi	r8, r3, #1
 800f5ac:	2300      	movmi	r3, #0
 800f5ae:	9208      	str	r2, [sp, #32]
 800f5b0:	bf54      	ite	pl
 800f5b2:	f04f 0800 	movpl.w	r8, #0
 800f5b6:	9308      	strmi	r3, [sp, #32]
 800f5b8:	2f00      	cmp	r7, #0
 800f5ba:	db39      	blt.n	800f630 <_dtoa_r+0x218>
 800f5bc:	9b08      	ldr	r3, [sp, #32]
 800f5be:	970f      	str	r7, [sp, #60]	@ 0x3c
 800f5c0:	443b      	add	r3, r7
 800f5c2:	9308      	str	r3, [sp, #32]
 800f5c4:	2300      	movs	r3, #0
 800f5c6:	930a      	str	r3, [sp, #40]	@ 0x28
 800f5c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f5ca:	2b09      	cmp	r3, #9
 800f5cc:	d864      	bhi.n	800f698 <_dtoa_r+0x280>
 800f5ce:	2b05      	cmp	r3, #5
 800f5d0:	bfc4      	itt	gt
 800f5d2:	3b04      	subgt	r3, #4
 800f5d4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800f5d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f5d8:	f1a3 0302 	sub.w	r3, r3, #2
 800f5dc:	bfcc      	ite	gt
 800f5de:	2400      	movgt	r4, #0
 800f5e0:	2401      	movle	r4, #1
 800f5e2:	2b03      	cmp	r3, #3
 800f5e4:	d863      	bhi.n	800f6ae <_dtoa_r+0x296>
 800f5e6:	e8df f003 	tbb	[pc, r3]
 800f5ea:	372a      	.short	0x372a
 800f5ec:	5535      	.short	0x5535
 800f5ee:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800f5f2:	441e      	add	r6, r3
 800f5f4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800f5f8:	2b20      	cmp	r3, #32
 800f5fa:	bfc1      	itttt	gt
 800f5fc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800f600:	409f      	lslgt	r7, r3
 800f602:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800f606:	fa24 f303 	lsrgt.w	r3, r4, r3
 800f60a:	bfd6      	itet	le
 800f60c:	f1c3 0320 	rsble	r3, r3, #32
 800f610:	ea47 0003 	orrgt.w	r0, r7, r3
 800f614:	fa04 f003 	lslle.w	r0, r4, r3
 800f618:	f7f0 ff9c 	bl	8000554 <__aeabi_ui2d>
 800f61c:	2201      	movs	r2, #1
 800f61e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800f622:	3e01      	subs	r6, #1
 800f624:	9214      	str	r2, [sp, #80]	@ 0x50
 800f626:	e777      	b.n	800f518 <_dtoa_r+0x100>
 800f628:	2301      	movs	r3, #1
 800f62a:	e7b8      	b.n	800f59e <_dtoa_r+0x186>
 800f62c:	9012      	str	r0, [sp, #72]	@ 0x48
 800f62e:	e7b7      	b.n	800f5a0 <_dtoa_r+0x188>
 800f630:	427b      	negs	r3, r7
 800f632:	930a      	str	r3, [sp, #40]	@ 0x28
 800f634:	2300      	movs	r3, #0
 800f636:	eba8 0807 	sub.w	r8, r8, r7
 800f63a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f63c:	e7c4      	b.n	800f5c8 <_dtoa_r+0x1b0>
 800f63e:	2300      	movs	r3, #0
 800f640:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f642:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f644:	2b00      	cmp	r3, #0
 800f646:	dc35      	bgt.n	800f6b4 <_dtoa_r+0x29c>
 800f648:	2301      	movs	r3, #1
 800f64a:	9300      	str	r3, [sp, #0]
 800f64c:	9307      	str	r3, [sp, #28]
 800f64e:	461a      	mov	r2, r3
 800f650:	920e      	str	r2, [sp, #56]	@ 0x38
 800f652:	e00b      	b.n	800f66c <_dtoa_r+0x254>
 800f654:	2301      	movs	r3, #1
 800f656:	e7f3      	b.n	800f640 <_dtoa_r+0x228>
 800f658:	2300      	movs	r3, #0
 800f65a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f65c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f65e:	18fb      	adds	r3, r7, r3
 800f660:	9300      	str	r3, [sp, #0]
 800f662:	3301      	adds	r3, #1
 800f664:	2b01      	cmp	r3, #1
 800f666:	9307      	str	r3, [sp, #28]
 800f668:	bfb8      	it	lt
 800f66a:	2301      	movlt	r3, #1
 800f66c:	f8db 001c 	ldr.w	r0, [fp, #28]
 800f670:	2100      	movs	r1, #0
 800f672:	2204      	movs	r2, #4
 800f674:	f102 0514 	add.w	r5, r2, #20
 800f678:	429d      	cmp	r5, r3
 800f67a:	d91f      	bls.n	800f6bc <_dtoa_r+0x2a4>
 800f67c:	6041      	str	r1, [r0, #4]
 800f67e:	4658      	mov	r0, fp
 800f680:	f001 f8da 	bl	8010838 <_Balloc>
 800f684:	4682      	mov	sl, r0
 800f686:	2800      	cmp	r0, #0
 800f688:	d13c      	bne.n	800f704 <_dtoa_r+0x2ec>
 800f68a:	4b1b      	ldr	r3, [pc, #108]	@ (800f6f8 <_dtoa_r+0x2e0>)
 800f68c:	4602      	mov	r2, r0
 800f68e:	f240 11af 	movw	r1, #431	@ 0x1af
 800f692:	e6d8      	b.n	800f446 <_dtoa_r+0x2e>
 800f694:	2301      	movs	r3, #1
 800f696:	e7e0      	b.n	800f65a <_dtoa_r+0x242>
 800f698:	2401      	movs	r4, #1
 800f69a:	2300      	movs	r3, #0
 800f69c:	9309      	str	r3, [sp, #36]	@ 0x24
 800f69e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800f6a0:	f04f 33ff 	mov.w	r3, #4294967295
 800f6a4:	9300      	str	r3, [sp, #0]
 800f6a6:	9307      	str	r3, [sp, #28]
 800f6a8:	2200      	movs	r2, #0
 800f6aa:	2312      	movs	r3, #18
 800f6ac:	e7d0      	b.n	800f650 <_dtoa_r+0x238>
 800f6ae:	2301      	movs	r3, #1
 800f6b0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f6b2:	e7f5      	b.n	800f6a0 <_dtoa_r+0x288>
 800f6b4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f6b6:	9300      	str	r3, [sp, #0]
 800f6b8:	9307      	str	r3, [sp, #28]
 800f6ba:	e7d7      	b.n	800f66c <_dtoa_r+0x254>
 800f6bc:	3101      	adds	r1, #1
 800f6be:	0052      	lsls	r2, r2, #1
 800f6c0:	e7d8      	b.n	800f674 <_dtoa_r+0x25c>
 800f6c2:	bf00      	nop
 800f6c4:	f3af 8000 	nop.w
 800f6c8:	636f4361 	.word	0x636f4361
 800f6cc:	3fd287a7 	.word	0x3fd287a7
 800f6d0:	8b60c8b3 	.word	0x8b60c8b3
 800f6d4:	3fc68a28 	.word	0x3fc68a28
 800f6d8:	509f79fb 	.word	0x509f79fb
 800f6dc:	3fd34413 	.word	0x3fd34413
 800f6e0:	08012d56 	.word	0x08012d56
 800f6e4:	08012d6d 	.word	0x08012d6d
 800f6e8:	7ff00000 	.word	0x7ff00000
 800f6ec:	08012d19 	.word	0x08012d19
 800f6f0:	3ff80000 	.word	0x3ff80000
 800f6f4:	08012ec8 	.word	0x08012ec8
 800f6f8:	08012dc5 	.word	0x08012dc5
 800f6fc:	08012d52 	.word	0x08012d52
 800f700:	08012d18 	.word	0x08012d18
 800f704:	f8db 301c 	ldr.w	r3, [fp, #28]
 800f708:	6018      	str	r0, [r3, #0]
 800f70a:	9b07      	ldr	r3, [sp, #28]
 800f70c:	2b0e      	cmp	r3, #14
 800f70e:	f200 80a4 	bhi.w	800f85a <_dtoa_r+0x442>
 800f712:	2c00      	cmp	r4, #0
 800f714:	f000 80a1 	beq.w	800f85a <_dtoa_r+0x442>
 800f718:	2f00      	cmp	r7, #0
 800f71a:	dd33      	ble.n	800f784 <_dtoa_r+0x36c>
 800f71c:	4bad      	ldr	r3, [pc, #692]	@ (800f9d4 <_dtoa_r+0x5bc>)
 800f71e:	f007 020f 	and.w	r2, r7, #15
 800f722:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f726:	ed93 7b00 	vldr	d7, [r3]
 800f72a:	05f8      	lsls	r0, r7, #23
 800f72c:	ed8d 7b04 	vstr	d7, [sp, #16]
 800f730:	ea4f 1427 	mov.w	r4, r7, asr #4
 800f734:	d516      	bpl.n	800f764 <_dtoa_r+0x34c>
 800f736:	4ba8      	ldr	r3, [pc, #672]	@ (800f9d8 <_dtoa_r+0x5c0>)
 800f738:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f73c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f740:	f7f1 f8ac 	bl	800089c <__aeabi_ddiv>
 800f744:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f748:	f004 040f 	and.w	r4, r4, #15
 800f74c:	2603      	movs	r6, #3
 800f74e:	4da2      	ldr	r5, [pc, #648]	@ (800f9d8 <_dtoa_r+0x5c0>)
 800f750:	b954      	cbnz	r4, 800f768 <_dtoa_r+0x350>
 800f752:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f756:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f75a:	f7f1 f89f 	bl	800089c <__aeabi_ddiv>
 800f75e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f762:	e028      	b.n	800f7b6 <_dtoa_r+0x39e>
 800f764:	2602      	movs	r6, #2
 800f766:	e7f2      	b.n	800f74e <_dtoa_r+0x336>
 800f768:	07e1      	lsls	r1, r4, #31
 800f76a:	d508      	bpl.n	800f77e <_dtoa_r+0x366>
 800f76c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f770:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f774:	f7f0 ff68 	bl	8000648 <__aeabi_dmul>
 800f778:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f77c:	3601      	adds	r6, #1
 800f77e:	1064      	asrs	r4, r4, #1
 800f780:	3508      	adds	r5, #8
 800f782:	e7e5      	b.n	800f750 <_dtoa_r+0x338>
 800f784:	f000 80d2 	beq.w	800f92c <_dtoa_r+0x514>
 800f788:	427c      	negs	r4, r7
 800f78a:	4b92      	ldr	r3, [pc, #584]	@ (800f9d4 <_dtoa_r+0x5bc>)
 800f78c:	4d92      	ldr	r5, [pc, #584]	@ (800f9d8 <_dtoa_r+0x5c0>)
 800f78e:	f004 020f 	and.w	r2, r4, #15
 800f792:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f796:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f79a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f79e:	f7f0 ff53 	bl	8000648 <__aeabi_dmul>
 800f7a2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f7a6:	1124      	asrs	r4, r4, #4
 800f7a8:	2300      	movs	r3, #0
 800f7aa:	2602      	movs	r6, #2
 800f7ac:	2c00      	cmp	r4, #0
 800f7ae:	f040 80b2 	bne.w	800f916 <_dtoa_r+0x4fe>
 800f7b2:	2b00      	cmp	r3, #0
 800f7b4:	d1d3      	bne.n	800f75e <_dtoa_r+0x346>
 800f7b6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800f7b8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800f7bc:	2b00      	cmp	r3, #0
 800f7be:	f000 80b7 	beq.w	800f930 <_dtoa_r+0x518>
 800f7c2:	4b86      	ldr	r3, [pc, #536]	@ (800f9dc <_dtoa_r+0x5c4>)
 800f7c4:	2200      	movs	r2, #0
 800f7c6:	4620      	mov	r0, r4
 800f7c8:	4629      	mov	r1, r5
 800f7ca:	f7f1 f9af 	bl	8000b2c <__aeabi_dcmplt>
 800f7ce:	2800      	cmp	r0, #0
 800f7d0:	f000 80ae 	beq.w	800f930 <_dtoa_r+0x518>
 800f7d4:	9b07      	ldr	r3, [sp, #28]
 800f7d6:	2b00      	cmp	r3, #0
 800f7d8:	f000 80aa 	beq.w	800f930 <_dtoa_r+0x518>
 800f7dc:	9b00      	ldr	r3, [sp, #0]
 800f7de:	2b00      	cmp	r3, #0
 800f7e0:	dd37      	ble.n	800f852 <_dtoa_r+0x43a>
 800f7e2:	1e7b      	subs	r3, r7, #1
 800f7e4:	9304      	str	r3, [sp, #16]
 800f7e6:	4620      	mov	r0, r4
 800f7e8:	4b7d      	ldr	r3, [pc, #500]	@ (800f9e0 <_dtoa_r+0x5c8>)
 800f7ea:	2200      	movs	r2, #0
 800f7ec:	4629      	mov	r1, r5
 800f7ee:	f7f0 ff2b 	bl	8000648 <__aeabi_dmul>
 800f7f2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f7f6:	9c00      	ldr	r4, [sp, #0]
 800f7f8:	3601      	adds	r6, #1
 800f7fa:	4630      	mov	r0, r6
 800f7fc:	f7f0 feba 	bl	8000574 <__aeabi_i2d>
 800f800:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f804:	f7f0 ff20 	bl	8000648 <__aeabi_dmul>
 800f808:	4b76      	ldr	r3, [pc, #472]	@ (800f9e4 <_dtoa_r+0x5cc>)
 800f80a:	2200      	movs	r2, #0
 800f80c:	f7f0 fd66 	bl	80002dc <__adddf3>
 800f810:	4605      	mov	r5, r0
 800f812:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800f816:	2c00      	cmp	r4, #0
 800f818:	f040 808d 	bne.w	800f936 <_dtoa_r+0x51e>
 800f81c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f820:	4b71      	ldr	r3, [pc, #452]	@ (800f9e8 <_dtoa_r+0x5d0>)
 800f822:	2200      	movs	r2, #0
 800f824:	f7f0 fd58 	bl	80002d8 <__aeabi_dsub>
 800f828:	4602      	mov	r2, r0
 800f82a:	460b      	mov	r3, r1
 800f82c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f830:	462a      	mov	r2, r5
 800f832:	4633      	mov	r3, r6
 800f834:	f7f1 f998 	bl	8000b68 <__aeabi_dcmpgt>
 800f838:	2800      	cmp	r0, #0
 800f83a:	f040 828b 	bne.w	800fd54 <_dtoa_r+0x93c>
 800f83e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f842:	462a      	mov	r2, r5
 800f844:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800f848:	f7f1 f970 	bl	8000b2c <__aeabi_dcmplt>
 800f84c:	2800      	cmp	r0, #0
 800f84e:	f040 8128 	bne.w	800faa2 <_dtoa_r+0x68a>
 800f852:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800f856:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800f85a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800f85c:	2b00      	cmp	r3, #0
 800f85e:	f2c0 815a 	blt.w	800fb16 <_dtoa_r+0x6fe>
 800f862:	2f0e      	cmp	r7, #14
 800f864:	f300 8157 	bgt.w	800fb16 <_dtoa_r+0x6fe>
 800f868:	4b5a      	ldr	r3, [pc, #360]	@ (800f9d4 <_dtoa_r+0x5bc>)
 800f86a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f86e:	ed93 7b00 	vldr	d7, [r3]
 800f872:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f874:	2b00      	cmp	r3, #0
 800f876:	ed8d 7b00 	vstr	d7, [sp]
 800f87a:	da03      	bge.n	800f884 <_dtoa_r+0x46c>
 800f87c:	9b07      	ldr	r3, [sp, #28]
 800f87e:	2b00      	cmp	r3, #0
 800f880:	f340 8101 	ble.w	800fa86 <_dtoa_r+0x66e>
 800f884:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800f888:	4656      	mov	r6, sl
 800f88a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f88e:	4620      	mov	r0, r4
 800f890:	4629      	mov	r1, r5
 800f892:	f7f1 f803 	bl	800089c <__aeabi_ddiv>
 800f896:	f7f1 f987 	bl	8000ba8 <__aeabi_d2iz>
 800f89a:	4680      	mov	r8, r0
 800f89c:	f7f0 fe6a 	bl	8000574 <__aeabi_i2d>
 800f8a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f8a4:	f7f0 fed0 	bl	8000648 <__aeabi_dmul>
 800f8a8:	4602      	mov	r2, r0
 800f8aa:	460b      	mov	r3, r1
 800f8ac:	4620      	mov	r0, r4
 800f8ae:	4629      	mov	r1, r5
 800f8b0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800f8b4:	f7f0 fd10 	bl	80002d8 <__aeabi_dsub>
 800f8b8:	f806 4b01 	strb.w	r4, [r6], #1
 800f8bc:	9d07      	ldr	r5, [sp, #28]
 800f8be:	eba6 040a 	sub.w	r4, r6, sl
 800f8c2:	42a5      	cmp	r5, r4
 800f8c4:	4602      	mov	r2, r0
 800f8c6:	460b      	mov	r3, r1
 800f8c8:	f040 8117 	bne.w	800fafa <_dtoa_r+0x6e2>
 800f8cc:	f7f0 fd06 	bl	80002dc <__adddf3>
 800f8d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f8d4:	4604      	mov	r4, r0
 800f8d6:	460d      	mov	r5, r1
 800f8d8:	f7f1 f946 	bl	8000b68 <__aeabi_dcmpgt>
 800f8dc:	2800      	cmp	r0, #0
 800f8de:	f040 80f9 	bne.w	800fad4 <_dtoa_r+0x6bc>
 800f8e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f8e6:	4620      	mov	r0, r4
 800f8e8:	4629      	mov	r1, r5
 800f8ea:	f7f1 f915 	bl	8000b18 <__aeabi_dcmpeq>
 800f8ee:	b118      	cbz	r0, 800f8f8 <_dtoa_r+0x4e0>
 800f8f0:	f018 0f01 	tst.w	r8, #1
 800f8f4:	f040 80ee 	bne.w	800fad4 <_dtoa_r+0x6bc>
 800f8f8:	4649      	mov	r1, r9
 800f8fa:	4658      	mov	r0, fp
 800f8fc:	f000 ffdc 	bl	80108b8 <_Bfree>
 800f900:	2300      	movs	r3, #0
 800f902:	7033      	strb	r3, [r6, #0]
 800f904:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800f906:	3701      	adds	r7, #1
 800f908:	601f      	str	r7, [r3, #0]
 800f90a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800f90c:	2b00      	cmp	r3, #0
 800f90e:	f000 831d 	beq.w	800ff4c <_dtoa_r+0xb34>
 800f912:	601e      	str	r6, [r3, #0]
 800f914:	e31a      	b.n	800ff4c <_dtoa_r+0xb34>
 800f916:	07e2      	lsls	r2, r4, #31
 800f918:	d505      	bpl.n	800f926 <_dtoa_r+0x50e>
 800f91a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f91e:	f7f0 fe93 	bl	8000648 <__aeabi_dmul>
 800f922:	3601      	adds	r6, #1
 800f924:	2301      	movs	r3, #1
 800f926:	1064      	asrs	r4, r4, #1
 800f928:	3508      	adds	r5, #8
 800f92a:	e73f      	b.n	800f7ac <_dtoa_r+0x394>
 800f92c:	2602      	movs	r6, #2
 800f92e:	e742      	b.n	800f7b6 <_dtoa_r+0x39e>
 800f930:	9c07      	ldr	r4, [sp, #28]
 800f932:	9704      	str	r7, [sp, #16]
 800f934:	e761      	b.n	800f7fa <_dtoa_r+0x3e2>
 800f936:	4b27      	ldr	r3, [pc, #156]	@ (800f9d4 <_dtoa_r+0x5bc>)
 800f938:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f93a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f93e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f942:	4454      	add	r4, sl
 800f944:	2900      	cmp	r1, #0
 800f946:	d053      	beq.n	800f9f0 <_dtoa_r+0x5d8>
 800f948:	4928      	ldr	r1, [pc, #160]	@ (800f9ec <_dtoa_r+0x5d4>)
 800f94a:	2000      	movs	r0, #0
 800f94c:	f7f0 ffa6 	bl	800089c <__aeabi_ddiv>
 800f950:	4633      	mov	r3, r6
 800f952:	462a      	mov	r2, r5
 800f954:	f7f0 fcc0 	bl	80002d8 <__aeabi_dsub>
 800f958:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800f95c:	4656      	mov	r6, sl
 800f95e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f962:	f7f1 f921 	bl	8000ba8 <__aeabi_d2iz>
 800f966:	4605      	mov	r5, r0
 800f968:	f7f0 fe04 	bl	8000574 <__aeabi_i2d>
 800f96c:	4602      	mov	r2, r0
 800f96e:	460b      	mov	r3, r1
 800f970:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f974:	f7f0 fcb0 	bl	80002d8 <__aeabi_dsub>
 800f978:	3530      	adds	r5, #48	@ 0x30
 800f97a:	4602      	mov	r2, r0
 800f97c:	460b      	mov	r3, r1
 800f97e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f982:	f806 5b01 	strb.w	r5, [r6], #1
 800f986:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800f98a:	f7f1 f8cf 	bl	8000b2c <__aeabi_dcmplt>
 800f98e:	2800      	cmp	r0, #0
 800f990:	d171      	bne.n	800fa76 <_dtoa_r+0x65e>
 800f992:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f996:	4911      	ldr	r1, [pc, #68]	@ (800f9dc <_dtoa_r+0x5c4>)
 800f998:	2000      	movs	r0, #0
 800f99a:	f7f0 fc9d 	bl	80002d8 <__aeabi_dsub>
 800f99e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800f9a2:	f7f1 f8c3 	bl	8000b2c <__aeabi_dcmplt>
 800f9a6:	2800      	cmp	r0, #0
 800f9a8:	f040 8095 	bne.w	800fad6 <_dtoa_r+0x6be>
 800f9ac:	42a6      	cmp	r6, r4
 800f9ae:	f43f af50 	beq.w	800f852 <_dtoa_r+0x43a>
 800f9b2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800f9b6:	4b0a      	ldr	r3, [pc, #40]	@ (800f9e0 <_dtoa_r+0x5c8>)
 800f9b8:	2200      	movs	r2, #0
 800f9ba:	f7f0 fe45 	bl	8000648 <__aeabi_dmul>
 800f9be:	4b08      	ldr	r3, [pc, #32]	@ (800f9e0 <_dtoa_r+0x5c8>)
 800f9c0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800f9c4:	2200      	movs	r2, #0
 800f9c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f9ca:	f7f0 fe3d 	bl	8000648 <__aeabi_dmul>
 800f9ce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f9d2:	e7c4      	b.n	800f95e <_dtoa_r+0x546>
 800f9d4:	08012ec8 	.word	0x08012ec8
 800f9d8:	08012ea0 	.word	0x08012ea0
 800f9dc:	3ff00000 	.word	0x3ff00000
 800f9e0:	40240000 	.word	0x40240000
 800f9e4:	401c0000 	.word	0x401c0000
 800f9e8:	40140000 	.word	0x40140000
 800f9ec:	3fe00000 	.word	0x3fe00000
 800f9f0:	4631      	mov	r1, r6
 800f9f2:	4628      	mov	r0, r5
 800f9f4:	f7f0 fe28 	bl	8000648 <__aeabi_dmul>
 800f9f8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800f9fc:	9415      	str	r4, [sp, #84]	@ 0x54
 800f9fe:	4656      	mov	r6, sl
 800fa00:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fa04:	f7f1 f8d0 	bl	8000ba8 <__aeabi_d2iz>
 800fa08:	4605      	mov	r5, r0
 800fa0a:	f7f0 fdb3 	bl	8000574 <__aeabi_i2d>
 800fa0e:	4602      	mov	r2, r0
 800fa10:	460b      	mov	r3, r1
 800fa12:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fa16:	f7f0 fc5f 	bl	80002d8 <__aeabi_dsub>
 800fa1a:	3530      	adds	r5, #48	@ 0x30
 800fa1c:	f806 5b01 	strb.w	r5, [r6], #1
 800fa20:	4602      	mov	r2, r0
 800fa22:	460b      	mov	r3, r1
 800fa24:	42a6      	cmp	r6, r4
 800fa26:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800fa2a:	f04f 0200 	mov.w	r2, #0
 800fa2e:	d124      	bne.n	800fa7a <_dtoa_r+0x662>
 800fa30:	4bac      	ldr	r3, [pc, #688]	@ (800fce4 <_dtoa_r+0x8cc>)
 800fa32:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800fa36:	f7f0 fc51 	bl	80002dc <__adddf3>
 800fa3a:	4602      	mov	r2, r0
 800fa3c:	460b      	mov	r3, r1
 800fa3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fa42:	f7f1 f891 	bl	8000b68 <__aeabi_dcmpgt>
 800fa46:	2800      	cmp	r0, #0
 800fa48:	d145      	bne.n	800fad6 <_dtoa_r+0x6be>
 800fa4a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800fa4e:	49a5      	ldr	r1, [pc, #660]	@ (800fce4 <_dtoa_r+0x8cc>)
 800fa50:	2000      	movs	r0, #0
 800fa52:	f7f0 fc41 	bl	80002d8 <__aeabi_dsub>
 800fa56:	4602      	mov	r2, r0
 800fa58:	460b      	mov	r3, r1
 800fa5a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fa5e:	f7f1 f865 	bl	8000b2c <__aeabi_dcmplt>
 800fa62:	2800      	cmp	r0, #0
 800fa64:	f43f aef5 	beq.w	800f852 <_dtoa_r+0x43a>
 800fa68:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800fa6a:	1e73      	subs	r3, r6, #1
 800fa6c:	9315      	str	r3, [sp, #84]	@ 0x54
 800fa6e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800fa72:	2b30      	cmp	r3, #48	@ 0x30
 800fa74:	d0f8      	beq.n	800fa68 <_dtoa_r+0x650>
 800fa76:	9f04      	ldr	r7, [sp, #16]
 800fa78:	e73e      	b.n	800f8f8 <_dtoa_r+0x4e0>
 800fa7a:	4b9b      	ldr	r3, [pc, #620]	@ (800fce8 <_dtoa_r+0x8d0>)
 800fa7c:	f7f0 fde4 	bl	8000648 <__aeabi_dmul>
 800fa80:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fa84:	e7bc      	b.n	800fa00 <_dtoa_r+0x5e8>
 800fa86:	d10c      	bne.n	800faa2 <_dtoa_r+0x68a>
 800fa88:	4b98      	ldr	r3, [pc, #608]	@ (800fcec <_dtoa_r+0x8d4>)
 800fa8a:	2200      	movs	r2, #0
 800fa8c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fa90:	f7f0 fdda 	bl	8000648 <__aeabi_dmul>
 800fa94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fa98:	f7f1 f85c 	bl	8000b54 <__aeabi_dcmpge>
 800fa9c:	2800      	cmp	r0, #0
 800fa9e:	f000 8157 	beq.w	800fd50 <_dtoa_r+0x938>
 800faa2:	2400      	movs	r4, #0
 800faa4:	4625      	mov	r5, r4
 800faa6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800faa8:	43db      	mvns	r3, r3
 800faaa:	9304      	str	r3, [sp, #16]
 800faac:	4656      	mov	r6, sl
 800faae:	2700      	movs	r7, #0
 800fab0:	4621      	mov	r1, r4
 800fab2:	4658      	mov	r0, fp
 800fab4:	f000 ff00 	bl	80108b8 <_Bfree>
 800fab8:	2d00      	cmp	r5, #0
 800faba:	d0dc      	beq.n	800fa76 <_dtoa_r+0x65e>
 800fabc:	b12f      	cbz	r7, 800faca <_dtoa_r+0x6b2>
 800fabe:	42af      	cmp	r7, r5
 800fac0:	d003      	beq.n	800faca <_dtoa_r+0x6b2>
 800fac2:	4639      	mov	r1, r7
 800fac4:	4658      	mov	r0, fp
 800fac6:	f000 fef7 	bl	80108b8 <_Bfree>
 800faca:	4629      	mov	r1, r5
 800facc:	4658      	mov	r0, fp
 800face:	f000 fef3 	bl	80108b8 <_Bfree>
 800fad2:	e7d0      	b.n	800fa76 <_dtoa_r+0x65e>
 800fad4:	9704      	str	r7, [sp, #16]
 800fad6:	4633      	mov	r3, r6
 800fad8:	461e      	mov	r6, r3
 800fada:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fade:	2a39      	cmp	r2, #57	@ 0x39
 800fae0:	d107      	bne.n	800faf2 <_dtoa_r+0x6da>
 800fae2:	459a      	cmp	sl, r3
 800fae4:	d1f8      	bne.n	800fad8 <_dtoa_r+0x6c0>
 800fae6:	9a04      	ldr	r2, [sp, #16]
 800fae8:	3201      	adds	r2, #1
 800faea:	9204      	str	r2, [sp, #16]
 800faec:	2230      	movs	r2, #48	@ 0x30
 800faee:	f88a 2000 	strb.w	r2, [sl]
 800faf2:	781a      	ldrb	r2, [r3, #0]
 800faf4:	3201      	adds	r2, #1
 800faf6:	701a      	strb	r2, [r3, #0]
 800faf8:	e7bd      	b.n	800fa76 <_dtoa_r+0x65e>
 800fafa:	4b7b      	ldr	r3, [pc, #492]	@ (800fce8 <_dtoa_r+0x8d0>)
 800fafc:	2200      	movs	r2, #0
 800fafe:	f7f0 fda3 	bl	8000648 <__aeabi_dmul>
 800fb02:	2200      	movs	r2, #0
 800fb04:	2300      	movs	r3, #0
 800fb06:	4604      	mov	r4, r0
 800fb08:	460d      	mov	r5, r1
 800fb0a:	f7f1 f805 	bl	8000b18 <__aeabi_dcmpeq>
 800fb0e:	2800      	cmp	r0, #0
 800fb10:	f43f aebb 	beq.w	800f88a <_dtoa_r+0x472>
 800fb14:	e6f0      	b.n	800f8f8 <_dtoa_r+0x4e0>
 800fb16:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800fb18:	2a00      	cmp	r2, #0
 800fb1a:	f000 80db 	beq.w	800fcd4 <_dtoa_r+0x8bc>
 800fb1e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fb20:	2a01      	cmp	r2, #1
 800fb22:	f300 80bf 	bgt.w	800fca4 <_dtoa_r+0x88c>
 800fb26:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800fb28:	2a00      	cmp	r2, #0
 800fb2a:	f000 80b7 	beq.w	800fc9c <_dtoa_r+0x884>
 800fb2e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800fb32:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800fb34:	4646      	mov	r6, r8
 800fb36:	9a08      	ldr	r2, [sp, #32]
 800fb38:	2101      	movs	r1, #1
 800fb3a:	441a      	add	r2, r3
 800fb3c:	4658      	mov	r0, fp
 800fb3e:	4498      	add	r8, r3
 800fb40:	9208      	str	r2, [sp, #32]
 800fb42:	f000 ffb7 	bl	8010ab4 <__i2b>
 800fb46:	4605      	mov	r5, r0
 800fb48:	b15e      	cbz	r6, 800fb62 <_dtoa_r+0x74a>
 800fb4a:	9b08      	ldr	r3, [sp, #32]
 800fb4c:	2b00      	cmp	r3, #0
 800fb4e:	dd08      	ble.n	800fb62 <_dtoa_r+0x74a>
 800fb50:	42b3      	cmp	r3, r6
 800fb52:	9a08      	ldr	r2, [sp, #32]
 800fb54:	bfa8      	it	ge
 800fb56:	4633      	movge	r3, r6
 800fb58:	eba8 0803 	sub.w	r8, r8, r3
 800fb5c:	1af6      	subs	r6, r6, r3
 800fb5e:	1ad3      	subs	r3, r2, r3
 800fb60:	9308      	str	r3, [sp, #32]
 800fb62:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fb64:	b1f3      	cbz	r3, 800fba4 <_dtoa_r+0x78c>
 800fb66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fb68:	2b00      	cmp	r3, #0
 800fb6a:	f000 80b7 	beq.w	800fcdc <_dtoa_r+0x8c4>
 800fb6e:	b18c      	cbz	r4, 800fb94 <_dtoa_r+0x77c>
 800fb70:	4629      	mov	r1, r5
 800fb72:	4622      	mov	r2, r4
 800fb74:	4658      	mov	r0, fp
 800fb76:	f001 f85d 	bl	8010c34 <__pow5mult>
 800fb7a:	464a      	mov	r2, r9
 800fb7c:	4601      	mov	r1, r0
 800fb7e:	4605      	mov	r5, r0
 800fb80:	4658      	mov	r0, fp
 800fb82:	f000 ffad 	bl	8010ae0 <__multiply>
 800fb86:	4649      	mov	r1, r9
 800fb88:	9004      	str	r0, [sp, #16]
 800fb8a:	4658      	mov	r0, fp
 800fb8c:	f000 fe94 	bl	80108b8 <_Bfree>
 800fb90:	9b04      	ldr	r3, [sp, #16]
 800fb92:	4699      	mov	r9, r3
 800fb94:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fb96:	1b1a      	subs	r2, r3, r4
 800fb98:	d004      	beq.n	800fba4 <_dtoa_r+0x78c>
 800fb9a:	4649      	mov	r1, r9
 800fb9c:	4658      	mov	r0, fp
 800fb9e:	f001 f849 	bl	8010c34 <__pow5mult>
 800fba2:	4681      	mov	r9, r0
 800fba4:	2101      	movs	r1, #1
 800fba6:	4658      	mov	r0, fp
 800fba8:	f000 ff84 	bl	8010ab4 <__i2b>
 800fbac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fbae:	4604      	mov	r4, r0
 800fbb0:	2b00      	cmp	r3, #0
 800fbb2:	f000 81cf 	beq.w	800ff54 <_dtoa_r+0xb3c>
 800fbb6:	461a      	mov	r2, r3
 800fbb8:	4601      	mov	r1, r0
 800fbba:	4658      	mov	r0, fp
 800fbbc:	f001 f83a 	bl	8010c34 <__pow5mult>
 800fbc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fbc2:	2b01      	cmp	r3, #1
 800fbc4:	4604      	mov	r4, r0
 800fbc6:	f300 8095 	bgt.w	800fcf4 <_dtoa_r+0x8dc>
 800fbca:	9b02      	ldr	r3, [sp, #8]
 800fbcc:	2b00      	cmp	r3, #0
 800fbce:	f040 8087 	bne.w	800fce0 <_dtoa_r+0x8c8>
 800fbd2:	9b03      	ldr	r3, [sp, #12]
 800fbd4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fbd8:	2b00      	cmp	r3, #0
 800fbda:	f040 8089 	bne.w	800fcf0 <_dtoa_r+0x8d8>
 800fbde:	9b03      	ldr	r3, [sp, #12]
 800fbe0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800fbe4:	0d1b      	lsrs	r3, r3, #20
 800fbe6:	051b      	lsls	r3, r3, #20
 800fbe8:	b12b      	cbz	r3, 800fbf6 <_dtoa_r+0x7de>
 800fbea:	9b08      	ldr	r3, [sp, #32]
 800fbec:	3301      	adds	r3, #1
 800fbee:	9308      	str	r3, [sp, #32]
 800fbf0:	f108 0801 	add.w	r8, r8, #1
 800fbf4:	2301      	movs	r3, #1
 800fbf6:	930a      	str	r3, [sp, #40]	@ 0x28
 800fbf8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fbfa:	2b00      	cmp	r3, #0
 800fbfc:	f000 81b0 	beq.w	800ff60 <_dtoa_r+0xb48>
 800fc00:	6923      	ldr	r3, [r4, #16]
 800fc02:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800fc06:	6918      	ldr	r0, [r3, #16]
 800fc08:	f000 ff08 	bl	8010a1c <__hi0bits>
 800fc0c:	f1c0 0020 	rsb	r0, r0, #32
 800fc10:	9b08      	ldr	r3, [sp, #32]
 800fc12:	4418      	add	r0, r3
 800fc14:	f010 001f 	ands.w	r0, r0, #31
 800fc18:	d077      	beq.n	800fd0a <_dtoa_r+0x8f2>
 800fc1a:	f1c0 0320 	rsb	r3, r0, #32
 800fc1e:	2b04      	cmp	r3, #4
 800fc20:	dd6b      	ble.n	800fcfa <_dtoa_r+0x8e2>
 800fc22:	9b08      	ldr	r3, [sp, #32]
 800fc24:	f1c0 001c 	rsb	r0, r0, #28
 800fc28:	4403      	add	r3, r0
 800fc2a:	4480      	add	r8, r0
 800fc2c:	4406      	add	r6, r0
 800fc2e:	9308      	str	r3, [sp, #32]
 800fc30:	f1b8 0f00 	cmp.w	r8, #0
 800fc34:	dd05      	ble.n	800fc42 <_dtoa_r+0x82a>
 800fc36:	4649      	mov	r1, r9
 800fc38:	4642      	mov	r2, r8
 800fc3a:	4658      	mov	r0, fp
 800fc3c:	f001 f854 	bl	8010ce8 <__lshift>
 800fc40:	4681      	mov	r9, r0
 800fc42:	9b08      	ldr	r3, [sp, #32]
 800fc44:	2b00      	cmp	r3, #0
 800fc46:	dd05      	ble.n	800fc54 <_dtoa_r+0x83c>
 800fc48:	4621      	mov	r1, r4
 800fc4a:	461a      	mov	r2, r3
 800fc4c:	4658      	mov	r0, fp
 800fc4e:	f001 f84b 	bl	8010ce8 <__lshift>
 800fc52:	4604      	mov	r4, r0
 800fc54:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800fc56:	2b00      	cmp	r3, #0
 800fc58:	d059      	beq.n	800fd0e <_dtoa_r+0x8f6>
 800fc5a:	4621      	mov	r1, r4
 800fc5c:	4648      	mov	r0, r9
 800fc5e:	f001 f8af 	bl	8010dc0 <__mcmp>
 800fc62:	2800      	cmp	r0, #0
 800fc64:	da53      	bge.n	800fd0e <_dtoa_r+0x8f6>
 800fc66:	1e7b      	subs	r3, r7, #1
 800fc68:	9304      	str	r3, [sp, #16]
 800fc6a:	4649      	mov	r1, r9
 800fc6c:	2300      	movs	r3, #0
 800fc6e:	220a      	movs	r2, #10
 800fc70:	4658      	mov	r0, fp
 800fc72:	f000 fe43 	bl	80108fc <__multadd>
 800fc76:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fc78:	4681      	mov	r9, r0
 800fc7a:	2b00      	cmp	r3, #0
 800fc7c:	f000 8172 	beq.w	800ff64 <_dtoa_r+0xb4c>
 800fc80:	2300      	movs	r3, #0
 800fc82:	4629      	mov	r1, r5
 800fc84:	220a      	movs	r2, #10
 800fc86:	4658      	mov	r0, fp
 800fc88:	f000 fe38 	bl	80108fc <__multadd>
 800fc8c:	9b00      	ldr	r3, [sp, #0]
 800fc8e:	2b00      	cmp	r3, #0
 800fc90:	4605      	mov	r5, r0
 800fc92:	dc67      	bgt.n	800fd64 <_dtoa_r+0x94c>
 800fc94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fc96:	2b02      	cmp	r3, #2
 800fc98:	dc41      	bgt.n	800fd1e <_dtoa_r+0x906>
 800fc9a:	e063      	b.n	800fd64 <_dtoa_r+0x94c>
 800fc9c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800fc9e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800fca2:	e746      	b.n	800fb32 <_dtoa_r+0x71a>
 800fca4:	9b07      	ldr	r3, [sp, #28]
 800fca6:	1e5c      	subs	r4, r3, #1
 800fca8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fcaa:	42a3      	cmp	r3, r4
 800fcac:	bfbf      	itttt	lt
 800fcae:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800fcb0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800fcb2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800fcb4:	1ae3      	sublt	r3, r4, r3
 800fcb6:	bfb4      	ite	lt
 800fcb8:	18d2      	addlt	r2, r2, r3
 800fcba:	1b1c      	subge	r4, r3, r4
 800fcbc:	9b07      	ldr	r3, [sp, #28]
 800fcbe:	bfbc      	itt	lt
 800fcc0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800fcc2:	2400      	movlt	r4, #0
 800fcc4:	2b00      	cmp	r3, #0
 800fcc6:	bfb5      	itete	lt
 800fcc8:	eba8 0603 	sublt.w	r6, r8, r3
 800fccc:	9b07      	ldrge	r3, [sp, #28]
 800fcce:	2300      	movlt	r3, #0
 800fcd0:	4646      	movge	r6, r8
 800fcd2:	e730      	b.n	800fb36 <_dtoa_r+0x71e>
 800fcd4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800fcd6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800fcd8:	4646      	mov	r6, r8
 800fcda:	e735      	b.n	800fb48 <_dtoa_r+0x730>
 800fcdc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800fcde:	e75c      	b.n	800fb9a <_dtoa_r+0x782>
 800fce0:	2300      	movs	r3, #0
 800fce2:	e788      	b.n	800fbf6 <_dtoa_r+0x7de>
 800fce4:	3fe00000 	.word	0x3fe00000
 800fce8:	40240000 	.word	0x40240000
 800fcec:	40140000 	.word	0x40140000
 800fcf0:	9b02      	ldr	r3, [sp, #8]
 800fcf2:	e780      	b.n	800fbf6 <_dtoa_r+0x7de>
 800fcf4:	2300      	movs	r3, #0
 800fcf6:	930a      	str	r3, [sp, #40]	@ 0x28
 800fcf8:	e782      	b.n	800fc00 <_dtoa_r+0x7e8>
 800fcfa:	d099      	beq.n	800fc30 <_dtoa_r+0x818>
 800fcfc:	9a08      	ldr	r2, [sp, #32]
 800fcfe:	331c      	adds	r3, #28
 800fd00:	441a      	add	r2, r3
 800fd02:	4498      	add	r8, r3
 800fd04:	441e      	add	r6, r3
 800fd06:	9208      	str	r2, [sp, #32]
 800fd08:	e792      	b.n	800fc30 <_dtoa_r+0x818>
 800fd0a:	4603      	mov	r3, r0
 800fd0c:	e7f6      	b.n	800fcfc <_dtoa_r+0x8e4>
 800fd0e:	9b07      	ldr	r3, [sp, #28]
 800fd10:	9704      	str	r7, [sp, #16]
 800fd12:	2b00      	cmp	r3, #0
 800fd14:	dc20      	bgt.n	800fd58 <_dtoa_r+0x940>
 800fd16:	9300      	str	r3, [sp, #0]
 800fd18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fd1a:	2b02      	cmp	r3, #2
 800fd1c:	dd1e      	ble.n	800fd5c <_dtoa_r+0x944>
 800fd1e:	9b00      	ldr	r3, [sp, #0]
 800fd20:	2b00      	cmp	r3, #0
 800fd22:	f47f aec0 	bne.w	800faa6 <_dtoa_r+0x68e>
 800fd26:	4621      	mov	r1, r4
 800fd28:	2205      	movs	r2, #5
 800fd2a:	4658      	mov	r0, fp
 800fd2c:	f000 fde6 	bl	80108fc <__multadd>
 800fd30:	4601      	mov	r1, r0
 800fd32:	4604      	mov	r4, r0
 800fd34:	4648      	mov	r0, r9
 800fd36:	f001 f843 	bl	8010dc0 <__mcmp>
 800fd3a:	2800      	cmp	r0, #0
 800fd3c:	f77f aeb3 	ble.w	800faa6 <_dtoa_r+0x68e>
 800fd40:	4656      	mov	r6, sl
 800fd42:	2331      	movs	r3, #49	@ 0x31
 800fd44:	f806 3b01 	strb.w	r3, [r6], #1
 800fd48:	9b04      	ldr	r3, [sp, #16]
 800fd4a:	3301      	adds	r3, #1
 800fd4c:	9304      	str	r3, [sp, #16]
 800fd4e:	e6ae      	b.n	800faae <_dtoa_r+0x696>
 800fd50:	9c07      	ldr	r4, [sp, #28]
 800fd52:	9704      	str	r7, [sp, #16]
 800fd54:	4625      	mov	r5, r4
 800fd56:	e7f3      	b.n	800fd40 <_dtoa_r+0x928>
 800fd58:	9b07      	ldr	r3, [sp, #28]
 800fd5a:	9300      	str	r3, [sp, #0]
 800fd5c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fd5e:	2b00      	cmp	r3, #0
 800fd60:	f000 8104 	beq.w	800ff6c <_dtoa_r+0xb54>
 800fd64:	2e00      	cmp	r6, #0
 800fd66:	dd05      	ble.n	800fd74 <_dtoa_r+0x95c>
 800fd68:	4629      	mov	r1, r5
 800fd6a:	4632      	mov	r2, r6
 800fd6c:	4658      	mov	r0, fp
 800fd6e:	f000 ffbb 	bl	8010ce8 <__lshift>
 800fd72:	4605      	mov	r5, r0
 800fd74:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fd76:	2b00      	cmp	r3, #0
 800fd78:	d05a      	beq.n	800fe30 <_dtoa_r+0xa18>
 800fd7a:	6869      	ldr	r1, [r5, #4]
 800fd7c:	4658      	mov	r0, fp
 800fd7e:	f000 fd5b 	bl	8010838 <_Balloc>
 800fd82:	4606      	mov	r6, r0
 800fd84:	b928      	cbnz	r0, 800fd92 <_dtoa_r+0x97a>
 800fd86:	4b84      	ldr	r3, [pc, #528]	@ (800ff98 <_dtoa_r+0xb80>)
 800fd88:	4602      	mov	r2, r0
 800fd8a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800fd8e:	f7ff bb5a 	b.w	800f446 <_dtoa_r+0x2e>
 800fd92:	692a      	ldr	r2, [r5, #16]
 800fd94:	3202      	adds	r2, #2
 800fd96:	0092      	lsls	r2, r2, #2
 800fd98:	f105 010c 	add.w	r1, r5, #12
 800fd9c:	300c      	adds	r0, #12
 800fd9e:	f7ff fa94 	bl	800f2ca <memcpy>
 800fda2:	2201      	movs	r2, #1
 800fda4:	4631      	mov	r1, r6
 800fda6:	4658      	mov	r0, fp
 800fda8:	f000 ff9e 	bl	8010ce8 <__lshift>
 800fdac:	f10a 0301 	add.w	r3, sl, #1
 800fdb0:	9307      	str	r3, [sp, #28]
 800fdb2:	9b00      	ldr	r3, [sp, #0]
 800fdb4:	4453      	add	r3, sl
 800fdb6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800fdb8:	9b02      	ldr	r3, [sp, #8]
 800fdba:	f003 0301 	and.w	r3, r3, #1
 800fdbe:	462f      	mov	r7, r5
 800fdc0:	930a      	str	r3, [sp, #40]	@ 0x28
 800fdc2:	4605      	mov	r5, r0
 800fdc4:	9b07      	ldr	r3, [sp, #28]
 800fdc6:	4621      	mov	r1, r4
 800fdc8:	3b01      	subs	r3, #1
 800fdca:	4648      	mov	r0, r9
 800fdcc:	9300      	str	r3, [sp, #0]
 800fdce:	f7ff fa99 	bl	800f304 <quorem>
 800fdd2:	4639      	mov	r1, r7
 800fdd4:	9002      	str	r0, [sp, #8]
 800fdd6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800fdda:	4648      	mov	r0, r9
 800fddc:	f000 fff0 	bl	8010dc0 <__mcmp>
 800fde0:	462a      	mov	r2, r5
 800fde2:	9008      	str	r0, [sp, #32]
 800fde4:	4621      	mov	r1, r4
 800fde6:	4658      	mov	r0, fp
 800fde8:	f001 f806 	bl	8010df8 <__mdiff>
 800fdec:	68c2      	ldr	r2, [r0, #12]
 800fdee:	4606      	mov	r6, r0
 800fdf0:	bb02      	cbnz	r2, 800fe34 <_dtoa_r+0xa1c>
 800fdf2:	4601      	mov	r1, r0
 800fdf4:	4648      	mov	r0, r9
 800fdf6:	f000 ffe3 	bl	8010dc0 <__mcmp>
 800fdfa:	4602      	mov	r2, r0
 800fdfc:	4631      	mov	r1, r6
 800fdfe:	4658      	mov	r0, fp
 800fe00:	920e      	str	r2, [sp, #56]	@ 0x38
 800fe02:	f000 fd59 	bl	80108b8 <_Bfree>
 800fe06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fe08:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fe0a:	9e07      	ldr	r6, [sp, #28]
 800fe0c:	ea43 0102 	orr.w	r1, r3, r2
 800fe10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fe12:	4319      	orrs	r1, r3
 800fe14:	d110      	bne.n	800fe38 <_dtoa_r+0xa20>
 800fe16:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800fe1a:	d029      	beq.n	800fe70 <_dtoa_r+0xa58>
 800fe1c:	9b08      	ldr	r3, [sp, #32]
 800fe1e:	2b00      	cmp	r3, #0
 800fe20:	dd02      	ble.n	800fe28 <_dtoa_r+0xa10>
 800fe22:	9b02      	ldr	r3, [sp, #8]
 800fe24:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800fe28:	9b00      	ldr	r3, [sp, #0]
 800fe2a:	f883 8000 	strb.w	r8, [r3]
 800fe2e:	e63f      	b.n	800fab0 <_dtoa_r+0x698>
 800fe30:	4628      	mov	r0, r5
 800fe32:	e7bb      	b.n	800fdac <_dtoa_r+0x994>
 800fe34:	2201      	movs	r2, #1
 800fe36:	e7e1      	b.n	800fdfc <_dtoa_r+0x9e4>
 800fe38:	9b08      	ldr	r3, [sp, #32]
 800fe3a:	2b00      	cmp	r3, #0
 800fe3c:	db04      	blt.n	800fe48 <_dtoa_r+0xa30>
 800fe3e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800fe40:	430b      	orrs	r3, r1
 800fe42:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800fe44:	430b      	orrs	r3, r1
 800fe46:	d120      	bne.n	800fe8a <_dtoa_r+0xa72>
 800fe48:	2a00      	cmp	r2, #0
 800fe4a:	dded      	ble.n	800fe28 <_dtoa_r+0xa10>
 800fe4c:	4649      	mov	r1, r9
 800fe4e:	2201      	movs	r2, #1
 800fe50:	4658      	mov	r0, fp
 800fe52:	f000 ff49 	bl	8010ce8 <__lshift>
 800fe56:	4621      	mov	r1, r4
 800fe58:	4681      	mov	r9, r0
 800fe5a:	f000 ffb1 	bl	8010dc0 <__mcmp>
 800fe5e:	2800      	cmp	r0, #0
 800fe60:	dc03      	bgt.n	800fe6a <_dtoa_r+0xa52>
 800fe62:	d1e1      	bne.n	800fe28 <_dtoa_r+0xa10>
 800fe64:	f018 0f01 	tst.w	r8, #1
 800fe68:	d0de      	beq.n	800fe28 <_dtoa_r+0xa10>
 800fe6a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800fe6e:	d1d8      	bne.n	800fe22 <_dtoa_r+0xa0a>
 800fe70:	9a00      	ldr	r2, [sp, #0]
 800fe72:	2339      	movs	r3, #57	@ 0x39
 800fe74:	7013      	strb	r3, [r2, #0]
 800fe76:	4633      	mov	r3, r6
 800fe78:	461e      	mov	r6, r3
 800fe7a:	3b01      	subs	r3, #1
 800fe7c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800fe80:	2a39      	cmp	r2, #57	@ 0x39
 800fe82:	d052      	beq.n	800ff2a <_dtoa_r+0xb12>
 800fe84:	3201      	adds	r2, #1
 800fe86:	701a      	strb	r2, [r3, #0]
 800fe88:	e612      	b.n	800fab0 <_dtoa_r+0x698>
 800fe8a:	2a00      	cmp	r2, #0
 800fe8c:	dd07      	ble.n	800fe9e <_dtoa_r+0xa86>
 800fe8e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800fe92:	d0ed      	beq.n	800fe70 <_dtoa_r+0xa58>
 800fe94:	9a00      	ldr	r2, [sp, #0]
 800fe96:	f108 0301 	add.w	r3, r8, #1
 800fe9a:	7013      	strb	r3, [r2, #0]
 800fe9c:	e608      	b.n	800fab0 <_dtoa_r+0x698>
 800fe9e:	9b07      	ldr	r3, [sp, #28]
 800fea0:	9a07      	ldr	r2, [sp, #28]
 800fea2:	f803 8c01 	strb.w	r8, [r3, #-1]
 800fea6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fea8:	4293      	cmp	r3, r2
 800feaa:	d028      	beq.n	800fefe <_dtoa_r+0xae6>
 800feac:	4649      	mov	r1, r9
 800feae:	2300      	movs	r3, #0
 800feb0:	220a      	movs	r2, #10
 800feb2:	4658      	mov	r0, fp
 800feb4:	f000 fd22 	bl	80108fc <__multadd>
 800feb8:	42af      	cmp	r7, r5
 800feba:	4681      	mov	r9, r0
 800febc:	f04f 0300 	mov.w	r3, #0
 800fec0:	f04f 020a 	mov.w	r2, #10
 800fec4:	4639      	mov	r1, r7
 800fec6:	4658      	mov	r0, fp
 800fec8:	d107      	bne.n	800feda <_dtoa_r+0xac2>
 800feca:	f000 fd17 	bl	80108fc <__multadd>
 800fece:	4607      	mov	r7, r0
 800fed0:	4605      	mov	r5, r0
 800fed2:	9b07      	ldr	r3, [sp, #28]
 800fed4:	3301      	adds	r3, #1
 800fed6:	9307      	str	r3, [sp, #28]
 800fed8:	e774      	b.n	800fdc4 <_dtoa_r+0x9ac>
 800feda:	f000 fd0f 	bl	80108fc <__multadd>
 800fede:	4629      	mov	r1, r5
 800fee0:	4607      	mov	r7, r0
 800fee2:	2300      	movs	r3, #0
 800fee4:	220a      	movs	r2, #10
 800fee6:	4658      	mov	r0, fp
 800fee8:	f000 fd08 	bl	80108fc <__multadd>
 800feec:	4605      	mov	r5, r0
 800feee:	e7f0      	b.n	800fed2 <_dtoa_r+0xaba>
 800fef0:	9b00      	ldr	r3, [sp, #0]
 800fef2:	2b00      	cmp	r3, #0
 800fef4:	bfcc      	ite	gt
 800fef6:	461e      	movgt	r6, r3
 800fef8:	2601      	movle	r6, #1
 800fefa:	4456      	add	r6, sl
 800fefc:	2700      	movs	r7, #0
 800fefe:	4649      	mov	r1, r9
 800ff00:	2201      	movs	r2, #1
 800ff02:	4658      	mov	r0, fp
 800ff04:	f000 fef0 	bl	8010ce8 <__lshift>
 800ff08:	4621      	mov	r1, r4
 800ff0a:	4681      	mov	r9, r0
 800ff0c:	f000 ff58 	bl	8010dc0 <__mcmp>
 800ff10:	2800      	cmp	r0, #0
 800ff12:	dcb0      	bgt.n	800fe76 <_dtoa_r+0xa5e>
 800ff14:	d102      	bne.n	800ff1c <_dtoa_r+0xb04>
 800ff16:	f018 0f01 	tst.w	r8, #1
 800ff1a:	d1ac      	bne.n	800fe76 <_dtoa_r+0xa5e>
 800ff1c:	4633      	mov	r3, r6
 800ff1e:	461e      	mov	r6, r3
 800ff20:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ff24:	2a30      	cmp	r2, #48	@ 0x30
 800ff26:	d0fa      	beq.n	800ff1e <_dtoa_r+0xb06>
 800ff28:	e5c2      	b.n	800fab0 <_dtoa_r+0x698>
 800ff2a:	459a      	cmp	sl, r3
 800ff2c:	d1a4      	bne.n	800fe78 <_dtoa_r+0xa60>
 800ff2e:	9b04      	ldr	r3, [sp, #16]
 800ff30:	3301      	adds	r3, #1
 800ff32:	9304      	str	r3, [sp, #16]
 800ff34:	2331      	movs	r3, #49	@ 0x31
 800ff36:	f88a 3000 	strb.w	r3, [sl]
 800ff3a:	e5b9      	b.n	800fab0 <_dtoa_r+0x698>
 800ff3c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ff3e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800ff9c <_dtoa_r+0xb84>
 800ff42:	b11b      	cbz	r3, 800ff4c <_dtoa_r+0xb34>
 800ff44:	f10a 0308 	add.w	r3, sl, #8
 800ff48:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800ff4a:	6013      	str	r3, [r2, #0]
 800ff4c:	4650      	mov	r0, sl
 800ff4e:	b019      	add	sp, #100	@ 0x64
 800ff50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ff56:	2b01      	cmp	r3, #1
 800ff58:	f77f ae37 	ble.w	800fbca <_dtoa_r+0x7b2>
 800ff5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ff5e:	930a      	str	r3, [sp, #40]	@ 0x28
 800ff60:	2001      	movs	r0, #1
 800ff62:	e655      	b.n	800fc10 <_dtoa_r+0x7f8>
 800ff64:	9b00      	ldr	r3, [sp, #0]
 800ff66:	2b00      	cmp	r3, #0
 800ff68:	f77f aed6 	ble.w	800fd18 <_dtoa_r+0x900>
 800ff6c:	4656      	mov	r6, sl
 800ff6e:	4621      	mov	r1, r4
 800ff70:	4648      	mov	r0, r9
 800ff72:	f7ff f9c7 	bl	800f304 <quorem>
 800ff76:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800ff7a:	f806 8b01 	strb.w	r8, [r6], #1
 800ff7e:	9b00      	ldr	r3, [sp, #0]
 800ff80:	eba6 020a 	sub.w	r2, r6, sl
 800ff84:	4293      	cmp	r3, r2
 800ff86:	ddb3      	ble.n	800fef0 <_dtoa_r+0xad8>
 800ff88:	4649      	mov	r1, r9
 800ff8a:	2300      	movs	r3, #0
 800ff8c:	220a      	movs	r2, #10
 800ff8e:	4658      	mov	r0, fp
 800ff90:	f000 fcb4 	bl	80108fc <__multadd>
 800ff94:	4681      	mov	r9, r0
 800ff96:	e7ea      	b.n	800ff6e <_dtoa_r+0xb56>
 800ff98:	08012dc5 	.word	0x08012dc5
 800ff9c:	08012d49 	.word	0x08012d49

0800ffa0 <_free_r>:
 800ffa0:	b538      	push	{r3, r4, r5, lr}
 800ffa2:	4605      	mov	r5, r0
 800ffa4:	2900      	cmp	r1, #0
 800ffa6:	d041      	beq.n	801002c <_free_r+0x8c>
 800ffa8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ffac:	1f0c      	subs	r4, r1, #4
 800ffae:	2b00      	cmp	r3, #0
 800ffb0:	bfb8      	it	lt
 800ffb2:	18e4      	addlt	r4, r4, r3
 800ffb4:	f000 fc34 	bl	8010820 <__malloc_lock>
 800ffb8:	4a1d      	ldr	r2, [pc, #116]	@ (8010030 <_free_r+0x90>)
 800ffba:	6813      	ldr	r3, [r2, #0]
 800ffbc:	b933      	cbnz	r3, 800ffcc <_free_r+0x2c>
 800ffbe:	6063      	str	r3, [r4, #4]
 800ffc0:	6014      	str	r4, [r2, #0]
 800ffc2:	4628      	mov	r0, r5
 800ffc4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ffc8:	f000 bc30 	b.w	801082c <__malloc_unlock>
 800ffcc:	42a3      	cmp	r3, r4
 800ffce:	d908      	bls.n	800ffe2 <_free_r+0x42>
 800ffd0:	6820      	ldr	r0, [r4, #0]
 800ffd2:	1821      	adds	r1, r4, r0
 800ffd4:	428b      	cmp	r3, r1
 800ffd6:	bf01      	itttt	eq
 800ffd8:	6819      	ldreq	r1, [r3, #0]
 800ffda:	685b      	ldreq	r3, [r3, #4]
 800ffdc:	1809      	addeq	r1, r1, r0
 800ffde:	6021      	streq	r1, [r4, #0]
 800ffe0:	e7ed      	b.n	800ffbe <_free_r+0x1e>
 800ffe2:	461a      	mov	r2, r3
 800ffe4:	685b      	ldr	r3, [r3, #4]
 800ffe6:	b10b      	cbz	r3, 800ffec <_free_r+0x4c>
 800ffe8:	42a3      	cmp	r3, r4
 800ffea:	d9fa      	bls.n	800ffe2 <_free_r+0x42>
 800ffec:	6811      	ldr	r1, [r2, #0]
 800ffee:	1850      	adds	r0, r2, r1
 800fff0:	42a0      	cmp	r0, r4
 800fff2:	d10b      	bne.n	801000c <_free_r+0x6c>
 800fff4:	6820      	ldr	r0, [r4, #0]
 800fff6:	4401      	add	r1, r0
 800fff8:	1850      	adds	r0, r2, r1
 800fffa:	4283      	cmp	r3, r0
 800fffc:	6011      	str	r1, [r2, #0]
 800fffe:	d1e0      	bne.n	800ffc2 <_free_r+0x22>
 8010000:	6818      	ldr	r0, [r3, #0]
 8010002:	685b      	ldr	r3, [r3, #4]
 8010004:	6053      	str	r3, [r2, #4]
 8010006:	4408      	add	r0, r1
 8010008:	6010      	str	r0, [r2, #0]
 801000a:	e7da      	b.n	800ffc2 <_free_r+0x22>
 801000c:	d902      	bls.n	8010014 <_free_r+0x74>
 801000e:	230c      	movs	r3, #12
 8010010:	602b      	str	r3, [r5, #0]
 8010012:	e7d6      	b.n	800ffc2 <_free_r+0x22>
 8010014:	6820      	ldr	r0, [r4, #0]
 8010016:	1821      	adds	r1, r4, r0
 8010018:	428b      	cmp	r3, r1
 801001a:	bf04      	itt	eq
 801001c:	6819      	ldreq	r1, [r3, #0]
 801001e:	685b      	ldreq	r3, [r3, #4]
 8010020:	6063      	str	r3, [r4, #4]
 8010022:	bf04      	itt	eq
 8010024:	1809      	addeq	r1, r1, r0
 8010026:	6021      	streq	r1, [r4, #0]
 8010028:	6054      	str	r4, [r2, #4]
 801002a:	e7ca      	b.n	800ffc2 <_free_r+0x22>
 801002c:	bd38      	pop	{r3, r4, r5, pc}
 801002e:	bf00      	nop
 8010030:	20000a84 	.word	0x20000a84

08010034 <rshift>:
 8010034:	6903      	ldr	r3, [r0, #16]
 8010036:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801003a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801003e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8010042:	f100 0414 	add.w	r4, r0, #20
 8010046:	dd45      	ble.n	80100d4 <rshift+0xa0>
 8010048:	f011 011f 	ands.w	r1, r1, #31
 801004c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8010050:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8010054:	d10c      	bne.n	8010070 <rshift+0x3c>
 8010056:	f100 0710 	add.w	r7, r0, #16
 801005a:	4629      	mov	r1, r5
 801005c:	42b1      	cmp	r1, r6
 801005e:	d334      	bcc.n	80100ca <rshift+0x96>
 8010060:	1a9b      	subs	r3, r3, r2
 8010062:	009b      	lsls	r3, r3, #2
 8010064:	1eea      	subs	r2, r5, #3
 8010066:	4296      	cmp	r6, r2
 8010068:	bf38      	it	cc
 801006a:	2300      	movcc	r3, #0
 801006c:	4423      	add	r3, r4
 801006e:	e015      	b.n	801009c <rshift+0x68>
 8010070:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8010074:	f1c1 0820 	rsb	r8, r1, #32
 8010078:	40cf      	lsrs	r7, r1
 801007a:	f105 0e04 	add.w	lr, r5, #4
 801007e:	46a1      	mov	r9, r4
 8010080:	4576      	cmp	r6, lr
 8010082:	46f4      	mov	ip, lr
 8010084:	d815      	bhi.n	80100b2 <rshift+0x7e>
 8010086:	1a9a      	subs	r2, r3, r2
 8010088:	0092      	lsls	r2, r2, #2
 801008a:	3a04      	subs	r2, #4
 801008c:	3501      	adds	r5, #1
 801008e:	42ae      	cmp	r6, r5
 8010090:	bf38      	it	cc
 8010092:	2200      	movcc	r2, #0
 8010094:	18a3      	adds	r3, r4, r2
 8010096:	50a7      	str	r7, [r4, r2]
 8010098:	b107      	cbz	r7, 801009c <rshift+0x68>
 801009a:	3304      	adds	r3, #4
 801009c:	1b1a      	subs	r2, r3, r4
 801009e:	42a3      	cmp	r3, r4
 80100a0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80100a4:	bf08      	it	eq
 80100a6:	2300      	moveq	r3, #0
 80100a8:	6102      	str	r2, [r0, #16]
 80100aa:	bf08      	it	eq
 80100ac:	6143      	streq	r3, [r0, #20]
 80100ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80100b2:	f8dc c000 	ldr.w	ip, [ip]
 80100b6:	fa0c fc08 	lsl.w	ip, ip, r8
 80100ba:	ea4c 0707 	orr.w	r7, ip, r7
 80100be:	f849 7b04 	str.w	r7, [r9], #4
 80100c2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80100c6:	40cf      	lsrs	r7, r1
 80100c8:	e7da      	b.n	8010080 <rshift+0x4c>
 80100ca:	f851 cb04 	ldr.w	ip, [r1], #4
 80100ce:	f847 cf04 	str.w	ip, [r7, #4]!
 80100d2:	e7c3      	b.n	801005c <rshift+0x28>
 80100d4:	4623      	mov	r3, r4
 80100d6:	e7e1      	b.n	801009c <rshift+0x68>

080100d8 <__hexdig_fun>:
 80100d8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80100dc:	2b09      	cmp	r3, #9
 80100de:	d802      	bhi.n	80100e6 <__hexdig_fun+0xe>
 80100e0:	3820      	subs	r0, #32
 80100e2:	b2c0      	uxtb	r0, r0
 80100e4:	4770      	bx	lr
 80100e6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80100ea:	2b05      	cmp	r3, #5
 80100ec:	d801      	bhi.n	80100f2 <__hexdig_fun+0x1a>
 80100ee:	3847      	subs	r0, #71	@ 0x47
 80100f0:	e7f7      	b.n	80100e2 <__hexdig_fun+0xa>
 80100f2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80100f6:	2b05      	cmp	r3, #5
 80100f8:	d801      	bhi.n	80100fe <__hexdig_fun+0x26>
 80100fa:	3827      	subs	r0, #39	@ 0x27
 80100fc:	e7f1      	b.n	80100e2 <__hexdig_fun+0xa>
 80100fe:	2000      	movs	r0, #0
 8010100:	4770      	bx	lr
	...

08010104 <__gethex>:
 8010104:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010108:	b085      	sub	sp, #20
 801010a:	468a      	mov	sl, r1
 801010c:	9302      	str	r3, [sp, #8]
 801010e:	680b      	ldr	r3, [r1, #0]
 8010110:	9001      	str	r0, [sp, #4]
 8010112:	4690      	mov	r8, r2
 8010114:	1c9c      	adds	r4, r3, #2
 8010116:	46a1      	mov	r9, r4
 8010118:	f814 0b01 	ldrb.w	r0, [r4], #1
 801011c:	2830      	cmp	r0, #48	@ 0x30
 801011e:	d0fa      	beq.n	8010116 <__gethex+0x12>
 8010120:	eba9 0303 	sub.w	r3, r9, r3
 8010124:	f1a3 0b02 	sub.w	fp, r3, #2
 8010128:	f7ff ffd6 	bl	80100d8 <__hexdig_fun>
 801012c:	4605      	mov	r5, r0
 801012e:	2800      	cmp	r0, #0
 8010130:	d168      	bne.n	8010204 <__gethex+0x100>
 8010132:	49a0      	ldr	r1, [pc, #640]	@ (80103b4 <__gethex+0x2b0>)
 8010134:	2201      	movs	r2, #1
 8010136:	4648      	mov	r0, r9
 8010138:	f7ff f83e 	bl	800f1b8 <strncmp>
 801013c:	4607      	mov	r7, r0
 801013e:	2800      	cmp	r0, #0
 8010140:	d167      	bne.n	8010212 <__gethex+0x10e>
 8010142:	f899 0001 	ldrb.w	r0, [r9, #1]
 8010146:	4626      	mov	r6, r4
 8010148:	f7ff ffc6 	bl	80100d8 <__hexdig_fun>
 801014c:	2800      	cmp	r0, #0
 801014e:	d062      	beq.n	8010216 <__gethex+0x112>
 8010150:	4623      	mov	r3, r4
 8010152:	7818      	ldrb	r0, [r3, #0]
 8010154:	2830      	cmp	r0, #48	@ 0x30
 8010156:	4699      	mov	r9, r3
 8010158:	f103 0301 	add.w	r3, r3, #1
 801015c:	d0f9      	beq.n	8010152 <__gethex+0x4e>
 801015e:	f7ff ffbb 	bl	80100d8 <__hexdig_fun>
 8010162:	fab0 f580 	clz	r5, r0
 8010166:	096d      	lsrs	r5, r5, #5
 8010168:	f04f 0b01 	mov.w	fp, #1
 801016c:	464a      	mov	r2, r9
 801016e:	4616      	mov	r6, r2
 8010170:	3201      	adds	r2, #1
 8010172:	7830      	ldrb	r0, [r6, #0]
 8010174:	f7ff ffb0 	bl	80100d8 <__hexdig_fun>
 8010178:	2800      	cmp	r0, #0
 801017a:	d1f8      	bne.n	801016e <__gethex+0x6a>
 801017c:	498d      	ldr	r1, [pc, #564]	@ (80103b4 <__gethex+0x2b0>)
 801017e:	2201      	movs	r2, #1
 8010180:	4630      	mov	r0, r6
 8010182:	f7ff f819 	bl	800f1b8 <strncmp>
 8010186:	2800      	cmp	r0, #0
 8010188:	d13f      	bne.n	801020a <__gethex+0x106>
 801018a:	b944      	cbnz	r4, 801019e <__gethex+0x9a>
 801018c:	1c74      	adds	r4, r6, #1
 801018e:	4622      	mov	r2, r4
 8010190:	4616      	mov	r6, r2
 8010192:	3201      	adds	r2, #1
 8010194:	7830      	ldrb	r0, [r6, #0]
 8010196:	f7ff ff9f 	bl	80100d8 <__hexdig_fun>
 801019a:	2800      	cmp	r0, #0
 801019c:	d1f8      	bne.n	8010190 <__gethex+0x8c>
 801019e:	1ba4      	subs	r4, r4, r6
 80101a0:	00a7      	lsls	r7, r4, #2
 80101a2:	7833      	ldrb	r3, [r6, #0]
 80101a4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80101a8:	2b50      	cmp	r3, #80	@ 0x50
 80101aa:	d13e      	bne.n	801022a <__gethex+0x126>
 80101ac:	7873      	ldrb	r3, [r6, #1]
 80101ae:	2b2b      	cmp	r3, #43	@ 0x2b
 80101b0:	d033      	beq.n	801021a <__gethex+0x116>
 80101b2:	2b2d      	cmp	r3, #45	@ 0x2d
 80101b4:	d034      	beq.n	8010220 <__gethex+0x11c>
 80101b6:	1c71      	adds	r1, r6, #1
 80101b8:	2400      	movs	r4, #0
 80101ba:	7808      	ldrb	r0, [r1, #0]
 80101bc:	f7ff ff8c 	bl	80100d8 <__hexdig_fun>
 80101c0:	1e43      	subs	r3, r0, #1
 80101c2:	b2db      	uxtb	r3, r3
 80101c4:	2b18      	cmp	r3, #24
 80101c6:	d830      	bhi.n	801022a <__gethex+0x126>
 80101c8:	f1a0 0210 	sub.w	r2, r0, #16
 80101cc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80101d0:	f7ff ff82 	bl	80100d8 <__hexdig_fun>
 80101d4:	f100 3cff 	add.w	ip, r0, #4294967295
 80101d8:	fa5f fc8c 	uxtb.w	ip, ip
 80101dc:	f1bc 0f18 	cmp.w	ip, #24
 80101e0:	f04f 030a 	mov.w	r3, #10
 80101e4:	d91e      	bls.n	8010224 <__gethex+0x120>
 80101e6:	b104      	cbz	r4, 80101ea <__gethex+0xe6>
 80101e8:	4252      	negs	r2, r2
 80101ea:	4417      	add	r7, r2
 80101ec:	f8ca 1000 	str.w	r1, [sl]
 80101f0:	b1ed      	cbz	r5, 801022e <__gethex+0x12a>
 80101f2:	f1bb 0f00 	cmp.w	fp, #0
 80101f6:	bf0c      	ite	eq
 80101f8:	2506      	moveq	r5, #6
 80101fa:	2500      	movne	r5, #0
 80101fc:	4628      	mov	r0, r5
 80101fe:	b005      	add	sp, #20
 8010200:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010204:	2500      	movs	r5, #0
 8010206:	462c      	mov	r4, r5
 8010208:	e7b0      	b.n	801016c <__gethex+0x68>
 801020a:	2c00      	cmp	r4, #0
 801020c:	d1c7      	bne.n	801019e <__gethex+0x9a>
 801020e:	4627      	mov	r7, r4
 8010210:	e7c7      	b.n	80101a2 <__gethex+0x9e>
 8010212:	464e      	mov	r6, r9
 8010214:	462f      	mov	r7, r5
 8010216:	2501      	movs	r5, #1
 8010218:	e7c3      	b.n	80101a2 <__gethex+0x9e>
 801021a:	2400      	movs	r4, #0
 801021c:	1cb1      	adds	r1, r6, #2
 801021e:	e7cc      	b.n	80101ba <__gethex+0xb6>
 8010220:	2401      	movs	r4, #1
 8010222:	e7fb      	b.n	801021c <__gethex+0x118>
 8010224:	fb03 0002 	mla	r0, r3, r2, r0
 8010228:	e7ce      	b.n	80101c8 <__gethex+0xc4>
 801022a:	4631      	mov	r1, r6
 801022c:	e7de      	b.n	80101ec <__gethex+0xe8>
 801022e:	eba6 0309 	sub.w	r3, r6, r9
 8010232:	3b01      	subs	r3, #1
 8010234:	4629      	mov	r1, r5
 8010236:	2b07      	cmp	r3, #7
 8010238:	dc0a      	bgt.n	8010250 <__gethex+0x14c>
 801023a:	9801      	ldr	r0, [sp, #4]
 801023c:	f000 fafc 	bl	8010838 <_Balloc>
 8010240:	4604      	mov	r4, r0
 8010242:	b940      	cbnz	r0, 8010256 <__gethex+0x152>
 8010244:	4b5c      	ldr	r3, [pc, #368]	@ (80103b8 <__gethex+0x2b4>)
 8010246:	4602      	mov	r2, r0
 8010248:	21e4      	movs	r1, #228	@ 0xe4
 801024a:	485c      	ldr	r0, [pc, #368]	@ (80103bc <__gethex+0x2b8>)
 801024c:	f001 fa5c 	bl	8011708 <__assert_func>
 8010250:	3101      	adds	r1, #1
 8010252:	105b      	asrs	r3, r3, #1
 8010254:	e7ef      	b.n	8010236 <__gethex+0x132>
 8010256:	f100 0a14 	add.w	sl, r0, #20
 801025a:	2300      	movs	r3, #0
 801025c:	4655      	mov	r5, sl
 801025e:	469b      	mov	fp, r3
 8010260:	45b1      	cmp	r9, r6
 8010262:	d337      	bcc.n	80102d4 <__gethex+0x1d0>
 8010264:	f845 bb04 	str.w	fp, [r5], #4
 8010268:	eba5 050a 	sub.w	r5, r5, sl
 801026c:	10ad      	asrs	r5, r5, #2
 801026e:	6125      	str	r5, [r4, #16]
 8010270:	4658      	mov	r0, fp
 8010272:	f000 fbd3 	bl	8010a1c <__hi0bits>
 8010276:	016d      	lsls	r5, r5, #5
 8010278:	f8d8 6000 	ldr.w	r6, [r8]
 801027c:	1a2d      	subs	r5, r5, r0
 801027e:	42b5      	cmp	r5, r6
 8010280:	dd54      	ble.n	801032c <__gethex+0x228>
 8010282:	1bad      	subs	r5, r5, r6
 8010284:	4629      	mov	r1, r5
 8010286:	4620      	mov	r0, r4
 8010288:	f000 ff67 	bl	801115a <__any_on>
 801028c:	4681      	mov	r9, r0
 801028e:	b178      	cbz	r0, 80102b0 <__gethex+0x1ac>
 8010290:	1e6b      	subs	r3, r5, #1
 8010292:	1159      	asrs	r1, r3, #5
 8010294:	f003 021f 	and.w	r2, r3, #31
 8010298:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801029c:	f04f 0901 	mov.w	r9, #1
 80102a0:	fa09 f202 	lsl.w	r2, r9, r2
 80102a4:	420a      	tst	r2, r1
 80102a6:	d003      	beq.n	80102b0 <__gethex+0x1ac>
 80102a8:	454b      	cmp	r3, r9
 80102aa:	dc36      	bgt.n	801031a <__gethex+0x216>
 80102ac:	f04f 0902 	mov.w	r9, #2
 80102b0:	4629      	mov	r1, r5
 80102b2:	4620      	mov	r0, r4
 80102b4:	f7ff febe 	bl	8010034 <rshift>
 80102b8:	442f      	add	r7, r5
 80102ba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80102be:	42bb      	cmp	r3, r7
 80102c0:	da42      	bge.n	8010348 <__gethex+0x244>
 80102c2:	9801      	ldr	r0, [sp, #4]
 80102c4:	4621      	mov	r1, r4
 80102c6:	f000 faf7 	bl	80108b8 <_Bfree>
 80102ca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80102cc:	2300      	movs	r3, #0
 80102ce:	6013      	str	r3, [r2, #0]
 80102d0:	25a3      	movs	r5, #163	@ 0xa3
 80102d2:	e793      	b.n	80101fc <__gethex+0xf8>
 80102d4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80102d8:	2a2e      	cmp	r2, #46	@ 0x2e
 80102da:	d012      	beq.n	8010302 <__gethex+0x1fe>
 80102dc:	2b20      	cmp	r3, #32
 80102de:	d104      	bne.n	80102ea <__gethex+0x1e6>
 80102e0:	f845 bb04 	str.w	fp, [r5], #4
 80102e4:	f04f 0b00 	mov.w	fp, #0
 80102e8:	465b      	mov	r3, fp
 80102ea:	7830      	ldrb	r0, [r6, #0]
 80102ec:	9303      	str	r3, [sp, #12]
 80102ee:	f7ff fef3 	bl	80100d8 <__hexdig_fun>
 80102f2:	9b03      	ldr	r3, [sp, #12]
 80102f4:	f000 000f 	and.w	r0, r0, #15
 80102f8:	4098      	lsls	r0, r3
 80102fa:	ea4b 0b00 	orr.w	fp, fp, r0
 80102fe:	3304      	adds	r3, #4
 8010300:	e7ae      	b.n	8010260 <__gethex+0x15c>
 8010302:	45b1      	cmp	r9, r6
 8010304:	d8ea      	bhi.n	80102dc <__gethex+0x1d8>
 8010306:	492b      	ldr	r1, [pc, #172]	@ (80103b4 <__gethex+0x2b0>)
 8010308:	9303      	str	r3, [sp, #12]
 801030a:	2201      	movs	r2, #1
 801030c:	4630      	mov	r0, r6
 801030e:	f7fe ff53 	bl	800f1b8 <strncmp>
 8010312:	9b03      	ldr	r3, [sp, #12]
 8010314:	2800      	cmp	r0, #0
 8010316:	d1e1      	bne.n	80102dc <__gethex+0x1d8>
 8010318:	e7a2      	b.n	8010260 <__gethex+0x15c>
 801031a:	1ea9      	subs	r1, r5, #2
 801031c:	4620      	mov	r0, r4
 801031e:	f000 ff1c 	bl	801115a <__any_on>
 8010322:	2800      	cmp	r0, #0
 8010324:	d0c2      	beq.n	80102ac <__gethex+0x1a8>
 8010326:	f04f 0903 	mov.w	r9, #3
 801032a:	e7c1      	b.n	80102b0 <__gethex+0x1ac>
 801032c:	da09      	bge.n	8010342 <__gethex+0x23e>
 801032e:	1b75      	subs	r5, r6, r5
 8010330:	4621      	mov	r1, r4
 8010332:	9801      	ldr	r0, [sp, #4]
 8010334:	462a      	mov	r2, r5
 8010336:	f000 fcd7 	bl	8010ce8 <__lshift>
 801033a:	1b7f      	subs	r7, r7, r5
 801033c:	4604      	mov	r4, r0
 801033e:	f100 0a14 	add.w	sl, r0, #20
 8010342:	f04f 0900 	mov.w	r9, #0
 8010346:	e7b8      	b.n	80102ba <__gethex+0x1b6>
 8010348:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801034c:	42bd      	cmp	r5, r7
 801034e:	dd6f      	ble.n	8010430 <__gethex+0x32c>
 8010350:	1bed      	subs	r5, r5, r7
 8010352:	42ae      	cmp	r6, r5
 8010354:	dc34      	bgt.n	80103c0 <__gethex+0x2bc>
 8010356:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801035a:	2b02      	cmp	r3, #2
 801035c:	d022      	beq.n	80103a4 <__gethex+0x2a0>
 801035e:	2b03      	cmp	r3, #3
 8010360:	d024      	beq.n	80103ac <__gethex+0x2a8>
 8010362:	2b01      	cmp	r3, #1
 8010364:	d115      	bne.n	8010392 <__gethex+0x28e>
 8010366:	42ae      	cmp	r6, r5
 8010368:	d113      	bne.n	8010392 <__gethex+0x28e>
 801036a:	2e01      	cmp	r6, #1
 801036c:	d10b      	bne.n	8010386 <__gethex+0x282>
 801036e:	9a02      	ldr	r2, [sp, #8]
 8010370:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8010374:	6013      	str	r3, [r2, #0]
 8010376:	2301      	movs	r3, #1
 8010378:	6123      	str	r3, [r4, #16]
 801037a:	f8ca 3000 	str.w	r3, [sl]
 801037e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010380:	2562      	movs	r5, #98	@ 0x62
 8010382:	601c      	str	r4, [r3, #0]
 8010384:	e73a      	b.n	80101fc <__gethex+0xf8>
 8010386:	1e71      	subs	r1, r6, #1
 8010388:	4620      	mov	r0, r4
 801038a:	f000 fee6 	bl	801115a <__any_on>
 801038e:	2800      	cmp	r0, #0
 8010390:	d1ed      	bne.n	801036e <__gethex+0x26a>
 8010392:	9801      	ldr	r0, [sp, #4]
 8010394:	4621      	mov	r1, r4
 8010396:	f000 fa8f 	bl	80108b8 <_Bfree>
 801039a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801039c:	2300      	movs	r3, #0
 801039e:	6013      	str	r3, [r2, #0]
 80103a0:	2550      	movs	r5, #80	@ 0x50
 80103a2:	e72b      	b.n	80101fc <__gethex+0xf8>
 80103a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80103a6:	2b00      	cmp	r3, #0
 80103a8:	d1f3      	bne.n	8010392 <__gethex+0x28e>
 80103aa:	e7e0      	b.n	801036e <__gethex+0x26a>
 80103ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80103ae:	2b00      	cmp	r3, #0
 80103b0:	d1dd      	bne.n	801036e <__gethex+0x26a>
 80103b2:	e7ee      	b.n	8010392 <__gethex+0x28e>
 80103b4:	08012cb0 	.word	0x08012cb0
 80103b8:	08012dc5 	.word	0x08012dc5
 80103bc:	08012dd6 	.word	0x08012dd6
 80103c0:	1e6f      	subs	r7, r5, #1
 80103c2:	f1b9 0f00 	cmp.w	r9, #0
 80103c6:	d130      	bne.n	801042a <__gethex+0x326>
 80103c8:	b127      	cbz	r7, 80103d4 <__gethex+0x2d0>
 80103ca:	4639      	mov	r1, r7
 80103cc:	4620      	mov	r0, r4
 80103ce:	f000 fec4 	bl	801115a <__any_on>
 80103d2:	4681      	mov	r9, r0
 80103d4:	117a      	asrs	r2, r7, #5
 80103d6:	2301      	movs	r3, #1
 80103d8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80103dc:	f007 071f 	and.w	r7, r7, #31
 80103e0:	40bb      	lsls	r3, r7
 80103e2:	4213      	tst	r3, r2
 80103e4:	4629      	mov	r1, r5
 80103e6:	4620      	mov	r0, r4
 80103e8:	bf18      	it	ne
 80103ea:	f049 0902 	orrne.w	r9, r9, #2
 80103ee:	f7ff fe21 	bl	8010034 <rshift>
 80103f2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80103f6:	1b76      	subs	r6, r6, r5
 80103f8:	2502      	movs	r5, #2
 80103fa:	f1b9 0f00 	cmp.w	r9, #0
 80103fe:	d047      	beq.n	8010490 <__gethex+0x38c>
 8010400:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010404:	2b02      	cmp	r3, #2
 8010406:	d015      	beq.n	8010434 <__gethex+0x330>
 8010408:	2b03      	cmp	r3, #3
 801040a:	d017      	beq.n	801043c <__gethex+0x338>
 801040c:	2b01      	cmp	r3, #1
 801040e:	d109      	bne.n	8010424 <__gethex+0x320>
 8010410:	f019 0f02 	tst.w	r9, #2
 8010414:	d006      	beq.n	8010424 <__gethex+0x320>
 8010416:	f8da 3000 	ldr.w	r3, [sl]
 801041a:	ea49 0903 	orr.w	r9, r9, r3
 801041e:	f019 0f01 	tst.w	r9, #1
 8010422:	d10e      	bne.n	8010442 <__gethex+0x33e>
 8010424:	f045 0510 	orr.w	r5, r5, #16
 8010428:	e032      	b.n	8010490 <__gethex+0x38c>
 801042a:	f04f 0901 	mov.w	r9, #1
 801042e:	e7d1      	b.n	80103d4 <__gethex+0x2d0>
 8010430:	2501      	movs	r5, #1
 8010432:	e7e2      	b.n	80103fa <__gethex+0x2f6>
 8010434:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010436:	f1c3 0301 	rsb	r3, r3, #1
 801043a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801043c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801043e:	2b00      	cmp	r3, #0
 8010440:	d0f0      	beq.n	8010424 <__gethex+0x320>
 8010442:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8010446:	f104 0314 	add.w	r3, r4, #20
 801044a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801044e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8010452:	f04f 0c00 	mov.w	ip, #0
 8010456:	4618      	mov	r0, r3
 8010458:	f853 2b04 	ldr.w	r2, [r3], #4
 801045c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8010460:	d01b      	beq.n	801049a <__gethex+0x396>
 8010462:	3201      	adds	r2, #1
 8010464:	6002      	str	r2, [r0, #0]
 8010466:	2d02      	cmp	r5, #2
 8010468:	f104 0314 	add.w	r3, r4, #20
 801046c:	d13c      	bne.n	80104e8 <__gethex+0x3e4>
 801046e:	f8d8 2000 	ldr.w	r2, [r8]
 8010472:	3a01      	subs	r2, #1
 8010474:	42b2      	cmp	r2, r6
 8010476:	d109      	bne.n	801048c <__gethex+0x388>
 8010478:	1171      	asrs	r1, r6, #5
 801047a:	2201      	movs	r2, #1
 801047c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010480:	f006 061f 	and.w	r6, r6, #31
 8010484:	fa02 f606 	lsl.w	r6, r2, r6
 8010488:	421e      	tst	r6, r3
 801048a:	d13a      	bne.n	8010502 <__gethex+0x3fe>
 801048c:	f045 0520 	orr.w	r5, r5, #32
 8010490:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010492:	601c      	str	r4, [r3, #0]
 8010494:	9b02      	ldr	r3, [sp, #8]
 8010496:	601f      	str	r7, [r3, #0]
 8010498:	e6b0      	b.n	80101fc <__gethex+0xf8>
 801049a:	4299      	cmp	r1, r3
 801049c:	f843 cc04 	str.w	ip, [r3, #-4]
 80104a0:	d8d9      	bhi.n	8010456 <__gethex+0x352>
 80104a2:	68a3      	ldr	r3, [r4, #8]
 80104a4:	459b      	cmp	fp, r3
 80104a6:	db17      	blt.n	80104d8 <__gethex+0x3d4>
 80104a8:	6861      	ldr	r1, [r4, #4]
 80104aa:	9801      	ldr	r0, [sp, #4]
 80104ac:	3101      	adds	r1, #1
 80104ae:	f000 f9c3 	bl	8010838 <_Balloc>
 80104b2:	4681      	mov	r9, r0
 80104b4:	b918      	cbnz	r0, 80104be <__gethex+0x3ba>
 80104b6:	4b1a      	ldr	r3, [pc, #104]	@ (8010520 <__gethex+0x41c>)
 80104b8:	4602      	mov	r2, r0
 80104ba:	2184      	movs	r1, #132	@ 0x84
 80104bc:	e6c5      	b.n	801024a <__gethex+0x146>
 80104be:	6922      	ldr	r2, [r4, #16]
 80104c0:	3202      	adds	r2, #2
 80104c2:	f104 010c 	add.w	r1, r4, #12
 80104c6:	0092      	lsls	r2, r2, #2
 80104c8:	300c      	adds	r0, #12
 80104ca:	f7fe fefe 	bl	800f2ca <memcpy>
 80104ce:	4621      	mov	r1, r4
 80104d0:	9801      	ldr	r0, [sp, #4]
 80104d2:	f000 f9f1 	bl	80108b8 <_Bfree>
 80104d6:	464c      	mov	r4, r9
 80104d8:	6923      	ldr	r3, [r4, #16]
 80104da:	1c5a      	adds	r2, r3, #1
 80104dc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80104e0:	6122      	str	r2, [r4, #16]
 80104e2:	2201      	movs	r2, #1
 80104e4:	615a      	str	r2, [r3, #20]
 80104e6:	e7be      	b.n	8010466 <__gethex+0x362>
 80104e8:	6922      	ldr	r2, [r4, #16]
 80104ea:	455a      	cmp	r2, fp
 80104ec:	dd0b      	ble.n	8010506 <__gethex+0x402>
 80104ee:	2101      	movs	r1, #1
 80104f0:	4620      	mov	r0, r4
 80104f2:	f7ff fd9f 	bl	8010034 <rshift>
 80104f6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80104fa:	3701      	adds	r7, #1
 80104fc:	42bb      	cmp	r3, r7
 80104fe:	f6ff aee0 	blt.w	80102c2 <__gethex+0x1be>
 8010502:	2501      	movs	r5, #1
 8010504:	e7c2      	b.n	801048c <__gethex+0x388>
 8010506:	f016 061f 	ands.w	r6, r6, #31
 801050a:	d0fa      	beq.n	8010502 <__gethex+0x3fe>
 801050c:	4453      	add	r3, sl
 801050e:	f1c6 0620 	rsb	r6, r6, #32
 8010512:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8010516:	f000 fa81 	bl	8010a1c <__hi0bits>
 801051a:	42b0      	cmp	r0, r6
 801051c:	dbe7      	blt.n	80104ee <__gethex+0x3ea>
 801051e:	e7f0      	b.n	8010502 <__gethex+0x3fe>
 8010520:	08012dc5 	.word	0x08012dc5

08010524 <L_shift>:
 8010524:	f1c2 0208 	rsb	r2, r2, #8
 8010528:	0092      	lsls	r2, r2, #2
 801052a:	b570      	push	{r4, r5, r6, lr}
 801052c:	f1c2 0620 	rsb	r6, r2, #32
 8010530:	6843      	ldr	r3, [r0, #4]
 8010532:	6804      	ldr	r4, [r0, #0]
 8010534:	fa03 f506 	lsl.w	r5, r3, r6
 8010538:	432c      	orrs	r4, r5
 801053a:	40d3      	lsrs	r3, r2
 801053c:	6004      	str	r4, [r0, #0]
 801053e:	f840 3f04 	str.w	r3, [r0, #4]!
 8010542:	4288      	cmp	r0, r1
 8010544:	d3f4      	bcc.n	8010530 <L_shift+0xc>
 8010546:	bd70      	pop	{r4, r5, r6, pc}

08010548 <__match>:
 8010548:	b530      	push	{r4, r5, lr}
 801054a:	6803      	ldr	r3, [r0, #0]
 801054c:	3301      	adds	r3, #1
 801054e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010552:	b914      	cbnz	r4, 801055a <__match+0x12>
 8010554:	6003      	str	r3, [r0, #0]
 8010556:	2001      	movs	r0, #1
 8010558:	bd30      	pop	{r4, r5, pc}
 801055a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801055e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8010562:	2d19      	cmp	r5, #25
 8010564:	bf98      	it	ls
 8010566:	3220      	addls	r2, #32
 8010568:	42a2      	cmp	r2, r4
 801056a:	d0f0      	beq.n	801054e <__match+0x6>
 801056c:	2000      	movs	r0, #0
 801056e:	e7f3      	b.n	8010558 <__match+0x10>

08010570 <__hexnan>:
 8010570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010574:	680b      	ldr	r3, [r1, #0]
 8010576:	6801      	ldr	r1, [r0, #0]
 8010578:	115e      	asrs	r6, r3, #5
 801057a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801057e:	f013 031f 	ands.w	r3, r3, #31
 8010582:	b087      	sub	sp, #28
 8010584:	bf18      	it	ne
 8010586:	3604      	addne	r6, #4
 8010588:	2500      	movs	r5, #0
 801058a:	1f37      	subs	r7, r6, #4
 801058c:	4682      	mov	sl, r0
 801058e:	4690      	mov	r8, r2
 8010590:	9301      	str	r3, [sp, #4]
 8010592:	f846 5c04 	str.w	r5, [r6, #-4]
 8010596:	46b9      	mov	r9, r7
 8010598:	463c      	mov	r4, r7
 801059a:	9502      	str	r5, [sp, #8]
 801059c:	46ab      	mov	fp, r5
 801059e:	784a      	ldrb	r2, [r1, #1]
 80105a0:	1c4b      	adds	r3, r1, #1
 80105a2:	9303      	str	r3, [sp, #12]
 80105a4:	b342      	cbz	r2, 80105f8 <__hexnan+0x88>
 80105a6:	4610      	mov	r0, r2
 80105a8:	9105      	str	r1, [sp, #20]
 80105aa:	9204      	str	r2, [sp, #16]
 80105ac:	f7ff fd94 	bl	80100d8 <__hexdig_fun>
 80105b0:	2800      	cmp	r0, #0
 80105b2:	d151      	bne.n	8010658 <__hexnan+0xe8>
 80105b4:	9a04      	ldr	r2, [sp, #16]
 80105b6:	9905      	ldr	r1, [sp, #20]
 80105b8:	2a20      	cmp	r2, #32
 80105ba:	d818      	bhi.n	80105ee <__hexnan+0x7e>
 80105bc:	9b02      	ldr	r3, [sp, #8]
 80105be:	459b      	cmp	fp, r3
 80105c0:	dd13      	ble.n	80105ea <__hexnan+0x7a>
 80105c2:	454c      	cmp	r4, r9
 80105c4:	d206      	bcs.n	80105d4 <__hexnan+0x64>
 80105c6:	2d07      	cmp	r5, #7
 80105c8:	dc04      	bgt.n	80105d4 <__hexnan+0x64>
 80105ca:	462a      	mov	r2, r5
 80105cc:	4649      	mov	r1, r9
 80105ce:	4620      	mov	r0, r4
 80105d0:	f7ff ffa8 	bl	8010524 <L_shift>
 80105d4:	4544      	cmp	r4, r8
 80105d6:	d952      	bls.n	801067e <__hexnan+0x10e>
 80105d8:	2300      	movs	r3, #0
 80105da:	f1a4 0904 	sub.w	r9, r4, #4
 80105de:	f844 3c04 	str.w	r3, [r4, #-4]
 80105e2:	f8cd b008 	str.w	fp, [sp, #8]
 80105e6:	464c      	mov	r4, r9
 80105e8:	461d      	mov	r5, r3
 80105ea:	9903      	ldr	r1, [sp, #12]
 80105ec:	e7d7      	b.n	801059e <__hexnan+0x2e>
 80105ee:	2a29      	cmp	r2, #41	@ 0x29
 80105f0:	d157      	bne.n	80106a2 <__hexnan+0x132>
 80105f2:	3102      	adds	r1, #2
 80105f4:	f8ca 1000 	str.w	r1, [sl]
 80105f8:	f1bb 0f00 	cmp.w	fp, #0
 80105fc:	d051      	beq.n	80106a2 <__hexnan+0x132>
 80105fe:	454c      	cmp	r4, r9
 8010600:	d206      	bcs.n	8010610 <__hexnan+0xa0>
 8010602:	2d07      	cmp	r5, #7
 8010604:	dc04      	bgt.n	8010610 <__hexnan+0xa0>
 8010606:	462a      	mov	r2, r5
 8010608:	4649      	mov	r1, r9
 801060a:	4620      	mov	r0, r4
 801060c:	f7ff ff8a 	bl	8010524 <L_shift>
 8010610:	4544      	cmp	r4, r8
 8010612:	d936      	bls.n	8010682 <__hexnan+0x112>
 8010614:	f1a8 0204 	sub.w	r2, r8, #4
 8010618:	4623      	mov	r3, r4
 801061a:	f853 1b04 	ldr.w	r1, [r3], #4
 801061e:	f842 1f04 	str.w	r1, [r2, #4]!
 8010622:	429f      	cmp	r7, r3
 8010624:	d2f9      	bcs.n	801061a <__hexnan+0xaa>
 8010626:	1b3b      	subs	r3, r7, r4
 8010628:	f023 0303 	bic.w	r3, r3, #3
 801062c:	3304      	adds	r3, #4
 801062e:	3401      	adds	r4, #1
 8010630:	3e03      	subs	r6, #3
 8010632:	42b4      	cmp	r4, r6
 8010634:	bf88      	it	hi
 8010636:	2304      	movhi	r3, #4
 8010638:	4443      	add	r3, r8
 801063a:	2200      	movs	r2, #0
 801063c:	f843 2b04 	str.w	r2, [r3], #4
 8010640:	429f      	cmp	r7, r3
 8010642:	d2fb      	bcs.n	801063c <__hexnan+0xcc>
 8010644:	683b      	ldr	r3, [r7, #0]
 8010646:	b91b      	cbnz	r3, 8010650 <__hexnan+0xe0>
 8010648:	4547      	cmp	r7, r8
 801064a:	d128      	bne.n	801069e <__hexnan+0x12e>
 801064c:	2301      	movs	r3, #1
 801064e:	603b      	str	r3, [r7, #0]
 8010650:	2005      	movs	r0, #5
 8010652:	b007      	add	sp, #28
 8010654:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010658:	3501      	adds	r5, #1
 801065a:	2d08      	cmp	r5, #8
 801065c:	f10b 0b01 	add.w	fp, fp, #1
 8010660:	dd06      	ble.n	8010670 <__hexnan+0x100>
 8010662:	4544      	cmp	r4, r8
 8010664:	d9c1      	bls.n	80105ea <__hexnan+0x7a>
 8010666:	2300      	movs	r3, #0
 8010668:	f844 3c04 	str.w	r3, [r4, #-4]
 801066c:	2501      	movs	r5, #1
 801066e:	3c04      	subs	r4, #4
 8010670:	6822      	ldr	r2, [r4, #0]
 8010672:	f000 000f 	and.w	r0, r0, #15
 8010676:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801067a:	6020      	str	r0, [r4, #0]
 801067c:	e7b5      	b.n	80105ea <__hexnan+0x7a>
 801067e:	2508      	movs	r5, #8
 8010680:	e7b3      	b.n	80105ea <__hexnan+0x7a>
 8010682:	9b01      	ldr	r3, [sp, #4]
 8010684:	2b00      	cmp	r3, #0
 8010686:	d0dd      	beq.n	8010644 <__hexnan+0xd4>
 8010688:	f1c3 0320 	rsb	r3, r3, #32
 801068c:	f04f 32ff 	mov.w	r2, #4294967295
 8010690:	40da      	lsrs	r2, r3
 8010692:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8010696:	4013      	ands	r3, r2
 8010698:	f846 3c04 	str.w	r3, [r6, #-4]
 801069c:	e7d2      	b.n	8010644 <__hexnan+0xd4>
 801069e:	3f04      	subs	r7, #4
 80106a0:	e7d0      	b.n	8010644 <__hexnan+0xd4>
 80106a2:	2004      	movs	r0, #4
 80106a4:	e7d5      	b.n	8010652 <__hexnan+0xe2>
	...

080106a8 <malloc>:
 80106a8:	4b02      	ldr	r3, [pc, #8]	@ (80106b4 <malloc+0xc>)
 80106aa:	4601      	mov	r1, r0
 80106ac:	6818      	ldr	r0, [r3, #0]
 80106ae:	f000 b825 	b.w	80106fc <_malloc_r>
 80106b2:	bf00      	nop
 80106b4:	2000021c 	.word	0x2000021c

080106b8 <sbrk_aligned>:
 80106b8:	b570      	push	{r4, r5, r6, lr}
 80106ba:	4e0f      	ldr	r6, [pc, #60]	@ (80106f8 <sbrk_aligned+0x40>)
 80106bc:	460c      	mov	r4, r1
 80106be:	6831      	ldr	r1, [r6, #0]
 80106c0:	4605      	mov	r5, r0
 80106c2:	b911      	cbnz	r1, 80106ca <sbrk_aligned+0x12>
 80106c4:	f001 f810 	bl	80116e8 <_sbrk_r>
 80106c8:	6030      	str	r0, [r6, #0]
 80106ca:	4621      	mov	r1, r4
 80106cc:	4628      	mov	r0, r5
 80106ce:	f001 f80b 	bl	80116e8 <_sbrk_r>
 80106d2:	1c43      	adds	r3, r0, #1
 80106d4:	d103      	bne.n	80106de <sbrk_aligned+0x26>
 80106d6:	f04f 34ff 	mov.w	r4, #4294967295
 80106da:	4620      	mov	r0, r4
 80106dc:	bd70      	pop	{r4, r5, r6, pc}
 80106de:	1cc4      	adds	r4, r0, #3
 80106e0:	f024 0403 	bic.w	r4, r4, #3
 80106e4:	42a0      	cmp	r0, r4
 80106e6:	d0f8      	beq.n	80106da <sbrk_aligned+0x22>
 80106e8:	1a21      	subs	r1, r4, r0
 80106ea:	4628      	mov	r0, r5
 80106ec:	f000 fffc 	bl	80116e8 <_sbrk_r>
 80106f0:	3001      	adds	r0, #1
 80106f2:	d1f2      	bne.n	80106da <sbrk_aligned+0x22>
 80106f4:	e7ef      	b.n	80106d6 <sbrk_aligned+0x1e>
 80106f6:	bf00      	nop
 80106f8:	20000a80 	.word	0x20000a80

080106fc <_malloc_r>:
 80106fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010700:	1ccd      	adds	r5, r1, #3
 8010702:	f025 0503 	bic.w	r5, r5, #3
 8010706:	3508      	adds	r5, #8
 8010708:	2d0c      	cmp	r5, #12
 801070a:	bf38      	it	cc
 801070c:	250c      	movcc	r5, #12
 801070e:	2d00      	cmp	r5, #0
 8010710:	4606      	mov	r6, r0
 8010712:	db01      	blt.n	8010718 <_malloc_r+0x1c>
 8010714:	42a9      	cmp	r1, r5
 8010716:	d904      	bls.n	8010722 <_malloc_r+0x26>
 8010718:	230c      	movs	r3, #12
 801071a:	6033      	str	r3, [r6, #0]
 801071c:	2000      	movs	r0, #0
 801071e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010722:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80107f8 <_malloc_r+0xfc>
 8010726:	f000 f87b 	bl	8010820 <__malloc_lock>
 801072a:	f8d8 3000 	ldr.w	r3, [r8]
 801072e:	461c      	mov	r4, r3
 8010730:	bb44      	cbnz	r4, 8010784 <_malloc_r+0x88>
 8010732:	4629      	mov	r1, r5
 8010734:	4630      	mov	r0, r6
 8010736:	f7ff ffbf 	bl	80106b8 <sbrk_aligned>
 801073a:	1c43      	adds	r3, r0, #1
 801073c:	4604      	mov	r4, r0
 801073e:	d158      	bne.n	80107f2 <_malloc_r+0xf6>
 8010740:	f8d8 4000 	ldr.w	r4, [r8]
 8010744:	4627      	mov	r7, r4
 8010746:	2f00      	cmp	r7, #0
 8010748:	d143      	bne.n	80107d2 <_malloc_r+0xd6>
 801074a:	2c00      	cmp	r4, #0
 801074c:	d04b      	beq.n	80107e6 <_malloc_r+0xea>
 801074e:	6823      	ldr	r3, [r4, #0]
 8010750:	4639      	mov	r1, r7
 8010752:	4630      	mov	r0, r6
 8010754:	eb04 0903 	add.w	r9, r4, r3
 8010758:	f000 ffc6 	bl	80116e8 <_sbrk_r>
 801075c:	4581      	cmp	r9, r0
 801075e:	d142      	bne.n	80107e6 <_malloc_r+0xea>
 8010760:	6821      	ldr	r1, [r4, #0]
 8010762:	1a6d      	subs	r5, r5, r1
 8010764:	4629      	mov	r1, r5
 8010766:	4630      	mov	r0, r6
 8010768:	f7ff ffa6 	bl	80106b8 <sbrk_aligned>
 801076c:	3001      	adds	r0, #1
 801076e:	d03a      	beq.n	80107e6 <_malloc_r+0xea>
 8010770:	6823      	ldr	r3, [r4, #0]
 8010772:	442b      	add	r3, r5
 8010774:	6023      	str	r3, [r4, #0]
 8010776:	f8d8 3000 	ldr.w	r3, [r8]
 801077a:	685a      	ldr	r2, [r3, #4]
 801077c:	bb62      	cbnz	r2, 80107d8 <_malloc_r+0xdc>
 801077e:	f8c8 7000 	str.w	r7, [r8]
 8010782:	e00f      	b.n	80107a4 <_malloc_r+0xa8>
 8010784:	6822      	ldr	r2, [r4, #0]
 8010786:	1b52      	subs	r2, r2, r5
 8010788:	d420      	bmi.n	80107cc <_malloc_r+0xd0>
 801078a:	2a0b      	cmp	r2, #11
 801078c:	d917      	bls.n	80107be <_malloc_r+0xc2>
 801078e:	1961      	adds	r1, r4, r5
 8010790:	42a3      	cmp	r3, r4
 8010792:	6025      	str	r5, [r4, #0]
 8010794:	bf18      	it	ne
 8010796:	6059      	strne	r1, [r3, #4]
 8010798:	6863      	ldr	r3, [r4, #4]
 801079a:	bf08      	it	eq
 801079c:	f8c8 1000 	streq.w	r1, [r8]
 80107a0:	5162      	str	r2, [r4, r5]
 80107a2:	604b      	str	r3, [r1, #4]
 80107a4:	4630      	mov	r0, r6
 80107a6:	f000 f841 	bl	801082c <__malloc_unlock>
 80107aa:	f104 000b 	add.w	r0, r4, #11
 80107ae:	1d23      	adds	r3, r4, #4
 80107b0:	f020 0007 	bic.w	r0, r0, #7
 80107b4:	1ac2      	subs	r2, r0, r3
 80107b6:	bf1c      	itt	ne
 80107b8:	1a1b      	subne	r3, r3, r0
 80107ba:	50a3      	strne	r3, [r4, r2]
 80107bc:	e7af      	b.n	801071e <_malloc_r+0x22>
 80107be:	6862      	ldr	r2, [r4, #4]
 80107c0:	42a3      	cmp	r3, r4
 80107c2:	bf0c      	ite	eq
 80107c4:	f8c8 2000 	streq.w	r2, [r8]
 80107c8:	605a      	strne	r2, [r3, #4]
 80107ca:	e7eb      	b.n	80107a4 <_malloc_r+0xa8>
 80107cc:	4623      	mov	r3, r4
 80107ce:	6864      	ldr	r4, [r4, #4]
 80107d0:	e7ae      	b.n	8010730 <_malloc_r+0x34>
 80107d2:	463c      	mov	r4, r7
 80107d4:	687f      	ldr	r7, [r7, #4]
 80107d6:	e7b6      	b.n	8010746 <_malloc_r+0x4a>
 80107d8:	461a      	mov	r2, r3
 80107da:	685b      	ldr	r3, [r3, #4]
 80107dc:	42a3      	cmp	r3, r4
 80107de:	d1fb      	bne.n	80107d8 <_malloc_r+0xdc>
 80107e0:	2300      	movs	r3, #0
 80107e2:	6053      	str	r3, [r2, #4]
 80107e4:	e7de      	b.n	80107a4 <_malloc_r+0xa8>
 80107e6:	230c      	movs	r3, #12
 80107e8:	6033      	str	r3, [r6, #0]
 80107ea:	4630      	mov	r0, r6
 80107ec:	f000 f81e 	bl	801082c <__malloc_unlock>
 80107f0:	e794      	b.n	801071c <_malloc_r+0x20>
 80107f2:	6005      	str	r5, [r0, #0]
 80107f4:	e7d6      	b.n	80107a4 <_malloc_r+0xa8>
 80107f6:	bf00      	nop
 80107f8:	20000a84 	.word	0x20000a84

080107fc <__ascii_mbtowc>:
 80107fc:	b082      	sub	sp, #8
 80107fe:	b901      	cbnz	r1, 8010802 <__ascii_mbtowc+0x6>
 8010800:	a901      	add	r1, sp, #4
 8010802:	b142      	cbz	r2, 8010816 <__ascii_mbtowc+0x1a>
 8010804:	b14b      	cbz	r3, 801081a <__ascii_mbtowc+0x1e>
 8010806:	7813      	ldrb	r3, [r2, #0]
 8010808:	600b      	str	r3, [r1, #0]
 801080a:	7812      	ldrb	r2, [r2, #0]
 801080c:	1e10      	subs	r0, r2, #0
 801080e:	bf18      	it	ne
 8010810:	2001      	movne	r0, #1
 8010812:	b002      	add	sp, #8
 8010814:	4770      	bx	lr
 8010816:	4610      	mov	r0, r2
 8010818:	e7fb      	b.n	8010812 <__ascii_mbtowc+0x16>
 801081a:	f06f 0001 	mvn.w	r0, #1
 801081e:	e7f8      	b.n	8010812 <__ascii_mbtowc+0x16>

08010820 <__malloc_lock>:
 8010820:	4801      	ldr	r0, [pc, #4]	@ (8010828 <__malloc_lock+0x8>)
 8010822:	f7fe bd50 	b.w	800f2c6 <__retarget_lock_acquire_recursive>
 8010826:	bf00      	nop
 8010828:	20000a7c 	.word	0x20000a7c

0801082c <__malloc_unlock>:
 801082c:	4801      	ldr	r0, [pc, #4]	@ (8010834 <__malloc_unlock+0x8>)
 801082e:	f7fe bd4b 	b.w	800f2c8 <__retarget_lock_release_recursive>
 8010832:	bf00      	nop
 8010834:	20000a7c 	.word	0x20000a7c

08010838 <_Balloc>:
 8010838:	b570      	push	{r4, r5, r6, lr}
 801083a:	69c6      	ldr	r6, [r0, #28]
 801083c:	4604      	mov	r4, r0
 801083e:	460d      	mov	r5, r1
 8010840:	b976      	cbnz	r6, 8010860 <_Balloc+0x28>
 8010842:	2010      	movs	r0, #16
 8010844:	f7ff ff30 	bl	80106a8 <malloc>
 8010848:	4602      	mov	r2, r0
 801084a:	61e0      	str	r0, [r4, #28]
 801084c:	b920      	cbnz	r0, 8010858 <_Balloc+0x20>
 801084e:	4b18      	ldr	r3, [pc, #96]	@ (80108b0 <_Balloc+0x78>)
 8010850:	4818      	ldr	r0, [pc, #96]	@ (80108b4 <_Balloc+0x7c>)
 8010852:	216b      	movs	r1, #107	@ 0x6b
 8010854:	f000 ff58 	bl	8011708 <__assert_func>
 8010858:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801085c:	6006      	str	r6, [r0, #0]
 801085e:	60c6      	str	r6, [r0, #12]
 8010860:	69e6      	ldr	r6, [r4, #28]
 8010862:	68f3      	ldr	r3, [r6, #12]
 8010864:	b183      	cbz	r3, 8010888 <_Balloc+0x50>
 8010866:	69e3      	ldr	r3, [r4, #28]
 8010868:	68db      	ldr	r3, [r3, #12]
 801086a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801086e:	b9b8      	cbnz	r0, 80108a0 <_Balloc+0x68>
 8010870:	2101      	movs	r1, #1
 8010872:	fa01 f605 	lsl.w	r6, r1, r5
 8010876:	1d72      	adds	r2, r6, #5
 8010878:	0092      	lsls	r2, r2, #2
 801087a:	4620      	mov	r0, r4
 801087c:	f000 ff62 	bl	8011744 <_calloc_r>
 8010880:	b160      	cbz	r0, 801089c <_Balloc+0x64>
 8010882:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010886:	e00e      	b.n	80108a6 <_Balloc+0x6e>
 8010888:	2221      	movs	r2, #33	@ 0x21
 801088a:	2104      	movs	r1, #4
 801088c:	4620      	mov	r0, r4
 801088e:	f000 ff59 	bl	8011744 <_calloc_r>
 8010892:	69e3      	ldr	r3, [r4, #28]
 8010894:	60f0      	str	r0, [r6, #12]
 8010896:	68db      	ldr	r3, [r3, #12]
 8010898:	2b00      	cmp	r3, #0
 801089a:	d1e4      	bne.n	8010866 <_Balloc+0x2e>
 801089c:	2000      	movs	r0, #0
 801089e:	bd70      	pop	{r4, r5, r6, pc}
 80108a0:	6802      	ldr	r2, [r0, #0]
 80108a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80108a6:	2300      	movs	r3, #0
 80108a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80108ac:	e7f7      	b.n	801089e <_Balloc+0x66>
 80108ae:	bf00      	nop
 80108b0:	08012d56 	.word	0x08012d56
 80108b4:	08012e36 	.word	0x08012e36

080108b8 <_Bfree>:
 80108b8:	b570      	push	{r4, r5, r6, lr}
 80108ba:	69c6      	ldr	r6, [r0, #28]
 80108bc:	4605      	mov	r5, r0
 80108be:	460c      	mov	r4, r1
 80108c0:	b976      	cbnz	r6, 80108e0 <_Bfree+0x28>
 80108c2:	2010      	movs	r0, #16
 80108c4:	f7ff fef0 	bl	80106a8 <malloc>
 80108c8:	4602      	mov	r2, r0
 80108ca:	61e8      	str	r0, [r5, #28]
 80108cc:	b920      	cbnz	r0, 80108d8 <_Bfree+0x20>
 80108ce:	4b09      	ldr	r3, [pc, #36]	@ (80108f4 <_Bfree+0x3c>)
 80108d0:	4809      	ldr	r0, [pc, #36]	@ (80108f8 <_Bfree+0x40>)
 80108d2:	218f      	movs	r1, #143	@ 0x8f
 80108d4:	f000 ff18 	bl	8011708 <__assert_func>
 80108d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80108dc:	6006      	str	r6, [r0, #0]
 80108de:	60c6      	str	r6, [r0, #12]
 80108e0:	b13c      	cbz	r4, 80108f2 <_Bfree+0x3a>
 80108e2:	69eb      	ldr	r3, [r5, #28]
 80108e4:	6862      	ldr	r2, [r4, #4]
 80108e6:	68db      	ldr	r3, [r3, #12]
 80108e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80108ec:	6021      	str	r1, [r4, #0]
 80108ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80108f2:	bd70      	pop	{r4, r5, r6, pc}
 80108f4:	08012d56 	.word	0x08012d56
 80108f8:	08012e36 	.word	0x08012e36

080108fc <__multadd>:
 80108fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010900:	690d      	ldr	r5, [r1, #16]
 8010902:	4607      	mov	r7, r0
 8010904:	460c      	mov	r4, r1
 8010906:	461e      	mov	r6, r3
 8010908:	f101 0c14 	add.w	ip, r1, #20
 801090c:	2000      	movs	r0, #0
 801090e:	f8dc 3000 	ldr.w	r3, [ip]
 8010912:	b299      	uxth	r1, r3
 8010914:	fb02 6101 	mla	r1, r2, r1, r6
 8010918:	0c1e      	lsrs	r6, r3, #16
 801091a:	0c0b      	lsrs	r3, r1, #16
 801091c:	fb02 3306 	mla	r3, r2, r6, r3
 8010920:	b289      	uxth	r1, r1
 8010922:	3001      	adds	r0, #1
 8010924:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010928:	4285      	cmp	r5, r0
 801092a:	f84c 1b04 	str.w	r1, [ip], #4
 801092e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010932:	dcec      	bgt.n	801090e <__multadd+0x12>
 8010934:	b30e      	cbz	r6, 801097a <__multadd+0x7e>
 8010936:	68a3      	ldr	r3, [r4, #8]
 8010938:	42ab      	cmp	r3, r5
 801093a:	dc19      	bgt.n	8010970 <__multadd+0x74>
 801093c:	6861      	ldr	r1, [r4, #4]
 801093e:	4638      	mov	r0, r7
 8010940:	3101      	adds	r1, #1
 8010942:	f7ff ff79 	bl	8010838 <_Balloc>
 8010946:	4680      	mov	r8, r0
 8010948:	b928      	cbnz	r0, 8010956 <__multadd+0x5a>
 801094a:	4602      	mov	r2, r0
 801094c:	4b0c      	ldr	r3, [pc, #48]	@ (8010980 <__multadd+0x84>)
 801094e:	480d      	ldr	r0, [pc, #52]	@ (8010984 <__multadd+0x88>)
 8010950:	21ba      	movs	r1, #186	@ 0xba
 8010952:	f000 fed9 	bl	8011708 <__assert_func>
 8010956:	6922      	ldr	r2, [r4, #16]
 8010958:	3202      	adds	r2, #2
 801095a:	f104 010c 	add.w	r1, r4, #12
 801095e:	0092      	lsls	r2, r2, #2
 8010960:	300c      	adds	r0, #12
 8010962:	f7fe fcb2 	bl	800f2ca <memcpy>
 8010966:	4621      	mov	r1, r4
 8010968:	4638      	mov	r0, r7
 801096a:	f7ff ffa5 	bl	80108b8 <_Bfree>
 801096e:	4644      	mov	r4, r8
 8010970:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010974:	3501      	adds	r5, #1
 8010976:	615e      	str	r6, [r3, #20]
 8010978:	6125      	str	r5, [r4, #16]
 801097a:	4620      	mov	r0, r4
 801097c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010980:	08012dc5 	.word	0x08012dc5
 8010984:	08012e36 	.word	0x08012e36

08010988 <__s2b>:
 8010988:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801098c:	460c      	mov	r4, r1
 801098e:	4615      	mov	r5, r2
 8010990:	461f      	mov	r7, r3
 8010992:	2209      	movs	r2, #9
 8010994:	3308      	adds	r3, #8
 8010996:	4606      	mov	r6, r0
 8010998:	fb93 f3f2 	sdiv	r3, r3, r2
 801099c:	2100      	movs	r1, #0
 801099e:	2201      	movs	r2, #1
 80109a0:	429a      	cmp	r2, r3
 80109a2:	db09      	blt.n	80109b8 <__s2b+0x30>
 80109a4:	4630      	mov	r0, r6
 80109a6:	f7ff ff47 	bl	8010838 <_Balloc>
 80109aa:	b940      	cbnz	r0, 80109be <__s2b+0x36>
 80109ac:	4602      	mov	r2, r0
 80109ae:	4b19      	ldr	r3, [pc, #100]	@ (8010a14 <__s2b+0x8c>)
 80109b0:	4819      	ldr	r0, [pc, #100]	@ (8010a18 <__s2b+0x90>)
 80109b2:	21d3      	movs	r1, #211	@ 0xd3
 80109b4:	f000 fea8 	bl	8011708 <__assert_func>
 80109b8:	0052      	lsls	r2, r2, #1
 80109ba:	3101      	adds	r1, #1
 80109bc:	e7f0      	b.n	80109a0 <__s2b+0x18>
 80109be:	9b08      	ldr	r3, [sp, #32]
 80109c0:	6143      	str	r3, [r0, #20]
 80109c2:	2d09      	cmp	r5, #9
 80109c4:	f04f 0301 	mov.w	r3, #1
 80109c8:	6103      	str	r3, [r0, #16]
 80109ca:	dd16      	ble.n	80109fa <__s2b+0x72>
 80109cc:	f104 0909 	add.w	r9, r4, #9
 80109d0:	46c8      	mov	r8, r9
 80109d2:	442c      	add	r4, r5
 80109d4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80109d8:	4601      	mov	r1, r0
 80109da:	3b30      	subs	r3, #48	@ 0x30
 80109dc:	220a      	movs	r2, #10
 80109de:	4630      	mov	r0, r6
 80109e0:	f7ff ff8c 	bl	80108fc <__multadd>
 80109e4:	45a0      	cmp	r8, r4
 80109e6:	d1f5      	bne.n	80109d4 <__s2b+0x4c>
 80109e8:	f1a5 0408 	sub.w	r4, r5, #8
 80109ec:	444c      	add	r4, r9
 80109ee:	1b2d      	subs	r5, r5, r4
 80109f0:	1963      	adds	r3, r4, r5
 80109f2:	42bb      	cmp	r3, r7
 80109f4:	db04      	blt.n	8010a00 <__s2b+0x78>
 80109f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80109fa:	340a      	adds	r4, #10
 80109fc:	2509      	movs	r5, #9
 80109fe:	e7f6      	b.n	80109ee <__s2b+0x66>
 8010a00:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010a04:	4601      	mov	r1, r0
 8010a06:	3b30      	subs	r3, #48	@ 0x30
 8010a08:	220a      	movs	r2, #10
 8010a0a:	4630      	mov	r0, r6
 8010a0c:	f7ff ff76 	bl	80108fc <__multadd>
 8010a10:	e7ee      	b.n	80109f0 <__s2b+0x68>
 8010a12:	bf00      	nop
 8010a14:	08012dc5 	.word	0x08012dc5
 8010a18:	08012e36 	.word	0x08012e36

08010a1c <__hi0bits>:
 8010a1c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8010a20:	4603      	mov	r3, r0
 8010a22:	bf36      	itet	cc
 8010a24:	0403      	lslcc	r3, r0, #16
 8010a26:	2000      	movcs	r0, #0
 8010a28:	2010      	movcc	r0, #16
 8010a2a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8010a2e:	bf3c      	itt	cc
 8010a30:	021b      	lslcc	r3, r3, #8
 8010a32:	3008      	addcc	r0, #8
 8010a34:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010a38:	bf3c      	itt	cc
 8010a3a:	011b      	lslcc	r3, r3, #4
 8010a3c:	3004      	addcc	r0, #4
 8010a3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010a42:	bf3c      	itt	cc
 8010a44:	009b      	lslcc	r3, r3, #2
 8010a46:	3002      	addcc	r0, #2
 8010a48:	2b00      	cmp	r3, #0
 8010a4a:	db05      	blt.n	8010a58 <__hi0bits+0x3c>
 8010a4c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8010a50:	f100 0001 	add.w	r0, r0, #1
 8010a54:	bf08      	it	eq
 8010a56:	2020      	moveq	r0, #32
 8010a58:	4770      	bx	lr

08010a5a <__lo0bits>:
 8010a5a:	6803      	ldr	r3, [r0, #0]
 8010a5c:	4602      	mov	r2, r0
 8010a5e:	f013 0007 	ands.w	r0, r3, #7
 8010a62:	d00b      	beq.n	8010a7c <__lo0bits+0x22>
 8010a64:	07d9      	lsls	r1, r3, #31
 8010a66:	d421      	bmi.n	8010aac <__lo0bits+0x52>
 8010a68:	0798      	lsls	r0, r3, #30
 8010a6a:	bf49      	itett	mi
 8010a6c:	085b      	lsrmi	r3, r3, #1
 8010a6e:	089b      	lsrpl	r3, r3, #2
 8010a70:	2001      	movmi	r0, #1
 8010a72:	6013      	strmi	r3, [r2, #0]
 8010a74:	bf5c      	itt	pl
 8010a76:	6013      	strpl	r3, [r2, #0]
 8010a78:	2002      	movpl	r0, #2
 8010a7a:	4770      	bx	lr
 8010a7c:	b299      	uxth	r1, r3
 8010a7e:	b909      	cbnz	r1, 8010a84 <__lo0bits+0x2a>
 8010a80:	0c1b      	lsrs	r3, r3, #16
 8010a82:	2010      	movs	r0, #16
 8010a84:	b2d9      	uxtb	r1, r3
 8010a86:	b909      	cbnz	r1, 8010a8c <__lo0bits+0x32>
 8010a88:	3008      	adds	r0, #8
 8010a8a:	0a1b      	lsrs	r3, r3, #8
 8010a8c:	0719      	lsls	r1, r3, #28
 8010a8e:	bf04      	itt	eq
 8010a90:	091b      	lsreq	r3, r3, #4
 8010a92:	3004      	addeq	r0, #4
 8010a94:	0799      	lsls	r1, r3, #30
 8010a96:	bf04      	itt	eq
 8010a98:	089b      	lsreq	r3, r3, #2
 8010a9a:	3002      	addeq	r0, #2
 8010a9c:	07d9      	lsls	r1, r3, #31
 8010a9e:	d403      	bmi.n	8010aa8 <__lo0bits+0x4e>
 8010aa0:	085b      	lsrs	r3, r3, #1
 8010aa2:	f100 0001 	add.w	r0, r0, #1
 8010aa6:	d003      	beq.n	8010ab0 <__lo0bits+0x56>
 8010aa8:	6013      	str	r3, [r2, #0]
 8010aaa:	4770      	bx	lr
 8010aac:	2000      	movs	r0, #0
 8010aae:	4770      	bx	lr
 8010ab0:	2020      	movs	r0, #32
 8010ab2:	4770      	bx	lr

08010ab4 <__i2b>:
 8010ab4:	b510      	push	{r4, lr}
 8010ab6:	460c      	mov	r4, r1
 8010ab8:	2101      	movs	r1, #1
 8010aba:	f7ff febd 	bl	8010838 <_Balloc>
 8010abe:	4602      	mov	r2, r0
 8010ac0:	b928      	cbnz	r0, 8010ace <__i2b+0x1a>
 8010ac2:	4b05      	ldr	r3, [pc, #20]	@ (8010ad8 <__i2b+0x24>)
 8010ac4:	4805      	ldr	r0, [pc, #20]	@ (8010adc <__i2b+0x28>)
 8010ac6:	f240 1145 	movw	r1, #325	@ 0x145
 8010aca:	f000 fe1d 	bl	8011708 <__assert_func>
 8010ace:	2301      	movs	r3, #1
 8010ad0:	6144      	str	r4, [r0, #20]
 8010ad2:	6103      	str	r3, [r0, #16]
 8010ad4:	bd10      	pop	{r4, pc}
 8010ad6:	bf00      	nop
 8010ad8:	08012dc5 	.word	0x08012dc5
 8010adc:	08012e36 	.word	0x08012e36

08010ae0 <__multiply>:
 8010ae0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ae4:	4614      	mov	r4, r2
 8010ae6:	690a      	ldr	r2, [r1, #16]
 8010ae8:	6923      	ldr	r3, [r4, #16]
 8010aea:	429a      	cmp	r2, r3
 8010aec:	bfa8      	it	ge
 8010aee:	4623      	movge	r3, r4
 8010af0:	460f      	mov	r7, r1
 8010af2:	bfa4      	itt	ge
 8010af4:	460c      	movge	r4, r1
 8010af6:	461f      	movge	r7, r3
 8010af8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8010afc:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8010b00:	68a3      	ldr	r3, [r4, #8]
 8010b02:	6861      	ldr	r1, [r4, #4]
 8010b04:	eb0a 0609 	add.w	r6, sl, r9
 8010b08:	42b3      	cmp	r3, r6
 8010b0a:	b085      	sub	sp, #20
 8010b0c:	bfb8      	it	lt
 8010b0e:	3101      	addlt	r1, #1
 8010b10:	f7ff fe92 	bl	8010838 <_Balloc>
 8010b14:	b930      	cbnz	r0, 8010b24 <__multiply+0x44>
 8010b16:	4602      	mov	r2, r0
 8010b18:	4b44      	ldr	r3, [pc, #272]	@ (8010c2c <__multiply+0x14c>)
 8010b1a:	4845      	ldr	r0, [pc, #276]	@ (8010c30 <__multiply+0x150>)
 8010b1c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8010b20:	f000 fdf2 	bl	8011708 <__assert_func>
 8010b24:	f100 0514 	add.w	r5, r0, #20
 8010b28:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8010b2c:	462b      	mov	r3, r5
 8010b2e:	2200      	movs	r2, #0
 8010b30:	4543      	cmp	r3, r8
 8010b32:	d321      	bcc.n	8010b78 <__multiply+0x98>
 8010b34:	f107 0114 	add.w	r1, r7, #20
 8010b38:	f104 0214 	add.w	r2, r4, #20
 8010b3c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8010b40:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8010b44:	9302      	str	r3, [sp, #8]
 8010b46:	1b13      	subs	r3, r2, r4
 8010b48:	3b15      	subs	r3, #21
 8010b4a:	f023 0303 	bic.w	r3, r3, #3
 8010b4e:	3304      	adds	r3, #4
 8010b50:	f104 0715 	add.w	r7, r4, #21
 8010b54:	42ba      	cmp	r2, r7
 8010b56:	bf38      	it	cc
 8010b58:	2304      	movcc	r3, #4
 8010b5a:	9301      	str	r3, [sp, #4]
 8010b5c:	9b02      	ldr	r3, [sp, #8]
 8010b5e:	9103      	str	r1, [sp, #12]
 8010b60:	428b      	cmp	r3, r1
 8010b62:	d80c      	bhi.n	8010b7e <__multiply+0x9e>
 8010b64:	2e00      	cmp	r6, #0
 8010b66:	dd03      	ble.n	8010b70 <__multiply+0x90>
 8010b68:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8010b6c:	2b00      	cmp	r3, #0
 8010b6e:	d05b      	beq.n	8010c28 <__multiply+0x148>
 8010b70:	6106      	str	r6, [r0, #16]
 8010b72:	b005      	add	sp, #20
 8010b74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b78:	f843 2b04 	str.w	r2, [r3], #4
 8010b7c:	e7d8      	b.n	8010b30 <__multiply+0x50>
 8010b7e:	f8b1 a000 	ldrh.w	sl, [r1]
 8010b82:	f1ba 0f00 	cmp.w	sl, #0
 8010b86:	d024      	beq.n	8010bd2 <__multiply+0xf2>
 8010b88:	f104 0e14 	add.w	lr, r4, #20
 8010b8c:	46a9      	mov	r9, r5
 8010b8e:	f04f 0c00 	mov.w	ip, #0
 8010b92:	f85e 7b04 	ldr.w	r7, [lr], #4
 8010b96:	f8d9 3000 	ldr.w	r3, [r9]
 8010b9a:	fa1f fb87 	uxth.w	fp, r7
 8010b9e:	b29b      	uxth	r3, r3
 8010ba0:	fb0a 330b 	mla	r3, sl, fp, r3
 8010ba4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8010ba8:	f8d9 7000 	ldr.w	r7, [r9]
 8010bac:	4463      	add	r3, ip
 8010bae:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8010bb2:	fb0a c70b 	mla	r7, sl, fp, ip
 8010bb6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8010bba:	b29b      	uxth	r3, r3
 8010bbc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8010bc0:	4572      	cmp	r2, lr
 8010bc2:	f849 3b04 	str.w	r3, [r9], #4
 8010bc6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8010bca:	d8e2      	bhi.n	8010b92 <__multiply+0xb2>
 8010bcc:	9b01      	ldr	r3, [sp, #4]
 8010bce:	f845 c003 	str.w	ip, [r5, r3]
 8010bd2:	9b03      	ldr	r3, [sp, #12]
 8010bd4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8010bd8:	3104      	adds	r1, #4
 8010bda:	f1b9 0f00 	cmp.w	r9, #0
 8010bde:	d021      	beq.n	8010c24 <__multiply+0x144>
 8010be0:	682b      	ldr	r3, [r5, #0]
 8010be2:	f104 0c14 	add.w	ip, r4, #20
 8010be6:	46ae      	mov	lr, r5
 8010be8:	f04f 0a00 	mov.w	sl, #0
 8010bec:	f8bc b000 	ldrh.w	fp, [ip]
 8010bf0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8010bf4:	fb09 770b 	mla	r7, r9, fp, r7
 8010bf8:	4457      	add	r7, sl
 8010bfa:	b29b      	uxth	r3, r3
 8010bfc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8010c00:	f84e 3b04 	str.w	r3, [lr], #4
 8010c04:	f85c 3b04 	ldr.w	r3, [ip], #4
 8010c08:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010c0c:	f8be 3000 	ldrh.w	r3, [lr]
 8010c10:	fb09 330a 	mla	r3, r9, sl, r3
 8010c14:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8010c18:	4562      	cmp	r2, ip
 8010c1a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010c1e:	d8e5      	bhi.n	8010bec <__multiply+0x10c>
 8010c20:	9f01      	ldr	r7, [sp, #4]
 8010c22:	51eb      	str	r3, [r5, r7]
 8010c24:	3504      	adds	r5, #4
 8010c26:	e799      	b.n	8010b5c <__multiply+0x7c>
 8010c28:	3e01      	subs	r6, #1
 8010c2a:	e79b      	b.n	8010b64 <__multiply+0x84>
 8010c2c:	08012dc5 	.word	0x08012dc5
 8010c30:	08012e36 	.word	0x08012e36

08010c34 <__pow5mult>:
 8010c34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010c38:	4615      	mov	r5, r2
 8010c3a:	f012 0203 	ands.w	r2, r2, #3
 8010c3e:	4607      	mov	r7, r0
 8010c40:	460e      	mov	r6, r1
 8010c42:	d007      	beq.n	8010c54 <__pow5mult+0x20>
 8010c44:	4c25      	ldr	r4, [pc, #148]	@ (8010cdc <__pow5mult+0xa8>)
 8010c46:	3a01      	subs	r2, #1
 8010c48:	2300      	movs	r3, #0
 8010c4a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010c4e:	f7ff fe55 	bl	80108fc <__multadd>
 8010c52:	4606      	mov	r6, r0
 8010c54:	10ad      	asrs	r5, r5, #2
 8010c56:	d03d      	beq.n	8010cd4 <__pow5mult+0xa0>
 8010c58:	69fc      	ldr	r4, [r7, #28]
 8010c5a:	b97c      	cbnz	r4, 8010c7c <__pow5mult+0x48>
 8010c5c:	2010      	movs	r0, #16
 8010c5e:	f7ff fd23 	bl	80106a8 <malloc>
 8010c62:	4602      	mov	r2, r0
 8010c64:	61f8      	str	r0, [r7, #28]
 8010c66:	b928      	cbnz	r0, 8010c74 <__pow5mult+0x40>
 8010c68:	4b1d      	ldr	r3, [pc, #116]	@ (8010ce0 <__pow5mult+0xac>)
 8010c6a:	481e      	ldr	r0, [pc, #120]	@ (8010ce4 <__pow5mult+0xb0>)
 8010c6c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8010c70:	f000 fd4a 	bl	8011708 <__assert_func>
 8010c74:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010c78:	6004      	str	r4, [r0, #0]
 8010c7a:	60c4      	str	r4, [r0, #12]
 8010c7c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8010c80:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010c84:	b94c      	cbnz	r4, 8010c9a <__pow5mult+0x66>
 8010c86:	f240 2171 	movw	r1, #625	@ 0x271
 8010c8a:	4638      	mov	r0, r7
 8010c8c:	f7ff ff12 	bl	8010ab4 <__i2b>
 8010c90:	2300      	movs	r3, #0
 8010c92:	f8c8 0008 	str.w	r0, [r8, #8]
 8010c96:	4604      	mov	r4, r0
 8010c98:	6003      	str	r3, [r0, #0]
 8010c9a:	f04f 0900 	mov.w	r9, #0
 8010c9e:	07eb      	lsls	r3, r5, #31
 8010ca0:	d50a      	bpl.n	8010cb8 <__pow5mult+0x84>
 8010ca2:	4631      	mov	r1, r6
 8010ca4:	4622      	mov	r2, r4
 8010ca6:	4638      	mov	r0, r7
 8010ca8:	f7ff ff1a 	bl	8010ae0 <__multiply>
 8010cac:	4631      	mov	r1, r6
 8010cae:	4680      	mov	r8, r0
 8010cb0:	4638      	mov	r0, r7
 8010cb2:	f7ff fe01 	bl	80108b8 <_Bfree>
 8010cb6:	4646      	mov	r6, r8
 8010cb8:	106d      	asrs	r5, r5, #1
 8010cba:	d00b      	beq.n	8010cd4 <__pow5mult+0xa0>
 8010cbc:	6820      	ldr	r0, [r4, #0]
 8010cbe:	b938      	cbnz	r0, 8010cd0 <__pow5mult+0x9c>
 8010cc0:	4622      	mov	r2, r4
 8010cc2:	4621      	mov	r1, r4
 8010cc4:	4638      	mov	r0, r7
 8010cc6:	f7ff ff0b 	bl	8010ae0 <__multiply>
 8010cca:	6020      	str	r0, [r4, #0]
 8010ccc:	f8c0 9000 	str.w	r9, [r0]
 8010cd0:	4604      	mov	r4, r0
 8010cd2:	e7e4      	b.n	8010c9e <__pow5mult+0x6a>
 8010cd4:	4630      	mov	r0, r6
 8010cd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010cda:	bf00      	nop
 8010cdc:	08012e90 	.word	0x08012e90
 8010ce0:	08012d56 	.word	0x08012d56
 8010ce4:	08012e36 	.word	0x08012e36

08010ce8 <__lshift>:
 8010ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010cec:	460c      	mov	r4, r1
 8010cee:	6849      	ldr	r1, [r1, #4]
 8010cf0:	6923      	ldr	r3, [r4, #16]
 8010cf2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010cf6:	68a3      	ldr	r3, [r4, #8]
 8010cf8:	4607      	mov	r7, r0
 8010cfa:	4691      	mov	r9, r2
 8010cfc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010d00:	f108 0601 	add.w	r6, r8, #1
 8010d04:	42b3      	cmp	r3, r6
 8010d06:	db0b      	blt.n	8010d20 <__lshift+0x38>
 8010d08:	4638      	mov	r0, r7
 8010d0a:	f7ff fd95 	bl	8010838 <_Balloc>
 8010d0e:	4605      	mov	r5, r0
 8010d10:	b948      	cbnz	r0, 8010d26 <__lshift+0x3e>
 8010d12:	4602      	mov	r2, r0
 8010d14:	4b28      	ldr	r3, [pc, #160]	@ (8010db8 <__lshift+0xd0>)
 8010d16:	4829      	ldr	r0, [pc, #164]	@ (8010dbc <__lshift+0xd4>)
 8010d18:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8010d1c:	f000 fcf4 	bl	8011708 <__assert_func>
 8010d20:	3101      	adds	r1, #1
 8010d22:	005b      	lsls	r3, r3, #1
 8010d24:	e7ee      	b.n	8010d04 <__lshift+0x1c>
 8010d26:	2300      	movs	r3, #0
 8010d28:	f100 0114 	add.w	r1, r0, #20
 8010d2c:	f100 0210 	add.w	r2, r0, #16
 8010d30:	4618      	mov	r0, r3
 8010d32:	4553      	cmp	r3, sl
 8010d34:	db33      	blt.n	8010d9e <__lshift+0xb6>
 8010d36:	6920      	ldr	r0, [r4, #16]
 8010d38:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010d3c:	f104 0314 	add.w	r3, r4, #20
 8010d40:	f019 091f 	ands.w	r9, r9, #31
 8010d44:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010d48:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8010d4c:	d02b      	beq.n	8010da6 <__lshift+0xbe>
 8010d4e:	f1c9 0e20 	rsb	lr, r9, #32
 8010d52:	468a      	mov	sl, r1
 8010d54:	2200      	movs	r2, #0
 8010d56:	6818      	ldr	r0, [r3, #0]
 8010d58:	fa00 f009 	lsl.w	r0, r0, r9
 8010d5c:	4310      	orrs	r0, r2
 8010d5e:	f84a 0b04 	str.w	r0, [sl], #4
 8010d62:	f853 2b04 	ldr.w	r2, [r3], #4
 8010d66:	459c      	cmp	ip, r3
 8010d68:	fa22 f20e 	lsr.w	r2, r2, lr
 8010d6c:	d8f3      	bhi.n	8010d56 <__lshift+0x6e>
 8010d6e:	ebac 0304 	sub.w	r3, ip, r4
 8010d72:	3b15      	subs	r3, #21
 8010d74:	f023 0303 	bic.w	r3, r3, #3
 8010d78:	3304      	adds	r3, #4
 8010d7a:	f104 0015 	add.w	r0, r4, #21
 8010d7e:	4584      	cmp	ip, r0
 8010d80:	bf38      	it	cc
 8010d82:	2304      	movcc	r3, #4
 8010d84:	50ca      	str	r2, [r1, r3]
 8010d86:	b10a      	cbz	r2, 8010d8c <__lshift+0xa4>
 8010d88:	f108 0602 	add.w	r6, r8, #2
 8010d8c:	3e01      	subs	r6, #1
 8010d8e:	4638      	mov	r0, r7
 8010d90:	612e      	str	r6, [r5, #16]
 8010d92:	4621      	mov	r1, r4
 8010d94:	f7ff fd90 	bl	80108b8 <_Bfree>
 8010d98:	4628      	mov	r0, r5
 8010d9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010d9e:	f842 0f04 	str.w	r0, [r2, #4]!
 8010da2:	3301      	adds	r3, #1
 8010da4:	e7c5      	b.n	8010d32 <__lshift+0x4a>
 8010da6:	3904      	subs	r1, #4
 8010da8:	f853 2b04 	ldr.w	r2, [r3], #4
 8010dac:	f841 2f04 	str.w	r2, [r1, #4]!
 8010db0:	459c      	cmp	ip, r3
 8010db2:	d8f9      	bhi.n	8010da8 <__lshift+0xc0>
 8010db4:	e7ea      	b.n	8010d8c <__lshift+0xa4>
 8010db6:	bf00      	nop
 8010db8:	08012dc5 	.word	0x08012dc5
 8010dbc:	08012e36 	.word	0x08012e36

08010dc0 <__mcmp>:
 8010dc0:	690a      	ldr	r2, [r1, #16]
 8010dc2:	4603      	mov	r3, r0
 8010dc4:	6900      	ldr	r0, [r0, #16]
 8010dc6:	1a80      	subs	r0, r0, r2
 8010dc8:	b530      	push	{r4, r5, lr}
 8010dca:	d10e      	bne.n	8010dea <__mcmp+0x2a>
 8010dcc:	3314      	adds	r3, #20
 8010dce:	3114      	adds	r1, #20
 8010dd0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8010dd4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8010dd8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8010ddc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8010de0:	4295      	cmp	r5, r2
 8010de2:	d003      	beq.n	8010dec <__mcmp+0x2c>
 8010de4:	d205      	bcs.n	8010df2 <__mcmp+0x32>
 8010de6:	f04f 30ff 	mov.w	r0, #4294967295
 8010dea:	bd30      	pop	{r4, r5, pc}
 8010dec:	42a3      	cmp	r3, r4
 8010dee:	d3f3      	bcc.n	8010dd8 <__mcmp+0x18>
 8010df0:	e7fb      	b.n	8010dea <__mcmp+0x2a>
 8010df2:	2001      	movs	r0, #1
 8010df4:	e7f9      	b.n	8010dea <__mcmp+0x2a>
	...

08010df8 <__mdiff>:
 8010df8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010dfc:	4689      	mov	r9, r1
 8010dfe:	4606      	mov	r6, r0
 8010e00:	4611      	mov	r1, r2
 8010e02:	4648      	mov	r0, r9
 8010e04:	4614      	mov	r4, r2
 8010e06:	f7ff ffdb 	bl	8010dc0 <__mcmp>
 8010e0a:	1e05      	subs	r5, r0, #0
 8010e0c:	d112      	bne.n	8010e34 <__mdiff+0x3c>
 8010e0e:	4629      	mov	r1, r5
 8010e10:	4630      	mov	r0, r6
 8010e12:	f7ff fd11 	bl	8010838 <_Balloc>
 8010e16:	4602      	mov	r2, r0
 8010e18:	b928      	cbnz	r0, 8010e26 <__mdiff+0x2e>
 8010e1a:	4b3f      	ldr	r3, [pc, #252]	@ (8010f18 <__mdiff+0x120>)
 8010e1c:	f240 2137 	movw	r1, #567	@ 0x237
 8010e20:	483e      	ldr	r0, [pc, #248]	@ (8010f1c <__mdiff+0x124>)
 8010e22:	f000 fc71 	bl	8011708 <__assert_func>
 8010e26:	2301      	movs	r3, #1
 8010e28:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010e2c:	4610      	mov	r0, r2
 8010e2e:	b003      	add	sp, #12
 8010e30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010e34:	bfbc      	itt	lt
 8010e36:	464b      	movlt	r3, r9
 8010e38:	46a1      	movlt	r9, r4
 8010e3a:	4630      	mov	r0, r6
 8010e3c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8010e40:	bfba      	itte	lt
 8010e42:	461c      	movlt	r4, r3
 8010e44:	2501      	movlt	r5, #1
 8010e46:	2500      	movge	r5, #0
 8010e48:	f7ff fcf6 	bl	8010838 <_Balloc>
 8010e4c:	4602      	mov	r2, r0
 8010e4e:	b918      	cbnz	r0, 8010e58 <__mdiff+0x60>
 8010e50:	4b31      	ldr	r3, [pc, #196]	@ (8010f18 <__mdiff+0x120>)
 8010e52:	f240 2145 	movw	r1, #581	@ 0x245
 8010e56:	e7e3      	b.n	8010e20 <__mdiff+0x28>
 8010e58:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8010e5c:	6926      	ldr	r6, [r4, #16]
 8010e5e:	60c5      	str	r5, [r0, #12]
 8010e60:	f109 0310 	add.w	r3, r9, #16
 8010e64:	f109 0514 	add.w	r5, r9, #20
 8010e68:	f104 0e14 	add.w	lr, r4, #20
 8010e6c:	f100 0b14 	add.w	fp, r0, #20
 8010e70:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8010e74:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8010e78:	9301      	str	r3, [sp, #4]
 8010e7a:	46d9      	mov	r9, fp
 8010e7c:	f04f 0c00 	mov.w	ip, #0
 8010e80:	9b01      	ldr	r3, [sp, #4]
 8010e82:	f85e 0b04 	ldr.w	r0, [lr], #4
 8010e86:	f853 af04 	ldr.w	sl, [r3, #4]!
 8010e8a:	9301      	str	r3, [sp, #4]
 8010e8c:	fa1f f38a 	uxth.w	r3, sl
 8010e90:	4619      	mov	r1, r3
 8010e92:	b283      	uxth	r3, r0
 8010e94:	1acb      	subs	r3, r1, r3
 8010e96:	0c00      	lsrs	r0, r0, #16
 8010e98:	4463      	add	r3, ip
 8010e9a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8010e9e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8010ea2:	b29b      	uxth	r3, r3
 8010ea4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8010ea8:	4576      	cmp	r6, lr
 8010eaa:	f849 3b04 	str.w	r3, [r9], #4
 8010eae:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8010eb2:	d8e5      	bhi.n	8010e80 <__mdiff+0x88>
 8010eb4:	1b33      	subs	r3, r6, r4
 8010eb6:	3b15      	subs	r3, #21
 8010eb8:	f023 0303 	bic.w	r3, r3, #3
 8010ebc:	3415      	adds	r4, #21
 8010ebe:	3304      	adds	r3, #4
 8010ec0:	42a6      	cmp	r6, r4
 8010ec2:	bf38      	it	cc
 8010ec4:	2304      	movcc	r3, #4
 8010ec6:	441d      	add	r5, r3
 8010ec8:	445b      	add	r3, fp
 8010eca:	461e      	mov	r6, r3
 8010ecc:	462c      	mov	r4, r5
 8010ece:	4544      	cmp	r4, r8
 8010ed0:	d30e      	bcc.n	8010ef0 <__mdiff+0xf8>
 8010ed2:	f108 0103 	add.w	r1, r8, #3
 8010ed6:	1b49      	subs	r1, r1, r5
 8010ed8:	f021 0103 	bic.w	r1, r1, #3
 8010edc:	3d03      	subs	r5, #3
 8010ede:	45a8      	cmp	r8, r5
 8010ee0:	bf38      	it	cc
 8010ee2:	2100      	movcc	r1, #0
 8010ee4:	440b      	add	r3, r1
 8010ee6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8010eea:	b191      	cbz	r1, 8010f12 <__mdiff+0x11a>
 8010eec:	6117      	str	r7, [r2, #16]
 8010eee:	e79d      	b.n	8010e2c <__mdiff+0x34>
 8010ef0:	f854 1b04 	ldr.w	r1, [r4], #4
 8010ef4:	46e6      	mov	lr, ip
 8010ef6:	0c08      	lsrs	r0, r1, #16
 8010ef8:	fa1c fc81 	uxtah	ip, ip, r1
 8010efc:	4471      	add	r1, lr
 8010efe:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8010f02:	b289      	uxth	r1, r1
 8010f04:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8010f08:	f846 1b04 	str.w	r1, [r6], #4
 8010f0c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8010f10:	e7dd      	b.n	8010ece <__mdiff+0xd6>
 8010f12:	3f01      	subs	r7, #1
 8010f14:	e7e7      	b.n	8010ee6 <__mdiff+0xee>
 8010f16:	bf00      	nop
 8010f18:	08012dc5 	.word	0x08012dc5
 8010f1c:	08012e36 	.word	0x08012e36

08010f20 <__ulp>:
 8010f20:	b082      	sub	sp, #8
 8010f22:	ed8d 0b00 	vstr	d0, [sp]
 8010f26:	9a01      	ldr	r2, [sp, #4]
 8010f28:	4b0f      	ldr	r3, [pc, #60]	@ (8010f68 <__ulp+0x48>)
 8010f2a:	4013      	ands	r3, r2
 8010f2c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8010f30:	2b00      	cmp	r3, #0
 8010f32:	dc08      	bgt.n	8010f46 <__ulp+0x26>
 8010f34:	425b      	negs	r3, r3
 8010f36:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8010f3a:	ea4f 5223 	mov.w	r2, r3, asr #20
 8010f3e:	da04      	bge.n	8010f4a <__ulp+0x2a>
 8010f40:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8010f44:	4113      	asrs	r3, r2
 8010f46:	2200      	movs	r2, #0
 8010f48:	e008      	b.n	8010f5c <__ulp+0x3c>
 8010f4a:	f1a2 0314 	sub.w	r3, r2, #20
 8010f4e:	2b1e      	cmp	r3, #30
 8010f50:	bfda      	itte	le
 8010f52:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8010f56:	40da      	lsrle	r2, r3
 8010f58:	2201      	movgt	r2, #1
 8010f5a:	2300      	movs	r3, #0
 8010f5c:	4619      	mov	r1, r3
 8010f5e:	4610      	mov	r0, r2
 8010f60:	ec41 0b10 	vmov	d0, r0, r1
 8010f64:	b002      	add	sp, #8
 8010f66:	4770      	bx	lr
 8010f68:	7ff00000 	.word	0x7ff00000

08010f6c <__b2d>:
 8010f6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010f70:	6906      	ldr	r6, [r0, #16]
 8010f72:	f100 0814 	add.w	r8, r0, #20
 8010f76:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8010f7a:	1f37      	subs	r7, r6, #4
 8010f7c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8010f80:	4610      	mov	r0, r2
 8010f82:	f7ff fd4b 	bl	8010a1c <__hi0bits>
 8010f86:	f1c0 0320 	rsb	r3, r0, #32
 8010f8a:	280a      	cmp	r0, #10
 8010f8c:	600b      	str	r3, [r1, #0]
 8010f8e:	491b      	ldr	r1, [pc, #108]	@ (8010ffc <__b2d+0x90>)
 8010f90:	dc15      	bgt.n	8010fbe <__b2d+0x52>
 8010f92:	f1c0 0c0b 	rsb	ip, r0, #11
 8010f96:	fa22 f30c 	lsr.w	r3, r2, ip
 8010f9a:	45b8      	cmp	r8, r7
 8010f9c:	ea43 0501 	orr.w	r5, r3, r1
 8010fa0:	bf34      	ite	cc
 8010fa2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8010fa6:	2300      	movcs	r3, #0
 8010fa8:	3015      	adds	r0, #21
 8010faa:	fa02 f000 	lsl.w	r0, r2, r0
 8010fae:	fa23 f30c 	lsr.w	r3, r3, ip
 8010fb2:	4303      	orrs	r3, r0
 8010fb4:	461c      	mov	r4, r3
 8010fb6:	ec45 4b10 	vmov	d0, r4, r5
 8010fba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010fbe:	45b8      	cmp	r8, r7
 8010fc0:	bf3a      	itte	cc
 8010fc2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8010fc6:	f1a6 0708 	subcc.w	r7, r6, #8
 8010fca:	2300      	movcs	r3, #0
 8010fcc:	380b      	subs	r0, #11
 8010fce:	d012      	beq.n	8010ff6 <__b2d+0x8a>
 8010fd0:	f1c0 0120 	rsb	r1, r0, #32
 8010fd4:	fa23 f401 	lsr.w	r4, r3, r1
 8010fd8:	4082      	lsls	r2, r0
 8010fda:	4322      	orrs	r2, r4
 8010fdc:	4547      	cmp	r7, r8
 8010fde:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8010fe2:	bf8c      	ite	hi
 8010fe4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8010fe8:	2200      	movls	r2, #0
 8010fea:	4083      	lsls	r3, r0
 8010fec:	40ca      	lsrs	r2, r1
 8010fee:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8010ff2:	4313      	orrs	r3, r2
 8010ff4:	e7de      	b.n	8010fb4 <__b2d+0x48>
 8010ff6:	ea42 0501 	orr.w	r5, r2, r1
 8010ffa:	e7db      	b.n	8010fb4 <__b2d+0x48>
 8010ffc:	3ff00000 	.word	0x3ff00000

08011000 <__d2b>:
 8011000:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011004:	460f      	mov	r7, r1
 8011006:	2101      	movs	r1, #1
 8011008:	ec59 8b10 	vmov	r8, r9, d0
 801100c:	4616      	mov	r6, r2
 801100e:	f7ff fc13 	bl	8010838 <_Balloc>
 8011012:	4604      	mov	r4, r0
 8011014:	b930      	cbnz	r0, 8011024 <__d2b+0x24>
 8011016:	4602      	mov	r2, r0
 8011018:	4b23      	ldr	r3, [pc, #140]	@ (80110a8 <__d2b+0xa8>)
 801101a:	4824      	ldr	r0, [pc, #144]	@ (80110ac <__d2b+0xac>)
 801101c:	f240 310f 	movw	r1, #783	@ 0x30f
 8011020:	f000 fb72 	bl	8011708 <__assert_func>
 8011024:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8011028:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801102c:	b10d      	cbz	r5, 8011032 <__d2b+0x32>
 801102e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8011032:	9301      	str	r3, [sp, #4]
 8011034:	f1b8 0300 	subs.w	r3, r8, #0
 8011038:	d023      	beq.n	8011082 <__d2b+0x82>
 801103a:	4668      	mov	r0, sp
 801103c:	9300      	str	r3, [sp, #0]
 801103e:	f7ff fd0c 	bl	8010a5a <__lo0bits>
 8011042:	e9dd 1200 	ldrd	r1, r2, [sp]
 8011046:	b1d0      	cbz	r0, 801107e <__d2b+0x7e>
 8011048:	f1c0 0320 	rsb	r3, r0, #32
 801104c:	fa02 f303 	lsl.w	r3, r2, r3
 8011050:	430b      	orrs	r3, r1
 8011052:	40c2      	lsrs	r2, r0
 8011054:	6163      	str	r3, [r4, #20]
 8011056:	9201      	str	r2, [sp, #4]
 8011058:	9b01      	ldr	r3, [sp, #4]
 801105a:	61a3      	str	r3, [r4, #24]
 801105c:	2b00      	cmp	r3, #0
 801105e:	bf0c      	ite	eq
 8011060:	2201      	moveq	r2, #1
 8011062:	2202      	movne	r2, #2
 8011064:	6122      	str	r2, [r4, #16]
 8011066:	b1a5      	cbz	r5, 8011092 <__d2b+0x92>
 8011068:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801106c:	4405      	add	r5, r0
 801106e:	603d      	str	r5, [r7, #0]
 8011070:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8011074:	6030      	str	r0, [r6, #0]
 8011076:	4620      	mov	r0, r4
 8011078:	b003      	add	sp, #12
 801107a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801107e:	6161      	str	r1, [r4, #20]
 8011080:	e7ea      	b.n	8011058 <__d2b+0x58>
 8011082:	a801      	add	r0, sp, #4
 8011084:	f7ff fce9 	bl	8010a5a <__lo0bits>
 8011088:	9b01      	ldr	r3, [sp, #4]
 801108a:	6163      	str	r3, [r4, #20]
 801108c:	3020      	adds	r0, #32
 801108e:	2201      	movs	r2, #1
 8011090:	e7e8      	b.n	8011064 <__d2b+0x64>
 8011092:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8011096:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801109a:	6038      	str	r0, [r7, #0]
 801109c:	6918      	ldr	r0, [r3, #16]
 801109e:	f7ff fcbd 	bl	8010a1c <__hi0bits>
 80110a2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80110a6:	e7e5      	b.n	8011074 <__d2b+0x74>
 80110a8:	08012dc5 	.word	0x08012dc5
 80110ac:	08012e36 	.word	0x08012e36

080110b0 <__ratio>:
 80110b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80110b4:	b085      	sub	sp, #20
 80110b6:	e9cd 1000 	strd	r1, r0, [sp]
 80110ba:	a902      	add	r1, sp, #8
 80110bc:	f7ff ff56 	bl	8010f6c <__b2d>
 80110c0:	9800      	ldr	r0, [sp, #0]
 80110c2:	a903      	add	r1, sp, #12
 80110c4:	ec55 4b10 	vmov	r4, r5, d0
 80110c8:	f7ff ff50 	bl	8010f6c <__b2d>
 80110cc:	9b01      	ldr	r3, [sp, #4]
 80110ce:	6919      	ldr	r1, [r3, #16]
 80110d0:	9b00      	ldr	r3, [sp, #0]
 80110d2:	691b      	ldr	r3, [r3, #16]
 80110d4:	1ac9      	subs	r1, r1, r3
 80110d6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80110da:	1a9b      	subs	r3, r3, r2
 80110dc:	ec5b ab10 	vmov	sl, fp, d0
 80110e0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80110e4:	2b00      	cmp	r3, #0
 80110e6:	bfce      	itee	gt
 80110e8:	462a      	movgt	r2, r5
 80110ea:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80110ee:	465a      	movle	r2, fp
 80110f0:	462f      	mov	r7, r5
 80110f2:	46d9      	mov	r9, fp
 80110f4:	bfcc      	ite	gt
 80110f6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80110fa:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80110fe:	464b      	mov	r3, r9
 8011100:	4652      	mov	r2, sl
 8011102:	4620      	mov	r0, r4
 8011104:	4639      	mov	r1, r7
 8011106:	f7ef fbc9 	bl	800089c <__aeabi_ddiv>
 801110a:	ec41 0b10 	vmov	d0, r0, r1
 801110e:	b005      	add	sp, #20
 8011110:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08011114 <__copybits>:
 8011114:	3901      	subs	r1, #1
 8011116:	b570      	push	{r4, r5, r6, lr}
 8011118:	1149      	asrs	r1, r1, #5
 801111a:	6914      	ldr	r4, [r2, #16]
 801111c:	3101      	adds	r1, #1
 801111e:	f102 0314 	add.w	r3, r2, #20
 8011122:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8011126:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801112a:	1f05      	subs	r5, r0, #4
 801112c:	42a3      	cmp	r3, r4
 801112e:	d30c      	bcc.n	801114a <__copybits+0x36>
 8011130:	1aa3      	subs	r3, r4, r2
 8011132:	3b11      	subs	r3, #17
 8011134:	f023 0303 	bic.w	r3, r3, #3
 8011138:	3211      	adds	r2, #17
 801113a:	42a2      	cmp	r2, r4
 801113c:	bf88      	it	hi
 801113e:	2300      	movhi	r3, #0
 8011140:	4418      	add	r0, r3
 8011142:	2300      	movs	r3, #0
 8011144:	4288      	cmp	r0, r1
 8011146:	d305      	bcc.n	8011154 <__copybits+0x40>
 8011148:	bd70      	pop	{r4, r5, r6, pc}
 801114a:	f853 6b04 	ldr.w	r6, [r3], #4
 801114e:	f845 6f04 	str.w	r6, [r5, #4]!
 8011152:	e7eb      	b.n	801112c <__copybits+0x18>
 8011154:	f840 3b04 	str.w	r3, [r0], #4
 8011158:	e7f4      	b.n	8011144 <__copybits+0x30>

0801115a <__any_on>:
 801115a:	f100 0214 	add.w	r2, r0, #20
 801115e:	6900      	ldr	r0, [r0, #16]
 8011160:	114b      	asrs	r3, r1, #5
 8011162:	4298      	cmp	r0, r3
 8011164:	b510      	push	{r4, lr}
 8011166:	db11      	blt.n	801118c <__any_on+0x32>
 8011168:	dd0a      	ble.n	8011180 <__any_on+0x26>
 801116a:	f011 011f 	ands.w	r1, r1, #31
 801116e:	d007      	beq.n	8011180 <__any_on+0x26>
 8011170:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8011174:	fa24 f001 	lsr.w	r0, r4, r1
 8011178:	fa00 f101 	lsl.w	r1, r0, r1
 801117c:	428c      	cmp	r4, r1
 801117e:	d10b      	bne.n	8011198 <__any_on+0x3e>
 8011180:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8011184:	4293      	cmp	r3, r2
 8011186:	d803      	bhi.n	8011190 <__any_on+0x36>
 8011188:	2000      	movs	r0, #0
 801118a:	bd10      	pop	{r4, pc}
 801118c:	4603      	mov	r3, r0
 801118e:	e7f7      	b.n	8011180 <__any_on+0x26>
 8011190:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011194:	2900      	cmp	r1, #0
 8011196:	d0f5      	beq.n	8011184 <__any_on+0x2a>
 8011198:	2001      	movs	r0, #1
 801119a:	e7f6      	b.n	801118a <__any_on+0x30>

0801119c <_strtol_l.constprop.0>:
 801119c:	2b24      	cmp	r3, #36	@ 0x24
 801119e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80111a2:	4686      	mov	lr, r0
 80111a4:	4690      	mov	r8, r2
 80111a6:	d801      	bhi.n	80111ac <_strtol_l.constprop.0+0x10>
 80111a8:	2b01      	cmp	r3, #1
 80111aa:	d106      	bne.n	80111ba <_strtol_l.constprop.0+0x1e>
 80111ac:	f7fe f860 	bl	800f270 <__errno>
 80111b0:	2316      	movs	r3, #22
 80111b2:	6003      	str	r3, [r0, #0]
 80111b4:	2000      	movs	r0, #0
 80111b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80111ba:	4834      	ldr	r0, [pc, #208]	@ (801128c <_strtol_l.constprop.0+0xf0>)
 80111bc:	460d      	mov	r5, r1
 80111be:	462a      	mov	r2, r5
 80111c0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80111c4:	5d06      	ldrb	r6, [r0, r4]
 80111c6:	f016 0608 	ands.w	r6, r6, #8
 80111ca:	d1f8      	bne.n	80111be <_strtol_l.constprop.0+0x22>
 80111cc:	2c2d      	cmp	r4, #45	@ 0x2d
 80111ce:	d12d      	bne.n	801122c <_strtol_l.constprop.0+0x90>
 80111d0:	782c      	ldrb	r4, [r5, #0]
 80111d2:	2601      	movs	r6, #1
 80111d4:	1c95      	adds	r5, r2, #2
 80111d6:	f033 0210 	bics.w	r2, r3, #16
 80111da:	d109      	bne.n	80111f0 <_strtol_l.constprop.0+0x54>
 80111dc:	2c30      	cmp	r4, #48	@ 0x30
 80111de:	d12a      	bne.n	8011236 <_strtol_l.constprop.0+0x9a>
 80111e0:	782a      	ldrb	r2, [r5, #0]
 80111e2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80111e6:	2a58      	cmp	r2, #88	@ 0x58
 80111e8:	d125      	bne.n	8011236 <_strtol_l.constprop.0+0x9a>
 80111ea:	786c      	ldrb	r4, [r5, #1]
 80111ec:	2310      	movs	r3, #16
 80111ee:	3502      	adds	r5, #2
 80111f0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80111f4:	f10c 3cff 	add.w	ip, ip, #4294967295
 80111f8:	2200      	movs	r2, #0
 80111fa:	fbbc f9f3 	udiv	r9, ip, r3
 80111fe:	4610      	mov	r0, r2
 8011200:	fb03 ca19 	mls	sl, r3, r9, ip
 8011204:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8011208:	2f09      	cmp	r7, #9
 801120a:	d81b      	bhi.n	8011244 <_strtol_l.constprop.0+0xa8>
 801120c:	463c      	mov	r4, r7
 801120e:	42a3      	cmp	r3, r4
 8011210:	dd27      	ble.n	8011262 <_strtol_l.constprop.0+0xc6>
 8011212:	1c57      	adds	r7, r2, #1
 8011214:	d007      	beq.n	8011226 <_strtol_l.constprop.0+0x8a>
 8011216:	4581      	cmp	r9, r0
 8011218:	d320      	bcc.n	801125c <_strtol_l.constprop.0+0xc0>
 801121a:	d101      	bne.n	8011220 <_strtol_l.constprop.0+0x84>
 801121c:	45a2      	cmp	sl, r4
 801121e:	db1d      	blt.n	801125c <_strtol_l.constprop.0+0xc0>
 8011220:	fb00 4003 	mla	r0, r0, r3, r4
 8011224:	2201      	movs	r2, #1
 8011226:	f815 4b01 	ldrb.w	r4, [r5], #1
 801122a:	e7eb      	b.n	8011204 <_strtol_l.constprop.0+0x68>
 801122c:	2c2b      	cmp	r4, #43	@ 0x2b
 801122e:	bf04      	itt	eq
 8011230:	782c      	ldrbeq	r4, [r5, #0]
 8011232:	1c95      	addeq	r5, r2, #2
 8011234:	e7cf      	b.n	80111d6 <_strtol_l.constprop.0+0x3a>
 8011236:	2b00      	cmp	r3, #0
 8011238:	d1da      	bne.n	80111f0 <_strtol_l.constprop.0+0x54>
 801123a:	2c30      	cmp	r4, #48	@ 0x30
 801123c:	bf0c      	ite	eq
 801123e:	2308      	moveq	r3, #8
 8011240:	230a      	movne	r3, #10
 8011242:	e7d5      	b.n	80111f0 <_strtol_l.constprop.0+0x54>
 8011244:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8011248:	2f19      	cmp	r7, #25
 801124a:	d801      	bhi.n	8011250 <_strtol_l.constprop.0+0xb4>
 801124c:	3c37      	subs	r4, #55	@ 0x37
 801124e:	e7de      	b.n	801120e <_strtol_l.constprop.0+0x72>
 8011250:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8011254:	2f19      	cmp	r7, #25
 8011256:	d804      	bhi.n	8011262 <_strtol_l.constprop.0+0xc6>
 8011258:	3c57      	subs	r4, #87	@ 0x57
 801125a:	e7d8      	b.n	801120e <_strtol_l.constprop.0+0x72>
 801125c:	f04f 32ff 	mov.w	r2, #4294967295
 8011260:	e7e1      	b.n	8011226 <_strtol_l.constprop.0+0x8a>
 8011262:	1c53      	adds	r3, r2, #1
 8011264:	d108      	bne.n	8011278 <_strtol_l.constprop.0+0xdc>
 8011266:	2322      	movs	r3, #34	@ 0x22
 8011268:	f8ce 3000 	str.w	r3, [lr]
 801126c:	4660      	mov	r0, ip
 801126e:	f1b8 0f00 	cmp.w	r8, #0
 8011272:	d0a0      	beq.n	80111b6 <_strtol_l.constprop.0+0x1a>
 8011274:	1e69      	subs	r1, r5, #1
 8011276:	e006      	b.n	8011286 <_strtol_l.constprop.0+0xea>
 8011278:	b106      	cbz	r6, 801127c <_strtol_l.constprop.0+0xe0>
 801127a:	4240      	negs	r0, r0
 801127c:	f1b8 0f00 	cmp.w	r8, #0
 8011280:	d099      	beq.n	80111b6 <_strtol_l.constprop.0+0x1a>
 8011282:	2a00      	cmp	r2, #0
 8011284:	d1f6      	bne.n	8011274 <_strtol_l.constprop.0+0xd8>
 8011286:	f8c8 1000 	str.w	r1, [r8]
 801128a:	e794      	b.n	80111b6 <_strtol_l.constprop.0+0x1a>
 801128c:	08012f91 	.word	0x08012f91

08011290 <_strtol_r>:
 8011290:	f7ff bf84 	b.w	801119c <_strtol_l.constprop.0>

08011294 <__ascii_wctomb>:
 8011294:	4603      	mov	r3, r0
 8011296:	4608      	mov	r0, r1
 8011298:	b141      	cbz	r1, 80112ac <__ascii_wctomb+0x18>
 801129a:	2aff      	cmp	r2, #255	@ 0xff
 801129c:	d904      	bls.n	80112a8 <__ascii_wctomb+0x14>
 801129e:	228a      	movs	r2, #138	@ 0x8a
 80112a0:	601a      	str	r2, [r3, #0]
 80112a2:	f04f 30ff 	mov.w	r0, #4294967295
 80112a6:	4770      	bx	lr
 80112a8:	700a      	strb	r2, [r1, #0]
 80112aa:	2001      	movs	r0, #1
 80112ac:	4770      	bx	lr

080112ae <__ssputs_r>:
 80112ae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80112b2:	688e      	ldr	r6, [r1, #8]
 80112b4:	461f      	mov	r7, r3
 80112b6:	42be      	cmp	r6, r7
 80112b8:	680b      	ldr	r3, [r1, #0]
 80112ba:	4682      	mov	sl, r0
 80112bc:	460c      	mov	r4, r1
 80112be:	4690      	mov	r8, r2
 80112c0:	d82d      	bhi.n	801131e <__ssputs_r+0x70>
 80112c2:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80112c6:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80112ca:	d026      	beq.n	801131a <__ssputs_r+0x6c>
 80112cc:	6965      	ldr	r5, [r4, #20]
 80112ce:	6909      	ldr	r1, [r1, #16]
 80112d0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80112d4:	eba3 0901 	sub.w	r9, r3, r1
 80112d8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80112dc:	1c7b      	adds	r3, r7, #1
 80112de:	444b      	add	r3, r9
 80112e0:	106d      	asrs	r5, r5, #1
 80112e2:	429d      	cmp	r5, r3
 80112e4:	bf38      	it	cc
 80112e6:	461d      	movcc	r5, r3
 80112e8:	0553      	lsls	r3, r2, #21
 80112ea:	d527      	bpl.n	801133c <__ssputs_r+0x8e>
 80112ec:	4629      	mov	r1, r5
 80112ee:	f7ff fa05 	bl	80106fc <_malloc_r>
 80112f2:	4606      	mov	r6, r0
 80112f4:	b360      	cbz	r0, 8011350 <__ssputs_r+0xa2>
 80112f6:	6921      	ldr	r1, [r4, #16]
 80112f8:	464a      	mov	r2, r9
 80112fa:	f7fd ffe6 	bl	800f2ca <memcpy>
 80112fe:	89a3      	ldrh	r3, [r4, #12]
 8011300:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8011304:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011308:	81a3      	strh	r3, [r4, #12]
 801130a:	6126      	str	r6, [r4, #16]
 801130c:	6165      	str	r5, [r4, #20]
 801130e:	444e      	add	r6, r9
 8011310:	eba5 0509 	sub.w	r5, r5, r9
 8011314:	6026      	str	r6, [r4, #0]
 8011316:	60a5      	str	r5, [r4, #8]
 8011318:	463e      	mov	r6, r7
 801131a:	42be      	cmp	r6, r7
 801131c:	d900      	bls.n	8011320 <__ssputs_r+0x72>
 801131e:	463e      	mov	r6, r7
 8011320:	6820      	ldr	r0, [r4, #0]
 8011322:	4632      	mov	r2, r6
 8011324:	4641      	mov	r1, r8
 8011326:	f000 f9c5 	bl	80116b4 <memmove>
 801132a:	68a3      	ldr	r3, [r4, #8]
 801132c:	1b9b      	subs	r3, r3, r6
 801132e:	60a3      	str	r3, [r4, #8]
 8011330:	6823      	ldr	r3, [r4, #0]
 8011332:	4433      	add	r3, r6
 8011334:	6023      	str	r3, [r4, #0]
 8011336:	2000      	movs	r0, #0
 8011338:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801133c:	462a      	mov	r2, r5
 801133e:	f000 fa15 	bl	801176c <_realloc_r>
 8011342:	4606      	mov	r6, r0
 8011344:	2800      	cmp	r0, #0
 8011346:	d1e0      	bne.n	801130a <__ssputs_r+0x5c>
 8011348:	6921      	ldr	r1, [r4, #16]
 801134a:	4650      	mov	r0, sl
 801134c:	f7fe fe28 	bl	800ffa0 <_free_r>
 8011350:	230c      	movs	r3, #12
 8011352:	f8ca 3000 	str.w	r3, [sl]
 8011356:	89a3      	ldrh	r3, [r4, #12]
 8011358:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801135c:	81a3      	strh	r3, [r4, #12]
 801135e:	f04f 30ff 	mov.w	r0, #4294967295
 8011362:	e7e9      	b.n	8011338 <__ssputs_r+0x8a>

08011364 <_svfiprintf_r>:
 8011364:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011368:	4698      	mov	r8, r3
 801136a:	898b      	ldrh	r3, [r1, #12]
 801136c:	061b      	lsls	r3, r3, #24
 801136e:	b09d      	sub	sp, #116	@ 0x74
 8011370:	4607      	mov	r7, r0
 8011372:	460d      	mov	r5, r1
 8011374:	4614      	mov	r4, r2
 8011376:	d510      	bpl.n	801139a <_svfiprintf_r+0x36>
 8011378:	690b      	ldr	r3, [r1, #16]
 801137a:	b973      	cbnz	r3, 801139a <_svfiprintf_r+0x36>
 801137c:	2140      	movs	r1, #64	@ 0x40
 801137e:	f7ff f9bd 	bl	80106fc <_malloc_r>
 8011382:	6028      	str	r0, [r5, #0]
 8011384:	6128      	str	r0, [r5, #16]
 8011386:	b930      	cbnz	r0, 8011396 <_svfiprintf_r+0x32>
 8011388:	230c      	movs	r3, #12
 801138a:	603b      	str	r3, [r7, #0]
 801138c:	f04f 30ff 	mov.w	r0, #4294967295
 8011390:	b01d      	add	sp, #116	@ 0x74
 8011392:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011396:	2340      	movs	r3, #64	@ 0x40
 8011398:	616b      	str	r3, [r5, #20]
 801139a:	2300      	movs	r3, #0
 801139c:	9309      	str	r3, [sp, #36]	@ 0x24
 801139e:	2320      	movs	r3, #32
 80113a0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80113a4:	f8cd 800c 	str.w	r8, [sp, #12]
 80113a8:	2330      	movs	r3, #48	@ 0x30
 80113aa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8011548 <_svfiprintf_r+0x1e4>
 80113ae:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80113b2:	f04f 0901 	mov.w	r9, #1
 80113b6:	4623      	mov	r3, r4
 80113b8:	469a      	mov	sl, r3
 80113ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80113be:	b10a      	cbz	r2, 80113c4 <_svfiprintf_r+0x60>
 80113c0:	2a25      	cmp	r2, #37	@ 0x25
 80113c2:	d1f9      	bne.n	80113b8 <_svfiprintf_r+0x54>
 80113c4:	ebba 0b04 	subs.w	fp, sl, r4
 80113c8:	d00b      	beq.n	80113e2 <_svfiprintf_r+0x7e>
 80113ca:	465b      	mov	r3, fp
 80113cc:	4622      	mov	r2, r4
 80113ce:	4629      	mov	r1, r5
 80113d0:	4638      	mov	r0, r7
 80113d2:	f7ff ff6c 	bl	80112ae <__ssputs_r>
 80113d6:	3001      	adds	r0, #1
 80113d8:	f000 80a7 	beq.w	801152a <_svfiprintf_r+0x1c6>
 80113dc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80113de:	445a      	add	r2, fp
 80113e0:	9209      	str	r2, [sp, #36]	@ 0x24
 80113e2:	f89a 3000 	ldrb.w	r3, [sl]
 80113e6:	2b00      	cmp	r3, #0
 80113e8:	f000 809f 	beq.w	801152a <_svfiprintf_r+0x1c6>
 80113ec:	2300      	movs	r3, #0
 80113ee:	f04f 32ff 	mov.w	r2, #4294967295
 80113f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80113f6:	f10a 0a01 	add.w	sl, sl, #1
 80113fa:	9304      	str	r3, [sp, #16]
 80113fc:	9307      	str	r3, [sp, #28]
 80113fe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011402:	931a      	str	r3, [sp, #104]	@ 0x68
 8011404:	4654      	mov	r4, sl
 8011406:	2205      	movs	r2, #5
 8011408:	f814 1b01 	ldrb.w	r1, [r4], #1
 801140c:	484e      	ldr	r0, [pc, #312]	@ (8011548 <_svfiprintf_r+0x1e4>)
 801140e:	f7ee ff07 	bl	8000220 <memchr>
 8011412:	9a04      	ldr	r2, [sp, #16]
 8011414:	b9d8      	cbnz	r0, 801144e <_svfiprintf_r+0xea>
 8011416:	06d0      	lsls	r0, r2, #27
 8011418:	bf44      	itt	mi
 801141a:	2320      	movmi	r3, #32
 801141c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011420:	0711      	lsls	r1, r2, #28
 8011422:	bf44      	itt	mi
 8011424:	232b      	movmi	r3, #43	@ 0x2b
 8011426:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801142a:	f89a 3000 	ldrb.w	r3, [sl]
 801142e:	2b2a      	cmp	r3, #42	@ 0x2a
 8011430:	d015      	beq.n	801145e <_svfiprintf_r+0xfa>
 8011432:	9a07      	ldr	r2, [sp, #28]
 8011434:	4654      	mov	r4, sl
 8011436:	2000      	movs	r0, #0
 8011438:	f04f 0c0a 	mov.w	ip, #10
 801143c:	4621      	mov	r1, r4
 801143e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011442:	3b30      	subs	r3, #48	@ 0x30
 8011444:	2b09      	cmp	r3, #9
 8011446:	d94b      	bls.n	80114e0 <_svfiprintf_r+0x17c>
 8011448:	b1b0      	cbz	r0, 8011478 <_svfiprintf_r+0x114>
 801144a:	9207      	str	r2, [sp, #28]
 801144c:	e014      	b.n	8011478 <_svfiprintf_r+0x114>
 801144e:	eba0 0308 	sub.w	r3, r0, r8
 8011452:	fa09 f303 	lsl.w	r3, r9, r3
 8011456:	4313      	orrs	r3, r2
 8011458:	9304      	str	r3, [sp, #16]
 801145a:	46a2      	mov	sl, r4
 801145c:	e7d2      	b.n	8011404 <_svfiprintf_r+0xa0>
 801145e:	9b03      	ldr	r3, [sp, #12]
 8011460:	1d19      	adds	r1, r3, #4
 8011462:	681b      	ldr	r3, [r3, #0]
 8011464:	9103      	str	r1, [sp, #12]
 8011466:	2b00      	cmp	r3, #0
 8011468:	bfbb      	ittet	lt
 801146a:	425b      	neglt	r3, r3
 801146c:	f042 0202 	orrlt.w	r2, r2, #2
 8011470:	9307      	strge	r3, [sp, #28]
 8011472:	9307      	strlt	r3, [sp, #28]
 8011474:	bfb8      	it	lt
 8011476:	9204      	strlt	r2, [sp, #16]
 8011478:	7823      	ldrb	r3, [r4, #0]
 801147a:	2b2e      	cmp	r3, #46	@ 0x2e
 801147c:	d10a      	bne.n	8011494 <_svfiprintf_r+0x130>
 801147e:	7863      	ldrb	r3, [r4, #1]
 8011480:	2b2a      	cmp	r3, #42	@ 0x2a
 8011482:	d132      	bne.n	80114ea <_svfiprintf_r+0x186>
 8011484:	9b03      	ldr	r3, [sp, #12]
 8011486:	1d1a      	adds	r2, r3, #4
 8011488:	681b      	ldr	r3, [r3, #0]
 801148a:	9203      	str	r2, [sp, #12]
 801148c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011490:	3402      	adds	r4, #2
 8011492:	9305      	str	r3, [sp, #20]
 8011494:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8011558 <_svfiprintf_r+0x1f4>
 8011498:	7821      	ldrb	r1, [r4, #0]
 801149a:	2203      	movs	r2, #3
 801149c:	4650      	mov	r0, sl
 801149e:	f7ee febf 	bl	8000220 <memchr>
 80114a2:	b138      	cbz	r0, 80114b4 <_svfiprintf_r+0x150>
 80114a4:	9b04      	ldr	r3, [sp, #16]
 80114a6:	eba0 000a 	sub.w	r0, r0, sl
 80114aa:	2240      	movs	r2, #64	@ 0x40
 80114ac:	4082      	lsls	r2, r0
 80114ae:	4313      	orrs	r3, r2
 80114b0:	3401      	adds	r4, #1
 80114b2:	9304      	str	r3, [sp, #16]
 80114b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80114b8:	4824      	ldr	r0, [pc, #144]	@ (801154c <_svfiprintf_r+0x1e8>)
 80114ba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80114be:	2206      	movs	r2, #6
 80114c0:	f7ee feae 	bl	8000220 <memchr>
 80114c4:	2800      	cmp	r0, #0
 80114c6:	d036      	beq.n	8011536 <_svfiprintf_r+0x1d2>
 80114c8:	4b21      	ldr	r3, [pc, #132]	@ (8011550 <_svfiprintf_r+0x1ec>)
 80114ca:	bb1b      	cbnz	r3, 8011514 <_svfiprintf_r+0x1b0>
 80114cc:	9b03      	ldr	r3, [sp, #12]
 80114ce:	3307      	adds	r3, #7
 80114d0:	f023 0307 	bic.w	r3, r3, #7
 80114d4:	3308      	adds	r3, #8
 80114d6:	9303      	str	r3, [sp, #12]
 80114d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80114da:	4433      	add	r3, r6
 80114dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80114de:	e76a      	b.n	80113b6 <_svfiprintf_r+0x52>
 80114e0:	fb0c 3202 	mla	r2, ip, r2, r3
 80114e4:	460c      	mov	r4, r1
 80114e6:	2001      	movs	r0, #1
 80114e8:	e7a8      	b.n	801143c <_svfiprintf_r+0xd8>
 80114ea:	2300      	movs	r3, #0
 80114ec:	3401      	adds	r4, #1
 80114ee:	9305      	str	r3, [sp, #20]
 80114f0:	4619      	mov	r1, r3
 80114f2:	f04f 0c0a 	mov.w	ip, #10
 80114f6:	4620      	mov	r0, r4
 80114f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80114fc:	3a30      	subs	r2, #48	@ 0x30
 80114fe:	2a09      	cmp	r2, #9
 8011500:	d903      	bls.n	801150a <_svfiprintf_r+0x1a6>
 8011502:	2b00      	cmp	r3, #0
 8011504:	d0c6      	beq.n	8011494 <_svfiprintf_r+0x130>
 8011506:	9105      	str	r1, [sp, #20]
 8011508:	e7c4      	b.n	8011494 <_svfiprintf_r+0x130>
 801150a:	fb0c 2101 	mla	r1, ip, r1, r2
 801150e:	4604      	mov	r4, r0
 8011510:	2301      	movs	r3, #1
 8011512:	e7f0      	b.n	80114f6 <_svfiprintf_r+0x192>
 8011514:	ab03      	add	r3, sp, #12
 8011516:	9300      	str	r3, [sp, #0]
 8011518:	462a      	mov	r2, r5
 801151a:	4b0e      	ldr	r3, [pc, #56]	@ (8011554 <_svfiprintf_r+0x1f0>)
 801151c:	a904      	add	r1, sp, #16
 801151e:	4638      	mov	r0, r7
 8011520:	f7fc ff30 	bl	800e384 <_printf_float>
 8011524:	1c42      	adds	r2, r0, #1
 8011526:	4606      	mov	r6, r0
 8011528:	d1d6      	bne.n	80114d8 <_svfiprintf_r+0x174>
 801152a:	89ab      	ldrh	r3, [r5, #12]
 801152c:	065b      	lsls	r3, r3, #25
 801152e:	f53f af2d 	bmi.w	801138c <_svfiprintf_r+0x28>
 8011532:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011534:	e72c      	b.n	8011390 <_svfiprintf_r+0x2c>
 8011536:	ab03      	add	r3, sp, #12
 8011538:	9300      	str	r3, [sp, #0]
 801153a:	462a      	mov	r2, r5
 801153c:	4b05      	ldr	r3, [pc, #20]	@ (8011554 <_svfiprintf_r+0x1f0>)
 801153e:	a904      	add	r1, sp, #16
 8011540:	4638      	mov	r0, r7
 8011542:	f7fd f9b7 	bl	800e8b4 <_printf_i>
 8011546:	e7ed      	b.n	8011524 <_svfiprintf_r+0x1c0>
 8011548:	08013091 	.word	0x08013091
 801154c:	0801309b 	.word	0x0801309b
 8011550:	0800e385 	.word	0x0800e385
 8011554:	080112af 	.word	0x080112af
 8011558:	08013097 	.word	0x08013097

0801155c <__sflush_r>:
 801155c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011560:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011564:	0716      	lsls	r6, r2, #28
 8011566:	4605      	mov	r5, r0
 8011568:	460c      	mov	r4, r1
 801156a:	d454      	bmi.n	8011616 <__sflush_r+0xba>
 801156c:	684b      	ldr	r3, [r1, #4]
 801156e:	2b00      	cmp	r3, #0
 8011570:	dc02      	bgt.n	8011578 <__sflush_r+0x1c>
 8011572:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8011574:	2b00      	cmp	r3, #0
 8011576:	dd48      	ble.n	801160a <__sflush_r+0xae>
 8011578:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801157a:	2e00      	cmp	r6, #0
 801157c:	d045      	beq.n	801160a <__sflush_r+0xae>
 801157e:	2300      	movs	r3, #0
 8011580:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8011584:	682f      	ldr	r7, [r5, #0]
 8011586:	6a21      	ldr	r1, [r4, #32]
 8011588:	602b      	str	r3, [r5, #0]
 801158a:	d030      	beq.n	80115ee <__sflush_r+0x92>
 801158c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801158e:	89a3      	ldrh	r3, [r4, #12]
 8011590:	0759      	lsls	r1, r3, #29
 8011592:	d505      	bpl.n	80115a0 <__sflush_r+0x44>
 8011594:	6863      	ldr	r3, [r4, #4]
 8011596:	1ad2      	subs	r2, r2, r3
 8011598:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801159a:	b10b      	cbz	r3, 80115a0 <__sflush_r+0x44>
 801159c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801159e:	1ad2      	subs	r2, r2, r3
 80115a0:	2300      	movs	r3, #0
 80115a2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80115a4:	6a21      	ldr	r1, [r4, #32]
 80115a6:	4628      	mov	r0, r5
 80115a8:	47b0      	blx	r6
 80115aa:	1c43      	adds	r3, r0, #1
 80115ac:	89a3      	ldrh	r3, [r4, #12]
 80115ae:	d106      	bne.n	80115be <__sflush_r+0x62>
 80115b0:	6829      	ldr	r1, [r5, #0]
 80115b2:	291d      	cmp	r1, #29
 80115b4:	d82b      	bhi.n	801160e <__sflush_r+0xb2>
 80115b6:	4a2a      	ldr	r2, [pc, #168]	@ (8011660 <__sflush_r+0x104>)
 80115b8:	410a      	asrs	r2, r1
 80115ba:	07d6      	lsls	r6, r2, #31
 80115bc:	d427      	bmi.n	801160e <__sflush_r+0xb2>
 80115be:	2200      	movs	r2, #0
 80115c0:	6062      	str	r2, [r4, #4]
 80115c2:	04d9      	lsls	r1, r3, #19
 80115c4:	6922      	ldr	r2, [r4, #16]
 80115c6:	6022      	str	r2, [r4, #0]
 80115c8:	d504      	bpl.n	80115d4 <__sflush_r+0x78>
 80115ca:	1c42      	adds	r2, r0, #1
 80115cc:	d101      	bne.n	80115d2 <__sflush_r+0x76>
 80115ce:	682b      	ldr	r3, [r5, #0]
 80115d0:	b903      	cbnz	r3, 80115d4 <__sflush_r+0x78>
 80115d2:	6560      	str	r0, [r4, #84]	@ 0x54
 80115d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80115d6:	602f      	str	r7, [r5, #0]
 80115d8:	b1b9      	cbz	r1, 801160a <__sflush_r+0xae>
 80115da:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80115de:	4299      	cmp	r1, r3
 80115e0:	d002      	beq.n	80115e8 <__sflush_r+0x8c>
 80115e2:	4628      	mov	r0, r5
 80115e4:	f7fe fcdc 	bl	800ffa0 <_free_r>
 80115e8:	2300      	movs	r3, #0
 80115ea:	6363      	str	r3, [r4, #52]	@ 0x34
 80115ec:	e00d      	b.n	801160a <__sflush_r+0xae>
 80115ee:	2301      	movs	r3, #1
 80115f0:	4628      	mov	r0, r5
 80115f2:	47b0      	blx	r6
 80115f4:	4602      	mov	r2, r0
 80115f6:	1c50      	adds	r0, r2, #1
 80115f8:	d1c9      	bne.n	801158e <__sflush_r+0x32>
 80115fa:	682b      	ldr	r3, [r5, #0]
 80115fc:	2b00      	cmp	r3, #0
 80115fe:	d0c6      	beq.n	801158e <__sflush_r+0x32>
 8011600:	2b1d      	cmp	r3, #29
 8011602:	d001      	beq.n	8011608 <__sflush_r+0xac>
 8011604:	2b16      	cmp	r3, #22
 8011606:	d11e      	bne.n	8011646 <__sflush_r+0xea>
 8011608:	602f      	str	r7, [r5, #0]
 801160a:	2000      	movs	r0, #0
 801160c:	e022      	b.n	8011654 <__sflush_r+0xf8>
 801160e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011612:	b21b      	sxth	r3, r3
 8011614:	e01b      	b.n	801164e <__sflush_r+0xf2>
 8011616:	690f      	ldr	r7, [r1, #16]
 8011618:	2f00      	cmp	r7, #0
 801161a:	d0f6      	beq.n	801160a <__sflush_r+0xae>
 801161c:	0793      	lsls	r3, r2, #30
 801161e:	680e      	ldr	r6, [r1, #0]
 8011620:	bf08      	it	eq
 8011622:	694b      	ldreq	r3, [r1, #20]
 8011624:	600f      	str	r7, [r1, #0]
 8011626:	bf18      	it	ne
 8011628:	2300      	movne	r3, #0
 801162a:	eba6 0807 	sub.w	r8, r6, r7
 801162e:	608b      	str	r3, [r1, #8]
 8011630:	f1b8 0f00 	cmp.w	r8, #0
 8011634:	dde9      	ble.n	801160a <__sflush_r+0xae>
 8011636:	6a21      	ldr	r1, [r4, #32]
 8011638:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801163a:	4643      	mov	r3, r8
 801163c:	463a      	mov	r2, r7
 801163e:	4628      	mov	r0, r5
 8011640:	47b0      	blx	r6
 8011642:	2800      	cmp	r0, #0
 8011644:	dc08      	bgt.n	8011658 <__sflush_r+0xfc>
 8011646:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801164a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801164e:	81a3      	strh	r3, [r4, #12]
 8011650:	f04f 30ff 	mov.w	r0, #4294967295
 8011654:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011658:	4407      	add	r7, r0
 801165a:	eba8 0800 	sub.w	r8, r8, r0
 801165e:	e7e7      	b.n	8011630 <__sflush_r+0xd4>
 8011660:	dfbffffe 	.word	0xdfbffffe

08011664 <_fflush_r>:
 8011664:	b538      	push	{r3, r4, r5, lr}
 8011666:	690b      	ldr	r3, [r1, #16]
 8011668:	4605      	mov	r5, r0
 801166a:	460c      	mov	r4, r1
 801166c:	b913      	cbnz	r3, 8011674 <_fflush_r+0x10>
 801166e:	2500      	movs	r5, #0
 8011670:	4628      	mov	r0, r5
 8011672:	bd38      	pop	{r3, r4, r5, pc}
 8011674:	b118      	cbz	r0, 801167e <_fflush_r+0x1a>
 8011676:	6a03      	ldr	r3, [r0, #32]
 8011678:	b90b      	cbnz	r3, 801167e <_fflush_r+0x1a>
 801167a:	f7fd fcdb 	bl	800f034 <__sinit>
 801167e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011682:	2b00      	cmp	r3, #0
 8011684:	d0f3      	beq.n	801166e <_fflush_r+0xa>
 8011686:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8011688:	07d0      	lsls	r0, r2, #31
 801168a:	d404      	bmi.n	8011696 <_fflush_r+0x32>
 801168c:	0599      	lsls	r1, r3, #22
 801168e:	d402      	bmi.n	8011696 <_fflush_r+0x32>
 8011690:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011692:	f7fd fe18 	bl	800f2c6 <__retarget_lock_acquire_recursive>
 8011696:	4628      	mov	r0, r5
 8011698:	4621      	mov	r1, r4
 801169a:	f7ff ff5f 	bl	801155c <__sflush_r>
 801169e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80116a0:	07da      	lsls	r2, r3, #31
 80116a2:	4605      	mov	r5, r0
 80116a4:	d4e4      	bmi.n	8011670 <_fflush_r+0xc>
 80116a6:	89a3      	ldrh	r3, [r4, #12]
 80116a8:	059b      	lsls	r3, r3, #22
 80116aa:	d4e1      	bmi.n	8011670 <_fflush_r+0xc>
 80116ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80116ae:	f7fd fe0b 	bl	800f2c8 <__retarget_lock_release_recursive>
 80116b2:	e7dd      	b.n	8011670 <_fflush_r+0xc>

080116b4 <memmove>:
 80116b4:	4288      	cmp	r0, r1
 80116b6:	b510      	push	{r4, lr}
 80116b8:	eb01 0402 	add.w	r4, r1, r2
 80116bc:	d902      	bls.n	80116c4 <memmove+0x10>
 80116be:	4284      	cmp	r4, r0
 80116c0:	4623      	mov	r3, r4
 80116c2:	d807      	bhi.n	80116d4 <memmove+0x20>
 80116c4:	1e43      	subs	r3, r0, #1
 80116c6:	42a1      	cmp	r1, r4
 80116c8:	d008      	beq.n	80116dc <memmove+0x28>
 80116ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 80116ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 80116d2:	e7f8      	b.n	80116c6 <memmove+0x12>
 80116d4:	4402      	add	r2, r0
 80116d6:	4601      	mov	r1, r0
 80116d8:	428a      	cmp	r2, r1
 80116da:	d100      	bne.n	80116de <memmove+0x2a>
 80116dc:	bd10      	pop	{r4, pc}
 80116de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80116e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80116e6:	e7f7      	b.n	80116d8 <memmove+0x24>

080116e8 <_sbrk_r>:
 80116e8:	b538      	push	{r3, r4, r5, lr}
 80116ea:	4d06      	ldr	r5, [pc, #24]	@ (8011704 <_sbrk_r+0x1c>)
 80116ec:	2300      	movs	r3, #0
 80116ee:	4604      	mov	r4, r0
 80116f0:	4608      	mov	r0, r1
 80116f2:	602b      	str	r3, [r5, #0]
 80116f4:	f7f0 fa90 	bl	8001c18 <_sbrk>
 80116f8:	1c43      	adds	r3, r0, #1
 80116fa:	d102      	bne.n	8011702 <_sbrk_r+0x1a>
 80116fc:	682b      	ldr	r3, [r5, #0]
 80116fe:	b103      	cbz	r3, 8011702 <_sbrk_r+0x1a>
 8011700:	6023      	str	r3, [r4, #0]
 8011702:	bd38      	pop	{r3, r4, r5, pc}
 8011704:	20000a78 	.word	0x20000a78

08011708 <__assert_func>:
 8011708:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801170a:	4614      	mov	r4, r2
 801170c:	461a      	mov	r2, r3
 801170e:	4b09      	ldr	r3, [pc, #36]	@ (8011734 <__assert_func+0x2c>)
 8011710:	681b      	ldr	r3, [r3, #0]
 8011712:	4605      	mov	r5, r0
 8011714:	68d8      	ldr	r0, [r3, #12]
 8011716:	b954      	cbnz	r4, 801172e <__assert_func+0x26>
 8011718:	4b07      	ldr	r3, [pc, #28]	@ (8011738 <__assert_func+0x30>)
 801171a:	461c      	mov	r4, r3
 801171c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011720:	9100      	str	r1, [sp, #0]
 8011722:	462b      	mov	r3, r5
 8011724:	4905      	ldr	r1, [pc, #20]	@ (801173c <__assert_func+0x34>)
 8011726:	f000 f84f 	bl	80117c8 <fiprintf>
 801172a:	f000 f85f 	bl	80117ec <abort>
 801172e:	4b04      	ldr	r3, [pc, #16]	@ (8011740 <__assert_func+0x38>)
 8011730:	e7f4      	b.n	801171c <__assert_func+0x14>
 8011732:	bf00      	nop
 8011734:	2000021c 	.word	0x2000021c
 8011738:	080130dd 	.word	0x080130dd
 801173c:	080130af 	.word	0x080130af
 8011740:	080130a2 	.word	0x080130a2

08011744 <_calloc_r>:
 8011744:	b570      	push	{r4, r5, r6, lr}
 8011746:	fba1 5402 	umull	r5, r4, r1, r2
 801174a:	b93c      	cbnz	r4, 801175c <_calloc_r+0x18>
 801174c:	4629      	mov	r1, r5
 801174e:	f7fe ffd5 	bl	80106fc <_malloc_r>
 8011752:	4606      	mov	r6, r0
 8011754:	b928      	cbnz	r0, 8011762 <_calloc_r+0x1e>
 8011756:	2600      	movs	r6, #0
 8011758:	4630      	mov	r0, r6
 801175a:	bd70      	pop	{r4, r5, r6, pc}
 801175c:	220c      	movs	r2, #12
 801175e:	6002      	str	r2, [r0, #0]
 8011760:	e7f9      	b.n	8011756 <_calloc_r+0x12>
 8011762:	462a      	mov	r2, r5
 8011764:	4621      	mov	r1, r4
 8011766:	f7fd fd1f 	bl	800f1a8 <memset>
 801176a:	e7f5      	b.n	8011758 <_calloc_r+0x14>

0801176c <_realloc_r>:
 801176c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011770:	4680      	mov	r8, r0
 8011772:	4615      	mov	r5, r2
 8011774:	460c      	mov	r4, r1
 8011776:	b921      	cbnz	r1, 8011782 <_realloc_r+0x16>
 8011778:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801177c:	4611      	mov	r1, r2
 801177e:	f7fe bfbd 	b.w	80106fc <_malloc_r>
 8011782:	b92a      	cbnz	r2, 8011790 <_realloc_r+0x24>
 8011784:	f7fe fc0c 	bl	800ffa0 <_free_r>
 8011788:	2400      	movs	r4, #0
 801178a:	4620      	mov	r0, r4
 801178c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011790:	f000 f833 	bl	80117fa <_malloc_usable_size_r>
 8011794:	4285      	cmp	r5, r0
 8011796:	4606      	mov	r6, r0
 8011798:	d802      	bhi.n	80117a0 <_realloc_r+0x34>
 801179a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 801179e:	d8f4      	bhi.n	801178a <_realloc_r+0x1e>
 80117a0:	4629      	mov	r1, r5
 80117a2:	4640      	mov	r0, r8
 80117a4:	f7fe ffaa 	bl	80106fc <_malloc_r>
 80117a8:	4607      	mov	r7, r0
 80117aa:	2800      	cmp	r0, #0
 80117ac:	d0ec      	beq.n	8011788 <_realloc_r+0x1c>
 80117ae:	42b5      	cmp	r5, r6
 80117b0:	462a      	mov	r2, r5
 80117b2:	4621      	mov	r1, r4
 80117b4:	bf28      	it	cs
 80117b6:	4632      	movcs	r2, r6
 80117b8:	f7fd fd87 	bl	800f2ca <memcpy>
 80117bc:	4621      	mov	r1, r4
 80117be:	4640      	mov	r0, r8
 80117c0:	f7fe fbee 	bl	800ffa0 <_free_r>
 80117c4:	463c      	mov	r4, r7
 80117c6:	e7e0      	b.n	801178a <_realloc_r+0x1e>

080117c8 <fiprintf>:
 80117c8:	b40e      	push	{r1, r2, r3}
 80117ca:	b503      	push	{r0, r1, lr}
 80117cc:	4601      	mov	r1, r0
 80117ce:	ab03      	add	r3, sp, #12
 80117d0:	4805      	ldr	r0, [pc, #20]	@ (80117e8 <fiprintf+0x20>)
 80117d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80117d6:	6800      	ldr	r0, [r0, #0]
 80117d8:	9301      	str	r3, [sp, #4]
 80117da:	f000 f83f 	bl	801185c <_vfiprintf_r>
 80117de:	b002      	add	sp, #8
 80117e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80117e4:	b003      	add	sp, #12
 80117e6:	4770      	bx	lr
 80117e8:	2000021c 	.word	0x2000021c

080117ec <abort>:
 80117ec:	b508      	push	{r3, lr}
 80117ee:	2006      	movs	r0, #6
 80117f0:	f000 fa08 	bl	8011c04 <raise>
 80117f4:	2001      	movs	r0, #1
 80117f6:	f7f0 f997 	bl	8001b28 <_exit>

080117fa <_malloc_usable_size_r>:
 80117fa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80117fe:	1f18      	subs	r0, r3, #4
 8011800:	2b00      	cmp	r3, #0
 8011802:	bfbc      	itt	lt
 8011804:	580b      	ldrlt	r3, [r1, r0]
 8011806:	18c0      	addlt	r0, r0, r3
 8011808:	4770      	bx	lr

0801180a <__sfputc_r>:
 801180a:	6893      	ldr	r3, [r2, #8]
 801180c:	3b01      	subs	r3, #1
 801180e:	2b00      	cmp	r3, #0
 8011810:	b410      	push	{r4}
 8011812:	6093      	str	r3, [r2, #8]
 8011814:	da08      	bge.n	8011828 <__sfputc_r+0x1e>
 8011816:	6994      	ldr	r4, [r2, #24]
 8011818:	42a3      	cmp	r3, r4
 801181a:	db01      	blt.n	8011820 <__sfputc_r+0x16>
 801181c:	290a      	cmp	r1, #10
 801181e:	d103      	bne.n	8011828 <__sfputc_r+0x1e>
 8011820:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011824:	f000 b932 	b.w	8011a8c <__swbuf_r>
 8011828:	6813      	ldr	r3, [r2, #0]
 801182a:	1c58      	adds	r0, r3, #1
 801182c:	6010      	str	r0, [r2, #0]
 801182e:	7019      	strb	r1, [r3, #0]
 8011830:	4608      	mov	r0, r1
 8011832:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011836:	4770      	bx	lr

08011838 <__sfputs_r>:
 8011838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801183a:	4606      	mov	r6, r0
 801183c:	460f      	mov	r7, r1
 801183e:	4614      	mov	r4, r2
 8011840:	18d5      	adds	r5, r2, r3
 8011842:	42ac      	cmp	r4, r5
 8011844:	d101      	bne.n	801184a <__sfputs_r+0x12>
 8011846:	2000      	movs	r0, #0
 8011848:	e007      	b.n	801185a <__sfputs_r+0x22>
 801184a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801184e:	463a      	mov	r2, r7
 8011850:	4630      	mov	r0, r6
 8011852:	f7ff ffda 	bl	801180a <__sfputc_r>
 8011856:	1c43      	adds	r3, r0, #1
 8011858:	d1f3      	bne.n	8011842 <__sfputs_r+0xa>
 801185a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801185c <_vfiprintf_r>:
 801185c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011860:	460d      	mov	r5, r1
 8011862:	b09d      	sub	sp, #116	@ 0x74
 8011864:	4614      	mov	r4, r2
 8011866:	4698      	mov	r8, r3
 8011868:	4606      	mov	r6, r0
 801186a:	b118      	cbz	r0, 8011874 <_vfiprintf_r+0x18>
 801186c:	6a03      	ldr	r3, [r0, #32]
 801186e:	b90b      	cbnz	r3, 8011874 <_vfiprintf_r+0x18>
 8011870:	f7fd fbe0 	bl	800f034 <__sinit>
 8011874:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011876:	07d9      	lsls	r1, r3, #31
 8011878:	d405      	bmi.n	8011886 <_vfiprintf_r+0x2a>
 801187a:	89ab      	ldrh	r3, [r5, #12]
 801187c:	059a      	lsls	r2, r3, #22
 801187e:	d402      	bmi.n	8011886 <_vfiprintf_r+0x2a>
 8011880:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011882:	f7fd fd20 	bl	800f2c6 <__retarget_lock_acquire_recursive>
 8011886:	89ab      	ldrh	r3, [r5, #12]
 8011888:	071b      	lsls	r3, r3, #28
 801188a:	d501      	bpl.n	8011890 <_vfiprintf_r+0x34>
 801188c:	692b      	ldr	r3, [r5, #16]
 801188e:	b99b      	cbnz	r3, 80118b8 <_vfiprintf_r+0x5c>
 8011890:	4629      	mov	r1, r5
 8011892:	4630      	mov	r0, r6
 8011894:	f000 f938 	bl	8011b08 <__swsetup_r>
 8011898:	b170      	cbz	r0, 80118b8 <_vfiprintf_r+0x5c>
 801189a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801189c:	07dc      	lsls	r4, r3, #31
 801189e:	d504      	bpl.n	80118aa <_vfiprintf_r+0x4e>
 80118a0:	f04f 30ff 	mov.w	r0, #4294967295
 80118a4:	b01d      	add	sp, #116	@ 0x74
 80118a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80118aa:	89ab      	ldrh	r3, [r5, #12]
 80118ac:	0598      	lsls	r0, r3, #22
 80118ae:	d4f7      	bmi.n	80118a0 <_vfiprintf_r+0x44>
 80118b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80118b2:	f7fd fd09 	bl	800f2c8 <__retarget_lock_release_recursive>
 80118b6:	e7f3      	b.n	80118a0 <_vfiprintf_r+0x44>
 80118b8:	2300      	movs	r3, #0
 80118ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80118bc:	2320      	movs	r3, #32
 80118be:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80118c2:	f8cd 800c 	str.w	r8, [sp, #12]
 80118c6:	2330      	movs	r3, #48	@ 0x30
 80118c8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8011a78 <_vfiprintf_r+0x21c>
 80118cc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80118d0:	f04f 0901 	mov.w	r9, #1
 80118d4:	4623      	mov	r3, r4
 80118d6:	469a      	mov	sl, r3
 80118d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80118dc:	b10a      	cbz	r2, 80118e2 <_vfiprintf_r+0x86>
 80118de:	2a25      	cmp	r2, #37	@ 0x25
 80118e0:	d1f9      	bne.n	80118d6 <_vfiprintf_r+0x7a>
 80118e2:	ebba 0b04 	subs.w	fp, sl, r4
 80118e6:	d00b      	beq.n	8011900 <_vfiprintf_r+0xa4>
 80118e8:	465b      	mov	r3, fp
 80118ea:	4622      	mov	r2, r4
 80118ec:	4629      	mov	r1, r5
 80118ee:	4630      	mov	r0, r6
 80118f0:	f7ff ffa2 	bl	8011838 <__sfputs_r>
 80118f4:	3001      	adds	r0, #1
 80118f6:	f000 80a7 	beq.w	8011a48 <_vfiprintf_r+0x1ec>
 80118fa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80118fc:	445a      	add	r2, fp
 80118fe:	9209      	str	r2, [sp, #36]	@ 0x24
 8011900:	f89a 3000 	ldrb.w	r3, [sl]
 8011904:	2b00      	cmp	r3, #0
 8011906:	f000 809f 	beq.w	8011a48 <_vfiprintf_r+0x1ec>
 801190a:	2300      	movs	r3, #0
 801190c:	f04f 32ff 	mov.w	r2, #4294967295
 8011910:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011914:	f10a 0a01 	add.w	sl, sl, #1
 8011918:	9304      	str	r3, [sp, #16]
 801191a:	9307      	str	r3, [sp, #28]
 801191c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011920:	931a      	str	r3, [sp, #104]	@ 0x68
 8011922:	4654      	mov	r4, sl
 8011924:	2205      	movs	r2, #5
 8011926:	f814 1b01 	ldrb.w	r1, [r4], #1
 801192a:	4853      	ldr	r0, [pc, #332]	@ (8011a78 <_vfiprintf_r+0x21c>)
 801192c:	f7ee fc78 	bl	8000220 <memchr>
 8011930:	9a04      	ldr	r2, [sp, #16]
 8011932:	b9d8      	cbnz	r0, 801196c <_vfiprintf_r+0x110>
 8011934:	06d1      	lsls	r1, r2, #27
 8011936:	bf44      	itt	mi
 8011938:	2320      	movmi	r3, #32
 801193a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801193e:	0713      	lsls	r3, r2, #28
 8011940:	bf44      	itt	mi
 8011942:	232b      	movmi	r3, #43	@ 0x2b
 8011944:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011948:	f89a 3000 	ldrb.w	r3, [sl]
 801194c:	2b2a      	cmp	r3, #42	@ 0x2a
 801194e:	d015      	beq.n	801197c <_vfiprintf_r+0x120>
 8011950:	9a07      	ldr	r2, [sp, #28]
 8011952:	4654      	mov	r4, sl
 8011954:	2000      	movs	r0, #0
 8011956:	f04f 0c0a 	mov.w	ip, #10
 801195a:	4621      	mov	r1, r4
 801195c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011960:	3b30      	subs	r3, #48	@ 0x30
 8011962:	2b09      	cmp	r3, #9
 8011964:	d94b      	bls.n	80119fe <_vfiprintf_r+0x1a2>
 8011966:	b1b0      	cbz	r0, 8011996 <_vfiprintf_r+0x13a>
 8011968:	9207      	str	r2, [sp, #28]
 801196a:	e014      	b.n	8011996 <_vfiprintf_r+0x13a>
 801196c:	eba0 0308 	sub.w	r3, r0, r8
 8011970:	fa09 f303 	lsl.w	r3, r9, r3
 8011974:	4313      	orrs	r3, r2
 8011976:	9304      	str	r3, [sp, #16]
 8011978:	46a2      	mov	sl, r4
 801197a:	e7d2      	b.n	8011922 <_vfiprintf_r+0xc6>
 801197c:	9b03      	ldr	r3, [sp, #12]
 801197e:	1d19      	adds	r1, r3, #4
 8011980:	681b      	ldr	r3, [r3, #0]
 8011982:	9103      	str	r1, [sp, #12]
 8011984:	2b00      	cmp	r3, #0
 8011986:	bfbb      	ittet	lt
 8011988:	425b      	neglt	r3, r3
 801198a:	f042 0202 	orrlt.w	r2, r2, #2
 801198e:	9307      	strge	r3, [sp, #28]
 8011990:	9307      	strlt	r3, [sp, #28]
 8011992:	bfb8      	it	lt
 8011994:	9204      	strlt	r2, [sp, #16]
 8011996:	7823      	ldrb	r3, [r4, #0]
 8011998:	2b2e      	cmp	r3, #46	@ 0x2e
 801199a:	d10a      	bne.n	80119b2 <_vfiprintf_r+0x156>
 801199c:	7863      	ldrb	r3, [r4, #1]
 801199e:	2b2a      	cmp	r3, #42	@ 0x2a
 80119a0:	d132      	bne.n	8011a08 <_vfiprintf_r+0x1ac>
 80119a2:	9b03      	ldr	r3, [sp, #12]
 80119a4:	1d1a      	adds	r2, r3, #4
 80119a6:	681b      	ldr	r3, [r3, #0]
 80119a8:	9203      	str	r2, [sp, #12]
 80119aa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80119ae:	3402      	adds	r4, #2
 80119b0:	9305      	str	r3, [sp, #20]
 80119b2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8011a88 <_vfiprintf_r+0x22c>
 80119b6:	7821      	ldrb	r1, [r4, #0]
 80119b8:	2203      	movs	r2, #3
 80119ba:	4650      	mov	r0, sl
 80119bc:	f7ee fc30 	bl	8000220 <memchr>
 80119c0:	b138      	cbz	r0, 80119d2 <_vfiprintf_r+0x176>
 80119c2:	9b04      	ldr	r3, [sp, #16]
 80119c4:	eba0 000a 	sub.w	r0, r0, sl
 80119c8:	2240      	movs	r2, #64	@ 0x40
 80119ca:	4082      	lsls	r2, r0
 80119cc:	4313      	orrs	r3, r2
 80119ce:	3401      	adds	r4, #1
 80119d0:	9304      	str	r3, [sp, #16]
 80119d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80119d6:	4829      	ldr	r0, [pc, #164]	@ (8011a7c <_vfiprintf_r+0x220>)
 80119d8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80119dc:	2206      	movs	r2, #6
 80119de:	f7ee fc1f 	bl	8000220 <memchr>
 80119e2:	2800      	cmp	r0, #0
 80119e4:	d03f      	beq.n	8011a66 <_vfiprintf_r+0x20a>
 80119e6:	4b26      	ldr	r3, [pc, #152]	@ (8011a80 <_vfiprintf_r+0x224>)
 80119e8:	bb1b      	cbnz	r3, 8011a32 <_vfiprintf_r+0x1d6>
 80119ea:	9b03      	ldr	r3, [sp, #12]
 80119ec:	3307      	adds	r3, #7
 80119ee:	f023 0307 	bic.w	r3, r3, #7
 80119f2:	3308      	adds	r3, #8
 80119f4:	9303      	str	r3, [sp, #12]
 80119f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80119f8:	443b      	add	r3, r7
 80119fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80119fc:	e76a      	b.n	80118d4 <_vfiprintf_r+0x78>
 80119fe:	fb0c 3202 	mla	r2, ip, r2, r3
 8011a02:	460c      	mov	r4, r1
 8011a04:	2001      	movs	r0, #1
 8011a06:	e7a8      	b.n	801195a <_vfiprintf_r+0xfe>
 8011a08:	2300      	movs	r3, #0
 8011a0a:	3401      	adds	r4, #1
 8011a0c:	9305      	str	r3, [sp, #20]
 8011a0e:	4619      	mov	r1, r3
 8011a10:	f04f 0c0a 	mov.w	ip, #10
 8011a14:	4620      	mov	r0, r4
 8011a16:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011a1a:	3a30      	subs	r2, #48	@ 0x30
 8011a1c:	2a09      	cmp	r2, #9
 8011a1e:	d903      	bls.n	8011a28 <_vfiprintf_r+0x1cc>
 8011a20:	2b00      	cmp	r3, #0
 8011a22:	d0c6      	beq.n	80119b2 <_vfiprintf_r+0x156>
 8011a24:	9105      	str	r1, [sp, #20]
 8011a26:	e7c4      	b.n	80119b2 <_vfiprintf_r+0x156>
 8011a28:	fb0c 2101 	mla	r1, ip, r1, r2
 8011a2c:	4604      	mov	r4, r0
 8011a2e:	2301      	movs	r3, #1
 8011a30:	e7f0      	b.n	8011a14 <_vfiprintf_r+0x1b8>
 8011a32:	ab03      	add	r3, sp, #12
 8011a34:	9300      	str	r3, [sp, #0]
 8011a36:	462a      	mov	r2, r5
 8011a38:	4b12      	ldr	r3, [pc, #72]	@ (8011a84 <_vfiprintf_r+0x228>)
 8011a3a:	a904      	add	r1, sp, #16
 8011a3c:	4630      	mov	r0, r6
 8011a3e:	f7fc fca1 	bl	800e384 <_printf_float>
 8011a42:	4607      	mov	r7, r0
 8011a44:	1c78      	adds	r0, r7, #1
 8011a46:	d1d6      	bne.n	80119f6 <_vfiprintf_r+0x19a>
 8011a48:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011a4a:	07d9      	lsls	r1, r3, #31
 8011a4c:	d405      	bmi.n	8011a5a <_vfiprintf_r+0x1fe>
 8011a4e:	89ab      	ldrh	r3, [r5, #12]
 8011a50:	059a      	lsls	r2, r3, #22
 8011a52:	d402      	bmi.n	8011a5a <_vfiprintf_r+0x1fe>
 8011a54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011a56:	f7fd fc37 	bl	800f2c8 <__retarget_lock_release_recursive>
 8011a5a:	89ab      	ldrh	r3, [r5, #12]
 8011a5c:	065b      	lsls	r3, r3, #25
 8011a5e:	f53f af1f 	bmi.w	80118a0 <_vfiprintf_r+0x44>
 8011a62:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011a64:	e71e      	b.n	80118a4 <_vfiprintf_r+0x48>
 8011a66:	ab03      	add	r3, sp, #12
 8011a68:	9300      	str	r3, [sp, #0]
 8011a6a:	462a      	mov	r2, r5
 8011a6c:	4b05      	ldr	r3, [pc, #20]	@ (8011a84 <_vfiprintf_r+0x228>)
 8011a6e:	a904      	add	r1, sp, #16
 8011a70:	4630      	mov	r0, r6
 8011a72:	f7fc ff1f 	bl	800e8b4 <_printf_i>
 8011a76:	e7e4      	b.n	8011a42 <_vfiprintf_r+0x1e6>
 8011a78:	08013091 	.word	0x08013091
 8011a7c:	0801309b 	.word	0x0801309b
 8011a80:	0800e385 	.word	0x0800e385
 8011a84:	08011839 	.word	0x08011839
 8011a88:	08013097 	.word	0x08013097

08011a8c <__swbuf_r>:
 8011a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011a8e:	460e      	mov	r6, r1
 8011a90:	4614      	mov	r4, r2
 8011a92:	4605      	mov	r5, r0
 8011a94:	b118      	cbz	r0, 8011a9e <__swbuf_r+0x12>
 8011a96:	6a03      	ldr	r3, [r0, #32]
 8011a98:	b90b      	cbnz	r3, 8011a9e <__swbuf_r+0x12>
 8011a9a:	f7fd facb 	bl	800f034 <__sinit>
 8011a9e:	69a3      	ldr	r3, [r4, #24]
 8011aa0:	60a3      	str	r3, [r4, #8]
 8011aa2:	89a3      	ldrh	r3, [r4, #12]
 8011aa4:	071a      	lsls	r2, r3, #28
 8011aa6:	d501      	bpl.n	8011aac <__swbuf_r+0x20>
 8011aa8:	6923      	ldr	r3, [r4, #16]
 8011aaa:	b943      	cbnz	r3, 8011abe <__swbuf_r+0x32>
 8011aac:	4621      	mov	r1, r4
 8011aae:	4628      	mov	r0, r5
 8011ab0:	f000 f82a 	bl	8011b08 <__swsetup_r>
 8011ab4:	b118      	cbz	r0, 8011abe <__swbuf_r+0x32>
 8011ab6:	f04f 37ff 	mov.w	r7, #4294967295
 8011aba:	4638      	mov	r0, r7
 8011abc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011abe:	6823      	ldr	r3, [r4, #0]
 8011ac0:	6922      	ldr	r2, [r4, #16]
 8011ac2:	1a98      	subs	r0, r3, r2
 8011ac4:	6963      	ldr	r3, [r4, #20]
 8011ac6:	b2f6      	uxtb	r6, r6
 8011ac8:	4283      	cmp	r3, r0
 8011aca:	4637      	mov	r7, r6
 8011acc:	dc05      	bgt.n	8011ada <__swbuf_r+0x4e>
 8011ace:	4621      	mov	r1, r4
 8011ad0:	4628      	mov	r0, r5
 8011ad2:	f7ff fdc7 	bl	8011664 <_fflush_r>
 8011ad6:	2800      	cmp	r0, #0
 8011ad8:	d1ed      	bne.n	8011ab6 <__swbuf_r+0x2a>
 8011ada:	68a3      	ldr	r3, [r4, #8]
 8011adc:	3b01      	subs	r3, #1
 8011ade:	60a3      	str	r3, [r4, #8]
 8011ae0:	6823      	ldr	r3, [r4, #0]
 8011ae2:	1c5a      	adds	r2, r3, #1
 8011ae4:	6022      	str	r2, [r4, #0]
 8011ae6:	701e      	strb	r6, [r3, #0]
 8011ae8:	6962      	ldr	r2, [r4, #20]
 8011aea:	1c43      	adds	r3, r0, #1
 8011aec:	429a      	cmp	r2, r3
 8011aee:	d004      	beq.n	8011afa <__swbuf_r+0x6e>
 8011af0:	89a3      	ldrh	r3, [r4, #12]
 8011af2:	07db      	lsls	r3, r3, #31
 8011af4:	d5e1      	bpl.n	8011aba <__swbuf_r+0x2e>
 8011af6:	2e0a      	cmp	r6, #10
 8011af8:	d1df      	bne.n	8011aba <__swbuf_r+0x2e>
 8011afa:	4621      	mov	r1, r4
 8011afc:	4628      	mov	r0, r5
 8011afe:	f7ff fdb1 	bl	8011664 <_fflush_r>
 8011b02:	2800      	cmp	r0, #0
 8011b04:	d0d9      	beq.n	8011aba <__swbuf_r+0x2e>
 8011b06:	e7d6      	b.n	8011ab6 <__swbuf_r+0x2a>

08011b08 <__swsetup_r>:
 8011b08:	b538      	push	{r3, r4, r5, lr}
 8011b0a:	4b29      	ldr	r3, [pc, #164]	@ (8011bb0 <__swsetup_r+0xa8>)
 8011b0c:	4605      	mov	r5, r0
 8011b0e:	6818      	ldr	r0, [r3, #0]
 8011b10:	460c      	mov	r4, r1
 8011b12:	b118      	cbz	r0, 8011b1c <__swsetup_r+0x14>
 8011b14:	6a03      	ldr	r3, [r0, #32]
 8011b16:	b90b      	cbnz	r3, 8011b1c <__swsetup_r+0x14>
 8011b18:	f7fd fa8c 	bl	800f034 <__sinit>
 8011b1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011b20:	0719      	lsls	r1, r3, #28
 8011b22:	d422      	bmi.n	8011b6a <__swsetup_r+0x62>
 8011b24:	06da      	lsls	r2, r3, #27
 8011b26:	d407      	bmi.n	8011b38 <__swsetup_r+0x30>
 8011b28:	2209      	movs	r2, #9
 8011b2a:	602a      	str	r2, [r5, #0]
 8011b2c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011b30:	81a3      	strh	r3, [r4, #12]
 8011b32:	f04f 30ff 	mov.w	r0, #4294967295
 8011b36:	e033      	b.n	8011ba0 <__swsetup_r+0x98>
 8011b38:	0758      	lsls	r0, r3, #29
 8011b3a:	d512      	bpl.n	8011b62 <__swsetup_r+0x5a>
 8011b3c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011b3e:	b141      	cbz	r1, 8011b52 <__swsetup_r+0x4a>
 8011b40:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011b44:	4299      	cmp	r1, r3
 8011b46:	d002      	beq.n	8011b4e <__swsetup_r+0x46>
 8011b48:	4628      	mov	r0, r5
 8011b4a:	f7fe fa29 	bl	800ffa0 <_free_r>
 8011b4e:	2300      	movs	r3, #0
 8011b50:	6363      	str	r3, [r4, #52]	@ 0x34
 8011b52:	89a3      	ldrh	r3, [r4, #12]
 8011b54:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8011b58:	81a3      	strh	r3, [r4, #12]
 8011b5a:	2300      	movs	r3, #0
 8011b5c:	6063      	str	r3, [r4, #4]
 8011b5e:	6923      	ldr	r3, [r4, #16]
 8011b60:	6023      	str	r3, [r4, #0]
 8011b62:	89a3      	ldrh	r3, [r4, #12]
 8011b64:	f043 0308 	orr.w	r3, r3, #8
 8011b68:	81a3      	strh	r3, [r4, #12]
 8011b6a:	6923      	ldr	r3, [r4, #16]
 8011b6c:	b94b      	cbnz	r3, 8011b82 <__swsetup_r+0x7a>
 8011b6e:	89a3      	ldrh	r3, [r4, #12]
 8011b70:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8011b74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011b78:	d003      	beq.n	8011b82 <__swsetup_r+0x7a>
 8011b7a:	4621      	mov	r1, r4
 8011b7c:	4628      	mov	r0, r5
 8011b7e:	f000 f883 	bl	8011c88 <__smakebuf_r>
 8011b82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011b86:	f013 0201 	ands.w	r2, r3, #1
 8011b8a:	d00a      	beq.n	8011ba2 <__swsetup_r+0x9a>
 8011b8c:	2200      	movs	r2, #0
 8011b8e:	60a2      	str	r2, [r4, #8]
 8011b90:	6962      	ldr	r2, [r4, #20]
 8011b92:	4252      	negs	r2, r2
 8011b94:	61a2      	str	r2, [r4, #24]
 8011b96:	6922      	ldr	r2, [r4, #16]
 8011b98:	b942      	cbnz	r2, 8011bac <__swsetup_r+0xa4>
 8011b9a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8011b9e:	d1c5      	bne.n	8011b2c <__swsetup_r+0x24>
 8011ba0:	bd38      	pop	{r3, r4, r5, pc}
 8011ba2:	0799      	lsls	r1, r3, #30
 8011ba4:	bf58      	it	pl
 8011ba6:	6962      	ldrpl	r2, [r4, #20]
 8011ba8:	60a2      	str	r2, [r4, #8]
 8011baa:	e7f4      	b.n	8011b96 <__swsetup_r+0x8e>
 8011bac:	2000      	movs	r0, #0
 8011bae:	e7f7      	b.n	8011ba0 <__swsetup_r+0x98>
 8011bb0:	2000021c 	.word	0x2000021c

08011bb4 <_raise_r>:
 8011bb4:	291f      	cmp	r1, #31
 8011bb6:	b538      	push	{r3, r4, r5, lr}
 8011bb8:	4605      	mov	r5, r0
 8011bba:	460c      	mov	r4, r1
 8011bbc:	d904      	bls.n	8011bc8 <_raise_r+0x14>
 8011bbe:	2316      	movs	r3, #22
 8011bc0:	6003      	str	r3, [r0, #0]
 8011bc2:	f04f 30ff 	mov.w	r0, #4294967295
 8011bc6:	bd38      	pop	{r3, r4, r5, pc}
 8011bc8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8011bca:	b112      	cbz	r2, 8011bd2 <_raise_r+0x1e>
 8011bcc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011bd0:	b94b      	cbnz	r3, 8011be6 <_raise_r+0x32>
 8011bd2:	4628      	mov	r0, r5
 8011bd4:	f000 f830 	bl	8011c38 <_getpid_r>
 8011bd8:	4622      	mov	r2, r4
 8011bda:	4601      	mov	r1, r0
 8011bdc:	4628      	mov	r0, r5
 8011bde:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011be2:	f000 b817 	b.w	8011c14 <_kill_r>
 8011be6:	2b01      	cmp	r3, #1
 8011be8:	d00a      	beq.n	8011c00 <_raise_r+0x4c>
 8011bea:	1c59      	adds	r1, r3, #1
 8011bec:	d103      	bne.n	8011bf6 <_raise_r+0x42>
 8011bee:	2316      	movs	r3, #22
 8011bf0:	6003      	str	r3, [r0, #0]
 8011bf2:	2001      	movs	r0, #1
 8011bf4:	e7e7      	b.n	8011bc6 <_raise_r+0x12>
 8011bf6:	2100      	movs	r1, #0
 8011bf8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8011bfc:	4620      	mov	r0, r4
 8011bfe:	4798      	blx	r3
 8011c00:	2000      	movs	r0, #0
 8011c02:	e7e0      	b.n	8011bc6 <_raise_r+0x12>

08011c04 <raise>:
 8011c04:	4b02      	ldr	r3, [pc, #8]	@ (8011c10 <raise+0xc>)
 8011c06:	4601      	mov	r1, r0
 8011c08:	6818      	ldr	r0, [r3, #0]
 8011c0a:	f7ff bfd3 	b.w	8011bb4 <_raise_r>
 8011c0e:	bf00      	nop
 8011c10:	2000021c 	.word	0x2000021c

08011c14 <_kill_r>:
 8011c14:	b538      	push	{r3, r4, r5, lr}
 8011c16:	4d07      	ldr	r5, [pc, #28]	@ (8011c34 <_kill_r+0x20>)
 8011c18:	2300      	movs	r3, #0
 8011c1a:	4604      	mov	r4, r0
 8011c1c:	4608      	mov	r0, r1
 8011c1e:	4611      	mov	r1, r2
 8011c20:	602b      	str	r3, [r5, #0]
 8011c22:	f7ef ff71 	bl	8001b08 <_kill>
 8011c26:	1c43      	adds	r3, r0, #1
 8011c28:	d102      	bne.n	8011c30 <_kill_r+0x1c>
 8011c2a:	682b      	ldr	r3, [r5, #0]
 8011c2c:	b103      	cbz	r3, 8011c30 <_kill_r+0x1c>
 8011c2e:	6023      	str	r3, [r4, #0]
 8011c30:	bd38      	pop	{r3, r4, r5, pc}
 8011c32:	bf00      	nop
 8011c34:	20000a78 	.word	0x20000a78

08011c38 <_getpid_r>:
 8011c38:	f7ef bf5e 	b.w	8001af8 <_getpid>

08011c3c <__swhatbuf_r>:
 8011c3c:	b570      	push	{r4, r5, r6, lr}
 8011c3e:	460c      	mov	r4, r1
 8011c40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011c44:	2900      	cmp	r1, #0
 8011c46:	b096      	sub	sp, #88	@ 0x58
 8011c48:	4615      	mov	r5, r2
 8011c4a:	461e      	mov	r6, r3
 8011c4c:	da0d      	bge.n	8011c6a <__swhatbuf_r+0x2e>
 8011c4e:	89a3      	ldrh	r3, [r4, #12]
 8011c50:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8011c54:	f04f 0100 	mov.w	r1, #0
 8011c58:	bf14      	ite	ne
 8011c5a:	2340      	movne	r3, #64	@ 0x40
 8011c5c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8011c60:	2000      	movs	r0, #0
 8011c62:	6031      	str	r1, [r6, #0]
 8011c64:	602b      	str	r3, [r5, #0]
 8011c66:	b016      	add	sp, #88	@ 0x58
 8011c68:	bd70      	pop	{r4, r5, r6, pc}
 8011c6a:	466a      	mov	r2, sp
 8011c6c:	f000 f848 	bl	8011d00 <_fstat_r>
 8011c70:	2800      	cmp	r0, #0
 8011c72:	dbec      	blt.n	8011c4e <__swhatbuf_r+0x12>
 8011c74:	9901      	ldr	r1, [sp, #4]
 8011c76:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8011c7a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8011c7e:	4259      	negs	r1, r3
 8011c80:	4159      	adcs	r1, r3
 8011c82:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011c86:	e7eb      	b.n	8011c60 <__swhatbuf_r+0x24>

08011c88 <__smakebuf_r>:
 8011c88:	898b      	ldrh	r3, [r1, #12]
 8011c8a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011c8c:	079d      	lsls	r5, r3, #30
 8011c8e:	4606      	mov	r6, r0
 8011c90:	460c      	mov	r4, r1
 8011c92:	d507      	bpl.n	8011ca4 <__smakebuf_r+0x1c>
 8011c94:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8011c98:	6023      	str	r3, [r4, #0]
 8011c9a:	6123      	str	r3, [r4, #16]
 8011c9c:	2301      	movs	r3, #1
 8011c9e:	6163      	str	r3, [r4, #20]
 8011ca0:	b003      	add	sp, #12
 8011ca2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011ca4:	ab01      	add	r3, sp, #4
 8011ca6:	466a      	mov	r2, sp
 8011ca8:	f7ff ffc8 	bl	8011c3c <__swhatbuf_r>
 8011cac:	9f00      	ldr	r7, [sp, #0]
 8011cae:	4605      	mov	r5, r0
 8011cb0:	4639      	mov	r1, r7
 8011cb2:	4630      	mov	r0, r6
 8011cb4:	f7fe fd22 	bl	80106fc <_malloc_r>
 8011cb8:	b948      	cbnz	r0, 8011cce <__smakebuf_r+0x46>
 8011cba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011cbe:	059a      	lsls	r2, r3, #22
 8011cc0:	d4ee      	bmi.n	8011ca0 <__smakebuf_r+0x18>
 8011cc2:	f023 0303 	bic.w	r3, r3, #3
 8011cc6:	f043 0302 	orr.w	r3, r3, #2
 8011cca:	81a3      	strh	r3, [r4, #12]
 8011ccc:	e7e2      	b.n	8011c94 <__smakebuf_r+0xc>
 8011cce:	89a3      	ldrh	r3, [r4, #12]
 8011cd0:	6020      	str	r0, [r4, #0]
 8011cd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011cd6:	81a3      	strh	r3, [r4, #12]
 8011cd8:	9b01      	ldr	r3, [sp, #4]
 8011cda:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8011cde:	b15b      	cbz	r3, 8011cf8 <__smakebuf_r+0x70>
 8011ce0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011ce4:	4630      	mov	r0, r6
 8011ce6:	f000 f81d 	bl	8011d24 <_isatty_r>
 8011cea:	b128      	cbz	r0, 8011cf8 <__smakebuf_r+0x70>
 8011cec:	89a3      	ldrh	r3, [r4, #12]
 8011cee:	f023 0303 	bic.w	r3, r3, #3
 8011cf2:	f043 0301 	orr.w	r3, r3, #1
 8011cf6:	81a3      	strh	r3, [r4, #12]
 8011cf8:	89a3      	ldrh	r3, [r4, #12]
 8011cfa:	431d      	orrs	r5, r3
 8011cfc:	81a5      	strh	r5, [r4, #12]
 8011cfe:	e7cf      	b.n	8011ca0 <__smakebuf_r+0x18>

08011d00 <_fstat_r>:
 8011d00:	b538      	push	{r3, r4, r5, lr}
 8011d02:	4d07      	ldr	r5, [pc, #28]	@ (8011d20 <_fstat_r+0x20>)
 8011d04:	2300      	movs	r3, #0
 8011d06:	4604      	mov	r4, r0
 8011d08:	4608      	mov	r0, r1
 8011d0a:	4611      	mov	r1, r2
 8011d0c:	602b      	str	r3, [r5, #0]
 8011d0e:	f7ef ff5b 	bl	8001bc8 <_fstat>
 8011d12:	1c43      	adds	r3, r0, #1
 8011d14:	d102      	bne.n	8011d1c <_fstat_r+0x1c>
 8011d16:	682b      	ldr	r3, [r5, #0]
 8011d18:	b103      	cbz	r3, 8011d1c <_fstat_r+0x1c>
 8011d1a:	6023      	str	r3, [r4, #0]
 8011d1c:	bd38      	pop	{r3, r4, r5, pc}
 8011d1e:	bf00      	nop
 8011d20:	20000a78 	.word	0x20000a78

08011d24 <_isatty_r>:
 8011d24:	b538      	push	{r3, r4, r5, lr}
 8011d26:	4d06      	ldr	r5, [pc, #24]	@ (8011d40 <_isatty_r+0x1c>)
 8011d28:	2300      	movs	r3, #0
 8011d2a:	4604      	mov	r4, r0
 8011d2c:	4608      	mov	r0, r1
 8011d2e:	602b      	str	r3, [r5, #0]
 8011d30:	f7ef ff5a 	bl	8001be8 <_isatty>
 8011d34:	1c43      	adds	r3, r0, #1
 8011d36:	d102      	bne.n	8011d3e <_isatty_r+0x1a>
 8011d38:	682b      	ldr	r3, [r5, #0]
 8011d3a:	b103      	cbz	r3, 8011d3e <_isatty_r+0x1a>
 8011d3c:	6023      	str	r3, [r4, #0]
 8011d3e:	bd38      	pop	{r3, r4, r5, pc}
 8011d40:	20000a78 	.word	0x20000a78

08011d44 <asin>:
 8011d44:	b538      	push	{r3, r4, r5, lr}
 8011d46:	ed2d 8b02 	vpush	{d8}
 8011d4a:	ec55 4b10 	vmov	r4, r5, d0
 8011d4e:	f000 f96b 	bl	8012028 <__ieee754_asin>
 8011d52:	4622      	mov	r2, r4
 8011d54:	462b      	mov	r3, r5
 8011d56:	4620      	mov	r0, r4
 8011d58:	4629      	mov	r1, r5
 8011d5a:	eeb0 8a40 	vmov.f32	s16, s0
 8011d5e:	eef0 8a60 	vmov.f32	s17, s1
 8011d62:	f7ee ff0b 	bl	8000b7c <__aeabi_dcmpun>
 8011d66:	b9a8      	cbnz	r0, 8011d94 <asin+0x50>
 8011d68:	ec45 4b10 	vmov	d0, r4, r5
 8011d6c:	f000 f87a 	bl	8011e64 <fabs>
 8011d70:	4b0c      	ldr	r3, [pc, #48]	@ (8011da4 <asin+0x60>)
 8011d72:	ec51 0b10 	vmov	r0, r1, d0
 8011d76:	2200      	movs	r2, #0
 8011d78:	f7ee fef6 	bl	8000b68 <__aeabi_dcmpgt>
 8011d7c:	b150      	cbz	r0, 8011d94 <asin+0x50>
 8011d7e:	f7fd fa77 	bl	800f270 <__errno>
 8011d82:	ecbd 8b02 	vpop	{d8}
 8011d86:	2321      	movs	r3, #33	@ 0x21
 8011d88:	6003      	str	r3, [r0, #0]
 8011d8a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011d8e:	4806      	ldr	r0, [pc, #24]	@ (8011da8 <asin+0x64>)
 8011d90:	f7fd baaa 	b.w	800f2e8 <nan>
 8011d94:	eeb0 0a48 	vmov.f32	s0, s16
 8011d98:	eef0 0a68 	vmov.f32	s1, s17
 8011d9c:	ecbd 8b02 	vpop	{d8}
 8011da0:	bd38      	pop	{r3, r4, r5, pc}
 8011da2:	bf00      	nop
 8011da4:	3ff00000 	.word	0x3ff00000
 8011da8:	080130dd 	.word	0x080130dd

08011dac <atan2>:
 8011dac:	f000 bb40 	b.w	8012430 <__ieee754_atan2>

08011db0 <fmod>:
 8011db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011db2:	ed2d 8b02 	vpush	{d8}
 8011db6:	ec57 6b10 	vmov	r6, r7, d0
 8011dba:	ec55 4b11 	vmov	r4, r5, d1
 8011dbe:	f000 fbfd 	bl	80125bc <__ieee754_fmod>
 8011dc2:	4622      	mov	r2, r4
 8011dc4:	462b      	mov	r3, r5
 8011dc6:	4630      	mov	r0, r6
 8011dc8:	4639      	mov	r1, r7
 8011dca:	eeb0 8a40 	vmov.f32	s16, s0
 8011dce:	eef0 8a60 	vmov.f32	s17, s1
 8011dd2:	f7ee fed3 	bl	8000b7c <__aeabi_dcmpun>
 8011dd6:	b990      	cbnz	r0, 8011dfe <fmod+0x4e>
 8011dd8:	2200      	movs	r2, #0
 8011dda:	2300      	movs	r3, #0
 8011ddc:	4620      	mov	r0, r4
 8011dde:	4629      	mov	r1, r5
 8011de0:	f7ee fe9a 	bl	8000b18 <__aeabi_dcmpeq>
 8011de4:	b158      	cbz	r0, 8011dfe <fmod+0x4e>
 8011de6:	f7fd fa43 	bl	800f270 <__errno>
 8011dea:	2321      	movs	r3, #33	@ 0x21
 8011dec:	6003      	str	r3, [r0, #0]
 8011dee:	2200      	movs	r2, #0
 8011df0:	2300      	movs	r3, #0
 8011df2:	4610      	mov	r0, r2
 8011df4:	4619      	mov	r1, r3
 8011df6:	f7ee fd51 	bl	800089c <__aeabi_ddiv>
 8011dfa:	ec41 0b18 	vmov	d8, r0, r1
 8011dfe:	eeb0 0a48 	vmov.f32	s0, s16
 8011e02:	eef0 0a68 	vmov.f32	s1, s17
 8011e06:	ecbd 8b02 	vpop	{d8}
 8011e0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08011e0c <sqrt>:
 8011e0c:	b538      	push	{r3, r4, r5, lr}
 8011e0e:	ed2d 8b02 	vpush	{d8}
 8011e12:	ec55 4b10 	vmov	r4, r5, d0
 8011e16:	f000 f82d 	bl	8011e74 <__ieee754_sqrt>
 8011e1a:	4622      	mov	r2, r4
 8011e1c:	462b      	mov	r3, r5
 8011e1e:	4620      	mov	r0, r4
 8011e20:	4629      	mov	r1, r5
 8011e22:	eeb0 8a40 	vmov.f32	s16, s0
 8011e26:	eef0 8a60 	vmov.f32	s17, s1
 8011e2a:	f7ee fea7 	bl	8000b7c <__aeabi_dcmpun>
 8011e2e:	b990      	cbnz	r0, 8011e56 <sqrt+0x4a>
 8011e30:	2200      	movs	r2, #0
 8011e32:	2300      	movs	r3, #0
 8011e34:	4620      	mov	r0, r4
 8011e36:	4629      	mov	r1, r5
 8011e38:	f7ee fe78 	bl	8000b2c <__aeabi_dcmplt>
 8011e3c:	b158      	cbz	r0, 8011e56 <sqrt+0x4a>
 8011e3e:	f7fd fa17 	bl	800f270 <__errno>
 8011e42:	2321      	movs	r3, #33	@ 0x21
 8011e44:	6003      	str	r3, [r0, #0]
 8011e46:	2200      	movs	r2, #0
 8011e48:	2300      	movs	r3, #0
 8011e4a:	4610      	mov	r0, r2
 8011e4c:	4619      	mov	r1, r3
 8011e4e:	f7ee fd25 	bl	800089c <__aeabi_ddiv>
 8011e52:	ec41 0b18 	vmov	d8, r0, r1
 8011e56:	eeb0 0a48 	vmov.f32	s0, s16
 8011e5a:	eef0 0a68 	vmov.f32	s1, s17
 8011e5e:	ecbd 8b02 	vpop	{d8}
 8011e62:	bd38      	pop	{r3, r4, r5, pc}

08011e64 <fabs>:
 8011e64:	ec51 0b10 	vmov	r0, r1, d0
 8011e68:	4602      	mov	r2, r0
 8011e6a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8011e6e:	ec43 2b10 	vmov	d0, r2, r3
 8011e72:	4770      	bx	lr

08011e74 <__ieee754_sqrt>:
 8011e74:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011e78:	4a68      	ldr	r2, [pc, #416]	@ (801201c <__ieee754_sqrt+0x1a8>)
 8011e7a:	ec55 4b10 	vmov	r4, r5, d0
 8011e7e:	43aa      	bics	r2, r5
 8011e80:	462b      	mov	r3, r5
 8011e82:	4621      	mov	r1, r4
 8011e84:	d110      	bne.n	8011ea8 <__ieee754_sqrt+0x34>
 8011e86:	4622      	mov	r2, r4
 8011e88:	4620      	mov	r0, r4
 8011e8a:	4629      	mov	r1, r5
 8011e8c:	f7ee fbdc 	bl	8000648 <__aeabi_dmul>
 8011e90:	4602      	mov	r2, r0
 8011e92:	460b      	mov	r3, r1
 8011e94:	4620      	mov	r0, r4
 8011e96:	4629      	mov	r1, r5
 8011e98:	f7ee fa20 	bl	80002dc <__adddf3>
 8011e9c:	4604      	mov	r4, r0
 8011e9e:	460d      	mov	r5, r1
 8011ea0:	ec45 4b10 	vmov	d0, r4, r5
 8011ea4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ea8:	2d00      	cmp	r5, #0
 8011eaa:	dc0e      	bgt.n	8011eca <__ieee754_sqrt+0x56>
 8011eac:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8011eb0:	4322      	orrs	r2, r4
 8011eb2:	d0f5      	beq.n	8011ea0 <__ieee754_sqrt+0x2c>
 8011eb4:	b19d      	cbz	r5, 8011ede <__ieee754_sqrt+0x6a>
 8011eb6:	4622      	mov	r2, r4
 8011eb8:	4620      	mov	r0, r4
 8011eba:	4629      	mov	r1, r5
 8011ebc:	f7ee fa0c 	bl	80002d8 <__aeabi_dsub>
 8011ec0:	4602      	mov	r2, r0
 8011ec2:	460b      	mov	r3, r1
 8011ec4:	f7ee fcea 	bl	800089c <__aeabi_ddiv>
 8011ec8:	e7e8      	b.n	8011e9c <__ieee754_sqrt+0x28>
 8011eca:	152a      	asrs	r2, r5, #20
 8011ecc:	d115      	bne.n	8011efa <__ieee754_sqrt+0x86>
 8011ece:	2000      	movs	r0, #0
 8011ed0:	e009      	b.n	8011ee6 <__ieee754_sqrt+0x72>
 8011ed2:	0acb      	lsrs	r3, r1, #11
 8011ed4:	3a15      	subs	r2, #21
 8011ed6:	0549      	lsls	r1, r1, #21
 8011ed8:	2b00      	cmp	r3, #0
 8011eda:	d0fa      	beq.n	8011ed2 <__ieee754_sqrt+0x5e>
 8011edc:	e7f7      	b.n	8011ece <__ieee754_sqrt+0x5a>
 8011ede:	462a      	mov	r2, r5
 8011ee0:	e7fa      	b.n	8011ed8 <__ieee754_sqrt+0x64>
 8011ee2:	005b      	lsls	r3, r3, #1
 8011ee4:	3001      	adds	r0, #1
 8011ee6:	02dc      	lsls	r4, r3, #11
 8011ee8:	d5fb      	bpl.n	8011ee2 <__ieee754_sqrt+0x6e>
 8011eea:	1e44      	subs	r4, r0, #1
 8011eec:	1b12      	subs	r2, r2, r4
 8011eee:	f1c0 0420 	rsb	r4, r0, #32
 8011ef2:	fa21 f404 	lsr.w	r4, r1, r4
 8011ef6:	4323      	orrs	r3, r4
 8011ef8:	4081      	lsls	r1, r0
 8011efa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011efe:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 8011f02:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8011f06:	07d2      	lsls	r2, r2, #31
 8011f08:	bf5c      	itt	pl
 8011f0a:	005b      	lslpl	r3, r3, #1
 8011f0c:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8011f10:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8011f14:	bf58      	it	pl
 8011f16:	0049      	lslpl	r1, r1, #1
 8011f18:	2600      	movs	r6, #0
 8011f1a:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8011f1e:	106d      	asrs	r5, r5, #1
 8011f20:	0049      	lsls	r1, r1, #1
 8011f22:	2016      	movs	r0, #22
 8011f24:	4632      	mov	r2, r6
 8011f26:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8011f2a:	1917      	adds	r7, r2, r4
 8011f2c:	429f      	cmp	r7, r3
 8011f2e:	bfde      	ittt	le
 8011f30:	193a      	addle	r2, r7, r4
 8011f32:	1bdb      	suble	r3, r3, r7
 8011f34:	1936      	addle	r6, r6, r4
 8011f36:	0fcf      	lsrs	r7, r1, #31
 8011f38:	3801      	subs	r0, #1
 8011f3a:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 8011f3e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8011f42:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8011f46:	d1f0      	bne.n	8011f2a <__ieee754_sqrt+0xb6>
 8011f48:	4604      	mov	r4, r0
 8011f4a:	2720      	movs	r7, #32
 8011f4c:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8011f50:	429a      	cmp	r2, r3
 8011f52:	eb00 0e0c 	add.w	lr, r0, ip
 8011f56:	db02      	blt.n	8011f5e <__ieee754_sqrt+0xea>
 8011f58:	d113      	bne.n	8011f82 <__ieee754_sqrt+0x10e>
 8011f5a:	458e      	cmp	lr, r1
 8011f5c:	d811      	bhi.n	8011f82 <__ieee754_sqrt+0x10e>
 8011f5e:	f1be 0f00 	cmp.w	lr, #0
 8011f62:	eb0e 000c 	add.w	r0, lr, ip
 8011f66:	da42      	bge.n	8011fee <__ieee754_sqrt+0x17a>
 8011f68:	2800      	cmp	r0, #0
 8011f6a:	db40      	blt.n	8011fee <__ieee754_sqrt+0x17a>
 8011f6c:	f102 0801 	add.w	r8, r2, #1
 8011f70:	1a9b      	subs	r3, r3, r2
 8011f72:	458e      	cmp	lr, r1
 8011f74:	bf88      	it	hi
 8011f76:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8011f7a:	eba1 010e 	sub.w	r1, r1, lr
 8011f7e:	4464      	add	r4, ip
 8011f80:	4642      	mov	r2, r8
 8011f82:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8011f86:	3f01      	subs	r7, #1
 8011f88:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8011f8c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8011f90:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8011f94:	d1dc      	bne.n	8011f50 <__ieee754_sqrt+0xdc>
 8011f96:	4319      	orrs	r1, r3
 8011f98:	d01b      	beq.n	8011fd2 <__ieee754_sqrt+0x15e>
 8011f9a:	f8df a084 	ldr.w	sl, [pc, #132]	@ 8012020 <__ieee754_sqrt+0x1ac>
 8011f9e:	f8df b084 	ldr.w	fp, [pc, #132]	@ 8012024 <__ieee754_sqrt+0x1b0>
 8011fa2:	e9da 0100 	ldrd	r0, r1, [sl]
 8011fa6:	e9db 2300 	ldrd	r2, r3, [fp]
 8011faa:	f7ee f995 	bl	80002d8 <__aeabi_dsub>
 8011fae:	e9da 8900 	ldrd	r8, r9, [sl]
 8011fb2:	4602      	mov	r2, r0
 8011fb4:	460b      	mov	r3, r1
 8011fb6:	4640      	mov	r0, r8
 8011fb8:	4649      	mov	r1, r9
 8011fba:	f7ee fdc1 	bl	8000b40 <__aeabi_dcmple>
 8011fbe:	b140      	cbz	r0, 8011fd2 <__ieee754_sqrt+0x15e>
 8011fc0:	f1b4 3fff 	cmp.w	r4, #4294967295
 8011fc4:	e9da 0100 	ldrd	r0, r1, [sl]
 8011fc8:	e9db 2300 	ldrd	r2, r3, [fp]
 8011fcc:	d111      	bne.n	8011ff2 <__ieee754_sqrt+0x17e>
 8011fce:	3601      	adds	r6, #1
 8011fd0:	463c      	mov	r4, r7
 8011fd2:	1072      	asrs	r2, r6, #1
 8011fd4:	0863      	lsrs	r3, r4, #1
 8011fd6:	07f1      	lsls	r1, r6, #31
 8011fd8:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8011fdc:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8011fe0:	bf48      	it	mi
 8011fe2:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 8011fe6:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 8011fea:	4618      	mov	r0, r3
 8011fec:	e756      	b.n	8011e9c <__ieee754_sqrt+0x28>
 8011fee:	4690      	mov	r8, r2
 8011ff0:	e7be      	b.n	8011f70 <__ieee754_sqrt+0xfc>
 8011ff2:	f7ee f973 	bl	80002dc <__adddf3>
 8011ff6:	e9da 8900 	ldrd	r8, r9, [sl]
 8011ffa:	4602      	mov	r2, r0
 8011ffc:	460b      	mov	r3, r1
 8011ffe:	4640      	mov	r0, r8
 8012000:	4649      	mov	r1, r9
 8012002:	f7ee fd93 	bl	8000b2c <__aeabi_dcmplt>
 8012006:	b120      	cbz	r0, 8012012 <__ieee754_sqrt+0x19e>
 8012008:	1ca0      	adds	r0, r4, #2
 801200a:	bf08      	it	eq
 801200c:	3601      	addeq	r6, #1
 801200e:	3402      	adds	r4, #2
 8012010:	e7df      	b.n	8011fd2 <__ieee754_sqrt+0x15e>
 8012012:	1c63      	adds	r3, r4, #1
 8012014:	f023 0401 	bic.w	r4, r3, #1
 8012018:	e7db      	b.n	8011fd2 <__ieee754_sqrt+0x15e>
 801201a:	bf00      	nop
 801201c:	7ff00000 	.word	0x7ff00000
 8012020:	20000278 	.word	0x20000278
 8012024:	20000270 	.word	0x20000270

08012028 <__ieee754_asin>:
 8012028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801202c:	ec55 4b10 	vmov	r4, r5, d0
 8012030:	4bc7      	ldr	r3, [pc, #796]	@ (8012350 <__ieee754_asin+0x328>)
 8012032:	b087      	sub	sp, #28
 8012034:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 8012038:	429e      	cmp	r6, r3
 801203a:	9501      	str	r5, [sp, #4]
 801203c:	d92d      	bls.n	801209a <__ieee754_asin+0x72>
 801203e:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 8012042:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 8012046:	4326      	orrs	r6, r4
 8012048:	d116      	bne.n	8012078 <__ieee754_asin+0x50>
 801204a:	a3a7      	add	r3, pc, #668	@ (adr r3, 80122e8 <__ieee754_asin+0x2c0>)
 801204c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012050:	4620      	mov	r0, r4
 8012052:	4629      	mov	r1, r5
 8012054:	f7ee faf8 	bl	8000648 <__aeabi_dmul>
 8012058:	a3a5      	add	r3, pc, #660	@ (adr r3, 80122f0 <__ieee754_asin+0x2c8>)
 801205a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801205e:	4606      	mov	r6, r0
 8012060:	460f      	mov	r7, r1
 8012062:	4620      	mov	r0, r4
 8012064:	4629      	mov	r1, r5
 8012066:	f7ee faef 	bl	8000648 <__aeabi_dmul>
 801206a:	4602      	mov	r2, r0
 801206c:	460b      	mov	r3, r1
 801206e:	4630      	mov	r0, r6
 8012070:	4639      	mov	r1, r7
 8012072:	f7ee f933 	bl	80002dc <__adddf3>
 8012076:	e009      	b.n	801208c <__ieee754_asin+0x64>
 8012078:	4622      	mov	r2, r4
 801207a:	462b      	mov	r3, r5
 801207c:	4620      	mov	r0, r4
 801207e:	4629      	mov	r1, r5
 8012080:	f7ee f92a 	bl	80002d8 <__aeabi_dsub>
 8012084:	4602      	mov	r2, r0
 8012086:	460b      	mov	r3, r1
 8012088:	f7ee fc08 	bl	800089c <__aeabi_ddiv>
 801208c:	4604      	mov	r4, r0
 801208e:	460d      	mov	r5, r1
 8012090:	ec45 4b10 	vmov	d0, r4, r5
 8012094:	b007      	add	sp, #28
 8012096:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801209a:	4bae      	ldr	r3, [pc, #696]	@ (8012354 <__ieee754_asin+0x32c>)
 801209c:	429e      	cmp	r6, r3
 801209e:	d810      	bhi.n	80120c2 <__ieee754_asin+0x9a>
 80120a0:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 80120a4:	f080 80ad 	bcs.w	8012202 <__ieee754_asin+0x1da>
 80120a8:	a393      	add	r3, pc, #588	@ (adr r3, 80122f8 <__ieee754_asin+0x2d0>)
 80120aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80120ae:	4620      	mov	r0, r4
 80120b0:	4629      	mov	r1, r5
 80120b2:	f7ee f913 	bl	80002dc <__adddf3>
 80120b6:	4ba8      	ldr	r3, [pc, #672]	@ (8012358 <__ieee754_asin+0x330>)
 80120b8:	2200      	movs	r2, #0
 80120ba:	f7ee fd55 	bl	8000b68 <__aeabi_dcmpgt>
 80120be:	2800      	cmp	r0, #0
 80120c0:	d1e6      	bne.n	8012090 <__ieee754_asin+0x68>
 80120c2:	ec45 4b10 	vmov	d0, r4, r5
 80120c6:	f7ff fecd 	bl	8011e64 <fabs>
 80120ca:	49a3      	ldr	r1, [pc, #652]	@ (8012358 <__ieee754_asin+0x330>)
 80120cc:	ec53 2b10 	vmov	r2, r3, d0
 80120d0:	2000      	movs	r0, #0
 80120d2:	f7ee f901 	bl	80002d8 <__aeabi_dsub>
 80120d6:	4ba1      	ldr	r3, [pc, #644]	@ (801235c <__ieee754_asin+0x334>)
 80120d8:	2200      	movs	r2, #0
 80120da:	f7ee fab5 	bl	8000648 <__aeabi_dmul>
 80120de:	a388      	add	r3, pc, #544	@ (adr r3, 8012300 <__ieee754_asin+0x2d8>)
 80120e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80120e4:	4604      	mov	r4, r0
 80120e6:	460d      	mov	r5, r1
 80120e8:	f7ee faae 	bl	8000648 <__aeabi_dmul>
 80120ec:	a386      	add	r3, pc, #536	@ (adr r3, 8012308 <__ieee754_asin+0x2e0>)
 80120ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80120f2:	f7ee f8f3 	bl	80002dc <__adddf3>
 80120f6:	4622      	mov	r2, r4
 80120f8:	462b      	mov	r3, r5
 80120fa:	f7ee faa5 	bl	8000648 <__aeabi_dmul>
 80120fe:	a384      	add	r3, pc, #528	@ (adr r3, 8012310 <__ieee754_asin+0x2e8>)
 8012100:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012104:	f7ee f8e8 	bl	80002d8 <__aeabi_dsub>
 8012108:	4622      	mov	r2, r4
 801210a:	462b      	mov	r3, r5
 801210c:	f7ee fa9c 	bl	8000648 <__aeabi_dmul>
 8012110:	a381      	add	r3, pc, #516	@ (adr r3, 8012318 <__ieee754_asin+0x2f0>)
 8012112:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012116:	f7ee f8e1 	bl	80002dc <__adddf3>
 801211a:	4622      	mov	r2, r4
 801211c:	462b      	mov	r3, r5
 801211e:	f7ee fa93 	bl	8000648 <__aeabi_dmul>
 8012122:	a37f      	add	r3, pc, #508	@ (adr r3, 8012320 <__ieee754_asin+0x2f8>)
 8012124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012128:	f7ee f8d6 	bl	80002d8 <__aeabi_dsub>
 801212c:	4622      	mov	r2, r4
 801212e:	462b      	mov	r3, r5
 8012130:	f7ee fa8a 	bl	8000648 <__aeabi_dmul>
 8012134:	a37c      	add	r3, pc, #496	@ (adr r3, 8012328 <__ieee754_asin+0x300>)
 8012136:	e9d3 2300 	ldrd	r2, r3, [r3]
 801213a:	f7ee f8cf 	bl	80002dc <__adddf3>
 801213e:	4622      	mov	r2, r4
 8012140:	462b      	mov	r3, r5
 8012142:	f7ee fa81 	bl	8000648 <__aeabi_dmul>
 8012146:	a37a      	add	r3, pc, #488	@ (adr r3, 8012330 <__ieee754_asin+0x308>)
 8012148:	e9d3 2300 	ldrd	r2, r3, [r3]
 801214c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012150:	4620      	mov	r0, r4
 8012152:	4629      	mov	r1, r5
 8012154:	f7ee fa78 	bl	8000648 <__aeabi_dmul>
 8012158:	a377      	add	r3, pc, #476	@ (adr r3, 8012338 <__ieee754_asin+0x310>)
 801215a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801215e:	f7ee f8bb 	bl	80002d8 <__aeabi_dsub>
 8012162:	4622      	mov	r2, r4
 8012164:	462b      	mov	r3, r5
 8012166:	f7ee fa6f 	bl	8000648 <__aeabi_dmul>
 801216a:	a375      	add	r3, pc, #468	@ (adr r3, 8012340 <__ieee754_asin+0x318>)
 801216c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012170:	f7ee f8b4 	bl	80002dc <__adddf3>
 8012174:	4622      	mov	r2, r4
 8012176:	462b      	mov	r3, r5
 8012178:	f7ee fa66 	bl	8000648 <__aeabi_dmul>
 801217c:	a372      	add	r3, pc, #456	@ (adr r3, 8012348 <__ieee754_asin+0x320>)
 801217e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012182:	f7ee f8a9 	bl	80002d8 <__aeabi_dsub>
 8012186:	4622      	mov	r2, r4
 8012188:	462b      	mov	r3, r5
 801218a:	f7ee fa5d 	bl	8000648 <__aeabi_dmul>
 801218e:	4b72      	ldr	r3, [pc, #456]	@ (8012358 <__ieee754_asin+0x330>)
 8012190:	2200      	movs	r2, #0
 8012192:	f7ee f8a3 	bl	80002dc <__adddf3>
 8012196:	ec45 4b10 	vmov	d0, r4, r5
 801219a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801219e:	f7ff fe69 	bl	8011e74 <__ieee754_sqrt>
 80121a2:	4b6f      	ldr	r3, [pc, #444]	@ (8012360 <__ieee754_asin+0x338>)
 80121a4:	429e      	cmp	r6, r3
 80121a6:	ec5b ab10 	vmov	sl, fp, d0
 80121aa:	f240 80db 	bls.w	8012364 <__ieee754_asin+0x33c>
 80121ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80121b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80121b6:	f7ee fb71 	bl	800089c <__aeabi_ddiv>
 80121ba:	4652      	mov	r2, sl
 80121bc:	465b      	mov	r3, fp
 80121be:	f7ee fa43 	bl	8000648 <__aeabi_dmul>
 80121c2:	4652      	mov	r2, sl
 80121c4:	465b      	mov	r3, fp
 80121c6:	f7ee f889 	bl	80002dc <__adddf3>
 80121ca:	4602      	mov	r2, r0
 80121cc:	460b      	mov	r3, r1
 80121ce:	f7ee f885 	bl	80002dc <__adddf3>
 80121d2:	a347      	add	r3, pc, #284	@ (adr r3, 80122f0 <__ieee754_asin+0x2c8>)
 80121d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121d8:	f7ee f87e 	bl	80002d8 <__aeabi_dsub>
 80121dc:	4602      	mov	r2, r0
 80121de:	460b      	mov	r3, r1
 80121e0:	a141      	add	r1, pc, #260	@ (adr r1, 80122e8 <__ieee754_asin+0x2c0>)
 80121e2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80121e6:	f7ee f877 	bl	80002d8 <__aeabi_dsub>
 80121ea:	9b01      	ldr	r3, [sp, #4]
 80121ec:	2b00      	cmp	r3, #0
 80121ee:	bfdc      	itt	le
 80121f0:	4602      	movle	r2, r0
 80121f2:	f101 4300 	addle.w	r3, r1, #2147483648	@ 0x80000000
 80121f6:	4604      	mov	r4, r0
 80121f8:	460d      	mov	r5, r1
 80121fa:	bfdc      	itt	le
 80121fc:	4614      	movle	r4, r2
 80121fe:	461d      	movle	r5, r3
 8012200:	e746      	b.n	8012090 <__ieee754_asin+0x68>
 8012202:	4622      	mov	r2, r4
 8012204:	462b      	mov	r3, r5
 8012206:	4620      	mov	r0, r4
 8012208:	4629      	mov	r1, r5
 801220a:	f7ee fa1d 	bl	8000648 <__aeabi_dmul>
 801220e:	a33c      	add	r3, pc, #240	@ (adr r3, 8012300 <__ieee754_asin+0x2d8>)
 8012210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012214:	4606      	mov	r6, r0
 8012216:	460f      	mov	r7, r1
 8012218:	f7ee fa16 	bl	8000648 <__aeabi_dmul>
 801221c:	a33a      	add	r3, pc, #232	@ (adr r3, 8012308 <__ieee754_asin+0x2e0>)
 801221e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012222:	f7ee f85b 	bl	80002dc <__adddf3>
 8012226:	4632      	mov	r2, r6
 8012228:	463b      	mov	r3, r7
 801222a:	f7ee fa0d 	bl	8000648 <__aeabi_dmul>
 801222e:	a338      	add	r3, pc, #224	@ (adr r3, 8012310 <__ieee754_asin+0x2e8>)
 8012230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012234:	f7ee f850 	bl	80002d8 <__aeabi_dsub>
 8012238:	4632      	mov	r2, r6
 801223a:	463b      	mov	r3, r7
 801223c:	f7ee fa04 	bl	8000648 <__aeabi_dmul>
 8012240:	a335      	add	r3, pc, #212	@ (adr r3, 8012318 <__ieee754_asin+0x2f0>)
 8012242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012246:	f7ee f849 	bl	80002dc <__adddf3>
 801224a:	4632      	mov	r2, r6
 801224c:	463b      	mov	r3, r7
 801224e:	f7ee f9fb 	bl	8000648 <__aeabi_dmul>
 8012252:	a333      	add	r3, pc, #204	@ (adr r3, 8012320 <__ieee754_asin+0x2f8>)
 8012254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012258:	f7ee f83e 	bl	80002d8 <__aeabi_dsub>
 801225c:	4632      	mov	r2, r6
 801225e:	463b      	mov	r3, r7
 8012260:	f7ee f9f2 	bl	8000648 <__aeabi_dmul>
 8012264:	a330      	add	r3, pc, #192	@ (adr r3, 8012328 <__ieee754_asin+0x300>)
 8012266:	e9d3 2300 	ldrd	r2, r3, [r3]
 801226a:	f7ee f837 	bl	80002dc <__adddf3>
 801226e:	4632      	mov	r2, r6
 8012270:	463b      	mov	r3, r7
 8012272:	f7ee f9e9 	bl	8000648 <__aeabi_dmul>
 8012276:	a32e      	add	r3, pc, #184	@ (adr r3, 8012330 <__ieee754_asin+0x308>)
 8012278:	e9d3 2300 	ldrd	r2, r3, [r3]
 801227c:	4680      	mov	r8, r0
 801227e:	4689      	mov	r9, r1
 8012280:	4630      	mov	r0, r6
 8012282:	4639      	mov	r1, r7
 8012284:	f7ee f9e0 	bl	8000648 <__aeabi_dmul>
 8012288:	a32b      	add	r3, pc, #172	@ (adr r3, 8012338 <__ieee754_asin+0x310>)
 801228a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801228e:	f7ee f823 	bl	80002d8 <__aeabi_dsub>
 8012292:	4632      	mov	r2, r6
 8012294:	463b      	mov	r3, r7
 8012296:	f7ee f9d7 	bl	8000648 <__aeabi_dmul>
 801229a:	a329      	add	r3, pc, #164	@ (adr r3, 8012340 <__ieee754_asin+0x318>)
 801229c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122a0:	f7ee f81c 	bl	80002dc <__adddf3>
 80122a4:	4632      	mov	r2, r6
 80122a6:	463b      	mov	r3, r7
 80122a8:	f7ee f9ce 	bl	8000648 <__aeabi_dmul>
 80122ac:	a326      	add	r3, pc, #152	@ (adr r3, 8012348 <__ieee754_asin+0x320>)
 80122ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122b2:	f7ee f811 	bl	80002d8 <__aeabi_dsub>
 80122b6:	4632      	mov	r2, r6
 80122b8:	463b      	mov	r3, r7
 80122ba:	f7ee f9c5 	bl	8000648 <__aeabi_dmul>
 80122be:	4b26      	ldr	r3, [pc, #152]	@ (8012358 <__ieee754_asin+0x330>)
 80122c0:	2200      	movs	r2, #0
 80122c2:	f7ee f80b 	bl	80002dc <__adddf3>
 80122c6:	4602      	mov	r2, r0
 80122c8:	460b      	mov	r3, r1
 80122ca:	4640      	mov	r0, r8
 80122cc:	4649      	mov	r1, r9
 80122ce:	f7ee fae5 	bl	800089c <__aeabi_ddiv>
 80122d2:	4622      	mov	r2, r4
 80122d4:	462b      	mov	r3, r5
 80122d6:	f7ee f9b7 	bl	8000648 <__aeabi_dmul>
 80122da:	4602      	mov	r2, r0
 80122dc:	460b      	mov	r3, r1
 80122de:	4620      	mov	r0, r4
 80122e0:	4629      	mov	r1, r5
 80122e2:	e6c6      	b.n	8012072 <__ieee754_asin+0x4a>
 80122e4:	f3af 8000 	nop.w
 80122e8:	54442d18 	.word	0x54442d18
 80122ec:	3ff921fb 	.word	0x3ff921fb
 80122f0:	33145c07 	.word	0x33145c07
 80122f4:	3c91a626 	.word	0x3c91a626
 80122f8:	8800759c 	.word	0x8800759c
 80122fc:	7e37e43c 	.word	0x7e37e43c
 8012300:	0dfdf709 	.word	0x0dfdf709
 8012304:	3f023de1 	.word	0x3f023de1
 8012308:	7501b288 	.word	0x7501b288
 801230c:	3f49efe0 	.word	0x3f49efe0
 8012310:	b5688f3b 	.word	0xb5688f3b
 8012314:	3fa48228 	.word	0x3fa48228
 8012318:	0e884455 	.word	0x0e884455
 801231c:	3fc9c155 	.word	0x3fc9c155
 8012320:	03eb6f7d 	.word	0x03eb6f7d
 8012324:	3fd4d612 	.word	0x3fd4d612
 8012328:	55555555 	.word	0x55555555
 801232c:	3fc55555 	.word	0x3fc55555
 8012330:	b12e9282 	.word	0xb12e9282
 8012334:	3fb3b8c5 	.word	0x3fb3b8c5
 8012338:	1b8d0159 	.word	0x1b8d0159
 801233c:	3fe6066c 	.word	0x3fe6066c
 8012340:	9c598ac8 	.word	0x9c598ac8
 8012344:	40002ae5 	.word	0x40002ae5
 8012348:	1c8a2d4b 	.word	0x1c8a2d4b
 801234c:	40033a27 	.word	0x40033a27
 8012350:	3fefffff 	.word	0x3fefffff
 8012354:	3fdfffff 	.word	0x3fdfffff
 8012358:	3ff00000 	.word	0x3ff00000
 801235c:	3fe00000 	.word	0x3fe00000
 8012360:	3fef3332 	.word	0x3fef3332
 8012364:	4652      	mov	r2, sl
 8012366:	465b      	mov	r3, fp
 8012368:	4650      	mov	r0, sl
 801236a:	4659      	mov	r1, fp
 801236c:	f7ed ffb6 	bl	80002dc <__adddf3>
 8012370:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012374:	4606      	mov	r6, r0
 8012376:	460f      	mov	r7, r1
 8012378:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801237c:	f7ee fa8e 	bl	800089c <__aeabi_ddiv>
 8012380:	4602      	mov	r2, r0
 8012382:	460b      	mov	r3, r1
 8012384:	4630      	mov	r0, r6
 8012386:	4639      	mov	r1, r7
 8012388:	f7ee f95e 	bl	8000648 <__aeabi_dmul>
 801238c:	f04f 0800 	mov.w	r8, #0
 8012390:	4606      	mov	r6, r0
 8012392:	460f      	mov	r7, r1
 8012394:	4642      	mov	r2, r8
 8012396:	465b      	mov	r3, fp
 8012398:	4640      	mov	r0, r8
 801239a:	4659      	mov	r1, fp
 801239c:	f7ee f954 	bl	8000648 <__aeabi_dmul>
 80123a0:	4602      	mov	r2, r0
 80123a2:	460b      	mov	r3, r1
 80123a4:	4620      	mov	r0, r4
 80123a6:	4629      	mov	r1, r5
 80123a8:	f7ed ff96 	bl	80002d8 <__aeabi_dsub>
 80123ac:	4642      	mov	r2, r8
 80123ae:	4604      	mov	r4, r0
 80123b0:	460d      	mov	r5, r1
 80123b2:	465b      	mov	r3, fp
 80123b4:	4650      	mov	r0, sl
 80123b6:	4659      	mov	r1, fp
 80123b8:	f7ed ff90 	bl	80002dc <__adddf3>
 80123bc:	4602      	mov	r2, r0
 80123be:	460b      	mov	r3, r1
 80123c0:	4620      	mov	r0, r4
 80123c2:	4629      	mov	r1, r5
 80123c4:	f7ee fa6a 	bl	800089c <__aeabi_ddiv>
 80123c8:	4602      	mov	r2, r0
 80123ca:	460b      	mov	r3, r1
 80123cc:	f7ed ff86 	bl	80002dc <__adddf3>
 80123d0:	4602      	mov	r2, r0
 80123d2:	460b      	mov	r3, r1
 80123d4:	a112      	add	r1, pc, #72	@ (adr r1, 8012420 <__ieee754_asin+0x3f8>)
 80123d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80123da:	f7ed ff7d 	bl	80002d8 <__aeabi_dsub>
 80123de:	4602      	mov	r2, r0
 80123e0:	460b      	mov	r3, r1
 80123e2:	4630      	mov	r0, r6
 80123e4:	4639      	mov	r1, r7
 80123e6:	f7ed ff77 	bl	80002d8 <__aeabi_dsub>
 80123ea:	4642      	mov	r2, r8
 80123ec:	4604      	mov	r4, r0
 80123ee:	460d      	mov	r5, r1
 80123f0:	465b      	mov	r3, fp
 80123f2:	4640      	mov	r0, r8
 80123f4:	4659      	mov	r1, fp
 80123f6:	f7ed ff71 	bl	80002dc <__adddf3>
 80123fa:	4602      	mov	r2, r0
 80123fc:	460b      	mov	r3, r1
 80123fe:	a10a      	add	r1, pc, #40	@ (adr r1, 8012428 <__ieee754_asin+0x400>)
 8012400:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012404:	f7ed ff68 	bl	80002d8 <__aeabi_dsub>
 8012408:	4602      	mov	r2, r0
 801240a:	460b      	mov	r3, r1
 801240c:	4620      	mov	r0, r4
 801240e:	4629      	mov	r1, r5
 8012410:	f7ed ff62 	bl	80002d8 <__aeabi_dsub>
 8012414:	4602      	mov	r2, r0
 8012416:	460b      	mov	r3, r1
 8012418:	a103      	add	r1, pc, #12	@ (adr r1, 8012428 <__ieee754_asin+0x400>)
 801241a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801241e:	e6e2      	b.n	80121e6 <__ieee754_asin+0x1be>
 8012420:	33145c07 	.word	0x33145c07
 8012424:	3c91a626 	.word	0x3c91a626
 8012428:	54442d18 	.word	0x54442d18
 801242c:	3fe921fb 	.word	0x3fe921fb

08012430 <__ieee754_atan2>:
 8012430:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012434:	ec57 6b11 	vmov	r6, r7, d1
 8012438:	4273      	negs	r3, r6
 801243a:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 80125b8 <__ieee754_atan2+0x188>
 801243e:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 8012442:	4333      	orrs	r3, r6
 8012444:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8012448:	4543      	cmp	r3, r8
 801244a:	ec51 0b10 	vmov	r0, r1, d0
 801244e:	4635      	mov	r5, r6
 8012450:	d809      	bhi.n	8012466 <__ieee754_atan2+0x36>
 8012452:	4244      	negs	r4, r0
 8012454:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8012458:	4304      	orrs	r4, r0
 801245a:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 801245e:	4544      	cmp	r4, r8
 8012460:	468e      	mov	lr, r1
 8012462:	4681      	mov	r9, r0
 8012464:	d907      	bls.n	8012476 <__ieee754_atan2+0x46>
 8012466:	4632      	mov	r2, r6
 8012468:	463b      	mov	r3, r7
 801246a:	f7ed ff37 	bl	80002dc <__adddf3>
 801246e:	ec41 0b10 	vmov	d0, r0, r1
 8012472:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012476:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 801247a:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 801247e:	4334      	orrs	r4, r6
 8012480:	d103      	bne.n	801248a <__ieee754_atan2+0x5a>
 8012482:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012486:	f000 b9a3 	b.w	80127d0 <atan>
 801248a:	17bc      	asrs	r4, r7, #30
 801248c:	f004 0402 	and.w	r4, r4, #2
 8012490:	ea53 0909 	orrs.w	r9, r3, r9
 8012494:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8012498:	d107      	bne.n	80124aa <__ieee754_atan2+0x7a>
 801249a:	2c02      	cmp	r4, #2
 801249c:	d05f      	beq.n	801255e <__ieee754_atan2+0x12e>
 801249e:	2c03      	cmp	r4, #3
 80124a0:	d1e5      	bne.n	801246e <__ieee754_atan2+0x3e>
 80124a2:	a141      	add	r1, pc, #260	@ (adr r1, 80125a8 <__ieee754_atan2+0x178>)
 80124a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80124a8:	e7e1      	b.n	801246e <__ieee754_atan2+0x3e>
 80124aa:	4315      	orrs	r5, r2
 80124ac:	d106      	bne.n	80124bc <__ieee754_atan2+0x8c>
 80124ae:	f1be 0f00 	cmp.w	lr, #0
 80124b2:	da5f      	bge.n	8012574 <__ieee754_atan2+0x144>
 80124b4:	a13e      	add	r1, pc, #248	@ (adr r1, 80125b0 <__ieee754_atan2+0x180>)
 80124b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80124ba:	e7d8      	b.n	801246e <__ieee754_atan2+0x3e>
 80124bc:	4542      	cmp	r2, r8
 80124be:	d10f      	bne.n	80124e0 <__ieee754_atan2+0xb0>
 80124c0:	4293      	cmp	r3, r2
 80124c2:	f104 34ff 	add.w	r4, r4, #4294967295
 80124c6:	d107      	bne.n	80124d8 <__ieee754_atan2+0xa8>
 80124c8:	2c02      	cmp	r4, #2
 80124ca:	d84c      	bhi.n	8012566 <__ieee754_atan2+0x136>
 80124cc:	4b34      	ldr	r3, [pc, #208]	@ (80125a0 <__ieee754_atan2+0x170>)
 80124ce:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80124d2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80124d6:	e7ca      	b.n	801246e <__ieee754_atan2+0x3e>
 80124d8:	2c02      	cmp	r4, #2
 80124da:	d848      	bhi.n	801256e <__ieee754_atan2+0x13e>
 80124dc:	4b31      	ldr	r3, [pc, #196]	@ (80125a4 <__ieee754_atan2+0x174>)
 80124de:	e7f6      	b.n	80124ce <__ieee754_atan2+0x9e>
 80124e0:	4543      	cmp	r3, r8
 80124e2:	d0e4      	beq.n	80124ae <__ieee754_atan2+0x7e>
 80124e4:	1a9b      	subs	r3, r3, r2
 80124e6:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 80124ea:	ea4f 5223 	mov.w	r2, r3, asr #20
 80124ee:	da1e      	bge.n	801252e <__ieee754_atan2+0xfe>
 80124f0:	2f00      	cmp	r7, #0
 80124f2:	da01      	bge.n	80124f8 <__ieee754_atan2+0xc8>
 80124f4:	323c      	adds	r2, #60	@ 0x3c
 80124f6:	db1e      	blt.n	8012536 <__ieee754_atan2+0x106>
 80124f8:	4632      	mov	r2, r6
 80124fa:	463b      	mov	r3, r7
 80124fc:	f7ee f9ce 	bl	800089c <__aeabi_ddiv>
 8012500:	ec41 0b10 	vmov	d0, r0, r1
 8012504:	f7ff fcae 	bl	8011e64 <fabs>
 8012508:	f000 f962 	bl	80127d0 <atan>
 801250c:	ec51 0b10 	vmov	r0, r1, d0
 8012510:	2c01      	cmp	r4, #1
 8012512:	d013      	beq.n	801253c <__ieee754_atan2+0x10c>
 8012514:	2c02      	cmp	r4, #2
 8012516:	d015      	beq.n	8012544 <__ieee754_atan2+0x114>
 8012518:	2c00      	cmp	r4, #0
 801251a:	d0a8      	beq.n	801246e <__ieee754_atan2+0x3e>
 801251c:	a318      	add	r3, pc, #96	@ (adr r3, 8012580 <__ieee754_atan2+0x150>)
 801251e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012522:	f7ed fed9 	bl	80002d8 <__aeabi_dsub>
 8012526:	a318      	add	r3, pc, #96	@ (adr r3, 8012588 <__ieee754_atan2+0x158>)
 8012528:	e9d3 2300 	ldrd	r2, r3, [r3]
 801252c:	e014      	b.n	8012558 <__ieee754_atan2+0x128>
 801252e:	a118      	add	r1, pc, #96	@ (adr r1, 8012590 <__ieee754_atan2+0x160>)
 8012530:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012534:	e7ec      	b.n	8012510 <__ieee754_atan2+0xe0>
 8012536:	2000      	movs	r0, #0
 8012538:	2100      	movs	r1, #0
 801253a:	e7e9      	b.n	8012510 <__ieee754_atan2+0xe0>
 801253c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8012540:	4619      	mov	r1, r3
 8012542:	e794      	b.n	801246e <__ieee754_atan2+0x3e>
 8012544:	a30e      	add	r3, pc, #56	@ (adr r3, 8012580 <__ieee754_atan2+0x150>)
 8012546:	e9d3 2300 	ldrd	r2, r3, [r3]
 801254a:	f7ed fec5 	bl	80002d8 <__aeabi_dsub>
 801254e:	4602      	mov	r2, r0
 8012550:	460b      	mov	r3, r1
 8012552:	a10d      	add	r1, pc, #52	@ (adr r1, 8012588 <__ieee754_atan2+0x158>)
 8012554:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012558:	f7ed febe 	bl	80002d8 <__aeabi_dsub>
 801255c:	e787      	b.n	801246e <__ieee754_atan2+0x3e>
 801255e:	a10a      	add	r1, pc, #40	@ (adr r1, 8012588 <__ieee754_atan2+0x158>)
 8012560:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012564:	e783      	b.n	801246e <__ieee754_atan2+0x3e>
 8012566:	a10c      	add	r1, pc, #48	@ (adr r1, 8012598 <__ieee754_atan2+0x168>)
 8012568:	e9d1 0100 	ldrd	r0, r1, [r1]
 801256c:	e77f      	b.n	801246e <__ieee754_atan2+0x3e>
 801256e:	2000      	movs	r0, #0
 8012570:	2100      	movs	r1, #0
 8012572:	e77c      	b.n	801246e <__ieee754_atan2+0x3e>
 8012574:	a106      	add	r1, pc, #24	@ (adr r1, 8012590 <__ieee754_atan2+0x160>)
 8012576:	e9d1 0100 	ldrd	r0, r1, [r1]
 801257a:	e778      	b.n	801246e <__ieee754_atan2+0x3e>
 801257c:	f3af 8000 	nop.w
 8012580:	33145c07 	.word	0x33145c07
 8012584:	3ca1a626 	.word	0x3ca1a626
 8012588:	54442d18 	.word	0x54442d18
 801258c:	400921fb 	.word	0x400921fb
 8012590:	54442d18 	.word	0x54442d18
 8012594:	3ff921fb 	.word	0x3ff921fb
 8012598:	54442d18 	.word	0x54442d18
 801259c:	3fe921fb 	.word	0x3fe921fb
 80125a0:	080130f8 	.word	0x080130f8
 80125a4:	080130e0 	.word	0x080130e0
 80125a8:	54442d18 	.word	0x54442d18
 80125ac:	c00921fb 	.word	0xc00921fb
 80125b0:	54442d18 	.word	0x54442d18
 80125b4:	bff921fb 	.word	0xbff921fb
 80125b8:	7ff00000 	.word	0x7ff00000

080125bc <__ieee754_fmod>:
 80125bc:	ec53 2b11 	vmov	r2, r3, d1
 80125c0:	f023 4c00 	bic.w	ip, r3, #2147483648	@ 0x80000000
 80125c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80125c8:	ea52 040c 	orrs.w	r4, r2, ip
 80125cc:	ec51 0b10 	vmov	r0, r1, d0
 80125d0:	461e      	mov	r6, r3
 80125d2:	4617      	mov	r7, r2
 80125d4:	4696      	mov	lr, r2
 80125d6:	d00c      	beq.n	80125f2 <__ieee754_fmod+0x36>
 80125d8:	4c77      	ldr	r4, [pc, #476]	@ (80127b8 <__ieee754_fmod+0x1fc>)
 80125da:	f021 4800 	bic.w	r8, r1, #2147483648	@ 0x80000000
 80125de:	45a0      	cmp	r8, r4
 80125e0:	4689      	mov	r9, r1
 80125e2:	d806      	bhi.n	80125f2 <__ieee754_fmod+0x36>
 80125e4:	4254      	negs	r4, r2
 80125e6:	4d75      	ldr	r5, [pc, #468]	@ (80127bc <__ieee754_fmod+0x200>)
 80125e8:	4314      	orrs	r4, r2
 80125ea:	ea4c 74d4 	orr.w	r4, ip, r4, lsr #31
 80125ee:	42ac      	cmp	r4, r5
 80125f0:	d909      	bls.n	8012606 <__ieee754_fmod+0x4a>
 80125f2:	f7ee f829 	bl	8000648 <__aeabi_dmul>
 80125f6:	4602      	mov	r2, r0
 80125f8:	460b      	mov	r3, r1
 80125fa:	f7ee f94f 	bl	800089c <__aeabi_ddiv>
 80125fe:	ec41 0b10 	vmov	d0, r0, r1
 8012602:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012606:	45e0      	cmp	r8, ip
 8012608:	4682      	mov	sl, r0
 801260a:	4604      	mov	r4, r0
 801260c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8012610:	dc09      	bgt.n	8012626 <__ieee754_fmod+0x6a>
 8012612:	dbf4      	blt.n	80125fe <__ieee754_fmod+0x42>
 8012614:	4282      	cmp	r2, r0
 8012616:	d8f2      	bhi.n	80125fe <__ieee754_fmod+0x42>
 8012618:	d105      	bne.n	8012626 <__ieee754_fmod+0x6a>
 801261a:	4b69      	ldr	r3, [pc, #420]	@ (80127c0 <__ieee754_fmod+0x204>)
 801261c:	eb03 7315 	add.w	r3, r3, r5, lsr #28
 8012620:	e9d3 0100 	ldrd	r0, r1, [r3]
 8012624:	e7eb      	b.n	80125fe <__ieee754_fmod+0x42>
 8012626:	4a65      	ldr	r2, [pc, #404]	@ (80127bc <__ieee754_fmod+0x200>)
 8012628:	ea19 0f02 	tst.w	r9, r2
 801262c:	d148      	bne.n	80126c0 <__ieee754_fmod+0x104>
 801262e:	f1b8 0f00 	cmp.w	r8, #0
 8012632:	d13d      	bne.n	80126b0 <__ieee754_fmod+0xf4>
 8012634:	4963      	ldr	r1, [pc, #396]	@ (80127c4 <__ieee754_fmod+0x208>)
 8012636:	4653      	mov	r3, sl
 8012638:	2b00      	cmp	r3, #0
 801263a:	dc36      	bgt.n	80126aa <__ieee754_fmod+0xee>
 801263c:	4216      	tst	r6, r2
 801263e:	d14f      	bne.n	80126e0 <__ieee754_fmod+0x124>
 8012640:	f1bc 0f00 	cmp.w	ip, #0
 8012644:	d144      	bne.n	80126d0 <__ieee754_fmod+0x114>
 8012646:	4a5f      	ldr	r2, [pc, #380]	@ (80127c4 <__ieee754_fmod+0x208>)
 8012648:	463b      	mov	r3, r7
 801264a:	2b00      	cmp	r3, #0
 801264c:	dc3d      	bgt.n	80126ca <__ieee754_fmod+0x10e>
 801264e:	485e      	ldr	r0, [pc, #376]	@ (80127c8 <__ieee754_fmod+0x20c>)
 8012650:	4281      	cmp	r1, r0
 8012652:	db4a      	blt.n	80126ea <__ieee754_fmod+0x12e>
 8012654:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8012658:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801265c:	485a      	ldr	r0, [pc, #360]	@ (80127c8 <__ieee754_fmod+0x20c>)
 801265e:	4282      	cmp	r2, r0
 8012660:	db57      	blt.n	8012712 <__ieee754_fmod+0x156>
 8012662:	f3c6 0613 	ubfx	r6, r6, #0, #20
 8012666:	f446 1680 	orr.w	r6, r6, #1048576	@ 0x100000
 801266a:	1a89      	subs	r1, r1, r2
 801266c:	1b98      	subs	r0, r3, r6
 801266e:	eba4 070e 	sub.w	r7, r4, lr
 8012672:	2900      	cmp	r1, #0
 8012674:	d162      	bne.n	801273c <__ieee754_fmod+0x180>
 8012676:	4574      	cmp	r4, lr
 8012678:	bf38      	it	cc
 801267a:	f100 30ff 	addcc.w	r0, r0, #4294967295
 801267e:	2800      	cmp	r0, #0
 8012680:	bfa4      	itt	ge
 8012682:	463c      	movge	r4, r7
 8012684:	4603      	movge	r3, r0
 8012686:	ea53 0104 	orrs.w	r1, r3, r4
 801268a:	d0c6      	beq.n	801261a <__ieee754_fmod+0x5e>
 801268c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8012690:	db69      	blt.n	8012766 <__ieee754_fmod+0x1aa>
 8012692:	494d      	ldr	r1, [pc, #308]	@ (80127c8 <__ieee754_fmod+0x20c>)
 8012694:	428a      	cmp	r2, r1
 8012696:	db6c      	blt.n	8012772 <__ieee754_fmod+0x1b6>
 8012698:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801269c:	432b      	orrs	r3, r5
 801269e:	f202 32ff 	addw	r2, r2, #1023	@ 0x3ff
 80126a2:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80126a6:	4620      	mov	r0, r4
 80126a8:	e7a9      	b.n	80125fe <__ieee754_fmod+0x42>
 80126aa:	3901      	subs	r1, #1
 80126ac:	005b      	lsls	r3, r3, #1
 80126ae:	e7c3      	b.n	8012638 <__ieee754_fmod+0x7c>
 80126b0:	4945      	ldr	r1, [pc, #276]	@ (80127c8 <__ieee754_fmod+0x20c>)
 80126b2:	ea4f 23c8 	mov.w	r3, r8, lsl #11
 80126b6:	2b00      	cmp	r3, #0
 80126b8:	ddc0      	ble.n	801263c <__ieee754_fmod+0x80>
 80126ba:	3901      	subs	r1, #1
 80126bc:	005b      	lsls	r3, r3, #1
 80126be:	e7fa      	b.n	80126b6 <__ieee754_fmod+0xfa>
 80126c0:	ea4f 5128 	mov.w	r1, r8, asr #20
 80126c4:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 80126c8:	e7b8      	b.n	801263c <__ieee754_fmod+0x80>
 80126ca:	3a01      	subs	r2, #1
 80126cc:	005b      	lsls	r3, r3, #1
 80126ce:	e7bc      	b.n	801264a <__ieee754_fmod+0x8e>
 80126d0:	4a3d      	ldr	r2, [pc, #244]	@ (80127c8 <__ieee754_fmod+0x20c>)
 80126d2:	ea4f 23cc 	mov.w	r3, ip, lsl #11
 80126d6:	2b00      	cmp	r3, #0
 80126d8:	ddb9      	ble.n	801264e <__ieee754_fmod+0x92>
 80126da:	3a01      	subs	r2, #1
 80126dc:	005b      	lsls	r3, r3, #1
 80126de:	e7fa      	b.n	80126d6 <__ieee754_fmod+0x11a>
 80126e0:	ea4f 522c 	mov.w	r2, ip, asr #20
 80126e4:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 80126e8:	e7b1      	b.n	801264e <__ieee754_fmod+0x92>
 80126ea:	1a40      	subs	r0, r0, r1
 80126ec:	281f      	cmp	r0, #31
 80126ee:	dc0a      	bgt.n	8012706 <__ieee754_fmod+0x14a>
 80126f0:	f201 431e 	addw	r3, r1, #1054	@ 0x41e
 80126f4:	fa08 f800 	lsl.w	r8, r8, r0
 80126f8:	fa2a f303 	lsr.w	r3, sl, r3
 80126fc:	ea43 0308 	orr.w	r3, r3, r8
 8012700:	fa0a f400 	lsl.w	r4, sl, r0
 8012704:	e7aa      	b.n	801265c <__ieee754_fmod+0xa0>
 8012706:	4b31      	ldr	r3, [pc, #196]	@ (80127cc <__ieee754_fmod+0x210>)
 8012708:	1a5b      	subs	r3, r3, r1
 801270a:	fa0a f303 	lsl.w	r3, sl, r3
 801270e:	2400      	movs	r4, #0
 8012710:	e7a4      	b.n	801265c <__ieee754_fmod+0xa0>
 8012712:	1a80      	subs	r0, r0, r2
 8012714:	281f      	cmp	r0, #31
 8012716:	dc0a      	bgt.n	801272e <__ieee754_fmod+0x172>
 8012718:	f202 461e 	addw	r6, r2, #1054	@ 0x41e
 801271c:	fa0c fc00 	lsl.w	ip, ip, r0
 8012720:	fa27 f606 	lsr.w	r6, r7, r6
 8012724:	ea46 060c 	orr.w	r6, r6, ip
 8012728:	fa07 fe00 	lsl.w	lr, r7, r0
 801272c:	e79d      	b.n	801266a <__ieee754_fmod+0xae>
 801272e:	4e27      	ldr	r6, [pc, #156]	@ (80127cc <__ieee754_fmod+0x210>)
 8012730:	1ab6      	subs	r6, r6, r2
 8012732:	fa07 f606 	lsl.w	r6, r7, r6
 8012736:	f04f 0e00 	mov.w	lr, #0
 801273a:	e796      	b.n	801266a <__ieee754_fmod+0xae>
 801273c:	4574      	cmp	r4, lr
 801273e:	bf38      	it	cc
 8012740:	f100 30ff 	addcc.w	r0, r0, #4294967295
 8012744:	2800      	cmp	r0, #0
 8012746:	da05      	bge.n	8012754 <__ieee754_fmod+0x198>
 8012748:	0fe0      	lsrs	r0, r4, #31
 801274a:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 801274e:	0064      	lsls	r4, r4, #1
 8012750:	3901      	subs	r1, #1
 8012752:	e78b      	b.n	801266c <__ieee754_fmod+0xb0>
 8012754:	ea50 0307 	orrs.w	r3, r0, r7
 8012758:	f43f af5f 	beq.w	801261a <__ieee754_fmod+0x5e>
 801275c:	0ffb      	lsrs	r3, r7, #31
 801275e:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8012762:	007c      	lsls	r4, r7, #1
 8012764:	e7f4      	b.n	8012750 <__ieee754_fmod+0x194>
 8012766:	0fe1      	lsrs	r1, r4, #31
 8012768:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 801276c:	0064      	lsls	r4, r4, #1
 801276e:	3a01      	subs	r2, #1
 8012770:	e78c      	b.n	801268c <__ieee754_fmod+0xd0>
 8012772:	1a89      	subs	r1, r1, r2
 8012774:	2914      	cmp	r1, #20
 8012776:	dc0a      	bgt.n	801278e <__ieee754_fmod+0x1d2>
 8012778:	f202 421e 	addw	r2, r2, #1054	@ 0x41e
 801277c:	fa03 f202 	lsl.w	r2, r3, r2
 8012780:	40cc      	lsrs	r4, r1
 8012782:	4322      	orrs	r2, r4
 8012784:	410b      	asrs	r3, r1
 8012786:	ea43 0105 	orr.w	r1, r3, r5
 801278a:	4610      	mov	r0, r2
 801278c:	e737      	b.n	80125fe <__ieee754_fmod+0x42>
 801278e:	291f      	cmp	r1, #31
 8012790:	dc07      	bgt.n	80127a2 <__ieee754_fmod+0x1e6>
 8012792:	f202 421e 	addw	r2, r2, #1054	@ 0x41e
 8012796:	40cc      	lsrs	r4, r1
 8012798:	fa03 f202 	lsl.w	r2, r3, r2
 801279c:	4322      	orrs	r2, r4
 801279e:	462b      	mov	r3, r5
 80127a0:	e7f1      	b.n	8012786 <__ieee754_fmod+0x1ca>
 80127a2:	f1c2 427f 	rsb	r2, r2, #4278190080	@ 0xff000000
 80127a6:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 80127aa:	f502 427b 	add.w	r2, r2, #64256	@ 0xfb00
 80127ae:	32e2      	adds	r2, #226	@ 0xe2
 80127b0:	fa43 f202 	asr.w	r2, r3, r2
 80127b4:	e7f3      	b.n	801279e <__ieee754_fmod+0x1e2>
 80127b6:	bf00      	nop
 80127b8:	7fefffff 	.word	0x7fefffff
 80127bc:	7ff00000 	.word	0x7ff00000
 80127c0:	08013110 	.word	0x08013110
 80127c4:	fffffbed 	.word	0xfffffbed
 80127c8:	fffffc02 	.word	0xfffffc02
 80127cc:	fffffbe2 	.word	0xfffffbe2

080127d0 <atan>:
 80127d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80127d4:	ec55 4b10 	vmov	r4, r5, d0
 80127d8:	4bbf      	ldr	r3, [pc, #764]	@ (8012ad8 <atan+0x308>)
 80127da:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 80127de:	429e      	cmp	r6, r3
 80127e0:	46ab      	mov	fp, r5
 80127e2:	d918      	bls.n	8012816 <atan+0x46>
 80127e4:	4bbd      	ldr	r3, [pc, #756]	@ (8012adc <atan+0x30c>)
 80127e6:	429e      	cmp	r6, r3
 80127e8:	d801      	bhi.n	80127ee <atan+0x1e>
 80127ea:	d109      	bne.n	8012800 <atan+0x30>
 80127ec:	b144      	cbz	r4, 8012800 <atan+0x30>
 80127ee:	4622      	mov	r2, r4
 80127f0:	462b      	mov	r3, r5
 80127f2:	4620      	mov	r0, r4
 80127f4:	4629      	mov	r1, r5
 80127f6:	f7ed fd71 	bl	80002dc <__adddf3>
 80127fa:	4604      	mov	r4, r0
 80127fc:	460d      	mov	r5, r1
 80127fe:	e006      	b.n	801280e <atan+0x3e>
 8012800:	f1bb 0f00 	cmp.w	fp, #0
 8012804:	f340 812b 	ble.w	8012a5e <atan+0x28e>
 8012808:	a597      	add	r5, pc, #604	@ (adr r5, 8012a68 <atan+0x298>)
 801280a:	e9d5 4500 	ldrd	r4, r5, [r5]
 801280e:	ec45 4b10 	vmov	d0, r4, r5
 8012812:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012816:	4bb2      	ldr	r3, [pc, #712]	@ (8012ae0 <atan+0x310>)
 8012818:	429e      	cmp	r6, r3
 801281a:	d813      	bhi.n	8012844 <atan+0x74>
 801281c:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8012820:	429e      	cmp	r6, r3
 8012822:	d80c      	bhi.n	801283e <atan+0x6e>
 8012824:	a392      	add	r3, pc, #584	@ (adr r3, 8012a70 <atan+0x2a0>)
 8012826:	e9d3 2300 	ldrd	r2, r3, [r3]
 801282a:	4620      	mov	r0, r4
 801282c:	4629      	mov	r1, r5
 801282e:	f7ed fd55 	bl	80002dc <__adddf3>
 8012832:	4bac      	ldr	r3, [pc, #688]	@ (8012ae4 <atan+0x314>)
 8012834:	2200      	movs	r2, #0
 8012836:	f7ee f997 	bl	8000b68 <__aeabi_dcmpgt>
 801283a:	2800      	cmp	r0, #0
 801283c:	d1e7      	bne.n	801280e <atan+0x3e>
 801283e:	f04f 3aff 	mov.w	sl, #4294967295
 8012842:	e029      	b.n	8012898 <atan+0xc8>
 8012844:	f7ff fb0e 	bl	8011e64 <fabs>
 8012848:	4ba7      	ldr	r3, [pc, #668]	@ (8012ae8 <atan+0x318>)
 801284a:	429e      	cmp	r6, r3
 801284c:	ec55 4b10 	vmov	r4, r5, d0
 8012850:	f200 80bc 	bhi.w	80129cc <atan+0x1fc>
 8012854:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8012858:	429e      	cmp	r6, r3
 801285a:	f200 809e 	bhi.w	801299a <atan+0x1ca>
 801285e:	4622      	mov	r2, r4
 8012860:	462b      	mov	r3, r5
 8012862:	4620      	mov	r0, r4
 8012864:	4629      	mov	r1, r5
 8012866:	f7ed fd39 	bl	80002dc <__adddf3>
 801286a:	4b9e      	ldr	r3, [pc, #632]	@ (8012ae4 <atan+0x314>)
 801286c:	2200      	movs	r2, #0
 801286e:	f7ed fd33 	bl	80002d8 <__aeabi_dsub>
 8012872:	2200      	movs	r2, #0
 8012874:	4606      	mov	r6, r0
 8012876:	460f      	mov	r7, r1
 8012878:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801287c:	4620      	mov	r0, r4
 801287e:	4629      	mov	r1, r5
 8012880:	f7ed fd2c 	bl	80002dc <__adddf3>
 8012884:	4602      	mov	r2, r0
 8012886:	460b      	mov	r3, r1
 8012888:	4630      	mov	r0, r6
 801288a:	4639      	mov	r1, r7
 801288c:	f7ee f806 	bl	800089c <__aeabi_ddiv>
 8012890:	f04f 0a00 	mov.w	sl, #0
 8012894:	4604      	mov	r4, r0
 8012896:	460d      	mov	r5, r1
 8012898:	4622      	mov	r2, r4
 801289a:	462b      	mov	r3, r5
 801289c:	4620      	mov	r0, r4
 801289e:	4629      	mov	r1, r5
 80128a0:	f7ed fed2 	bl	8000648 <__aeabi_dmul>
 80128a4:	4602      	mov	r2, r0
 80128a6:	460b      	mov	r3, r1
 80128a8:	4680      	mov	r8, r0
 80128aa:	4689      	mov	r9, r1
 80128ac:	f7ed fecc 	bl	8000648 <__aeabi_dmul>
 80128b0:	a371      	add	r3, pc, #452	@ (adr r3, 8012a78 <atan+0x2a8>)
 80128b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128b6:	4606      	mov	r6, r0
 80128b8:	460f      	mov	r7, r1
 80128ba:	f7ed fec5 	bl	8000648 <__aeabi_dmul>
 80128be:	a370      	add	r3, pc, #448	@ (adr r3, 8012a80 <atan+0x2b0>)
 80128c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128c4:	f7ed fd0a 	bl	80002dc <__adddf3>
 80128c8:	4632      	mov	r2, r6
 80128ca:	463b      	mov	r3, r7
 80128cc:	f7ed febc 	bl	8000648 <__aeabi_dmul>
 80128d0:	a36d      	add	r3, pc, #436	@ (adr r3, 8012a88 <atan+0x2b8>)
 80128d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128d6:	f7ed fd01 	bl	80002dc <__adddf3>
 80128da:	4632      	mov	r2, r6
 80128dc:	463b      	mov	r3, r7
 80128de:	f7ed feb3 	bl	8000648 <__aeabi_dmul>
 80128e2:	a36b      	add	r3, pc, #428	@ (adr r3, 8012a90 <atan+0x2c0>)
 80128e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128e8:	f7ed fcf8 	bl	80002dc <__adddf3>
 80128ec:	4632      	mov	r2, r6
 80128ee:	463b      	mov	r3, r7
 80128f0:	f7ed feaa 	bl	8000648 <__aeabi_dmul>
 80128f4:	a368      	add	r3, pc, #416	@ (adr r3, 8012a98 <atan+0x2c8>)
 80128f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128fa:	f7ed fcef 	bl	80002dc <__adddf3>
 80128fe:	4632      	mov	r2, r6
 8012900:	463b      	mov	r3, r7
 8012902:	f7ed fea1 	bl	8000648 <__aeabi_dmul>
 8012906:	a366      	add	r3, pc, #408	@ (adr r3, 8012aa0 <atan+0x2d0>)
 8012908:	e9d3 2300 	ldrd	r2, r3, [r3]
 801290c:	f7ed fce6 	bl	80002dc <__adddf3>
 8012910:	4642      	mov	r2, r8
 8012912:	464b      	mov	r3, r9
 8012914:	f7ed fe98 	bl	8000648 <__aeabi_dmul>
 8012918:	a363      	add	r3, pc, #396	@ (adr r3, 8012aa8 <atan+0x2d8>)
 801291a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801291e:	4680      	mov	r8, r0
 8012920:	4689      	mov	r9, r1
 8012922:	4630      	mov	r0, r6
 8012924:	4639      	mov	r1, r7
 8012926:	f7ed fe8f 	bl	8000648 <__aeabi_dmul>
 801292a:	a361      	add	r3, pc, #388	@ (adr r3, 8012ab0 <atan+0x2e0>)
 801292c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012930:	f7ed fcd2 	bl	80002d8 <__aeabi_dsub>
 8012934:	4632      	mov	r2, r6
 8012936:	463b      	mov	r3, r7
 8012938:	f7ed fe86 	bl	8000648 <__aeabi_dmul>
 801293c:	a35e      	add	r3, pc, #376	@ (adr r3, 8012ab8 <atan+0x2e8>)
 801293e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012942:	f7ed fcc9 	bl	80002d8 <__aeabi_dsub>
 8012946:	4632      	mov	r2, r6
 8012948:	463b      	mov	r3, r7
 801294a:	f7ed fe7d 	bl	8000648 <__aeabi_dmul>
 801294e:	a35c      	add	r3, pc, #368	@ (adr r3, 8012ac0 <atan+0x2f0>)
 8012950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012954:	f7ed fcc0 	bl	80002d8 <__aeabi_dsub>
 8012958:	4632      	mov	r2, r6
 801295a:	463b      	mov	r3, r7
 801295c:	f7ed fe74 	bl	8000648 <__aeabi_dmul>
 8012960:	a359      	add	r3, pc, #356	@ (adr r3, 8012ac8 <atan+0x2f8>)
 8012962:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012966:	f7ed fcb7 	bl	80002d8 <__aeabi_dsub>
 801296a:	4632      	mov	r2, r6
 801296c:	463b      	mov	r3, r7
 801296e:	f7ed fe6b 	bl	8000648 <__aeabi_dmul>
 8012972:	4602      	mov	r2, r0
 8012974:	460b      	mov	r3, r1
 8012976:	4640      	mov	r0, r8
 8012978:	4649      	mov	r1, r9
 801297a:	f7ed fcaf 	bl	80002dc <__adddf3>
 801297e:	4622      	mov	r2, r4
 8012980:	462b      	mov	r3, r5
 8012982:	f7ed fe61 	bl	8000648 <__aeabi_dmul>
 8012986:	f1ba 3fff 	cmp.w	sl, #4294967295
 801298a:	4602      	mov	r2, r0
 801298c:	460b      	mov	r3, r1
 801298e:	d148      	bne.n	8012a22 <atan+0x252>
 8012990:	4620      	mov	r0, r4
 8012992:	4629      	mov	r1, r5
 8012994:	f7ed fca0 	bl	80002d8 <__aeabi_dsub>
 8012998:	e72f      	b.n	80127fa <atan+0x2a>
 801299a:	4b52      	ldr	r3, [pc, #328]	@ (8012ae4 <atan+0x314>)
 801299c:	2200      	movs	r2, #0
 801299e:	4620      	mov	r0, r4
 80129a0:	4629      	mov	r1, r5
 80129a2:	f7ed fc99 	bl	80002d8 <__aeabi_dsub>
 80129a6:	4b4f      	ldr	r3, [pc, #316]	@ (8012ae4 <atan+0x314>)
 80129a8:	4606      	mov	r6, r0
 80129aa:	460f      	mov	r7, r1
 80129ac:	2200      	movs	r2, #0
 80129ae:	4620      	mov	r0, r4
 80129b0:	4629      	mov	r1, r5
 80129b2:	f7ed fc93 	bl	80002dc <__adddf3>
 80129b6:	4602      	mov	r2, r0
 80129b8:	460b      	mov	r3, r1
 80129ba:	4630      	mov	r0, r6
 80129bc:	4639      	mov	r1, r7
 80129be:	f7ed ff6d 	bl	800089c <__aeabi_ddiv>
 80129c2:	f04f 0a01 	mov.w	sl, #1
 80129c6:	4604      	mov	r4, r0
 80129c8:	460d      	mov	r5, r1
 80129ca:	e765      	b.n	8012898 <atan+0xc8>
 80129cc:	4b47      	ldr	r3, [pc, #284]	@ (8012aec <atan+0x31c>)
 80129ce:	429e      	cmp	r6, r3
 80129d0:	d21c      	bcs.n	8012a0c <atan+0x23c>
 80129d2:	4b47      	ldr	r3, [pc, #284]	@ (8012af0 <atan+0x320>)
 80129d4:	2200      	movs	r2, #0
 80129d6:	4620      	mov	r0, r4
 80129d8:	4629      	mov	r1, r5
 80129da:	f7ed fc7d 	bl	80002d8 <__aeabi_dsub>
 80129de:	4b44      	ldr	r3, [pc, #272]	@ (8012af0 <atan+0x320>)
 80129e0:	4606      	mov	r6, r0
 80129e2:	460f      	mov	r7, r1
 80129e4:	2200      	movs	r2, #0
 80129e6:	4620      	mov	r0, r4
 80129e8:	4629      	mov	r1, r5
 80129ea:	f7ed fe2d 	bl	8000648 <__aeabi_dmul>
 80129ee:	4b3d      	ldr	r3, [pc, #244]	@ (8012ae4 <atan+0x314>)
 80129f0:	2200      	movs	r2, #0
 80129f2:	f7ed fc73 	bl	80002dc <__adddf3>
 80129f6:	4602      	mov	r2, r0
 80129f8:	460b      	mov	r3, r1
 80129fa:	4630      	mov	r0, r6
 80129fc:	4639      	mov	r1, r7
 80129fe:	f7ed ff4d 	bl	800089c <__aeabi_ddiv>
 8012a02:	f04f 0a02 	mov.w	sl, #2
 8012a06:	4604      	mov	r4, r0
 8012a08:	460d      	mov	r5, r1
 8012a0a:	e745      	b.n	8012898 <atan+0xc8>
 8012a0c:	4622      	mov	r2, r4
 8012a0e:	462b      	mov	r3, r5
 8012a10:	4938      	ldr	r1, [pc, #224]	@ (8012af4 <atan+0x324>)
 8012a12:	2000      	movs	r0, #0
 8012a14:	f7ed ff42 	bl	800089c <__aeabi_ddiv>
 8012a18:	f04f 0a03 	mov.w	sl, #3
 8012a1c:	4604      	mov	r4, r0
 8012a1e:	460d      	mov	r5, r1
 8012a20:	e73a      	b.n	8012898 <atan+0xc8>
 8012a22:	4b35      	ldr	r3, [pc, #212]	@ (8012af8 <atan+0x328>)
 8012a24:	4e35      	ldr	r6, [pc, #212]	@ (8012afc <atan+0x32c>)
 8012a26:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8012a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a2e:	f7ed fc53 	bl	80002d8 <__aeabi_dsub>
 8012a32:	4622      	mov	r2, r4
 8012a34:	462b      	mov	r3, r5
 8012a36:	f7ed fc4f 	bl	80002d8 <__aeabi_dsub>
 8012a3a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8012a3e:	4602      	mov	r2, r0
 8012a40:	460b      	mov	r3, r1
 8012a42:	e9d6 0100 	ldrd	r0, r1, [r6]
 8012a46:	f7ed fc47 	bl	80002d8 <__aeabi_dsub>
 8012a4a:	f1bb 0f00 	cmp.w	fp, #0
 8012a4e:	4604      	mov	r4, r0
 8012a50:	460d      	mov	r5, r1
 8012a52:	f6bf aedc 	bge.w	801280e <atan+0x3e>
 8012a56:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8012a5a:	461d      	mov	r5, r3
 8012a5c:	e6d7      	b.n	801280e <atan+0x3e>
 8012a5e:	a51c      	add	r5, pc, #112	@ (adr r5, 8012ad0 <atan+0x300>)
 8012a60:	e9d5 4500 	ldrd	r4, r5, [r5]
 8012a64:	e6d3      	b.n	801280e <atan+0x3e>
 8012a66:	bf00      	nop
 8012a68:	54442d18 	.word	0x54442d18
 8012a6c:	3ff921fb 	.word	0x3ff921fb
 8012a70:	8800759c 	.word	0x8800759c
 8012a74:	7e37e43c 	.word	0x7e37e43c
 8012a78:	e322da11 	.word	0xe322da11
 8012a7c:	3f90ad3a 	.word	0x3f90ad3a
 8012a80:	24760deb 	.word	0x24760deb
 8012a84:	3fa97b4b 	.word	0x3fa97b4b
 8012a88:	a0d03d51 	.word	0xa0d03d51
 8012a8c:	3fb10d66 	.word	0x3fb10d66
 8012a90:	c54c206e 	.word	0xc54c206e
 8012a94:	3fb745cd 	.word	0x3fb745cd
 8012a98:	920083ff 	.word	0x920083ff
 8012a9c:	3fc24924 	.word	0x3fc24924
 8012aa0:	5555550d 	.word	0x5555550d
 8012aa4:	3fd55555 	.word	0x3fd55555
 8012aa8:	2c6a6c2f 	.word	0x2c6a6c2f
 8012aac:	bfa2b444 	.word	0xbfa2b444
 8012ab0:	52defd9a 	.word	0x52defd9a
 8012ab4:	3fadde2d 	.word	0x3fadde2d
 8012ab8:	af749a6d 	.word	0xaf749a6d
 8012abc:	3fb3b0f2 	.word	0x3fb3b0f2
 8012ac0:	fe231671 	.word	0xfe231671
 8012ac4:	3fbc71c6 	.word	0x3fbc71c6
 8012ac8:	9998ebc4 	.word	0x9998ebc4
 8012acc:	3fc99999 	.word	0x3fc99999
 8012ad0:	54442d18 	.word	0x54442d18
 8012ad4:	bff921fb 	.word	0xbff921fb
 8012ad8:	440fffff 	.word	0x440fffff
 8012adc:	7ff00000 	.word	0x7ff00000
 8012ae0:	3fdbffff 	.word	0x3fdbffff
 8012ae4:	3ff00000 	.word	0x3ff00000
 8012ae8:	3ff2ffff 	.word	0x3ff2ffff
 8012aec:	40038000 	.word	0x40038000
 8012af0:	3ff80000 	.word	0x3ff80000
 8012af4:	bff00000 	.word	0xbff00000
 8012af8:	08013120 	.word	0x08013120
 8012afc:	08013140 	.word	0x08013140

08012b00 <_init>:
 8012b00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012b02:	bf00      	nop
 8012b04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012b06:	bc08      	pop	{r3}
 8012b08:	469e      	mov	lr, r3
 8012b0a:	4770      	bx	lr

08012b0c <_fini>:
 8012b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012b0e:	bf00      	nop
 8012b10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012b12:	bc08      	pop	{r3}
 8012b14:	469e      	mov	lr, r3
 8012b16:	4770      	bx	lr
