	.file	"kf32a9k1xxx_cfgl.c"
	.stabs	"/cygdrive/c/kf32_workspace_copy/KF32A156_DEMO_PMSM_FOC_V1_1/Debug/",100,0,2,.Ltext0
	.stabs	"../src/kf32a9k1xxx_cfgl.c",100,0,2,.Ltext0
	.text
.Ltext0:
	.stabs	"gcc2_compiled.",60,0,0,0
	.stabs	"int:t(0,1)=r(0,1);-2147483648;2147483647;",128,0,0,0
	.stabs	"char:t(0,2)=@s8;r(0,2);0;255;",128,0,0,0
	.stabs	"long int:t(0,3)=r(0,3);-2147483648;2147483647;",128,0,0,0
	.stabs	"unsigned int:t(0,4)=r(0,4);0;037777777777;",128,0,0,0
	.stabs	"long unsigned int:t(0,5)=r(0,5);0;037777777777;",128,0,0,0
	.stabs	"long long int:t(0,6)=@s64;r(0,6);01000000000000000000000;0777777777777777777777;",128,0,0,0
	.stabs	"long long unsigned int:t(0,7)=@s64;r(0,7);0;01777777777777777777777;",128,0,0,0
	.stabs	"short int:t(0,8)=@s16;r(0,8);-32768;32767;",128,0,0,0
	.stabs	"short unsigned int:t(0,9)=@s16;r(0,9);0;65535;",128,0,0,0
	.stabs	"signed char:t(0,10)=@s8;r(0,10);-128;127;",128,0,0,0
	.stabs	"unsigned char:t(0,11)=@s8;r(0,11);0;255;",128,0,0,0
	.stabs	"float:t(0,12)=r(0,1);4;0;",128,0,0,0
	.stabs	"double:t(0,13)=r(0,1);8;0;",128,0,0,0
	.stabs	"long double:t(0,14)=r(0,1);8;0;",128,0,0,0
	.stabs	"void:t(0,15)=(0,15)",128,0,0,0
	.stabs	"C:\\kf32_workspace_copy\\KF32A156_DEMO_PMSM_FOC_V1_1\\inc/kf32a9k1xxx_cfgl.h",130,0,0,0
	.stabs	"C:\\kf32_workspace_copy\\KF32A156_DEMO_PMSM_FOC_V1_1\\inc/KF32A9K1XXX.h",130,0,0,0
	.stabs	"C:/Program Files (x86)/ChipON IDE/KungFu32/ChiponCC32/include/Sys/stdint.h",130,0,0,0
	.stabs	"C:/Program Files (x86)/ChipON IDE/KungFu32/ChiponCC32/include/Sys/stddef.h",130,0,0,0
	.stabs	"ptrdiff_t:t(4,1)=(0,1)",128,0,24,0
	.stabs	"size_t:t(4,2)=(0,4)",128,0,30,0
	.stabs	"wchar_t:t(4,3)=(0,9)",128,0,35,0
	.stabn	162,0,0,0
	.stabs	"int8_t:t(3,1)=(0,10)",128,0,21,0
	.stabs	"uint8_t:t(3,2)=(0,11)",128,0,22,0
	.stabs	"int16_t:t(3,3)=(0,8)",128,0,23,0
	.stabs	"uint16_t:t(3,4)=(0,9)",128,0,24,0
	.stabs	"int32_t:t(3,5)=(0,1)",128,0,25,0
	.stabs	"uint32_t:t(3,6)=(0,4)",128,0,26,0
	.stabs	"int64_t:t(3,7)=(0,6)",128,0,27,0
	.stabs	"uint64_t:t(3,8)=(0,7)",128,0,28,0
	.stabs	"int_least8_t:t(3,9)=(0,10)",128,0,31,0
	.stabs	"uint_least8_t:t(3,10)=(0,11)",128,0,32,0
	.stabs	"int_least16_t:t(3,11)=(0,8)",128,0,33,0
	.stabs	"uint_least16_t:t(3,12)=(0,9)",128,0,34,0
	.stabs	"int_least32_t:t(3,13)=(0,1)",128,0,35,0
	.stabs	"uint_least32_t:t(3,14)=(0,4)",128,0,36,0
	.stabs	"int_least64_t:t(3,15)=(0,6)",128,0,37,0
	.stabs	"uint_least64_t:t(3,16)=(0,7)",128,0,38,0
	.stabs	"int_fast8_t:t(3,17)=(0,2)",128,0,44,0
	.stabs	"uint_fast8_t:t(3,18)=(0,11)",128,0,45,0
	.stabs	"int_fast16_t:t(3,19)=(0,8)",128,0,46,0
	.stabs	"uint_fast16_t:t(3,20)=(0,9)",128,0,47,0
	.stabs	"int_fast32_t:t(3,21)=(0,1)",128,0,48,0
	.stabs	"uint_fast32_t:t(3,22)=(0,4)",128,0,49,0
	.stabs	"int_fast64_t:t(3,23)=(0,6)",128,0,50,0
	.stabs	"uint_fast64_t:t(3,24)=(0,7)",128,0,51,0
	.stabs	"intptr_t:t(3,25)=(0,1)",128,0,60,0
	.stabs	"uintptr_t:t(3,26)=(0,4)",128,0,69,0
	.stabs	"intmax_t:t(3,27)=(0,6)",128,0,74,0
	.stabs	"uintmax_t:t(3,28)=(0,7)",128,0,75,0
	.stabn	162,0,0,0
	.stabs	" :T(2,1)=eFALSE:0,TRUE:1,;",128,0,0,0
	.stabs	"FunctionalState:t(2,2)=(2,1)",128,0,30,0
	.stabs	" :T(2,3)=eRESET:0,SET:1,;",128,0,0,0
	.stabs	"FlagStatus:t(2,4)=(2,3)",128,0,38,0
	.stabs	"INTStatus:t(2,5)=(2,3)",128,0,38,0
	.stabs	" :T(2,6)=eFAILURE:0,SUCCESS:1,;",128,0,0,0
	.stabs	"RetStatus:t(2,7)=(2,6)",128,0,45,0
	.stabs	" :T(2,8)=eDISABLE:0,ENABLE:1,;",128,0,0,0
	.stabs	"AbleStatus:t(2,9)=(2,8)",128,0,52,0
	.stabs	" :T(2,10)=eDIR_DOWN:0,DIR_UP:1,;",128,0,0,0
	.stabs	"DIRStatus:t(2,11)=(2,10)",128,0,61,0
	.stabs	" :T(2,12)=eINT_Initial_SP:0,INT_Reset:1,INT_NMI:2,INT_HardFault:3,INT_Reserved4:4,INT_StackFault:5,INT_AriFault:6,INT_Reserved7:7,INT_Reserved8:8,INT_Reserved9:9,INT_Reserved10:10,INT_SVCAll:11,INT_Reserved12:12,INT_Reserved13:13,INT_SoftSV:14,INT_SysTick:15,INT_WWDT:16,INT_EINT16:17,INT_EINT0:18,INT_EINT1:19,INT_EINT2:20,INT_EINT3:21,INT_EINT4:22,INT_EINT9TO5:23,INT_EINT15TO10:24,INT_T1:25,INT_T3:26,INT_T5:27,INT_T6:28,INT_QEI0:29,INT_QEI1:30,INT_T7:29,INT_T8:30,INT_ECFGL:31,INT_CAN4:32,INT_T14:33,INT_RNG:34,INT_FDC2:35,INT_EXIC:36,INT_ADC0:37,INT_ADC1:38,INT_CFGL:39,INT_T11:40,INT_T0:41,INT_DMA0:42,INT_CMP:43,INT_USART0:44,INT_USART1:45,INT_SPI0:46,INT_SPI1:47,INT_DMA1:48,INT_EINT19TO17:49,INT_CANFD6:50,INT_CANFD7:51,INT_FDC0:52,INT_FDC1:53,INT_EINT31TO20:54,INT_ECC:55,INT_OSC:56,INT_CLK:56,INT_I2C0:57,INT_I2C1:58,INT_I2C2:59,INT_T12:60,INT_T2:61,INT_T4:62,INT_T13:63,INT_USART2:64,INT_T16:65,INT_USART4:66,INT_SPI2:67,INT_SPI3:68,INT_ADC2:69,INT_T18:70,INT_T19:71,INT_HRCAP0:72,INT_WKP0:73,INT_WKP1:73,INT_WKP2:73,INT_WKP3:73,INT_WKP4:73,INT_HRCAP1:74,INT_T21:75,INT_I2C3:76,INT_USART5:77,INT_HRCAP2:78,INT_USART7:79,;",128,0,0,0
	.stabs	"InterruptIndex:t(2,13)=(2,12)",128,0,159,0
	.stabs	"GPIO_MenMap:T(2,14)=s56PIR:(2,15)=k(2,16)=B(3,6),0,32;POR:(2,16),32,32;PUR:(2,16),64,32;PDR:(2,16),96,32;PODR:(2,16),128,32;PMOD:(2,16),160,32;OMOD:(2,16),192,32;LOCK:(2,16),224,32;RMP:(2,17)=ar(2,18)=r(2,18);0;037777777777;;0;1;(2,16),256,64;RESERVED:(2,19)=ar(2,18);0;2;(2,16),320,96;RMP_MSB:(2,16),416,32;;",128,0,0,0
	.stabs	"GPIO_SFRmap:t(2,20)=(2,14)",128,0,185,0
	.stabs	"OSC_MemMap:T(2,21)=s24CTL0:(2,16),0,32;CTL1:(2,16),32,32;INT:(2,16),64,32;CTL2:(2,16),96,32;HFOSCCAL0:(2,16),128,32;HFOSCCAL1:(2,16),160,32;;",128,0,0,0
	.stabs	"OSC_SFRmap:t(2,22)=(2,21)",128,0,891,0
	.stabs	"PLL_MenMap:T(2,23)=s4CTL:(2,16),0,32;;",128,0,0,0
	.stabs	"PLL_SFRmap:t(2,24)=(2,23)",128,0,897,0
	.stabs	"INT_MemMap:T(2,25)=s160CTL0:(2,16),0,32;EIE0:(2,16),32,32;RESERVED1:(3,6),64,32;EIE1:(2,16),96,32;RESERVED2:(3,6),128,32;EIE2:(2,16),160,32;RESERVED3:(3,6),192,32;EIF0:(2,16),224,32;RESERVED4:(3,6),256,32;EIF1:(2,16),288,32;RESERVED5:(3,6),320,32;EIF2:(2,16),352,32;RESERVED6:(3,6),384,32;IP0:(2,16),416,32;IP1:(2,16),448,32;IP2:(2,16),480,32;IP3:(2,16),512,32;IP4:(2,16),544,32;IP5:(2,16),576,32;IP6:(2,16),608,32;IP7:(2,16),640,32;IP8:(2,16),672,32;IP9:(2,16),704,32;IP10:(2,16),736,32;IP11:(2,16),768,32;IP12:(2,16),800,32;IP13:(2,16),832,32;IP14:(2,16),864,32;IP15:(2,16),896,32;IP16:(2,16),928,32;IP17:(2,16),960,32;IP18:(2,16),992,32;EINTMASK:(2,16),1024,32;EINTRISE:(2,16),1056,32;EINTFALL:(2,16),1088,32;EINTF:(2,16),1120,32;RESERVED7:(3,6),1152,32;EINTSS0:(2,16),1184,32;EINTSS1:(2,16),1216,32;CTL1:(2,16),1248,32;;",128,0,0,0
	.stabs	"INT_SFRmap:t(2,26)=(2,25)",128,0,1277,0
	.stabs	"SYSCTL_MemMap:T(2,27)=s36PSW:(2,16),0,32;MCTL:(2,16),32,32;ARCTL:(2,16),64,32;VECTOFF:(2,16),96,32;RESEVRVE1:(3,6),128,32;RAMSPA:(2,16),160,32;MEMCTL:(2,16),192,32;MSPSPA:(2,16),224,32;PSPSPA:(2,16),256,32;;",128,0,0,0
	.stabs	"SYSCTL_SFRmap:t(2,28)=(2,27)",128,0,2684,0
	.stabs	"DMA_MenMap:T(2,29)=s200:(2,30)=u28:(2,31)=s28CTLR1:(2,16),0,32;CTLR2:(2,16),32,32;CTLR3:(2,16),64,32;CTLR4:(2,16),96,32;CTLR5:(2,16),128,32;CTLR6:(2,16),160,32;CTLR7:(2,16),192,32;;,0,224;CTLR:(2,32)=ar(2,18);0;6;(2,16),0,224;;,0,224;RESERVED1:(3,6),224,32;:(2,33)=u28:(2,34)=s28PADDR1:(2,16),0,32;PADDR2:(2,16),32,32;PADDR3:(2,16),64,32;PADDR4:(2,16),96,32;PADDR5:(2,16),128,32;PADDR6:(2,16),160,32;PADDR7:(2,16),192,32;;,0,224;PADDR:(2,32),0,224;;,256,224;RESERVED2:(3,6),480,32;:(2,35)=u28:(2,36)=s28MADDR1:(2,16),0,32;MADDR2:(2,16),32,32;MADDR3:(2,16),64,32;MADDR4:(2,16),96,32;MADDR5:(2,16),128,32;MADDR6:(2,16),160,32;MADDR7:(2,16),192,32;;,0,224;MADDR:(2,32),0,224;;,512,224;RESERVED3:(3,6),736,32;:(2,37)=u28:(2,38)=s28CPAR1:(2,15),0,32;CPAR2:(2,15),32,32;CPAR3:(2,15),64,32;CPAR4:(2,15),96,32;CPAR5:(2,15),128,32;CPAR6:(2,15),160,32;CPAR7:(2,15),192,32;;,0,224;CPAR:(2,39)=ar(2,18);0;6;(2,15),0,224;;,768,224;RESERVED4:(3,6),992,32;:(2,40)=u28:(2,41)=s28CMAR1:(2,15),0,32;CMAR2:(2,15),32,32;CMAR3:(2,15),64,32;CMAR4:(2,15),96,32;CMAR5:(2,15),128,32;CMAR6:(2,15),160,32;CMAR7:(2,15),192,32;;,0,224;CMAR:(2,39),0,224;;,1024,224;RESERVED5:(3,6),1248,32;:(2,42)=u28:(2,43)=s28NCT1:(2,15),0,32;NCT2:(2,15),32,32;NCT3:(2,15),64,32;NCT4:(2,15),96,32;NCT5:(2,15),128,32;NCT6:(2,15),160,32;NCT7:(2,15),192,32;;,0,224;NCT:(2,39),0,224;;,1280,224;RESERVED6:(3,6),1504,32;LIFR:(2,16),1536,32;LIER:(2,16),1568,32;;",128,0,0,0
	.stabs	"DMA_SFRmap:t(2,44)=(2,29)",128,0,2916,0
	.stabs	"SYSTICK_MemMap:T(2,45)=s16CTL:(2,16),0,32;RELOAD:(2,16),32,32;CV:(2,16),64,32;CALI:(2,16),96,32;;",128,0,0,0
	.stabs	"SYSTICK_SFRmap:t(2,46)=(2,45)",128,0,3492,0
	.stabs	"BTIM_MemMap:T(2,47)=s32CNT:(2,16),0,32;CTL1:(2,16),32,32;CTL2:(2,16),64,32;PRSC:(2,16),96,32;PPX:(2,16),128,32;DIER:(2,16),160,32;SR:(2,15),192,32;SRIC:(2,16),224,32;;",128,0,0,0
	.stabs	"BTIM_SFRmap:t(2,48)=(2,47)",128,0,3554,0
	.stabs	"GPTIM_MemMap:T(2,49)=s96CNT:(2,16),0,32;CTL1:(2,16),32,32;CTL2:(2,16),64,32;PRSC:(2,16),96,32;PPX:(2,16),128,32;UDTIM:(2,16),160,32;RESERVED1:(2,50)=ar(2,18);0;1;(3,6),192,64;CCPXC1:(2,15),256,32;CCPXC2:(2,15),288,32;CCPXC3:(2,15),320,32;CCPXC4:(2,15),352,32;CCPXSRIC:(2,16),384,32;CCPXDF:(2,15),416,32;RESERVED2:(2,50),448,64;CCPXCTL1:(2,16),512,32;CCPXR1:(2,16),544,32;CCPXR2:(2,16),576,32;CCPXR3:(2,16),608,32;CCPXR4:(2,16),640,32;CCPXCTL2:(2,16),672,32;CCPXCTL3:(2,16),704,32;CCPXEGIF:(2,16),736,32;;",128,0,0,0
	.stabs	"GPTIM_SFRmap:t(2,51)=(2,49)",128,0,3744,0
	.stabs	"CCP_SFRmap:t(2,52)=(2,49)",128,0,3744,0
	.stabs	"ATIM_MemMap:T(2,53)=s240TXCNT:(2,16),0,32;TZCNT:(2,16),32,32;TXPPX:(2,16),64,32;TZPPZ:(2,16),96,32;TXPRSC:(2,16),128,32;TZPRSC:(2,16),160,32;TXCCR0:(2,16),192,32;TXCCR1:(2,16),224,32;TZCCR0:(2,16),256,32;TXCTL:(2,16),288,32;TZCTL:(2,16),320,32;PXPDCTL:(2,16),352,32;PXASCTL:(2,16),384,32;TXCCTCTL:(2,16),416,32;TZCCTCTL:(2,16),448,32;RESERVED0:(3,6),480,32;COMH1:(2,16),512,32;COML1:(2,16),544,32;FAUCTL1:(2,16),576,32;DITCTL:(2,16),608,32;COMH2:(2,16),640,32;COML2:(2,16),672,32;FAUCTL2:(2,16),704,32;CCRCTL:(2,16),736,32;COMH3:(2,16),768,32;COML3:(2,16),800,32;FAUCTL3:(2,16),832,32;RESERVED1:(3,6),864,32;COMH4:(2,16),896,32;COML4:(2,16),928,32;FAUCTL4:(2,16),960,32;RESERVED2:(3,6),992,32;ECCPXCTL1:(2,16),1024,32;ECCPXR1:(2,16),1056,32;ECCPXR2:(2,16),1088,32;ECCPXR3:(2,16),1120,32;ECCPXR4:(2,16),1152,32;PXUDCTL:(2,16),1184,32;ECCPXCTL2:(2,16),1216,32;PXDTCTL:(2,16),1248,32;PWMXOC:(2,16),1280,32;PXATRCTL:(2,16),1312,32;PXASCTL0:(2,16),1344,32;PXASCTL1:(2,16),1376,32;ZPDCTL0:(2,16),1408,32;ZPDCTL1:(2,16),1440,32;ZPDPORT:(2,16),1472,32;ECCPXIE:(2,16),1504,32;ECCPXEGIF:(2,16),1536,32;TXUDTIM:(2,16),1568,32;TZUDTIM:(2,16),1600,32;ECCPXDF:(2,15),1632,32;ECCPXC1:(2,15),1664,32;ECCPXC2:(2,15),1696,32;ECCPXC3:(2,15),1728,32;ECCPXC4:(2,15),1760,32;RESERVED3:(3,6),1792,32;ECCPXDE:(2,16),1824,32;ECCPXSRIC:(2,16),1856,32;ECCPXCTL3:(2,16),1888,32;;",128,0,0,0
	.stabs	"ATIM_SFRmap:t(2,54)=(2,53)",128,0,4259,0
	.stabs	"ECCP_SFRmap:t(2,55)=(2,53)",128,0,4259,0
	.stabs	"EPWM_MemMap:T(2,56)=s104CNT:(2,16),0,32;PHS:(2,16),32,32;PPX:(2,16),64,32;PRSC:(2,16),96,32;CTL:(2,16),128,32;RA:(2,16),160,32;RB:(2,16),192,32;CTLA:(2,16),224,32;CTLB:(2,16),256,32;DBCTL:(2,16),288,32;DBT:(2,16),320,32;PCCTL:(2,16),352,32;PXASCTL:(2,16),384,32;ETCTL:(2,16),416,32;IE:(2,16),448,32;IF:(2,15),480,32;IC:(2,16),512,32;DE:(2,16),544,32;DF:(2,15),576,32;RESERVED0:(3,6),608,32;HRPWMCTL:(2,16),640,32;HRCMP:(2,16),672,32;CAP:(2,15),704,32;RC:(2,16),736,32;RD:(2,16),768,32;UDCTL:(2,16),800,32;;",128,0,0,0
	.stabs	"EPWM_SFRmap:t(2,57)=(2,56)",128,0,5100,0
	.stabs	"HRCAP_MenMap:T(2,58)=s52CTL:(2,16),0,32;COUNTER:(2,15),32,32;RISE:(2,59)=ar(2,18);0;1;(2,15),64,64;FALL:(2,59),128,64;HRRISE:(2,59),192,64;HRFALL:(2,59),256,64;SR:(2,15),320,32;SRIC:(2,16),352,32;IFRC:(2,16),384,32;;",128,0,0,0
	.stabs	"HRCAP_SFRmap:t(2,60)=(2,58)",128,0,5741,0
	.stabs	"QEI_MenMap:T(2,61)=s24CTL0:(2,16),0,32;CTL1:(2,16),32,32;CNT:(2,16),64,32;PPX:(2,16),96,32;PRSC:(2,16),128,32;DIER:(2,16),160,32;;",128,0,0,0
	.stabs	"QEI_SFRmap:t(2,62)=(2,61)",128,0,5898,0
	.stabs	"ADC_MemMap:T(2,63)=s92CTL0:(2,16),0,32;CTL1:(2,16),32,32;SCANSQ0:(2,16),64,32;SCANSQ1:(2,16),96,32;SCANSQ2:(2,16),128,32;HSCANSQ:(2,16),160,32;WDH:(2,16),192,32;WDL:(2,16),224,32;DATA:(2,15),256,32;HPDATA0:(2,15),288,32;HPDATA1:(2,15),320,32;HPDATA2:(2,15),352,32;HPDATA3:(2,15),384,32;HPDOFF0:(2,16),416,32;HPDOFF1:(2,16),448,32;HPDOFF2:(2,16),480,32;HPDOFF3:(2,16),512,32;SCANSQ3:(2,16),544,32;RESERVED:(2,50),576,64;STATE:(2,16),640,32;DELAY:(2,16),672,32;SCANCTL:(2,16),704,32;;",128,0,0,0
	.stabs	"ADC_SFRmap:t(2,64)=(2,63)",128,0,6032,0
	.stabs	"DAC_MemMap:T(2,65)=s24CTL:(2,16),0,32;DAHD:(2,16),32,32;DATA:(2,15),64,32;CTL1:(2,16),96,32;RESERVED:(3,6),128,32;CAL:(2,16),160,32;;",128,0,0,0
	.stabs	"DAC_SFRmap:t(2,66)=(2,65)",128,0,6722,0
	.stabs	"CMP_MemMap:T(2,67)=s40CTL0:(2,16),0,32;CTL1:(2,16),32,32;CTL2:(2,16),64,32;CTL3:(2,16),96,32;CTL4:(2,16),128,32;CTL5:(2,16),160,32;TRIM0:(2,16),192,32;TRIM1:(2,16),224,32;TRIM2:(2,16),256,32;TRIM3:(2,16),288,32;;",128,0,0,0
	.stabs	"CMP_SFRmap:t(2,68)=(2,67)",128,0,6893,0
	.stabs	"OP_MemMap:T(2,69)=s24CTL0:(2,16),0,32;CTL1:(2,16),32,32;TRIM0:(2,16),64,32;TRIM1:(2,16),96,32;TRIM2:(2,16),128,32;TRIM3:(2,16),160,32;;",128,0,0,0
	.stabs	"OP_SFRmap:t(2,70)=(2,69)",128,0,7328,0
	.stabs	"USART_MemMap:T(2,71)=s28CTLR:(2,16),0,32;BRGR:(2,16),32,32;STR:(2,16),64,32;:(2,72)=u4TBUFR:(2,16),0,32;RBUFR:(2,15),0,32;;,96,32;U7816R:(2,16),128,32;IER:(2,16),160,32;ADM:(2,16),192,32;;",128,0,0,0
	.stabs	"USART_SFRmap:t(2,73)=(2,71)",128,0,7628,0
	.stabs	"SPI_MemMap:T(2,74)=s16BRGR:(2,16),0,32;CTLR:(2,16),32,32;BUFR:(2,16),64,32;STR:(2,16),96,32;;",128,0,0,0
	.stabs	"SPI_SFRmap:t(2,75)=(2,74)",128,0,7962,0
	.stabs	"I2C_MemMap:T(2,76)=s36CTLR:(2,16),0,32;SR:(2,16),32,32;BUFR:(2,16),64,32;ADDR0:(2,16),96,32;BRGR:(2,16),128,32;ADDR1:(2,16),160,32;ADDR2:(2,16),192,32;ADDR3:(2,16),224,32;IER:(2,16),256,32;;",128,0,0,0
	.stabs	"I2C_SFRmap:t(2,77)=(2,76)",128,0,8119,0
	.stabs	"CAN_MemMap:T(2,78)=s64CTLR:(2,16),0,32;BRGR:(2,16),32,32;RCR:(2,15),64,32;EROR:(2,16),96,32;ACRR:(2,16),128,32;MSKR:(2,16),160,32;IER:(2,16),192,32;IFR:(2,16),224,32;INFR:(2,16),256,32;TX0R:(2,16),288,32;TX1R:(2,16),320,32;TX2R:(2,16),352,32;RXDATA0:(2,15),384,32;RXDATA1:(2,15),416,32;RXDATA2:(2,15),448,32;RXDATA3:(2,15),480,32;;",128,0,0,0
	.stabs	"CAN_SFRmap:t(2,79)=(2,78)",128,0,8379,0
	.stabs	"CANFD_MenMap:T(2,80)=s124CTLR0:(2,16),0,32;BRGR:(2,16),32,32;RCR:(2,15),64,32;EROR:(2,16),96,32;RESERVED1:(3,6),128,32;MSKR:(2,16),160,32;IER:(2,16),192,32;IFR:(2,16),224,32;RXDATA:(2,81)=ar(2,18);0;17;(2,15),256,576;TIMER:(2,16),832,32;CRC:(2,15),864,32;RESERVED2:(3,6),896,32;CTLR1:(2,16),928,32;AMSTA:(2,15),960,32;;",128,0,0,0
	.stabs	"CANFD_SFRMap:t(2,82)=(2,80)",128,0,9486,0
	.stabs	"EXIC_MemMap:T(2,83)=s24CTL0:(2,16),0,32;CTL1:(2,16),32,32;STATE:(2,16),64,32;RESERVED1:(3,6),96,32;WRITEBUF:(2,16),128,32;READBUF:(2,16),160,32;;",128,0,0,0
	.stabs	"EXIC_SFRmap:t(2,84)=(2,83)",128,0,10001,0
	.stabs	"RTC_MemMap:T(2,85)=s44CR:(2,16),0,32;ALRA:(2,16),32,32;TMR:(2,16),64,32;DTR:(2,16),96,32;ALRB:(2,16),128,32;TMER:(2,16),160,32;TCR:(2,16),192,32;IER:(2,16),224,32;IFR:(2,16),256,32;TMBR:(2,16),288,32;DTBR:(2,16),320,32;;",128,0,0,0
	.stabs	"RTC_SFRmap:t(2,86)=(2,85)",128,0,10099,0
	.stabs	"IWDT_MemMap:T(2,87)=s8CTL:(2,16),0,32;FD:(2,16),32,32;;",128,0,0,0
	.stabs	"IWDT_SFRmap:t(2,88)=(2,87)",128,0,10626,0
	.stabs	"WWDT_MemMap:T(2,89)=s12CTL:(2,16),0,32;CNT:(2,16),32,32;CTL1:(2,16),64,32;;",128,0,0,0
	.stabs	"WWDT_SFRmap:t(2,90)=(2,89)",128,0,10676,0
	.stabs	"EWDT_MenMap:T(2,91)=s8CTL:(2,16),0,32;CNT:(2,16),32,32;;",128,0,0,0
	.stabs	"EWDT_SFRmap:t(2,92)=(2,91)",128,0,10754,0
	.stabs	"CFGL_MemMap:T(2,93)=s12CTL0:(2,16),0,32;CTL1:(2,16),32,32;IFR:(2,16),64,32;;",128,0,0,0
	.stabs	"CFGL_SFRmap:t(2,94)=(2,93)",128,0,10841,0
	.stabs	"ECFGL_MenMap:T(2,95)=s96:(2,96)=u64:(2,97)=s64ECFGL0_CTL:(2,16),0,32;ECFGL1_CTL:(2,16),32,32;ECFGL2_CTL:(2,16),64,32;ECFGL3_CTL:(2,16),96,32;ECFGL4_CTL:(2,16),128,32;ECFGL5_CTL:(2,16),160,32;ECFGL6_CTL:(2,16),192,32;ECFGL7_CTL:(2,16),224,32;ECFGL8_CTL:(2,16),256,32;ECFGL9_CTL:(2,16),288,32;ECFGL10_CTL:(2,16),320,32;ECFGL11_CTL:(2,16),352,32;ECFGL12_CTL:(2,16),384,32;ECFGL13_CTL:(2,16),416,32;ECFGL14_CTL:(2,16),448,32;ECFGL15_CTL:(2,16),480,32;;,0,512;ECFGL_CTL:(2,98)=ar(2,18);0;15;(2,16),0,512;;,0,512;SOFTSEL:(2,16),512,32;FCLK:(2,16),544,32;IC:(2,16),576,32;IF:(2,16),608,32;RFCTL:(2,16),640,32;FFCTL:(2,16),672,32;ADC:(2,16),704,32;OUT:(2,15),736,32;;",128,0,0,0
	.stabs	"ECFGL_SFRmap:t(2,99)=(2,95)",128,0,11056,0
	.stabs	"RST_MemMap:T(2,100)=s16CTL0:(2,16),0,32;CTL1:(2,16),32,32;CTL2:(2,16),64,32;CTL3:(2,16),96,32;;",128,0,0,0
	.stabs	"RST_SFRmap:t(2,101)=(2,100)",128,0,11376,0
	.stabs	"PCLK_MemMap:T(2,102)=s16CTL0:(2,16),0,32;CTL1:(2,16),32,32;CTL2:(2,16),64,32;CTL3:(2,16),96,32;;",128,0,0,0
	.stabs	"PCLK_SFRmap:t(2,103)=(2,102)",128,0,11558,0
	.stabs	"PM_MemMap:T(2,104)=s36CTL0:(2,16),0,32;CTL1:(2,16),32,32;STA0:(2,15),64,32;STA1:(2,15),96,32;STAC:(2,16),128,32;CTL2:(2,16),160,32;CAL0:(2,16),192,32;CAL1:(2,16),224,32;CAL2:(2,16),256,32;;",128,0,0,0
	.stabs	"PM_SFRmap:t(2,105)=(2,104)",128,0,11744,0
	.stabs	"BKP_MemMap:T(2,106)=s96CTL:(2,16),0,32;INT:(2,16),32,32;RESERVED:(2,107)=ar(2,18);0;13;(3,6),64,448;DATA:(2,108)=ar(2,18);0;7;(2,16),512,256;;",128,0,0,0
	.stabs	"BKP_SFRmap:t(2,109)=(2,106)",128,0,12216,0
	.stabs	"FLASH_MemMap:T(2,110)=s80ISPCON0:(2,16),0,32;ISPCON1:(2,16),32,32;ISPCMD:(2,16),64,32;ISPTRG:(2,16),96,32;RESERVED1:(3,6),128,32;CFG:(2,16),160,32;RESERVED2:(3,6),192,32;ISPADDR:(2,16),224,32;STATE:(2,16),256,32;RESERVED3:(3,6),288,32;NVMUNLOCK:(2,16),320,32;PROUNLOCK:(2,16),352,32;CFGUNLOCK:(2,16),384,32;RESERVED4:(3,6),416,32;CSSTART:(2,16),448,32;CSSTOP:(2,16),480,32;CSRES:(2,111)=ar(2,18);0;3;(2,16),512,128;;",128,0,0,0
	.stabs	"FLASH_SFRmap:t(2,112)=(2,110)",128,0,12315,0
	.stabs	"CRC_MemMap:T(2,113)=s32CTL:(2,16),0,32;DATA:(2,16),32,32;RSLT:(2,15),64,32;INIT:(2,16),96,32;PLN:(2,16),128,32;RXOR:(2,16),160,32;IDATA:(2,16),192,32;TEMP:(2,15),224,32;;",128,0,0,0
	.stabs	"CRC_SFRmap:t(2,114)=(2,113)",128,0,12508,0
	.stabs	"AES_MenMap:T(2,115)=s48CTL:(2,16),0,32;INT:(2,16),32,32;RESERVED1:(3,6),64,32;RESERVED2:(3,6),96,32;INPUT0:(2,16),128,32;INPUT1:(2,16),160,32;INPUT2:(2,16),192,32;INPUT3:(2,16),224,32;OUTPUT0:(2,15),256,32;OUTPUT1:(2,15),288,32;OUTPUT2:(2,15),320,32;OUTPUT3:(2,15),352,32;;",128,0,0,0
	.stabs	"AES_SFRmap:t(2,116)=(2,115)",128,0,12573,0
	.stabs	"RNG_MenMap:T(2,117)=s16CTL:(2,16),0,32;STATE:(2,16),32,32;SEED:(2,15),64,32;DR:(2,15),96,32;;",128,0,0,0
	.stabs	"RNG_SFRmap:t(2,118)=(2,117)",128,0,12673,0
	.stabs	"FlexMUX_MenMap:T(2,119)=s8SOU:(2,16),0,32;TAR:(2,16),32,32;;",128,0,0,0
	.stabs	"FlexMUX_SFRmap:t(2,120)=(2,119)",128,0,12774,0
	.stabs	"FDC_MenMap:T(2,121)=s128CTL:(2,16),0,32;MOD:(2,16),32,32;CNT:(2,15),64,32;IDLY:(2,16),96,32;CH0CTL:(2,16),128,32;CH1CTL:(2,16),160,32;CH2CTL:(2,16),192,32;CH3CTL:(2,16),224,32;RESERVED:(2,122)=ar(2,18);0;3;(3,6),256,128;CH0DLY0:(2,16),384,32;CH0DLY1:(2,16),416,32;CH0DLY2:(2,16),448,32;RESERVED5:(3,6),480,32;CH1DLY0:(2,16),512,32;CH1DLY1:(2,16),544,32;CH1DLY2:(2,16),576,32;RESERVED6:(3,6),608,32;CH2DLY0:(2,16),640,32;CH2DLY1:(2,16),672,32;CH2DLY2:(2,16),704,32;RESERVED7:(3,6),736,32;CH3DLY0:(2,16),768,32;CH3DLY1:(2,16),800,32;CH3DLY2:(2,16),832,32;RESERVED8:(3,6),864,32;PO0DLY:(2,16),896,32;PO1DLY:(2,16),928,32;PO2DLY:(2,16),960,32;PO3DLY:(2,16),992,32;;",128,0,0,0
	.stabs	"FDC_SFRmap:t(2,123)=(2,121)",128,0,12956,0
	.stabs	"FlexRM_MenMap:T(2,124)=s24CTL:(2,16),0,32;GPSR0:(2,16),32,32;GPSR1:(2,16),64,32;GCSR0:(2,16),96,32;GCSR1:(2,16),128,32;GCSR2:(2,16),160,32;;",128,0,0,0
	.stabs	"FlexRM_SFRmap:t(2,125)=(2,124)",128,0,13434,0
	.stabs	"CACHE_MenMap:T(2,126)=s4CTLR:(2,16),0,32;;",128,0,0,0
	.stabs	"CACHE_SFRmap:t(2,127)=(2,126)",128,0,13852,0
	.stabn	162,0,0,0
	.stabs	"CFGL_InitTypeDef:t(1,1)=(1,2)=s192m_Module_EN:(3,6),0,32;m_Output_EN:(3,6),32,32;m_RaiseINT_EN:(3,6),64,32;m_FallINT_EN:(3,6),96,32;m_Mode_Sel:(3,6),128,32;m_Output_Pol:(3,6),160,32;m_G4Output_POL:(3,6),192,32;m_G3Output_POL:(3,6),224,32;m_G2Output_POL:(3,6),256,32;m_G1Output_POL:(3,6),288,32;m_G4Input_Sel:(3,6),320,32;m_G3Input_Sel:(3,6),352,32;m_G2Input_Sel:(3,6),384,32;m_G1Input_Sel:(3,6),416,32;m_CH4Data_Sel:(3,6),448,32;m_CH5CH6Data_Sel:(3,6),480,32;m_G4D4_Inphase_EN:(2,2),512,32;m_G4D4_Inverse_EN:(2,2),544,32;m_G4D3_Inphase_EN:(2,2),576,32;m_G4D3_Inverse_EN:(2,2),608,32;m_G4D2_Inphase_EN:(2,2),640,32;m_G4D2_Inverse_EN:(2,2),672,32;m_G4D1_Inphase_EN:(2,2),704,32;m_G4D1_Inverse_EN:(2,2),736,32;m_G3D4_Inphase_EN:(2,2),768,32;m_G3D4_Inverse_EN:(2,2),800,32;m_G3D3_Inphase_EN:(2,2),832,32;m_G3D3_Inverse_EN:(2,2),864,32;m_G3D2_Inphase_EN:(2,2),896,32;m_G3D2_Inverse_EN:(2,2),928,32;m_G3D1_Inphase_EN:(2,2),960,32;m_G3D1_Inverse_EN:(2,2),992,32;m_G2D4_Inphase_EN:(2,2),1024,32;m_G2D4_Inverse_EN:(2,2),1056,32;m_G2D3_Inphase_EN:(2,2),1088,32;m_G2D3_Inverse_EN:(2,2),1120,32;m_G2D2_Inphase_EN:(2,2),1152,32;m_G2D2_Inverse_EN:(2,2),1184,32;m_G2D1_Inphase_EN:(2,2),1216,32;m_G2D1_Inverse_EN:(2,2),1248,32;m_G1D4_Inphase_EN:(2,2),1280,32;m_G1D4_Inverse_EN:(2,2),1312,32;m_G1D3_Inphase_EN:(2,2),1344,32;m_G1D3_Inverse_EN:(2,2),1376,32;m_G1D2_Inphase_EN:(2,2),1408,32;m_G1D2_Inverse_EN:(2,2),1440,32;m_G1D1_Inphase_EN:(2,2),1472,32;m_G1D1_Inverse_EN:(2,2),1504,32;;",128,0,120,0
	.stabn	162,0,0,0
	.section .text$SFR_Config
	.type	.text$SFR_Config$scode_local_1, @function
	.text$SFR_Config$scode_loacal_1:
	.align	1
	.stabs	"SFR_Config:f(3,6)",36,0,13915,SFR_Config
	.stabs	"SfrMem:p(3,6)",160,0,13915,0
	.stabs	"SfrMask:p(3,6)",160,0,13915,4
	.stabs	"WriteVal:p(3,6)",160,0,13915,8
	.type	SFR_Config, @function
SFR_Config:
	.stabd	46,0,0
	.stabs	"C:\\kf32_workspace_copy\\KF32A156_DEMO_PMSM_FOC_V1_1\\inc/KF32A9K1XXX.h",132,0,0,.Ltext1
.Ltext1:
	.stabn	68,0,13916,.LM0-.LFBB1
.LM0:
.LFBB1:
	SUB	sp,#12
	ST.w	[sp],r0
	ST.w	[sp+#1],r1
	ST.w	[sp+#2],r2
	.stabn	68,0,13917,.LM1-.LFBB1
.LM1:
	LD.w	r5,[sp]
	LD.w	r4,[sp+#1]
	ANL	r4,r5,r4
	LD.w	r5,[sp+#2]
	ORL	r5,r4,r5
	.stabn	68,0,13918,.LM2-.LFBB1
.LM2:
	MOV	r0,r5
	ADD	sp,#12
	JMP	lr
	.size	SFR_Config, .-SFR_Config
.Lscope1:
	.stabs	"",36,0,0,.Lscope1-.LFBB1
	.stabd	78,0,0
	.section .text$CFGL_Reset
	.type	.text$CFGL_Reset$scode_local_2, @function
	.text$CFGL_Reset$scode_loacal_2:
	.align	1
	.stabs	"CFGL_Reset:F(0,15)",36,0,44,CFGL_Reset
	.export	CFGL_Reset
	.type	CFGL_Reset, @function
CFGL_Reset:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_cfgl.c",132,0,0,.Ltext2
.Ltext2:
	.stabn	68,0,45,.LM3-.LFBB2
.LM3:
.LFBB2:
	PUSH	lr
	.stabn	68,0,47,.LM4-.LFBB2
.LM4:
	MOV	r0,#1
	LSL	r0,#19
	MOV	r1,#1
	LD	r5,#RST_CTL3_Peripheral_Reset_Enable
	LJMP	r5
	.stabn	68,0,48,.LM5-.LFBB2
.LM5:
	MOV	r0,#1
	LSL	r0,#19
	MOV	r1,#0
	LD	r5,#RST_CTL3_Peripheral_Reset_Enable
	LJMP	r5
	.stabn	68,0,49,.LM6-.LFBB2
.LM6:
	MOV	r0,#1
	LSL	r0,#19
	MOV	r1,#1
	LD	r5,#PCLK_CTL3_Peripheral_Clock_Enable
	LJMP	r5
	.stabn	68,0,51,.LM7-.LFBB2
.LM7:
	POP	lr
	JMP	lr
	.size	CFGL_Reset, .-CFGL_Reset
.Lscope2:
	.stabs	"",36,0,0,.Lscope2-.LFBB2
	.stabd	78,0,0
	.section .text$CFGL_Configuration
	.type	.text$CFGL_Configuration$scode_local_3, @function
	.text$CFGL_Configuration$scode_loacal_3:
	.align	1
	.stabs	"CFGL_Configuration:F(0,15)",36,0,60,CFGL_Configuration
	.stabs	"CFGLx:p(0,16)=*(2,94)",160,0,60,4
	.stabs	"CFGLInitStruct:p(0,17)=*(1,1)",160,0,60,8
	.export	CFGL_Configuration
	.type	CFGL_Configuration, @function
CFGL_Configuration:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_cfgl.c",132,0,0,.Ltext3
.Ltext3:
	.stabn	68,0,61,.LM8-.LFBB3
.LM8:
.LFBB3:
	PUSH	lr
	SUB	sp,#12
	ST.w	[sp+#1],r0
	ST.w	[sp+#2],r1
	.stabn	68,0,62,.LM9-.LFBB3
.LM9:
	MOV	r5,#0
	ST.w	[sp],r5
	.stabn	68,0,65,.LM10-.LFBB3
.LM10:
	LD.w	r4,[sp+#1]
	LD	r5,#1073752448
	CMP	r4,r5
	JZ	.L5
	LD.w	r4,[sp+#1]
	LD	r5,#1073752456
	CMP	r4,r5
	JNZ	.L6
.L5:
	MOV	r5,#1
	JMP	.L7
.L6:
	MOV	r5,#0
.L7:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,66,.LM11-.LFBB3
.LM11:
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5]
	MOV	r5,#1
	LSL	r5,#31
	CMP	r4,r5
	JZ	.L8
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5]
	CMP	r5,#0
	JNZ	.L9
.L8:
	MOV	r5,#1
	JMP	.L10
.L9:
	MOV	r5,#0
.L10:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,67,.LM12-.LFBB3
.LM12:
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#1]
	MOV	r5,#1
	LSL	r5,#30
	CMP	r4,r5
	JZ	.L11
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#1]
	CMP	r5,#0
	JNZ	.L12
.L11:
	MOV	r5,#1
	JMP	.L13
.L12:
	MOV	r5,#0
.L13:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,68,.LM13-.LFBB3
.LM13:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#2]
	CMP	r5,#0
	JZ	.L14
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#2]
	MOV	r5,#1
	LSL	r5,#29
	CMP	r4,r5
	JNZ	.L15
.L14:
	MOV	r5,#1
	JMP	.L16
.L15:
	MOV	r5,#0
.L16:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,69,.LM14-.LFBB3
.LM14:
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	MOV	r5,#1
	LSL	r5,#28
	CMP	r4,r5
	JZ	.L17
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#3]
	CMP	r5,#0
	JNZ	.L18
.L17:
	MOV	r5,#1
	JMP	.L19
.L18:
	MOV	r5,#0
.L19:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,70,.LM15-.LFBB3
.LM15:
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#4]
	LD	r5,#234881024
	CMP	r4,r5
	JZ	.L20
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#4]
	LD	r5,#201326592
	CMP	r4,r5
	JZ	.L20
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#4]
	LD	r5,#167772160
	CMP	r4,r5
	JZ	.L20
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#4]
	MOV	r5,#1
	LSL	r5,#27
	CMP	r4,r5
	JZ	.L20
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#4]
	LD	r5,#100663296
	CMP	r4,r5
	JZ	.L20
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#4]
	MOV	r5,#1
	LSL	r5,#26
	CMP	r4,r5
	JZ	.L20
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#4]
	MOV	r5,#1
	LSL	r5,#25
	CMP	r4,r5
	JZ	.L20
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#4]
	CMP	r5,#0
	JNZ	.L21
.L20:
	MOV	r5,#1
	JMP	.L22
.L21:
	MOV	r5,#0
.L22:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,71,.LM16-.LFBB3
.LM16:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#5]
	CMP	r5,#0
	JZ	.L23
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#5]
	MOV	r5,#1
	LSL	r5,#24
	CMP	r4,r5
	JNZ	.L24
.L23:
	MOV	r5,#1
	JMP	.L25
.L24:
	MOV	r5,#0
.L25:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,72,.LM17-.LFBB3
.LM17:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#6]
	CMP	r5,#0
	JZ	.L26
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#6]
	MOV	r5,#1
	LSL	r5,#23
	CMP	r4,r5
	JNZ	.L27
.L26:
	MOV	r5,#1
	JMP	.L28
.L27:
	MOV	r5,#0
.L28:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,73,.LM18-.LFBB3
.LM18:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#7]
	CMP	r5,#0
	JZ	.L29
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#7]
	MOV	r5,#1
	LSL	r5,#22
	CMP	r4,r5
	JNZ	.L30
.L29:
	MOV	r5,#1
	JMP	.L31
.L30:
	MOV	r5,#0
.L31:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,74,.LM19-.LFBB3
.LM19:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#8]
	CMP	r5,#0
	JZ	.L32
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#8]
	MOV	r5,#1
	LSL	r5,#21
	CMP	r4,r5
	JNZ	.L33
.L32:
	MOV	r5,#1
	JMP	.L34
.L33:
	MOV	r5,#0
.L34:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,75,.LM20-.LFBB3
.LM20:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#9]
	CMP	r5,#0
	JZ	.L35
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#9]
	MOV	r5,#1
	LSL	r5,#20
	CMP	r4,r5
	JNZ	.L36
.L35:
	MOV	r5,#1
	JMP	.L37
.L36:
	MOV	r5,#0
.L37:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,76,.LM21-.LFBB3
.LM21:
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#10]
	LD	r5,#458752
	CMP	r4,r5
	JZ	.L38
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#10]
	LD	r5,#393216
	CMP	r4,r5
	JZ	.L38
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#10]
	LD	r5,#327680
	CMP	r4,r5
	JZ	.L38
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#10]
	MOV	r5,#1
	LSL	r5,#18
	CMP	r4,r5
	JZ	.L38
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#10]
	LD	r5,#196608
	CMP	r4,r5
	JZ	.L38
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#10]
	MOV	r5,#1
	LSL	r5,#17
	CMP	r4,r5
	JZ	.L38
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#10]
	MOV	r5,#1
	LSL	r5,#16
	CMP	r4,r5
	JZ	.L38
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#10]
	CMP	r5,#0
	JNZ	.L39
.L38:
	MOV	r5,#1
	JMP	.L40
.L39:
	MOV	r5,#0
.L40:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,77,.LM22-.LFBB3
.LM22:
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#11]
	LD	r5,#28672
	CMP	r4,r5
	JZ	.L41
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#11]
	LD	r5,#24576
	CMP	r4,r5
	JZ	.L41
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#11]
	LD	r5,#20480
	CMP	r4,r5
	JZ	.L41
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#11]
	MOV	r5,#1
	LSL	r5,#14
	CMP	r4,r5
	JZ	.L41
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#11]
	LD	r5,#12288
	CMP	r4,r5
	JZ	.L41
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#11]
	MOV	r5,#1
	LSL	r5,#13
	CMP	r4,r5
	JZ	.L41
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#11]
	MOV	r5,#1
	LSL	r5,#12
	CMP	r4,r5
	JZ	.L41
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#11]
	CMP	r5,#0
	JNZ	.L42
.L41:
	MOV	r5,#1
	JMP	.L43
.L42:
	MOV	r5,#0
.L43:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,78,.LM23-.LFBB3
.LM23:
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#12]
	LD	r5,#1792
	CMP	r4,r5
	JZ	.L44
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#12]
	LD	r5,#1536
	CMP	r4,r5
	JZ	.L44
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#12]
	LD	r5,#1280
	CMP	r4,r5
	JZ	.L44
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#12]
	MOV	r5,#1
	LSL	r5,#10
	CMP	r4,r5
	JZ	.L44
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#12]
	LD	r5,#768
	CMP	r4,r5
	JZ	.L44
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#12]
	MOV	r5,#1
	LSL	r5,#9
	CMP	r4,r5
	JZ	.L44
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#12]
	MOV	r5,#255
	ADD	r5,r5,#1
	CMP	r4,r5
	JZ	.L44
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#12]
	CMP	r5,#0
	JNZ	.L45
.L44:
	MOV	r5,#1
	JMP	.L46
.L45:
	MOV	r5,#0
.L46:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,79,.LM24-.LFBB3
.LM24:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#13]
	CMP	r5,#112
	JZ	.L47
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#13]
	CMP	r5,#96
	JZ	.L47
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#13]
	CMP	r5,#80
	JZ	.L47
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#13]
	CMP	r5,#64
	JZ	.L47
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#13]
	CMP	r5,#48
	JZ	.L47
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#13]
	CMP	r5,#32
	JZ	.L47
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#13]
	CMP	r5,#16
	JZ	.L47
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#13]
	CMP	r5,#0
	JNZ	.L48
.L47:
	MOV	r5,#1
	JMP	.L49
.L48:
	MOV	r5,#0
.L49:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,80,.LM25-.LFBB3
.LM25:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#14]
	CMP	r5,#0
	JZ	.L50
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#14]
	CMP	r5,#8
	JNZ	.L51
.L50:
	MOV	r5,#1
	JMP	.L52
.L51:
	MOV	r5,#0
.L52:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,81,.LM26-.LFBB3
.LM26:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#15]
	CMP	r5,#7
	JZ	.L53
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#15]
	CMP	r5,#6
	JZ	.L53
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#15]
	CMP	r5,#5
	JZ	.L53
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#15]
	CMP	r5,#4
	JZ	.L53
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#15]
	CMP	r5,#3
	JZ	.L53
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#15]
	CMP	r5,#2
	JZ	.L53
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#15]
	CMP	r5,#1
	JZ	.L53
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#15]
	CMP	r5,#0
	JNZ	.L54
.L53:
	MOV	r5,#1
	JMP	.L55
.L54:
	MOV	r5,#0
.L55:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,100,.LM27-.LFBB3
.LM27:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5]
	.stabn	68,0,101,.LM28-.LFBB3
.LM28:
	LD.w	r4,[sp+#2]
	LD.w	r4,[r4+#1]
	.stabn	68,0,100,.LM29-.LFBB3
.LM29:
	ORL	r4,r5,r4
	.stabn	68,0,102,.LM30-.LFBB3
.LM30:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#2]
	.stabn	68,0,101,.LM31-.LFBB3
.LM31:
	ORL	r4,r4,r5
	.stabn	68,0,103,.LM32-.LFBB3
.LM32:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#3]
	.stabn	68,0,102,.LM33-.LFBB3
.LM33:
	ORL	r4,r4,r5
	.stabn	68,0,104,.LM34-.LFBB3
.LM34:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#4]
	.stabn	68,0,103,.LM35-.LFBB3
.LM35:
	ORL	r4,r4,r5
	.stabn	68,0,105,.LM36-.LFBB3
.LM36:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#5]
	.stabn	68,0,104,.LM37-.LFBB3
.LM37:
	ORL	r4,r4,r5
	.stabn	68,0,106,.LM38-.LFBB3
.LM38:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#6]
	.stabn	68,0,105,.LM39-.LFBB3
.LM39:
	ORL	r4,r4,r5
	.stabn	68,0,107,.LM40-.LFBB3
.LM40:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#7]
	.stabn	68,0,106,.LM41-.LFBB3
.LM41:
	ORL	r4,r4,r5
	.stabn	68,0,108,.LM42-.LFBB3
.LM42:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#8]
	.stabn	68,0,107,.LM43-.LFBB3
.LM43:
	ORL	r4,r4,r5
	.stabn	68,0,109,.LM44-.LFBB3
.LM44:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#9]
	.stabn	68,0,108,.LM45-.LFBB3
.LM45:
	ORL	r4,r4,r5
	.stabn	68,0,110,.LM46-.LFBB3
.LM46:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#10]
	.stabn	68,0,109,.LM47-.LFBB3
.LM47:
	ORL	r4,r4,r5
	.stabn	68,0,111,.LM48-.LFBB3
.LM48:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#11]
	.stabn	68,0,110,.LM49-.LFBB3
.LM49:
	ORL	r4,r4,r5
	.stabn	68,0,112,.LM50-.LFBB3
.LM50:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#12]
	.stabn	68,0,111,.LM51-.LFBB3
.LM51:
	ORL	r4,r4,r5
	.stabn	68,0,113,.LM52-.LFBB3
.LM52:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#13]
	.stabn	68,0,112,.LM53-.LFBB3
.LM53:
	ORL	r4,r4,r5
	.stabn	68,0,114,.LM54-.LFBB3
.LM54:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#14]
	.stabn	68,0,113,.LM55-.LFBB3
.LM55:
	ORL	r4,r4,r5
	.stabn	68,0,115,.LM56-.LFBB3
.LM56:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#15]
	.stabn	68,0,100,.LM57-.LFBB3
.LM57:
	ORL	r5,r4,r5
	ST.w	[sp],r5
	.stabn	68,0,116,.LM58-.LFBB3
.LM58:
	LD.w	r5,[sp+#1]
	LD.w	r5,[r5]
	MOV	r0,r5
	LD	r1,#559232
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r5,r0
	LD.w	r4,[sp+#1]
	ST.w	[r4],r5
	.stabn	68,0,151,.LM59-.LFBB3
.LM59:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#16]
	MOV	r3,#31
	LSL	r4,r5,r3
	.stabn	68,0,152,.LM60-.LFBB3
.LM60:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#17]
	LSL	r5,#30
	.stabn	68,0,151,.LM61-.LFBB3
.LM61:
	ORL	r4,r4,r5
	.stabn	68,0,153,.LM62-.LFBB3
.LM62:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#18]
	LSL	r5,#29
	.stabn	68,0,152,.LM63-.LFBB3
.LM63:
	ORL	r4,r4,r5
	.stabn	68,0,154,.LM64-.LFBB3
.LM64:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#19]
	LSL	r5,#28
	.stabn	68,0,153,.LM65-.LFBB3
.LM65:
	ORL	r4,r4,r5
	.stabn	68,0,155,.LM66-.LFBB3
.LM66:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#20]
	LSL	r5,#27
	.stabn	68,0,154,.LM67-.LFBB3
.LM67:
	ORL	r4,r4,r5
	.stabn	68,0,156,.LM68-.LFBB3
.LM68:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#21]
	LSL	r5,#26
	.stabn	68,0,155,.LM69-.LFBB3
.LM69:
	ORL	r4,r4,r5
	.stabn	68,0,157,.LM70-.LFBB3
.LM70:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#22]
	LSL	r5,#25
	.stabn	68,0,156,.LM71-.LFBB3
.LM71:
	ORL	r4,r4,r5
	.stabn	68,0,158,.LM72-.LFBB3
.LM72:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#23]
	LSL	r5,#24
	.stabn	68,0,157,.LM73-.LFBB3
.LM73:
	ORL	r4,r4,r5
	.stabn	68,0,159,.LM74-.LFBB3
.LM74:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#24]
	LSL	r5,#23
	.stabn	68,0,158,.LM75-.LFBB3
.LM75:
	ORL	r4,r4,r5
	.stabn	68,0,160,.LM76-.LFBB3
.LM76:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#25]
	LSL	r5,#22
	.stabn	68,0,159,.LM77-.LFBB3
.LM77:
	ORL	r4,r4,r5
	.stabn	68,0,161,.LM78-.LFBB3
.LM78:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#26]
	LSL	r5,#21
	.stabn	68,0,160,.LM79-.LFBB3
.LM79:
	ORL	r4,r4,r5
	.stabn	68,0,162,.LM80-.LFBB3
.LM80:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#27]
	LSL	r5,#20
	.stabn	68,0,161,.LM81-.LFBB3
.LM81:
	ORL	r4,r4,r5
	.stabn	68,0,163,.LM82-.LFBB3
.LM82:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#28]
	LSL	r5,#19
	.stabn	68,0,162,.LM83-.LFBB3
.LM83:
	ORL	r4,r4,r5
	.stabn	68,0,164,.LM84-.LFBB3
.LM84:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#29]
	LSL	r5,#18
	.stabn	68,0,163,.LM85-.LFBB3
.LM85:
	ORL	r4,r4,r5
	.stabn	68,0,165,.LM86-.LFBB3
.LM86:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#30]
	LSL	r5,#17
	.stabn	68,0,164,.LM87-.LFBB3
.LM87:
	ORL	r4,r4,r5
	.stabn	68,0,166,.LM88-.LFBB3
.LM88:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#31]
	LSL	r5,#16
	.stabn	68,0,165,.LM89-.LFBB3
.LM89:
	ORL	r4,r4,r5
	.stabn	68,0,167,.LM90-.LFBB3
.LM90:
	LD.w	r3,[sp+#2]
	MOV	r5,#128
	ADD	r5,r3,r5
	LD.w	r5,[r5]
	LSL	r5,#15
	.stabn	68,0,166,.LM91-.LFBB3
.LM91:
	ORL	r4,r4,r5
	.stabn	68,0,168,.LM92-.LFBB3
.LM92:
	LD.w	r3,[sp+#2]
	MOV	r5,#132
	ADD	r5,r3,r5
	LD.w	r5,[r5]
	LSL	r5,#14
	.stabn	68,0,167,.LM93-.LFBB3
.LM93:
	ORL	r4,r4,r5
	.stabn	68,0,169,.LM94-.LFBB3
.LM94:
	LD.w	r3,[sp+#2]
	MOV	r5,#136
	ADD	r5,r3,r5
	LD.w	r5,[r5]
	LSL	r5,#13
	.stabn	68,0,168,.LM95-.LFBB3
.LM95:
	ORL	r4,r4,r5
	.stabn	68,0,170,.LM96-.LFBB3
.LM96:
	LD.w	r3,[sp+#2]
	MOV	r5,#140
	ADD	r5,r3,r5
	LD.w	r5,[r5]
	LSL	r5,#12
	.stabn	68,0,169,.LM97-.LFBB3
.LM97:
	ORL	r4,r4,r5
	.stabn	68,0,171,.LM98-.LFBB3
.LM98:
	LD.w	r3,[sp+#2]
	MOV	r5,#144
	ADD	r5,r3,r5
	LD.w	r5,[r5]
	LSL	r5,#11
	.stabn	68,0,170,.LM99-.LFBB3
.LM99:
	ORL	r4,r4,r5
	.stabn	68,0,172,.LM100-.LFBB3
.LM100:
	LD.w	r3,[sp+#2]
	MOV	r5,#148
	ADD	r5,r3,r5
	LD.w	r5,[r5]
	LSL	r5,#10
	.stabn	68,0,171,.LM101-.LFBB3
.LM101:
	ORL	r4,r4,r5
	.stabn	68,0,173,.LM102-.LFBB3
.LM102:
	LD.w	r3,[sp+#2]
	MOV	r5,#152
	ADD	r5,r3,r5
	LD.w	r5,[r5]
	LSL	r5,#9
	.stabn	68,0,172,.LM103-.LFBB3
.LM103:
	ORL	r4,r4,r5
	.stabn	68,0,174,.LM104-.LFBB3
.LM104:
	LD.w	r3,[sp+#2]
	MOV	r5,#156
	ADD	r5,r3,r5
	LD.w	r5,[r5]
	LSL	r5,#8
	.stabn	68,0,173,.LM105-.LFBB3
.LM105:
	ORL	r4,r4,r5
	.stabn	68,0,175,.LM106-.LFBB3
.LM106:
	LD.w	r3,[sp+#2]
	MOV	r5,#160
	ADD	r5,r3,r5
	LD.w	r5,[r5]
	LSL	r5,#7
	.stabn	68,0,174,.LM107-.LFBB3
.LM107:
	ORL	r4,r4,r5
	.stabn	68,0,176,.LM108-.LFBB3
.LM108:
	LD.w	r3,[sp+#2]
	MOV	r5,#164
	ADD	r5,r3,r5
	LD.w	r5,[r5]
	LSL	r5,#6
	.stabn	68,0,175,.LM109-.LFBB3
.LM109:
	ORL	r4,r4,r5
	.stabn	68,0,177,.LM110-.LFBB3
.LM110:
	LD.w	r3,[sp+#2]
	MOV	r5,#168
	ADD	r5,r3,r5
	LD.w	r5,[r5]
	LSL	r5,#5
	.stabn	68,0,176,.LM111-.LFBB3
.LM111:
	ORL	r4,r4,r5
	.stabn	68,0,178,.LM112-.LFBB3
.LM112:
	LD.w	r3,[sp+#2]
	MOV	r5,#172
	ADD	r5,r3,r5
	LD.w	r5,[r5]
	LSL	r5,#4
	.stabn	68,0,177,.LM113-.LFBB3
.LM113:
	ORL	r4,r4,r5
	.stabn	68,0,179,.LM114-.LFBB3
.LM114:
	LD.w	r3,[sp+#2]
	MOV	r5,#176
	ADD	r5,r3,r5
	LD.w	r5,[r5]
	LSL	r5,#3
	.stabn	68,0,178,.LM115-.LFBB3
.LM115:
	ORL	r4,r4,r5
	.stabn	68,0,180,.LM116-.LFBB3
.LM116:
	LD.w	r3,[sp+#2]
	MOV	r5,#180
	ADD	r5,r3,r5
	LD.w	r5,[r5]
	LSL	r5,#2
	.stabn	68,0,179,.LM117-.LFBB3
.LM117:
	ORL	r4,r4,r5
	.stabn	68,0,181,.LM118-.LFBB3
.LM118:
	LD.w	r3,[sp+#2]
	MOV	r5,#184
	ADD	r5,r3,r5
	LD.w	r5,[r5]
	ADD	r5,r5,r5
	.stabn	68,0,180,.LM119-.LFBB3
.LM119:
	ORL	r4,r4,r5
	.stabn	68,0,182,.LM120-.LFBB3
.LM120:
	LD.w	r3,[sp+#2]
	MOV	r5,#188
	ADD	r5,r3,r5
	LD.w	r5,[r5]
	.stabn	68,0,151,.LM121-.LFBB3
.LM121:
	ORL	r5,r4,r5
	ST.w	[sp],r5
	.stabn	68,0,183,.LM122-.LFBB3
.LM122:
	LD.w	r5,[sp+#1]
	LD.w	r5,[r5+#1]
	MOV	r0,r5
	MOV	r1,#0
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r4,r0
	LD.w	r5,[sp+#1]
	ST.w	[r5+#1],r4
	.stabn	68,0,185,.LM123-.LFBB3
.LM123:
	ADD	sp,#12
	POP	lr
	JMP	lr
	.size	CFGL_Configuration, .-CFGL_Configuration
	.stabs	"tmpreg:(3,6)",128,0,62,0
	.stabn	192,0,0,.LFBB3-.LFBB3
	.stabn	224,0,0,.Lscope3-.LFBB3
.Lscope3:
	.stabs	"",36,0,0,.Lscope3-.LFBB3
	.stabd	78,0,0
	.section .text$CFGL_Struct_Init
	.type	.text$CFGL_Struct_Init$scode_local_4, @function
	.text$CFGL_Struct_Init$scode_loacal_4:
	.align	1
	.stabs	"CFGL_Struct_Init:F(0,15)",36,0,193,CFGL_Struct_Init
	.stabs	"CFGLInitStruct:p(0,17)",160,0,193,0
	.export	CFGL_Struct_Init
	.type	CFGL_Struct_Init, @function
CFGL_Struct_Init:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_cfgl.c",132,0,0,.Ltext4
.Ltext4:
	.stabn	68,0,194,.LM124-.LFBB4
.LM124:
.LFBB4:
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,196,.LM125-.LFBB4
.LM125:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5],r4
	.stabn	68,0,198,.LM126-.LFBB4
.LM126:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#1],r4
	.stabn	68,0,200,.LM127-.LFBB4
.LM127:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#2],r4
	.stabn	68,0,202,.LM128-.LFBB4
.LM128:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#3],r4
	.stabn	68,0,204,.LM129-.LFBB4
.LM129:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#4],r4
	.stabn	68,0,206,.LM130-.LFBB4
.LM130:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#5],r4
	.stabn	68,0,208,.LM131-.LFBB4
.LM131:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#6],r4
	.stabn	68,0,210,.LM132-.LFBB4
.LM132:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#7],r4
	.stabn	68,0,212,.LM133-.LFBB4
.LM133:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#8],r4
	.stabn	68,0,214,.LM134-.LFBB4
.LM134:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#9],r4
	.stabn	68,0,216,.LM135-.LFBB4
.LM135:
	LD.w	r5,[sp]
	LD	r4,#458752
	ST.w	[r5+#10],r4
	.stabn	68,0,218,.LM136-.LFBB4
.LM136:
	LD.w	r5,[sp]
	LD	r4,#28672
	ST.w	[r5+#11],r4
	.stabn	68,0,220,.LM137-.LFBB4
.LM137:
	LD.w	r5,[sp]
	LD	r4,#1792
	ST.w	[r5+#12],r4
	.stabn	68,0,222,.LM138-.LFBB4
.LM138:
	LD.w	r5,[sp]
	MOV	r4,#112
	ST.w	[r5+#13],r4
	.stabn	68,0,224,.LM139-.LFBB4
.LM139:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#14],r4
	.stabn	68,0,226,.LM140-.LFBB4
.LM140:
	LD.w	r5,[sp]
	MOV	r4,#7
	ST.w	[r5+#15],r4
	.stabn	68,0,229,.LM141-.LFBB4
.LM141:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#16],r4
	.stabn	68,0,231,.LM142-.LFBB4
.LM142:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#17],r4
	.stabn	68,0,233,.LM143-.LFBB4
.LM143:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#18],r4
	.stabn	68,0,235,.LM144-.LFBB4
.LM144:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#19],r4
	.stabn	68,0,237,.LM145-.LFBB4
.LM145:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#20],r4
	.stabn	68,0,239,.LM146-.LFBB4
.LM146:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#21],r4
	.stabn	68,0,241,.LM147-.LFBB4
.LM147:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#22],r4
	.stabn	68,0,243,.LM148-.LFBB4
.LM148:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#23],r4
	.stabn	68,0,246,.LM149-.LFBB4
.LM149:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#24],r4
	.stabn	68,0,248,.LM150-.LFBB4
.LM150:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#25],r4
	.stabn	68,0,250,.LM151-.LFBB4
.LM151:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#26],r4
	.stabn	68,0,252,.LM152-.LFBB4
.LM152:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#27],r4
	.stabn	68,0,254,.LM153-.LFBB4
.LM153:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#28],r4
	.stabn	68,0,256,.LM154-.LFBB4
.LM154:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#29],r4
	.stabn	68,0,258,.LM155-.LFBB4
.LM155:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#30],r4
	.stabn	68,0,260,.LM156-.LFBB4
.LM156:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#31],r4
	.stabn	68,0,263,.LM157-.LFBB4
.LM157:
	LD.w	r4,[sp]
	MOV	r5,#128
	ADD	r4,r4,r5
	MOV	r5,#0
	ST.w	[r4],r5
	.stabn	68,0,265,.LM158-.LFBB4
.LM158:
	LD.w	r4,[sp]
	MOV	r5,#132
	ADD	r4,r4,r5
	MOV	r5,#0
	ST.w	[r4],r5
	.stabn	68,0,267,.LM159-.LFBB4
.LM159:
	LD.w	r4,[sp]
	MOV	r5,#136
	ADD	r4,r4,r5
	MOV	r5,#0
	ST.w	[r4],r5
	.stabn	68,0,269,.LM160-.LFBB4
.LM160:
	LD.w	r4,[sp]
	MOV	r5,#140
	ADD	r4,r4,r5
	MOV	r5,#0
	ST.w	[r4],r5
	.stabn	68,0,271,.LM161-.LFBB4
.LM161:
	LD.w	r4,[sp]
	MOV	r5,#144
	ADD	r4,r4,r5
	MOV	r5,#0
	ST.w	[r4],r5
	.stabn	68,0,273,.LM162-.LFBB4
.LM162:
	LD.w	r4,[sp]
	MOV	r5,#148
	ADD	r4,r4,r5
	MOV	r5,#0
	ST.w	[r4],r5
	.stabn	68,0,275,.LM163-.LFBB4
.LM163:
	LD.w	r4,[sp]
	MOV	r5,#152
	ADD	r4,r4,r5
	MOV	r5,#0
	ST.w	[r4],r5
	.stabn	68,0,277,.LM164-.LFBB4
.LM164:
	LD.w	r4,[sp]
	MOV	r5,#156
	ADD	r4,r4,r5
	MOV	r5,#0
	ST.w	[r4],r5
	.stabn	68,0,280,.LM165-.LFBB4
.LM165:
	LD.w	r4,[sp]
	MOV	r5,#160
	ADD	r4,r4,r5
	MOV	r5,#0
	ST.w	[r4],r5
	.stabn	68,0,282,.LM166-.LFBB4
.LM166:
	LD.w	r4,[sp]
	MOV	r5,#164
	ADD	r4,r4,r5
	MOV	r5,#0
	ST.w	[r4],r5
	.stabn	68,0,284,.LM167-.LFBB4
.LM167:
	LD.w	r4,[sp]
	MOV	r5,#168
	ADD	r4,r4,r5
	MOV	r5,#0
	ST.w	[r4],r5
	.stabn	68,0,286,.LM168-.LFBB4
.LM168:
	LD.w	r4,[sp]
	MOV	r5,#172
	ADD	r4,r4,r5
	MOV	r5,#0
	ST.w	[r4],r5
	.stabn	68,0,288,.LM169-.LFBB4
.LM169:
	LD.w	r4,[sp]
	MOV	r5,#176
	ADD	r4,r4,r5
	MOV	r5,#0
	ST.w	[r4],r5
	.stabn	68,0,290,.LM170-.LFBB4
.LM170:
	LD.w	r4,[sp]
	MOV	r5,#180
	ADD	r4,r4,r5
	MOV	r5,#0
	ST.w	[r4],r5
	.stabn	68,0,292,.LM171-.LFBB4
.LM171:
	LD.w	r4,[sp]
	MOV	r5,#184
	ADD	r4,r4,r5
	MOV	r5,#0
	ST.w	[r4],r5
	.stabn	68,0,294,.LM172-.LFBB4
.LM172:
	LD.w	r4,[sp]
	MOV	r5,#188
	ADD	r4,r4,r5
	MOV	r5,#0
	ST.w	[r4],r5
	.stabn	68,0,295,.LM173-.LFBB4
.LM173:
	ADD	sp,#4
	JMP	lr
	.size	CFGL_Struct_Init, .-CFGL_Struct_Init
.Lscope4:
	.stabs	"",36,0,0,.Lscope4-.LFBB4
	.stabd	78,0,0
	.section .text$CFGL2_OUT_SYNCHRO_Enable
	.type	.text$CFGL2_OUT_SYNCHRO_Enable$scode_local_5, @function
	.text$CFGL2_OUT_SYNCHRO_Enable$scode_loacal_5:
	.align	1
	.stabs	"CFGL2_OUT_SYNCHRO_Enable:F(0,15)",36,0,303,CFGL2_OUT_SYNCHRO_Enable
	.stabs	"NewState:p(2,2)",160,0,303,0
	.export	CFGL2_OUT_SYNCHRO_Enable
	.type	CFGL2_OUT_SYNCHRO_Enable, @function
CFGL2_OUT_SYNCHRO_Enable:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_cfgl.c",132,0,0,.Ltext5
.Ltext5:
	.stabn	68,0,304,.LM174-.LFBB5
.LM174:
.LFBB5:
	PUSH	lr
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,306,.LM175-.LFBB5
.LM175:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L58
	LD.w	r5,[sp]
	CMP	r5,#1
	JNZ	.L59
.L58:
	MOV	r5,#1
	JMP	.L60
.L59:
	MOV	r5,#0
.L60:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,309,.LM176-.LFBB5
.LM176:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L61
	.stabn	68,0,312,.LM177-.LFBB5
.LM177:
	LD	r5,#1073752464
// inline asm begin
	// 312 "../src/kf32a9k1xxx_cfgl.c" 1
	SET [r5], #31
// inline asm end
	JMP	.L57
.L61:
	.stabn	68,0,318,.LM178-.LFBB5
.LM178:
	LD	r5,#1073752464
// inline asm begin
	// 318 "../src/kf32a9k1xxx_cfgl.c" 1
	CLR [r5], #31
// inline asm end
.L57:
	.stabn	68,0,320,.LM179-.LFBB5
.LM179:
	ADD	sp,#4
	POP	lr
	JMP	lr
	.size	CFGL2_OUT_SYNCHRO_Enable, .-CFGL2_OUT_SYNCHRO_Enable
.Lscope5:
	.stabs	"",36,0,0,.Lscope5-.LFBB5
	.stabd	78,0,0
	.section .text$CFGL1_OUT_SYNCHRO_Enable
	.type	.text$CFGL1_OUT_SYNCHRO_Enable$scode_local_6, @function
	.text$CFGL1_OUT_SYNCHRO_Enable$scode_loacal_6:
	.align	1
	.stabs	"CFGL1_OUT_SYNCHRO_Enable:F(0,15)",36,0,328,CFGL1_OUT_SYNCHRO_Enable
	.stabs	"NewState:p(2,2)",160,0,328,0
	.export	CFGL1_OUT_SYNCHRO_Enable
	.type	CFGL1_OUT_SYNCHRO_Enable, @function
CFGL1_OUT_SYNCHRO_Enable:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_cfgl.c",132,0,0,.Ltext6
.Ltext6:
	.stabn	68,0,329,.LM180-.LFBB6
.LM180:
.LFBB6:
	PUSH	lr
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,331,.LM181-.LFBB6
.LM181:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L64
	LD.w	r5,[sp]
	CMP	r5,#1
	JNZ	.L65
.L64:
	MOV	r5,#1
	JMP	.L66
.L65:
	MOV	r5,#0
.L66:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,334,.LM182-.LFBB6
.LM182:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L67
	.stabn	68,0,337,.LM183-.LFBB6
.LM183:
	LD	r5,#1073752464
// inline asm begin
	// 337 "../src/kf32a9k1xxx_cfgl.c" 1
	SET [r5], #30
// inline asm end
	JMP	.L63
.L67:
	.stabn	68,0,343,.LM184-.LFBB6
.LM184:
	LD	r5,#1073752464
// inline asm begin
	// 343 "../src/kf32a9k1xxx_cfgl.c" 1
	CLR [r5], #30
// inline asm end
.L63:
	.stabn	68,0,345,.LM185-.LFBB6
.LM185:
	ADD	sp,#4
	POP	lr
	JMP	lr
	.size	CFGL1_OUT_SYNCHRO_Enable, .-CFGL1_OUT_SYNCHRO_Enable
.Lscope6:
	.stabs	"",36,0,0,.Lscope6-.LFBB6
	.stabd	78,0,0
	.section .text$CFGL2_FALLINT_Enable
	.type	.text$CFGL2_FALLINT_Enable$scode_local_7, @function
	.text$CFGL2_FALLINT_Enable$scode_loacal_7:
	.align	1
	.stabs	"CFGL2_FALLINT_Enable:F(0,15)",36,0,354,CFGL2_FALLINT_Enable
	.stabs	"NewState:p(2,2)",160,0,354,0
	.export	CFGL2_FALLINT_Enable
	.type	CFGL2_FALLINT_Enable, @function
CFGL2_FALLINT_Enable:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_cfgl.c",132,0,0,.Ltext7
.Ltext7:
	.stabn	68,0,355,.LM186-.LFBB7
.LM186:
.LFBB7:
	PUSH	lr
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,357,.LM187-.LFBB7
.LM187:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L70
	LD.w	r5,[sp]
	CMP	r5,#1
	JNZ	.L71
.L70:
	MOV	r5,#1
	JMP	.L72
.L71:
	MOV	r5,#0
.L72:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,360,.LM188-.LFBB7
.LM188:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L73
	.stabn	68,0,363,.LM189-.LFBB7
.LM189:
	LD	r5,#1073752456
// inline asm begin
	// 363 "../src/kf32a9k1xxx_cfgl.c" 1
	SET [r5], #28
	.stabn	68,0,364,.LM190-.LFBB7
.LM190:
// inline asm end
	LD	r5,#1073752464
// inline asm begin
	// 364 "../src/kf32a9k1xxx_cfgl.c" 1
	SET [r5], #29
// inline asm end
	JMP	.L69
.L73:
	.stabn	68,0,370,.LM191-.LFBB7
.LM191:
	LD	r5,#1073752456
// inline asm begin
	// 370 "../src/kf32a9k1xxx_cfgl.c" 1
	CLR [r5], #28
	.stabn	68,0,371,.LM192-.LFBB7
.LM192:
// inline asm end
	LD	r5,#1073752464
// inline asm begin
	// 371 "../src/kf32a9k1xxx_cfgl.c" 1
	CLR [r5], #29
// inline asm end
.L69:
	.stabn	68,0,373,.LM193-.LFBB7
.LM193:
	ADD	sp,#4
	POP	lr
	JMP	lr
	.size	CFGL2_FALLINT_Enable, .-CFGL2_FALLINT_Enable
.Lscope7:
	.stabs	"",36,0,0,.Lscope7-.LFBB7
	.stabd	78,0,0
	.section .text$CFGL2_RISEINT_Enable
	.type	.text$CFGL2_RISEINT_Enable$scode_local_8, @function
	.text$CFGL2_RISEINT_Enable$scode_loacal_8:
	.align	1
	.stabs	"CFGL2_RISEINT_Enable:F(0,15)",36,0,382,CFGL2_RISEINT_Enable
	.stabs	"NewState:p(2,2)",160,0,382,0
	.export	CFGL2_RISEINT_Enable
	.type	CFGL2_RISEINT_Enable, @function
CFGL2_RISEINT_Enable:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_cfgl.c",132,0,0,.Ltext8
.Ltext8:
	.stabn	68,0,383,.LM194-.LFBB8
.LM194:
.LFBB8:
	PUSH	lr
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,385,.LM195-.LFBB8
.LM195:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L76
	LD.w	r5,[sp]
	CMP	r5,#1
	JNZ	.L77
.L76:
	MOV	r5,#1
	JMP	.L78
.L77:
	MOV	r5,#0
.L78:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,388,.LM196-.LFBB8
.LM196:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L79
	.stabn	68,0,391,.LM197-.LFBB8
.LM197:
	LD	r5,#1073752456
// inline asm begin
	// 391 "../src/kf32a9k1xxx_cfgl.c" 1
	SET [r5], #29
	.stabn	68,0,392,.LM198-.LFBB8
.LM198:
// inline asm end
	LD	r5,#1073752464
// inline asm begin
	// 392 "../src/kf32a9k1xxx_cfgl.c" 1
	SET [r5], #29
// inline asm end
	JMP	.L75
.L79:
	.stabn	68,0,398,.LM199-.LFBB8
.LM199:
	LD	r5,#1073752456
// inline asm begin
	// 398 "../src/kf32a9k1xxx_cfgl.c" 1
	CLR [r5], #29
	.stabn	68,0,399,.LM200-.LFBB8
.LM200:
// inline asm end
	LD	r5,#1073752464
// inline asm begin
	// 399 "../src/kf32a9k1xxx_cfgl.c" 1
	CLR [r5], #29
// inline asm end
.L75:
	.stabn	68,0,401,.LM201-.LFBB8
.LM201:
	ADD	sp,#4
	POP	lr
	JMP	lr
	.size	CFGL2_RISEINT_Enable, .-CFGL2_RISEINT_Enable
.Lscope8:
	.stabs	"",36,0,0,.Lscope8-.LFBB8
	.stabd	78,0,0
	.section .text$CFGL1_FALLINT_Enable
	.type	.text$CFGL1_FALLINT_Enable$scode_local_9, @function
	.text$CFGL1_FALLINT_Enable$scode_loacal_9:
	.align	1
	.stabs	"CFGL1_FALLINT_Enable:F(0,15)",36,0,410,CFGL1_FALLINT_Enable
	.stabs	"NewState:p(2,2)",160,0,410,0
	.export	CFGL1_FALLINT_Enable
	.type	CFGL1_FALLINT_Enable, @function
CFGL1_FALLINT_Enable:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_cfgl.c",132,0,0,.Ltext9
.Ltext9:
	.stabn	68,0,411,.LM202-.LFBB9
.LM202:
.LFBB9:
	PUSH	lr
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,413,.LM203-.LFBB9
.LM203:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L82
	LD.w	r5,[sp]
	CMP	r5,#1
	JNZ	.L83
.L82:
	MOV	r5,#1
	JMP	.L84
.L83:
	MOV	r5,#0
.L84:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,416,.LM204-.LFBB9
.LM204:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L85
	.stabn	68,0,419,.LM205-.LFBB9
.LM205:
	LD	r5,#1073752448
// inline asm begin
	// 419 "../src/kf32a9k1xxx_cfgl.c" 1
	SET [r5], #28
	.stabn	68,0,420,.LM206-.LFBB9
.LM206:
// inline asm end
	LD	r5,#1073752464
// inline asm begin
	// 420 "../src/kf32a9k1xxx_cfgl.c" 1
	SET [r5], #28
// inline asm end
	JMP	.L81
.L85:
	.stabn	68,0,426,.LM207-.LFBB9
.LM207:
	LD	r5,#1073752448
// inline asm begin
	// 426 "../src/kf32a9k1xxx_cfgl.c" 1
	CLR [r5], #28
	.stabn	68,0,427,.LM208-.LFBB9
.LM208:
// inline asm end
	LD	r5,#1073752464
// inline asm begin
	// 427 "../src/kf32a9k1xxx_cfgl.c" 1
	CLR [r5], #28
// inline asm end
.L81:
	.stabn	68,0,429,.LM209-.LFBB9
.LM209:
	ADD	sp,#4
	POP	lr
	JMP	lr
	.size	CFGL1_FALLINT_Enable, .-CFGL1_FALLINT_Enable
.Lscope9:
	.stabs	"",36,0,0,.Lscope9-.LFBB9
	.stabd	78,0,0
	.section .text$CFGL1_RISEINT_Enable
	.type	.text$CFGL1_RISEINT_Enable$scode_local_10, @function
	.text$CFGL1_RISEINT_Enable$scode_loacal_10:
	.align	1
	.stabs	"CFGL1_RISEINT_Enable:F(0,15)",36,0,438,CFGL1_RISEINT_Enable
	.stabs	"NewState:p(2,2)",160,0,438,0
	.export	CFGL1_RISEINT_Enable
	.type	CFGL1_RISEINT_Enable, @function
CFGL1_RISEINT_Enable:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_cfgl.c",132,0,0,.Ltext10
.Ltext10:
	.stabn	68,0,439,.LM210-.LFBB10
.LM210:
.LFBB10:
	PUSH	lr
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,441,.LM211-.LFBB10
.LM211:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L88
	LD.w	r5,[sp]
	CMP	r5,#1
	JNZ	.L89
.L88:
	MOV	r5,#1
	JMP	.L90
.L89:
	MOV	r5,#0
.L90:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,444,.LM212-.LFBB10
.LM212:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L91
	.stabn	68,0,447,.LM213-.LFBB10
.LM213:
	LD	r5,#1073752448
// inline asm begin
	// 447 "../src/kf32a9k1xxx_cfgl.c" 1
	SET [r5], #29
	.stabn	68,0,448,.LM214-.LFBB10
.LM214:
// inline asm end
	LD	r5,#1073752464
// inline asm begin
	// 448 "../src/kf32a9k1xxx_cfgl.c" 1
	SET [r5], #28
// inline asm end
	JMP	.L87
.L91:
	.stabn	68,0,454,.LM215-.LFBB10
.LM215:
	LD	r5,#1073752448
// inline asm begin
	// 454 "../src/kf32a9k1xxx_cfgl.c" 1
	CLR [r5], #29
	.stabn	68,0,455,.LM216-.LFBB10
.LM216:
// inline asm end
	LD	r5,#1073752464
// inline asm begin
	// 455 "../src/kf32a9k1xxx_cfgl.c" 1
	CLR [r5], #28
// inline asm end
.L87:
	.stabn	68,0,457,.LM217-.LFBB10
.LM217:
	ADD	sp,#4
	POP	lr
	JMP	lr
	.size	CFGL1_RISEINT_Enable, .-CFGL1_RISEINT_Enable
.Lscope10:
	.stabs	"",36,0,0,.Lscope10-.LFBB10
	.stabd	78,0,0
	.section .text$CFGL1_Get_INT_Flag
	.type	.text$CFGL1_Get_INT_Flag$scode_local_11, @function
	.text$CFGL1_Get_INT_Flag$scode_loacal_11:
	.align	1
	.stabs	"CFGL1_Get_INT_Flag:F(2,4)",36,0,465,CFGL1_Get_INT_Flag
	.export	CFGL1_Get_INT_Flag
	.type	CFGL1_Get_INT_Flag, @function
CFGL1_Get_INT_Flag:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_cfgl.c",132,0,0,.Ltext11
.Ltext11:
	.stabn	68,0,466,.LM218-.LFBB11
.LM218:
.LFBB11:
	.stabn	68,0,468,.LM219-.LFBB11
.LM219:
	LD	r5,#1073752456
	LD.w	r4,[r5+#2]
	MOV	r5,#255
	ADD	r5,r5,#1
	ANL	r5,r4,r5
	CMP	r5,#0
	JZ	.L94
	.stabn	68,0,471,.LM220-.LFBB11
.LM220:
	MOV	r5,#1
	JMP	.L95
.L94:
	.stabn	68,0,476,.LM221-.LFBB11
.LM221:
	MOV	r5,#0
.L95:
	.stabn	68,0,478,.LM222-.LFBB11
.LM222:
	MOV	r0,r5
	JMP	lr
	.size	CFGL1_Get_INT_Flag, .-CFGL1_Get_INT_Flag
.Lscope11:
	.stabs	"",36,0,0,.Lscope11-.LFBB11
	.stabd	78,0,0
	.section .text$CFGL2_Get_INT_Flag
	.type	.text$CFGL2_Get_INT_Flag$scode_local_12, @function
	.text$CFGL2_Get_INT_Flag$scode_loacal_12:
	.align	1
	.stabs	"CFGL2_Get_INT_Flag:F(2,4)",36,0,486,CFGL2_Get_INT_Flag
	.export	CFGL2_Get_INT_Flag
	.type	CFGL2_Get_INT_Flag, @function
CFGL2_Get_INT_Flag:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_cfgl.c",132,0,0,.Ltext12
.Ltext12:
	.stabn	68,0,487,.LM223-.LFBB12
.LM223:
.LFBB12:
	.stabn	68,0,489,.LM224-.LFBB12
.LM224:
	LD	r5,#1073752456
	LD.w	r4,[r5+#2]
	MOV	r5,#1
	LSL	r5,#9
	ANL	r5,r4,r5
	CMP	r5,#0
	JZ	.L97
	.stabn	68,0,492,.LM225-.LFBB12
.LM225:
	MOV	r5,#1
	JMP	.L98
.L97:
	.stabn	68,0,497,.LM226-.LFBB12
.LM226:
	MOV	r5,#0
.L98:
	.stabn	68,0,499,.LM227-.LFBB12
.LM227:
	MOV	r0,r5
	JMP	lr
	.size	CFGL2_Get_INT_Flag, .-CFGL2_Get_INT_Flag
.Lscope12:
	.stabs	"",36,0,0,.Lscope12-.LFBB12
	.stabd	78,0,0
	.section .text$CFGL1_Clear_RISEINT_Flag
	.type	.text$CFGL1_Clear_RISEINT_Flag$scode_local_13, @function
	.text$CFGL1_Clear_RISEINT_Flag$scode_loacal_13:
	.align	1
	.stabs	"CFGL1_Clear_RISEINT_Flag:F(0,15)",36,0,507,CFGL1_Clear_RISEINT_Flag
	.export	CFGL1_Clear_RISEINT_Flag
	.type	CFGL1_Clear_RISEINT_Flag, @function
CFGL1_Clear_RISEINT_Flag:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_cfgl.c",132,0,0,.Ltext13
.Ltext13:
	.stabn	68,0,508,.LM228-.LFBB13
.LM228:
.LFBB13:
	.stabn	68,0,510,.LM229-.LFBB13
.LM229:
	LD	r5,#1073752448
// inline asm begin
	// 510 "../src/kf32a9k1xxx_cfgl.c" 1
	CLR [r5], #29
	.stabn	68,0,511,.LM230-.LFBB13
.LM230:
// inline asm end
	NOP
.L100:
	LD	r5,#1073752456
	LD.w	r4,[r5+#2]
	MOV	r5,#255
	ADD	r5,r5,#1
	ANL	r5,r4,r5
	LSR	r5,#8
	CMP	r5,#0
	JNZ	.L100
	.stabn	68,0,512,.LM231-.LFBB13
.LM231:
	LD	r5,#1073752448
// inline asm begin
	// 512 "../src/kf32a9k1xxx_cfgl.c" 1
	SET [r5], #29
	.stabn	68,0,513,.LM232-.LFBB13
.LM232:
// inline asm end
	JMP	lr
	.size	CFGL1_Clear_RISEINT_Flag, .-CFGL1_Clear_RISEINT_Flag
.Lscope13:
	.stabs	"",36,0,0,.Lscope13-.LFBB13
	.stabd	78,0,0
	.section .text$CFGL1_Clear_FALLINT_Flag
	.type	.text$CFGL1_Clear_FALLINT_Flag$scode_local_14, @function
	.text$CFGL1_Clear_FALLINT_Flag$scode_loacal_14:
	.align	1
	.stabs	"CFGL1_Clear_FALLINT_Flag:F(0,15)",36,0,521,CFGL1_Clear_FALLINT_Flag
	.export	CFGL1_Clear_FALLINT_Flag
	.type	CFGL1_Clear_FALLINT_Flag, @function
CFGL1_Clear_FALLINT_Flag:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_cfgl.c",132,0,0,.Ltext14
.Ltext14:
	.stabn	68,0,522,.LM233-.LFBB14
.LM233:
.LFBB14:
	.stabn	68,0,524,.LM234-.LFBB14
.LM234:
	LD	r5,#1073752448
// inline asm begin
	// 524 "../src/kf32a9k1xxx_cfgl.c" 1
	CLR [r5], #28
	.stabn	68,0,525,.LM235-.LFBB14
.LM235:
// inline asm end
	NOP
.L102:
	LD	r5,#1073752456
	LD.w	r4,[r5+#2]
	MOV	r5,#255
	ADD	r5,r5,#1
	ANL	r5,r4,r5
	LSR	r5,#8
	CMP	r5,#0
	JNZ	.L102
	.stabn	68,0,526,.LM236-.LFBB14
.LM236:
	LD	r5,#1073752448
// inline asm begin
	// 526 "../src/kf32a9k1xxx_cfgl.c" 1
	SET [r5], #28
	.stabn	68,0,527,.LM237-.LFBB14
.LM237:
// inline asm end
	JMP	lr
	.size	CFGL1_Clear_FALLINT_Flag, .-CFGL1_Clear_FALLINT_Flag
.Lscope14:
	.stabs	"",36,0,0,.Lscope14-.LFBB14
	.stabd	78,0,0
	.section .text$CFGL1_Clear_RISEFALLINT_Flag
	.type	.text$CFGL1_Clear_RISEFALLINT_Flag$scode_local_15, @function
	.text$CFGL1_Clear_RISEFALLINT_Flag$scode_loacal_15:
	.align	1
	.stabs	"CFGL1_Clear_RISEFALLINT_Flag:F(0,15)",36,0,535,CFGL1_Clear_RISEFALLINT_Flag
	.export	CFGL1_Clear_RISEFALLINT_Flag
	.type	CFGL1_Clear_RISEFALLINT_Flag, @function
CFGL1_Clear_RISEFALLINT_Flag:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_cfgl.c",132,0,0,.Ltext15
.Ltext15:
	.stabn	68,0,536,.LM238-.LFBB15
.LM238:
.LFBB15:
	.stabn	68,0,538,.LM239-.LFBB15
.LM239:
	LD	r5,#1073752448
// inline asm begin
	// 538 "../src/kf32a9k1xxx_cfgl.c" 1
	CLR [r5], #28
	.stabn	68,0,539,.LM240-.LFBB15
.LM240:
// inline asm end
	LD	r5,#1073752448
// inline asm begin
	// 539 "../src/kf32a9k1xxx_cfgl.c" 1
	CLR [r5], #29
	.stabn	68,0,540,.LM241-.LFBB15
.LM241:
// inline asm end
	NOP
.L104:
	LD	r5,#1073752456
	LD.w	r4,[r5+#2]
	MOV	r5,#255
	ADD	r5,r5,#1
	ANL	r5,r4,r5
	LSR	r5,#8
	CMP	r5,#0
	JNZ	.L104
	.stabn	68,0,541,.LM242-.LFBB15
.LM242:
	LD	r5,#1073752448
// inline asm begin
	// 541 "../src/kf32a9k1xxx_cfgl.c" 1
	SET [r5], #28
	.stabn	68,0,542,.LM243-.LFBB15
.LM243:
// inline asm end
	LD	r5,#1073752448
// inline asm begin
	// 542 "../src/kf32a9k1xxx_cfgl.c" 1
	SET [r5], #29
	.stabn	68,0,543,.LM244-.LFBB15
.LM244:
// inline asm end
	JMP	lr
	.size	CFGL1_Clear_RISEFALLINT_Flag, .-CFGL1_Clear_RISEFALLINT_Flag
.Lscope15:
	.stabs	"",36,0,0,.Lscope15-.LFBB15
	.stabd	78,0,0
	.section .text$CFGL2_Clear_RISEINT_Flag
	.type	.text$CFGL2_Clear_RISEINT_Flag$scode_local_16, @function
	.text$CFGL2_Clear_RISEINT_Flag$scode_loacal_16:
	.align	1
	.stabs	"CFGL2_Clear_RISEINT_Flag:F(0,15)",36,0,551,CFGL2_Clear_RISEINT_Flag
	.export	CFGL2_Clear_RISEINT_Flag
	.type	CFGL2_Clear_RISEINT_Flag, @function
CFGL2_Clear_RISEINT_Flag:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_cfgl.c",132,0,0,.Ltext16
.Ltext16:
	.stabn	68,0,552,.LM245-.LFBB16
.LM245:
.LFBB16:
	.stabn	68,0,554,.LM246-.LFBB16
.LM246:
	LD	r5,#1073752456
// inline asm begin
	// 554 "../src/kf32a9k1xxx_cfgl.c" 1
	CLR [r5], #29
	.stabn	68,0,555,.LM247-.LFBB16
.LM247:
// inline asm end
	NOP
.L106:
	LD	r5,#1073752456
	LD.w	r4,[r5+#2]
	MOV	r5,#1
	LSL	r5,#9
	ANL	r5,r4,r5
	LSR	r5,#9
	CMP	r5,#0
	JNZ	.L106
	.stabn	68,0,556,.LM248-.LFBB16
.LM248:
	LD	r5,#1073752456
// inline asm begin
	// 556 "../src/kf32a9k1xxx_cfgl.c" 1
	SET [r5], #29
	.stabn	68,0,557,.LM249-.LFBB16
.LM249:
// inline asm end
	JMP	lr
	.size	CFGL2_Clear_RISEINT_Flag, .-CFGL2_Clear_RISEINT_Flag
.Lscope16:
	.stabs	"",36,0,0,.Lscope16-.LFBB16
	.stabd	78,0,0
	.section .text$CFGL2_Clear_FALLINT_Flag
	.type	.text$CFGL2_Clear_FALLINT_Flag$scode_local_17, @function
	.text$CFGL2_Clear_FALLINT_Flag$scode_loacal_17:
	.align	1
	.stabs	"CFGL2_Clear_FALLINT_Flag:F(0,15)",36,0,565,CFGL2_Clear_FALLINT_Flag
	.export	CFGL2_Clear_FALLINT_Flag
	.type	CFGL2_Clear_FALLINT_Flag, @function
CFGL2_Clear_FALLINT_Flag:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_cfgl.c",132,0,0,.Ltext17
.Ltext17:
	.stabn	68,0,566,.LM250-.LFBB17
.LM250:
.LFBB17:
	.stabn	68,0,568,.LM251-.LFBB17
.LM251:
	LD	r5,#1073752456
// inline asm begin
	// 568 "../src/kf32a9k1xxx_cfgl.c" 1
	CLR [r5], #28
	.stabn	68,0,569,.LM252-.LFBB17
.LM252:
// inline asm end
	NOP
.L108:
	LD	r5,#1073752456
	LD.w	r4,[r5+#2]
	MOV	r5,#1
	LSL	r5,#9
	ANL	r5,r4,r5
	LSR	r5,#9
	CMP	r5,#0
	JNZ	.L108
	.stabn	68,0,570,.LM253-.LFBB17
.LM253:
	LD	r5,#1073752456
// inline asm begin
	// 570 "../src/kf32a9k1xxx_cfgl.c" 1
	SET [r5], #28
	.stabn	68,0,571,.LM254-.LFBB17
.LM254:
// inline asm end
	JMP	lr
	.size	CFGL2_Clear_FALLINT_Flag, .-CFGL2_Clear_FALLINT_Flag
.Lscope17:
	.stabs	"",36,0,0,.Lscope17-.LFBB17
	.stabd	78,0,0
	.section .text$CFGL2_Clear_RISEFALLINT_Flag
	.type	.text$CFGL2_Clear_RISEFALLINT_Flag$scode_local_18, @function
	.text$CFGL2_Clear_RISEFALLINT_Flag$scode_loacal_18:
	.align	1
	.stabs	"CFGL2_Clear_RISEFALLINT_Flag:F(0,15)",36,0,579,CFGL2_Clear_RISEFALLINT_Flag
	.export	CFGL2_Clear_RISEFALLINT_Flag
	.type	CFGL2_Clear_RISEFALLINT_Flag, @function
CFGL2_Clear_RISEFALLINT_Flag:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_cfgl.c",132,0,0,.Ltext18
.Ltext18:
	.stabn	68,0,580,.LM255-.LFBB18
.LM255:
.LFBB18:
	.stabn	68,0,582,.LM256-.LFBB18
.LM256:
	LD	r5,#1073752456
// inline asm begin
	// 582 "../src/kf32a9k1xxx_cfgl.c" 1
	CLR [r5], #28
	.stabn	68,0,583,.LM257-.LFBB18
.LM257:
// inline asm end
	LD	r5,#1073752456
// inline asm begin
	// 583 "../src/kf32a9k1xxx_cfgl.c" 1
	CLR [r5], #29
	.stabn	68,0,584,.LM258-.LFBB18
.LM258:
// inline asm end
	NOP
.L110:
	LD	r5,#1073752456
	LD.w	r4,[r5+#2]
	MOV	r5,#1
	LSL	r5,#9
	ANL	r5,r4,r5
	LSR	r5,#9
	CMP	r5,#0
	JNZ	.L110
	.stabn	68,0,585,.LM259-.LFBB18
.LM259:
	LD	r5,#1073752456
// inline asm begin
	// 585 "../src/kf32a9k1xxx_cfgl.c" 1
	SET [r5], #28
	.stabn	68,0,586,.LM260-.LFBB18
.LM260:
// inline asm end
	LD	r5,#1073752456
// inline asm begin
	// 586 "../src/kf32a9k1xxx_cfgl.c" 1
	SET [r5], #29
	.stabn	68,0,587,.LM261-.LFBB18
.LM261:
// inline asm end
	JMP	lr
	.size	CFGL2_Clear_RISEFALLINT_Flag, .-CFGL2_Clear_RISEFALLINT_Flag
.Lscope18:
	.stabs	"",36,0,0,.Lscope18-.LFBB18
	.stabd	78,0,0
	.section .text$CFGL2_OUT_STATE
	.type	.text$CFGL2_OUT_STATE$scode_local_19, @function
	.text$CFGL2_OUT_STATE$scode_loacal_19:
	.align	1
	.stabs	"CFGL2_OUT_STATE:F(2,4)",36,0,595,CFGL2_OUT_STATE
	.export	CFGL2_OUT_STATE
	.type	CFGL2_OUT_STATE, @function
CFGL2_OUT_STATE:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_cfgl.c",132,0,0,.Ltext19
.Ltext19:
	.stabn	68,0,596,.LM262-.LFBB19
.LM262:
.LFBB19:
	.stabn	68,0,598,.LM263-.LFBB19
.LM263:
	LD	r5,#1073752456
	LD.w	r4,[r5+#2]
	MOV	r5,#2
	ANL	r5,r4,r5
	CMP	r5,#0
	JZ	.L112
	.stabn	68,0,601,.LM264-.LFBB19
.LM264:
	MOV	r5,#1
	JMP	.L113
.L112:
	.stabn	68,0,606,.LM265-.LFBB19
.LM265:
	MOV	r5,#0
.L113:
	.stabn	68,0,608,.LM266-.LFBB19
.LM266:
	MOV	r0,r5
	JMP	lr
	.size	CFGL2_OUT_STATE, .-CFGL2_OUT_STATE
.Lscope19:
	.stabs	"",36,0,0,.Lscope19-.LFBB19
	.stabd	78,0,0
	.section .text$CFGL1_OUT_STATE
	.type	.text$CFGL1_OUT_STATE$scode_local_20, @function
	.text$CFGL1_OUT_STATE$scode_loacal_20:
	.align	1
	.stabs	"CFGL1_OUT_STATE:F(2,4)",36,0,616,CFGL1_OUT_STATE
	.export	CFGL1_OUT_STATE
	.type	CFGL1_OUT_STATE, @function
CFGL1_OUT_STATE:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_cfgl.c",132,0,0,.Ltext20
.Ltext20:
	.stabn	68,0,617,.LM267-.LFBB20
.LM267:
.LFBB20:
	.stabn	68,0,619,.LM268-.LFBB20
.LM268:
	LD	r5,#1073752456
	LD.w	r4,[r5+#2]
	MOV	r5,#1
	ANL	r5,r4,r5
	CMP	r5,#0
	JZ	.L115
	.stabn	68,0,622,.LM269-.LFBB20
.LM269:
	MOV	r5,#1
	JMP	.L116
.L115:
	.stabn	68,0,627,.LM270-.LFBB20
.LM270:
	MOV	r5,#0
.L116:
	.stabn	68,0,629,.LM271-.LFBB20
.LM271:
	MOV	r0,r5
	JMP	lr
	.size	CFGL1_OUT_STATE, .-CFGL1_OUT_STATE
.Lscope20:
	.stabs	"",36,0,0,.Lscope20-.LFBB20
	.stabd	78,0,0
	.section .text$CFGL_Clear_INT_Flag
	.type	.text$CFGL_Clear_INT_Flag$scode_local_21, @function
	.text$CFGL_Clear_INT_Flag$scode_loacal_21:
	.align	1
	.stabs	"CFGL_Clear_INT_Flag:F(0,15)",36,0,637,CFGL_Clear_INT_Flag
	.export	CFGL_Clear_INT_Flag
	.type	CFGL_Clear_INT_Flag, @function
CFGL_Clear_INT_Flag:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_cfgl.c",132,0,0,.Ltext21
.Ltext21:
	.stabn	68,0,638,.LM272-.LFBB21
.LM272:
.LFBB21:
	PUSH	{r6, lr}
	.stabn	68,0,639,.LM273-.LFBB21
.LM273:
	LD	r6,#1073752456
	LD	r5,#1073752456
	LD.w	r5,[r5+#2]
	MOV	r0,r5
	MOV	r1,#4
	NOT	r1,r1
	MOV	r2,#0
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r5,r0
	ST.w	[r6+#2],r5
	.stabn	68,0,640,.LM274-.LFBB21
.LM274:
	POP	r6
	POP	lr
	JMP	lr
	.size	CFGL_Clear_INT_Flag, .-CFGL_Clear_INT_Flag
.Lscope21:
	.stabs	"",36,0,0,.Lscope21-.LFBB21
	.stabd	78,0,0
	.text
	.stabs	"",100,0,0,.Letext0
.Letext0:
