( Automagically generated. DO NOT EDIT!
  Generated by https://github.com/nimblemachines/kinetis-chip-equates/
  from CMSIS-SVD source file https://raw.githubusercontent.com/anarchitech/muforth-anarchitech/master/mu/target/ESP/svd/esp32/esp32_base.svd)

loading ESP32S3 equates

sealed .equates.    ( chip equates and other constants for target)

( First, a few defining words, which we'll use to load the "equates".)
: equ     ( offset)  current preserve  .equates. definitions  constant ;
: vector  ( offset)  equ ;
: |  \ -- ;  ( | ignores the bit-fields that follow each register name)
: aka   .equates. chain' execute ;  ( for making synonyms)

hex

( Vectors)
0070 vector UHCI0_irq         | IRQ 12
0074 vector UHCI1_irq         | IRQ 13
0078 vector TG0_T0_LEVEL_irq  | IRQ 14
007c vector TG0_T1_LEVEL_irq  | IRQ 15
0080 vector TG0_WDT_LEVEL_irq | IRQ 16
0084 vector TG0_LACT_LEVEL_irq | IRQ 17
0088 vector TG1_T0_LEVEL_irq  | IRQ 18
008c vector TG1_T1_LEVEL_irq  | IRQ 19
0090 vector TG1_WDT_LEVEL_irq | IRQ 20
0094 vector TG1_LACT_LEVEL_irq | IRQ 21
0098 vector GPIO_irq          | IRQ 22
009c vector GPIO_NMI_irq      | IRQ 23
00b0 vector SPI0_irq          | IRQ 28
00b4 vector SPI1_irq          | IRQ 29
00c8 vector UART0_irq         | IRQ 34
00cc vector UART1_irq         | IRQ 35
00d0 vector UART2_irq         | IRQ 36
00dc vector PWM0_irq          | IRQ 39
00e0 vector PWM1_irq          | IRQ 40
00ec vector LEDC_irq          | IRQ 43
00f0 vector EFUSE_irq         | IRQ 44
00f8 vector RTC_CORE_irq      | IRQ 46
0100 vector PCNT_irq          | IRQ 48
0104 vector I2C_EXT0_irq      | IRQ 49
0108 vector I2C_EXT1_irq      | IRQ 50
010c vector RSA_irq           | IRQ 51
0110 vector SPI1_DMA_irq      | IRQ 52
0128 vector TG0_T0_EDGE_irq   | IRQ 58
012c vector TG0_T1_EDGE_irq   | IRQ 59
0130 vector TG0_WDT_EDGE_irq  | IRQ 60
0134 vector TG0_LACT_EDGE_irq | IRQ 61
0138 vector TG1_T0_EDGE_irq   | IRQ 62
013c vector TG1_T1_EDGE_irq   | IRQ 63
0140 vector TG1_WDT_EDGE_irq  | IRQ 64
0144 vector TG1_LACT_EDGE_irq | IRQ 65
0148 vector LAST_irq          | IRQ 66: dummy LAST vector to mark end of vector table

( Register addresses)

( UART0)
6000_0000 equ UART0_FIFO             | FIFO data register
6000_0010 equ UART0_INT_CLR          | Interrupt clear bits
6000_0014 equ UART0_CLKDIV           | Clock divider configuration
6000_0018 equ UART0_RX_FILT          | Rx Filter configuration
6000_001c equ UART0_STATUS           | UART status register
6000_0020 equ UART0_CONF0            | a
6000_0024 equ UART0_CONF1            | Configuration register 1
6000_0028 equ UART0_LOWPULSE         | Autobaud minimum low pulse duration register
6000_002c equ UART0_HIGHPULSE        | Autobaud minimum high pulse duration register
6000_0030 equ UART0_RXD_CNT          | Autobaud edge change count register
6000_0034 equ UART0_FLOW_CONF        | Software flow-control configuration
6000_0038 equ UART0_SLEEP_CONF       | Sleep-mode configuration
6000_003c equ UART0_SWFC_CONF0       | Software flow-control character configuration
6000_0004 equ UART0_INT_RAW          | Raw interrupt status
6000_0040 equ UART0_SWFC_CONF1       | Software flow-control character configuration
6000_0044 equ UART0_TXBRK_CONF       | Tx Break character configuration
6000_0048 equ UART0_IDLE_CONF        | Frame-end idle configuration
6000_004c equ UART0_RS485_CONF       | RS485 mode configuration
6000_0050 equ UART0_AT_CMD_PRECNT    | Pre-sequence timing configuration
6000_0054 equ UART0_AT_CMD_POSTCNT   | Post-sequence timing configuration
6000_0058 equ UART0_AT_CMD_GAPTOUT   | Timeout configuration
6000_005c equ UART0_AT_CMD_CHAR      | AT escape sequence detection configuration
6000_0060 equ UART0_MEM_CONF         | UART threshold and allocation configuration
6000_0064 equ UART0_MEM_TX_STATUS    | Tx-FIFO write and read offset address.
6000_0068 equ UART0_MEM_RX_STATUS    | Rx-FIFO write and read offset address.
6000_006c equ UART0_FSM_STATUS       | UART transmit and receive status.
6000_0070 equ UART0_POSPULSE         | Autobaud high pulse register
6000_0074 equ UART0_NEGPULSE         | Autobaud low pulse register
6000_0078 equ UART0_CLK_CONF         | UART core clock configuration
6000_007c equ UART0_DATE             | UART Version register
6000_0008 equ UART0_INT_ST           | Masked interrupt status
6000_0080 equ UART0_ID               | UART ID register
6000_000c equ UART0_INT_ENA          | Interrupt enable bits

( SPI1)
6000_2000 equ SPI1_CMD                | SPI1 memory command register
6000_2010 equ SPI1_CTRL2              | SPI1 control2 register
6000_2014 equ SPI1_CLOCK              | SPI_CLK clock division register when SPI1 accesses to flash or Ext_RAM.
6000_2018 equ SPI1_USER               | SPI1 user register.
6000_201c equ SPI1_USER1              | SPI1 user1 register.
6000_2020 equ SPI1_USER2              | SPI1 user2 register.
6000_2024 equ SPI1_MOSI_DLEN          | SPI1 write-data bit length register.
6000_2028 equ SPI1_MISO_DLEN          | SPI1 read-data bit length register.
6000_202c equ SPI1_RD_STATUS          | SPI1 read control register.
6000_2030 equ SPI1_EXT_ADDR           | SPI1 extended address register.
6000_2034 equ SPI1_MISC               | SPI1 misc register.
6000_2038 equ SPI1_TX_CRC             | SPI1 CRC data register.
6000_203c equ SPI1_CACHE_FCTRL        | SPI1 bit mode control register.
6000_23fc equ SPI1_DATE               | SPI0 version control register
6000_2004 equ SPI1_ADDR               | SPI1 address register
6000_2054 equ SPI1_FSM                | SPI1 state machine(FSM) status register.
6000_2058 equ SPI1_W0                 | SPI1 memory data buffer0
6000_205c equ SPI1_W1                 | SPI1 memory data buffer1
6000_2060 equ SPI1_W2                 | SPI1 memory data buffer2
6000_2064 equ SPI1_W3                 | SPI1 memory data buffer3
6000_2068 equ SPI1_W4                 | SPI1 memory data buffer4
6000_206c equ SPI1_W5                 | SPI1 memory data buffer5
6000_2070 equ SPI1_W6                 | SPI1 memory data buffer6
6000_2074 equ SPI1_W7                 | SPI1 memory data buffer7
6000_2078 equ SPI1_W8                 | SPI1 memory data buffer8
6000_207c equ SPI1_W9                 | SPI1 memory data buffer9
6000_2008 equ SPI1_CTRL               | SPI1 control register
6000_2080 equ SPI1_W10                | SPI1 memory data buffer10
6000_2084 equ SPI1_W11                | SPI1 memory data buffer11
6000_2088 equ SPI1_W12                | SPI1 memory data buffer12
6000_208c equ SPI1_W13                | SPI1 memory data buffer13
6000_2090 equ SPI1_W14                | SPI1 memory data buffer14
6000_2094 equ SPI1_W15                | SPI1 memory data buffer15
6000_2098 equ SPI1_FLASH_WAITI_CTRL   | SPI1 wait idle control register
6000_209c equ SPI1_FLASH_SUS_CMD      | SPI1 flash suspend control register
6000_20a0 equ SPI1_FLASH_SUS_CTRL     | SPI1 flash suspend command register
6000_20a4 equ SPI1_SUS_STATUS         | SPI1 flash suspend status register
6000_20a8 equ SPI1_TIMING_CALI        | SPI1 timing compensation register when accesses to flash or Ext_RAM.
6000_200c equ SPI1_CTRL1              | SPI1 control1 register
6000_20e0 equ SPI1_DDR                | SPI1 DDR control register
6000_20e8 equ SPI1_CLOCK_GATE         | SPI1 clk_gate register
6000_20f0 equ SPI1_INT_ENA            | SPI1 interrupt enable register
6000_20f4 equ SPI1_INT_CLR            | SPI1 interrupt clear register
6000_20f8 equ SPI1_INT_RAW            | SPI1 interrupt raw register
6000_20fc equ SPI1_INT_ST             | SPI1 interrupt status register

( SPI0)
6000_3000 equ SPI0_CMD                | SPI1 memory command register
6000_3010 equ SPI0_CTRL2              | SPI1 control2 register
6000_3014 equ SPI0_CLOCK              | SPI_CLK clock division register when SPI1 accesses to flash or Ext_RAM.
6000_3018 equ SPI0_USER               | SPI1 user register.
6000_301c equ SPI0_USER1              | SPI1 user1 register.
6000_3020 equ SPI0_USER2              | SPI1 user2 register.
6000_3024 equ SPI0_MOSI_DLEN          | SPI1 write-data bit length register.
6000_3028 equ SPI0_MISO_DLEN          | SPI1 read-data bit length register.
6000_302c equ SPI0_RD_STATUS          | SPI1 read control register.
6000_3030 equ SPI0_EXT_ADDR           | SPI1 extended address register.
6000_3034 equ SPI0_MISC               | SPI1 misc register.
6000_3038 equ SPI0_TX_CRC             | SPI1 CRC data register.
6000_303c equ SPI0_CACHE_FCTRL        | SPI1 bit mode control register.
6000_33fc equ SPI0_DATE               | SPI0 version control register
6000_3004 equ SPI0_ADDR               | SPI1 address register
6000_3054 equ SPI0_FSM                | SPI1 state machine(FSM) status register.
6000_3058 equ SPI0_W0                 | SPI1 memory data buffer0
6000_305c equ SPI0_W1                 | SPI1 memory data buffer1
6000_3060 equ SPI0_W2                 | SPI1 memory data buffer2
6000_3064 equ SPI0_W3                 | SPI1 memory data buffer3
6000_3068 equ SPI0_W4                 | SPI1 memory data buffer4
6000_306c equ SPI0_W5                 | SPI1 memory data buffer5
6000_3070 equ SPI0_W6                 | SPI1 memory data buffer6
6000_3074 equ SPI0_W7                 | SPI1 memory data buffer7
6000_3078 equ SPI0_W8                 | SPI1 memory data buffer8
6000_307c equ SPI0_W9                 | SPI1 memory data buffer9
6000_3008 equ SPI0_CTRL               | SPI1 control register
6000_3080 equ SPI0_W10                | SPI1 memory data buffer10
6000_3084 equ SPI0_W11                | SPI1 memory data buffer11
6000_3088 equ SPI0_W12                | SPI1 memory data buffer12
6000_308c equ SPI0_W13                | SPI1 memory data buffer13
6000_3090 equ SPI0_W14                | SPI1 memory data buffer14
6000_3094 equ SPI0_W15                | SPI1 memory data buffer15
6000_3098 equ SPI0_FLASH_WAITI_CTRL   | SPI1 wait idle control register
6000_309c equ SPI0_FLASH_SUS_CMD      | SPI1 flash suspend control register
6000_30a0 equ SPI0_FLASH_SUS_CTRL     | SPI1 flash suspend command register
6000_30a4 equ SPI0_SUS_STATUS         | SPI1 flash suspend status register
6000_30a8 equ SPI0_TIMING_CALI        | SPI1 timing compensation register when accesses to flash or Ext_RAM.
6000_300c equ SPI0_CTRL1              | SPI1 control1 register
6000_30e0 equ SPI0_DDR                | SPI1 DDR control register
6000_30e8 equ SPI0_CLOCK_GATE         | SPI1 clk_gate register
6000_30f0 equ SPI0_INT_ENA            | SPI1 interrupt enable register
6000_30f4 equ SPI0_INT_CLR            | SPI1 interrupt clear register
6000_30f8 equ SPI0_INT_RAW            | SPI1 interrupt raw register
6000_30fc equ SPI0_INT_ST             | SPI1 interrupt status register

( GPIO)
6000_4000 equ GPIO_BT_SELECT            | GPIO bit select register
6000_4010 equ GPIO_OUT1                 | GPIO output register for GPIO32-53
6000_4014 equ GPIO_OUT1_W1TS            | GPIO output set register for GPIO32-53
6000_414c equ GPIO_STATUS_NEXT          | GPIO interrupt source register for GPIO0-31
6000_4150 equ GPIO_STATUS_NEXT1         | GPIO interrupt source register for GPIO32-53
6000_4154 equ GPIO_FUNC%s_IN_SEL_CFG    | GPIO input function configuration register
6000_4018 equ GPIO_OUT1_W1TC            | GPIO output clear register for GPIO32-53
6000_401c equ GPIO_SDIO_SELECT          | GPIO sdio select register
6000_4020 equ GPIO_ENABLE               | GPIO output enable register for GPIO0-31
6000_4024 equ GPIO_ENABLE_W1TS          | GPIO output enable set register for GPIO0-31
6000_4028 equ GPIO_ENABLE_W1TC          | GPIO output enable clear register for GPIO0-31
6000_402c equ GPIO_ENABLE1              | GPIO output enable register for GPIO32-53
6000_4030 equ GPIO_ENABLE1_W1TS         | GPIO output enable set register for GPIO32-53
6000_4034 equ GPIO_ENABLE1_W1TC         | GPIO output enable clear register for GPIO32-53
6000_4038 equ GPIO_STRAP                | pad strapping register
6000_403c equ GPIO_IN                   | GPIO input register for GPIO0-31
6000_4004 equ GPIO_OUT                  | GPIO output register for GPIO0-31
6000_4040 equ GPIO_IN1                  | GPIO input register for GPIO32-53
6000_4044 equ GPIO_STATUS               | GPIO interrupt status register for GPIO0-31
6000_4048 equ GPIO_STATUS_W1TS          | GPIO interrupt status set register for GPIO0-31
6000_404c equ GPIO_STATUS_W1TC          | GPIO interrupt status clear register for GPIO0-31
6000_4050 equ GPIO_STATUS1              | GPIO interrupt status register for GPIO32-53
6000_4054 equ GPIO_STATUS1_W1TS         | GPIO interrupt status set register for GPIO32-53
6000_4554 equ GPIO_FUNC%s_OUT_SEL_CFG   | GPIO output function select register
6000_4058 equ GPIO_STATUS1_W1TC         | GPIO interrupt status clear register for GPIO32-53
6000_405c equ GPIO_PCPU_INT             | GPIO PRO_CPU interrupt status register for GPIO0-31
6000_4060 equ GPIO_PCPU_NMI_INT         | GPIO PRO_CPU(not shielded) interrupt status register for GPIO0-31
6000_462c equ GPIO_CLOCK_GATE           | GPIO clock gate register
6000_4064 equ GPIO_CPUSDIO_INT          | GPIO CPUSDIO interrupt status register for GPIO0-31
6000_4068 equ GPIO_PCPU_INT1            | GPIO PRO_CPU interrupt status register for GPIO32-53
6000_406c equ GPIO_PCPU_NMI_INT1        | GPIO PRO_CPU(not shielded) interrupt status register for GPIO32-53
6000_46fc equ GPIO_REG_DATE             | GPIO version register
6000_4070 equ GPIO_CPUSDIO_INT1         | GPIO CPUSDIO interrupt status register for GPIO32-53
6000_4074 equ GPIO_PIN%s                | GPIO pin configuration register
6000_4008 equ GPIO_OUT_W1TS             | GPIO output set register for GPIO0-31
6000_400c equ GPIO_OUT_W1TC             | GPIO output clear register for GPIO0-31

( GPIOSD)
6000_4f00 equ GPIOSD_SIGMADELTA%s         | Duty Cycle Configure Register of SDM%s
6000_4f20 equ GPIOSD_SIGMADELTA_CG        | Clock Gating Configure Register
6000_4f24 equ GPIOSD_SIGMADELTA_MISC      | MISC Register
6000_4f28 equ GPIOSD_SIGMADELTA_VERSION   | Version Control Register

( EFUSE)
6000_7000 equ EFUSE_PGM_DATA0            | Register 0 that stores data to be programmed.
6000_7010 equ EFUSE_PGM_DATA4            | Register 4 that stores data to be programmed.
6000_7100 equ EFUSE_RD_KEY3_DATA1        | Register 1 of BLOCK7 (KEY3).
6000_7104 equ EFUSE_RD_KEY3_DATA2        | Register 2 of BLOCK7 (KEY3).
6000_7108 equ EFUSE_RD_KEY3_DATA3        | Register 3 of BLOCK7 (KEY3).
6000_710c equ EFUSE_RD_KEY3_DATA4        | Register 4 of BLOCK7 (KEY3).
6000_7110 equ EFUSE_RD_KEY3_DATA5        | Register 5 of BLOCK7 (KEY3).
6000_7114 equ EFUSE_RD_KEY3_DATA6        | Register 6 of BLOCK7 (KEY3).
6000_7118 equ EFUSE_RD_KEY3_DATA7        | Register 7 of BLOCK7 (KEY3).
6000_711c equ EFUSE_RD_KEY4_DATA0        | Register 0 of BLOCK8 (KEY4).
6000_7120 equ EFUSE_RD_KEY4_DATA1        | Register 1 of BLOCK8 (KEY4).
6000_7124 equ EFUSE_RD_KEY4_DATA2        | Register 2 of BLOCK8 (KEY4).
6000_7128 equ EFUSE_RD_KEY4_DATA3        | Register 3 of BLOCK8 (KEY4).
6000_712c equ EFUSE_RD_KEY4_DATA4        | Register 4 of BLOCK8 (KEY4).
6000_7130 equ EFUSE_RD_KEY4_DATA5        | Register 5 of BLOCK8 (KEY4).
6000_7134 equ EFUSE_RD_KEY4_DATA6        | Register 6 of BLOCK8 (KEY4).
6000_7138 equ EFUSE_RD_KEY4_DATA7        | Register 7 of BLOCK8 (KEY4).
6000_713c equ EFUSE_RD_KEY5_DATA0        | Register 0 of BLOCK9 (KEY5).
6000_7014 equ EFUSE_PGM_DATA5            | Register 5 that stores data to be programmed.
6000_7140 equ EFUSE_RD_KEY5_DATA1        | Register 1 of BLOCK9 (KEY5).
6000_7144 equ EFUSE_RD_KEY5_DATA2        | Register 2 of BLOCK9 (KEY5).
6000_7148 equ EFUSE_RD_KEY5_DATA3        | Register 3 of BLOCK9 (KEY5).
6000_714c equ EFUSE_RD_KEY5_DATA4        | Register 4 of BLOCK9 (KEY5).
6000_7150 equ EFUSE_RD_KEY5_DATA5        | Register 5 of BLOCK9 (KEY5).
6000_7154 equ EFUSE_RD_KEY5_DATA6        | Register 6 of BLOCK9 (KEY5).
6000_7158 equ EFUSE_RD_KEY5_DATA7        | Register 7 of BLOCK9 (KEY5).
6000_715c equ EFUSE_RD_SYS_PART2_DATA0   | Register 0 of BLOCK10 (system).
6000_7160 equ EFUSE_RD_SYS_PART2_DATA1   | Register 1 of BLOCK9 (KEY5).
6000_7164 equ EFUSE_RD_SYS_PART2_DATA2   | Register 2 of BLOCK10 (system).
6000_7168 equ EFUSE_RD_SYS_PART2_DATA3   | Register 3 of BLOCK10 (system).
6000_716c equ EFUSE_RD_SYS_PART2_DATA4   | Register 4 of BLOCK10 (system).
6000_7170 equ EFUSE_RD_SYS_PART2_DATA5   | Register 5 of BLOCK10 (system).
6000_7174 equ EFUSE_RD_SYS_PART2_DATA6   | Register 6 of BLOCK10 (system).
6000_7178 equ EFUSE_RD_SYS_PART2_DATA7   | Register 7 of BLOCK10 (system).
6000_717c equ EFUSE_RD_REPEAT_ERR0       | Programming error record register 0 of BLOCK0.
6000_7018 equ EFUSE_PGM_DATA6            | Register 6 that stores data to be programmed.
6000_7180 equ EFUSE_RD_REPEAT_ERR1       | Programming error record register 1 of BLOCK0.
6000_7184 equ EFUSE_RD_REPEAT_ERR2       | Programming error record register 2 of BLOCK0.
6000_7188 equ EFUSE_RD_REPEAT_ERR3       | Programming error record register 3 of BLOCK0.
6000_7190 equ EFUSE_RD_REPEAT_ERR4       | Programming error record register 4 of BLOCK0.
6000_701c equ EFUSE_PGM_DATA7            | Register 7 that stores data to be programmed.
6000_71c0 equ EFUSE_RD_RS_ERR0           | Programming error record register 0 of BLOCK1-10.
6000_71c4 equ EFUSE_RD_RS_ERR1           | Programming error record register 1 of BLOCK1-10.
6000_71c8 equ EFUSE_CLK                  | eFuse clcok configuration register.
6000_71cc equ EFUSE_CONF                 | eFuse operation mode configuraiton register
6000_71d0 equ EFUSE_STATUS               | eFuse status register.
6000_71d4 equ EFUSE_CMD                  | eFuse command register.
6000_71d8 equ EFUSE_INT_RAW              | eFuse raw interrupt register.
6000_71dc equ EFUSE_INT_ST               | eFuse interrupt status register.
6000_71e0 equ EFUSE_INT_ENA              | eFuse interrupt enable register.
6000_71e4 equ EFUSE_INT_CLR              | eFuse interrupt clear register.
6000_71e8 equ EFUSE_DAC_CONF             | Controls the eFuse programming voltage.
6000_71ec equ EFUSE_RD_TIM_CONF          | Configures read timing parameters.
6000_71f4 equ EFUSE_WR_TIM_CONF1         | Configurarion register 1 of eFuse programming timing parameters.
6000_71f8 equ EFUSE_WR_TIM_CONF2         | Configurarion register 2 of eFuse programming timing parameters.
6000_71fc equ EFUSE_DATE                 | eFuse version register.
6000_7020 equ EFUSE_PGM_CHECK_VALUE0     | Register 0 that stores the RS code to be programmed.
6000_7024 equ EFUSE_PGM_CHECK_VALUE1     | Register 1 that stores the RS code to be programmed.
6000_7028 equ EFUSE_PGM_CHECK_VALUE2     | Register 2 that stores the RS code to be programmed.
6000_702c equ EFUSE_RD_WR_DIS            | BLOCK0 data register 0.
6000_7030 equ EFUSE_RD_REPEAT_DATA0      | BLOCK0 data register 1.
6000_7034 equ EFUSE_RD_REPEAT_DATA1      | BLOCK0 data register 2.
6000_7038 equ EFUSE_RD_REPEAT_DATA2      | BLOCK0 data register 3.
6000_703c equ EFUSE_RD_REPEAT_DATA3      | BLOCK0 data register 4.
6000_7004 equ EFUSE_PGM_DATA1            | Register 1 that stores data to be programmed.
6000_7040 equ EFUSE_RD_REPEAT_DATA4      | BLOCK0 data register 5.
6000_7044 equ EFUSE_RD_MAC_SPI_SYS_0     | BLOCK1 data register 0.
6000_7048 equ EFUSE_RD_MAC_SPI_SYS_1     | BLOCK1 data register 1.
6000_704c equ EFUSE_RD_MAC_SPI_SYS_2     | BLOCK1 data register 2.
6000_7050 equ EFUSE_RD_MAC_SPI_SYS_3     | BLOCK1 data register 3.
6000_7054 equ EFUSE_RD_MAC_SPI_SYS_4     | BLOCK1 data register 4.
6000_7058 equ EFUSE_RD_MAC_SPI_SYS_5     | BLOCK1 data register 5.
6000_705c equ EFUSE_RD_SYS_PART1_DATA0   | Register 0 of BLOCK2 (system).
6000_7060 equ EFUSE_RD_SYS_PART1_DATA1   | Register 1 of BLOCK2 (system).
6000_7064 equ EFUSE_RD_SYS_PART1_DATA2   | Register 2 of BLOCK2 (system).
6000_7068 equ EFUSE_RD_SYS_PART1_DATA3   | Register 3 of BLOCK2 (system).
6000_706c equ EFUSE_RD_SYS_PART1_DATA4   | Register 4 of BLOCK2 (system).
6000_7070 equ EFUSE_RD_SYS_PART1_DATA5   | Register 5 of BLOCK2 (system).
6000_7074 equ EFUSE_RD_SYS_PART1_DATA6   | Register 6 of BLOCK2 (system).
6000_7078 equ EFUSE_RD_SYS_PART1_DATA7   | Register 7 of BLOCK2 (system).
6000_707c equ EFUSE_RD_USR_DATA0         | Register 0 of BLOCK3 (user).
6000_7008 equ EFUSE_PGM_DATA2            | Register 2 that stores data to be programmed.
6000_7080 equ EFUSE_RD_USR_DATA1         | Register 1 of BLOCK3 (user).
6000_7084 equ EFUSE_RD_USR_DATA2         | Register 2 of BLOCK3 (user).
6000_7088 equ EFUSE_RD_USR_DATA3         | Register 3 of BLOCK3 (user).
6000_708c equ EFUSE_RD_USR_DATA4         | Register 4 of BLOCK3 (user).
6000_7090 equ EFUSE_RD_USR_DATA5         | Register 5 of BLOCK3 (user).
6000_7094 equ EFUSE_RD_USR_DATA6         | Register 6 of BLOCK3 (user).
6000_7098 equ EFUSE_RD_USR_DATA7         | Register 7 of BLOCK3 (user).
6000_709c equ EFUSE_RD_KEY0_DATA0        | Register 0 of BLOCK4 (KEY0).
6000_70a0 equ EFUSE_RD_KEY0_DATA1        | Register 1 of BLOCK4 (KEY0).
6000_70a4 equ EFUSE_RD_KEY0_DATA2        | Register 2 of BLOCK4 (KEY0).
6000_70a8 equ EFUSE_RD_KEY0_DATA3        | Register 3 of BLOCK4 (KEY0).
6000_70ac equ EFUSE_RD_KEY0_DATA4        | Register 4 of BLOCK4 (KEY0).
6000_70b0 equ EFUSE_RD_KEY0_DATA5        | Register 5 of BLOCK4 (KEY0).
6000_70b4 equ EFUSE_RD_KEY0_DATA6        | Register 6 of BLOCK4 (KEY0).
6000_70b8 equ EFUSE_RD_KEY0_DATA7        | Register 7 of BLOCK4 (KEY0).
6000_70bc equ EFUSE_RD_KEY1_DATA0        | Register 0 of BLOCK5 (KEY1).
6000_700c equ EFUSE_PGM_DATA3            | Register 3 that stores data to be programmed.
6000_70c0 equ EFUSE_RD_KEY1_DATA1        | Register 1 of BLOCK5 (KEY1).
6000_70c4 equ EFUSE_RD_KEY1_DATA2        | Register 2 of BLOCK5 (KEY1).
6000_70c8 equ EFUSE_RD_KEY1_DATA3        | Register 3 of BLOCK5 (KEY1).
6000_70cc equ EFUSE_RD_KEY1_DATA4        | Register 4 of BLOCK5 (KEY1).
6000_70d0 equ EFUSE_RD_KEY1_DATA5        | Register 5 of BLOCK5 (KEY1).
6000_70d4 equ EFUSE_RD_KEY1_DATA6        | Register 6 of BLOCK5 (KEY1).
6000_70d8 equ EFUSE_RD_KEY1_DATA7        | Register 7 of BLOCK5 (KEY1).
6000_70dc equ EFUSE_RD_KEY2_DATA0        | Register 0 of BLOCK6 (KEY2).
6000_70e0 equ EFUSE_RD_KEY2_DATA1        | Register 1 of BLOCK6 (KEY2).
6000_70e4 equ EFUSE_RD_KEY2_DATA2        | Register 2 of BLOCK6 (KEY2).
6000_70e8 equ EFUSE_RD_KEY2_DATA3        | Register 3 of BLOCK6 (KEY2).
6000_70ec equ EFUSE_RD_KEY2_DATA4        | Register 4 of BLOCK6 (KEY2).
6000_70f0 equ EFUSE_RD_KEY2_DATA5        | Register 5 of BLOCK6 (KEY2).
6000_70f4 equ EFUSE_RD_KEY2_DATA6        | Register 6 of BLOCK6 (KEY2).
6000_70f8 equ EFUSE_RD_KEY2_DATA7        | Register 7 of BLOCK6 (KEY2).
6000_70fc equ EFUSE_RD_KEY3_DATA0        | Register 0 of BLOCK7 (KEY3).

( RTC_CNTL)
6000_8000 equ RTC_CNTL_RTC_OPTIONS0             | RTC common configure register
6000_8010 equ RTC_CNTL_RTC_TIME_LOW0            | read rtc_main timer low bits
6000_8100 equ RTC_CNTL_RTC_ULP_CP_CTRL          | configure ulp
6000_8104 equ RTC_CNTL_RTC_COCPU_CTRL           | configure ulp-riscv
6000_8108 equ RTC_CNTL_RTC_TOUCH_CTRL1          | configure touch controller
6000_810c equ RTC_CNTL_RTC_TOUCH_CTRL2          | configure touch controller
6000_8110 equ RTC_CNTL_RTC_TOUCH_SCAN_CTRL      | configure touch controller
6000_8114 equ RTC_CNTL_RTC_TOUCH_SLP_THRES      | configure touch controller
6000_8118 equ RTC_CNTL_RTC_TOUCH_APPROACH       | configure touch controller
6000_811c equ RTC_CNTL_RTC_TOUCH_FILTER_CTRL    | configure touch controller
6000_8120 equ RTC_CNTL_RTC_USB_CONF             | usb configure
6000_8124 equ RTC_CNTL_RTC_TOUCH_TIMEOUT_CTRL   | configure touch controller
6000_8128 equ RTC_CNTL_RTC_SLP_REJECT_CAUSE     | get reject casue
6000_812c equ RTC_CNTL_RTC_OPTION1              | rtc common configure
6000_8130 equ RTC_CNTL_RTC_SLP_WAKEUP_CAUSE     | get wakeup cause
6000_8134 equ RTC_CNTL_RTC_ULP_CP_TIMER_1       | configure ulp sleep time
6000_8138 equ RTC_CNTL_INT_ENA_RTC_W1TS         | oneset rtc interrupt
6000_813c equ RTC_CNTL_INT_ENA_RTC_W1TC         | oneset clr rtc interrupt enable
6000_8014 equ RTC_CNTL_RTC_TIME_HIGH0           | read rtc_main timer high bits
6000_8140 equ RTC_CNTL_RETENTION_CTRL           | configure retention
6000_8144 equ RTC_CNTL_PG_CTRL                  | configure power glitch
6000_8148 equ RTC_CNTL_RTC_FIB_SEL              | No public
6000_814c equ RTC_CNTL_TOUCH_DAC                | configure touch dac
6000_8150 equ RTC_CNTL_TOUCH_DAC1               | configure touch dac
6000_8154 equ RTC_CNTL_RTC_COCPU_DISABLE        | configure ulp diable
6000_8018 equ RTC_CNTL_RTC_STATE0               | configure chip sleep
6000_801c equ RTC_CNTL_RTC_TIMER1               | rtc state wait time
6000_81fc equ RTC_CNTL_DATE                     | version register
6000_8020 equ RTC_CNTL_RTC_TIMER2               | rtc monitor state delay time
6000_8024 equ RTC_CNTL_RTC_TIMER3               | No public
6000_8028 equ RTC_CNTL_RTC_TIMER4               | No public
6000_802c equ RTC_CNTL_RTC_TIMER5               | configure min sleep time
6000_8030 equ RTC_CNTL_RTC_TIMER6               | No public
6000_8034 equ RTC_CNTL_RTC_ANA_CONF             | analog configure register
6000_8038 equ RTC_CNTL_RTC_RESET_STATE          | get reset state
6000_803c equ RTC_CNTL_RTC_WAKEUP_STATE         | configure wakeup state
6000_8004 equ RTC_CNTL_RTC_SLP_TIMER0           | configure min sleep time
6000_8040 equ RTC_CNTL_INT_ENA_RTC              | configure rtc interrupt register
6000_8044 equ RTC_CNTL_INT_RAW_RTC              | rtc interrupt register
6000_8048 equ RTC_CNTL_INT_ST_RTC               | rtc interrupt register
6000_804c equ RTC_CNTL_INT_CLR_RTC              | rtc interrupt register
6000_8050 equ RTC_CNTL_RTC_STORE0               | Reserved register
6000_8054 equ RTC_CNTL_RTC_STORE1               | Reserved register
6000_8058 equ RTC_CNTL_RTC_STORE2               | Reserved register
6000_805c equ RTC_CNTL_RTC_STORE3               | Reserved register
6000_8060 equ RTC_CNTL_RTC_EXT_XTL_CONF         | Reserved register
6000_8064 equ RTC_CNTL_RTC_EXT_WAKEUP_CONF      | ext wakeup configure
6000_8068 equ RTC_CNTL_RTC_SLP_REJECT_CONF      | reject sleep register
6000_806c equ RTC_CNTL_RTC_CPU_PERIOD_CONF      | conigure cpu freq
6000_8070 equ RTC_CNTL_RTC_SDIO_ACT_CONF        | No public
6000_8074 equ RTC_CNTL_RTC_CLK_CONF             | configure clock register
6000_8078 equ RTC_CNTL_RTC_SLOW_CLK_CONF        | configure slow clk
6000_807c equ RTC_CNTL_RTC_SDIO_CONF            | configure flash power
6000_8008 equ RTC_CNTL_RTC_SLP_TIMER1           | configure sleep time hi
6000_8080 equ RTC_CNTL_RTC_BIAS_CONF            | No public
6000_8084 equ RTC_CNTL_RTC                      | configure rtc regulator
6000_8088 equ RTC_CNTL_RTC_PWC                  | configure rtc power
6000_808c equ RTC_CNTL_RTC_REGULATOR_DRV_CTRL   | No public
6000_8090 equ RTC_CNTL_DIG_PWC                  | configure digital power
6000_8094 equ RTC_CNTL_DIG_ISO                  | congigure digital power isolation
6000_8098 equ RTC_CNTL_RTC_WDTCONFIG0           | configure rtc watch dog
6000_809c equ RTC_CNTL_RTC_WDTCONFIG1           | stage0 hold time
6000_80a0 equ RTC_CNTL_RTC_WDTCONFIG2           | stage1 hold time
6000_80a4 equ RTC_CNTL_RTC_WDTCONFIG3           | stage2 hold time
6000_80a8 equ RTC_CNTL_RTC_WDTCONFIG4           | stage3 hold time
6000_80ac equ RTC_CNTL_RTC_WDTFEED              | rtc wdt feed
6000_80b0 equ RTC_CNTL_RTC_WDTWPROTECT          | configure rtc watch dog
6000_80b4 equ RTC_CNTL_RTC_SWD_CONF             | congfigure super watch dog
6000_80b8 equ RTC_CNTL_RTC_SWD_WPROTECT         | super watch dog key
6000_80bc equ RTC_CNTL_RTC_SW_CPU_STALL         | configure cpu stall by sw
6000_800c equ RTC_CNTL_RTC_TIME_UPDATE          | update rtc main timer
6000_80c0 equ RTC_CNTL_RTC_STORE4               | reserved register
6000_80c4 equ RTC_CNTL_RTC_STORE5               | reserved register
6000_80c8 equ RTC_CNTL_RTC_STORE6               | reserved register
6000_80cc equ RTC_CNTL_RTC_STORE7               | reserved register
6000_80d0 equ RTC_CNTL_RTC_LOW_POWER_ST         | reserved register
6000_80d4 equ RTC_CNTL_RTC_DIAG0                | No public
6000_80d8 equ RTC_CNTL_RTC_PAD_HOLD             | rtc pad hold configure
6000_80dc equ RTC_CNTL_DIG_PAD_HOLD             | configure digtal pad hold
6000_80e0 equ RTC_CNTL_RTC_EXT_WAKEUP1          | configure ext1 wakeup
6000_80e4 equ RTC_CNTL_RTC_EXT_WAKEUP1_STATUS   | check ext wakeup1 status
6000_80e8 equ RTC_CNTL_RTC_BROWN_OUT            | congfigure brownout
6000_80ec equ RTC_CNTL_RTC_TIME_LOW1            | RTC timer low 32 bits
6000_80f0 equ RTC_CNTL_RTC_TIME_HIGH1           | RTC timer high 16 bits
6000_80f4 equ RTC_CNTL_RTC_XTAL32K_CLK_FACTOR   | xtal 32k watch dog backup clock factor
6000_80f8 equ RTC_CNTL_RTC_XTAL32K_CONF         | configure xtal32k
6000_80fc equ RTC_CNTL_RTC_ULP_CP_TIMER         | configure ulp

( RTC_IO)
6000_8400 equ RTC_IO_RTC_GPIO_OUT           | RTC GPIO 0 ~ 21 output data register
6000_8410 equ RTC_IO_RTC_GPIO_ENABLE_W1TS   | one set RTC GPIO output enable
6000_8414 equ RTC_IO_RTC_GPIO_ENABLE_W1TC   | one clear RTC GPIO output enable
6000_8418 equ RTC_IO_RTC_GPIO_STATUS        | RTC GPIO 0 ~ 21 interrupt status
6000_841c equ RTC_IO_RTC_GPIO_STATUS_W1TS   | One set RTC GPIO 0 ~ 21 interrupt status
6000_85fc equ RTC_IO_DATE                   | version
6000_8420 equ RTC_IO_RTC_GPIO_STATUS_W1TC   | One clear RTC GPIO 0 ~ 21 interrupt status
6000_8424 equ RTC_IO_RTC_GPIO_IN            | RTC GPIO input data
6000_8428 equ RTC_IO_RTC_GPIO_PIN0          | configure RTC GPIO0
6000_842c equ RTC_IO_RTC_GPIO_PIN1          | configure RTC GPIO1
6000_8430 equ RTC_IO_RTC_GPIO_PIN2          | configure RTC GPIO2
6000_8434 equ RTC_IO_RTC_GPIO_PIN3          | configure RTC GPIO3
6000_8438 equ RTC_IO_RTC_GPIO_PIN4          | configure RTC GPIO4
6000_843c equ RTC_IO_RTC_GPIO_PIN5          | configure RTC GPIO5
6000_8404 equ RTC_IO_RTC_GPIO_OUT_W1TS      | one set RTC GPIO output data
6000_8440 equ RTC_IO_RTC_GPIO_PIN6          | configure RTC GPIO6
6000_8444 equ RTC_IO_RTC_GPIO_PIN7          | configure RTC GPIO7
6000_8448 equ RTC_IO_RTC_GPIO_PIN8          | configure RTC GPIO8
6000_844c equ RTC_IO_RTC_GPIO_PIN9          | configure RTC GPIO9
6000_8450 equ RTC_IO_RTC_GPIO_PIN10         | configure RTC GPIO10
6000_8454 equ RTC_IO_RTC_GPIO_PIN11         | configure RTC GPIO11
6000_8458 equ RTC_IO_RTC_GPIO_PIN12         | configure RTC GPIO12
6000_845c equ RTC_IO_RTC_GPIO_PIN13         | configure RTC GPIO13
6000_8460 equ RTC_IO_RTC_GPIO_PIN14         | configure RTC GPIO14
6000_8464 equ RTC_IO_RTC_GPIO_PIN15         | configure RTC GPIO15
6000_8468 equ RTC_IO_RTC_GPIO_PIN16         | configure RTC GPIO16
6000_846c equ RTC_IO_RTC_GPIO_PIN17         | configure RTC GPIO17
6000_8470 equ RTC_IO_RTC_GPIO_PIN18         | configure RTC GPIO18
6000_8474 equ RTC_IO_RTC_GPIO_PIN19         | configure RTC GPIO19
6000_8478 equ RTC_IO_RTC_GPIO_PIN20         | configure RTC GPIO20
6000_847c equ RTC_IO_RTC_GPIO_PIN21         | configure RTC GPIO21
6000_8408 equ RTC_IO_RTC_GPIO_OUT_W1TC      | one clear RTC GPIO output data
6000_8480 equ RTC_IO_RTC_DEBUG_SEL          | configure rtc debug
6000_8484 equ RTC_IO_TOUCH_PAD0             | configure RTC PAD0
6000_8488 equ RTC_IO_TOUCH_PAD1             | configure RTC PAD1
6000_848c equ RTC_IO_TOUCH_PAD2             | configure RTC PAD2
6000_8490 equ RTC_IO_TOUCH_PAD3             | configure RTC PAD3
6000_8494 equ RTC_IO_TOUCH_PAD4             | configure RTC PAD4
6000_8498 equ RTC_IO_TOUCH_PAD5             | configure RTC PAD5
6000_849c equ RTC_IO_TOUCH_PAD6             | configure RTC PAD6
6000_84a0 equ RTC_IO_TOUCH_PAD7             | configure RTC PAD7
6000_84a4 equ RTC_IO_TOUCH_PAD8             | configure RTC PAD8
6000_84a8 equ RTC_IO_TOUCH_PAD9             | configure RTC PAD9
6000_84ac equ RTC_IO_TOUCH_PAD10            | configure RTC PAD10
6000_84b0 equ RTC_IO_TOUCH_PAD11            | configure RTC PAD11
6000_84b4 equ RTC_IO_TOUCH_PAD12            | configure RTC PAD12
6000_84b8 equ RTC_IO_TOUCH_PAD13            | configure RTC PAD13
6000_84bc equ RTC_IO_TOUCH_PAD14            | configure RTC PAD14
6000_840c equ RTC_IO_RTC_GPIO_ENABLE        | Configure RTC GPIO output enable
6000_84c0 equ RTC_IO_XTAL_32P_PAD           | configure RTC PAD15
6000_84c4 equ RTC_IO_XTAL_32N_PAD           | configure RTC PAD16
6000_84c8 equ RTC_IO_PAD_DAC1               | configure RTC PAD17
6000_84cc equ RTC_IO_PAD_DAC2               | configure RTC PAD18
6000_84d0 equ RTC_IO_RTC_PAD19              | configure RTC PAD19
6000_84d4 equ RTC_IO_RTC_PAD20              | configure RTC PAD20
6000_84d8 equ RTC_IO_RTC_PAD21              | configure RTC PAD21
6000_84dc equ RTC_IO_EXT_WAKEUP0            | configure EXT0 wakeup
6000_84e0 equ RTC_IO_XTL_EXT_CTR            | configure gpio pd XTAL
6000_84e4 equ RTC_IO_SAR_I2C_IO             | configure rtc i2c mux
6000_84e8 equ RTC_IO_TOUCH_CTRL             | configure touch pad bufmode

( RTC_I2C)
6000_8c00 equ RTC_I2C_SCL_LOW            | configure low scl period
6000_8c10 equ RTC_I2C_SLAVE_ADDR         | configure slave id
6000_8c14 equ RTC_I2C_SCL_HIGH           | configure high scl period
6000_8c18 equ RTC_I2C_SDA_DUTY           | configure sda duty
6000_8c1c equ RTC_I2C_SCL_START_PERIOD   | configure scl start period
6000_8c20 equ RTC_I2C_SCL_STOP_PERIOD    | configure scl stop period
6000_8c24 equ RTC_I2C_INT_CLR            | interrupt clear register
6000_8c28 equ RTC_I2C_INT_RAW            | interrupt raw register
6000_8c2c equ RTC_I2C_INT_ST             | interrupt state register
6000_8c30 equ RTC_I2C_INT_ENA            | interrupt enable register
6000_8c34 equ RTC_I2C_DATA               | get i2c data status
6000_8c38 equ RTC_I2C_CMD0               | i2c commond0 register
6000_8c3c equ RTC_I2C_CMD1               | i2c commond1 register
6000_8c04 equ RTC_I2C_CTRL               | configure i2c ctrl
6000_8c40 equ RTC_I2C_CMD2               | i2c commond2 register
6000_8c44 equ RTC_I2C_CMD3               | i2c commond3 register
6000_8c48 equ RTC_I2C_CMD4               | i2c commond4 register
6000_8c4c equ RTC_I2C_CMD5               | i2c commond5_register
6000_8c50 equ RTC_I2C_CMD6               | i2c commond6 register
6000_8c54 equ RTC_I2C_CMD7               | i2c commond7 register
6000_8c58 equ RTC_I2C_CMD8               | i2c commond8 register
6000_8c5c equ RTC_I2C_CMD9               | i2c commond9 register
6000_8c60 equ RTC_I2C_CMD10              | i2c commond10 register
6000_8c64 equ RTC_I2C_CMD11              | i2c commond11 register
6000_8c68 equ RTC_I2C_CMD12              | i2c commond12 register
6000_8c6c equ RTC_I2C_CMD13              | i2c commond13 register
6000_8c70 equ RTC_I2C_CMD14              | i2c commond14 register
6000_8c74 equ RTC_I2C_CMD15              | i2c commond15 register
6000_8c08 equ RTC_I2C_STATUS             | get i2c status
6000_8c0c equ RTC_I2C_TO                 | configure time out
6000_8cfc equ RTC_I2C_DATE               | version register

( UHCI1)
6000_c000 equ UHCI1_CONF0          | UHCI configuration register
6000_c010 equ UHCI1_INT_CLR        | Interrupt clear bits
6000_c014 equ UHCI1_APP_INT_SET    | Software interrupt trigger source
6000_c018 equ UHCI1_CONF1          | UHCI configuration register
6000_c01c equ UHCI1_STATE0         | UHCI receive status
6000_c020 equ UHCI1_STATE1         | UHCI transmit status
6000_c024 equ UHCI1_ESCAPE_CONF    | Escape character configuration
6000_c028 equ UHCI1_HUNG_CONF      | Timeout configuration
6000_c02c equ UHCI1_ACK_NUM        | UHCI ACK number configuration
6000_c030 equ UHCI1_RX_HEAD        | UHCI packet header register
6000_c034 equ UHCI1_QUICK_SENT     | UHCI quick send configuration register
6000_c038 equ UHCI1_REG_Q0_WORD0   | Q0_WORD0 quick_sent register
6000_c03c equ UHCI1_REG_Q0_WORD1   | Q0_WORD1 quick_sent register
6000_c004 equ UHCI1_INT_RAW        | Raw interrupt status
6000_c040 equ UHCI1_REG_Q1_WORD0   | Q1_WORD0 quick_sent register
6000_c044 equ UHCI1_REG_Q1_WORD1   | Q1_WORD1 quick_sent register
6000_c048 equ UHCI1_REG_Q2_WORD0   | Q2_WORD0 quick_sent register
6000_c04c equ UHCI1_REG_Q2_WORD1   | Q2_WORD1 quick_sent register
6000_c050 equ UHCI1_REG_Q3_WORD0   | Q3_WORD0 quick_sent register
6000_c054 equ UHCI1_REG_Q3_WORD1   | Q3_WORD1 quick_sent register
6000_c058 equ UHCI1_REG_Q4_WORD0   | Q4_WORD0 quick_sent register
6000_c05c equ UHCI1_REG_Q4_WORD1   | Q4_WORD1 quick_sent register
6000_c060 equ UHCI1_REG_Q5_WORD0   | Q5_WORD0 quick_sent register
6000_c064 equ UHCI1_REG_Q5_WORD1   | Q5_WORD1 quick_sent register
6000_c068 equ UHCI1_REG_Q6_WORD0   | Q6_WORD0 quick_sent register
6000_c06c equ UHCI1_REG_Q6_WORD1   | Q6_WORD1 quick_sent register
6000_c070 equ UHCI1_ESC_CONF0      | Escape sequence configuration register 0
6000_c074 equ UHCI1_ESC_CONF1      | Escape sequence configuration register 1
6000_c078 equ UHCI1_ESC_CONF2      | Escape sequence configuration register 2
6000_c07c equ UHCI1_ESC_CONF3      | Escape sequence configuration register 3
6000_c008 equ UHCI1_INT_ST         | Masked interrupt status
6000_c080 equ UHCI1_PKT_THRES      | Configure register for packet length
6000_c084 equ UHCI1_DATE           | UHCI version control register
6000_c00c equ UHCI1_INT_ENA        | Interrupt enable bits

( UART1)
6001_0000 equ UART1_FIFO             | FIFO data register
6001_0010 equ UART1_INT_CLR          | Interrupt clear bits
6001_0014 equ UART1_CLKDIV           | Clock divider configuration
6001_0018 equ UART1_RX_FILT          | Rx Filter configuration
6001_001c equ UART1_STATUS           | UART status register
6001_0020 equ UART1_CONF0            | a
6001_0024 equ UART1_CONF1            | Configuration register 1
6001_0028 equ UART1_LOWPULSE         | Autobaud minimum low pulse duration register
6001_002c equ UART1_HIGHPULSE        | Autobaud minimum high pulse duration register
6001_0030 equ UART1_RXD_CNT          | Autobaud edge change count register
6001_0034 equ UART1_FLOW_CONF        | Software flow-control configuration
6001_0038 equ UART1_SLEEP_CONF       | Sleep-mode configuration
6001_003c equ UART1_SWFC_CONF0       | Software flow-control character configuration
6001_0004 equ UART1_INT_RAW          | Raw interrupt status
6001_0040 equ UART1_SWFC_CONF1       | Software flow-control character configuration
6001_0044 equ UART1_TXBRK_CONF       | Tx Break character configuration
6001_0048 equ UART1_IDLE_CONF        | Frame-end idle configuration
6001_004c equ UART1_RS485_CONF       | RS485 mode configuration
6001_0050 equ UART1_AT_CMD_PRECNT    | Pre-sequence timing configuration
6001_0054 equ UART1_AT_CMD_POSTCNT   | Post-sequence timing configuration
6001_0058 equ UART1_AT_CMD_GAPTOUT   | Timeout configuration
6001_005c equ UART1_AT_CMD_CHAR      | AT escape sequence detection configuration
6001_0060 equ UART1_MEM_CONF         | UART threshold and allocation configuration
6001_0064 equ UART1_MEM_TX_STATUS    | Tx-FIFO write and read offset address.
6001_0068 equ UART1_MEM_RX_STATUS    | Rx-FIFO write and read offset address.
6001_006c equ UART1_FSM_STATUS       | UART transmit and receive status.
6001_0070 equ UART1_POSPULSE         | Autobaud high pulse register
6001_0074 equ UART1_NEGPULSE         | Autobaud low pulse register
6001_0078 equ UART1_CLK_CONF         | UART core clock configuration
6001_007c equ UART1_DATE             | UART Version register
6001_0008 equ UART1_INT_ST           | Masked interrupt status
6001_0080 equ UART1_ID               | UART ID register
6001_000c equ UART1_INT_ENA          | Interrupt enable bits

( I2C0)
6001_3000 equ I2C0_SCL_LOW_PERIOD         | Configures the low level width of the SCL Clock
6001_3010 equ I2C0_SLAVE_ADDR             | Local slave address setting
6001_3100 equ I2C0_TXFIFO_START_ADDR      | I2C TXFIFO base address register
6001_3014 equ I2C0_FIFO_ST                | FIFO status register.
6001_3018 equ I2C0_FIFO_CONF              | FIFO configuration register.
6001_3180 equ I2C0_RXFIFO_START_ADDR      | I2C RXFIFO base address register
6001_301c equ I2C0_DATA                   | Rx FIFO read data.
6001_3020 equ I2C0_INT_RAW                | Raw interrupt status
6001_3024 equ I2C0_INT_CLR                | Interrupt clear bits
6001_3028 equ I2C0_INT_ENA                | Interrupt enable bits
6001_302c equ I2C0_INT_STATUS             | Status of captured I2C communication events
6001_3030 equ I2C0_SDA_HOLD               | Configures the hold time after a negative SCL edge.
6001_3034 equ I2C0_SDA_SAMPLE             | Configures the sample time after a positive SCL edge.
6001_3038 equ I2C0_SCL_HIGH_PERIOD        | Configures the high level width of SCL
6001_3004 equ I2C0_CTR                    | Transmission setting
6001_3040 equ I2C0_SCL_START_HOLD         | Configures the delay between the SDA and SCL negative edge for a start condition
6001_3044 equ I2C0_SCL_RSTART_SETUP       | Configures the delay between the positive edge of SCL and the negative edge of SDA
6001_3048 equ I2C0_SCL_STOP_HOLD          | Configures the delay after the SCL clock edge for a stop condition
6001_304c equ I2C0_SCL_STOP_SETUP         | Configures the delay between the SDA and SCL positive edge for a stop condition
6001_3050 equ I2C0_FILTER_CFG             | SCL and SDA filter configuration register
6001_3054 equ I2C0_CLK_CONF               | I2C CLK configuration register
6001_3058 equ I2C0_COMD%s                 | I2C command register %s
6001_3078 equ I2C0_SCL_ST_TIME_OUT        | SCL status time out register
6001_307c equ I2C0_SCL_MAIN_ST_TIME_OUT   | SCL main status time out register
6001_3008 equ I2C0_SR                     | Describe I2C work status.
6001_3080 equ I2C0_SCL_SP_CONF            | Power configuration register
6001_3084 equ I2C0_SCL_STRETCH_CONF       | Set SCL stretch of I2C slave
6001_300c equ I2C0_TO                     | Setting time out control for receiving data.
6001_30f8 equ I2C0_DATE                   | Version register

( UHCI0)
6001_4000 equ UHCI0_CONF0          | UHCI configuration register
6001_4010 equ UHCI0_INT_CLR        | Interrupt clear bits
6001_4014 equ UHCI0_APP_INT_SET    | Software interrupt trigger source
6001_4018 equ UHCI0_CONF1          | UHCI configuration register
6001_401c equ UHCI0_STATE0         | UHCI receive status
6001_4020 equ UHCI0_STATE1         | UHCI transmit status
6001_4024 equ UHCI0_ESCAPE_CONF    | Escape character configuration
6001_4028 equ UHCI0_HUNG_CONF      | Timeout configuration
6001_402c equ UHCI0_ACK_NUM        | UHCI ACK number configuration
6001_4030 equ UHCI0_RX_HEAD        | UHCI packet header register
6001_4034 equ UHCI0_QUICK_SENT     | UHCI quick send configuration register
6001_4038 equ UHCI0_REG_Q0_WORD0   | Q0_WORD0 quick_sent register
6001_403c equ UHCI0_REG_Q0_WORD1   | Q0_WORD1 quick_sent register
6001_4004 equ UHCI0_INT_RAW        | Raw interrupt status
6001_4040 equ UHCI0_REG_Q1_WORD0   | Q1_WORD0 quick_sent register
6001_4044 equ UHCI0_REG_Q1_WORD1   | Q1_WORD1 quick_sent register
6001_4048 equ UHCI0_REG_Q2_WORD0   | Q2_WORD0 quick_sent register
6001_404c equ UHCI0_REG_Q2_WORD1   | Q2_WORD1 quick_sent register
6001_4050 equ UHCI0_REG_Q3_WORD0   | Q3_WORD0 quick_sent register
6001_4054 equ UHCI0_REG_Q3_WORD1   | Q3_WORD1 quick_sent register
6001_4058 equ UHCI0_REG_Q4_WORD0   | Q4_WORD0 quick_sent register
6001_405c equ UHCI0_REG_Q4_WORD1   | Q4_WORD1 quick_sent register
6001_4060 equ UHCI0_REG_Q5_WORD0   | Q5_WORD0 quick_sent register
6001_4064 equ UHCI0_REG_Q5_WORD1   | Q5_WORD1 quick_sent register
6001_4068 equ UHCI0_REG_Q6_WORD0   | Q6_WORD0 quick_sent register
6001_406c equ UHCI0_REG_Q6_WORD1   | Q6_WORD1 quick_sent register
6001_4070 equ UHCI0_ESC_CONF0      | Escape sequence configuration register 0
6001_4074 equ UHCI0_ESC_CONF1      | Escape sequence configuration register 1
6001_4078 equ UHCI0_ESC_CONF2      | Escape sequence configuration register 2
6001_407c equ UHCI0_ESC_CONF3      | Escape sequence configuration register 3
6001_4008 equ UHCI0_INT_ST         | Masked interrupt status
6001_4080 equ UHCI0_PKT_THRES      | Configure register for packet length
6001_4084 equ UHCI0_DATE           | UHCI version control register
6001_400c equ UHCI0_INT_ENA        | Interrupt enable bits

( PCNT)
6001_7000 equ PCNT_U%s_CONF0    | Configuration register 0 for unit %s
6001_7030 equ PCNT_U%s_CNT      | Counter value for unit %s
6001_7004 equ PCNT_U%s_CONF1    | Configuration register 1 for unit %s
6001_7040 equ PCNT_INT_RAW      | Interrupt raw status register
6001_7044 equ PCNT_INT_ST       | Interrupt status register
6001_7048 equ PCNT_INT_ENA      | Interrupt enable register
6001_704c equ PCNT_INT_CLR      | Interrupt clear register
6001_7050 equ PCNT_U%s_STATUS   | PNCT UNIT%s status register
6001_7060 equ PCNT_CTRL         | Control register for all counters
6001_7008 equ PCNT_U%s_CONF2    | Configuration register 2 for unit %s
6001_70fc equ PCNT_DATE         | PCNT version control register

( LEDC)
6001_9000 equ LEDC_CH%s_CONF0      | Configuration register 0 for channel %s
6001_9010 equ LEDC_CH%s_DUTY_R     | Current duty cycle for channel %s
6001_9004 equ LEDC_CH%s_HPOINT     | High point register for channel %s
6001_9008 equ LEDC_CH%s_DUTY       | Initial duty cycle for channel %s
6001_90a0 equ LEDC_TIMER%s_CONF    | Timer %s configuration
6001_90a4 equ LEDC_TIMER%s_VALUE   | Timer %s current counter value
6001_900c equ LEDC_CH%s_CONF1      | Configuration register 1 for channel %s
6001_90c0 equ LEDC_INT_RAW         | Raw interrupt status
6001_90c4 equ LEDC_INT_ST          | Masked interrupt status
6001_90c8 equ LEDC_INT_ENA         | Interrupt enable bits
6001_90cc equ LEDC_INT_CLR         | Interrupt clear bits
6001_90d0 equ LEDC_CONF            | Global ledc configuration register
6001_90fc equ LEDC_DATE            | Version control register

( PWM0)
6001_e000 equ PWM0_CLK_CFG             | PWM clock prescaler register.
6001_e010 equ PWM0_TIMER0_STATUS       | PWM timer0 status register.
6001_e100 equ PWM0_CAP_CH1             | Value of last capture on channel 1
6001_e104 equ PWM0_CAP_CH2             | Value of last capture on channel 2
6001_e108 equ PWM0_CAP_STATUS          | Edge of last capture trigger
6001_e10c equ PWM0_UPDATE_CFG          | Enable update.
6001_e110 equ PWM0_INT_ENA             | Interrupt enable bits
6001_e114 equ PWM0_INT_RAW             | Raw interrupt status
6001_e118 equ PWM0_INT_ST              | Masked interrupt status
6001_e11c equ PWM0_INT_CLR             | Interrupt clear bits
6001_e120 equ PWM0_CLK                 | MCPWM APB configuration register
6001_e124 equ PWM0_VERSION             | Version register.
6001_e014 equ PWM0_TIMER1_CFG0         | PWM timer1 period and update method configuration register.
6001_e018 equ PWM0_TIMER1_CFG1         | PWM timer1 working mode and start/stop control configuration register.
6001_e01c equ PWM0_TIMER1_SYNC         | PWM timer1 sync function configuration register.
6001_e020 equ PWM0_TIMER1_STATUS       | PWM timer1 status register.
6001_e024 equ PWM0_TIMER2_CFG0         | PWM timer2 period and update method configuration register.
6001_e028 equ PWM0_TIMER2_CFG1         | PWM timer2 working mode and start/stop control configuration register.
6001_e02c equ PWM0_TIMER2_SYNC         | PWM timer2 sync function configuration register.
6001_e030 equ PWM0_TIMER2_STATUS       | PWM timer2 status register.
6001_e034 equ PWM0_TIMER_SYNCI_CFG     | Synchronization input selection for three PWM timers.
6001_e038 equ PWM0_OPERATOR_TIMERSEL   | Select specific timer for PWM operators.
6001_e03c equ PWM0_CMPR0_CFG           | Transfer status and update method for time stamp registers A and B
6001_e004 equ PWM0_TIMER0_CFG0         | PWM timer0 period and update method configuration register.
6001_e040 equ PWM0_CMPR0_VALUE0        | Shadow register for register A.
6001_e044 equ PWM0_CMPR0_VALUE1        | Shadow register for register B.
6001_e048 equ PWM0_GEN0_CFG0           | Fault event T0 and T1 handling
6001_e04c equ PWM0_GEN0_FORCE          | Permissives to force PWM0A and PWM0B outputs by software
6001_e050 equ PWM0_GEN0_A              | Actions triggered by events on PWM0A
6001_e054 equ PWM0_GEN0_B              | Actions triggered by events on PWM0B
6001_e058 equ PWM0_DB0_CFG             | dead time type selection and configuration
6001_e05c equ PWM0_DB0_FED_CFG         | Shadow register for falling edge delay (FED).
6001_e060 equ PWM0_DB0_RED_CFG         | Shadow register for rising edge delay (RED).
6001_e064 equ PWM0_CHOPPER0_CFG        | Carrier enable and configuratoin
6001_e068 equ PWM0_TZ0_CFG0            | Actions on PWM0A and PWM0B trip events
6001_e06c equ PWM0_TZ0_CFG1            | Software triggers for fault handler actions
6001_e070 equ PWM0_TZ0_STATUS          | Status of fault events.
6001_e074 equ PWM0_CMPR1_CFG           | Transfer status and update method for time stamp registers A and B
6001_e078 equ PWM0_CMPR1_VALUE0        | Shadow register for register A.
6001_e07c equ PWM0_CMPR1_VALUE1        | Shadow register for register B.
6001_e008 equ PWM0_TIMER0_CFG1         | PWM timer0 working mode and start/stop control configuration register.
6001_e080 equ PWM0_GEN1_CFG0           | Fault event T0 and T1 handling
6001_e084 equ PWM0_GEN1_FORCE          | Permissives to force PWM1A and PWM1B outputs by software
6001_e088 equ PWM0_GEN1_A              | Actions triggered by events on PWM1A
6001_e08c equ PWM0_GEN1_B              | Actions triggered by events on PWM1B
6001_e090 equ PWM0_DB1_CFG             | dead time type selection and configuration
6001_e094 equ PWM0_DB1_FED_CFG         | Shadow register for falling edge delay (FED).
6001_e098 equ PWM0_DB1_RED_CFG         | Shadow register for rising edge delay (RED).
6001_e09c equ PWM0_CHOPPER1_CFG        | Carrier enable and configuratoin
6001_e0a0 equ PWM0_TZ1_CFG0            | Actions on PWM1A and PWM1B trip events
6001_e0a4 equ PWM0_TZ1_CFG1            | Software triggers for fault handler actions
6001_e0a8 equ PWM0_TZ1_STATUS          | Status of fault events.
6001_e0ac equ PWM0_CMPR2_CFG           | Transfer status and update method for time stamp registers A and B
6001_e0b0 equ PWM0_CMPR2_VALUE0        | Shadow register for register A.
6001_e0b4 equ PWM0_CMPR2_VALUE1        | Shadow register for register B.
6001_e0b8 equ PWM0_GEN2_CFG0           | Fault event T0 and T1 handling
6001_e0bc equ PWM0_GEN2_FORCE          | Permissives to force PWM2A and PWM2B outputs by software
6001_e00c equ PWM0_TIMER0_SYNC         | PWM timer0 sync function configuration register.
6001_e0c0 equ PWM0_GEN2_A              | Actions triggered by events on PWM2A
6001_e0c4 equ PWM0_GEN2_B              | Actions triggered by events on PWM2B
6001_e0c8 equ PWM0_DB2_CFG             | dead time type selection and configuration
6001_e0cc equ PWM0_DB2_FED_CFG         | Shadow register for falling edge delay (FED).
6001_e0d0 equ PWM0_DB2_RED_CFG         | Shadow register for rising edge delay (RED).
6001_e0d4 equ PWM0_CHOPPER2_CFG        | Carrier enable and configuratoin
6001_e0d8 equ PWM0_TZ2_CFG0            | Actions on PWM2A and PWM2B trip events
6001_e0dc equ PWM0_TZ2_CFG1            | Software triggers for fault handler actions
6001_e0e0 equ PWM0_TZ2_STATUS          | Status of fault events.
6001_e0e4 equ PWM0_FAULT_DETECT        | Fault detection configuration and status
6001_e0e8 equ PWM0_CAP_TIMER_CFG       | Configure capture timer
6001_e0ec equ PWM0_CAP_TIMER_PHASE     | Phase for capture timer sync
6001_e0f0 equ PWM0_CAP_CH0_CFG         | Capture channel 0 configuration and enable
6001_e0f4 equ PWM0_CAP_CH1_CFG         | Capture channel 1 configuration and enable
6001_e0f8 equ PWM0_CAP_CH2_CFG         | Capture channel 2 configuration and enable
6001_e0fc equ PWM0_CAP_CH0             | Value of last capture on channel 0

( TIMG0)
6001_f000 equ TIMG0_T%sCONFIG        | Timer %s configuration register
6001_f010 equ TIMG0_T%sALARMLO       | Timer %s alarm value, low 32 bits
6001_f014 equ TIMG0_T%sALARMHI       | Timer %s alarm value, high bits
6001_f018 equ TIMG0_T%sLOADLO        | Timer %s reload value, low 32 bits
6001_f01c equ TIMG0_T%sLOADHI        | Timer %s reload value, high 22 bits
6001_f020 equ TIMG0_T%sLOAD          | Write to reload timer from TIMG_T%s_(LOADLOLOADHI)_REG
6001_f004 equ TIMG0_T%sLO            | Timer %s current value, low 32 bits
6001_f048 equ TIMG0_WDTCONFIG0       | Watchdog timer configuration register
6001_f04c equ TIMG0_WDTCONFIG1       | Watchdog timer prescaler register
6001_f050 equ TIMG0_WDTCONFIG2       | Watchdog timer stage 0 timeout value
6001_f054 equ TIMG0_WDTCONFIG3       | Watchdog timer stage 1 timeout value
6001_f058 equ TIMG0_WDTCONFIG4       | Watchdog timer stage 2 timeout value
6001_f05c equ TIMG0_WDTCONFIG5       | Watchdog timer stage 3 timeout value
6001_f060 equ TIMG0_WDTFEED          | Write to feed the watchdog timer
6001_f064 equ TIMG0_WDTWPROTECT      | Watchdog write protect register
6001_f068 equ TIMG0_RTCCALICFG       | RTC calibration configure register
6001_f06c equ TIMG0_RTCCALICFG1      | RTC calibration configure1 register
6001_f070 equ TIMG0_INT_ENA_TIMERS   | Interrupt enable bits
6001_f074 equ TIMG0_INT_RAW_TIMERS   | Raw interrupt status
6001_f078 equ TIMG0_INT_ST_TIMERS    | Masked interrupt status
6001_f07c equ TIMG0_INT_CLR_TIMERS   | Interrupt clear bits
6001_f008 equ TIMG0_T%sHI            | Timer %s current value, high 22 bits
6001_f080 equ TIMG0_RTCCALICFG2      | Timer group calibration register
6001_f00c equ TIMG0_T%sUPDATE        | Write to copy current timer value to TIMGn_T%s_(LO/HI)_REG
6001_f0f8 equ TIMG0_NTIMERS_DATE     | Timer version control register
6001_f0fc equ TIMG0_REGCLK           | Timer group clock gate register

( TIMG1)
6002_0000 equ TIMG1_T%sCONFIG        | Timer %s configuration register
6002_0010 equ TIMG1_T%sALARMLO       | Timer %s alarm value, low 32 bits
6002_0014 equ TIMG1_T%sALARMHI       | Timer %s alarm value, high bits
6002_0018 equ TIMG1_T%sLOADLO        | Timer %s reload value, low 32 bits
6002_001c equ TIMG1_T%sLOADHI        | Timer %s reload value, high 22 bits
6002_0020 equ TIMG1_T%sLOAD          | Write to reload timer from TIMG_T%s_(LOADLOLOADHI)_REG
6002_0004 equ TIMG1_T%sLO            | Timer %s current value, low 32 bits
6002_0048 equ TIMG1_WDTCONFIG0       | Watchdog timer configuration register
6002_004c equ TIMG1_WDTCONFIG1       | Watchdog timer prescaler register
6002_0050 equ TIMG1_WDTCONFIG2       | Watchdog timer stage 0 timeout value
6002_0054 equ TIMG1_WDTCONFIG3       | Watchdog timer stage 1 timeout value
6002_0058 equ TIMG1_WDTCONFIG4       | Watchdog timer stage 2 timeout value
6002_005c equ TIMG1_WDTCONFIG5       | Watchdog timer stage 3 timeout value
6002_0060 equ TIMG1_WDTFEED          | Write to feed the watchdog timer
6002_0064 equ TIMG1_WDTWPROTECT      | Watchdog write protect register
6002_0068 equ TIMG1_RTCCALICFG       | RTC calibration configure register
6002_006c equ TIMG1_RTCCALICFG1      | RTC calibration configure1 register
6002_0070 equ TIMG1_INT_ENA_TIMERS   | Interrupt enable bits
6002_0074 equ TIMG1_INT_RAW_TIMERS   | Raw interrupt status
6002_0078 equ TIMG1_INT_ST_TIMERS    | Masked interrupt status
6002_007c equ TIMG1_INT_CLR_TIMERS   | Interrupt clear bits
6002_0008 equ TIMG1_T%sHI            | Timer %s current value, high 22 bits
6002_0080 equ TIMG1_RTCCALICFG2      | Timer group calibration register
6002_000c equ TIMG1_T%sUPDATE        | Write to copy current timer value to TIMGn_T%s_(LO/HI)_REG
6002_00f8 equ TIMG1_NTIMERS_DATE     | Timer version control register
6002_00fc equ TIMG1_REGCLK           | Timer group clock gate register

( APB_CTRL)
6002_6000 equ APB_CTRL_SYSCLK_CONF                | ******* Description ***********
6002_6010 equ APB_CTRL_WIFI_BB_CFG_2              | ******* Description ***********
6002_6014 equ APB_CTRL_WIFI_CLK_EN                | ******* Description ***********
6002_6018 equ APB_CTRL_WIFI_RST_EN                | ******* Description ***********
6002_601c equ APB_CTRL_HOST_INF_SEL               | ******* Description ***********
6002_6020 equ APB_CTRL_EXT_MEM_PMS_LOCK           | ******* Description ***********
6002_6024 equ APB_CTRL_EXT_MEM_WRITEBACK_BYPASS   | ******* Description ***********
6002_6028 equ APB_CTRL_FLASH_ACE0_ATTR            | ******* Description ***********
6002_602c equ APB_CTRL_FLASH_ACE1_ATTR            | ******* Description ***********
6002_6030 equ APB_CTRL_FLASH_ACE2_ATTR            | ******* Description ***********
6002_6034 equ APB_CTRL_FLASH_ACE3_ATTR            | ******* Description ***********
6002_6038 equ APB_CTRL_FLASH_ACE0_ADDR            | ******* Description ***********
6002_603c equ APB_CTRL_FLASH_ACE1_ADDR            | ******* Description ***********
6002_63fc equ APB_CTRL_DATE                       | ******* Description ***********
6002_6004 equ APB_CTRL_TICK_CONF                  | ******* Description ***********
6002_6040 equ APB_CTRL_FLASH_ACE2_ADDR            | ******* Description ***********
6002_6044 equ APB_CTRL_FLASH_ACE3_ADDR            | ******* Description ***********
6002_6048 equ APB_CTRL_FLASH_ACE0_SIZE            | ******* Description ***********
6002_604c equ APB_CTRL_FLASH_ACE1_SIZE            | ******* Description ***********
6002_6050 equ APB_CTRL_FLASH_ACE2_SIZE            | ******* Description ***********
6002_6054 equ APB_CTRL_FLASH_ACE3_SIZE            | ******* Description ***********
6002_6058 equ APB_CTRL_SRAM_ACE0_ATTR             | ******* Description ***********
6002_605c equ APB_CTRL_SRAM_ACE1_ATTR             | ******* Description ***********
6002_6060 equ APB_CTRL_SRAM_ACE2_ATTR             | ******* Description ***********
6002_6064 equ APB_CTRL_SRAM_ACE3_ATTR             | ******* Description ***********
6002_6068 equ APB_CTRL_SRAM_ACE0_ADDR             | ******* Description ***********
6002_606c equ APB_CTRL_SRAM_ACE1_ADDR             | ******* Description ***********
6002_6070 equ APB_CTRL_SRAM_ACE2_ADDR             | ******* Description ***********
6002_6074 equ APB_CTRL_SRAM_ACE3_ADDR             | ******* Description ***********
6002_6078 equ APB_CTRL_SRAM_ACE0_SIZE             | ******* Description ***********
6002_607c equ APB_CTRL_SRAM_ACE1_SIZE             | ******* Description ***********
6002_6008 equ APB_CTRL_CLK_OUT_EN                 | ******* Description ***********
6002_6080 equ APB_CTRL_SRAM_ACE2_SIZE             | ******* Description ***********
6002_6084 equ APB_CTRL_SRAM_ACE3_SIZE             | ******* Description ***********
6002_6088 equ APB_CTRL_SPI_MEM_PMS_CTRL           | ******* Description ***********
6002_608c equ APB_CTRL_SPI_MEM_REJECT_ADDR        | ******* Description ***********
6002_6090 equ APB_CTRL_SDIO_CTRL                  | ******* Description ***********
6002_6094 equ APB_CTRL_REDCY_SIG0                 | ******* Description ***********
6002_6098 equ APB_CTRL_REDCY_SIG1                 | ******* Description ***********
6002_609c equ APB_CTRL_FRONT_END_MEM_PD           | ******* Description ***********
6002_60a0 equ APB_CTRL_SPI_MEM_ECC_CTRL           | ******* Description ***********
6002_60a8 equ APB_CTRL_CLKGATE_FORCE_ON           | ******* Description ***********
6002_60ac equ APB_CTRL_MEM_POWER_DOWN             | ******* Description ***********
6002_60b0 equ APB_CTRL_MEM_POWER_UP               | ******* Description ***********
6002_60b4 equ APB_CTRL_RETENTION_CTRL             | ******* Description ***********
6002_60b8 equ APB_CTRL_RETENTION_CTRL1            | ******* Description ***********
6002_60bc equ APB_CTRL_RETENTION_CTRL2            | ******* Description ***********
6002_600c equ APB_CTRL_WIFI_BB_CFG                | ******* Description ***********
6002_60c0 equ APB_CTRL_RETENTION_CTRL3            | ******* Description ***********
6002_60c4 equ APB_CTRL_RETENTION_CTRL4            | ******* Description ***********
6002_60c8 equ APB_CTRL_RETENTION_CTRL5            | ******* Description ***********

( I2C1)
6002_7000 equ I2C1_SCL_LOW_PERIOD         | Configures the low level width of the SCL Clock
6002_7010 equ I2C1_SLAVE_ADDR             | Local slave address setting
6002_7100 equ I2C1_TXFIFO_START_ADDR      | I2C TXFIFO base address register
6002_7014 equ I2C1_FIFO_ST                | FIFO status register.
6002_7018 equ I2C1_FIFO_CONF              | FIFO configuration register.
6002_7180 equ I2C1_RXFIFO_START_ADDR      | I2C RXFIFO base address register
6002_701c equ I2C1_DATA                   | Rx FIFO read data.
6002_7020 equ I2C1_INT_RAW                | Raw interrupt status
6002_7024 equ I2C1_INT_CLR                | Interrupt clear bits
6002_7028 equ I2C1_INT_ENA                | Interrupt enable bits
6002_702c equ I2C1_INT_STATUS             | Status of captured I2C communication events
6002_7030 equ I2C1_SDA_HOLD               | Configures the hold time after a negative SCL edge.
6002_7034 equ I2C1_SDA_SAMPLE             | Configures the sample time after a positive SCL edge.
6002_7038 equ I2C1_SCL_HIGH_PERIOD        | Configures the high level width of SCL
6002_7004 equ I2C1_CTR                    | Transmission setting
6002_7040 equ I2C1_SCL_START_HOLD         | Configures the delay between the SDA and SCL negative edge for a start condition
6002_7044 equ I2C1_SCL_RSTART_SETUP       | Configures the delay between the positive edge of SCL and the negative edge of SDA
6002_7048 equ I2C1_SCL_STOP_HOLD          | Configures the delay after the SCL clock edge for a stop condition
6002_704c equ I2C1_SCL_STOP_SETUP         | Configures the delay between the SDA and SCL positive edge for a stop condition
6002_7050 equ I2C1_FILTER_CFG             | SCL and SDA filter configuration register
6002_7054 equ I2C1_CLK_CONF               | I2C CLK configuration register
6002_7058 equ I2C1_COMD%s                 | I2C command register %s
6002_7078 equ I2C1_SCL_ST_TIME_OUT        | SCL status time out register
6002_707c equ I2C1_SCL_MAIN_ST_TIME_OUT   | SCL main status time out register
6002_7008 equ I2C1_SR                     | Describe I2C work status.
6002_7080 equ I2C1_SCL_SP_CONF            | Power configuration register
6002_7084 equ I2C1_SCL_STRETCH_CONF       | Set SCL stretch of I2C slave
6002_700c equ I2C1_TO                     | Setting time out control for receiving data.
6002_70f8 equ I2C1_DATE                   | Version register

( PERI_BACKUP)
6002_a000 equ PERI_BACKUP_CONFIG     | x
6002_a010 equ PERI_BACKUP_REG_MAP1   | x
6002_a014 equ PERI_BACKUP_REG_MAP2   | x
6002_a018 equ PERI_BACKUP_REG_MAP3   | x
6002_a01c equ PERI_BACKUP_INT_RAW    | x
6002_a020 equ PERI_BACKUP_INT_ST     | x
6002_a024 equ PERI_BACKUP_INT_ENA    | x
6002_a028 equ PERI_BACKUP_INT_CLR    | x
6002_a004 equ PERI_BACKUP_APB_ADDR   | x
6002_a008 equ PERI_BACKUP_MEM_ADDR   | x
6002_a00c equ PERI_BACKUP_REG_MAP0   | x
6002_a0fc equ PERI_BACKUP_DATE       | x

( PWM1)
6002_c000 equ PWM1_CLK_CFG             | PWM clock prescaler register.
6002_c010 equ PWM1_TIMER0_STATUS       | PWM timer0 status register.
6002_c100 equ PWM1_CAP_CH1             | Value of last capture on channel 1
6002_c104 equ PWM1_CAP_CH2             | Value of last capture on channel 2
6002_c108 equ PWM1_CAP_STATUS          | Edge of last capture trigger
6002_c10c equ PWM1_UPDATE_CFG          | Enable update.
6002_c110 equ PWM1_INT_ENA             | Interrupt enable bits
6002_c114 equ PWM1_INT_RAW             | Raw interrupt status
6002_c118 equ PWM1_INT_ST              | Masked interrupt status
6002_c11c equ PWM1_INT_CLR             | Interrupt clear bits
6002_c120 equ PWM1_CLK                 | MCPWM APB configuration register
6002_c124 equ PWM1_VERSION             | Version register.
6002_c014 equ PWM1_TIMER1_CFG0         | PWM timer1 period and update method configuration register.
6002_c018 equ PWM1_TIMER1_CFG1         | PWM timer1 working mode and start/stop control configuration register.
6002_c01c equ PWM1_TIMER1_SYNC         | PWM timer1 sync function configuration register.
6002_c020 equ PWM1_TIMER1_STATUS       | PWM timer1 status register.
6002_c024 equ PWM1_TIMER2_CFG0         | PWM timer2 period and update method configuration register.
6002_c028 equ PWM1_TIMER2_CFG1         | PWM timer2 working mode and start/stop control configuration register.
6002_c02c equ PWM1_TIMER2_SYNC         | PWM timer2 sync function configuration register.
6002_c030 equ PWM1_TIMER2_STATUS       | PWM timer2 status register.
6002_c034 equ PWM1_TIMER_SYNCI_CFG     | Synchronization input selection for three PWM timers.
6002_c038 equ PWM1_OPERATOR_TIMERSEL   | Select specific timer for PWM operators.
6002_c03c equ PWM1_CMPR0_CFG           | Transfer status and update method for time stamp registers A and B
6002_c004 equ PWM1_TIMER0_CFG0         | PWM timer0 period and update method configuration register.
6002_c040 equ PWM1_CMPR0_VALUE0        | Shadow register for register A.
6002_c044 equ PWM1_CMPR0_VALUE1        | Shadow register for register B.
6002_c048 equ PWM1_GEN0_CFG0           | Fault event T0 and T1 handling
6002_c04c equ PWM1_GEN0_FORCE          | Permissives to force PWM0A and PWM0B outputs by software
6002_c050 equ PWM1_GEN0_A              | Actions triggered by events on PWM0A
6002_c054 equ PWM1_GEN0_B              | Actions triggered by events on PWM0B
6002_c058 equ PWM1_DB0_CFG             | dead time type selection and configuration
6002_c05c equ PWM1_DB0_FED_CFG         | Shadow register for falling edge delay (FED).
6002_c060 equ PWM1_DB0_RED_CFG         | Shadow register for rising edge delay (RED).
6002_c064 equ PWM1_CHOPPER0_CFG        | Carrier enable and configuratoin
6002_c068 equ PWM1_TZ0_CFG0            | Actions on PWM0A and PWM0B trip events
6002_c06c equ PWM1_TZ0_CFG1            | Software triggers for fault handler actions
6002_c070 equ PWM1_TZ0_STATUS          | Status of fault events.
6002_c074 equ PWM1_CMPR1_CFG           | Transfer status and update method for time stamp registers A and B
6002_c078 equ PWM1_CMPR1_VALUE0        | Shadow register for register A.
6002_c07c equ PWM1_CMPR1_VALUE1        | Shadow register for register B.
6002_c008 equ PWM1_TIMER0_CFG1         | PWM timer0 working mode and start/stop control configuration register.
6002_c080 equ PWM1_GEN1_CFG0           | Fault event T0 and T1 handling
6002_c084 equ PWM1_GEN1_FORCE          | Permissives to force PWM1A and PWM1B outputs by software
6002_c088 equ PWM1_GEN1_A              | Actions triggered by events on PWM1A
6002_c08c equ PWM1_GEN1_B              | Actions triggered by events on PWM1B
6002_c090 equ PWM1_DB1_CFG             | dead time type selection and configuration
6002_c094 equ PWM1_DB1_FED_CFG         | Shadow register for falling edge delay (FED).
6002_c098 equ PWM1_DB1_RED_CFG         | Shadow register for rising edge delay (RED).
6002_c09c equ PWM1_CHOPPER1_CFG        | Carrier enable and configuratoin
6002_c0a0 equ PWM1_TZ1_CFG0            | Actions on PWM1A and PWM1B trip events
6002_c0a4 equ PWM1_TZ1_CFG1            | Software triggers for fault handler actions
6002_c0a8 equ PWM1_TZ1_STATUS          | Status of fault events.
6002_c0ac equ PWM1_CMPR2_CFG           | Transfer status and update method for time stamp registers A and B
6002_c0b0 equ PWM1_CMPR2_VALUE0        | Shadow register for register A.
6002_c0b4 equ PWM1_CMPR2_VALUE1        | Shadow register for register B.
6002_c0b8 equ PWM1_GEN2_CFG0           | Fault event T0 and T1 handling
6002_c0bc equ PWM1_GEN2_FORCE          | Permissives to force PWM2A and PWM2B outputs by software
6002_c00c equ PWM1_TIMER0_SYNC         | PWM timer0 sync function configuration register.
6002_c0c0 equ PWM1_GEN2_A              | Actions triggered by events on PWM2A
6002_c0c4 equ PWM1_GEN2_B              | Actions triggered by events on PWM2B
6002_c0c8 equ PWM1_DB2_CFG             | dead time type selection and configuration
6002_c0cc equ PWM1_DB2_FED_CFG         | Shadow register for falling edge delay (FED).
6002_c0d0 equ PWM1_DB2_RED_CFG         | Shadow register for rising edge delay (RED).
6002_c0d4 equ PWM1_CHOPPER2_CFG        | Carrier enable and configuratoin
6002_c0d8 equ PWM1_TZ2_CFG0            | Actions on PWM2A and PWM2B trip events
6002_c0dc equ PWM1_TZ2_CFG1            | Software triggers for fault handler actions
6002_c0e0 equ PWM1_TZ2_STATUS          | Status of fault events.
6002_c0e4 equ PWM1_FAULT_DETECT        | Fault detection configuration and status
6002_c0e8 equ PWM1_CAP_TIMER_CFG       | Configure capture timer
6002_c0ec equ PWM1_CAP_TIMER_PHASE     | Phase for capture timer sync
6002_c0f0 equ PWM1_CAP_CH0_CFG         | Capture channel 0 configuration and enable
6002_c0f4 equ PWM1_CAP_CH1_CFG         | Capture channel 1 configuration and enable
6002_c0f8 equ PWM1_CAP_CH2_CFG         | Capture channel 2 configuration and enable
6002_c0fc equ PWM1_CAP_CH0             | Value of last capture on channel 0

( UART2)
6002_e000 equ UART2_FIFO             | FIFO data register
6002_e010 equ UART2_INT_CLR          | Interrupt clear bits
6002_e014 equ UART2_CLKDIV           | Clock divider configuration
6002_e018 equ UART2_RX_FILT          | Rx Filter configuration
6002_e01c equ UART2_STATUS           | UART status register
6002_e020 equ UART2_CONF0            | a
6002_e024 equ UART2_CONF1            | Configuration register 1
6002_e028 equ UART2_LOWPULSE         | Autobaud minimum low pulse duration register
6002_e02c equ UART2_HIGHPULSE        | Autobaud minimum high pulse duration register
6002_e030 equ UART2_RXD_CNT          | Autobaud edge change count register
6002_e034 equ UART2_FLOW_CONF        | Software flow-control configuration
6002_e038 equ UART2_SLEEP_CONF       | Sleep-mode configuration
6002_e03c equ UART2_SWFC_CONF0       | Software flow-control character configuration
6002_e004 equ UART2_INT_RAW          | Raw interrupt status
6002_e040 equ UART2_SWFC_CONF1       | Software flow-control character configuration
6002_e044 equ UART2_TXBRK_CONF       | Tx Break character configuration
6002_e048 equ UART2_IDLE_CONF        | Frame-end idle configuration
6002_e04c equ UART2_RS485_CONF       | RS485 mode configuration
6002_e050 equ UART2_AT_CMD_PRECNT    | Pre-sequence timing configuration
6002_e054 equ UART2_AT_CMD_POSTCNT   | Post-sequence timing configuration
6002_e058 equ UART2_AT_CMD_GAPTOUT   | Timeout configuration
6002_e05c equ UART2_AT_CMD_CHAR      | AT escape sequence detection configuration
6002_e060 equ UART2_MEM_CONF         | UART threshold and allocation configuration
6002_e064 equ UART2_MEM_TX_STATUS    | Tx-FIFO write and read offset address.
6002_e068 equ UART2_MEM_RX_STATUS    | Rx-FIFO write and read offset address.
6002_e06c equ UART2_FSM_STATUS       | UART transmit and receive status.
6002_e070 equ UART2_POSPULSE         | Autobaud high pulse register
6002_e074 equ UART2_NEGPULSE         | Autobaud low pulse register
6002_e078 equ UART2_CLK_CONF         | UART core clock configuration
6002_e07c equ UART2_DATE             | UART Version register
6002_e008 equ UART2_INT_ST           | Masked interrupt status
6002_e080 equ UART2_ID               | UART ID register
6002_e00c equ UART2_INT_ENA          | Interrupt enable bits

( USB_DEVICE)
6003_8000 equ USB_DEVICE_EP1          | Endpoint 1 FIFO register
6003_8010 equ USB_DEVICE_INT_ENA      | Interrupt enable bits
6003_8014 equ USB_DEVICE_INT_CLR      | Interrupt clear bits
6003_8018 equ USB_DEVICE_CONF0        | Configure 0 register
6003_801c equ USB_DEVICE_TEST         | USB Internal PHY test register
6003_8020 equ USB_DEVICE_JFIFO_ST     | USB-JTAG FIFO status
6003_8024 equ USB_DEVICE_FRAM_NUM     | SOF frame number
6003_8028 equ USB_DEVICE_IN_EP0_ST    | IN Endpoint 0 status
6003_802c equ USB_DEVICE_IN_EP1_ST    | IN Endpoint 1 status
6003_8030 equ USB_DEVICE_IN_EP2_ST    | IN Endpoint 2 status
6003_8034 equ USB_DEVICE_IN_EP3_ST    | IN Endpoint 3 status
6003_8038 equ USB_DEVICE_OUT_EP0_ST   | OUT Endpoint 0 status
6003_803c equ USB_DEVICE_OUT_EP1_ST   | OUT Endpoint 1 status
6003_8004 equ USB_DEVICE_EP1_CONF     | Endpoint 1 configure and status register
6003_8040 equ USB_DEVICE_OUT_EP2_ST   | OUT Endpoint 2 status
6003_8044 equ USB_DEVICE_MISC_CONF    | MISC register
6003_8048 equ USB_DEVICE_MEM_CONF     | Power control
6003_8008 equ USB_DEVICE_INT_RAW      | Raw status interrupt
6003_8080 equ USB_DEVICE_DATE         | Version control register
6003_800c equ USB_DEVICE_INT_ST       | Masked interrupt

( USB_WRAP)
6003_9000 equ USB_WRAP_OTG_CONF    | USB OTG Wrapper Configure Register
6003_93fc equ USB_WRAP_DATE        | Version Control Register
6003_9004 equ USB_WRAP_TEST_CONF   | USB Internal PHY Testing Register

( AES)
6003_a000 equ AES_KEY_%s              | AES key register %s
6003_a020 equ AES_TEXT_IN_%s          | Source data register %s
6003_a030 equ AES_TEXT_OUT_%s         | Result data register %s
6003_a040 equ AES_MODE                | AES Mode register
6003_a048 equ AES_TRIGGER             | AES trigger register
6003_a04c equ AES_STATE               | AES state register
6003_a050 equ AES_IV_MEM[%s]          | The memory that stores initialization vector
6003_a060 equ AES_H_MEM[%s]           | The memory that stores GCM hash subkey
6003_a070 equ AES_J0_MEM[%s]          | The memory that stores J0
6003_a080 equ AES_T0_MEM[%s]          | The memory that stores T0
6003_a090 equ AES_DMA_ENABLE          | AES accelerator working mode register
6003_a094 equ AES_BLOCK_MODE          | AES cipher block mode register
6003_a098 equ AES_BLOCK_NUM           | AES block number register
6003_a09c equ AES_INC_SEL             | Standard incrementing function configure register
6003_a0a0 equ AES_AAD_BLOCK_NUM       | Additional Authential Data block number register
6003_a0a4 equ AES_REMAINDER_BIT_NUM   | AES remainder bit number register
6003_a0a8 equ AES_CONTINUE            | AES continue register
6003_a0ac equ AES_INT_CLR             | AES Interrupt clear register
6003_a0b0 equ AES_INT_ENA             | DMA-AES Interrupt enable register
6003_a0b4 equ AES_DATE                | AES version control register
6003_a0b8 equ AES_DMA_EXIT            | AES-DMA exit config

( SHA)
6003_b000 equ SHA_MODE            | Initial configuration register.
6003_b010 equ SHA_START           | Typical SHA configuration register 0.
6003_b014 equ SHA_CONTINUE        | Typical SHA configuration register 1.
6003_b018 equ SHA_BUSY            | Busy register.
6003_b01c equ SHA_DMA_START       | DMA configuration register 1.
6003_b020 equ SHA_DMA_CONTINUE    | DMA configuration register 2.
6003_b024 equ SHA_CLEAR_IRQ       | Interrupt clear register.
6003_b028 equ SHA_IRQ_ENA         | Interrupt enable register.
6003_b02c equ SHA_DATE            | Date register.
6003_b004 equ SHA_T_STRING        | SHA 512/t configuration register 0.
6003_b040 equ SHA_H_MEM[%s]       | Sha H memory which contains intermediate hash or finial hash.
6003_b008 equ SHA_T_LENGTH        | SHA 512/t configuration register 1.
6003_b080 equ SHA_M_MEM[%s]       | Sha M memory which contains message.
6003_b00c equ SHA_DMA_BLOCK_NUM   | DMA configuration register 0.

( RSA)
6003_c000 equ RSA_M_MEM[%s]         | Memory M
6003_c200 equ RSA_Z_MEM[%s]         | Memory Z
6003_c400 equ RSA_Y_MEM[%s]         | Memory Y
6003_c600 equ RSA_X_MEM[%s]         | Memory X
6003_c800 equ RSA_M_PRIME           | RSA M' register
6003_c804 equ RSA_MODE              | RSA length mode register
6003_c808 equ RSA_CLEAN             | RSA clean register
6003_c80c equ RSA_MODEXP_START      | Modular exponentiation trigger register.
6003_c810 equ RSA_MODMULT_START     | Modular multiplication trigger register.
6003_c814 equ RSA_MULT_START        | Normal multiplication trigger register.
6003_c818 equ RSA_IDLE              | RSA idle register
6003_c81c equ RSA_CLEAR_INTERRUPT   | RSA interrupt clear register
6003_c820 equ RSA_CONSTANT_TIME     | CONSTANT_TIME option control register
6003_c824 equ RSA_SEARCH_ENABLE     | SEARCH option enable register
6003_c828 equ RSA_SEARCH_POS        | RSA search position configure register
6003_c82c equ RSA_INTERRUPT_ENA     | RSA interrupt enable register
6003_c830 equ RSA_DATE              | RSA version control register

( DS)
6003_d000 equ DS_C_MEM[%s]         | Memory C
6003_d630 equ DS_IV_%s             | IV block data
6003_d800 equ DS_X_MEM[%s]         | Memory X
6003_da00 equ DS_Z_MEM[%s]         | Memory Z
6003_de00 equ DS_SET_START         | Activates the DS peripheral
6003_de04 equ DS_SET_ME            | Starts DS operation
6003_de08 equ DS_SET_FINISH        | Ends DS operation
6003_de0c equ DS_QUERY_BUSY        | Status of the DS perihperal
6003_de10 equ DS_QUERY_KEY_WRONG   | Checks the reason why DS_KEY is not ready
6003_de14 equ DS_QUERY_CHECK       | Queries DS check result
6003_de20 equ DS_DATE              | DS version control register

( HMAC)
6003_e1fc equ HMAC_DATE                  | Date register.
6003_e040 equ HMAC_SET_START             | Process control register 0.
6003_e044 equ HMAC_SET_PARA_PURPOSE      | Configure purpose.
6003_e048 equ HMAC_SET_PARA_KEY          | Configure key.
6003_e04c equ HMAC_SET_PARA_FINISH       | Finish initial configuration.
6003_e050 equ HMAC_SET_MESSAGE_ONE       | Process control register 1.
6003_e054 equ HMAC_SET_MESSAGE_ING       | Process control register 2.
6003_e058 equ HMAC_SET_MESSAGE_END       | Process control register 3.
6003_e05c equ HMAC_SET_RESULT_FINISH     | Process control register 4.
6003_e060 equ HMAC_SET_INVALIDATE_JTAG   | Invalidate register 0.
6003_e064 equ HMAC_SET_INVALIDATE_DS     | Invalidate register 1.
6003_e068 equ HMAC_QUERY_ERROR           | Error register.
6003_e06c equ HMAC_QUERY_BUSY            | Busy register.
6003_e080 equ HMAC_WR_MESSAGE_MEM[%s]    | Message block memory.
6003_e0c0 equ HMAC_RD_RESULT_MEM[%s]     | Result from upstream.
6003_e0f0 equ HMAC_SET_MESSAGE_PAD       | Process control register 5.
6003_e0f4 equ HMAC_ONE_BLOCK             | Process control register 6.
6003_e0f8 equ HMAC_SOFT_JTAG_CTRL        | Jtag register 0.
6003_e0fc equ HMAC_WR_JTAG               | Jtag register 1.

( DMA)
6003_f000 equ DMA_IN_CONF0_CH%s               | Configure 0 register of Rx channel 0
6003_f010 equ DMA_IN_INT_ENA_CH%s             | Interrupt enable bits of Rx channel 0
6003_f014 equ DMA_IN_INT_CLR_CH%s             | Interrupt clear bits of Rx channel 0
6003_f018 equ DMA_INFIFO_STATUS_CH%s          | Receive FIFO status of Rx channel 0
6003_f01c equ DMA_IN_POP_CH%s                 | Pop control register of Rx channel 0
6003_f020 equ DMA_IN_LINK_CH%s                | Link descriptor configure and control register of Rx channel 0
6003_f024 equ DMA_IN_STATE_CH%s               | Receive status of Rx channel 0
6003_f028 equ DMA_IN_SUC_EOF_DES_ADDR_CH%s    | Inlink descriptor address when EOF occurs of Rx channel 0
6003_f02c equ DMA_IN_ERR_EOF_DES_ADDR_CH%s    | Inlink descriptor address when errors occur of Rx channel 0
6003_f030 equ DMA_IN_DSCR_CH%s                | Current inlink descriptor address of Rx channel 0
6003_f034 equ DMA_IN_DSCR_BF0_CH%s            | The last inlink descriptor address of Rx channel 0
6003_f038 equ DMA_IN_DSCR_BF1_CH%s            | The second-to-last inlink descriptor address of Rx channel 0
6003_f03c equ DMA_IN_WIGHT_CH%s               | Weight register of Rx channel 0
6003_f3c0 equ DMA_AHB_TEST                    | reserved
6003_f3c4 equ DMA_PD_CONF                     | reserved
6003_f3c8 equ DMA_MISC_CONF                   | MISC register
6003_f3cc equ DMA_IN_SRAM_SIZE_CH%s           | Receive L2 FIFO depth of Rx channel 0
6003_f3d0 equ DMA_OUT_SRAM_SIZE_CH%s          | Transmit L2 FIFO depth of Tx channel 0
6003_f3f4 equ DMA_EXTMEM_REJECT_ADDR          | Reject address accessing external RAM
6003_f3f8 equ DMA_EXTMEM_REJECT_ST            | Reject status accessing external RAM
6003_f3fc equ DMA_EXTMEM_REJECT_INT_RAW       | Raw interrupt status of external RAM permission
6003_f004 equ DMA_IN_CONF1_CH%s               | Configure 1 register of Rx channel 0
6003_f400 equ DMA_EXTMEM_REJECT_INT_ST        | Masked interrupt status of external RAM permission
6003_f404 equ DMA_EXTMEM_REJECT_INT_ENA       | Interrupt enable bits of external RAM permission
6003_f408 equ DMA_EXTMEM_REJECT_INT_CLR       | Interrupt clear bits of external RAM permission
6003_f40c equ DMA_DATE                        | Version control register
6003_f044 equ DMA_IN_PRI_CH%s                 | Priority register of Rx channel 0
6003_f048 equ DMA_IN_PERI_SEL_CH%s            | Peripheral selection of Rx channel 0
6003_f060 equ DMA_OUT_CONF0_CH%s              | Configure 0 register of Tx channel 0
6003_f064 equ DMA_OUT_CONF1_CH%s              | Configure 1 register of Tx channel 0
6003_f068 equ DMA_OUT_INT_RAW_CH%s            | Raw status interrupt of Tx channel 0
6003_f06c equ DMA_OUT_INT_ST_CH%s             | Masked interrupt of Tx channel 0
6003_f070 equ DMA_OUT_INT_ENA_CH%s            | Interrupt enable bits of Tx channel 0
6003_f074 equ DMA_OUT_INT_CLR_CH%s            | Interrupt clear bits of Tx channel 0
6003_f078 equ DMA_OUTFIFO_STATUS_CH%s         | Transmit FIFO status of Tx channel 0
6003_f07c equ DMA_OUT_PUSH_CH%s               | Push control register of Rx channel 0
6003_f008 equ DMA_IN_INT_RAW_CH%s             | Raw status interrupt of Rx channel 0
6003_f080 equ DMA_OUT_LINK_CH%s               | Link descriptor configure and control register of Tx channel 0
6003_f084 equ DMA_OUT_STATE_CH%s              | Transmit status of Tx channel 0
6003_f088 equ DMA_OUT_EOF_DES_ADDR_CH%s       | Outlink descriptor address when EOF occurs of Tx channel 0
6003_f08c equ DMA_OUT_EOF_BFR_DES_ADDR_CH%s   | The last outlink descriptor address when EOF occurs of Tx channel 0
6003_f090 equ DMA_OUT_DSCR_CH%s               | Current inlink descriptor address of Tx channel 0
6003_f094 equ DMA_OUT_DSCR_BF0_CH%s           | The last inlink descriptor address of Tx channel 0
6003_f098 equ DMA_OUT_DSCR_BF1_CH%s           | The second-to-last inlink descriptor address of Tx channel 0
6003_f09c equ DMA_OUT_WIGHT_CH%s              | Weight register of Rx channel 0
6003_f0a4 equ DMA_OUT_PRI_CH%s                | Priority register of Tx channel 0.
6003_f0a8 equ DMA_OUT_PERI_SEL_CH%s           | Peripheral selection of Tx channel 0
6003_f00c equ DMA_IN_INT_ST_CH%s              | Masked interrupt of Rx channel 0

( APB_SARADC)
6004_0000 equ APB_SARADC_CTRL                      | configure apb saradc controller
6004_0010 equ APB_SARADC_SAR1_STATUS               | saradc1 status for debug
6004_0014 equ APB_SARADC_SAR2_STATUS               | saradc2 status for debug
6004_0018 equ APB_SARADC_SAR1_PATT_TAB1            | configure apb saradc pattern table
6004_001c equ APB_SARADC_SAR1_PATT_TAB2            | configure apb saradc pattern table
6004_0020 equ APB_SARADC_SAR1_PATT_TAB3            | configure apb saradc pattern table
6004_0024 equ APB_SARADC_SAR1_PATT_TAB4            | configure apb saradc pattern table
6004_0028 equ APB_SARADC_SAR2_PATT_TAB1            | configure apb saradc pattern table
6004_002c equ APB_SARADC_SAR2_PATT_TAB2            | configure apb saradc pattern table
6004_0030 equ APB_SARADC_SAR2_PATT_TAB3            | configure apb saradc pattern table
6004_0034 equ APB_SARADC_SAR2_PATT_TAB4            | configure apb saradc pattern table
6004_0038 equ APB_SARADC_APB_ADC_ARB_CTRL          | configure apb saradc arbit
6004_003c equ APB_SARADC_FILTER_CTRL0              | configure apb saradc arbit
6004_03fc equ APB_SARADC_APB_CTRL_DATE             | version
6004_0004 equ APB_SARADC_CTRL2                     | configure apb saradc controller
6004_0040 equ APB_SARADC_APB_SARADC1_DATA_STATUS   | get apb saradc sample data
6004_0044 equ APB_SARADC_THRES0_CTRL               | configure apb saradc thres monitor
6004_0048 equ APB_SARADC_THRES1_CTRL               | configure apb saradc thres monitor
6004_0058 equ APB_SARADC_THRES_CTRL                | configure thres monitor enable
6004_005c equ APB_SARADC_INT_ENA                   | enable interrupt
6004_0060 equ APB_SARADC_INT_RAW                   | raw of interrupt
6004_0064 equ APB_SARADC_INT_ST                    | state of interrupt
6004_0068 equ APB_SARADC_INT_CLR                   | clear interrupt
6004_006c equ APB_SARADC_DMA_CONF                  | configure apb saradc dma
6004_0070 equ APB_SARADC_APB_ADC_CLKM_CONF         | configure apb saradc clock
6004_0078 equ APB_SARADC_APB_SARADC2_DATA_STATUS   | get apb saradc2 sample data
6004_0008 equ APB_SARADC_FILTER_CTRL1              | configure saradc filter
6004_000c equ APB_SARADC_FSM_WAIT                  | configure apb saradc fsm

( LCD_CAM)
6004_1000 equ LCD_CAM_LCD_CLOCK            | LCD clock register
6004_1010 equ LCD_CAM_LCD_RGB_YUV          | LCD configuration register
6004_1014 equ LCD_CAM_LCD_USER             | LCD configuration register
6004_1018 equ LCD_CAM_LCD_MISC             | LCD configuration register
6004_101c equ LCD_CAM_LCD_CTRL             | LCD configuration register
6004_1020 equ LCD_CAM_LCD_CTRL1            | LCD configuration register
6004_1024 equ LCD_CAM_LCD_CTRL2            | LCD configuration register
6004_1028 equ LCD_CAM_LCD_CMD_VAL          | LCD configuration register
6004_1030 equ LCD_CAM_LCD_DLY_MODE         | LCD configuration register
6004_1038 equ LCD_CAM_LCD_DATA_DOUT_MODE   | LCD configuration register
6004_1004 equ LCD_CAM_CAM_CTRL             | Camera configuration register
6004_1064 equ LCD_CAM_LC_DMA_INT_ENA       | LCD_camera DMA inturrupt enable register
6004_1068 equ LCD_CAM_LC_DMA_INT_RAW       | LCD_camera DMA raw inturrupt status register
6004_106c equ LCD_CAM_LC_DMA_INT_ST        | LCD_camera DMA masked inturrupt status register
6004_1070 equ LCD_CAM_LC_DMA_INT_CLR       | LCD_camera DMA inturrupt clear register
6004_1008 equ LCD_CAM_CAM_CTRL1            | Camera configuration register
6004_100c equ LCD_CAM_CAM_RGB_YUV          | Camera configuration register
6004_10fc equ LCD_CAM_LC_REG_DATE          | Version register

( SENSITIVE)
600c_1000 equ SENSITIVE_CACHE_DATAARRAY_CONNECT_0                       | Cache data array configuration register 0.
600c_1010 equ SENSITIVE_INTERNAL_SRAM_USAGE_0                           | Internal SRAM configuration register 0.
600c_1100 equ SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_1                    | corex dram0 permission configuration register 1
600c_1104 equ SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_0                      | core0 dram0 permission monitor configuration register 0
600c_1108 equ SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_1                      | core0 dram0 permission monitor configuration register 1
600c_110c equ SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_2                      | core0 dram0 permission monitor configuration register 2.
600c_1110 equ SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_3                      | core0 dram0 permission monitor configuration register 3.
600c_1114 equ SENSITIVE_CORE_1_DRAM0_PMS_MONITOR_0                      | core1 dram0 permission monitor configuration register 0
600c_1118 equ SENSITIVE_CORE_1_DRAM0_PMS_MONITOR_1                      | core1 dram0 permission monitor configuration register 1
600c_111c equ SENSITIVE_CORE_1_DRAM0_PMS_MONITOR_2                      | core1 dram0 permission monitor configuration register 2.
600c_1120 equ SENSITIVE_CORE_1_DRAM0_PMS_MONITOR_3                      | core1 dram0 permission monitor configuration register 3.
600c_1124 equ SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_0                      | Core0 access peripherals permission configuration register 0.
600c_1128 equ SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_1                      | Core0 access peripherals permission configuration register 1.
600c_112c equ SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_2                      | Core0 access peripherals permission configuration register 2.
600c_1130 equ SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_3                      | Core0 access peripherals permission configuration register 3.
600c_1134 equ SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_4                      | Core0 access peripherals permission configuration register 4.
600c_1138 equ SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_5                      | Core0 access peripherals permission configuration register 5.
600c_113c equ SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_6                      | Core0 access peripherals permission configuration register 6.
600c_1014 equ SENSITIVE_INTERNAL_SRAM_USAGE_1                           | Internal SRAM configuration register 1.
600c_1140 equ SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_7                      | Core0 access peripherals permission configuration register 7.
600c_1144 equ SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_8                      | Core0 access peripherals permission configuration register 8.
600c_1148 equ SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_9                      | Core0 access peripherals permission configuration register 9.
600c_114c equ SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_10                     | Core0 access peripherals permission configuration register 10.
600c_1150 equ SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_11                     | Core0 access peripherals permission configuration register 11.
600c_1154 equ SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_12                     | Core0 access peripherals permission configuration register 12.
600c_1158 equ SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_13                     | Core0 access peripherals permission configuration register 13.
600c_115c equ SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_14                     | Core0 access peripherals permission configuration register 14.
600c_1160 equ SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_0                   | Core0 region permission register 0.
600c_1164 equ SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_1                   | Core0 region permission register 1.
600c_1168 equ SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_2                   | Core0 region permission register 2.
600c_116c equ SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_3                   | Core0 region permission register 3.
600c_1170 equ SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_4                   | Core0 region permission register 4.
600c_1174 equ SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_5                   | Core0 region permission register 5.
600c_1178 equ SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_6                   | Core0 region permission register 6.
600c_117c equ SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_7                   | Core0 region permission register 7.
600c_1018 equ SENSITIVE_INTERNAL_SRAM_USAGE_2                           | Internal SRAM configuration register 2.
600c_1180 equ SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_8                   | Core0 region permission register 8.
600c_1184 equ SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_9                   | Core0 region permission register 9.
600c_1188 equ SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_10                  | Core0 region permission register 10.
600c_118c equ SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_11                  | Core0 region permission register 11.
600c_1190 equ SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_12                  | Core0 region permission register 12.
600c_1194 equ SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_13                  | Core0 region permission register 13.
600c_1198 equ SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_14                  | Core0 region permission register 14.
600c_119c equ SENSITIVE_CORE_0_PIF_PMS_MONITOR_0                        | Core0 permission report register 0.
600c_11a0 equ SENSITIVE_CORE_0_PIF_PMS_MONITOR_1                        | Core0 permission report register 1.
600c_11a4 equ SENSITIVE_CORE_0_PIF_PMS_MONITOR_2                        | Core0 permission report register 2.
600c_11a8 equ SENSITIVE_CORE_0_PIF_PMS_MONITOR_3                        | Core0 permission report register 3.
600c_11ac equ SENSITIVE_CORE_0_PIF_PMS_MONITOR_4                        | Core0 permission report register 4.
600c_11b0 equ SENSITIVE_CORE_0_PIF_PMS_MONITOR_5                        | Core0 permission report register 5.
600c_11b4 equ SENSITIVE_CORE_0_PIF_PMS_MONITOR_6                        | Core0 permission report register 6.
600c_11b8 equ SENSITIVE_CORE_0_VECBASE_OVERRIDE_LOCK                    | core0 vecbase override configuration register 0
600c_11bc equ SENSITIVE_CORE_0_VECBASE_OVERRIDE_0                       | core0 vecbase override configuration register 0
600c_101c equ SENSITIVE_INTERNAL_SRAM_USAGE_3                           | Internal SRAM configuration register 3.
600c_11c0 equ SENSITIVE_CORE_0_VECBASE_OVERRIDE_1                       | core0 vecbase override configuration register 1
600c_11c4 equ SENSITIVE_CORE_0_VECBASE_OVERRIDE_2                       | core0 vecbase override configuration register 1
600c_11c8 equ SENSITIVE_CORE_0_TOOMANYEXCEPTIONS_M_OVERRIDE_0           | core0 toomanyexception override configuration register 0.
600c_11cc equ SENSITIVE_CORE_0_TOOMANYEXCEPTIONS_M_OVERRIDE_1           | core0 toomanyexception override configuration register 1.
600c_11d0 equ SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_0                      | Core1 access peripherals permission configuration register 0.
600c_11d4 equ SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_1                      | Core1 access peripherals permission configuration register 1.
600c_11d8 equ SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_2                      | Core1 access peripherals permission configuration register 2.
600c_11dc equ SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_3                      | Core1 access peripherals permission configuration register 3.
600c_11e0 equ SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_4                      | Core1 access peripherals permission configuration register 4.
600c_11e4 equ SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_5                      | Core1 access peripherals permission configuration register 5.
600c_11e8 equ SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_6                      | Core1 access peripherals permission configuration register 6.
600c_11ec equ SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_7                      | Core1 access peripherals permission configuration register 7.
600c_11f0 equ SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_8                      | Core1 access peripherals permission configuration register 8.
600c_11f4 equ SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_9                      | Core1 access peripherals permission configuration register 9.
600c_11f8 equ SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_10                     | core1 access peripherals permission configuration register 10.
600c_11fc equ SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_11                     | core1 access peripherals permission configuration register 11.
600c_1020 equ SENSITIVE_INTERNAL_SRAM_USAGE_4                           | Internal SRAM configuration register 4.
600c_1200 equ SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_12                     | core1 access peripherals permission configuration register 12.
600c_1204 equ SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_13                     | core1 access peripherals permission configuration register 13.
600c_1208 equ SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_14                     | core1 access peripherals permission configuration register 14.
600c_120c equ SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_0                   | core1 region permission register 0.
600c_1210 equ SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_1                   | core1 region permission register 1.
600c_1214 equ SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_2                   | core1 region permission register 2.
600c_1218 equ SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_3                   | core1 region permission register 3.
600c_121c equ SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_4                   | core1 region permission register 4.
600c_1220 equ SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_5                   | core1 region permission register 5.
600c_1224 equ SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_6                   | core1 region permission register 6.
600c_1228 equ SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_7                   | core1 region permission register 7.
600c_122c equ SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_8                   | core1 region permission register 8.
600c_1230 equ SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_9                   | core1 region permission register 9.
600c_1234 equ SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_10                  | core1 region permission register 10.
600c_1238 equ SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_11                  | core1 region permission register 11.
600c_123c equ SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_12                  | core1 region permission register 12.
600c_1024 equ SENSITIVE_RETENTION_DISABLE                               | Retention configuration register.
600c_1240 equ SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_13                  | core1 region permission register 13.
600c_1244 equ SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_14                  | core1 region permission register 14.
600c_1248 equ SENSITIVE_CORE_1_PIF_PMS_MONITOR_0                        | core1 permission report register 0.
600c_124c equ SENSITIVE_CORE_1_PIF_PMS_MONITOR_1                        | core1 permission report register 1.
600c_1250 equ SENSITIVE_CORE_1_PIF_PMS_MONITOR_2                        | core1 permission report register 2.
600c_1254 equ SENSITIVE_CORE_1_PIF_PMS_MONITOR_3                        | core1 permission report register 3.
600c_1258 equ SENSITIVE_CORE_1_PIF_PMS_MONITOR_4                        | core1 permission report register 4.
600c_125c equ SENSITIVE_CORE_1_PIF_PMS_MONITOR_5                        | core1 permission report register 5.
600c_1260 equ SENSITIVE_CORE_1_PIF_PMS_MONITOR_6                        | core1 permission report register 6.
600c_1264 equ SENSITIVE_CORE_1_VECBASE_OVERRIDE_LOCK                    | core1 vecbase override configuration register 0
600c_1268 equ SENSITIVE_CORE_1_VECBASE_OVERRIDE_0                       | core1 vecbase override configuration register 0
600c_126c equ SENSITIVE_CORE_1_VECBASE_OVERRIDE_1                       | core1 vecbase override configuration register 1
600c_1270 equ SENSITIVE_CORE_1_VECBASE_OVERRIDE_2                       | core1 vecbase override configuration register 1
600c_1274 equ SENSITIVE_CORE_1_TOOMANYEXCEPTIONS_M_OVERRIDE_0           | core1 toomanyexception override configuration register 0.
600c_1278 equ SENSITIVE_CORE_1_TOOMANYEXCEPTIONS_M_OVERRIDE_1           | core1 toomanyexception override configuration register 1.
600c_127c equ SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_0                      | BackUp access peripherals permission configuration register 0.
600c_1028 equ SENSITIVE_CACHE_TAG_ACCESS_0                              | Cache tag configuration register 0.
600c_1280 equ SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_1                      | BackUp access peripherals permission configuration register 1.
600c_1284 equ SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_2                      | BackUp access peripherals permission configuration register 2.
600c_1288 equ SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_3                      | BackUp access peripherals permission configuration register 3.
600c_128c equ SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_4                      | BackUp access peripherals permission configuration register 4.
600c_1290 equ SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_5                      | BackUp access peripherals permission configuration register 5.
600c_1294 equ SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_6                      | BackUp access peripherals permission configuration register 6.
600c_1298 equ SENSITIVE_BACKUP_BUS_PMS_MONITOR_0                        | BackUp permission report register 0.
600c_129c equ SENSITIVE_BACKUP_BUS_PMS_MONITOR_1                        | BackUp permission report register 1.
600c_12a0 equ SENSITIVE_BACKUP_BUS_PMS_MONITOR_2                        | BackUp permission report register 2.
600c_12a4 equ SENSITIVE_BACKUP_BUS_PMS_MONITOR_3                        | BackUp permission report register 3.
600c_12a8 equ SENSITIVE_EDMA_BOUNDARY_LOCK                              | EDMA boundary lock register.
600c_12ac equ SENSITIVE_EDMA_BOUNDARY_0                                 | EDMA boundary 0 configuration
600c_12b0 equ SENSITIVE_EDMA_BOUNDARY_1                                 | EDMA boundary 1 configuration
600c_12b4 equ SENSITIVE_EDMA_BOUNDARY_2                                 | EDMA boundary 2 configuration
600c_12b8 equ SENSITIVE_EDMA_PMS_SPI2_LOCK                              | EDMA-SPI2 permission lock register.
600c_12bc equ SENSITIVE_EDMA_PMS_SPI2                                   | EDMA-SPI2 permission control register.
600c_102c equ SENSITIVE_CACHE_TAG_ACCESS_1                              | Cache tag configuration register 1.
600c_12c0 equ SENSITIVE_EDMA_PMS_SPI3_LOCK                              | EDMA-SPI3 permission lock register.
600c_12c4 equ SENSITIVE_EDMA_PMS_SPI3                                   | EDMA-SPI3 permission control register.
600c_12c8 equ SENSITIVE_EDMA_PMS_UHCI0_LOCK                             | EDMA-UHCI0 permission lock register.
600c_12cc equ SENSITIVE_EDMA_PMS_UHCI0                                  | EDMA-UHCI0 permission control register.
600c_12d0 equ SENSITIVE_EDMA_PMS_I2S0_LOCK                              | EDMA-I2S0 permission lock register.
600c_12d4 equ SENSITIVE_EDMA_PMS_I2S0                                   | EDMA-I2S0 permission control register.
600c_12d8 equ SENSITIVE_EDMA_PMS_I2S1_LOCK                              | EDMA-I2S1 permission lock register.
600c_12dc equ SENSITIVE_EDMA_PMS_I2S1                                   | EDMA-I2S1 permission control register.
600c_12e0 equ SENSITIVE_EDMA_PMS_LCD_CAM_LOCK                           | EDMA-LCD/CAM permission lock register.
600c_12e4 equ SENSITIVE_EDMA_PMS_LCD_CAM                                | EDMA-LCD/CAM permission control register.
600c_12e8 equ SENSITIVE_EDMA_PMS_AES_LOCK                               | EDMA-AES permission lock register.
600c_12ec equ SENSITIVE_EDMA_PMS_AES                                    | EDMA-AES permission control register.
600c_12f0 equ SENSITIVE_EDMA_PMS_SHA_LOCK                               | EDMA-SHA permission lock register.
600c_12f4 equ SENSITIVE_EDMA_PMS_SHA                                    | EDMA-SHA permission control register.
600c_12f8 equ SENSITIVE_EDMA_PMS_ADC_DAC_LOCK                           | EDMA-ADC/DAC permission lock register.
600c_12fc equ SENSITIVE_EDMA_PMS_ADC_DAC                                | EDMA-ADC/DAC permission control register.
600c_1030 equ SENSITIVE_CACHE_MMU_ACCESS_0                              | Cache MMU configuration register 0.
600c_1300 equ SENSITIVE_EDMA_PMS_RMT_LOCK                               | EDMA-RMT permission lock register.
600c_1304 equ SENSITIVE_EDMA_PMS_RMT                                    | EDMA-RMT permission control register.
600c_1308 equ SENSITIVE_CLOCK_GATE_REG                                  | Sensitive module clock gate configuration register.
600c_130c equ SENSITIVE_RTC_PMS                                         | RTC coprocessor permission register.
600c_1034 equ SENSITIVE_CACHE_MMU_ACCESS_1                              | Cache MMU configuration register 1.
600c_1038 equ SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_0                | spi2 dma permission configuration register 0.
600c_103c equ SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_1                | spi2 dma permission configuration register 1.
600c_1004 equ SENSITIVE_CACHE_DATAARRAY_CONNECT_1                       | Cache data array configuration register 1.
600c_1040 equ SENSITIVE_DMA_APBPERI_SPI3_PMS_CONSTRAIN_0                | spi3 dma permission configuration register 0.
600c_1044 equ SENSITIVE_DMA_APBPERI_SPI3_PMS_CONSTRAIN_1                | spi3 dma permission configuration register 1.
600c_1048 equ SENSITIVE_DMA_APBPERI_UHCI0_PMS_CONSTRAIN_0               | uhci0 dma permission configuration register 0.
600c_104c equ SENSITIVE_DMA_APBPERI_UHCI0_PMS_CONSTRAIN_1               | uhci0 dma permission configuration register 1.
600c_1050 equ SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_0                | i2s0 dma permission configuration register 0.
600c_1054 equ SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_1                | i2s0 dma permission configuration register 1.
600c_1058 equ SENSITIVE_DMA_APBPERI_I2S1_PMS_CONSTRAIN_0                | i2s1 dma permission configuration register 0.
600c_105c equ SENSITIVE_DMA_APBPERI_I2S1_PMS_CONSTRAIN_1                | i2s1 dma permission configuration register 1.
600c_1060 equ SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_0                 | mac dma permission configuration register 0.
600c_1064 equ SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_1                 | mac dma permission configuration register 1.
600c_1068 equ SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_0              | backup dma permission configuration register 0.
600c_106c equ SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_1              | backup dma permission configuration register 1.
600c_1070 equ SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_0                 | aes dma permission configuration register 0.
600c_1074 equ SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_1                 | aes dma permission configuration register 1.
600c_1078 equ SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_0                 | sha dma permission configuration register 0.
600c_107c equ SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_1                 | sha dma permission configuration register 1.
600c_1008 equ SENSITIVE_APB_PERIPHERAL_ACCESS_0                         | APB peripheral configuration register 0.
600c_1080 equ SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_0             | adc_dac dma permission configuration register 0.
600c_1084 equ SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_1             | adc_dac dma permission configuration register 1.
600c_1088 equ SENSITIVE_DMA_APBPERI_RMT_PMS_CONSTRAIN_0                 | rmt dma permission configuration register 0.
600c_108c equ SENSITIVE_DMA_APBPERI_RMT_PMS_CONSTRAIN_1                 | rmt dma permission configuration register 1.
600c_1090 equ SENSITIVE_DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_0             | lcd_cam dma permission configuration register 0.
600c_1094 equ SENSITIVE_DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_1             | lcd_cam dma permission configuration register 1.
600c_1098 equ SENSITIVE_DMA_APBPERI_USB_PMS_CONSTRAIN_0                 | usb dma permission configuration register 0.
600c_109c equ SENSITIVE_DMA_APBPERI_USB_PMS_CONSTRAIN_1                 | usb dma permission configuration register 1.
600c_10a0 equ SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_0                  | lc dma permission configuration register 0.
600c_10a4 equ SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_1                  | lc dma permission configuration register 1.
600c_10a8 equ SENSITIVE_DMA_APBPERI_SDIO_PMS_CONSTRAIN_0                | sdio dma permission configuration register 0.
600c_10ac equ SENSITIVE_DMA_APBPERI_SDIO_PMS_CONSTRAIN_1                | sdio dma permission configuration register 1.
600c_10b0 equ SENSITIVE_DMA_APBPERI_PMS_MONITOR_0                       | dma permission monitor configuration register 0.
600c_10b4 equ SENSITIVE_DMA_APBPERI_PMS_MONITOR_1                       | dma permission monitor configuration register 1.
600c_10b8 equ SENSITIVE_DMA_APBPERI_PMS_MONITOR_2                       | dma permission monitor configuration register 2.
600c_10bc equ SENSITIVE_DMA_APBPERI_PMS_MONITOR_3                       | dma permission monitor configuration register 3.
600c_100c equ SENSITIVE_APB_PERIPHERAL_ACCESS_1                         | APB peripheral configuration register 1.
600c_10c0 equ SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_0   | sram split line configuration register 0
600c_10c4 equ SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_1   | sram split line configuration register 1
600c_10c8 equ SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_2   | sram split line configuration register 1
600c_10cc equ SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3   | sram split line configuration register 1
600c_10d0 equ SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_4   | sram split line configuration register 1
600c_10d4 equ SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_5   | sram split line configuration register 1
600c_10d8 equ SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_0                    | corex iram0 permission configuration register 0
600c_10dc equ SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_1                    | corex iram0 permission configuration register 0
600c_10e0 equ SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_2                    | corex iram0 permission configuration register 1
600c_10e4 equ SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_0                      | core0 iram0 permission monitor configuration register 0
600c_10e8 equ SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_1                      | core0 iram0 permission monitor configuration register 1
600c_10ec equ SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_2                      | core0 iram0 permission monitor configuration register 2
600c_10f0 equ SENSITIVE_CORE_1_IRAM0_PMS_MONITOR_0                      | core1 iram0 permission monitor configuration register 0
600c_10f4 equ SENSITIVE_CORE_1_IRAM0_PMS_MONITOR_1                      | core1 iram0 permission monitor configuration register 1
600c_10f8 equ SENSITIVE_CORE_1_IRAM0_PMS_MONITOR_2                      | core1 iram0 permission monitor configuration register 2
600c_10fc equ SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_0                    | corex dram0 permission configuration register 0
600c_1ffc equ SENSITIVE_DATE                                            | Sensitive version register.

( INTERRUPT_CORE0)
600c_2000 equ INTERRUPT_CORE0_MAC_INTR_MAP                                   | mac interrupt configuration register
600c_2010 equ INTERRUPT_CORE0_BT_MAC_INT_MAP                                 | bb_mac interrupt configuration register
600c_2100 equ INTERRUPT_CORE0_ICACHE_SYNC_INT_MAP                            | icache_sync interrupt configuration register
600c_2104 equ INTERRUPT_CORE0_APB_ADC_INT_MAP                                | apb_adc interrupt configuration register
600c_2108 equ INTERRUPT_CORE0_DMA_IN_CH0_INT_MAP                             | dma_in_ch0 interrupt configuration register
600c_210c equ INTERRUPT_CORE0_DMA_IN_CH1_INT_MAP                             | dma_in_ch1 interrupt configuration register
600c_2110 equ INTERRUPT_CORE0_DMA_IN_CH2_INT_MAP                             | dma_in_ch2 interrupt configuration register
600c_2114 equ INTERRUPT_CORE0_DMA_IN_CH3_INT_MAP                             | dma_in_ch3 interrupt configuration register
600c_2118 equ INTERRUPT_CORE0_DMA_IN_CH4_INT_MAP                             | dma_in_ch4 interrupt configuration register
600c_211c equ INTERRUPT_CORE0_DMA_OUT_CH0_INT_MAP                            | dma_out_ch0 interrupt configuration register
600c_2120 equ INTERRUPT_CORE0_DMA_OUT_CH1_INT_MAP                            | dma_out_ch1 interrupt configuration register
600c_2124 equ INTERRUPT_CORE0_DMA_OUT_CH2_INT_MAP                            | dma_out_ch2 interrupt configuration register
600c_2128 equ INTERRUPT_CORE0_DMA_OUT_CH3_INT_MAP                            | dma_out_ch3 interrupt configuration register
600c_212c equ INTERRUPT_CORE0_DMA_OUT_CH4_INT_MAP                            | dma_out_ch4 interrupt configuration register
600c_2130 equ INTERRUPT_CORE0_RSA_INT_MAP                                    | rsa interrupt configuration register
600c_2134 equ INTERRUPT_CORE0_AES_INT_MAP                                    | aes interrupt configuration register
600c_2138 equ INTERRUPT_CORE0_SHA_INT_MAP                                    | sha interrupt configuration register
600c_213c equ INTERRUPT_CORE0_CPU_INTR_FROM_CPU_0_MAP                        | cpu_intr_from_cpu_0 interrupt configuration register
600c_2014 equ INTERRUPT_CORE0_BT_BB_INT_MAP                                  | bt_bb interrupt configuration register
600c_2140 equ INTERRUPT_CORE0_CPU_INTR_FROM_CPU_1_MAP                        | cpu_intr_from_cpu_1 interrupt configuration register
600c_2144 equ INTERRUPT_CORE0_CPU_INTR_FROM_CPU_2_MAP                        | cpu_intr_from_cpu_2 interrupt configuration register
600c_2148 equ INTERRUPT_CORE0_CPU_INTR_FROM_CPU_3_MAP                        | cpu_intr_from_cpu_3 interrupt configuration register
600c_214c equ INTERRUPT_CORE0_ASSIST_DEBUG_INTR_MAP                          | assist_debug interrupt configuration register
600c_2150 equ INTERRUPT_CORE0_DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP       | dma_pms_monitor_violatile interrupt configuration register
600c_2154 equ INTERRUPT_CORE0_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP      | core0_IRam0_pms_monitor_violatile interrupt configuration register
600c_2158 equ INTERRUPT_CORE0_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP      | core0_DRam0_pms_monitor_violatile interrupt configuration register
600c_215c equ INTERRUPT_CORE0_CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP        | core0_PIF_pms_monitor_violatile interrupt configuration register
600c_2160 equ INTERRUPT_CORE0_CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP   | core0_PIF_pms_monitor_violatile_size interrupt configuration register
600c_2164 equ INTERRUPT_CORE0_CORE_1_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP      | core1_IRam0_pms_monitor_violatile interrupt configuration register
600c_2168 equ INTERRUPT_CORE0_CORE_1_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP      | core1_DRam0_pms_monitor_violatile interrupt configuration register
600c_216c equ INTERRUPT_CORE0_CORE_1_PIF_PMS_MONITOR_VIOLATE_INTR_MAP        | core1_PIF_pms_monitor_violatile interrupt configuration register
600c_2170 equ INTERRUPT_CORE0_CORE_1_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP   | core1_PIF_pms_monitor_violatile_size interrupt configuration register
600c_2174 equ INTERRUPT_CORE0_BACKUP_PMS_VIOLATE_INTR_MAP                    | backup_pms_monitor_violatile interrupt configuration register
600c_2178 equ INTERRUPT_CORE0_CACHE_CORE0_ACS_INT_MAP                        | cache_core0_acs interrupt configuration register
600c_217c equ INTERRUPT_CORE0_CACHE_CORE1_ACS_INT_MAP                        | cache_core1_acs interrupt configuration register
600c_2018 equ INTERRUPT_CORE0_BT_BB_NMI_MAP                                  | bt_bb_nmi interrupt configuration register
600c_2180 equ INTERRUPT_CORE0_USB_DEVICE_INT_MAP                             | usb_device interrupt configuration register
600c_2184 equ INTERRUPT_CORE0_PERI_BACKUP_INT_MAP                            | peri_backup interrupt configuration register
600c_2188 equ INTERRUPT_CORE0_DMA_EXTMEM_REJECT_INT_MAP                      | dma_extmem_reject interrupt configuration register
600c_218c equ INTERRUPT_CORE0_INTR_STATUS_0                                  | interrupt status register
600c_2190 equ INTERRUPT_CORE0_INTR_STATUS_1                                  | interrupt status register
600c_2194 equ INTERRUPT_CORE0_INTR_STATUS_2                                  | interrupt status register
600c_2198 equ INTERRUPT_CORE0_INTR_STATUS_3                                  | interrupt status register
600c_219c equ INTERRUPT_CORE0_CLOCK_GATE                                     | clock gate register
600c_201c equ INTERRUPT_CORE0_RWBT_IRQ_MAP                                   | rwbt_irq interrupt configuration register
600c_2020 equ INTERRUPT_CORE0_RWBLE_IRQ_MAP                                  | rwble_irq interrupt configuration register
600c_2024 equ INTERRUPT_CORE0_RWBT_NMI_MAP                                   | rwbt_nmi interrupt configuration register
600c_2028 equ INTERRUPT_CORE0_RWBLE_NMI_MAP                                  | rwble_nmi interrupt configuration register
600c_202c equ INTERRUPT_CORE0_I2C_MST_INT_MAP                                | i2c_mst interrupt configuration register
600c_2030 equ INTERRUPT_CORE0_SLC0_INTR_MAP                                  | slc0 interrupt configuration register
600c_2034 equ INTERRUPT_CORE0_SLC1_INTR_MAP                                  | slc1 interrupt configuration register
600c_2038 equ INTERRUPT_CORE0_UHCI0_INTR_MAP                                 | uhci0 interrupt configuration register
600c_203c equ INTERRUPT_CORE0_UHCI1_INTR_MAP                                 | uhci1 interrupt configuration register
600c_2004 equ INTERRUPT_CORE0_MAC_NMI_MAP                                    | mac_nmi interrupt configuration register
600c_2040 equ INTERRUPT_CORE0_GPIO_INTERRUPT_PRO_MAP                         | gpio_interrupt_pro interrupt configuration register
600c_2044 equ INTERRUPT_CORE0_GPIO_INTERRUPT_PRO_NMI_MAP                     | gpio_interrupt_pro_nmi interrupt configuration register
600c_2048 equ INTERRUPT_CORE0_GPIO_INTERRUPT_APP_MAP                         | gpio_interrupt_app interrupt configuration register
600c_204c equ INTERRUPT_CORE0_GPIO_INTERRUPT_APP_NMI_MAP                     | gpio_interrupt_app_nmi interrupt configuration register
600c_2050 equ INTERRUPT_CORE0_SPI_INTR_1_MAP                                 | spi_intr_1 interrupt configuration register
600c_2054 equ INTERRUPT_CORE0_SPI_INTR_2_MAP                                 | spi_intr_2 interrupt configuration register
600c_2058 equ INTERRUPT_CORE0_SPI_INTR_3_MAP                                 | spi_intr_3 interrupt configuration register
600c_205c equ INTERRUPT_CORE0_SPI_INTR_4_MAP                                 | spi_intr_4 interrupt configuration register
600c_2060 equ INTERRUPT_CORE0_LCD_CAM_INT_MAP                                | lcd_cam interrupt configuration register
600c_2064 equ INTERRUPT_CORE0_I2S0_INT_MAP                                   | i2s0 interrupt configuration register
600c_2068 equ INTERRUPT_CORE0_I2S1_INT_MAP                                   | i2s1 interrupt configuration register
600c_206c equ INTERRUPT_CORE0_UART_INTR_MAP                                  | uart interrupt configuration register
600c_2070 equ INTERRUPT_CORE0_UART1_INTR_MAP                                 | uart1 interrupt configuration register
600c_2074 equ INTERRUPT_CORE0_UART2_INTR_MAP                                 | uart2 interrupt configuration register
600c_2078 equ INTERRUPT_CORE0_SDIO_HOST_INTERRUPT_MAP                        | sdio_host interrupt configuration register
600c_207c equ INTERRUPT_CORE0_PWM0_INTR_MAP                                  | pwm0 interrupt configuration register
600c_27fc equ INTERRUPT_CORE0_DATE                                           | version register
600c_2008 equ INTERRUPT_CORE0_PWR_INTR_MAP                                   | pwr interrupt configuration register
600c_2080 equ INTERRUPT_CORE0_PWM1_INTR_MAP                                  | pwm1 interrupt configuration register
600c_2084 equ INTERRUPT_CORE0_PWM2_INTR_MAP                                  | pwm2 interrupt configuration register
600c_2088 equ INTERRUPT_CORE0_PWM3_INTR_MAP                                  | pwm3 interrupt configuration register
600c_208c equ INTERRUPT_CORE0_LEDC_INT_MAP                                   | ledc interrupt configuration register
600c_2090 equ INTERRUPT_CORE0_EFUSE_INT_MAP                                  | efuse interrupt configuration register
600c_2094 equ INTERRUPT_CORE0_CAN_INT_MAP                                    | can interrupt configuration register
600c_2098 equ INTERRUPT_CORE0_USB_INTR_MAP                                   | usb interrupt configuration register
600c_209c equ INTERRUPT_CORE0_RTC_CORE_INTR_MAP                              | rtc_core interrupt configuration register
600c_20a0 equ INTERRUPT_CORE0_RMT_INTR_MAP                                   | rmt interrupt configuration register
600c_20a4 equ INTERRUPT_CORE0_PCNT_INTR_MAP                                  | pcnt interrupt configuration register
600c_20a8 equ INTERRUPT_CORE0_I2C_EXT0_INTR_MAP                              | i2c_ext0 interrupt configuration register
600c_20ac equ INTERRUPT_CORE0_I2C_EXT1_INTR_MAP                              | i2c_ext1 interrupt configuration register
600c_20b0 equ INTERRUPT_CORE0_SPI2_DMA_INT_MAP                               | spi2_dma interrupt configuration register
600c_20b4 equ INTERRUPT_CORE0_SPI3_DMA_INT_MAP                               | spi3_dma interrupt configuration register
600c_20b8 equ INTERRUPT_CORE0_SPI4_DMA_INT_MAP                               | spi4_dma interrupt configuration register
600c_20bc equ INTERRUPT_CORE0_WDG_INT_MAP                                    | wdg interrupt configuration register
600c_200c equ INTERRUPT_CORE0_BB_INT_MAP                                     | bb interrupt configuration register
600c_20c0 equ INTERRUPT_CORE0_TIMER_INT1_MAP                                 | timer_int1 interrupt configuration register
600c_20c4 equ INTERRUPT_CORE0_TIMER_INT2_MAP                                 | timer_int2 interrupt configuration register
600c_20c8 equ INTERRUPT_CORE0_TG_T0_INT_MAP                                  | tg_t0 interrupt configuration register
600c_20cc equ INTERRUPT_CORE0_TG_T1_INT_MAP                                  | tg_t1 interrupt configuration register
600c_20d0 equ INTERRUPT_CORE0_TG_WDT_INT_MAP                                 | tg_wdt interrupt configuration register
600c_20d4 equ INTERRUPT_CORE0_TG1_T0_INT_MAP                                 | tg1_t0 interrupt configuration register
600c_20d8 equ INTERRUPT_CORE0_TG1_T1_INT_MAP                                 | tg1_t1 interrupt configuration register
600c_20dc equ INTERRUPT_CORE0_TG1_WDT_INT_MAP                                | tg1_wdt interrupt configuration register
600c_20e0 equ INTERRUPT_CORE0_CACHE_IA_INT_MAP                               | cache_ia interrupt configuration register
600c_20e4 equ INTERRUPT_CORE0_SYSTIMER_TARGET0_INT_MAP                       | systimer_target0 interrupt configuration register
600c_20e8 equ INTERRUPT_CORE0_SYSTIMER_TARGET1_INT_MAP                       | systimer_target1 interrupt configuration register
600c_20ec equ INTERRUPT_CORE0_SYSTIMER_TARGET2_INT_MAP                       | systimer_target2 interrupt configuration register
600c_20f0 equ INTERRUPT_CORE0_SPI_MEM_REJECT_INTR_MAP                        | spi_mem_reject interrupt configuration register
600c_20f4 equ INTERRUPT_CORE0_DCACHE_PRELOAD_INT_MAP                         | dcache_prelaod interrupt configuration register
600c_20f8 equ INTERRUPT_CORE0_ICACHE_PRELOAD_INT_MAP                         | icache_preload interrupt configuration register
600c_20fc equ INTERRUPT_CORE0_DCACHE_SYNC_INT_MAP                            | dcache_sync interrupt configuration register

( INTERRUPT_CORE1)
600c_3000 equ INTERRUPT_CORE1_MAC_INTR_MAP                                   | mac interrupt configuration register
600c_3004 equ INTERRUPT_CORE1_MAC_NMI_MAP                                    | mac_nmi interrupt configuration register
600c_3008 equ INTERRUPT_CORE1_PWR_INTR_MAP                                   | pwr interrupt configuration register
600c_300c equ INTERRUPT_CORE1_BB_INT_MAP                                     | bb interrupt configuration register
600c_3010 equ INTERRUPT_CORE1_BT_MAC_INT_MAP                                 | bb_mac interrupt configuration register
600c_3014 equ INTERRUPT_CORE1_BT_BB_INT_MAP                                  | bt_bb interrupt configuration register
600c_3018 equ INTERRUPT_CORE1_BT_BB_NMI_MAP                                  | bt_bb_nmi interrupt configuration register
600c_301c equ INTERRUPT_CORE1_RWBT_IRQ_MAP                                   | rwbt_irq interrupt configuration register
600c_3020 equ INTERRUPT_CORE1_RWBLE_IRQ_MAP                                  | rwble_irq interrupt configuration register
600c_3024 equ INTERRUPT_CORE1_RWBT_NMI_MAP                                   | rwbt_nmi interrupt configuration register
600c_3028 equ INTERRUPT_CORE1_RWBLE_NMI_MAP                                  | rwble_nmi interrupt configuration register
600c_302c equ INTERRUPT_CORE1_I2C_MST_INT_MAP                                | i2c_mst interrupt configuration register
600c_3030 equ INTERRUPT_CORE1_SLC0_INTR_MAP                                  | slc0 interrupt configuration register
600c_3034 equ INTERRUPT_CORE1_SLC1_INTR_MAP                                  | slc1 interrupt configuration register
600c_3038 equ INTERRUPT_CORE1_UHCI0_INTR_MAP                                 | uhci0 interrupt configuration register
600c_303c equ INTERRUPT_CORE1_UHCI1_INTR_MAP                                 | uhci1 interrupt configuration register
600c_3040 equ INTERRUPT_CORE1_GPIO_INTERRUPT_PRO_MAP                         | gpio_interrupt_pro interrupt configuration register
600c_3044 equ INTERRUPT_CORE1_GPIO_INTERRUPT_PRO_NMI_MAP                     | gpio_interrupt_pro_nmi interrupt configuration register
600c_3048 equ INTERRUPT_CORE1_GPIO_INTERRUPT_APP_MAP                         | gpio_interrupt_app interrupt configuration register
600c_304c equ INTERRUPT_CORE1_GPIO_INTERRUPT_APP_NMI_MAP                     | gpio_interrupt_app_nmi interrupt configuration register
600c_3050 equ INTERRUPT_CORE1_SPI_INTR_1_MAP                                 | spi_intr_1 interrupt configuration register
600c_3054 equ INTERRUPT_CORE1_SPI_INTR_2_MAP                                 | spi_intr_2 interrupt configuration register
600c_3058 equ INTERRUPT_CORE1_SPI_INTR_3_MAP                                 | spi_intr_3 interrupt configuration register
600c_305c equ INTERRUPT_CORE1_SPI_INTR_4_MAP                                 | spi_intr_4 interrupt configuration register
600c_3060 equ INTERRUPT_CORE1_LCD_CAM_INT_MAP                                | lcd_cam interrupt configuration register
600c_3064 equ INTERRUPT_CORE1_I2S0_INT_MAP                                   | i2s0 interrupt configuration register
600c_3068 equ INTERRUPT_CORE1_I2S1_INT_MAP                                   | i2s1 interrupt configuration register
600c_306c equ INTERRUPT_CORE1_UART_INTR_MAP                                  | uart interrupt configuration register
600c_3070 equ INTERRUPT_CORE1_UART1_INTR_MAP                                 | uart1 interrupt configuration register
600c_3074 equ INTERRUPT_CORE1_UART2_INTR_MAP                                 | uart2 interrupt configuration register
600c_3078 equ INTERRUPT_CORE1_SDIO_HOST_INTERRUPT_MAP                        | sdio_host interrupt configuration register
600c_307c equ INTERRUPT_CORE1_PWM0_INTR_MAP                                  | pwm0 interrupt configuration register
600c_3080 equ INTERRUPT_CORE1_PWM1_INTR_MAP                                  | pwm1 interrupt configuration register
600c_3084 equ INTERRUPT_CORE1_PWM2_INTR_MAP                                  | pwm2 interrupt configuration register
600c_3088 equ INTERRUPT_CORE1_PWM3_INTR_MAP                                  | pwm3 interrupt configuration register
600c_308c equ INTERRUPT_CORE1_LEDC_INT_MAP                                   | ledc interrupt configuration register
600c_3090 equ INTERRUPT_CORE1_EFUSE_INT_MAP                                  | efuse interrupt configuration register
600c_3094 equ INTERRUPT_CORE1_CAN_INT_MAP                                    | can interrupt configuration register
600c_3098 equ INTERRUPT_CORE1_USB_INTR_MAP                                   | usb interrupt configuration register
600c_309c equ INTERRUPT_CORE1_RTC_CORE_INTR_MAP                              | rtc_core interrupt configuration register
600c_30a0 equ INTERRUPT_CORE1_RMT_INTR_MAP                                   | rmt interrupt configuration register
600c_30a4 equ INTERRUPT_CORE1_PCNT_INTR_MAP                                  | pcnt interrupt configuration register
600c_30a8 equ INTERRUPT_CORE1_I2C_EXT0_INTR_MAP                              | i2c_ext0 interrupt configuration register
600c_30ac equ INTERRUPT_CORE1_I2C_EXT1_INTR_MAP                              | i2c_ext1 interrupt configuration register
600c_30b0 equ INTERRUPT_CORE1_SPI2_DMA_INT_MAP                               | spi2_dma interrupt configuration register
600c_30b4 equ INTERRUPT_CORE1_SPI3_DMA_INT_MAP                               | spi3_dma interrupt configuration register
600c_30b8 equ INTERRUPT_CORE1_SPI4_DMA_INT_MAP                               | spi4_dma interrupt configuration register
600c_30bc equ INTERRUPT_CORE1_WDG_INT_MAP                                    | wdg interrupt configuration register
600c_30c0 equ INTERRUPT_CORE1_TIMER_INT1_MAP                                 | timer_int1 interrupt configuration register
600c_30c4 equ INTERRUPT_CORE1_TIMER_INT2_MAP                                 | timer_int2 interrupt configuration register
600c_30c8 equ INTERRUPT_CORE1_TG_T0_INT_MAP                                  | tg_t0 interrupt configuration register
600c_30cc equ INTERRUPT_CORE1_TG_T1_INT_MAP                                  | tg_t1 interrupt configuration register
600c_30d0 equ INTERRUPT_CORE1_TG_WDT_INT_MAP                                 | tg_wdt interrupt configuration register
600c_30d4 equ INTERRUPT_CORE1_TG1_T0_INT_MAP                                 | tg1_t0 interrupt configuration register
600c_30d8 equ INTERRUPT_CORE1_TG1_T1_INT_MAP                                 | tg1_t1 interrupt configuration register
600c_30dc equ INTERRUPT_CORE1_TG1_WDT_INT_MAP                                | tg1_wdt interrupt configuration register
600c_30e0 equ INTERRUPT_CORE1_CACHE_IA_INT_MAP                               | cache_ia interrupt configuration register
600c_30e4 equ INTERRUPT_CORE1_SYSTIMER_TARGET0_INT_MAP                       | systimer_target0 interrupt configuration register
600c_30e8 equ INTERRUPT_CORE1_SYSTIMER_TARGET1_INT_MAP                       | systimer_target1 interrupt configuration register
600c_30ec equ INTERRUPT_CORE1_SYSTIMER_TARGET2_INT_MAP                       | systimer_target2 interrupt configuration register
600c_30f0 equ INTERRUPT_CORE1_SPI_MEM_REJECT_INTR_MAP                        | spi_mem_reject interrupt configuration register
600c_30f4 equ INTERRUPT_CORE1_DCACHE_PRELOAD_INT_MAP                         | dcache_prelaod interrupt configuration register
600c_30f8 equ INTERRUPT_CORE1_ICACHE_PRELOAD_INT_MAP                         | icache_preload interrupt configuration register
600c_30fc equ INTERRUPT_CORE1_DCACHE_SYNC_INT_MAP                            | dcache_sync interrupt configuration register
600c_3100 equ INTERRUPT_CORE1_ICACHE_SYNC_INT_MAP                            | icache_sync interrupt configuration register
600c_3104 equ INTERRUPT_CORE1_APB_ADC_INT_MAP                                | apb_adc interrupt configuration register
600c_3108 equ INTERRUPT_CORE1_DMA_IN_CH0_INT_MAP                             | dma_in_ch0 interrupt configuration register
600c_310c equ INTERRUPT_CORE1_DMA_IN_CH1_INT_MAP                             | dma_in_ch1 interrupt configuration register
600c_3110 equ INTERRUPT_CORE1_DMA_IN_CH2_INT_MAP                             | dma_in_ch2 interrupt configuration register
600c_3114 equ INTERRUPT_CORE1_DMA_IN_CH3_INT_MAP                             | dma_in_ch3 interrupt configuration register
600c_3118 equ INTERRUPT_CORE1_DMA_IN_CH4_INT_MAP                             | dma_in_ch4 interrupt configuration register
600c_311c equ INTERRUPT_CORE1_DMA_OUT_CH0_INT_MAP                            | dma_out_ch0 interrupt configuration register
600c_3120 equ INTERRUPT_CORE1_DMA_OUT_CH1_INT_MAP                            | dma_out_ch1 interrupt configuration register
600c_3124 equ INTERRUPT_CORE1_DMA_OUT_CH2_INT_MAP                            | dma_out_ch2 interrupt configuration register
600c_3128 equ INTERRUPT_CORE1_DMA_OUT_CH3_INT_MAP                            | dma_out_ch3 interrupt configuration register
600c_312c equ INTERRUPT_CORE1_DMA_OUT_CH4_INT_MAP                            | dma_out_ch4 interrupt configuration register
600c_3130 equ INTERRUPT_CORE1_RSA_INT_MAP                                    | rsa interrupt configuration register
600c_3134 equ INTERRUPT_CORE1_AES_INT_MAP                                    | aes interrupt configuration register
600c_3138 equ INTERRUPT_CORE1_SHA_INT_MAP                                    | sha interrupt configuration register
600c_313c equ INTERRUPT_CORE1_CPU_INTR_FROM_CPU_0_MAP                        | cpu_intr_from_cpu_0 interrupt configuration register
600c_3140 equ INTERRUPT_CORE1_CPU_INTR_FROM_CPU_1_MAP                        | cpu_intr_from_cpu_1 interrupt configuration register
600c_3144 equ INTERRUPT_CORE1_CPU_INTR_FROM_CPU_2_MAP                        | cpu_intr_from_cpu_2 interrupt configuration register
600c_3148 equ INTERRUPT_CORE1_CPU_INTR_FROM_CPU_3_MAP                        | cpu_intr_from_cpu_3 interrupt configuration register
600c_314c equ INTERRUPT_CORE1_ASSIST_DEBUG_INTR_MAP                          | assist_debug interrupt configuration register
600c_3150 equ INTERRUPT_CORE1_DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP       | dma_pms_monitor_violatile interrupt configuration register
600c_3154 equ INTERRUPT_CORE1_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP      | core0_IRam0_pms_monitor_violatile interrupt configuration register
600c_3158 equ INTERRUPT_CORE1_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP      | core0_DRam0_pms_monitor_violatile interrupt configuration register
600c_315c equ INTERRUPT_CORE1_CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP        | core0_PIF_pms_monitor_violatile interrupt configuration register
600c_3160 equ INTERRUPT_CORE1_CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP   | core0_PIF_pms_monitor_violatile_size interrupt configuration register
600c_3164 equ INTERRUPT_CORE1_CORE_1_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP      | core1_IRam0_pms_monitor_violatile interrupt configuration register
600c_3168 equ INTERRUPT_CORE1_CORE_1_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP      | core1_DRam0_pms_monitor_violatile interrupt configuration register
600c_316c equ INTERRUPT_CORE1_CORE_1_PIF_PMS_MONITOR_VIOLATE_INTR_MAP        | core1_PIF_pms_monitor_violatile interrupt configuration register
600c_3170 equ INTERRUPT_CORE1_CORE_1_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP   | core1_PIF_pms_monitor_violatile_size interrupt configuration register
600c_3174 equ INTERRUPT_CORE1_BACKUP_PMS_VIOLATE_INTR_MAP                    | backup_pms_monitor_violatile interrupt configuration register
600c_3178 equ INTERRUPT_CORE1_CACHE_CORE0_ACS_INT_MAP                        | cache_core0_acs interrupt configuration register
600c_317c equ INTERRUPT_CORE1_CACHE_CORE1_ACS_INT_MAP                        | cache_core1_acs interrupt configuration register
600c_3180 equ INTERRUPT_CORE1_USB_DEVICE_INT_MAP                             | usb_device interrupt configuration register
600c_3184 equ INTERRUPT_CORE1_PERI_BACKUP_INT_MAP                            | peri_backup interrupt configuration register
600c_3188 equ INTERRUPT_CORE1_DMA_EXTMEM_REJECT_INT_MAP                      | dma_extmem_reject interrupt configuration register
600c_318c equ INTERRUPT_CORE1_INTR_STATUS_0                                  | interrupt status register
600c_3190 equ INTERRUPT_CORE1_INTR_STATUS_1                                  | interrupt status register
600c_3194 equ INTERRUPT_CORE1_INTR_STATUS_2                                  | interrupt status register
600c_3198 equ INTERRUPT_CORE1_INTR_STATUS_3                                  | interrupt status register
600c_319c equ INTERRUPT_CORE1_CLOCK_GATE                                     | clock gate register
600c_37fc equ INTERRUPT_CORE1_DATE                                           | version register

( EXTMEM)
600c_4000 equ EXTMEM_DCACHE_CTRL                            | ******* Description ***********
600c_4010 equ EXTMEM_DCACHE_PRELOCK_SCT0_ADDR               | ******* Description ***********
600c_4100 equ EXTMEM_CORE0_DBUS_REJECT_ST                   | ******* Description ***********
600c_4104 equ EXTMEM_CORE0_DBUS_REJECT_VADDR                | ******* Description ***********
600c_4108 equ EXTMEM_CORE0_IBUS_REJECT_ST                   | ******* Description ***********
600c_410c equ EXTMEM_CORE0_IBUS_REJECT_VADDR                | ******* Description ***********
600c_4110 equ EXTMEM_CORE1_DBUS_REJECT_ST                   | ******* Description ***********
600c_4114 equ EXTMEM_CORE1_DBUS_REJECT_VADDR                | ******* Description ***********
600c_4118 equ EXTMEM_CORE1_IBUS_REJECT_ST                   | ******* Description ***********
600c_411c equ EXTMEM_CORE1_IBUS_REJECT_VADDR                | ******* Description ***********
600c_4120 equ EXTMEM_CACHE_MMU_FAULT_CONTENT                | ******* Description ***********
600c_4124 equ EXTMEM_CACHE_MMU_FAULT_VADDR                  | ******* Description ***********
600c_4128 equ EXTMEM_CACHE_WRAP_AROUND_CTRL                 | ******* Description ***********
600c_412c equ EXTMEM_CACHE_MMU_POWER_CTRL                   | ******* Description ***********
600c_4130 equ EXTMEM_CACHE_STATE                            | ******* Description ***********
600c_4134 equ EXTMEM_CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE   | ******* Description ***********
600c_4138 equ EXTMEM_CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON     | ******* Description ***********
600c_413c equ EXTMEM_CACHE_BRIDGE_ARBITER_CTRL              | ******* Description ***********
600c_4014 equ EXTMEM_DCACHE_PRELOCK_SCT1_ADDR               | ******* Description ***********
600c_4140 equ EXTMEM_CACHE_PRELOAD_INT_CTRL                 | ******* Description ***********
600c_4144 equ EXTMEM_CACHE_SYNC_INT_CTRL                    | ******* Description ***********
600c_4148 equ EXTMEM_CACHE_MMU_OWNER                        | ******* Description ***********
600c_414c equ EXTMEM_CACHE_CONF_MISC                        | ******* Description ***********
600c_4150 equ EXTMEM_DCACHE_FREEZE                          | ******* Description ***********
600c_4154 equ EXTMEM_ICACHE_FREEZE                          | ******* Description ***********
600c_4158 equ EXTMEM_ICACHE_ATOMIC_OPERATE_ENA              | ******* Description ***********
600c_415c equ EXTMEM_DCACHE_ATOMIC_OPERATE_ENA              | ******* Description ***********
600c_4160 equ EXTMEM_CACHE_REQUEST                          | ******* Description ***********
600c_4164 equ EXTMEM_CLOCK_GATE                             | ******* Description ***********
600c_4018 equ EXTMEM_DCACHE_PRELOCK_SCT_SIZE                | ******* Description ***********
600c_4180 equ EXTMEM_CACHE_TAG_OBJECT_CTRL                  | ******* Description ***********
600c_4184 equ EXTMEM_CACHE_TAG_WAY_OBJECT                   | ******* Description ***********
600c_4188 equ EXTMEM_CACHE_VADDR                            | ******* Description ***********
600c_418c equ EXTMEM_CACHE_TAG_CONTENT                      | ******* Description ***********
600c_401c equ EXTMEM_DCACHE_LOCK_CTRL                       | ******* Description ***********
600c_4020 equ EXTMEM_DCACHE_LOCK_ADDR                       | ******* Description ***********
600c_4024 equ EXTMEM_DCACHE_LOCK_SIZE                       | ******* Description ***********
600c_4028 equ EXTMEM_DCACHE_SYNC_CTRL                       | ******* Description ***********
600c_402c equ EXTMEM_DCACHE_SYNC_ADDR                       | ******* Description ***********
600c_4030 equ EXTMEM_DCACHE_SYNC_SIZE                       | ******* Description ***********
600c_4034 equ EXTMEM_DCACHE_OCCUPY_CTRL                     | ******* Description ***********
600c_4038 equ EXTMEM_DCACHE_OCCUPY_ADDR                     | ******* Description ***********
600c_403c equ EXTMEM_DCACHE_OCCUPY_SIZE                     | ******* Description ***********
600c_43fc equ EXTMEM_DATE                                   | ******* Description ***********
600c_4004 equ EXTMEM_DCACHE_CTRL1                           | ******* Description ***********
600c_4040 equ EXTMEM_DCACHE_PRELOAD_CTRL                    | ******* Description ***********
600c_4044 equ EXTMEM_DCACHE_PRELOAD_ADDR                    | ******* Description ***********
600c_4048 equ EXTMEM_DCACHE_PRELOAD_SIZE                    | ******* Description ***********
600c_404c equ EXTMEM_DCACHE_AUTOLOAD_CTRL                   | ******* Description ***********
600c_4050 equ EXTMEM_DCACHE_AUTOLOAD_SCT0_ADDR              | ******* Description ***********
600c_4054 equ EXTMEM_DCACHE_AUTOLOAD_SCT0_SIZE              | ******* Description ***********
600c_4058 equ EXTMEM_DCACHE_AUTOLOAD_SCT1_ADDR              | ******* Description ***********
600c_405c equ EXTMEM_DCACHE_AUTOLOAD_SCT1_SIZE              | ******* Description ***********
600c_4060 equ EXTMEM_ICACHE_CTRL                            | ******* Description ***********
600c_4064 equ EXTMEM_ICACHE_CTRL1                           | ******* Description ***********
600c_4068 equ EXTMEM_ICACHE_TAG_POWER_CTRL                  | ******* Description ***********
600c_406c equ EXTMEM_ICACHE_PRELOCK_CTRL                    | ******* Description ***********
600c_4070 equ EXTMEM_ICACHE_PRELOCK_SCT0_ADDR               | ******* Description ***********
600c_4074 equ EXTMEM_ICACHE_PRELOCK_SCT1_ADDR               | ******* Description ***********
600c_4078 equ EXTMEM_ICACHE_PRELOCK_SCT_SIZE                | ******* Description ***********
600c_407c equ EXTMEM_ICACHE_LOCK_CTRL                       | ******* Description ***********
600c_4008 equ EXTMEM_DCACHE_TAG_POWER_CTRL                  | ******* Description ***********
600c_4080 equ EXTMEM_ICACHE_LOCK_ADDR                       | ******* Description ***********
600c_4084 equ EXTMEM_ICACHE_LOCK_SIZE                       | ******* Description ***********
600c_4088 equ EXTMEM_ICACHE_SYNC_CTRL                       | ******* Description ***********
600c_408c equ EXTMEM_ICACHE_SYNC_ADDR                       | ******* Description ***********
600c_4090 equ EXTMEM_ICACHE_SYNC_SIZE                       | ******* Description ***********
600c_4094 equ EXTMEM_ICACHE_PRELOAD_CTRL                    | ******* Description ***********
600c_4098 equ EXTMEM_ICACHE_PRELOAD_ADDR                    | ******* Description ***********
600c_409c equ EXTMEM_ICACHE_PRELOAD_SIZE                    | ******* Description ***********
600c_40a0 equ EXTMEM_ICACHE_AUTOLOAD_CTRL                   | ******* Description ***********
600c_40a4 equ EXTMEM_ICACHE_AUTOLOAD_SCT0_ADDR              | ******* Description ***********
600c_40a8 equ EXTMEM_ICACHE_AUTOLOAD_SCT0_SIZE              | ******* Description ***********
600c_40ac equ EXTMEM_ICACHE_AUTOLOAD_SCT1_ADDR              | ******* Description ***********
600c_40b0 equ EXTMEM_ICACHE_AUTOLOAD_SCT1_SIZE              | ******* Description ***********
600c_40b4 equ EXTMEM_IBUS_TO_FLASH_START_VADDR              | ******* Description ***********
600c_40b8 equ EXTMEM_IBUS_TO_FLASH_END_VADDR                | ******* Description ***********
600c_40bc equ EXTMEM_DBUS_TO_FLASH_START_VADDR              | ******* Description ***********
600c_400c equ EXTMEM_DCACHE_PRELOCK_CTRL                    | ******* Description ***********
600c_40c0 equ EXTMEM_DBUS_TO_FLASH_END_VADDR                | ******* Description ***********
600c_40c4 equ EXTMEM_CACHE_ACS_CNT_CLR                      | ******* Description ***********
600c_40c8 equ EXTMEM_IBUS_ACS_MISS_CNT                      | ******* Description ***********
600c_40cc equ EXTMEM_IBUS_ACS_CNT                           | ******* Description ***********
600c_40d0 equ EXTMEM_DBUS_ACS_FLASH_MISS_CNT                | ******* Description ***********
600c_40d4 equ EXTMEM_DBUS_ACS_SPIRAM_MISS_CNT               | ******* Description ***********
600c_40d8 equ EXTMEM_DBUS_ACS_CNT                           | ******* Description ***********
600c_40dc equ EXTMEM_CACHE_ILG_INT_ENA                      | ******* Description ***********
600c_40e0 equ EXTMEM_CACHE_ILG_INT_CLR                      | ******* Description ***********
600c_40e4 equ EXTMEM_CACHE_ILG_INT_ST                       | ******* Description ***********
600c_40e8 equ EXTMEM_CORE0_ACS_CACHE_INT_ENA                | ******* Description ***********
600c_40ec equ EXTMEM_CORE0_ACS_CACHE_INT_CLR                | ******* Description ***********
600c_40f0 equ EXTMEM_CORE0_ACS_CACHE_INT_ST                 | ******* Description ***********
600c_40f4 equ EXTMEM_CORE1_ACS_CACHE_INT_ENA                | ******* Description ***********
600c_40f8 equ EXTMEM_CORE1_ACS_CACHE_INT_CLR                | ******* Description ***********
600c_40fc equ EXTMEM_CORE1_ACS_CACHE_INT_ST                 | ******* Description ***********

( XTS_AES)
600c_c000 equ XTS_AES_PLAIN_%s           | Plaintext register %s
600c_c040 equ XTS_AES_LINESIZE           | XTS-AES line-size register
600c_c044 equ XTS_AES_DESTINATION        | XTS-AES destination register
600c_c048 equ XTS_AES_PHYSICAL_ADDRESS   | physical address
600c_c04c equ XTS_AES_TRIGGER            | XTS-AES trigger register
600c_c050 equ XTS_AES_RELEASE            | XTS-AES release control register
600c_c054 equ XTS_AES_DESTROY            | XTS-AES destroy control register
600c_c058 equ XTS_AES_STATE              | XTS-AES status register
600c_c05c equ XTS_AES_DATE               | XTS-AES version control register

( DEBUG_ASSIST)
600c_e000 equ DEBUG_ASSIST_CORE_0_INTERRUPT_ENA                     | core0 monitor enable configuration register
600c_e010 equ DEBUG_ASSIST_CORE_0_AREA_DRAM0_0_MIN                  | core0 dram0 region0 addr configuration register
600c_e100 equ DEBUG_ASSIST_CORE_1_IRAM0_EXCEPTION_MONITOR_0         | Core1 bus busy status regsiter
600c_e104 equ DEBUG_ASSIST_CORE_1_IRAM0_EXCEPTION_MONITOR_1         | Core1 bus busy status regsiter
600c_e108 equ DEBUG_ASSIST_CORE_1_DRAM0_EXCEPTION_MONITOR_0         | Core1 bus busy status regsiter
600c_e10c equ DEBUG_ASSIST_CORE_1_DRAM0_EXCEPTION_MONITOR_1         | Core1 bus busy status regsiter
600c_e110 equ DEBUG_ASSIST_CORE_1_DRAM0_EXCEPTION_MONITOR_2         | Core1 bus busy status regsiter
600c_e114 equ DEBUG_ASSIST_CORE_1_DRAM0_EXCEPTION_MONITOR_3         | Core1 bus busy status regsiter
600c_e118 equ DEBUG_ASSIST_CORE_1_DRAM0_EXCEPTION_MONITOR_4         | Core1 bus busy status regsiter
600c_e11c equ DEBUG_ASSIST_CORE_1_DRAM0_EXCEPTION_MONITOR_5         | Core1 bus busy status regsiter
600c_e120 equ DEBUG_ASSIST_CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_0   | bus busy configuration register
600c_e124 equ DEBUG_ASSIST_CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_1   | bus busy configuration register
600c_e128 equ DEBUG_ASSIST_LOG_SETTING                              | log set register
600c_e12c equ DEBUG_ASSIST_LOG_DATA_0                               | log check data register
600c_e130 equ DEBUG_ASSIST_LOG_DATA_1                               | log check data register
600c_e134 equ DEBUG_ASSIST_LOG_DATA_2                               | log check data register
600c_e138 equ DEBUG_ASSIST_LOG_DATA_3                               | log check data register
600c_e13c equ DEBUG_ASSIST_LOG_DATA_MASK                            | log check data mask register
600c_e014 equ DEBUG_ASSIST_CORE_0_AREA_DRAM0_0_MAX                  | core0 dram0 region0 addr configuration register
600c_e140 equ DEBUG_ASSIST_LOG_MIN                                  | log check region configuration register
600c_e144 equ DEBUG_ASSIST_LOG_MAX                                  | log check region configuration register
600c_e148 equ DEBUG_ASSIST_LOG_MEM_START                            | log mem region configuration register
600c_e14c equ DEBUG_ASSIST_LOG_MEM_END                              | log mem region configuration register
600c_e150 equ DEBUG_ASSIST_LOG_MEM_WRITING_ADDR                     | log mem addr status register
600c_e154 equ DEBUG_ASSIST_LOG_MEM_FULL_FLAG                        | log mem status register
600c_e018 equ DEBUG_ASSIST_CORE_0_AREA_DRAM0_1_MIN                  | core0 dram0 region1 addr configuration register
600c_e01c equ DEBUG_ASSIST_CORE_0_AREA_DRAM0_1_MAX                  | core0 dram0 region1 addr configuration register
600c_e1fc equ DEBUG_ASSIST_DATE                                     | version register
600c_e020 equ DEBUG_ASSIST_CORE_0_AREA_PIF_0_MIN                    | core0 PIF region0 addr configuration register
600c_e024 equ DEBUG_ASSIST_CORE_0_AREA_PIF_0_MAX                    | core0 PIF region0 addr configuration register
600c_e028 equ DEBUG_ASSIST_CORE_0_AREA_PIF_1_MIN                    | core0 PIF region1 addr configuration register
600c_e02c equ DEBUG_ASSIST_CORE_0_AREA_PIF_1_MAX                    | core0 PIF region1 addr configuration register
600c_e030 equ DEBUG_ASSIST_CORE_0_AREA_SP                           | core0 area sp status register
600c_e034 equ DEBUG_ASSIST_CORE_0_AREA_PC                           | core0 area pc status register
600c_e038 equ DEBUG_ASSIST_CORE_0_SP_UNSTABLE                       | core0 sp unstable configuration register
600c_e03c equ DEBUG_ASSIST_CORE_0_SP_MIN                            | core0 sp region configuration regsiter
600c_e004 equ DEBUG_ASSIST_CORE_0_INTERRUPT_RAW                     | core0 monitor interrupt status register
600c_e040 equ DEBUG_ASSIST_CORE_0_SP_MAX                            | core0 sp region configuration regsiter
600c_e044 equ DEBUG_ASSIST_CORE_0_SP_PC                             | core0 sp pc status register
600c_e048 equ DEBUG_ASSIST_CORE_0_RCD_PDEBUGENABLE                  | core0 pdebug configuration register
600c_e04c equ DEBUG_ASSIST_CORE_0_RCD_RECORDING                     | core0 pdebug status register
600c_e050 equ DEBUG_ASSIST_CORE_0_RCD_PDEBUGINST                    | core0 pdebug status register
600c_e054 equ DEBUG_ASSIST_CORE_0_RCD_PDEBUGSTATUS                  | core0 pdebug status register
600c_e058 equ DEBUG_ASSIST_CORE_0_RCD_PDEBUGDATA                    | core0 pdebug status register
600c_e05c equ DEBUG_ASSIST_CORE_0_RCD_PDEBUGPC                      | core0 pdebug status register
600c_e060 equ DEBUG_ASSIST_CORE_0_RCD_PDEBUGLS0STAT                 | core0 pdebug status register
600c_e064 equ DEBUG_ASSIST_CORE_0_RCD_PDEBUGLS0ADDR                 | core0 pdebug status register
600c_e068 equ DEBUG_ASSIST_CORE_0_RCD_PDEBUGLS0DATA                 | core0 pdebug status register
600c_e06c equ DEBUG_ASSIST_CORE_0_RCD_SP                            | core0 pdebug status register
600c_e070 equ DEBUG_ASSIST_CORE_0_IRAM0_EXCEPTION_MONITOR_0         | core0 bus busy status regsiter
600c_e074 equ DEBUG_ASSIST_CORE_0_IRAM0_EXCEPTION_MONITOR_1         | core0 bus busy status regsiter
600c_e078 equ DEBUG_ASSIST_CORE_0_DRAM0_EXCEPTION_MONITOR_0         | core0 bus busy status regsiter
600c_e07c equ DEBUG_ASSIST_CORE_0_DRAM0_EXCEPTION_MONITOR_1         | core0 bus busy status regsiter
600c_e008 equ DEBUG_ASSIST_CORE_0_INTERRUPT_RLS                     | core0 monitor interrupt enable register
600c_e080 equ DEBUG_ASSIST_CORE_0_DRAM0_EXCEPTION_MONITOR_2         | core0 bus busy status regsiter
600c_e084 equ DEBUG_ASSIST_CORE_0_DRAM0_EXCEPTION_MONITOR_3         | core0 bus busy status regsiter
600c_e088 equ DEBUG_ASSIST_CORE_0_DRAM0_EXCEPTION_MONITOR_4         | core0 bus busy configuration regsiter
600c_e08c equ DEBUG_ASSIST_CORE_0_DRAM0_EXCEPTION_MONITOR_5         | core0 bus busy configuration regsiter
600c_e090 equ DEBUG_ASSIST_CORE_1_INTERRUPT_ENA                     | Core1 monitor enable configuration register
600c_e094 equ DEBUG_ASSIST_CORE_1_INTERRUPT_RAW                     | Core1 monitor interrupt status register
600c_e098 equ DEBUG_ASSIST_CORE_1_INTERRUPT_RLS                     | Core1 monitor interrupt enable register
600c_e09c equ DEBUG_ASSIST_CORE_1_INTERRUPT_CLR                     | Core1 monitor interrupt clr register
600c_e0a0 equ DEBUG_ASSIST_CORE_1_AREA_DRAM0_0_MIN                  | Core1 dram0 region0 addr configuration register
600c_e0a4 equ DEBUG_ASSIST_CORE_1_AREA_DRAM0_0_MAX                  | Core1 dram0 region0 addr configuration register
600c_e0a8 equ DEBUG_ASSIST_CORE_1_AREA_DRAM0_1_MIN                  | Core1 dram0 region1 addr configuration register
600c_e0ac equ DEBUG_ASSIST_CORE_1_AREA_DRAM0_1_MAX                  | Core1 dram0 region1 addr configuration register
600c_e0b0 equ DEBUG_ASSIST_CORE_1_AREA_PIF_0_MIN                    | Core1 PIF region0 addr configuration register
600c_e0b4 equ DEBUG_ASSIST_CORE_1_AREA_PIF_0_MAX                    | Core1 PIF region0 addr configuration register
600c_e0b8 equ DEBUG_ASSIST_CORE_1_AREA_PIF_1_MIN                    | Core1 PIF region1 addr configuration register
600c_e0bc equ DEBUG_ASSIST_CORE_1_AREA_PIF_1_MAX                    | Core1 PIF region1 addr configuration register
600c_e00c equ DEBUG_ASSIST_CORE_0_INTERRUPT_CLR                     | core0 monitor interrupt clr register
600c_e0c0 equ DEBUG_ASSIST_CORE_1_AREA_PC                           | Core1 area sp status register
600c_e0c4 equ DEBUG_ASSIST_CORE_1_AREA_SP                           | Core1 area pc status register
600c_e0c8 equ DEBUG_ASSIST_CORE_1_SP_UNSTABLE                       | Core1 sp unstable configuration register
600c_e0cc equ DEBUG_ASSIST_CORE_1_SP_MIN                            | Core1 sp region configuration regsiter
600c_e0d0 equ DEBUG_ASSIST_CORE_1_SP_MAX                            | Core1 sp region configuration regsiter
600c_e0d4 equ DEBUG_ASSIST_CORE_1_SP_PC                             | Core1 sp pc status register
600c_e0d8 equ DEBUG_ASSIST_CORE_1_RCD_PDEBUGENABLE                  | Core1 pdebug configuration register
600c_e0dc equ DEBUG_ASSIST_CORE_1_RCD_RECORDING                     | Core1 pdebug status register
600c_e0e0 equ DEBUG_ASSIST_CORE_1_RCD_PDEBUGINST                    | Core1 pdebug status register
600c_e0e4 equ DEBUG_ASSIST_CORE_1_RCD_PDEBUGSTATUS                  | Core1 pdebug status register
600c_e0e8 equ DEBUG_ASSIST_CORE_1_RCD_PDEBUGDATA                    | Core1 pdebug status register
600c_e0ec equ DEBUG_ASSIST_CORE_1_RCD_PDEBUGPC                      | Core1 pdebug status register
600c_e0f0 equ DEBUG_ASSIST_CORE_1_RCD_PDEBUGLS0STAT                 | Core1 pdebug status register
600c_e0f4 equ DEBUG_ASSIST_CORE_1_RCD_PDEBUGLS0ADDR                 | Core1 pdebug status register
600c_e0f8 equ DEBUG_ASSIST_CORE_1_RCD_PDEBUGLS0DATA                 | Core1 pdebug status register
600c_e0fc equ DEBUG_ASSIST_CORE_1_RCD_SP                            | Core1 pdebug status register

( WCL)
600d_0000 equ WCL_Core_0_ENTRY_1_ADDR            | Core_0 Entry 1 address configuration Register
600d_0010 equ WCL_Core_0_ENTRY_5_ADDR            | Core_0 Entry 5 address configuration Register
600d_0100 equ WCL_Core_0_MESSAGE_ADDR            | Clear writer_buffer write address configuration register
600d_0104 equ WCL_Core_0_MESSAGE_MAX             | Clear writer_buffer write number configuration register
600d_0108 equ WCL_Core_0_MESSAGE_PHASE           | Clear writer_buffer status register
600d_0014 equ WCL_Core_0_ENTRY_6_ADDR            | Core_0 Entry 6 address configuration Register
600d_0140 equ WCL_Core_0_World_TRIGGER_ADDR      | Core_0 trigger address configuration Register
600d_0144 equ WCL_Core_0_World_PREPARE           | Core_0 prepare world configuration Register
600d_0148 equ WCL_Core_0_World_UPDATE            | Core_0 configuration update register
600d_014c equ WCL_Core_0_World_Cancel            | Core_0 configuration cancel register
600d_0150 equ WCL_Core_0_World_IRam0             | Core_0 Iram0 world register
600d_0154 equ WCL_Core_0_World_DRam0_PIF         | Core_0 dram0 and PIF world register
600d_0158 equ WCL_Core_0_World_Phase             | Core_0 world status register
600d_0018 equ WCL_Core_0_ENTRY_7_ADDR            | Core_0 Entry 7 address configuration Register
600d_0180 equ WCL_Core_0_NMI_MASK_ENABLE         | Core_0 NMI mask enable register
600d_0184 equ WCL_Core_0_NMI_MASK_TRIGGER_ADDR   | Core_0 NMI mask trigger address register
600d_0188 equ WCL_Core_0_NMI_MASK_DISABLE        | Core_0 NMI mask disable register
600d_018c equ WCL_Core_0_NMI_MASK_CANCLE         | Core_0 NMI mask disable register
600d_0190 equ WCL_Core_0_NMI_MASK                | Core_0 NMI mask register
600d_0194 equ WCL_Core_0_NMI_MASK_PHASE          | Core_0 NMI mask phase register
600d_001c equ WCL_Core_0_ENTRY_8_ADDR            | Core_0 Entry 8 address configuration Register
600d_0020 equ WCL_Core_0_ENTRY_9_ADDR            | Core_0 Entry 9 address configuration Register
600d_0024 equ WCL_Core_0_ENTRY_10_ADDR           | Core_0 Entry 10 address configuration Register
600d_0028 equ WCL_Core_0_ENTRY_11_ADDR           | Core_0 Entry 11 address configuration Register
600d_002c equ WCL_Core_0_ENTRY_12_ADDR           | Core_0 Entry 12 address configuration Register
600d_0030 equ WCL_Core_0_ENTRY_13_ADDR           | Core_0 Entry 13 address configuration Register
600d_0004 equ WCL_Core_0_ENTRY_2_ADDR            | Core_0 Entry 2 address configuration Register
600d_0400 equ WCL_Core_1_ENTRY_1_ADDR            | Core_1 Entry 1 address configuration Register
600d_0404 equ WCL_Core_1_ENTRY_2_ADDR            | Core_1 Entry 2 address configuration Register
600d_0408 equ WCL_Core_1_ENTRY_3_ADDR            | Core_1 Entry 3 address configuration Register
600d_040c equ WCL_Core_1_ENTRY_4_ADDR            | Core_1 Entry 4 address configuration Register
600d_0410 equ WCL_Core_1_ENTRY_5_ADDR            | Core_1 Entry 5 address configuration Register
600d_0414 equ WCL_Core_1_ENTRY_6_ADDR            | Core_1 Entry 6 address configuration Register
600d_0418 equ WCL_Core_1_ENTRY_7_ADDR            | Core_1 Entry 7 address configuration Register
600d_041c equ WCL_Core_1_ENTRY_8_ADDR            | Core_1 Entry 8 address configuration Register
600d_0420 equ WCL_Core_1_ENTRY_9_ADDR            | Core_1 Entry 9 address configuration Register
600d_0424 equ WCL_Core_1_ENTRY_10_ADDR           | Core_1 Entry 10 address configuration Register
600d_0428 equ WCL_Core_1_ENTRY_11_ADDR           | Core_1 Entry 11 address configuration Register
600d_042c equ WCL_Core_1_ENTRY_12_ADDR           | Core_1 Entry 12 address configuration Register
600d_0430 equ WCL_Core_1_ENTRY_13_ADDR           | Core_1 Entry 13 address configuration Register
600d_047c equ WCL_Core_1_ENTRY_CHECK             | Core_1 Entry check configuration Register
600d_0480 equ WCL_Core_1_STATUSTABLE1            | Status register of world switch of entry 1
600d_0484 equ WCL_Core_1_STATUSTABLE2            | Status register of world switch of entry 2
600d_0488 equ WCL_Core_1_STATUSTABLE3            | Status register of world switch of entry 3
600d_048c equ WCL_Core_1_STATUSTABLE4            | Status register of world switch of entry 4
600d_0490 equ WCL_Core_1_STATUSTABLE5            | Status register of world switch of entry 5
600d_0494 equ WCL_Core_1_STATUSTABLE6            | Status register of world switch of entry 6
600d_0498 equ WCL_Core_1_STATUSTABLE7            | Status register of world switch of entry 7
600d_049c equ WCL_Core_1_STATUSTABLE8            | Status register of world switch of entry 8
600d_04a0 equ WCL_Core_1_STATUSTABLE9            | Status register of world switch of entry 9
600d_04a4 equ WCL_Core_1_STATUSTABLE10           | Status register of world switch of entry 10
600d_04a8 equ WCL_Core_1_STATUSTABLE11           | Status register of world switch of entry 11
600d_04ac equ WCL_Core_1_STATUSTABLE12           | Status register of world switch of entry 12
600d_04b0 equ WCL_Core_1_STATUSTABLE13           | Status register of world switch of entry 13
600d_04fc equ WCL_Core_1_STATUSTABLE_CURRENT     | Status register of statustable current
600d_0500 equ WCL_Core_1_MESSAGE_ADDR            | Clear writer_buffer write address configuration register
600d_0504 equ WCL_Core_1_MESSAGE_MAX             | Clear writer_buffer write number configuration register
600d_0508 equ WCL_Core_1_MESSAGE_PHASE           | Clear writer_buffer status register
600d_0540 equ WCL_Core_1_World_TRIGGER_ADDR      | Core_1 trigger address configuration Register
600d_0544 equ WCL_Core_1_World_PREPARE           | Core_1 prepare world configuration Register
600d_0548 equ WCL_Core_1_World_UPDATE            | Core_1 configuration update register
600d_054c equ WCL_Core_1_World_Cancel            | Core_1 configuration cancel register
600d_0550 equ WCL_Core_1_World_IRam0             | Core_1 Iram0 world register
600d_0554 equ WCL_Core_1_World_DRam0_PIF         | Core_1 dram0 and PIF world register
600d_0558 equ WCL_Core_1_World_Phase             | Core_0 world status register
600d_0580 equ WCL_Core_1_NMI_MASK_ENABLE         | Core_1 NMI mask enable register
600d_0584 equ WCL_Core_1_NMI_MASK_TRIGGER_ADDR   | Core_1 NMI mask trigger addr register
600d_0588 equ WCL_Core_1_NMI_MASK_DISABLE        | Core_1 NMI mask disable register
600d_058c equ WCL_Core_1_NMI_MASK_CANCLE         | Core_1 NMI mask disable register
600d_0590 equ WCL_Core_1_NMI_MASK                | Core_1 NMI mask register
600d_0594 equ WCL_Core_1_NMI_MASK_PHASE          | Core_1 NMI mask phase register
600d_007c equ WCL_Core_0_ENTRY_CHECK             | Core_0 Entry check configuration Register
600d_0008 equ WCL_Core_0_ENTRY_3_ADDR            | Core_0 Entry 3 address configuration Register
600d_0080 equ WCL_Core_0_STATUSTABLE1            | Status register of world switch of entry 1
600d_0084 equ WCL_Core_0_STATUSTABLE2            | Status register of world switch of entry 2
600d_0088 equ WCL_Core_0_STATUSTABLE3            | Status register of world switch of entry 3
600d_008c equ WCL_Core_0_STATUSTABLE4            | Status register of world switch of entry 4
600d_0090 equ WCL_Core_0_STATUSTABLE5            | Status register of world switch of entry 5
600d_0094 equ WCL_Core_0_STATUSTABLE6            | Status register of world switch of entry 6
600d_0098 equ WCL_Core_0_STATUSTABLE7            | Status register of world switch of entry 7
600d_009c equ WCL_Core_0_STATUSTABLE8            | Status register of world switch of entry 8
600d_00a0 equ WCL_Core_0_STATUSTABLE9            | Status register of world switch of entry 9
600d_00a4 equ WCL_Core_0_STATUSTABLE10           | Status register of world switch of entry 10
600d_00a8 equ WCL_Core_0_STATUSTABLE11           | Status register of world switch of entry 11
600d_00ac equ WCL_Core_0_STATUSTABLE12           | Status register of world switch of entry 12
600d_00b0 equ WCL_Core_0_STATUSTABLE13           | Status register of world switch of entry 13
600d_000c equ WCL_Core_0_ENTRY_4_ADDR            | Core_0 Entry 4 address configuration Register
600d_00fc equ WCL_Core_0_STATUSTABLE_CURRENT     | Status register of statustable current
