|uart_scope
Clk => Clk.IN12
Rst_n => Rst_n.IN14
Rs232_Rx => Rs232_Rx.IN1
Rs232_Tx <= UART_Byte_Tx:UART_Byte_Tx.Rs232_Tx
Key_in[0] => Key_in[0].IN1
Key_in[1] => Key_in[1].IN1
led[0] <= pll:pll.locked
led[1] <= sdram_init_done.DB_MAX_OUTPUT_PORT_TYPE
in_a => in_a.IN1
in_b => in_b.IN1
ADC_SCLK <= Clk.DB_MAX_OUTPUT_PORT_TYPE
ADC_DOUT[0] => ADC_DOUT[0].IN1
ADC_DOUT[1] => ADC_DOUT[1].IN1
ADC_DOUT[2] => ADC_DOUT[2].IN1
ADC_DOUT[3] => ADC_DOUT[3].IN1
ADC_DOUT[4] => ADC_DOUT[4].IN1
ADC_DOUT[5] => ADC_DOUT[5].IN1
ADC_DOUT[6] => ADC_DOUT[6].IN1
ADC_DOUT[7] => ADC_DOUT[7].IN1
sdram_clk <= sdram_clk.DB_MAX_OUTPUT_PORT_TYPE
sdram_cke <= sdram_control_top:sdram_control_top.Cke
sdram_cs_n <= sdram_control_top:sdram_control_top.Cs_n
sdram_we_n <= sdram_control_top:sdram_control_top.We_n
sdram_cas_n <= sdram_control_top:sdram_control_top.Cas_n
sdram_ras_n <= sdram_control_top:sdram_control_top.Ras_n
sdram_dqm[0] <= sdram_control_top:sdram_control_top.Dqm
sdram_dqm[1] <= sdram_control_top:sdram_control_top.Dqm
sdram_ba[0] <= sdram_control_top:sdram_control_top.Ba
sdram_ba[1] <= sdram_control_top:sdram_control_top.Ba
sdram_addr[0] <= sdram_control_top:sdram_control_top.Sa
sdram_addr[1] <= sdram_control_top:sdram_control_top.Sa
sdram_addr[2] <= sdram_control_top:sdram_control_top.Sa
sdram_addr[3] <= sdram_control_top:sdram_control_top.Sa
sdram_addr[4] <= sdram_control_top:sdram_control_top.Sa
sdram_addr[5] <= sdram_control_top:sdram_control_top.Sa
sdram_addr[6] <= sdram_control_top:sdram_control_top.Sa
sdram_addr[7] <= sdram_control_top:sdram_control_top.Sa
sdram_addr[8] <= sdram_control_top:sdram_control_top.Sa
sdram_addr[9] <= sdram_control_top:sdram_control_top.Sa
sdram_addr[10] <= sdram_control_top:sdram_control_top.Sa
sdram_addr[11] <= sdram_control_top:sdram_control_top.Sa
sdram_addr[12] <= sdram_control_top:sdram_control_top.Sa
sdram_dq[0] <> sdram_control_top:sdram_control_top.Dq
sdram_dq[1] <> sdram_control_top:sdram_control_top.Dq
sdram_dq[2] <> sdram_control_top:sdram_control_top.Dq
sdram_dq[3] <> sdram_control_top:sdram_control_top.Dq
sdram_dq[4] <> sdram_control_top:sdram_control_top.Dq
sdram_dq[5] <> sdram_control_top:sdram_control_top.Dq
sdram_dq[6] <> sdram_control_top:sdram_control_top.Dq
sdram_dq[7] <> sdram_control_top:sdram_control_top.Dq
sdram_dq[8] <> sdram_control_top:sdram_control_top.Dq
sdram_dq[9] <> sdram_control_top:sdram_control_top.Dq
sdram_dq[10] <> sdram_control_top:sdram_control_top.Dq
sdram_dq[11] <> sdram_control_top:sdram_control_top.Dq
sdram_dq[12] <> sdram_control_top:sdram_control_top.Dq
sdram_dq[13] <> sdram_control_top:sdram_control_top.Dq
sdram_dq[14] <> sdram_control_top:sdram_control_top.Dq
sdram_dq[15] <> sdram_control_top:sdram_control_top.Dq
fx2_clear <= state_ctrl:state_ctrl.fx2_clear
fx2_fdata[0] <> usb_stream_out:usb_stream_out.fx2_fdata
fx2_fdata[0] <> fx2_fdata[0]
fx2_fdata[1] <> usb_stream_out:usb_stream_out.fx2_fdata
fx2_fdata[1] <> fx2_fdata[1]
fx2_fdata[2] <> usb_stream_out:usb_stream_out.fx2_fdata
fx2_fdata[2] <> fx2_fdata[2]
fx2_fdata[3] <> usb_stream_out:usb_stream_out.fx2_fdata
fx2_fdata[3] <> fx2_fdata[3]
fx2_fdata[4] <> usb_stream_out:usb_stream_out.fx2_fdata
fx2_fdata[4] <> fx2_fdata[4]
fx2_fdata[5] <> usb_stream_out:usb_stream_out.fx2_fdata
fx2_fdata[5] <> fx2_fdata[5]
fx2_fdata[6] <> usb_stream_out:usb_stream_out.fx2_fdata
fx2_fdata[6] <> fx2_fdata[6]
fx2_fdata[7] <> usb_stream_out:usb_stream_out.fx2_fdata
fx2_fdata[7] <> fx2_fdata[7]
fx2_fdata[8] <> usb_stream_out:usb_stream_out.fx2_fdata
fx2_fdata[8] <> fx2_fdata[8]
fx2_fdata[9] <> usb_stream_out:usb_stream_out.fx2_fdata
fx2_fdata[9] <> fx2_fdata[9]
fx2_fdata[10] <> usb_stream_out:usb_stream_out.fx2_fdata
fx2_fdata[10] <> fx2_fdata[10]
fx2_fdata[11] <> usb_stream_out:usb_stream_out.fx2_fdata
fx2_fdata[11] <> fx2_fdata[11]
fx2_fdata[12] <> usb_stream_out:usb_stream_out.fx2_fdata
fx2_fdata[12] <> fx2_fdata[12]
fx2_fdata[13] <> usb_stream_out:usb_stream_out.fx2_fdata
fx2_fdata[13] <> fx2_fdata[13]
fx2_fdata[14] <> usb_stream_out:usb_stream_out.fx2_fdata
fx2_fdata[14] <> fx2_fdata[14]
fx2_fdata[15] <> usb_stream_out:usb_stream_out.fx2_fdata
fx2_fdata[15] <> fx2_fdata[15]
fx2_flagb => fx2_flagb.IN2
fx2_flagc => fx2_flagc.IN2
fx2_ifclk => fx2_ifclk.IN4
fx2_faddr[0] <= fx2_faddr.DB_MAX_OUTPUT_PORT_TYPE
fx2_faddr[1] <= fx2_faddr.DB_MAX_OUTPUT_PORT_TYPE
fx2_sloe <= fx2_sloe.DB_MAX_OUTPUT_PORT_TYPE
fx2_slwr <= fx2_slwr.DB_MAX_OUTPUT_PORT_TYPE
fx2_slrd <= fx2_slrd.DB_MAX_OUTPUT_PORT_TYPE
fx2_pkt_end <= fx2_pkt_end.DB_MAX_OUTPUT_PORT_TYPE
fx2_slcs <= fx2_slcs.DB_MAX_OUTPUT_PORT_TYPE
DAC_DIN[0] <= DAC_DIN[0].DB_MAX_OUTPUT_PORT_TYPE
DAC_DIN[1] <= DAC_DIN[1].DB_MAX_OUTPUT_PORT_TYPE
DAC_DIN[2] <= DAC_DIN[2].DB_MAX_OUTPUT_PORT_TYPE
DAC_DIN[3] <= DAC_DIN[3].DB_MAX_OUTPUT_PORT_TYPE
DAC_DIN[4] <= DAC_DIN[4].DB_MAX_OUTPUT_PORT_TYPE
DAC_DIN[5] <= DAC_DIN[5].DB_MAX_OUTPUT_PORT_TYPE
DAC_DIN[6] <= DAC_DIN[6].DB_MAX_OUTPUT_PORT_TYPE
DAC_DIN[7] <= DAC_DIN[7].DB_MAX_OUTPUT_PORT_TYPE
DAC_SCLK <= tlv5618:tlv5618.daCLK
led_out <= <GND>


|uart_scope|pll:pll
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|uart_scope|pll:pll|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|uart_scope|pll:pll|altpll:altpll_component|pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|uart_scope|usb_stream_out:usb_stream_out
clk => ~NO_FANOUT~
fx2_fdata[0] => data_out[0]~reg0.DATAIN
fx2_fdata[1] => data_out[1]~reg0.DATAIN
fx2_fdata[2] => data_out[2]~reg0.DATAIN
fx2_fdata[3] => data_out[3]~reg0.DATAIN
fx2_fdata[4] => data_out[4]~reg0.DATAIN
fx2_fdata[5] => data_out[5]~reg0.DATAIN
fx2_fdata[6] => data_out[6]~reg0.DATAIN
fx2_fdata[7] => data_out[7]~reg0.DATAIN
fx2_fdata[8] => data_out[8]~reg0.DATAIN
fx2_fdata[9] => data_out[9]~reg0.DATAIN
fx2_fdata[10] => data_out[10]~reg0.DATAIN
fx2_fdata[11] => data_out[11]~reg0.DATAIN
fx2_fdata[12] => data_out[12]~reg0.DATAIN
fx2_fdata[13] => data_out[13]~reg0.DATAIN
fx2_fdata[14] => data_out[14]~reg0.DATAIN
fx2_fdata[15] => data_out[15]~reg0.DATAIN
fx2_faddr[0] <= <GND>
fx2_faddr[1] <= <GND>
fx2_slrd <= always1.DB_MAX_OUTPUT_PORT_TYPE
fx2_slwr <= <VCC>
fx2_sloe <= always1.DB_MAX_OUTPUT_PORT_TYPE
fx2_flagc => ~NO_FANOUT~
fx2_flagb => always1.IN0
fx2_flagb => Selector1.IN1
fx2_flagb => Selector2.IN2
fx2_flagb => Selector0.IN1
fx2_ifclk => data_valid~reg0.CLK
fx2_ifclk => data_out[0]~reg0.CLK
fx2_ifclk => data_out[1]~reg0.CLK
fx2_ifclk => data_out[2]~reg0.CLK
fx2_ifclk => data_out[3]~reg0.CLK
fx2_ifclk => data_out[4]~reg0.CLK
fx2_ifclk => data_out[5]~reg0.CLK
fx2_ifclk => data_out[6]~reg0.CLK
fx2_ifclk => data_out[7]~reg0.CLK
fx2_ifclk => data_out[8]~reg0.CLK
fx2_ifclk => data_out[9]~reg0.CLK
fx2_ifclk => data_out[10]~reg0.CLK
fx2_ifclk => data_out[11]~reg0.CLK
fx2_ifclk => data_out[12]~reg0.CLK
fx2_ifclk => data_out[13]~reg0.CLK
fx2_ifclk => data_out[14]~reg0.CLK
fx2_ifclk => data_out[15]~reg0.CLK
fx2_ifclk => current_stream_out_state~1.DATAIN
fx2_pkt_end <= <VCC>
fx2_slcs <= <GND>
reset_n => current_stream_out_state~3.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_valid <= data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_ready => Selector0.IN2
source_ready => Selector2.IN1


|uart_scope|usb_cmd:usb_cmd_inst
Clk => cmdvalid~reg0.CLK
Clk => data[0]~reg0.CLK
Clk => data[1]~reg0.CLK
Clk => data[2]~reg0.CLK
Clk => data[3]~reg0.CLK
Clk => data[4]~reg0.CLK
Clk => data[5]~reg0.CLK
Clk => data[6]~reg0.CLK
Clk => data[7]~reg0.CLK
Clk => data[8]~reg0.CLK
Clk => data[9]~reg0.CLK
Clk => data[10]~reg0.CLK
Clk => data[11]~reg0.CLK
Clk => data[12]~reg0.CLK
Clk => data[13]~reg0.CLK
Clk => data[14]~reg0.CLK
Clk => data[15]~reg0.CLK
Clk => data[16]~reg0.CLK
Clk => data[17]~reg0.CLK
Clk => data[18]~reg0.CLK
Clk => data[19]~reg0.CLK
Clk => data[20]~reg0.CLK
Clk => data[21]~reg0.CLK
Clk => data[22]~reg0.CLK
Clk => data[23]~reg0.CLK
Clk => data[24]~reg0.CLK
Clk => data[25]~reg0.CLK
Clk => data[26]~reg0.CLK
Clk => data[27]~reg0.CLK
Clk => data[28]~reg0.CLK
Clk => data[29]~reg0.CLK
Clk => data[30]~reg0.CLK
Clk => data[31]~reg0.CLK
Clk => address[0]~reg0.CLK
Clk => address[1]~reg0.CLK
Clk => address[2]~reg0.CLK
Clk => address[3]~reg0.CLK
Clk => address[4]~reg0.CLK
Clk => address[5]~reg0.CLK
Clk => address[6]~reg0.CLK
Clk => address[7]~reg0.CLK
Clk => r_rx_done.CLK
Clk => data_str[0][0].CLK
Clk => data_str[0][1].CLK
Clk => data_str[0][2].CLK
Clk => data_str[0][3].CLK
Clk => data_str[0][4].CLK
Clk => data_str[0][5].CLK
Clk => data_str[0][6].CLK
Clk => data_str[0][7].CLK
Clk => data_str[0][8].CLK
Clk => data_str[0][9].CLK
Clk => data_str[0][10].CLK
Clk => data_str[0][11].CLK
Clk => data_str[0][12].CLK
Clk => data_str[0][13].CLK
Clk => data_str[0][14].CLK
Clk => data_str[0][15].CLK
Clk => data_str[1][0].CLK
Clk => data_str[1][1].CLK
Clk => data_str[1][2].CLK
Clk => data_str[1][3].CLK
Clk => data_str[1][4].CLK
Clk => data_str[1][5].CLK
Clk => data_str[1][6].CLK
Clk => data_str[1][7].CLK
Clk => data_str[1][8].CLK
Clk => data_str[1][9].CLK
Clk => data_str[1][10].CLK
Clk => data_str[1][11].CLK
Clk => data_str[1][12].CLK
Clk => data_str[1][13].CLK
Clk => data_str[1][14].CLK
Clk => data_str[1][15].CLK
Clk => data_str[2][0].CLK
Clk => data_str[2][1].CLK
Clk => data_str[2][2].CLK
Clk => data_str[2][3].CLK
Clk => data_str[2][4].CLK
Clk => data_str[2][5].CLK
Clk => data_str[2][6].CLK
Clk => data_str[2][7].CLK
Clk => data_str[2][8].CLK
Clk => data_str[2][9].CLK
Clk => data_str[2][10].CLK
Clk => data_str[2][11].CLK
Clk => data_str[2][12].CLK
Clk => data_str[2][13].CLK
Clk => data_str[2][14].CLK
Clk => data_str[2][15].CLK
Clk => data_str[3][0].CLK
Clk => data_str[3][1].CLK
Clk => data_str[3][2].CLK
Clk => data_str[3][3].CLK
Clk => data_str[3][4].CLK
Clk => data_str[3][5].CLK
Clk => data_str[3][6].CLK
Clk => data_str[3][7].CLK
Clk => data_str[3][8].CLK
Clk => data_str[3][9].CLK
Clk => data_str[3][10].CLK
Clk => data_str[3][11].CLK
Clk => data_str[3][12].CLK
Clk => data_str[3][13].CLK
Clk => data_str[3][14].CLK
Clk => data_str[3][15].CLK
Reset_n => cmdvalid~reg0.ACLR
Reset_n => data[0]~reg0.ACLR
Reset_n => data[1]~reg0.ACLR
Reset_n => data[2]~reg0.ACLR
Reset_n => data[3]~reg0.ACLR
Reset_n => data[4]~reg0.ACLR
Reset_n => data[5]~reg0.ACLR
Reset_n => data[6]~reg0.ACLR
Reset_n => data[7]~reg0.ACLR
Reset_n => data[8]~reg0.ACLR
Reset_n => data[9]~reg0.ACLR
Reset_n => data[10]~reg0.ACLR
Reset_n => data[11]~reg0.ACLR
Reset_n => data[12]~reg0.ACLR
Reset_n => data[13]~reg0.ACLR
Reset_n => data[14]~reg0.ACLR
Reset_n => data[15]~reg0.ACLR
Reset_n => data[16]~reg0.ACLR
Reset_n => data[17]~reg0.ACLR
Reset_n => data[18]~reg0.ACLR
Reset_n => data[19]~reg0.ACLR
Reset_n => data[20]~reg0.ACLR
Reset_n => data[21]~reg0.ACLR
Reset_n => data[22]~reg0.ACLR
Reset_n => data[23]~reg0.ACLR
Reset_n => data[24]~reg0.ACLR
Reset_n => data[25]~reg0.ACLR
Reset_n => data[26]~reg0.ACLR
Reset_n => data[27]~reg0.ACLR
Reset_n => data[28]~reg0.ACLR
Reset_n => data[29]~reg0.ACLR
Reset_n => data[30]~reg0.ACLR
Reset_n => data[31]~reg0.ACLR
Reset_n => address[0]~reg0.ACLR
Reset_n => address[1]~reg0.ACLR
Reset_n => address[2]~reg0.ACLR
Reset_n => address[3]~reg0.ACLR
Reset_n => address[4]~reg0.ACLR
Reset_n => address[5]~reg0.ACLR
Reset_n => address[6]~reg0.ACLR
Reset_n => address[7]~reg0.ACLR
rx_data[0] => data_str[3][0].DATAIN
rx_data[1] => data_str[3][1].DATAIN
rx_data[2] => data_str[3][2].DATAIN
rx_data[3] => data_str[3][3].DATAIN
rx_data[4] => data_str[3][4].DATAIN
rx_data[5] => data_str[3][5].DATAIN
rx_data[6] => data_str[3][6].DATAIN
rx_data[7] => data_str[3][7].DATAIN
rx_data[8] => data_str[3][8].DATAIN
rx_data[9] => data_str[3][9].DATAIN
rx_data[10] => data_str[3][10].DATAIN
rx_data[11] => data_str[3][11].DATAIN
rx_data[12] => data_str[3][12].DATAIN
rx_data[13] => data_str[3][13].DATAIN
rx_data[14] => data_str[3][14].DATAIN
rx_data[15] => data_str[3][15].DATAIN
rx_done => r_rx_done.DATAIN
rx_done => data_str[0][0].ENA
rx_done => data_str[0][1].ENA
rx_done => data_str[0][2].ENA
rx_done => data_str[0][3].ENA
rx_done => data_str[0][4].ENA
rx_done => data_str[0][5].ENA
rx_done => data_str[0][6].ENA
rx_done => data_str[0][7].ENA
rx_done => data_str[0][8].ENA
rx_done => data_str[0][9].ENA
rx_done => data_str[0][10].ENA
rx_done => data_str[0][11].ENA
rx_done => data_str[0][12].ENA
rx_done => data_str[0][13].ENA
rx_done => data_str[0][14].ENA
rx_done => data_str[0][15].ENA
rx_done => data_str[1][0].ENA
rx_done => data_str[1][1].ENA
rx_done => data_str[1][2].ENA
rx_done => data_str[1][3].ENA
rx_done => data_str[1][4].ENA
rx_done => data_str[1][5].ENA
rx_done => data_str[1][6].ENA
rx_done => data_str[1][7].ENA
rx_done => data_str[1][8].ENA
rx_done => data_str[1][9].ENA
rx_done => data_str[1][10].ENA
rx_done => data_str[1][11].ENA
rx_done => data_str[1][12].ENA
rx_done => data_str[1][13].ENA
rx_done => data_str[1][14].ENA
rx_done => data_str[1][15].ENA
rx_done => data_str[2][0].ENA
rx_done => data_str[2][1].ENA
rx_done => data_str[2][2].ENA
rx_done => data_str[2][3].ENA
rx_done => data_str[2][4].ENA
rx_done => data_str[2][5].ENA
rx_done => data_str[2][6].ENA
rx_done => data_str[2][7].ENA
rx_done => data_str[2][8].ENA
rx_done => data_str[2][9].ENA
rx_done => data_str[2][10].ENA
rx_done => data_str[2][11].ENA
rx_done => data_str[2][12].ENA
rx_done => data_str[2][13].ENA
rx_done => data_str[2][14].ENA
rx_done => data_str[2][15].ENA
rx_done => data_str[3][0].ENA
rx_done => data_str[3][1].ENA
rx_done => data_str[3][2].ENA
rx_done => data_str[3][3].ENA
rx_done => data_str[3][4].ENA
rx_done => data_str[3][5].ENA
rx_done => data_str[3][6].ENA
rx_done => data_str[3][7].ENA
rx_done => data_str[3][8].ENA
rx_done => data_str[3][9].ENA
rx_done => data_str[3][10].ENA
rx_done => data_str[3][11].ENA
rx_done => data_str[3][12].ENA
rx_done => data_str[3][13].ENA
rx_done => data_str[3][14].ENA
rx_done => data_str[3][15].ENA
address[0] <= address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[16] <= data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[17] <= data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[18] <= data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[19] <= data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[20] <= data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[21] <= data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[22] <= data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[23] <= data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[24] <= data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[25] <= data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[26] <= data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[27] <= data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[28] <= data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[29] <= data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[30] <= data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[31] <= data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmdvalid <= cmdvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|usb_cmd_rx:usb_cmd_rx
clk => set_sample_speed[0]~reg0.CLK
clk => set_sample_speed[1]~reg0.CLK
clk => set_sample_speed[2]~reg0.CLK
clk => set_sample_speed[3]~reg0.CLK
clk => set_sample_speed[4]~reg0.CLK
clk => set_sample_speed[5]~reg0.CLK
clk => set_sample_speed[6]~reg0.CLK
clk => set_sample_speed[7]~reg0.CLK
clk => set_sample_speed[8]~reg0.CLK
clk => set_sample_speed[9]~reg0.CLK
clk => set_sample_speed[10]~reg0.CLK
clk => set_sample_speed[11]~reg0.CLK
clk => set_sample_speed[12]~reg0.CLK
clk => set_sample_speed[13]~reg0.CLK
clk => set_sample_speed[14]~reg0.CLK
clk => set_sample_speed[15]~reg0.CLK
clk => set_sample_speed[16]~reg0.CLK
clk => set_sample_speed[17]~reg0.CLK
clk => set_sample_speed[18]~reg0.CLK
clk => set_sample_speed[19]~reg0.CLK
clk => set_sample_speed[20]~reg0.CLK
clk => set_sample_speed[21]~reg0.CLK
clk => set_sample_speed[22]~reg0.CLK
clk => set_sample_speed[23]~reg0.CLK
clk => set_sample_speed[24]~reg0.CLK
clk => set_sample_speed[25]~reg0.CLK
clk => set_sample_speed[26]~reg0.CLK
clk => set_sample_speed[27]~reg0.CLK
clk => set_sample_speed[28]~reg0.CLK
clk => set_sample_speed[29]~reg0.CLK
clk => set_sample_speed[30]~reg0.CLK
clk => set_sample_speed[31]~reg0.CLK
clk => start_sample~reg0.CLK
clk => set_sample_num[0]~reg0.CLK
clk => set_sample_num[1]~reg0.CLK
clk => set_sample_num[2]~reg0.CLK
clk => set_sample_num[3]~reg0.CLK
clk => set_sample_num[4]~reg0.CLK
clk => set_sample_num[5]~reg0.CLK
clk => set_sample_num[6]~reg0.CLK
clk => set_sample_num[7]~reg0.CLK
clk => set_sample_num[8]~reg0.CLK
clk => set_sample_num[9]~reg0.CLK
clk => set_sample_num[10]~reg0.CLK
clk => set_sample_num[11]~reg0.CLK
clk => set_sample_num[12]~reg0.CLK
clk => set_sample_num[13]~reg0.CLK
clk => set_sample_num[14]~reg0.CLK
clk => set_sample_num[15]~reg0.CLK
clk => set_sample_num[16]~reg0.CLK
clk => set_sample_num[17]~reg0.CLK
clk => set_sample_num[18]~reg0.CLK
clk => set_sample_num[19]~reg0.CLK
clk => set_sample_num[20]~reg0.CLK
clk => set_sample_num[21]~reg0.CLK
clk => set_sample_num[22]~reg0.CLK
clk => set_sample_num[23]~reg0.CLK
clk => set_sample_num[24]~reg0.CLK
clk => set_sample_num[25]~reg0.CLK
clk => set_sample_num[26]~reg0.CLK
clk => set_sample_num[27]~reg0.CLK
clk => set_sample_num[28]~reg0.CLK
clk => set_sample_num[29]~reg0.CLK
clk => set_sample_num[30]~reg0.CLK
clk => set_sample_num[31]~reg0.CLK
clk => adc_ch_sel[0]~reg0.CLK
clk => adc_ch_sel[1]~reg0.CLK
reset => set_sample_speed[0]~reg0.ACLR
reset => set_sample_speed[1]~reg0.ACLR
reset => set_sample_speed[2]~reg0.ACLR
reset => set_sample_speed[3]~reg0.ACLR
reset => set_sample_speed[4]~reg0.ACLR
reset => set_sample_speed[5]~reg0.ACLR
reset => set_sample_speed[6]~reg0.ACLR
reset => set_sample_speed[7]~reg0.ACLR
reset => set_sample_speed[8]~reg0.ACLR
reset => set_sample_speed[9]~reg0.ACLR
reset => set_sample_speed[10]~reg0.ACLR
reset => set_sample_speed[11]~reg0.ACLR
reset => set_sample_speed[12]~reg0.ACLR
reset => set_sample_speed[13]~reg0.ACLR
reset => set_sample_speed[14]~reg0.ACLR
reset => set_sample_speed[15]~reg0.ACLR
reset => set_sample_speed[16]~reg0.ACLR
reset => set_sample_speed[17]~reg0.ACLR
reset => set_sample_speed[18]~reg0.ACLR
reset => set_sample_speed[19]~reg0.ACLR
reset => set_sample_speed[20]~reg0.ACLR
reset => set_sample_speed[21]~reg0.ACLR
reset => set_sample_speed[22]~reg0.ACLR
reset => set_sample_speed[23]~reg0.ACLR
reset => set_sample_speed[24]~reg0.ACLR
reset => set_sample_speed[25]~reg0.ACLR
reset => set_sample_speed[26]~reg0.ACLR
reset => set_sample_speed[27]~reg0.ACLR
reset => set_sample_speed[28]~reg0.ACLR
reset => set_sample_speed[29]~reg0.ACLR
reset => set_sample_speed[30]~reg0.ACLR
reset => set_sample_speed[31]~reg0.ACLR
reset => start_sample~reg0.PRESET
reset => set_sample_num[0]~reg0.ACLR
reset => set_sample_num[1]~reg0.ACLR
reset => set_sample_num[2]~reg0.ACLR
reset => set_sample_num[3]~reg0.ACLR
reset => set_sample_num[4]~reg0.ACLR
reset => set_sample_num[5]~reg0.ACLR
reset => set_sample_num[6]~reg0.ACLR
reset => set_sample_num[7]~reg0.ACLR
reset => set_sample_num[8]~reg0.ACLR
reset => set_sample_num[9]~reg0.ACLR
reset => set_sample_num[10]~reg0.ACLR
reset => set_sample_num[11]~reg0.ACLR
reset => set_sample_num[12]~reg0.ACLR
reset => set_sample_num[13]~reg0.ACLR
reset => set_sample_num[14]~reg0.PRESET
reset => set_sample_num[15]~reg0.ACLR
reset => set_sample_num[16]~reg0.ACLR
reset => set_sample_num[17]~reg0.ACLR
reset => set_sample_num[18]~reg0.ACLR
reset => set_sample_num[19]~reg0.ACLR
reset => set_sample_num[20]~reg0.ACLR
reset => set_sample_num[21]~reg0.ACLR
reset => set_sample_num[22]~reg0.ACLR
reset => set_sample_num[23]~reg0.ACLR
reset => set_sample_num[24]~reg0.ACLR
reset => set_sample_num[25]~reg0.ACLR
reset => set_sample_num[26]~reg0.ACLR
reset => set_sample_num[27]~reg0.ACLR
reset => set_sample_num[28]~reg0.ACLR
reset => set_sample_num[29]~reg0.ACLR
reset => set_sample_num[30]~reg0.ACLR
reset => set_sample_num[31]~reg0.ACLR
reset => adc_ch_sel[0]~reg0.PRESET
reset => adc_ch_sel[1]~reg0.ACLR
adc_ch_sel[0] <= adc_ch_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_ch_sel[1] <= adc_ch_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_num[0] <= set_sample_num[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_num[1] <= set_sample_num[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_num[2] <= set_sample_num[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_num[3] <= set_sample_num[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_num[4] <= set_sample_num[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_num[5] <= set_sample_num[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_num[6] <= set_sample_num[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_num[7] <= set_sample_num[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_num[8] <= set_sample_num[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_num[9] <= set_sample_num[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_num[10] <= set_sample_num[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_num[11] <= set_sample_num[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_num[12] <= set_sample_num[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_num[13] <= set_sample_num[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_num[14] <= set_sample_num[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_num[15] <= set_sample_num[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_num[16] <= set_sample_num[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_num[17] <= set_sample_num[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_num[18] <= set_sample_num[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_num[19] <= set_sample_num[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_num[20] <= set_sample_num[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_num[21] <= set_sample_num[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_num[22] <= set_sample_num[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_num[23] <= set_sample_num[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_num[24] <= set_sample_num[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_num[25] <= set_sample_num[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_num[26] <= set_sample_num[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_num[27] <= set_sample_num[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_num[28] <= set_sample_num[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_num[29] <= set_sample_num[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_num[30] <= set_sample_num[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_num[31] <= set_sample_num[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_speed[0] <= set_sample_speed[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_speed[1] <= set_sample_speed[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_speed[2] <= set_sample_speed[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_speed[3] <= set_sample_speed[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_speed[4] <= set_sample_speed[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_speed[5] <= set_sample_speed[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_speed[6] <= set_sample_speed[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_speed[7] <= set_sample_speed[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_speed[8] <= set_sample_speed[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_speed[9] <= set_sample_speed[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_speed[10] <= set_sample_speed[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_speed[11] <= set_sample_speed[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_speed[12] <= set_sample_speed[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_speed[13] <= set_sample_speed[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_speed[14] <= set_sample_speed[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_speed[15] <= set_sample_speed[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_speed[16] <= set_sample_speed[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_speed[17] <= set_sample_speed[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_speed[18] <= set_sample_speed[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_speed[19] <= set_sample_speed[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_speed[20] <= set_sample_speed[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_speed[21] <= set_sample_speed[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_speed[22] <= set_sample_speed[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_speed[23] <= set_sample_speed[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_speed[24] <= set_sample_speed[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_speed[25] <= set_sample_speed[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_speed[26] <= set_sample_speed[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_speed[27] <= set_sample_speed[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_speed[28] <= set_sample_speed[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_speed[29] <= set_sample_speed[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_speed[30] <= set_sample_speed[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_sample_speed[31] <= set_sample_speed[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
start_sample <= start_sample~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmdvalid => start_sample.OUTPUTSELECT
cmdvalid => set_sample_speed[0]~reg0.ENA
cmdvalid => adc_ch_sel[1]~reg0.ENA
cmdvalid => adc_ch_sel[0]~reg0.ENA
cmdvalid => set_sample_num[31]~reg0.ENA
cmdvalid => set_sample_num[30]~reg0.ENA
cmdvalid => set_sample_num[29]~reg0.ENA
cmdvalid => set_sample_num[28]~reg0.ENA
cmdvalid => set_sample_num[27]~reg0.ENA
cmdvalid => set_sample_num[26]~reg0.ENA
cmdvalid => set_sample_num[25]~reg0.ENA
cmdvalid => set_sample_num[24]~reg0.ENA
cmdvalid => set_sample_num[23]~reg0.ENA
cmdvalid => set_sample_num[22]~reg0.ENA
cmdvalid => set_sample_num[21]~reg0.ENA
cmdvalid => set_sample_num[20]~reg0.ENA
cmdvalid => set_sample_num[19]~reg0.ENA
cmdvalid => set_sample_num[18]~reg0.ENA
cmdvalid => set_sample_num[17]~reg0.ENA
cmdvalid => set_sample_num[16]~reg0.ENA
cmdvalid => set_sample_num[15]~reg0.ENA
cmdvalid => set_sample_num[14]~reg0.ENA
cmdvalid => set_sample_num[13]~reg0.ENA
cmdvalid => set_sample_num[12]~reg0.ENA
cmdvalid => set_sample_num[11]~reg0.ENA
cmdvalid => set_sample_num[10]~reg0.ENA
cmdvalid => set_sample_num[9]~reg0.ENA
cmdvalid => set_sample_num[8]~reg0.ENA
cmdvalid => set_sample_num[7]~reg0.ENA
cmdvalid => set_sample_num[6]~reg0.ENA
cmdvalid => set_sample_num[5]~reg0.ENA
cmdvalid => set_sample_num[4]~reg0.ENA
cmdvalid => set_sample_num[3]~reg0.ENA
cmdvalid => set_sample_num[2]~reg0.ENA
cmdvalid => set_sample_num[1]~reg0.ENA
cmdvalid => set_sample_num[0]~reg0.ENA
cmdvalid => set_sample_speed[31]~reg0.ENA
cmdvalid => set_sample_speed[30]~reg0.ENA
cmdvalid => set_sample_speed[29]~reg0.ENA
cmdvalid => set_sample_speed[28]~reg0.ENA
cmdvalid => set_sample_speed[27]~reg0.ENA
cmdvalid => set_sample_speed[26]~reg0.ENA
cmdvalid => set_sample_speed[25]~reg0.ENA
cmdvalid => set_sample_speed[24]~reg0.ENA
cmdvalid => set_sample_speed[23]~reg0.ENA
cmdvalid => set_sample_speed[22]~reg0.ENA
cmdvalid => set_sample_speed[21]~reg0.ENA
cmdvalid => set_sample_speed[20]~reg0.ENA
cmdvalid => set_sample_speed[19]~reg0.ENA
cmdvalid => set_sample_speed[18]~reg0.ENA
cmdvalid => set_sample_speed[17]~reg0.ENA
cmdvalid => set_sample_speed[16]~reg0.ENA
cmdvalid => set_sample_speed[15]~reg0.ENA
cmdvalid => set_sample_speed[14]~reg0.ENA
cmdvalid => set_sample_speed[13]~reg0.ENA
cmdvalid => set_sample_speed[12]~reg0.ENA
cmdvalid => set_sample_speed[11]~reg0.ENA
cmdvalid => set_sample_speed[10]~reg0.ENA
cmdvalid => set_sample_speed[9]~reg0.ENA
cmdvalid => set_sample_speed[8]~reg0.ENA
cmdvalid => set_sample_speed[7]~reg0.ENA
cmdvalid => set_sample_speed[6]~reg0.ENA
cmdvalid => set_sample_speed[5]~reg0.ENA
cmdvalid => set_sample_speed[4]~reg0.ENA
cmdvalid => set_sample_speed[3]~reg0.ENA
cmdvalid => set_sample_speed[2]~reg0.ENA
cmdvalid => set_sample_speed[1]~reg0.ENA
cmd_addr[0] => Decoder0.IN7
cmd_addr[1] => Decoder0.IN6
cmd_addr[2] => Decoder0.IN5
cmd_addr[3] => Decoder0.IN4
cmd_addr[4] => Decoder0.IN3
cmd_addr[5] => Decoder0.IN2
cmd_addr[6] => Decoder0.IN1
cmd_addr[7] => Decoder0.IN0
cmd_data[0] => adc_ch_sel.DATAB
cmd_data[0] => Selector31.IN4
cmd_data[0] => set_sample_speed.DATAB
cmd_data[1] => adc_ch_sel.DATAB
cmd_data[1] => Selector30.IN4
cmd_data[1] => set_sample_speed.DATAB
cmd_data[2] => Selector29.IN4
cmd_data[2] => set_sample_speed.DATAB
cmd_data[3] => Selector28.IN4
cmd_data[3] => set_sample_speed.DATAB
cmd_data[4] => Selector27.IN4
cmd_data[4] => set_sample_speed.DATAB
cmd_data[5] => Selector26.IN4
cmd_data[5] => set_sample_speed.DATAB
cmd_data[6] => Selector25.IN4
cmd_data[6] => set_sample_speed.DATAB
cmd_data[7] => Selector24.IN4
cmd_data[7] => set_sample_speed.DATAB
cmd_data[8] => Selector23.IN4
cmd_data[8] => Selector31.IN3
cmd_data[8] => set_sample_speed.DATAB
cmd_data[9] => Selector22.IN4
cmd_data[9] => Selector30.IN3
cmd_data[9] => set_sample_speed.DATAB
cmd_data[10] => Selector21.IN4
cmd_data[10] => Selector29.IN3
cmd_data[10] => set_sample_speed.DATAB
cmd_data[11] => Selector20.IN4
cmd_data[11] => Selector28.IN3
cmd_data[11] => set_sample_speed.DATAB
cmd_data[12] => Selector19.IN4
cmd_data[12] => Selector27.IN3
cmd_data[12] => set_sample_speed.DATAB
cmd_data[13] => Selector18.IN4
cmd_data[13] => Selector26.IN3
cmd_data[13] => set_sample_speed.DATAB
cmd_data[14] => Selector17.IN4
cmd_data[14] => Selector25.IN3
cmd_data[14] => set_sample_speed.DATAB
cmd_data[15] => Selector16.IN4
cmd_data[15] => Selector24.IN3
cmd_data[15] => set_sample_speed.DATAB
cmd_data[16] => Selector15.IN4
cmd_data[16] => Selector23.IN3
cmd_data[16] => set_sample_speed.DATAB
cmd_data[17] => Selector14.IN4
cmd_data[17] => Selector22.IN3
cmd_data[17] => set_sample_speed.DATAB
cmd_data[18] => Selector13.IN4
cmd_data[18] => Selector21.IN3
cmd_data[18] => set_sample_speed.DATAB
cmd_data[19] => Selector12.IN4
cmd_data[19] => Selector20.IN3
cmd_data[19] => set_sample_speed.DATAB
cmd_data[20] => Selector11.IN4
cmd_data[20] => Selector19.IN3
cmd_data[20] => set_sample_speed.DATAB
cmd_data[21] => Selector10.IN4
cmd_data[21] => Selector18.IN3
cmd_data[21] => set_sample_speed.DATAB
cmd_data[22] => Selector9.IN4
cmd_data[22] => Selector17.IN3
cmd_data[22] => set_sample_speed.DATAB
cmd_data[23] => Selector8.IN4
cmd_data[23] => Selector16.IN3
cmd_data[23] => set_sample_speed.DATAB
cmd_data[24] => Selector7.IN4
cmd_data[24] => set_sample_speed.DATAB
cmd_data[25] => Selector6.IN4
cmd_data[25] => set_sample_speed.DATAB
cmd_data[26] => Selector5.IN4
cmd_data[26] => set_sample_speed.DATAB
cmd_data[27] => Selector4.IN4
cmd_data[27] => set_sample_speed.DATAB
cmd_data[28] => Selector3.IN4
cmd_data[28] => set_sample_speed.DATAB
cmd_data[29] => Selector2.IN4
cmd_data[29] => set_sample_speed.DATAB
cmd_data[30] => Selector1.IN4
cmd_data[30] => set_sample_speed.DATAB
cmd_data[31] => Selector0.IN4
cmd_data[31] => set_sample_speed.DATAB


|uart_scope|speed_ctrl:speed_ctrl
clk => adc_data_en~reg0.CLK
clk => div_cnt[0].CLK
clk => div_cnt[1].CLK
clk => div_cnt[2].CLK
clk => div_cnt[3].CLK
clk => div_cnt[4].CLK
clk => div_cnt[5].CLK
clk => div_cnt[6].CLK
clk => div_cnt[7].CLK
clk => div_cnt[8].CLK
clk => div_cnt[9].CLK
clk => div_cnt[10].CLK
clk => div_cnt[11].CLK
clk => div_cnt[12].CLK
clk => div_cnt[13].CLK
clk => div_cnt[14].CLK
clk => div_cnt[15].CLK
clk => div_cnt[16].CLK
clk => div_cnt[17].CLK
clk => div_cnt[18].CLK
clk => div_cnt[19].CLK
clk => div_cnt[20].CLK
clk => div_cnt[21].CLK
clk => div_cnt[22].CLK
clk => div_cnt[23].CLK
clk => div_cnt[24].CLK
clk => div_cnt[25].CLK
clk => div_cnt[26].CLK
clk => div_cnt[27].CLK
clk => div_cnt[28].CLK
clk => div_cnt[29].CLK
clk => div_cnt[30].CLK
clk => div_cnt[31].CLK
reset_n => div_cnt[0].ACLR
reset_n => div_cnt[1].ACLR
reset_n => div_cnt[2].ACLR
reset_n => div_cnt[3].ACLR
reset_n => div_cnt[4].ACLR
reset_n => div_cnt[5].ACLR
reset_n => div_cnt[6].ACLR
reset_n => div_cnt[7].ACLR
reset_n => div_cnt[8].ACLR
reset_n => div_cnt[9].ACLR
reset_n => div_cnt[10].ACLR
reset_n => div_cnt[11].ACLR
reset_n => div_cnt[12].ACLR
reset_n => div_cnt[13].ACLR
reset_n => div_cnt[14].ACLR
reset_n => div_cnt[15].ACLR
reset_n => div_cnt[16].ACLR
reset_n => div_cnt[17].ACLR
reset_n => div_cnt[18].ACLR
reset_n => div_cnt[19].ACLR
reset_n => div_cnt[20].ACLR
reset_n => div_cnt[21].ACLR
reset_n => div_cnt[22].ACLR
reset_n => div_cnt[23].ACLR
reset_n => div_cnt[24].ACLR
reset_n => div_cnt[25].ACLR
reset_n => div_cnt[26].ACLR
reset_n => div_cnt[27].ACLR
reset_n => div_cnt[28].ACLR
reset_n => div_cnt[29].ACLR
reset_n => div_cnt[30].ACLR
reset_n => div_cnt[31].ACLR
reset_n => adc_data_en~reg0.ACLR
ad_sample_en => div_cnt.OUTPUTSELECT
ad_sample_en => div_cnt.OUTPUTSELECT
ad_sample_en => div_cnt.OUTPUTSELECT
ad_sample_en => div_cnt.OUTPUTSELECT
ad_sample_en => div_cnt.OUTPUTSELECT
ad_sample_en => div_cnt.OUTPUTSELECT
ad_sample_en => div_cnt.OUTPUTSELECT
ad_sample_en => div_cnt.OUTPUTSELECT
ad_sample_en => div_cnt.OUTPUTSELECT
ad_sample_en => div_cnt.OUTPUTSELECT
ad_sample_en => div_cnt.OUTPUTSELECT
ad_sample_en => div_cnt.OUTPUTSELECT
ad_sample_en => div_cnt.OUTPUTSELECT
ad_sample_en => div_cnt.OUTPUTSELECT
ad_sample_en => div_cnt.OUTPUTSELECT
ad_sample_en => div_cnt.OUTPUTSELECT
ad_sample_en => div_cnt.OUTPUTSELECT
ad_sample_en => div_cnt.OUTPUTSELECT
ad_sample_en => div_cnt.OUTPUTSELECT
ad_sample_en => div_cnt.OUTPUTSELECT
ad_sample_en => div_cnt.OUTPUTSELECT
ad_sample_en => div_cnt.OUTPUTSELECT
ad_sample_en => div_cnt.OUTPUTSELECT
ad_sample_en => div_cnt.OUTPUTSELECT
ad_sample_en => div_cnt.OUTPUTSELECT
ad_sample_en => div_cnt.OUTPUTSELECT
ad_sample_en => div_cnt.OUTPUTSELECT
ad_sample_en => div_cnt.OUTPUTSELECT
ad_sample_en => div_cnt.OUTPUTSELECT
ad_sample_en => div_cnt.OUTPUTSELECT
ad_sample_en => div_cnt.OUTPUTSELECT
ad_sample_en => div_cnt.OUTPUTSELECT
adc_data_en <= adc_data_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_set[0] => LessThan0.IN32
div_set[0] => Equal0.IN31
div_set[1] => LessThan0.IN31
div_set[1] => Equal0.IN30
div_set[2] => LessThan0.IN30
div_set[2] => Equal0.IN29
div_set[3] => LessThan0.IN29
div_set[3] => Equal0.IN28
div_set[4] => LessThan0.IN28
div_set[4] => Equal0.IN27
div_set[5] => LessThan0.IN27
div_set[5] => Equal0.IN26
div_set[6] => LessThan0.IN26
div_set[6] => Equal0.IN25
div_set[7] => LessThan0.IN25
div_set[7] => Equal0.IN24
div_set[8] => LessThan0.IN24
div_set[8] => Equal0.IN23
div_set[9] => LessThan0.IN23
div_set[9] => Equal0.IN22
div_set[10] => LessThan0.IN22
div_set[10] => Equal0.IN21
div_set[11] => LessThan0.IN21
div_set[11] => Equal0.IN20
div_set[12] => LessThan0.IN20
div_set[12] => Equal0.IN19
div_set[13] => LessThan0.IN19
div_set[13] => Equal0.IN18
div_set[14] => LessThan0.IN18
div_set[14] => Equal0.IN17
div_set[15] => LessThan0.IN17
div_set[15] => Equal0.IN16
div_set[16] => LessThan0.IN16
div_set[16] => Equal0.IN15
div_set[17] => LessThan0.IN15
div_set[17] => Equal0.IN14
div_set[18] => LessThan0.IN14
div_set[18] => Equal0.IN13
div_set[19] => LessThan0.IN13
div_set[19] => Equal0.IN12
div_set[20] => LessThan0.IN12
div_set[20] => Equal0.IN11
div_set[21] => LessThan0.IN11
div_set[21] => Equal0.IN10
div_set[22] => LessThan0.IN10
div_set[22] => Equal0.IN9
div_set[23] => LessThan0.IN9
div_set[23] => Equal0.IN8
div_set[24] => LessThan0.IN8
div_set[24] => Equal0.IN7
div_set[25] => LessThan0.IN7
div_set[25] => Equal0.IN6
div_set[26] => LessThan0.IN6
div_set[26] => Equal0.IN5
div_set[27] => LessThan0.IN5
div_set[27] => Equal0.IN4
div_set[28] => LessThan0.IN4
div_set[28] => Equal0.IN3
div_set[29] => LessThan0.IN3
div_set[29] => Equal0.IN2
div_set[30] => LessThan0.IN2
div_set[30] => Equal0.IN1
div_set[31] => LessThan0.IN1
div_set[31] => Equal0.IN0


|uart_scope|ad_10bit_to_16bit:ad_10bit_to_16bit
clk => ad_out_valid~reg0.CLK
clk => ad_out[0]~reg0.CLK
clk => ad_out[1]~reg0.CLK
clk => ad_out[2]~reg0.CLK
clk => ad_out[3]~reg0.CLK
clk => ad_out[4]~reg0.CLK
clk => ad_out[5]~reg0.CLK
clk => ad_out[6]~reg0.CLK
clk => ad_out[7]~reg0.CLK
clk => ad_out[8]~reg0.CLK
clk => ad_out[9]~reg0.CLK
clk => ad_out[10]~reg0.CLK
clk => ad_out[11]~reg0.CLK
clk => ad_out[12]~reg0.CLK
clk => ad_out[13]~reg0.CLK
clk => ad_out[14]~reg0.CLK
clk => ad_out[15]~reg0.CLK
clk => adc_test_data[0].CLK
clk => adc_test_data[1].CLK
clk => adc_test_data[2].CLK
clk => adc_test_data[3].CLK
clk => adc_test_data[4].CLK
clk => adc_test_data[5].CLK
clk => adc_test_data[6].CLK
clk => adc_test_data[7].CLK
clk => adc_test_data[8].CLK
clk => adc_test_data[9].CLK
ad_sample_en => adc_test_data.OUTPUTSELECT
ad_sample_en => adc_test_data.OUTPUTSELECT
ad_sample_en => adc_test_data.OUTPUTSELECT
ad_sample_en => adc_test_data.OUTPUTSELECT
ad_sample_en => adc_test_data.OUTPUTSELECT
ad_sample_en => adc_test_data.OUTPUTSELECT
ad_sample_en => adc_test_data.OUTPUTSELECT
ad_sample_en => adc_test_data.OUTPUTSELECT
ad_sample_en => adc_test_data.OUTPUTSELECT
ad_sample_en => adc_test_data.OUTPUTSELECT
ad_sample_en => always1.IN1
ad_sample_en => always1.IN1
ad_sample_en => always1.IN1
ad_sample_en => ad_out_valid~reg0.DATAIN
ch_sel[0] => Equal0.IN0
ch_sel[0] => Equal1.IN1
ch_sel[0] => Equal2.IN1
ch_sel[1] => Equal0.IN1
ch_sel[1] => Equal1.IN0
ch_sel[1] => Equal2.IN0
ad_in1[0] => ad_out.DATAB
ad_in1[1] => ad_out.DATAB
ad_in1[2] => ad_out.DATAB
ad_in1[3] => ad_out.DATAB
ad_in1[4] => ad_out.DATAB
ad_in1[5] => ad_out.DATAB
ad_in1[6] => ad_out.DATAB
ad_in1[7] => ad_out.DATAB
ad_in2[0] => ad_out.DATAB
ad_in2[1] => ad_out.DATAB
ad_in2[2] => ad_out.DATAB
ad_in2[3] => ad_out.DATAB
ad_in2[4] => ad_out.DATAB
ad_in2[5] => ad_out.DATAB
ad_in2[6] => ad_out.DATAB
ad_in2[7] => ad_out.DATAB
ad_out[0] <= ad_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_out[1] <= ad_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_out[2] <= ad_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_out[3] <= ad_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_out[4] <= ad_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_out[5] <= ad_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_out[6] <= ad_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_out[7] <= ad_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_out[8] <= ad_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_out[9] <= ad_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_out[10] <= ad_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_out[11] <= ad_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_out[12] <= ad_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_out[13] <= ad_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_out[14] <= ad_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_out[15] <= ad_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_out_valid <= ad_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|state_ctrl:state_ctrl
clk => send_data_cnt[0].CLK
clk => send_data_cnt[1].CLK
clk => send_data_cnt[2].CLK
clk => send_data_cnt[3].CLK
clk => send_data_cnt[4].CLK
clk => send_data_cnt[5].CLK
clk => send_data_cnt[6].CLK
clk => send_data_cnt[7].CLK
clk => send_data_cnt[8].CLK
clk => send_data_cnt[9].CLK
clk => send_data_cnt[10].CLK
clk => send_data_cnt[11].CLK
clk => send_data_cnt[12].CLK
clk => send_data_cnt[13].CLK
clk => send_data_cnt[14].CLK
clk => send_data_cnt[15].CLK
clk => send_data_cnt[16].CLK
clk => send_data_cnt[17].CLK
clk => send_data_cnt[18].CLK
clk => send_data_cnt[19].CLK
clk => send_data_cnt[20].CLK
clk => send_data_cnt[21].CLK
clk => send_data_cnt[22].CLK
clk => send_data_cnt[23].CLK
clk => send_data_cnt[24].CLK
clk => send_data_cnt[25].CLK
clk => send_data_cnt[26].CLK
clk => send_data_cnt[27].CLK
clk => send_data_cnt[28].CLK
clk => send_data_cnt[29].CLK
clk => send_data_cnt[30].CLK
clk => send_data_cnt[31].CLK
clk => rdfifo_clr~reg0.CLK
clk => rdfifo_clr_cnt[0].CLK
clk => rdfifo_clr_cnt[1].CLK
clk => rdfifo_clr_cnt[2].CLK
clk => rdfifo_clr_cnt[3].CLK
clk => rdfifo_clr_cnt[4].CLK
clk => adc_sample_cnt[0].CLK
clk => adc_sample_cnt[1].CLK
clk => adc_sample_cnt[2].CLK
clk => adc_sample_cnt[3].CLK
clk => adc_sample_cnt[4].CLK
clk => adc_sample_cnt[5].CLK
clk => adc_sample_cnt[6].CLK
clk => adc_sample_cnt[7].CLK
clk => adc_sample_cnt[8].CLK
clk => adc_sample_cnt[9].CLK
clk => adc_sample_cnt[10].CLK
clk => adc_sample_cnt[11].CLK
clk => adc_sample_cnt[12].CLK
clk => adc_sample_cnt[13].CLK
clk => adc_sample_cnt[14].CLK
clk => adc_sample_cnt[15].CLK
clk => adc_sample_cnt[16].CLK
clk => adc_sample_cnt[17].CLK
clk => adc_sample_cnt[18].CLK
clk => adc_sample_cnt[19].CLK
clk => adc_sample_cnt[20].CLK
clk => adc_sample_cnt[21].CLK
clk => adc_sample_cnt[22].CLK
clk => adc_sample_cnt[23].CLK
clk => adc_sample_cnt[24].CLK
clk => adc_sample_cnt[25].CLK
clk => adc_sample_cnt[26].CLK
clk => adc_sample_cnt[27].CLK
clk => adc_sample_cnt[28].CLK
clk => adc_sample_cnt[29].CLK
clk => adc_sample_cnt[30].CLK
clk => adc_sample_cnt[31].CLK
clk => ad_sample_en~reg0.CLK
clk => wrfifo_clr~reg0.CLK
clk => wrfifo_clr_cnt[0].CLK
clk => wrfifo_clr_cnt[1].CLK
clk => wrfifo_clr_cnt[2].CLK
clk => wrfifo_clr_cnt[3].CLK
clk => wrfifo_clr_cnt[4].CLK
clk => start_sample_rm.CLK
clk => usb_fifo_wrdata[0]~reg0.CLK
clk => usb_fifo_wrdata[1]~reg0.CLK
clk => usb_fifo_wrdata[2]~reg0.CLK
clk => usb_fifo_wrdata[3]~reg0.CLK
clk => usb_fifo_wrdata[4]~reg0.CLK
clk => usb_fifo_wrdata[5]~reg0.CLK
clk => usb_fifo_wrdata[6]~reg0.CLK
clk => usb_fifo_wrdata[7]~reg0.CLK
clk => usb_fifo_wrdata[8]~reg0.CLK
clk => usb_fifo_wrdata[9]~reg0.CLK
clk => usb_fifo_wrdata[10]~reg0.CLK
clk => usb_fifo_wrdata[11]~reg0.CLK
clk => usb_fifo_wrdata[12]~reg0.CLK
clk => usb_fifo_wrdata[13]~reg0.CLK
clk => usb_fifo_wrdata[14]~reg0.CLK
clk => usb_fifo_wrdata[15]~reg0.CLK
clk => usb_fifo_wrreq~reg0.CLK
clk => inout_switch~reg0.CLK
clk => rst_usb_cnt[0].CLK
clk => rst_usb_cnt[1].CLK
clk => rst_usb_cnt[2].CLK
clk => rst_usb_cnt[3].CLK
clk => rst_usb_cnt[4].CLK
clk => rst_usb_cnt[5].CLK
clk => rst_usb_cnt[6].CLK
clk => rst_usb_cnt[7].CLK
clk => rst_usb_cnt[8].CLK
clk => rst_usb_cnt[9].CLK
clk => rst_usb_cnt[10].CLK
clk => rst_usb_cnt[11].CLK
clk => rst_usb_cnt[12].CLK
clk => rst_usb_cnt[13].CLK
clk => rst_usb_cnt[14].CLK
clk => rst_usb_cnt[15].CLK
clk => rst_usb_cnt[16].CLK
clk => rst_usb_cnt[17].CLK
clk => rst_usb_cnt[18].CLK
clk => rst_usb_cnt[19].CLK
clk => fx2_clear~reg0.CLK
clk => rdfifo_rden~reg0.CLK
clk => state~8.DATAIN
reset => send_data_cnt[0].ACLR
reset => send_data_cnt[1].ACLR
reset => send_data_cnt[2].ACLR
reset => send_data_cnt[3].ACLR
reset => send_data_cnt[4].ACLR
reset => send_data_cnt[5].ACLR
reset => send_data_cnt[6].ACLR
reset => send_data_cnt[7].ACLR
reset => send_data_cnt[8].ACLR
reset => send_data_cnt[9].ACLR
reset => send_data_cnt[10].ACLR
reset => send_data_cnt[11].ACLR
reset => send_data_cnt[12].ACLR
reset => send_data_cnt[13].ACLR
reset => send_data_cnt[14].ACLR
reset => send_data_cnt[15].ACLR
reset => send_data_cnt[16].ACLR
reset => send_data_cnt[17].ACLR
reset => send_data_cnt[18].ACLR
reset => send_data_cnt[19].ACLR
reset => send_data_cnt[20].ACLR
reset => send_data_cnt[21].ACLR
reset => send_data_cnt[22].ACLR
reset => send_data_cnt[23].ACLR
reset => send_data_cnt[24].ACLR
reset => send_data_cnt[25].ACLR
reset => send_data_cnt[26].ACLR
reset => send_data_cnt[27].ACLR
reset => send_data_cnt[28].ACLR
reset => send_data_cnt[29].ACLR
reset => send_data_cnt[30].ACLR
reset => send_data_cnt[31].ACLR
reset => rdfifo_clr~reg0.ACLR
reset => rdfifo_clr_cnt[0].ACLR
reset => rdfifo_clr_cnt[1].ACLR
reset => rdfifo_clr_cnt[2].ACLR
reset => rdfifo_clr_cnt[3].ACLR
reset => rdfifo_clr_cnt[4].ACLR
reset => adc_sample_cnt[0].ACLR
reset => adc_sample_cnt[1].ACLR
reset => adc_sample_cnt[2].ACLR
reset => adc_sample_cnt[3].ACLR
reset => adc_sample_cnt[4].ACLR
reset => adc_sample_cnt[5].ACLR
reset => adc_sample_cnt[6].ACLR
reset => adc_sample_cnt[7].ACLR
reset => adc_sample_cnt[8].ACLR
reset => adc_sample_cnt[9].ACLR
reset => adc_sample_cnt[10].ACLR
reset => adc_sample_cnt[11].ACLR
reset => adc_sample_cnt[12].ACLR
reset => adc_sample_cnt[13].ACLR
reset => adc_sample_cnt[14].ACLR
reset => adc_sample_cnt[15].ACLR
reset => adc_sample_cnt[16].ACLR
reset => adc_sample_cnt[17].ACLR
reset => adc_sample_cnt[18].ACLR
reset => adc_sample_cnt[19].ACLR
reset => adc_sample_cnt[20].ACLR
reset => adc_sample_cnt[21].ACLR
reset => adc_sample_cnt[22].ACLR
reset => adc_sample_cnt[23].ACLR
reset => adc_sample_cnt[24].ACLR
reset => adc_sample_cnt[25].ACLR
reset => adc_sample_cnt[26].ACLR
reset => adc_sample_cnt[27].ACLR
reset => adc_sample_cnt[28].ACLR
reset => adc_sample_cnt[29].ACLR
reset => adc_sample_cnt[30].ACLR
reset => adc_sample_cnt[31].ACLR
reset => ad_sample_en~reg0.ACLR
reset => wrfifo_clr~reg0.ACLR
reset => wrfifo_clr_cnt[0].ACLR
reset => wrfifo_clr_cnt[1].ACLR
reset => wrfifo_clr_cnt[2].ACLR
reset => wrfifo_clr_cnt[3].ACLR
reset => wrfifo_clr_cnt[4].ACLR
reset => start_sample_rm.ACLR
reset => usb_fifo_wrdata[0]~reg0.ACLR
reset => usb_fifo_wrdata[1]~reg0.ACLR
reset => usb_fifo_wrdata[2]~reg0.ACLR
reset => usb_fifo_wrdata[3]~reg0.ACLR
reset => usb_fifo_wrdata[4]~reg0.ACLR
reset => usb_fifo_wrdata[5]~reg0.ACLR
reset => usb_fifo_wrdata[6]~reg0.ACLR
reset => usb_fifo_wrdata[7]~reg0.ACLR
reset => usb_fifo_wrdata[8]~reg0.ACLR
reset => usb_fifo_wrdata[9]~reg0.ACLR
reset => usb_fifo_wrdata[10]~reg0.ACLR
reset => usb_fifo_wrdata[11]~reg0.ACLR
reset => usb_fifo_wrdata[12]~reg0.ACLR
reset => usb_fifo_wrdata[13]~reg0.ACLR
reset => usb_fifo_wrdata[14]~reg0.ACLR
reset => usb_fifo_wrdata[15]~reg0.ACLR
reset => usb_fifo_wrreq~reg0.ACLR
reset => inout_switch~reg0.ACLR
reset => rst_usb_cnt[0].ACLR
reset => rst_usb_cnt[1].ACLR
reset => rst_usb_cnt[2].ACLR
reset => rst_usb_cnt[3].ACLR
reset => rst_usb_cnt[4].ACLR
reset => rst_usb_cnt[5].ACLR
reset => rst_usb_cnt[6].ACLR
reset => rst_usb_cnt[7].ACLR
reset => rst_usb_cnt[8].ACLR
reset => rst_usb_cnt[9].ACLR
reset => rst_usb_cnt[10].ACLR
reset => rst_usb_cnt[11].ACLR
reset => rst_usb_cnt[12].ACLR
reset => rst_usb_cnt[13].ACLR
reset => rst_usb_cnt[14].ACLR
reset => rst_usb_cnt[15].ACLR
reset => rst_usb_cnt[16].ACLR
reset => rst_usb_cnt[17].ACLR
reset => rst_usb_cnt[18].ACLR
reset => rst_usb_cnt[19].ACLR
reset => fx2_clear~reg0.PRESET
reset => rdfifo_rden~reg0.ACLR
reset => state~10.DATAIN
fx2_clear <= fx2_clear~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_init_done => always2.IN0
sdram_init_done => wrfifo_clr.OUTPUTSELECT
sdram_init_done => rdfifo_clr.OUTPUTSELECT
start_sample => start_sample_rm.DATAB
set_sample_num[0] => Add1.IN64
set_sample_num[1] => Add1.IN63
set_sample_num[2] => Add1.IN62
set_sample_num[3] => Add1.IN61
set_sample_num[4] => Add1.IN60
set_sample_num[5] => Add1.IN59
set_sample_num[6] => Add1.IN58
set_sample_num[7] => Add1.IN57
set_sample_num[8] => Add1.IN56
set_sample_num[9] => Add1.IN55
set_sample_num[10] => Add1.IN54
set_sample_num[11] => Add1.IN53
set_sample_num[12] => Add1.IN52
set_sample_num[13] => Add1.IN51
set_sample_num[14] => Add1.IN50
set_sample_num[15] => Add1.IN49
set_sample_num[16] => Add1.IN48
set_sample_num[17] => Add1.IN47
set_sample_num[18] => Add1.IN46
set_sample_num[19] => Add1.IN45
set_sample_num[20] => Add1.IN44
set_sample_num[21] => Add1.IN43
set_sample_num[22] => Add1.IN42
set_sample_num[23] => Add1.IN41
set_sample_num[24] => Add1.IN40
set_sample_num[25] => Add1.IN39
set_sample_num[26] => Add1.IN38
set_sample_num[27] => Add1.IN37
set_sample_num[28] => Add1.IN36
set_sample_num[29] => Add1.IN35
set_sample_num[30] => Add1.IN34
set_sample_num[31] => Add1.IN33
rdfifo_empty => always0.IN1
rdfifo_clr <= rdfifo_clr~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdfifo_rden <= rdfifo_rden~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdfifo_dout[0] => usb_fifo_wrdata.DATAB
rdfifo_dout[1] => usb_fifo_wrdata.DATAB
rdfifo_dout[2] => usb_fifo_wrdata.DATAB
rdfifo_dout[3] => usb_fifo_wrdata.DATAB
rdfifo_dout[4] => usb_fifo_wrdata.DATAB
rdfifo_dout[5] => usb_fifo_wrdata.DATAB
rdfifo_dout[6] => usb_fifo_wrdata.DATAB
rdfifo_dout[7] => usb_fifo_wrdata.DATAB
rdfifo_dout[8] => usb_fifo_wrdata.DATAB
rdfifo_dout[9] => usb_fifo_wrdata.DATAB
rdfifo_dout[10] => usb_fifo_wrdata.DATAB
rdfifo_dout[11] => usb_fifo_wrdata.DATAB
rdfifo_dout[12] => usb_fifo_wrdata.DATAB
rdfifo_dout[13] => usb_fifo_wrdata.DATAB
rdfifo_dout[14] => usb_fifo_wrdata.DATAB
rdfifo_dout[15] => usb_fifo_wrdata.DATAB
wrfifo_full => always0.IN1
adc_data_en => always0.IN1
adc_data_en => adc_sample_cnt.OUTPUTSELECT
adc_data_en => adc_sample_cnt.OUTPUTSELECT
adc_data_en => adc_sample_cnt.OUTPUTSELECT
adc_data_en => adc_sample_cnt.OUTPUTSELECT
adc_data_en => adc_sample_cnt.OUTPUTSELECT
adc_data_en => adc_sample_cnt.OUTPUTSELECT
adc_data_en => adc_sample_cnt.OUTPUTSELECT
adc_data_en => adc_sample_cnt.OUTPUTSELECT
adc_data_en => adc_sample_cnt.OUTPUTSELECT
adc_data_en => adc_sample_cnt.OUTPUTSELECT
adc_data_en => adc_sample_cnt.OUTPUTSELECT
adc_data_en => adc_sample_cnt.OUTPUTSELECT
adc_data_en => adc_sample_cnt.OUTPUTSELECT
adc_data_en => adc_sample_cnt.OUTPUTSELECT
adc_data_en => adc_sample_cnt.OUTPUTSELECT
adc_data_en => adc_sample_cnt.OUTPUTSELECT
adc_data_en => adc_sample_cnt.OUTPUTSELECT
adc_data_en => adc_sample_cnt.OUTPUTSELECT
adc_data_en => adc_sample_cnt.OUTPUTSELECT
adc_data_en => adc_sample_cnt.OUTPUTSELECT
adc_data_en => adc_sample_cnt.OUTPUTSELECT
adc_data_en => adc_sample_cnt.OUTPUTSELECT
adc_data_en => adc_sample_cnt.OUTPUTSELECT
adc_data_en => adc_sample_cnt.OUTPUTSELECT
adc_data_en => adc_sample_cnt.OUTPUTSELECT
adc_data_en => adc_sample_cnt.OUTPUTSELECT
adc_data_en => adc_sample_cnt.OUTPUTSELECT
adc_data_en => adc_sample_cnt.OUTPUTSELECT
adc_data_en => adc_sample_cnt.OUTPUTSELECT
adc_data_en => adc_sample_cnt.OUTPUTSELECT
adc_data_en => adc_sample_cnt.OUTPUTSELECT
adc_data_en => adc_sample_cnt.OUTPUTSELECT
wrfifo_clr <= wrfifo_clr~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_sample_en <= ad_sample_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
usb_fifo_wrdata[0] <= usb_fifo_wrdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
usb_fifo_wrdata[1] <= usb_fifo_wrdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
usb_fifo_wrdata[2] <= usb_fifo_wrdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
usb_fifo_wrdata[3] <= usb_fifo_wrdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
usb_fifo_wrdata[4] <= usb_fifo_wrdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
usb_fifo_wrdata[5] <= usb_fifo_wrdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
usb_fifo_wrdata[6] <= usb_fifo_wrdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
usb_fifo_wrdata[7] <= usb_fifo_wrdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
usb_fifo_wrdata[8] <= usb_fifo_wrdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
usb_fifo_wrdata[9] <= usb_fifo_wrdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
usb_fifo_wrdata[10] <= usb_fifo_wrdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
usb_fifo_wrdata[11] <= usb_fifo_wrdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
usb_fifo_wrdata[12] <= usb_fifo_wrdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
usb_fifo_wrdata[13] <= usb_fifo_wrdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
usb_fifo_wrdata[14] <= usb_fifo_wrdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
usb_fifo_wrdata[15] <= usb_fifo_wrdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
usb_fifo_wrreq <= usb_fifo_wrreq~reg0.DB_MAX_OUTPUT_PORT_TYPE
usb_fifo_usedw[0] => LessThan4.IN22
usb_fifo_usedw[1] => LessThan4.IN21
usb_fifo_usedw[2] => LessThan4.IN20
usb_fifo_usedw[3] => LessThan4.IN19
usb_fifo_usedw[4] => LessThan4.IN18
usb_fifo_usedw[5] => LessThan4.IN17
usb_fifo_usedw[6] => LessThan4.IN16
usb_fifo_usedw[7] => LessThan4.IN15
usb_fifo_usedw[8] => LessThan4.IN14
usb_fifo_usedw[9] => LessThan4.IN13
usb_fifo_usedw[10] => LessThan4.IN12
inout_switch <= inout_switch~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|sdram_control_top:sdram_control_top
Clk => Clk.IN2
Rst_n => Rst_n.IN1
Sd_clk => Sd_clk.IN1
Init_done <= sdram_control:sdram_control.Init_done
Wr_data[0] => Wr_data[0].IN1
Wr_data[1] => Wr_data[1].IN1
Wr_data[2] => Wr_data[2].IN1
Wr_data[3] => Wr_data[3].IN1
Wr_data[4] => Wr_data[4].IN1
Wr_data[5] => Wr_data[5].IN1
Wr_data[6] => Wr_data[6].IN1
Wr_data[7] => Wr_data[7].IN1
Wr_data[8] => Wr_data[8].IN1
Wr_data[9] => Wr_data[9].IN1
Wr_data[10] => Wr_data[10].IN1
Wr_data[11] => Wr_data[11].IN1
Wr_data[12] => Wr_data[12].IN1
Wr_data[13] => Wr_data[13].IN1
Wr_data[14] => Wr_data[14].IN1
Wr_data[15] => Wr_data[15].IN1
Wr_en => Wr_en.IN1
Wr_addr[0] => wr_sdram_addr.DATAB
Wr_addr[0] => wr_sdram_addr.DATAB
Wr_addr[0] => wr_sdram_addr[0].ADATA
Wr_addr[1] => wr_sdram_addr.DATAB
Wr_addr[1] => wr_sdram_addr.DATAB
Wr_addr[1] => wr_sdram_addr[1].ADATA
Wr_addr[2] => wr_sdram_addr.DATAB
Wr_addr[2] => wr_sdram_addr.DATAB
Wr_addr[2] => wr_sdram_addr[2].ADATA
Wr_addr[3] => wr_sdram_addr.DATAB
Wr_addr[3] => wr_sdram_addr.DATAB
Wr_addr[3] => wr_sdram_addr[3].ADATA
Wr_addr[4] => wr_sdram_addr.DATAB
Wr_addr[4] => wr_sdram_addr.DATAB
Wr_addr[4] => wr_sdram_addr[4].ADATA
Wr_addr[5] => wr_sdram_addr.DATAB
Wr_addr[5] => wr_sdram_addr.DATAB
Wr_addr[5] => wr_sdram_addr[5].ADATA
Wr_addr[6] => wr_sdram_addr.DATAB
Wr_addr[6] => wr_sdram_addr.DATAB
Wr_addr[6] => wr_sdram_addr[6].ADATA
Wr_addr[7] => wr_sdram_addr.DATAB
Wr_addr[7] => wr_sdram_addr.DATAB
Wr_addr[7] => wr_sdram_addr[7].ADATA
Wr_addr[8] => wr_sdram_addr.DATAB
Wr_addr[8] => wr_sdram_addr.DATAB
Wr_addr[8] => wr_sdram_addr[8].ADATA
Wr_addr[9] => wr_sdram_addr.DATAB
Wr_addr[9] => wr_sdram_addr.DATAB
Wr_addr[9] => wr_sdram_addr[9].ADATA
Wr_addr[10] => wr_sdram_addr.DATAB
Wr_addr[10] => wr_sdram_addr.DATAB
Wr_addr[10] => wr_sdram_addr[10].ADATA
Wr_addr[11] => wr_sdram_addr.DATAB
Wr_addr[11] => wr_sdram_addr.DATAB
Wr_addr[11] => wr_sdram_addr[11].ADATA
Wr_addr[12] => wr_sdram_addr.DATAB
Wr_addr[12] => wr_sdram_addr.DATAB
Wr_addr[12] => wr_sdram_addr[12].ADATA
Wr_addr[13] => wr_sdram_addr.DATAB
Wr_addr[13] => wr_sdram_addr.DATAB
Wr_addr[13] => wr_sdram_addr[13].ADATA
Wr_addr[14] => wr_sdram_addr.DATAB
Wr_addr[14] => wr_sdram_addr.DATAB
Wr_addr[14] => wr_sdram_addr[14].ADATA
Wr_addr[15] => wr_sdram_addr.DATAB
Wr_addr[15] => wr_sdram_addr.DATAB
Wr_addr[15] => wr_sdram_addr[15].ADATA
Wr_addr[16] => wr_sdram_addr.DATAB
Wr_addr[16] => wr_sdram_addr.DATAB
Wr_addr[16] => wr_sdram_addr[16].ADATA
Wr_addr[17] => wr_sdram_addr.DATAB
Wr_addr[17] => wr_sdram_addr.DATAB
Wr_addr[17] => wr_sdram_addr[17].ADATA
Wr_addr[18] => wr_sdram_addr.DATAB
Wr_addr[18] => wr_sdram_addr.DATAB
Wr_addr[18] => wr_sdram_addr[18].ADATA
Wr_addr[19] => wr_sdram_addr.DATAB
Wr_addr[19] => wr_sdram_addr.DATAB
Wr_addr[19] => wr_sdram_addr[19].ADATA
Wr_addr[20] => wr_sdram_addr.DATAB
Wr_addr[20] => wr_sdram_addr.DATAB
Wr_addr[20] => wr_sdram_addr[20].ADATA
Wr_addr[21] => wr_sdram_addr.DATAB
Wr_addr[21] => wr_sdram_addr.DATAB
Wr_addr[21] => wr_sdram_addr[21].ADATA
Wr_addr[22] => wr_sdram_addr.DATAB
Wr_addr[22] => wr_sdram_addr.DATAB
Wr_addr[22] => wr_sdram_addr[22].ADATA
Wr_addr[23] => wr_sdram_addr.DATAB
Wr_addr[23] => wr_sdram_addr.DATAB
Wr_addr[23] => wr_sdram_addr[23].ADATA
Wr_max_addr[0] => Equal0.IN39
Wr_max_addr[1] => Equal0.IN38
Wr_max_addr[2] => Equal0.IN37
Wr_max_addr[3] => Equal0.IN36
Wr_max_addr[4] => Equal0.IN35
Wr_max_addr[5] => Equal0.IN34
Wr_max_addr[6] => Equal0.IN33
Wr_max_addr[7] => Add0.IN34
Wr_max_addr[8] => Add0.IN33
Wr_max_addr[9] => Add0.IN32
Wr_max_addr[10] => Add0.IN31
Wr_max_addr[11] => Add0.IN30
Wr_max_addr[12] => Add0.IN29
Wr_max_addr[13] => Add0.IN28
Wr_max_addr[14] => Add0.IN27
Wr_max_addr[15] => Add0.IN26
Wr_max_addr[16] => Add0.IN25
Wr_max_addr[17] => Add0.IN24
Wr_max_addr[18] => Add0.IN23
Wr_max_addr[19] => Add0.IN22
Wr_max_addr[20] => Add0.IN21
Wr_max_addr[21] => Add0.IN20
Wr_max_addr[22] => Add0.IN19
Wr_max_addr[23] => Add0.IN18
Wr_load => Wr_load.IN1
Wr_clk => Wr_clk.IN1
Wr_full <= fifo_wr:sd_wr_fifo.wrfull
Wr_use[0] <= fifo_wr:sd_wr_fifo.wrusedw
Wr_use[1] <= fifo_wr:sd_wr_fifo.wrusedw
Wr_use[2] <= fifo_wr:sd_wr_fifo.wrusedw
Wr_use[3] <= fifo_wr:sd_wr_fifo.wrusedw
Wr_use[4] <= fifo_wr:sd_wr_fifo.wrusedw
Wr_use[5] <= fifo_wr:sd_wr_fifo.wrusedw
Wr_use[6] <= fifo_wr:sd_wr_fifo.wrusedw
Wr_use[7] <= fifo_wr:sd_wr_fifo.wrusedw
Wr_use[8] <= fifo_wr:sd_wr_fifo.wrusedw
Rd_data[0] <= fifo_rd:sd_rd_fifo.q
Rd_data[1] <= fifo_rd:sd_rd_fifo.q
Rd_data[2] <= fifo_rd:sd_rd_fifo.q
Rd_data[3] <= fifo_rd:sd_rd_fifo.q
Rd_data[4] <= fifo_rd:sd_rd_fifo.q
Rd_data[5] <= fifo_rd:sd_rd_fifo.q
Rd_data[6] <= fifo_rd:sd_rd_fifo.q
Rd_data[7] <= fifo_rd:sd_rd_fifo.q
Rd_data[8] <= fifo_rd:sd_rd_fifo.q
Rd_data[9] <= fifo_rd:sd_rd_fifo.q
Rd_data[10] <= fifo_rd:sd_rd_fifo.q
Rd_data[11] <= fifo_rd:sd_rd_fifo.q
Rd_data[12] <= fifo_rd:sd_rd_fifo.q
Rd_data[13] <= fifo_rd:sd_rd_fifo.q
Rd_data[14] <= fifo_rd:sd_rd_fifo.q
Rd_data[15] <= fifo_rd:sd_rd_fifo.q
Rd_en => Rd_en.IN1
Rd_addr[0] => rd_sdram_addr.DATAB
Rd_addr[0] => rd_sdram_addr.DATAB
Rd_addr[0] => rd_sdram_addr[0].ADATA
Rd_addr[1] => rd_sdram_addr.DATAB
Rd_addr[1] => rd_sdram_addr.DATAB
Rd_addr[1] => rd_sdram_addr[1].ADATA
Rd_addr[2] => rd_sdram_addr.DATAB
Rd_addr[2] => rd_sdram_addr.DATAB
Rd_addr[2] => rd_sdram_addr[2].ADATA
Rd_addr[3] => rd_sdram_addr.DATAB
Rd_addr[3] => rd_sdram_addr.DATAB
Rd_addr[3] => rd_sdram_addr[3].ADATA
Rd_addr[4] => rd_sdram_addr.DATAB
Rd_addr[4] => rd_sdram_addr.DATAB
Rd_addr[4] => rd_sdram_addr[4].ADATA
Rd_addr[5] => rd_sdram_addr.DATAB
Rd_addr[5] => rd_sdram_addr.DATAB
Rd_addr[5] => rd_sdram_addr[5].ADATA
Rd_addr[6] => rd_sdram_addr.DATAB
Rd_addr[6] => rd_sdram_addr.DATAB
Rd_addr[6] => rd_sdram_addr[6].ADATA
Rd_addr[7] => rd_sdram_addr.DATAB
Rd_addr[7] => rd_sdram_addr.DATAB
Rd_addr[7] => rd_sdram_addr[7].ADATA
Rd_addr[8] => rd_sdram_addr.DATAB
Rd_addr[8] => rd_sdram_addr.DATAB
Rd_addr[8] => rd_sdram_addr[8].ADATA
Rd_addr[9] => rd_sdram_addr.DATAB
Rd_addr[9] => rd_sdram_addr.DATAB
Rd_addr[9] => rd_sdram_addr[9].ADATA
Rd_addr[10] => rd_sdram_addr.DATAB
Rd_addr[10] => rd_sdram_addr.DATAB
Rd_addr[10] => rd_sdram_addr[10].ADATA
Rd_addr[11] => rd_sdram_addr.DATAB
Rd_addr[11] => rd_sdram_addr.DATAB
Rd_addr[11] => rd_sdram_addr[11].ADATA
Rd_addr[12] => rd_sdram_addr.DATAB
Rd_addr[12] => rd_sdram_addr.DATAB
Rd_addr[12] => rd_sdram_addr[12].ADATA
Rd_addr[13] => rd_sdram_addr.DATAB
Rd_addr[13] => rd_sdram_addr.DATAB
Rd_addr[13] => rd_sdram_addr[13].ADATA
Rd_addr[14] => rd_sdram_addr.DATAB
Rd_addr[14] => rd_sdram_addr.DATAB
Rd_addr[14] => rd_sdram_addr[14].ADATA
Rd_addr[15] => rd_sdram_addr.DATAB
Rd_addr[15] => rd_sdram_addr.DATAB
Rd_addr[15] => rd_sdram_addr[15].ADATA
Rd_addr[16] => rd_sdram_addr.DATAB
Rd_addr[16] => rd_sdram_addr.DATAB
Rd_addr[16] => rd_sdram_addr[16].ADATA
Rd_addr[17] => rd_sdram_addr.DATAB
Rd_addr[17] => rd_sdram_addr.DATAB
Rd_addr[17] => rd_sdram_addr[17].ADATA
Rd_addr[18] => rd_sdram_addr.DATAB
Rd_addr[18] => rd_sdram_addr.DATAB
Rd_addr[18] => rd_sdram_addr[18].ADATA
Rd_addr[19] => rd_sdram_addr.DATAB
Rd_addr[19] => rd_sdram_addr.DATAB
Rd_addr[19] => rd_sdram_addr[19].ADATA
Rd_addr[20] => rd_sdram_addr.DATAB
Rd_addr[20] => rd_sdram_addr.DATAB
Rd_addr[20] => rd_sdram_addr[20].ADATA
Rd_addr[21] => rd_sdram_addr.DATAB
Rd_addr[21] => rd_sdram_addr.DATAB
Rd_addr[21] => rd_sdram_addr[21].ADATA
Rd_addr[22] => rd_sdram_addr.DATAB
Rd_addr[22] => rd_sdram_addr.DATAB
Rd_addr[22] => rd_sdram_addr[22].ADATA
Rd_addr[23] => rd_sdram_addr.DATAB
Rd_addr[23] => rd_sdram_addr.DATAB
Rd_addr[23] => rd_sdram_addr[23].ADATA
Rd_max_addr[0] => Equal1.IN39
Rd_max_addr[1] => Equal1.IN38
Rd_max_addr[2] => Equal1.IN37
Rd_max_addr[3] => Equal1.IN36
Rd_max_addr[4] => Equal1.IN35
Rd_max_addr[5] => Equal1.IN34
Rd_max_addr[6] => Equal1.IN33
Rd_max_addr[7] => Add2.IN34
Rd_max_addr[8] => Add2.IN33
Rd_max_addr[9] => Add2.IN32
Rd_max_addr[10] => Add2.IN31
Rd_max_addr[11] => Add2.IN30
Rd_max_addr[12] => Add2.IN29
Rd_max_addr[13] => Add2.IN28
Rd_max_addr[14] => Add2.IN27
Rd_max_addr[15] => Add2.IN26
Rd_max_addr[16] => Add2.IN25
Rd_max_addr[17] => Add2.IN24
Rd_max_addr[18] => Add2.IN23
Rd_max_addr[19] => Add2.IN22
Rd_max_addr[20] => Add2.IN21
Rd_max_addr[21] => Add2.IN20
Rd_max_addr[22] => Add2.IN19
Rd_max_addr[23] => Add2.IN18
Rd_load => Rd_load.IN1
Rd_clk => Rd_clk.IN1
Rd_empty <= fifo_rd:sd_rd_fifo.rdempty
Rd_use[0] <= fifo_rd:sd_rd_fifo.rdusedw
Rd_use[1] <= fifo_rd:sd_rd_fifo.rdusedw
Rd_use[2] <= fifo_rd:sd_rd_fifo.rdusedw
Rd_use[3] <= fifo_rd:sd_rd_fifo.rdusedw
Rd_use[4] <= fifo_rd:sd_rd_fifo.rdusedw
Rd_use[5] <= fifo_rd:sd_rd_fifo.rdusedw
Rd_use[6] <= fifo_rd:sd_rd_fifo.rdusedw
Rd_use[7] <= fifo_rd:sd_rd_fifo.rdusedw
Rd_use[8] <= fifo_rd:sd_rd_fifo.rdusedw
Sa[0] <= sdram_control:sdram_control.Sa
Sa[1] <= sdram_control:sdram_control.Sa
Sa[2] <= sdram_control:sdram_control.Sa
Sa[3] <= sdram_control:sdram_control.Sa
Sa[4] <= sdram_control:sdram_control.Sa
Sa[5] <= sdram_control:sdram_control.Sa
Sa[6] <= sdram_control:sdram_control.Sa
Sa[7] <= sdram_control:sdram_control.Sa
Sa[8] <= sdram_control:sdram_control.Sa
Sa[9] <= sdram_control:sdram_control.Sa
Sa[10] <= sdram_control:sdram_control.Sa
Sa[11] <= sdram_control:sdram_control.Sa
Sa[12] <= sdram_control:sdram_control.Sa
Ba[0] <= sdram_control:sdram_control.Ba
Ba[1] <= sdram_control:sdram_control.Ba
Cs_n <= sdram_control:sdram_control.Cs_n
Cke <= sdram_control:sdram_control.Cke
Ras_n <= sdram_control:sdram_control.Ras_n
Cas_n <= sdram_control:sdram_control.Cas_n
We_n <= sdram_control:sdram_control.We_n
Dq[0] <> sdram_control:sdram_control.Dq
Dq[1] <> sdram_control:sdram_control.Dq
Dq[2] <> sdram_control:sdram_control.Dq
Dq[3] <> sdram_control:sdram_control.Dq
Dq[4] <> sdram_control:sdram_control.Dq
Dq[5] <> sdram_control:sdram_control.Dq
Dq[6] <> sdram_control:sdram_control.Dq
Dq[7] <> sdram_control:sdram_control.Dq
Dq[8] <> sdram_control:sdram_control.Dq
Dq[9] <> sdram_control:sdram_control.Dq
Dq[10] <> sdram_control:sdram_control.Dq
Dq[11] <> sdram_control:sdram_control.Dq
Dq[12] <> sdram_control:sdram_control.Dq
Dq[13] <> sdram_control:sdram_control.Dq
Dq[14] <> sdram_control:sdram_control.Dq
Dq[15] <> sdram_control:sdram_control.Dq
Dqm[0] <= sdram_control:sdram_control.Dqm
Dqm[1] <= sdram_control:sdram_control.Dqm


|uart_scope|sdram_control_top:sdram_control_top|sdram_control:sdram_control
Clk => Clk.IN1
Rst_n => Rst_n.IN1
Wr => always19.IN1
Wr => always22.IN1
Wr => always22.IN1
Wr => always22.IN1
Wr => always23.IN1
Wr => always23.IN1
Wr => always23.IN1
Rd => always20.IN1
Rd => always23.IN1
Rd => always23.IN1
Rd => always23.IN1
Caddr[0] => caddr_r[0].DATAIN
Caddr[1] => caddr_r[1].DATAIN
Caddr[2] => caddr_r[2].DATAIN
Caddr[3] => caddr_r[3].DATAIN
Caddr[4] => caddr_r[4].DATAIN
Caddr[5] => caddr_r[5].DATAIN
Caddr[6] => caddr_r[6].DATAIN
Caddr[7] => caddr_r[7].DATAIN
Caddr[8] => caddr_r[8].DATAIN
Caddr[9] => ~NO_FANOUT~
Caddr[10] => ~NO_FANOUT~
Caddr[11] => ~NO_FANOUT~
Caddr[12] => ~NO_FANOUT~
Raddr[0] => raddr_r[0].DATAIN
Raddr[1] => raddr_r[1].DATAIN
Raddr[2] => raddr_r[2].DATAIN
Raddr[3] => raddr_r[3].DATAIN
Raddr[4] => raddr_r[4].DATAIN
Raddr[5] => raddr_r[5].DATAIN
Raddr[6] => raddr_r[6].DATAIN
Raddr[7] => raddr_r[7].DATAIN
Raddr[8] => raddr_r[8].DATAIN
Raddr[9] => raddr_r[9].DATAIN
Raddr[10] => raddr_r[10].DATAIN
Raddr[11] => raddr_r[11].DATAIN
Raddr[12] => raddr_r[12].DATAIN
Baddr[0] => baddr_r[0].DATAIN
Baddr[1] => baddr_r[1].DATAIN
Wr_data[0] => Dq[0].DATAIN
Wr_data[1] => Dq[1].DATAIN
Wr_data[2] => Dq[2].DATAIN
Wr_data[3] => Dq[3].DATAIN
Wr_data[4] => Dq[4].DATAIN
Wr_data[5] => Dq[5].DATAIN
Wr_data[6] => Dq[6].DATAIN
Wr_data[7] => Dq[7].DATAIN
Wr_data[8] => Dq[8].DATAIN
Wr_data[9] => Dq[9].DATAIN
Wr_data[10] => Dq[10].DATAIN
Wr_data[11] => Dq[11].DATAIN
Wr_data[12] => Dq[12].DATAIN
Wr_data[13] => Dq[13].DATAIN
Wr_data[14] => Dq[14].DATAIN
Wr_data[15] => Dq[15].DATAIN
Rd_data[0] <= Rd_data[0].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[1] <= Rd_data[1].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[2] <= Rd_data[2].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[3] <= Rd_data[3].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[4] <= Rd_data[4].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[5] <= Rd_data[5].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[6] <= Rd_data[6].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[7] <= Rd_data[7].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[8] <= Rd_data[8].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[9] <= Rd_data[9].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[10] <= Rd_data[10].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[11] <= Rd_data[11].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[12] <= Rd_data[12].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[13] <= Rd_data[13].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[14] <= Rd_data[14].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[15] <= Rd_data[15].DB_MAX_OUTPUT_PORT_TYPE
Rd_data_vaild <= Rd_data_vaild~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wr_data_vaild <= Wr_data_vaild~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wdata_done <= Wdata_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rdata_done <= Rdata_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
Init_done <= sdram_init:sdram_init.Init_done
Sa[0] <= Sa[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[1] <= Sa[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[2] <= Sa[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[3] <= Sa[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[4] <= Sa[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[5] <= Sa[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[6] <= Sa[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[7] <= Sa[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[8] <= Sa[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[9] <= Sa[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[10] <= Sa[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[11] <= Sa[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[12] <= Sa[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ba[0] <= Ba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ba[1] <= Ba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cs_n <= Command[3].DB_MAX_OUTPUT_PORT_TYPE
Cke <= Rst_n.DB_MAX_OUTPUT_PORT_TYPE
Ras_n <= Command[2].DB_MAX_OUTPUT_PORT_TYPE
Cas_n <= Command[1].DB_MAX_OUTPUT_PORT_TYPE
We_n <= Command[0].DB_MAX_OUTPUT_PORT_TYPE
Dq[0] <> Dq[0]
Dq[1] <> Dq[1]
Dq[2] <> Dq[2]
Dq[3] <> Dq[3]
Dq[4] <> Dq[4]
Dq[5] <> Dq[5]
Dq[6] <> Dq[6]
Dq[7] <> Dq[7]
Dq[8] <> Dq[8]
Dq[9] <> Dq[9]
Dq[10] <> Dq[10]
Dq[11] <> Dq[11]
Dq[12] <> Dq[12]
Dq[13] <> Dq[13]
Dq[14] <> Dq[14]
Dq[15] <> Dq[15]
Dqm[0] <= <GND>
Dqm[1] <= <GND>


|uart_scope|sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init
Clk => Saddr[0]~reg0.CLK
Clk => Saddr[1]~reg0.CLK
Clk => Saddr[2]~reg0.CLK
Clk => Saddr[3]~reg0.CLK
Clk => Saddr[4]~reg0.CLK
Clk => Saddr[5]~reg0.CLK
Clk => Saddr[6]~reg0.CLK
Clk => Saddr[7]~reg0.CLK
Clk => Saddr[8]~reg0.CLK
Clk => Saddr[9]~reg0.CLK
Clk => Saddr[10]~reg0.CLK
Clk => Saddr[11]~reg0.CLK
Clk => Saddr[12]~reg0.CLK
Clk => Command[0]~reg0.CLK
Clk => Command[1]~reg0.CLK
Clk => Command[2]~reg0.CLK
Clk => Command[3]~reg0.CLK
Clk => init_cnt[0].CLK
Clk => init_cnt[1].CLK
Clk => init_cnt[2].CLK
Clk => init_cnt[3].CLK
Clk => init_cnt[4].CLK
Clk => init_cnt[5].CLK
Clk => init_cnt[6].CLK
Clk => init_cnt[7].CLK
Clk => init_cnt[8].CLK
Clk => init_cnt[9].CLK
Clk => init_cnt[10].CLK
Clk => init_cnt[11].CLK
Clk => init_cnt[12].CLK
Clk => init_cnt[13].CLK
Clk => init_cnt[14].CLK
Clk => init_cnt[15].CLK
Rst_n => Saddr[0]~reg0.ACLR
Rst_n => Saddr[1]~reg0.ACLR
Rst_n => Saddr[2]~reg0.ACLR
Rst_n => Saddr[3]~reg0.ACLR
Rst_n => Saddr[4]~reg0.ACLR
Rst_n => Saddr[5]~reg0.ACLR
Rst_n => Saddr[6]~reg0.ACLR
Rst_n => Saddr[7]~reg0.ACLR
Rst_n => Saddr[8]~reg0.ACLR
Rst_n => Saddr[9]~reg0.ACLR
Rst_n => Saddr[10]~reg0.ACLR
Rst_n => Saddr[11]~reg0.ACLR
Rst_n => Saddr[12]~reg0.ACLR
Rst_n => Command[0]~reg0.PRESET
Rst_n => Command[1]~reg0.PRESET
Rst_n => Command[2]~reg0.PRESET
Rst_n => Command[3]~reg0.ACLR
Rst_n => init_cnt[0].ACLR
Rst_n => init_cnt[1].ACLR
Rst_n => init_cnt[2].ACLR
Rst_n => init_cnt[3].ACLR
Rst_n => init_cnt[4].ACLR
Rst_n => init_cnt[5].ACLR
Rst_n => init_cnt[6].ACLR
Rst_n => init_cnt[7].ACLR
Rst_n => init_cnt[8].ACLR
Rst_n => init_cnt[9].ACLR
Rst_n => init_cnt[10].ACLR
Rst_n => init_cnt[11].ACLR
Rst_n => init_cnt[12].ACLR
Rst_n => init_cnt[13].ACLR
Rst_n => init_cnt[14].ACLR
Rst_n => init_cnt[15].ACLR
Command[0] <= Command[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Command[1] <= Command[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Command[2] <= Command[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Command[3] <= Command[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[0] <= Saddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[1] <= Saddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[2] <= Saddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[3] <= Saddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[4] <= Saddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[5] <= Saddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[6] <= Saddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[7] <= Saddr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[8] <= Saddr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[9] <= Saddr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[10] <= Saddr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[11] <= Saddr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[12] <= Saddr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Init_done <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw


|uart_scope|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component
data[0] => dcfifo_6tn1:auto_generated.data[0]
data[1] => dcfifo_6tn1:auto_generated.data[1]
data[2] => dcfifo_6tn1:auto_generated.data[2]
data[3] => dcfifo_6tn1:auto_generated.data[3]
data[4] => dcfifo_6tn1:auto_generated.data[4]
data[5] => dcfifo_6tn1:auto_generated.data[5]
data[6] => dcfifo_6tn1:auto_generated.data[6]
data[7] => dcfifo_6tn1:auto_generated.data[7]
data[8] => dcfifo_6tn1:auto_generated.data[8]
data[9] => dcfifo_6tn1:auto_generated.data[9]
data[10] => dcfifo_6tn1:auto_generated.data[10]
data[11] => dcfifo_6tn1:auto_generated.data[11]
data[12] => dcfifo_6tn1:auto_generated.data[12]
data[13] => dcfifo_6tn1:auto_generated.data[13]
data[14] => dcfifo_6tn1:auto_generated.data[14]
data[15] => dcfifo_6tn1:auto_generated.data[15]
q[0] <= dcfifo_6tn1:auto_generated.q[0]
q[1] <= dcfifo_6tn1:auto_generated.q[1]
q[2] <= dcfifo_6tn1:auto_generated.q[2]
q[3] <= dcfifo_6tn1:auto_generated.q[3]
q[4] <= dcfifo_6tn1:auto_generated.q[4]
q[5] <= dcfifo_6tn1:auto_generated.q[5]
q[6] <= dcfifo_6tn1:auto_generated.q[6]
q[7] <= dcfifo_6tn1:auto_generated.q[7]
q[8] <= dcfifo_6tn1:auto_generated.q[8]
q[9] <= dcfifo_6tn1:auto_generated.q[9]
q[10] <= dcfifo_6tn1:auto_generated.q[10]
q[11] <= dcfifo_6tn1:auto_generated.q[11]
q[12] <= dcfifo_6tn1:auto_generated.q[12]
q[13] <= dcfifo_6tn1:auto_generated.q[13]
q[14] <= dcfifo_6tn1:auto_generated.q[14]
q[15] <= dcfifo_6tn1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_6tn1:auto_generated.rdclk
rdreq => dcfifo_6tn1:auto_generated.rdreq
wrclk => dcfifo_6tn1:auto_generated.wrclk
wrreq => dcfifo_6tn1:auto_generated.wrreq
aclr => dcfifo_6tn1:auto_generated.aclr
rdempty <= dcfifo_6tn1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_6tn1:auto_generated.wrfull
rdusedw[0] <= dcfifo_6tn1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_6tn1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_6tn1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_6tn1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_6tn1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_6tn1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_6tn1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_6tn1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_6tn1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_6tn1:auto_generated.rdusedw[9]
wrusedw[0] <= dcfifo_6tn1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_6tn1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_6tn1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_6tn1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_6tn1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_6tn1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_6tn1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_6tn1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_6tn1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_6tn1:auto_generated.wrusedw[9]


|uart_scope|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated
aclr => a_graycounter_577:rdptr_g1p.aclr
aclr => a_graycounter_1lc:wrptr_g1p.aclr
aclr => altsyncram_fo41:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_fo41:fifo_ram.data_a[0]
data[1] => altsyncram_fo41:fifo_ram.data_a[1]
data[2] => altsyncram_fo41:fifo_ram.data_a[2]
data[3] => altsyncram_fo41:fifo_ram.data_a[3]
data[4] => altsyncram_fo41:fifo_ram.data_a[4]
data[5] => altsyncram_fo41:fifo_ram.data_a[5]
data[6] => altsyncram_fo41:fifo_ram.data_a[6]
data[7] => altsyncram_fo41:fifo_ram.data_a[7]
data[8] => altsyncram_fo41:fifo_ram.data_a[8]
data[9] => altsyncram_fo41:fifo_ram.data_a[9]
data[10] => altsyncram_fo41:fifo_ram.data_a[10]
data[11] => altsyncram_fo41:fifo_ram.data_a[11]
data[12] => altsyncram_fo41:fifo_ram.data_a[12]
data[13] => altsyncram_fo41:fifo_ram.data_a[13]
data[14] => altsyncram_fo41:fifo_ram.data_a[14]
data[15] => altsyncram_fo41:fifo_ram.data_a[15]
q[0] <= altsyncram_fo41:fifo_ram.q_b[0]
q[1] <= altsyncram_fo41:fifo_ram.q_b[1]
q[2] <= altsyncram_fo41:fifo_ram.q_b[2]
q[3] <= altsyncram_fo41:fifo_ram.q_b[3]
q[4] <= altsyncram_fo41:fifo_ram.q_b[4]
q[5] <= altsyncram_fo41:fifo_ram.q_b[5]
q[6] <= altsyncram_fo41:fifo_ram.q_b[6]
q[7] <= altsyncram_fo41:fifo_ram.q_b[7]
q[8] <= altsyncram_fo41:fifo_ram.q_b[8]
q[9] <= altsyncram_fo41:fifo_ram.q_b[9]
q[10] <= altsyncram_fo41:fifo_ram.q_b[10]
q[11] <= altsyncram_fo41:fifo_ram.q_b[11]
q[12] <= altsyncram_fo41:fifo_ram.q_b[12]
q[13] <= altsyncram_fo41:fifo_ram.q_b[13]
q[14] <= altsyncram_fo41:fifo_ram.q_b[14]
q[15] <= altsyncram_fo41:fifo_ram.q_b[15]
rdclk => a_graycounter_577:rdptr_g1p.clock
rdclk => altsyncram_fo41:fifo_ram.clock1
rdclk => dffpipe_8d9:rdfull_reg.clock
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_8pl:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdfull <= cmpr_n76:rdfull_eq_comp.aeb
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= dffpipe_8d9:rdfull_reg.q[0]
wrclk => a_graycounter_1lc:wrptr_g1p.clock
wrclk => altsyncram_fo41:fifo_ram.clock0
wrclk => dffpipe_8d9:wrfull_reg.clock
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_9pl:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= dffpipe_8d9:wrfull_reg.q[0]


|uart_scope|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|uart_scope|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|uart_scope|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|uart_scope|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|uart_scope|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|uart_scope|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_8d9:rdfull_reg
clock => dffe12a[0].CLK
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
clock => dffpipe_pe9:dffpipe14.clock
clrn => dffpipe_pe9:dffpipe14.clrn
d[0] => dffpipe_pe9:dffpipe14.d[0]
d[1] => dffpipe_pe9:dffpipe14.d[1]
d[2] => dffpipe_pe9:dffpipe14.d[2]
d[3] => dffpipe_pe9:dffpipe14.d[3]
d[4] => dffpipe_pe9:dffpipe14.d[4]
d[5] => dffpipe_pe9:dffpipe14.d[5]
d[6] => dffpipe_pe9:dffpipe14.d[6]
d[7] => dffpipe_pe9:dffpipe14.d[7]
d[8] => dffpipe_pe9:dffpipe14.d[8]
d[9] => dffpipe_pe9:dffpipe14.d[9]
q[0] <= dffpipe_pe9:dffpipe14.q[0]
q[1] <= dffpipe_pe9:dffpipe14.q[1]
q[2] <= dffpipe_pe9:dffpipe14.q[2]
q[3] <= dffpipe_pe9:dffpipe14.q[3]
q[4] <= dffpipe_pe9:dffpipe14.q[4]
q[5] <= dffpipe_pe9:dffpipe14.q[5]
q[6] <= dffpipe_pe9:dffpipe14.q[6]
q[7] <= dffpipe_pe9:dffpipe14.q[7]
q[8] <= dffpipe_pe9:dffpipe14.q[8]
q[9] <= dffpipe_pe9:dffpipe14.q[9]


|uart_scope|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe16a[9].DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_8d9:wrfull_reg
clock => dffe12a[0].CLK
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
clock => dffpipe_qe9:dffpipe17.clock
clrn => dffpipe_qe9:dffpipe17.clrn
d[0] => dffpipe_qe9:dffpipe17.d[0]
d[1] => dffpipe_qe9:dffpipe17.d[1]
d[2] => dffpipe_qe9:dffpipe17.d[2]
d[3] => dffpipe_qe9:dffpipe17.d[3]
d[4] => dffpipe_qe9:dffpipe17.d[4]
d[5] => dffpipe_qe9:dffpipe17.d[5]
d[6] => dffpipe_qe9:dffpipe17.d[6]
d[7] => dffpipe_qe9:dffpipe17.d[7]
d[8] => dffpipe_qe9:dffpipe17.d[8]
d[9] => dffpipe_qe9:dffpipe17.d[9]
q[0] <= dffpipe_qe9:dffpipe17.q[0]
q[1] <= dffpipe_qe9:dffpipe17.q[1]
q[2] <= dffpipe_qe9:dffpipe17.q[2]
q[3] <= dffpipe_qe9:dffpipe17.q[3]
q[4] <= dffpipe_qe9:dffpipe17.q[4]
q[5] <= dffpipe_qe9:dffpipe17.q[5]
q[6] <= dffpipe_qe9:dffpipe17.q[6]
q[7] <= dffpipe_qe9:dffpipe17.q[7]
q[8] <= dffpipe_qe9:dffpipe17.q[8]
q[9] <= dffpipe_qe9:dffpipe17.q[9]


|uart_scope|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
d[7] => dffe18a[7].IN0
d[8] => dffe18a[8].IN0
d[9] => dffe18a[9].IN0
q[0] <= dffe19a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe19a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe19a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe19a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe19a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe19a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe19a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe19a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe19a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe19a[9].DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|cmpr_n76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|uart_scope|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|cmpr_n76:rdfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|uart_scope|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|cmpr_n76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|uart_scope|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw


|uart_scope|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component
data[0] => dcfifo_6tn1:auto_generated.data[0]
data[1] => dcfifo_6tn1:auto_generated.data[1]
data[2] => dcfifo_6tn1:auto_generated.data[2]
data[3] => dcfifo_6tn1:auto_generated.data[3]
data[4] => dcfifo_6tn1:auto_generated.data[4]
data[5] => dcfifo_6tn1:auto_generated.data[5]
data[6] => dcfifo_6tn1:auto_generated.data[6]
data[7] => dcfifo_6tn1:auto_generated.data[7]
data[8] => dcfifo_6tn1:auto_generated.data[8]
data[9] => dcfifo_6tn1:auto_generated.data[9]
data[10] => dcfifo_6tn1:auto_generated.data[10]
data[11] => dcfifo_6tn1:auto_generated.data[11]
data[12] => dcfifo_6tn1:auto_generated.data[12]
data[13] => dcfifo_6tn1:auto_generated.data[13]
data[14] => dcfifo_6tn1:auto_generated.data[14]
data[15] => dcfifo_6tn1:auto_generated.data[15]
q[0] <= dcfifo_6tn1:auto_generated.q[0]
q[1] <= dcfifo_6tn1:auto_generated.q[1]
q[2] <= dcfifo_6tn1:auto_generated.q[2]
q[3] <= dcfifo_6tn1:auto_generated.q[3]
q[4] <= dcfifo_6tn1:auto_generated.q[4]
q[5] <= dcfifo_6tn1:auto_generated.q[5]
q[6] <= dcfifo_6tn1:auto_generated.q[6]
q[7] <= dcfifo_6tn1:auto_generated.q[7]
q[8] <= dcfifo_6tn1:auto_generated.q[8]
q[9] <= dcfifo_6tn1:auto_generated.q[9]
q[10] <= dcfifo_6tn1:auto_generated.q[10]
q[11] <= dcfifo_6tn1:auto_generated.q[11]
q[12] <= dcfifo_6tn1:auto_generated.q[12]
q[13] <= dcfifo_6tn1:auto_generated.q[13]
q[14] <= dcfifo_6tn1:auto_generated.q[14]
q[15] <= dcfifo_6tn1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_6tn1:auto_generated.rdclk
rdreq => dcfifo_6tn1:auto_generated.rdreq
wrclk => dcfifo_6tn1:auto_generated.wrclk
wrreq => dcfifo_6tn1:auto_generated.wrreq
aclr => dcfifo_6tn1:auto_generated.aclr
rdempty <= dcfifo_6tn1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_6tn1:auto_generated.wrfull
rdusedw[0] <= dcfifo_6tn1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_6tn1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_6tn1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_6tn1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_6tn1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_6tn1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_6tn1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_6tn1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_6tn1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_6tn1:auto_generated.rdusedw[9]
wrusedw[0] <= dcfifo_6tn1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_6tn1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_6tn1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_6tn1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_6tn1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_6tn1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_6tn1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_6tn1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_6tn1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_6tn1:auto_generated.wrusedw[9]


|uart_scope|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated
aclr => a_graycounter_577:rdptr_g1p.aclr
aclr => a_graycounter_1lc:wrptr_g1p.aclr
aclr => altsyncram_fo41:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_fo41:fifo_ram.data_a[0]
data[1] => altsyncram_fo41:fifo_ram.data_a[1]
data[2] => altsyncram_fo41:fifo_ram.data_a[2]
data[3] => altsyncram_fo41:fifo_ram.data_a[3]
data[4] => altsyncram_fo41:fifo_ram.data_a[4]
data[5] => altsyncram_fo41:fifo_ram.data_a[5]
data[6] => altsyncram_fo41:fifo_ram.data_a[6]
data[7] => altsyncram_fo41:fifo_ram.data_a[7]
data[8] => altsyncram_fo41:fifo_ram.data_a[8]
data[9] => altsyncram_fo41:fifo_ram.data_a[9]
data[10] => altsyncram_fo41:fifo_ram.data_a[10]
data[11] => altsyncram_fo41:fifo_ram.data_a[11]
data[12] => altsyncram_fo41:fifo_ram.data_a[12]
data[13] => altsyncram_fo41:fifo_ram.data_a[13]
data[14] => altsyncram_fo41:fifo_ram.data_a[14]
data[15] => altsyncram_fo41:fifo_ram.data_a[15]
q[0] <= altsyncram_fo41:fifo_ram.q_b[0]
q[1] <= altsyncram_fo41:fifo_ram.q_b[1]
q[2] <= altsyncram_fo41:fifo_ram.q_b[2]
q[3] <= altsyncram_fo41:fifo_ram.q_b[3]
q[4] <= altsyncram_fo41:fifo_ram.q_b[4]
q[5] <= altsyncram_fo41:fifo_ram.q_b[5]
q[6] <= altsyncram_fo41:fifo_ram.q_b[6]
q[7] <= altsyncram_fo41:fifo_ram.q_b[7]
q[8] <= altsyncram_fo41:fifo_ram.q_b[8]
q[9] <= altsyncram_fo41:fifo_ram.q_b[9]
q[10] <= altsyncram_fo41:fifo_ram.q_b[10]
q[11] <= altsyncram_fo41:fifo_ram.q_b[11]
q[12] <= altsyncram_fo41:fifo_ram.q_b[12]
q[13] <= altsyncram_fo41:fifo_ram.q_b[13]
q[14] <= altsyncram_fo41:fifo_ram.q_b[14]
q[15] <= altsyncram_fo41:fifo_ram.q_b[15]
rdclk => a_graycounter_577:rdptr_g1p.clock
rdclk => altsyncram_fo41:fifo_ram.clock1
rdclk => dffpipe_8d9:rdfull_reg.clock
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_8pl:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdfull <= cmpr_n76:rdfull_eq_comp.aeb
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= dffpipe_8d9:rdfull_reg.q[0]
wrclk => a_graycounter_1lc:wrptr_g1p.clock
wrclk => altsyncram_fo41:fifo_ram.clock0
wrclk => dffpipe_8d9:wrfull_reg.clock
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_9pl:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= dffpipe_8d9:wrfull_reg.q[0]


|uart_scope|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|uart_scope|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|uart_scope|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|uart_scope|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|uart_scope|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|uart_scope|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_8d9:rdfull_reg
clock => dffe12a[0].CLK
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
clock => dffpipe_pe9:dffpipe14.clock
clrn => dffpipe_pe9:dffpipe14.clrn
d[0] => dffpipe_pe9:dffpipe14.d[0]
d[1] => dffpipe_pe9:dffpipe14.d[1]
d[2] => dffpipe_pe9:dffpipe14.d[2]
d[3] => dffpipe_pe9:dffpipe14.d[3]
d[4] => dffpipe_pe9:dffpipe14.d[4]
d[5] => dffpipe_pe9:dffpipe14.d[5]
d[6] => dffpipe_pe9:dffpipe14.d[6]
d[7] => dffpipe_pe9:dffpipe14.d[7]
d[8] => dffpipe_pe9:dffpipe14.d[8]
d[9] => dffpipe_pe9:dffpipe14.d[9]
q[0] <= dffpipe_pe9:dffpipe14.q[0]
q[1] <= dffpipe_pe9:dffpipe14.q[1]
q[2] <= dffpipe_pe9:dffpipe14.q[2]
q[3] <= dffpipe_pe9:dffpipe14.q[3]
q[4] <= dffpipe_pe9:dffpipe14.q[4]
q[5] <= dffpipe_pe9:dffpipe14.q[5]
q[6] <= dffpipe_pe9:dffpipe14.q[6]
q[7] <= dffpipe_pe9:dffpipe14.q[7]
q[8] <= dffpipe_pe9:dffpipe14.q[8]
q[9] <= dffpipe_pe9:dffpipe14.q[9]


|uart_scope|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe16a[9].DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_8d9:wrfull_reg
clock => dffe12a[0].CLK
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
clock => dffpipe_qe9:dffpipe17.clock
clrn => dffpipe_qe9:dffpipe17.clrn
d[0] => dffpipe_qe9:dffpipe17.d[0]
d[1] => dffpipe_qe9:dffpipe17.d[1]
d[2] => dffpipe_qe9:dffpipe17.d[2]
d[3] => dffpipe_qe9:dffpipe17.d[3]
d[4] => dffpipe_qe9:dffpipe17.d[4]
d[5] => dffpipe_qe9:dffpipe17.d[5]
d[6] => dffpipe_qe9:dffpipe17.d[6]
d[7] => dffpipe_qe9:dffpipe17.d[7]
d[8] => dffpipe_qe9:dffpipe17.d[8]
d[9] => dffpipe_qe9:dffpipe17.d[9]
q[0] <= dffpipe_qe9:dffpipe17.q[0]
q[1] <= dffpipe_qe9:dffpipe17.q[1]
q[2] <= dffpipe_qe9:dffpipe17.q[2]
q[3] <= dffpipe_qe9:dffpipe17.q[3]
q[4] <= dffpipe_qe9:dffpipe17.q[4]
q[5] <= dffpipe_qe9:dffpipe17.q[5]
q[6] <= dffpipe_qe9:dffpipe17.q[6]
q[7] <= dffpipe_qe9:dffpipe17.q[7]
q[8] <= dffpipe_qe9:dffpipe17.q[8]
q[9] <= dffpipe_qe9:dffpipe17.q[9]


|uart_scope|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
d[7] => dffe18a[7].IN0
d[8] => dffe18a[8].IN0
d[9] => dffe18a[9].IN0
q[0] <= dffe19a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe19a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe19a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe19a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe19a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe19a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe19a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe19a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe19a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe19a[9].DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|cmpr_n76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|uart_scope|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|cmpr_n76:rdfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|uart_scope|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|cmpr_n76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|uart_scope|usb_stream_in:usb_stream_in
reset_n => current_stream_in_state.ACLR
reset_n => _.IN1
fx2_fdata[0] <= fifo:fifo.q
fx2_fdata[1] <= fifo:fifo.q
fx2_fdata[2] <= fifo:fifo.q
fx2_fdata[3] <= fifo:fifo.q
fx2_fdata[4] <= fifo:fifo.q
fx2_fdata[5] <= fifo:fifo.q
fx2_fdata[6] <= fifo:fifo.q
fx2_fdata[7] <= fifo:fifo.q
fx2_fdata[8] <= fifo:fifo.q
fx2_fdata[9] <= fifo:fifo.q
fx2_fdata[10] <= fifo:fifo.q
fx2_fdata[11] <= fifo:fifo.q
fx2_fdata[12] <= fifo:fifo.q
fx2_fdata[13] <= fifo:fifo.q
fx2_fdata[14] <= fifo:fifo.q
fx2_fdata[15] <= fifo:fifo.q
fx2_faddr[0] <= <GND>
fx2_faddr[1] <= <VCC>
fx2_slrd <= <VCC>
fx2_slwr <= always0.DB_MAX_OUTPUT_PORT_TYPE
fx2_sloe <= <VCC>
fx2_flagc => always0.IN1
fx2_flagc => current_stream_in_state.DATAIN
fx2_flagb => ~NO_FANOUT~
fx2_ifclk => fx2_ifclk.IN1
fx2_pkt_end <= <VCC>
fx2_slcs <= <GND>
usb_fifo_wrclk => usb_fifo_wrclk.IN1
usb_fifo_wrdata[0] => usb_fifo_wrdata[0].IN1
usb_fifo_wrdata[1] => usb_fifo_wrdata[1].IN1
usb_fifo_wrdata[2] => usb_fifo_wrdata[2].IN1
usb_fifo_wrdata[3] => usb_fifo_wrdata[3].IN1
usb_fifo_wrdata[4] => usb_fifo_wrdata[4].IN1
usb_fifo_wrdata[5] => usb_fifo_wrdata[5].IN1
usb_fifo_wrdata[6] => usb_fifo_wrdata[6].IN1
usb_fifo_wrdata[7] => usb_fifo_wrdata[7].IN1
usb_fifo_wrdata[8] => usb_fifo_wrdata[8].IN1
usb_fifo_wrdata[9] => usb_fifo_wrdata[9].IN1
usb_fifo_wrdata[10] => usb_fifo_wrdata[10].IN1
usb_fifo_wrdata[11] => usb_fifo_wrdata[11].IN1
usb_fifo_wrdata[12] => usb_fifo_wrdata[12].IN1
usb_fifo_wrdata[13] => usb_fifo_wrdata[13].IN1
usb_fifo_wrdata[14] => usb_fifo_wrdata[14].IN1
usb_fifo_wrdata[15] => usb_fifo_wrdata[15].IN1
usb_fifo_wrreq => usb_fifo_wrreq.IN1
usb_fifo_usedw[0] <= fifo:fifo.wrusedw
usb_fifo_usedw[1] <= fifo:fifo.wrusedw
usb_fifo_usedw[2] <= fifo:fifo.wrusedw
usb_fifo_usedw[3] <= fifo:fifo.wrusedw
usb_fifo_usedw[4] <= fifo:fifo.wrusedw
usb_fifo_usedw[5] <= fifo:fifo.wrusedw
usb_fifo_usedw[6] <= fifo:fifo.wrusedw
usb_fifo_usedw[7] <= fifo:fifo.wrusedw
usb_fifo_usedw[8] <= fifo:fifo.wrusedw
usb_fifo_usedw[9] <= fifo:fifo.wrusedw
usb_fifo_usedw[10] <= fifo:fifo.wrusedw
usb_fifo_wrempty <= fifo:fifo.rdempty


|uart_scope|usb_stream_in:usb_stream_in|fifo:fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdfull <= dcfifo:dcfifo_component.rdfull
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
wrempty <= dcfifo:dcfifo_component.wrempty
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw


|uart_scope|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component
data[0] => dcfifo_d4n1:auto_generated.data[0]
data[1] => dcfifo_d4n1:auto_generated.data[1]
data[2] => dcfifo_d4n1:auto_generated.data[2]
data[3] => dcfifo_d4n1:auto_generated.data[3]
data[4] => dcfifo_d4n1:auto_generated.data[4]
data[5] => dcfifo_d4n1:auto_generated.data[5]
data[6] => dcfifo_d4n1:auto_generated.data[6]
data[7] => dcfifo_d4n1:auto_generated.data[7]
data[8] => dcfifo_d4n1:auto_generated.data[8]
data[9] => dcfifo_d4n1:auto_generated.data[9]
data[10] => dcfifo_d4n1:auto_generated.data[10]
data[11] => dcfifo_d4n1:auto_generated.data[11]
data[12] => dcfifo_d4n1:auto_generated.data[12]
data[13] => dcfifo_d4n1:auto_generated.data[13]
data[14] => dcfifo_d4n1:auto_generated.data[14]
data[15] => dcfifo_d4n1:auto_generated.data[15]
q[0] <= dcfifo_d4n1:auto_generated.q[0]
q[1] <= dcfifo_d4n1:auto_generated.q[1]
q[2] <= dcfifo_d4n1:auto_generated.q[2]
q[3] <= dcfifo_d4n1:auto_generated.q[3]
q[4] <= dcfifo_d4n1:auto_generated.q[4]
q[5] <= dcfifo_d4n1:auto_generated.q[5]
q[6] <= dcfifo_d4n1:auto_generated.q[6]
q[7] <= dcfifo_d4n1:auto_generated.q[7]
q[8] <= dcfifo_d4n1:auto_generated.q[8]
q[9] <= dcfifo_d4n1:auto_generated.q[9]
q[10] <= dcfifo_d4n1:auto_generated.q[10]
q[11] <= dcfifo_d4n1:auto_generated.q[11]
q[12] <= dcfifo_d4n1:auto_generated.q[12]
q[13] <= dcfifo_d4n1:auto_generated.q[13]
q[14] <= dcfifo_d4n1:auto_generated.q[14]
q[15] <= dcfifo_d4n1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_d4n1:auto_generated.rdclk
rdreq => dcfifo_d4n1:auto_generated.rdreq
wrclk => dcfifo_d4n1:auto_generated.wrclk
wrreq => dcfifo_d4n1:auto_generated.wrreq
aclr => dcfifo_d4n1:auto_generated.aclr
rdempty <= dcfifo_d4n1:auto_generated.rdempty
rdfull <= dcfifo_d4n1:auto_generated.rdfull
wrempty <= dcfifo_d4n1:auto_generated.wrempty
wrfull <= dcfifo_d4n1:auto_generated.wrfull
rdusedw[0] <= dcfifo_d4n1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_d4n1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_d4n1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_d4n1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_d4n1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_d4n1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_d4n1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_d4n1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_d4n1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_d4n1:auto_generated.rdusedw[9]
wrusedw[0] <= dcfifo_d4n1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_d4n1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_d4n1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_d4n1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_d4n1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_d4n1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_d4n1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_d4n1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_d4n1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_d4n1:auto_generated.wrusedw[9]


|uart_scope|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_vq41:fifo_ram.data_a[0]
data[1] => altsyncram_vq41:fifo_ram.data_a[1]
data[2] => altsyncram_vq41:fifo_ram.data_a[2]
data[3] => altsyncram_vq41:fifo_ram.data_a[3]
data[4] => altsyncram_vq41:fifo_ram.data_a[4]
data[5] => altsyncram_vq41:fifo_ram.data_a[5]
data[6] => altsyncram_vq41:fifo_ram.data_a[6]
data[7] => altsyncram_vq41:fifo_ram.data_a[7]
data[8] => altsyncram_vq41:fifo_ram.data_a[8]
data[9] => altsyncram_vq41:fifo_ram.data_a[9]
data[10] => altsyncram_vq41:fifo_ram.data_a[10]
data[11] => altsyncram_vq41:fifo_ram.data_a[11]
data[12] => altsyncram_vq41:fifo_ram.data_a[12]
data[13] => altsyncram_vq41:fifo_ram.data_a[13]
data[14] => altsyncram_vq41:fifo_ram.data_a[14]
data[15] => altsyncram_vq41:fifo_ram.data_a[15]
q[0] <= altsyncram_vq41:fifo_ram.q_b[0]
q[1] <= altsyncram_vq41:fifo_ram.q_b[1]
q[2] <= altsyncram_vq41:fifo_ram.q_b[2]
q[3] <= altsyncram_vq41:fifo_ram.q_b[3]
q[4] <= altsyncram_vq41:fifo_ram.q_b[4]
q[5] <= altsyncram_vq41:fifo_ram.q_b[5]
q[6] <= altsyncram_vq41:fifo_ram.q_b[6]
q[7] <= altsyncram_vq41:fifo_ram.q_b[7]
q[8] <= altsyncram_vq41:fifo_ram.q_b[8]
q[9] <= altsyncram_vq41:fifo_ram.q_b[9]
q[10] <= altsyncram_vq41:fifo_ram.q_b[10]
q[11] <= altsyncram_vq41:fifo_ram.q_b[11]
q[12] <= altsyncram_vq41:fifo_ram.q_b[12]
q[13] <= altsyncram_vq41:fifo_ram.q_b[13]
q[14] <= altsyncram_vq41:fifo_ram.q_b[14]
q[15] <= altsyncram_vq41:fifo_ram.q_b[15]
rdclk => a_graycounter_677:rdptr_g1p.clock
rdclk => altsyncram_vq41:fifo_ram.clock1
rdclk => dffpipe_3dc:rdaclr.clock
rdclk => dffpipe_re9:rs_brp.clock
rdclk => dffpipe_re9:rs_bwp.clock
rdclk => alt_synch_pipe_apl:rs_dgwp.clock
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdfull <= cmpr_o76:rdfull_eq_comp.aeb
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_2lc:wrptr_g1p.clock
wrclk => altsyncram_vq41:fifo_ram.clock0
wrclk => dffpipe_3dc:wraclr.clock
wrclk => dffpipe_re9:ws_brp.clock
wrclk => dffpipe_re9:ws_bwp.clock
wrclk => alt_synch_pipe_bpl:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrempty <= cmpr_o76:wrempty_eq_comp.aeb
wrfull <= wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|uart_scope|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|uart_scope|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|uart_scope|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|uart_scope|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|a_graycounter_677:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|a_graycounter_2lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|altsyncram_vq41:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|uart_scope|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|dffpipe_3dc:rdaclr
clock => dffe12a[0].CLK
clock => dffe13a[0].CLK
clrn => dffe12a[0].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|dffpipe_re9:rs_brp
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
d[10] => dffe14a[10].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe14a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe14a[10].DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|dffpipe_re9:rs_bwp
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
d[10] => dffe14a[10].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe14a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe14a[10].DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp
clock => dffpipe_se9:dffpipe15.clock
clrn => dffpipe_se9:dffpipe15.clrn
d[0] => dffpipe_se9:dffpipe15.d[0]
d[1] => dffpipe_se9:dffpipe15.d[1]
d[2] => dffpipe_se9:dffpipe15.d[2]
d[3] => dffpipe_se9:dffpipe15.d[3]
d[4] => dffpipe_se9:dffpipe15.d[4]
d[5] => dffpipe_se9:dffpipe15.d[5]
d[6] => dffpipe_se9:dffpipe15.d[6]
d[7] => dffpipe_se9:dffpipe15.d[7]
d[8] => dffpipe_se9:dffpipe15.d[8]
d[9] => dffpipe_se9:dffpipe15.d[9]
d[10] => dffpipe_se9:dffpipe15.d[10]
q[0] <= dffpipe_se9:dffpipe15.q[0]
q[1] <= dffpipe_se9:dffpipe15.q[1]
q[2] <= dffpipe_se9:dffpipe15.q[2]
q[3] <= dffpipe_se9:dffpipe15.q[3]
q[4] <= dffpipe_se9:dffpipe15.q[4]
q[5] <= dffpipe_se9:dffpipe15.q[5]
q[6] <= dffpipe_se9:dffpipe15.q[6]
q[7] <= dffpipe_se9:dffpipe15.q[7]
q[8] <= dffpipe_se9:dffpipe15.q[8]
q[9] <= dffpipe_se9:dffpipe15.q[9]
q[10] <= dffpipe_se9:dffpipe15.q[10]


|uart_scope|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[10].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
d[10] => dffe16a[10].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe17a[10].DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|dffpipe_3dc:wraclr
clock => dffe12a[0].CLK
clock => dffe13a[0].CLK
clrn => dffe12a[0].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|dffpipe_re9:ws_brp
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
d[10] => dffe14a[10].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe14a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe14a[10].DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|dffpipe_re9:ws_bwp
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
d[10] => dffe14a[10].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe14a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe14a[10].DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
clock => dffpipe_te9:dffpipe18.clock
clrn => dffpipe_te9:dffpipe18.clrn
d[0] => dffpipe_te9:dffpipe18.d[0]
d[1] => dffpipe_te9:dffpipe18.d[1]
d[2] => dffpipe_te9:dffpipe18.d[2]
d[3] => dffpipe_te9:dffpipe18.d[3]
d[4] => dffpipe_te9:dffpipe18.d[4]
d[5] => dffpipe_te9:dffpipe18.d[5]
d[6] => dffpipe_te9:dffpipe18.d[6]
d[7] => dffpipe_te9:dffpipe18.d[7]
d[8] => dffpipe_te9:dffpipe18.d[8]
d[9] => dffpipe_te9:dffpipe18.d[9]
d[10] => dffpipe_te9:dffpipe18.d[10]
q[0] <= dffpipe_te9:dffpipe18.q[0]
q[1] <= dffpipe_te9:dffpipe18.q[1]
q[2] <= dffpipe_te9:dffpipe18.q[2]
q[3] <= dffpipe_te9:dffpipe18.q[3]
q[4] <= dffpipe_te9:dffpipe18.q[4]
q[5] <= dffpipe_te9:dffpipe18.q[5]
q[6] <= dffpipe_te9:dffpipe18.q[6]
q[7] <= dffpipe_te9:dffpipe18.q[7]
q[8] <= dffpipe_te9:dffpipe18.q[8]
q[9] <= dffpipe_te9:dffpipe18.q[9]
q[10] <= dffpipe_te9:dffpipe18.q[10]


|uart_scope|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe18
clock => dffe19a[10].CLK
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clock => dffe20a[10].CLK
clock => dffe20a[9].CLK
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clrn => dffe19a[10].ACLR
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
clrn => dffe20a[10].ACLR
clrn => dffe20a[9].ACLR
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
d[7] => dffe19a[7].IN0
d[8] => dffe19a[8].IN0
d[9] => dffe19a[9].IN0
d[10] => dffe19a[10].IN0
q[0] <= dffe20a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe20a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe20a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe20a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe20a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe20a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe20a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe20a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe20a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe20a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe20a[10].DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|cmpr_o76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|uart_scope|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|cmpr_o76:rdfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|uart_scope|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|cmpr_o76:wrempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|uart_scope|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|cmpr_o76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|uart_scope|encode:encode
Clk => ~NO_FANOUT~
Rst_n => ~NO_FANOUT~
in_a => always0.IN0
in_a => always0.IN0
in_a => always0.IN0
in_b => always0.IN1
in_b => always0.IN1
in_b => always0.IN1
position[0] <= position[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
position[1] <= position[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
position[2] <= position[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
position[3] <= position[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
position[4] <= position[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
position[5] <= position[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
position[6] <= position[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
position[7] <= position[7]$latch.DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|Uart_Byte_Rx:Uart_Byte_Rx
Clk => Clk.IN1
Rst_n => Rst_n.IN1
Baud_Set[0] => Baud_Set[0].IN1
Baud_Set[1] => Baud_Set[1].IN1
Baud_Set[2] => Baud_Set[2].IN1
Rs232_Rx => Add1.IN2
Rs232_Rx => Add2.IN2
Rs232_Rx => Add3.IN2
Rs232_Rx => Add4.IN2
Rs232_Rx => Add5.IN2
Rs232_Rx => Add6.IN2
Rs232_Rx => Add7.IN2
Rs232_Rx => Add8.IN2
Rs232_Rx => Rs232_Rx0.DATAIN
Rx_Byte[0] <= Rx_Byte[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_Byte[1] <= Rx_Byte[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_Byte[2] <= Rx_Byte[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_Byte[3] <= Rx_Byte[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_Byte[4] <= Rx_Byte[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_Byte[5] <= Rx_Byte[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_Byte[6] <= Rx_Byte[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_Byte[7] <= Rx_Byte[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_Done <= Rx_Done.DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|Uart_Byte_Rx:Uart_Byte_Rx|Rx_Bps_Gen:Rx_Bps_Gen
Clk => Sample_Clk~reg0.CLK
Clk => Count[0].CLK
Clk => Count[1].CLK
Clk => Count[2].CLK
Clk => Count[3].CLK
Clk => Count[4].CLK
Clk => Count[5].CLK
Clk => Count[6].CLK
Clk => Count[7].CLK
Clk => Count[8].CLK
Clk => Count[9].CLK
Clk => n_state.CLK
Clk => BPS_EN.CLK
Clk => BPS_PARA[0].CLK
Clk => BPS_PARA[1].CLK
Clk => BPS_PARA[2].CLK
Clk => BPS_PARA[3].CLK
Clk => BPS_PARA[4].CLK
Clk => BPS_PARA[5].CLK
Clk => BPS_PARA[6].CLK
Clk => BPS_PARA[7].CLK
Clk => BPS_PARA[8].CLK
Clk => BPS_PARA[9].CLK
Clk => BPS_PARA[10].CLK
Clk => BPS_PARA[11].CLK
Clk => BPS_PARA[12].CLK
Clk => BPS_PARA[13].CLK
Clk => BPS_PARA[14].CLK
Clk => BPS_PARA[15].CLK
Clk => BPS_PARA[16].CLK
Clk => BPS_PARA[17].CLK
Clk => BPS_PARA[18].CLK
Clk => BPS_PARA[19].CLK
Clk => BPS_PARA[20].CLK
Clk => BPS_PARA[21].CLK
Clk => BPS_PARA[22].CLK
Clk => BPS_PARA[23].CLK
Clk => BPS_PARA[24].CLK
Clk => BPS_PARA[25].CLK
Clk => BPS_PARA[26].CLK
Clk => BPS_PARA[27].CLK
Clk => BPS_PARA[28].CLK
Clk => BPS_PARA[29].CLK
Clk => BPS_PARA[30].CLK
Clk => BPS_PARA[31].CLK
Rst_n => BPS_PARA[0].PRESET
Rst_n => BPS_PARA[1].ACLR
Rst_n => BPS_PARA[2].ACLR
Rst_n => BPS_PARA[3].ACLR
Rst_n => BPS_PARA[4].ACLR
Rst_n => BPS_PARA[5].ACLR
Rst_n => BPS_PARA[6].PRESET
Rst_n => BPS_PARA[7].ACLR
Rst_n => BPS_PARA[8].ACLR
Rst_n => BPS_PARA[9].PRESET
Rst_n => BPS_PARA[10].ACLR
Rst_n => BPS_PARA[11].ACLR
Rst_n => BPS_PARA[12].ACLR
Rst_n => BPS_PARA[13].ACLR
Rst_n => BPS_PARA[14].ACLR
Rst_n => BPS_PARA[15].ACLR
Rst_n => BPS_PARA[16].ACLR
Rst_n => BPS_PARA[17].ACLR
Rst_n => BPS_PARA[18].ACLR
Rst_n => BPS_PARA[19].ACLR
Rst_n => BPS_PARA[20].ACLR
Rst_n => BPS_PARA[21].ACLR
Rst_n => BPS_PARA[22].ACLR
Rst_n => BPS_PARA[23].ACLR
Rst_n => BPS_PARA[24].ACLR
Rst_n => BPS_PARA[25].ACLR
Rst_n => BPS_PARA[26].ACLR
Rst_n => BPS_PARA[27].ACLR
Rst_n => BPS_PARA[28].ACLR
Rst_n => BPS_PARA[29].ACLR
Rst_n => BPS_PARA[30].ACLR
Rst_n => BPS_PARA[31].ACLR
Rst_n => Sample_Clk~reg0.ACLR
Rst_n => n_state.ACLR
Rst_n => BPS_EN.ACLR
Rst_n => Count[0].ACLR
Rst_n => Count[1].ACLR
Rst_n => Count[2].ACLR
Rst_n => Count[3].ACLR
Rst_n => Count[4].ACLR
Rst_n => Count[5].ACLR
Rst_n => Count[6].ACLR
Rst_n => Count[7].ACLR
Rst_n => Count[8].ACLR
Rst_n => Count[9].ACLR
Baud_Set[0] => Decoder0.IN2
Baud_Set[1] => Decoder0.IN1
Baud_Set[2] => Decoder0.IN0
Rx_Done => BPS_EN.DATAB
Sample_Clk <= Sample_Clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
Byte_En => BPS_EN.DATAA


|uart_scope|CMD:CMD
Clk => m_wrdata[0]~reg0.CLK
Clk => m_wrdata[1]~reg0.CLK
Clk => m_wrdata[2]~reg0.CLK
Clk => m_wrdata[3]~reg0.CLK
Clk => m_wrdata[4]~reg0.CLK
Clk => m_wrdata[5]~reg0.CLK
Clk => m_wrdata[6]~reg0.CLK
Clk => m_wrdata[7]~reg0.CLK
Clk => m_wrdata[8]~reg0.CLK
Clk => m_wrdata[9]~reg0.CLK
Clk => m_wrdata[10]~reg0.CLK
Clk => m_wrdata[11]~reg0.CLK
Clk => m_wrdata[12]~reg0.CLK
Clk => m_wrdata[13]~reg0.CLK
Clk => m_wrdata[14]~reg0.CLK
Clk => m_wrdata[15]~reg0.CLK
Clk => m_addr[0]~reg0.CLK
Clk => m_addr[1]~reg0.CLK
Clk => m_addr[2]~reg0.CLK
Clk => m_addr[3]~reg0.CLK
Clk => m_addr[4]~reg0.CLK
Clk => m_addr[5]~reg0.CLK
Clk => m_addr[6]~reg0.CLK
Clk => m_addr[7]~reg0.CLK
Clk => m_wr~reg0.CLK
Clk => CMD_Valid.CLK
Clk => reg_CMD_DATA[0].CLK
Clk => reg_CMD_DATA[1].CLK
Clk => reg_CMD_DATA[2].CLK
Clk => reg_CMD_DATA[3].CLK
Clk => reg_CMD_DATA[4].CLK
Clk => reg_CMD_DATA[5].CLK
Clk => reg_CMD_DATA[6].CLK
Clk => reg_CMD_DATA[7].CLK
Clk => reg_CMD_DATA[8].CLK
Clk => reg_CMD_DATA[9].CLK
Clk => reg_CMD_DATA[10].CLK
Clk => reg_CMD_DATA[11].CLK
Clk => reg_CMD_DATA[12].CLK
Clk => reg_CMD_DATA[13].CLK
Clk => reg_CMD_DATA[14].CLK
Clk => reg_CMD_DATA[15].CLK
Clk => reg_CMD_DATA[16].CLK
Clk => reg_CMD_DATA[17].CLK
Clk => reg_CMD_DATA[18].CLK
Clk => reg_CMD_DATA[19].CLK
Clk => reg_CMD_DATA[20].CLK
Clk => reg_CMD_DATA[21].CLK
Clk => reg_CMD_DATA[22].CLK
Clk => reg_CMD_DATA[23].CLK
Clk => state~1.DATAIN
Rst_n => CMD_Valid.ACLR
Rst_n => reg_CMD_DATA[0].ACLR
Rst_n => reg_CMD_DATA[1].ACLR
Rst_n => reg_CMD_DATA[2].ACLR
Rst_n => reg_CMD_DATA[3].ACLR
Rst_n => reg_CMD_DATA[4].ACLR
Rst_n => reg_CMD_DATA[5].ACLR
Rst_n => reg_CMD_DATA[6].ACLR
Rst_n => reg_CMD_DATA[7].ACLR
Rst_n => reg_CMD_DATA[8].ACLR
Rst_n => reg_CMD_DATA[9].ACLR
Rst_n => reg_CMD_DATA[10].ACLR
Rst_n => reg_CMD_DATA[11].ACLR
Rst_n => reg_CMD_DATA[12].ACLR
Rst_n => reg_CMD_DATA[13].ACLR
Rst_n => reg_CMD_DATA[14].ACLR
Rst_n => reg_CMD_DATA[15].ACLR
Rst_n => reg_CMD_DATA[16].ACLR
Rst_n => reg_CMD_DATA[17].ACLR
Rst_n => reg_CMD_DATA[18].ACLR
Rst_n => reg_CMD_DATA[19].ACLR
Rst_n => reg_CMD_DATA[20].ACLR
Rst_n => reg_CMD_DATA[21].ACLR
Rst_n => reg_CMD_DATA[22].ACLR
Rst_n => reg_CMD_DATA[23].ACLR
Rst_n => m_wrdata[0]~reg0.ACLR
Rst_n => m_wrdata[1]~reg0.ACLR
Rst_n => m_wrdata[2]~reg0.ACLR
Rst_n => m_wrdata[3]~reg0.ACLR
Rst_n => m_wrdata[4]~reg0.ACLR
Rst_n => m_wrdata[5]~reg0.ACLR
Rst_n => m_wrdata[6]~reg0.ACLR
Rst_n => m_wrdata[7]~reg0.ACLR
Rst_n => m_wrdata[8]~reg0.ACLR
Rst_n => m_wrdata[9]~reg0.ACLR
Rst_n => m_wrdata[10]~reg0.ACLR
Rst_n => m_wrdata[11]~reg0.ACLR
Rst_n => m_wrdata[12]~reg0.ACLR
Rst_n => m_wrdata[13]~reg0.ACLR
Rst_n => m_wrdata[14]~reg0.ACLR
Rst_n => m_wrdata[15]~reg0.ACLR
Rst_n => m_addr[0]~reg0.ACLR
Rst_n => m_addr[1]~reg0.ACLR
Rst_n => m_addr[2]~reg0.ACLR
Rst_n => m_addr[3]~reg0.ACLR
Rst_n => m_addr[4]~reg0.ACLR
Rst_n => m_addr[5]~reg0.ACLR
Rst_n => m_addr[6]~reg0.ACLR
Rst_n => m_addr[7]~reg0.ACLR
Rst_n => m_wr~reg0.ACLR
Rst_n => state~3.DATAIN
Rx_Byte[0] => reg_CMD_DATA.DATAB
Rx_Byte[0] => reg_CMD_DATA.DATAB
Rx_Byte[0] => reg_CMD_DATA.DATAB
Rx_Byte[0] => Equal0.IN7
Rx_Byte[0] => Equal1.IN1
Rx_Byte[0] => Equal2.IN7
Rx_Byte[1] => reg_CMD_DATA.DATAB
Rx_Byte[1] => reg_CMD_DATA.DATAB
Rx_Byte[1] => reg_CMD_DATA.DATAB
Rx_Byte[1] => Equal0.IN3
Rx_Byte[1] => Equal1.IN0
Rx_Byte[1] => Equal2.IN6
Rx_Byte[2] => reg_CMD_DATA.DATAB
Rx_Byte[2] => reg_CMD_DATA.DATAB
Rx_Byte[2] => reg_CMD_DATA.DATAB
Rx_Byte[2] => Equal0.IN6
Rx_Byte[2] => Equal1.IN7
Rx_Byte[2] => Equal2.IN5
Rx_Byte[3] => reg_CMD_DATA.DATAB
Rx_Byte[3] => reg_CMD_DATA.DATAB
Rx_Byte[3] => reg_CMD_DATA.DATAB
Rx_Byte[3] => Equal0.IN2
Rx_Byte[3] => Equal1.IN6
Rx_Byte[3] => Equal2.IN1
Rx_Byte[4] => reg_CMD_DATA.DATAB
Rx_Byte[4] => reg_CMD_DATA.DATAB
Rx_Byte[4] => reg_CMD_DATA.DATAB
Rx_Byte[4] => Equal0.IN5
Rx_Byte[4] => Equal1.IN5
Rx_Byte[4] => Equal2.IN4
Rx_Byte[5] => reg_CMD_DATA.DATAB
Rx_Byte[5] => reg_CMD_DATA.DATAB
Rx_Byte[5] => reg_CMD_DATA.DATAB
Rx_Byte[5] => Equal0.IN1
Rx_Byte[5] => Equal1.IN4
Rx_Byte[5] => Equal2.IN3
Rx_Byte[6] => reg_CMD_DATA.DATAB
Rx_Byte[6] => reg_CMD_DATA.DATAB
Rx_Byte[6] => reg_CMD_DATA.DATAB
Rx_Byte[6] => Equal0.IN4
Rx_Byte[6] => Equal1.IN3
Rx_Byte[6] => Equal2.IN2
Rx_Byte[7] => reg_CMD_DATA.DATAB
Rx_Byte[7] => reg_CMD_DATA.DATAB
Rx_Byte[7] => reg_CMD_DATA.DATAB
Rx_Byte[7] => Equal0.IN0
Rx_Byte[7] => Equal1.IN2
Rx_Byte[7] => Equal2.IN0
Rx_Int => state.OUTPUTSELECT
Rx_Int => state.OUTPUTSELECT
Rx_Int => state.OUTPUTSELECT
Rx_Int => state.OUTPUTSELECT
Rx_Int => state.OUTPUTSELECT
Rx_Int => state.OUTPUTSELECT
Rx_Int => CMD_Valid.OUTPUTSELECT
Rx_Int => reg_CMD_DATA[23].ENA
Rx_Int => reg_CMD_DATA[22].ENA
Rx_Int => reg_CMD_DATA[21].ENA
Rx_Int => reg_CMD_DATA[20].ENA
Rx_Int => reg_CMD_DATA[19].ENA
Rx_Int => reg_CMD_DATA[18].ENA
Rx_Int => reg_CMD_DATA[17].ENA
Rx_Int => reg_CMD_DATA[16].ENA
Rx_Int => reg_CMD_DATA[15].ENA
Rx_Int => reg_CMD_DATA[14].ENA
Rx_Int => reg_CMD_DATA[13].ENA
Rx_Int => reg_CMD_DATA[12].ENA
Rx_Int => reg_CMD_DATA[11].ENA
Rx_Int => reg_CMD_DATA[10].ENA
Rx_Int => reg_CMD_DATA[9].ENA
Rx_Int => reg_CMD_DATA[8].ENA
Rx_Int => reg_CMD_DATA[7].ENA
Rx_Int => reg_CMD_DATA[6].ENA
Rx_Int => reg_CMD_DATA[5].ENA
Rx_Int => reg_CMD_DATA[4].ENA
Rx_Int => reg_CMD_DATA[3].ENA
Rx_Int => reg_CMD_DATA[2].ENA
Rx_Int => reg_CMD_DATA[1].ENA
Rx_Int => reg_CMD_DATA[0].ENA
m_wr <= m_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_addr[0] <= m_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_addr[1] <= m_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_addr[2] <= m_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_addr[3] <= m_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_addr[4] <= m_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_addr[5] <= m_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_addr[6] <= m_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_addr[7] <= m_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wrdata[0] <= m_wrdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wrdata[1] <= m_wrdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wrdata[2] <= m_wrdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wrdata[3] <= m_wrdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wrdata[4] <= m_wrdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wrdata[5] <= m_wrdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wrdata[6] <= m_wrdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wrdata[7] <= m_wrdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wrdata[8] <= m_wrdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wrdata[9] <= m_wrdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wrdata[10] <= m_wrdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wrdata[11] <= m_wrdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wrdata[12] <= m_wrdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wrdata[13] <= m_wrdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wrdata[14] <= m_wrdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wrdata[15] <= m_wrdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|UART_Byte_Tx:UART_Byte_Tx
Clk => Clk.IN1
Rst_n => Rst_n.IN1
Byte_En => Byte_En.IN1
Baud_Set[0] => Baud_Set[0].IN1
Baud_Set[1] => Baud_Set[1].IN1
Baud_Set[2] => Baud_Set[2].IN1
Data_Byte[0] => Data[0].DATAIN
Data_Byte[1] => Data[1].DATAIN
Data_Byte[2] => Data[2].DATAIN
Data_Byte[3] => Data[3].DATAIN
Data_Byte[4] => Data[4].DATAIN
Data_Byte[5] => Data[5].DATAIN
Data_Byte[6] => Data[6].DATAIN
Data_Byte[7] => Data[7].DATAIN
Tx_Done <= Tx_Done.DB_MAX_OUTPUT_PORT_TYPE
Rs232_Tx <= Rs232_Tx~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst
Clk => Bps_Clk~reg0.CLK
Clk => Count[0].CLK
Clk => Count[1].CLK
Clk => Count[2].CLK
Clk => Count[3].CLK
Clk => Count[4].CLK
Clk => Count[5].CLK
Clk => Count[6].CLK
Clk => Count[7].CLK
Clk => Count[8].CLK
Clk => Count[9].CLK
Clk => Count[10].CLK
Clk => Count[11].CLK
Clk => Count[12].CLK
Clk => n_state.CLK
Clk => BPS_EN.CLK
Clk => BPS_PARA[0].CLK
Clk => BPS_PARA[1].CLK
Clk => BPS_PARA[2].CLK
Clk => BPS_PARA[3].CLK
Clk => BPS_PARA[4].CLK
Clk => BPS_PARA[5].CLK
Clk => BPS_PARA[6].CLK
Clk => BPS_PARA[7].CLK
Clk => BPS_PARA[8].CLK
Clk => BPS_PARA[9].CLK
Clk => BPS_PARA[10].CLK
Clk => BPS_PARA[11].CLK
Clk => BPS_PARA[12].CLK
Clk => BPS_PARA[13].CLK
Clk => BPS_PARA[14].CLK
Clk => BPS_PARA[15].CLK
Clk => BPS_PARA[16].CLK
Clk => BPS_PARA[17].CLK
Clk => BPS_PARA[18].CLK
Clk => BPS_PARA[19].CLK
Clk => BPS_PARA[20].CLK
Clk => BPS_PARA[21].CLK
Clk => BPS_PARA[22].CLK
Clk => BPS_PARA[23].CLK
Clk => BPS_PARA[24].CLK
Clk => BPS_PARA[25].CLK
Clk => BPS_PARA[26].CLK
Clk => BPS_PARA[27].CLK
Clk => BPS_PARA[28].CLK
Clk => BPS_PARA[29].CLK
Clk => BPS_PARA[30].CLK
Clk => BPS_PARA[31].CLK
Rst_n => BPS_PARA[0].PRESET
Rst_n => BPS_PARA[1].PRESET
Rst_n => BPS_PARA[2].PRESET
Rst_n => BPS_PARA[3].ACLR
Rst_n => BPS_PARA[4].PRESET
Rst_n => BPS_PARA[5].ACLR
Rst_n => BPS_PARA[6].PRESET
Rst_n => BPS_PARA[7].ACLR
Rst_n => BPS_PARA[8].ACLR
Rst_n => BPS_PARA[9].ACLR
Rst_n => BPS_PARA[10].PRESET
Rst_n => BPS_PARA[11].ACLR
Rst_n => BPS_PARA[12].PRESET
Rst_n => BPS_PARA[13].ACLR
Rst_n => BPS_PARA[14].ACLR
Rst_n => BPS_PARA[15].ACLR
Rst_n => BPS_PARA[16].ACLR
Rst_n => BPS_PARA[17].ACLR
Rst_n => BPS_PARA[18].ACLR
Rst_n => BPS_PARA[19].ACLR
Rst_n => BPS_PARA[20].ACLR
Rst_n => BPS_PARA[21].ACLR
Rst_n => BPS_PARA[22].ACLR
Rst_n => BPS_PARA[23].ACLR
Rst_n => BPS_PARA[24].ACLR
Rst_n => BPS_PARA[25].ACLR
Rst_n => BPS_PARA[26].ACLR
Rst_n => BPS_PARA[27].ACLR
Rst_n => BPS_PARA[28].ACLR
Rst_n => BPS_PARA[29].ACLR
Rst_n => BPS_PARA[30].ACLR
Rst_n => BPS_PARA[31].ACLR
Rst_n => Bps_Clk~reg0.ACLR
Rst_n => n_state.ACLR
Rst_n => BPS_EN.ACLR
Rst_n => Count[0].ACLR
Rst_n => Count[1].ACLR
Rst_n => Count[2].ACLR
Rst_n => Count[3].ACLR
Rst_n => Count[4].ACLR
Rst_n => Count[5].ACLR
Rst_n => Count[6].ACLR
Rst_n => Count[7].ACLR
Rst_n => Count[8].ACLR
Rst_n => Count[9].ACLR
Rst_n => Count[10].ACLR
Rst_n => Count[11].ACLR
Rst_n => Count[12].ACLR
Baud_Set[0] => Decoder0.IN2
Baud_Set[0] => Decoder1.IN1
Baud_Set[1] => Decoder0.IN1
Baud_Set[1] => Decoder2.IN1
Baud_Set[2] => Decoder0.IN0
Baud_Set[2] => Decoder1.IN0
Baud_Set[2] => Decoder2.IN0
Tx_Done => BPS_EN.DATAB
Bps_Clk <= Bps_Clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
Byte_En => BPS_EN.DATAA


|uart_scope|UART_Tx_Ctrl:UART_Tx_Ctrl
Clk => Byte_En~reg0.CLK
Clk => Baud_Set[0]~reg0.CLK
Clk => Baud_Set[1]~reg0.CLK
Clk => Baud_Set[2]~reg0.CLK
Clk => reg_Baud_Set[0].CLK
Clk => reg_Baud_Set[1].CLK
Clk => reg_Baud_Set[2].CLK
Clk => En_Tx.CLK
Rst_n => Baud_Set[0]~reg0.ACLR
Rst_n => Baud_Set[1]~reg0.ACLR
Rst_n => Baud_Set[2]~reg0.ACLR
Rst_n => Byte_En~reg0.ACLR
Rst_n => En_Tx.PRESET
Rst_n => reg_Baud_Set[0].ACLR
Rst_n => reg_Baud_Set[1].ACLR
Rst_n => reg_Baud_Set[2].ACLR
m_wr => always0.IN1
m_wr => always1.IN1
m_addr[0] => Equal0.IN7
m_addr[0] => Equal1.IN1
m_addr[1] => Equal0.IN6
m_addr[1] => Equal1.IN7
m_addr[2] => Equal0.IN0
m_addr[2] => Equal1.IN0
m_addr[3] => Equal0.IN5
m_addr[3] => Equal1.IN6
m_addr[4] => Equal0.IN4
m_addr[4] => Equal1.IN5
m_addr[5] => Equal0.IN3
m_addr[5] => Equal1.IN4
m_addr[6] => Equal0.IN2
m_addr[6] => Equal1.IN3
m_addr[7] => Equal0.IN1
m_addr[7] => Equal1.IN2
m_wrdata[0] => En_Tx.DATAIN
m_wrdata[0] => reg_Baud_Set[0].DATAIN
m_wrdata[1] => reg_Baud_Set[1].DATAIN
m_wrdata[2] => reg_Baud_Set[2].DATAIN
m_wrdata[3] => ~NO_FANOUT~
m_wrdata[4] => ~NO_FANOUT~
m_wrdata[5] => ~NO_FANOUT~
m_wrdata[6] => ~NO_FANOUT~
m_wrdata[7] => ~NO_FANOUT~
m_wrdata[8] => ~NO_FANOUT~
m_wrdata[9] => ~NO_FANOUT~
m_wrdata[10] => ~NO_FANOUT~
m_wrdata[11] => ~NO_FANOUT~
m_wrdata[12] => ~NO_FANOUT~
m_wrdata[13] => ~NO_FANOUT~
m_wrdata[14] => ~NO_FANOUT~
m_wrdata[15] => ~NO_FANOUT~
ADC_Flag => always2.IN1
ADC_Flag => Byte_En.DATAB
Byte_En <= Byte_En~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_Done => ~NO_FANOUT~
Baud_Set[0] <= Baud_Set[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Baud_Set[1] <= Baud_Set[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Baud_Set[2] <= Baud_Set[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|Sample_Ctrl:Sample_Ctrl
Clk => ADC_En~reg0.CLK
Clk => ADC_Sample_Cnt[0].CLK
Clk => ADC_Sample_Cnt[1].CLK
Clk => ADC_Sample_Cnt[2].CLK
Clk => ADC_Sample_Cnt[3].CLK
Clk => ADC_Sample_Cnt[4].CLK
Clk => ADC_Sample_Cnt[5].CLK
Clk => ADC_Sample_Cnt[6].CLK
Clk => ADC_Sample_Cnt[7].CLK
Clk => ADC_Sample_Cnt[8].CLK
Clk => ADC_Sample_Cnt[9].CLK
Clk => ADC_Sample_Cnt[10].CLK
Clk => ADC_Sample_Cnt[11].CLK
Clk => ADC_Sample_Cnt[12].CLK
Clk => ADC_Sample_Cnt[13].CLK
Clk => ADC_Sample_Cnt[14].CLK
Clk => ADC_Sample_Cnt[15].CLK
Clk => ADC_Sample_Cnt[16].CLK
Clk => ADC_Sample_Cnt[17].CLK
Clk => ADC_Sample_Cnt[18].CLK
Clk => ADC_Sample_Cnt[19].CLK
Clk => ADC_Sample_Cnt[20].CLK
Clk => ADC_Sample_Cnt[21].CLK
Clk => ADC_Sample_Cnt[22].CLK
Clk => ADC_Sample_Cnt[23].CLK
Clk => ADC_Sample_Cnt[24].CLK
Clk => ADC_Sample_Cnt[25].CLK
Clk => ADC_Sample_Cnt[26].CLK
Clk => ADC_Sample_Cnt[27].CLK
Clk => ADC_Sample_Cnt[28].CLK
Clk => ADC_Sample_Cnt[29].CLK
Clk => ADC_Sample_Cnt[30].CLK
Clk => ADC_Sample_Cnt[31].CLK
Clk => ADC_Sample_En.CLK
Clk => ADC_Sample_Cnt_Max_L[0].CLK
Clk => ADC_Sample_Cnt_Max_L[1].CLK
Clk => ADC_Sample_Cnt_Max_L[2].CLK
Clk => ADC_Sample_Cnt_Max_L[3].CLK
Clk => ADC_Sample_Cnt_Max_L[4].CLK
Clk => ADC_Sample_Cnt_Max_L[5].CLK
Clk => ADC_Sample_Cnt_Max_L[6].CLK
Clk => ADC_Sample_Cnt_Max_L[7].CLK
Clk => ADC_Sample_Cnt_Max_L[8].CLK
Clk => ADC_Sample_Cnt_Max_L[9].CLK
Clk => ADC_Sample_Cnt_Max_L[10].CLK
Clk => ADC_Sample_Cnt_Max_L[11].CLK
Clk => ADC_Sample_Cnt_Max_L[12].CLK
Clk => ADC_Sample_Cnt_Max_L[13].CLK
Clk => ADC_Sample_Cnt_Max_L[14].CLK
Clk => ADC_Sample_Cnt_Max_L[15].CLK
Clk => ADC_Sample_Cnt_Max_H[0].CLK
Clk => ADC_Sample_Cnt_Max_H[1].CLK
Clk => ADC_Sample_Cnt_Max_H[2].CLK
Clk => ADC_Sample_Cnt_Max_H[3].CLK
Clk => ADC_Sample_Cnt_Max_H[4].CLK
Clk => ADC_Sample_Cnt_Max_H[5].CLK
Clk => ADC_Sample_Cnt_Max_H[6].CLK
Clk => ADC_Sample_Cnt_Max_H[7].CLK
Clk => ADC_Sample_Cnt_Max_H[8].CLK
Clk => ADC_Sample_Cnt_Max_H[9].CLK
Clk => ADC_Sample_Cnt_Max_H[10].CLK
Clk => ADC_Sample_Cnt_Max_H[11].CLK
Clk => ADC_Sample_Cnt_Max_H[12].CLK
Clk => ADC_Sample_Cnt_Max_H[13].CLK
Clk => ADC_Sample_Cnt_Max_H[14].CLK
Clk => ADC_Sample_Cnt_Max_H[15].CLK
Rst_n => ADC_Sample_Cnt_Max_L[0].PRESET
Rst_n => ADC_Sample_Cnt_Max_L[1].PRESET
Rst_n => ADC_Sample_Cnt_Max_L[2].PRESET
Rst_n => ADC_Sample_Cnt_Max_L[3].PRESET
Rst_n => ADC_Sample_Cnt_Max_L[4].ACLR
Rst_n => ADC_Sample_Cnt_Max_L[5].ACLR
Rst_n => ADC_Sample_Cnt_Max_L[6].PRESET
Rst_n => ADC_Sample_Cnt_Max_L[7].ACLR
Rst_n => ADC_Sample_Cnt_Max_L[8].PRESET
Rst_n => ADC_Sample_Cnt_Max_L[9].PRESET
Rst_n => ADC_Sample_Cnt_Max_L[10].ACLR
Rst_n => ADC_Sample_Cnt_Max_L[11].ACLR
Rst_n => ADC_Sample_Cnt_Max_L[12].ACLR
Rst_n => ADC_Sample_Cnt_Max_L[13].ACLR
Rst_n => ADC_Sample_Cnt_Max_L[14].PRESET
Rst_n => ADC_Sample_Cnt_Max_L[15].PRESET
Rst_n => ADC_Sample_Cnt_Max_H[0].ACLR
Rst_n => ADC_Sample_Cnt_Max_H[1].ACLR
Rst_n => ADC_Sample_Cnt_Max_H[2].ACLR
Rst_n => ADC_Sample_Cnt_Max_H[3].ACLR
Rst_n => ADC_Sample_Cnt_Max_H[4].ACLR
Rst_n => ADC_Sample_Cnt_Max_H[5].ACLR
Rst_n => ADC_Sample_Cnt_Max_H[6].ACLR
Rst_n => ADC_Sample_Cnt_Max_H[7].ACLR
Rst_n => ADC_Sample_Cnt_Max_H[8].ACLR
Rst_n => ADC_Sample_Cnt_Max_H[9].ACLR
Rst_n => ADC_Sample_Cnt_Max_H[10].ACLR
Rst_n => ADC_Sample_Cnt_Max_H[11].ACLR
Rst_n => ADC_Sample_Cnt_Max_H[12].ACLR
Rst_n => ADC_Sample_Cnt_Max_H[13].ACLR
Rst_n => ADC_Sample_Cnt_Max_H[14].ACLR
Rst_n => ADC_Sample_Cnt_Max_H[15].ACLR
Rst_n => ADC_En~reg0.ACLR
Rst_n => ADC_Sample_En.PRESET
Rst_n => ADC_Sample_Cnt[0].ACLR
Rst_n => ADC_Sample_Cnt[1].ACLR
Rst_n => ADC_Sample_Cnt[2].ACLR
Rst_n => ADC_Sample_Cnt[3].ACLR
Rst_n => ADC_Sample_Cnt[4].ACLR
Rst_n => ADC_Sample_Cnt[5].ACLR
Rst_n => ADC_Sample_Cnt[6].ACLR
Rst_n => ADC_Sample_Cnt[7].ACLR
Rst_n => ADC_Sample_Cnt[8].ACLR
Rst_n => ADC_Sample_Cnt[9].ACLR
Rst_n => ADC_Sample_Cnt[10].ACLR
Rst_n => ADC_Sample_Cnt[11].ACLR
Rst_n => ADC_Sample_Cnt[12].ACLR
Rst_n => ADC_Sample_Cnt[13].ACLR
Rst_n => ADC_Sample_Cnt[14].ACLR
Rst_n => ADC_Sample_Cnt[15].ACLR
Rst_n => ADC_Sample_Cnt[16].ACLR
Rst_n => ADC_Sample_Cnt[17].ACLR
Rst_n => ADC_Sample_Cnt[18].ACLR
Rst_n => ADC_Sample_Cnt[19].ACLR
Rst_n => ADC_Sample_Cnt[20].ACLR
Rst_n => ADC_Sample_Cnt[21].ACLR
Rst_n => ADC_Sample_Cnt[22].ACLR
Rst_n => ADC_Sample_Cnt[23].ACLR
Rst_n => ADC_Sample_Cnt[24].ACLR
Rst_n => ADC_Sample_Cnt[25].ACLR
Rst_n => ADC_Sample_Cnt[26].ACLR
Rst_n => ADC_Sample_Cnt[27].ACLR
Rst_n => ADC_Sample_Cnt[28].ACLR
Rst_n => ADC_Sample_Cnt[29].ACLR
Rst_n => ADC_Sample_Cnt[30].ACLR
Rst_n => ADC_Sample_Cnt[31].ACLR
m_wr => always0.IN1
m_wr => always0.IN1
m_wr => always1.IN1
m_addr[0] => Equal0.IN0
m_addr[0] => Equal1.IN7
m_addr[0] => Equal2.IN1
m_addr[1] => Equal0.IN7
m_addr[1] => Equal1.IN0
m_addr[1] => Equal2.IN0
m_addr[2] => Equal0.IN6
m_addr[2] => Equal1.IN6
m_addr[2] => Equal2.IN7
m_addr[3] => Equal0.IN5
m_addr[3] => Equal1.IN5
m_addr[3] => Equal2.IN6
m_addr[4] => Equal0.IN4
m_addr[4] => Equal1.IN4
m_addr[4] => Equal2.IN5
m_addr[5] => Equal0.IN3
m_addr[5] => Equal1.IN3
m_addr[5] => Equal2.IN4
m_addr[6] => Equal0.IN2
m_addr[6] => Equal1.IN2
m_addr[6] => Equal2.IN3
m_addr[7] => Equal0.IN1
m_addr[7] => Equal1.IN1
m_addr[7] => Equal2.IN2
m_wrdata[0] => ADC_Sample_Cnt_Max_H.DATAB
m_wrdata[0] => ADC_Sample_Cnt_Max_L[0].DATAIN
m_wrdata[0] => ADC_Sample_En.DATAIN
m_wrdata[1] => ADC_Sample_Cnt_Max_H.DATAB
m_wrdata[1] => ADC_Sample_Cnt_Max_L[1].DATAIN
m_wrdata[2] => ADC_Sample_Cnt_Max_H.DATAB
m_wrdata[2] => ADC_Sample_Cnt_Max_L[2].DATAIN
m_wrdata[3] => ADC_Sample_Cnt_Max_H.DATAB
m_wrdata[3] => ADC_Sample_Cnt_Max_L[3].DATAIN
m_wrdata[4] => ADC_Sample_Cnt_Max_H.DATAB
m_wrdata[4] => ADC_Sample_Cnt_Max_L[4].DATAIN
m_wrdata[5] => ADC_Sample_Cnt_Max_H.DATAB
m_wrdata[5] => ADC_Sample_Cnt_Max_L[5].DATAIN
m_wrdata[6] => ADC_Sample_Cnt_Max_H.DATAB
m_wrdata[6] => ADC_Sample_Cnt_Max_L[6].DATAIN
m_wrdata[7] => ADC_Sample_Cnt_Max_H.DATAB
m_wrdata[7] => ADC_Sample_Cnt_Max_L[7].DATAIN
m_wrdata[8] => ADC_Sample_Cnt_Max_H.DATAB
m_wrdata[8] => ADC_Sample_Cnt_Max_L[8].DATAIN
m_wrdata[9] => ADC_Sample_Cnt_Max_H.DATAB
m_wrdata[9] => ADC_Sample_Cnt_Max_L[9].DATAIN
m_wrdata[10] => ADC_Sample_Cnt_Max_H.DATAB
m_wrdata[10] => ADC_Sample_Cnt_Max_L[10].DATAIN
m_wrdata[11] => ADC_Sample_Cnt_Max_H.DATAB
m_wrdata[11] => ADC_Sample_Cnt_Max_L[11].DATAIN
m_wrdata[12] => ADC_Sample_Cnt_Max_H.DATAB
m_wrdata[12] => ADC_Sample_Cnt_Max_L[12].DATAIN
m_wrdata[13] => ADC_Sample_Cnt_Max_H.DATAB
m_wrdata[13] => ADC_Sample_Cnt_Max_L[13].DATAIN
m_wrdata[14] => ADC_Sample_Cnt_Max_H.DATAB
m_wrdata[14] => ADC_Sample_Cnt_Max_L[14].DATAIN
m_wrdata[15] => ADC_Sample_Cnt_Max_H.DATAB
m_wrdata[15] => ADC_Sample_Cnt_Max_L[15].DATAIN
ADC_En <= ADC_En~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|DDS:DDS
Clk => Clk.IN1
Rst_n => Rst_n.IN1
m_wr => always0.IN1
m_wr => always1.IN1
m_wr => always1.IN1
m_wr => always2.IN1
m_wr => always3.IN1
m_wr => always3.IN1
m_wr => always4.IN1
m_addr[0] => Equal0.IN7
m_addr[0] => Equal1.IN7
m_addr[0] => Equal2.IN2
m_addr[0] => Equal3.IN1
m_addr[0] => Equal4.IN7
m_addr[0] => Equal5.IN2
m_addr[0] => Equal6.IN7
m_addr[1] => Equal0.IN1
m_addr[1] => Equal1.IN6
m_addr[1] => Equal2.IN1
m_addr[1] => Equal3.IN7
m_addr[1] => Equal4.IN1
m_addr[1] => Equal5.IN1
m_addr[1] => Equal6.IN6
m_addr[2] => Equal0.IN0
m_addr[2] => Equal1.IN5
m_addr[2] => Equal2.IN0
m_addr[2] => Equal3.IN6
m_addr[2] => Equal4.IN6
m_addr[2] => Equal5.IN7
m_addr[2] => Equal6.IN1
m_addr[3] => Equal0.IN6
m_addr[3] => Equal1.IN0
m_addr[3] => Equal2.IN7
m_addr[3] => Equal3.IN0
m_addr[3] => Equal4.IN0
m_addr[3] => Equal5.IN0
m_addr[3] => Equal6.IN0
m_addr[4] => Equal0.IN5
m_addr[4] => Equal1.IN4
m_addr[4] => Equal2.IN6
m_addr[4] => Equal3.IN5
m_addr[4] => Equal4.IN5
m_addr[4] => Equal5.IN6
m_addr[4] => Equal6.IN5
m_addr[5] => Equal0.IN4
m_addr[5] => Equal1.IN3
m_addr[5] => Equal2.IN5
m_addr[5] => Equal3.IN4
m_addr[5] => Equal4.IN4
m_addr[5] => Equal5.IN5
m_addr[5] => Equal6.IN4
m_addr[6] => Equal0.IN3
m_addr[6] => Equal1.IN2
m_addr[6] => Equal2.IN4
m_addr[6] => Equal3.IN3
m_addr[6] => Equal4.IN3
m_addr[6] => Equal5.IN4
m_addr[6] => Equal6.IN3
m_addr[7] => Equal0.IN2
m_addr[7] => Equal1.IN1
m_addr[7] => Equal2.IN3
m_addr[7] => Equal3.IN2
m_addr[7] => Equal4.IN2
m_addr[7] => Equal5.IN3
m_addr[7] => Equal6.IN2
m_wrdata[0] => DDS_En.DATAB
m_wrdata[0] => reg_Fword_H.DATAB
m_wrdata[0] => reg_Fword_L.DATAB
m_wrdata[0] => reg_Pword.DATAB
m_wrdata[0] => DDS_Sample_Cnt_Max_H.DATAB
m_wrdata[0] => DDS_Sample_Cnt_Max_L[0].DATAIN
m_wrdata[0] => DDS_Sample_En.DATAIN
m_wrdata[1] => reg_Fword_H.DATAB
m_wrdata[1] => reg_Fword_L.DATAB
m_wrdata[1] => reg_Pword.DATAB
m_wrdata[1] => DDS_Sample_Cnt_Max_H.DATAB
m_wrdata[1] => DDS_Sample_Cnt_Max_L[1].DATAIN
m_wrdata[2] => reg_Fword_H.DATAB
m_wrdata[2] => reg_Fword_L.DATAB
m_wrdata[2] => reg_Pword.DATAB
m_wrdata[2] => DDS_Sample_Cnt_Max_H.DATAB
m_wrdata[2] => DDS_Sample_Cnt_Max_L[2].DATAIN
m_wrdata[3] => reg_Fword_H.DATAB
m_wrdata[3] => reg_Fword_L.DATAB
m_wrdata[3] => reg_Pword.DATAB
m_wrdata[3] => DDS_Sample_Cnt_Max_H.DATAB
m_wrdata[3] => DDS_Sample_Cnt_Max_L[3].DATAIN
m_wrdata[4] => reg_Fword_H.DATAB
m_wrdata[4] => reg_Fword_L.DATAB
m_wrdata[4] => reg_Pword.DATAB
m_wrdata[4] => DDS_Sample_Cnt_Max_H.DATAB
m_wrdata[4] => DDS_Sample_Cnt_Max_L[4].DATAIN
m_wrdata[5] => reg_Fword_H.DATAB
m_wrdata[5] => reg_Fword_L.DATAB
m_wrdata[5] => reg_Pword.DATAB
m_wrdata[5] => DDS_Sample_Cnt_Max_H.DATAB
m_wrdata[5] => DDS_Sample_Cnt_Max_L[5].DATAIN
m_wrdata[6] => reg_Fword_H.DATAB
m_wrdata[6] => reg_Fword_L.DATAB
m_wrdata[6] => reg_Pword.DATAB
m_wrdata[6] => DDS_Sample_Cnt_Max_H.DATAB
m_wrdata[6] => DDS_Sample_Cnt_Max_L[6].DATAIN
m_wrdata[7] => reg_Fword_H.DATAB
m_wrdata[7] => reg_Fword_L.DATAB
m_wrdata[7] => reg_Pword.DATAB
m_wrdata[7] => DDS_Sample_Cnt_Max_H.DATAB
m_wrdata[7] => DDS_Sample_Cnt_Max_L[7].DATAIN
m_wrdata[8] => reg_Fword_H.DATAB
m_wrdata[8] => reg_Fword_L.DATAB
m_wrdata[8] => reg_Pword.DATAB
m_wrdata[8] => DDS_Sample_Cnt_Max_H.DATAB
m_wrdata[8] => DDS_Sample_Cnt_Max_L[8].DATAIN
m_wrdata[9] => reg_Fword_H.DATAB
m_wrdata[9] => reg_Fword_L.DATAB
m_wrdata[9] => reg_Pword.DATAB
m_wrdata[9] => DDS_Sample_Cnt_Max_H.DATAB
m_wrdata[9] => DDS_Sample_Cnt_Max_L[9].DATAIN
m_wrdata[10] => reg_Fword_H.DATAB
m_wrdata[10] => reg_Fword_L.DATAB
m_wrdata[10] => reg_Pword.DATAB
m_wrdata[10] => DDS_Sample_Cnt_Max_H.DATAB
m_wrdata[10] => DDS_Sample_Cnt_Max_L[10].DATAIN
m_wrdata[11] => reg_Fword_H.DATAB
m_wrdata[11] => reg_Fword_L.DATAB
m_wrdata[11] => reg_Pword.DATAB
m_wrdata[11] => DDS_Sample_Cnt_Max_H.DATAB
m_wrdata[11] => DDS_Sample_Cnt_Max_L[11].DATAIN
m_wrdata[12] => reg_Fword_H.DATAB
m_wrdata[12] => reg_Fword_L.DATAB
m_wrdata[12] => DDS_Sample_Cnt_Max_H.DATAB
m_wrdata[12] => DDS_Sample_Cnt_Max_L[12].DATAIN
m_wrdata[13] => reg_Fword_H.DATAB
m_wrdata[13] => reg_Fword_L.DATAB
m_wrdata[13] => DDS_Sample_Cnt_Max_H.DATAB
m_wrdata[13] => DDS_Sample_Cnt_Max_L[13].DATAIN
m_wrdata[14] => reg_Fword_H.DATAB
m_wrdata[14] => reg_Fword_L.DATAB
m_wrdata[14] => DDS_Sample_Cnt_Max_H.DATAB
m_wrdata[14] => DDS_Sample_Cnt_Max_L[14].DATAIN
m_wrdata[15] => reg_Fword_H.DATAB
m_wrdata[15] => reg_Fword_L.DATAB
m_wrdata[15] => DDS_Sample_Cnt_Max_H.DATAB
m_wrdata[15] => DDS_Sample_Cnt_Max_L[15].DATAIN
DDS_Data[0] <= <GND>
DDS_Data[1] <= <GND>
DDS_Data[2] <= DDS_Module:DDS_Module.DA_Data
DDS_Data[3] <= DDS_Module:DDS_Module.DA_Data
DDS_Data[4] <= DDS_Module:DDS_Module.DA_Data
DDS_Data[5] <= DDS_Module:DDS_Module.DA_Data
DDS_Data[6] <= DDS_Module:DDS_Module.DA_Data
DDS_Data[7] <= DDS_Module:DDS_Module.DA_Data
DDS_Data[8] <= DDS_Module:DDS_Module.DA_Data
DDS_Data[9] <= DDS_Module:DDS_Module.DA_Data
DDS_Data[10] <= DDS_Module:DDS_Module.DA_Data
DDS_Data[11] <= DDS_Module:DDS_Module.DA_Data
DDS_Flag <= DDS_Flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
Uart_Flag <= Uart_Flag~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|DDS:DDS|DDS_Module:DDS_Module
Clk => Clk.IN1
Rst_n => Fre_acc[0].ACLR
Rst_n => Fre_acc[1].ACLR
Rst_n => Fre_acc[2].ACLR
Rst_n => Fre_acc[3].ACLR
Rst_n => Fre_acc[4].ACLR
Rst_n => Fre_acc[5].ACLR
Rst_n => Fre_acc[6].ACLR
Rst_n => Fre_acc[7].ACLR
Rst_n => Fre_acc[8].ACLR
Rst_n => Fre_acc[9].ACLR
Rst_n => Fre_acc[10].ACLR
Rst_n => Fre_acc[11].ACLR
Rst_n => Fre_acc[12].ACLR
Rst_n => Fre_acc[13].ACLR
Rst_n => Fre_acc[14].ACLR
Rst_n => Fre_acc[15].ACLR
Rst_n => Fre_acc[16].ACLR
Rst_n => Fre_acc[17].ACLR
Rst_n => Fre_acc[18].ACLR
Rst_n => Fre_acc[19].ACLR
Rst_n => Fre_acc[20].ACLR
Rst_n => Fre_acc[21].ACLR
Rst_n => Fre_acc[22].ACLR
Rst_n => Fre_acc[23].ACLR
Rst_n => Fre_acc[24].ACLR
Rst_n => Fre_acc[25].ACLR
Rst_n => Fre_acc[26].ACLR
Rst_n => Fre_acc[27].ACLR
Rst_n => Fre_acc[28].ACLR
Rst_n => Fre_acc[29].ACLR
Rst_n => Fre_acc[30].ACLR
Rst_n => Fre_acc[31].ACLR
Rst_n => EN_1.ACLR
Rst_n => count[0].ACLR
Rst_n => count[1].ACLR
Rst_n => count[2].ACLR
Rst_n => count[3].ACLR
Rst_n => count[4].ACLR
Rst_n => count[5].ACLR
Rst_n => count[6].ACLR
Rst_n => count[7].ACLR
Rst_n => count[8].ACLR
Rst_n => count[9].ACLR
Rst_n => count[10].ACLR
Rst_n => count[11].ACLR
Rst_n => count[12].ACLR
Rst_n => count[13].ACLR
Rst_n => count[14].ACLR
Rst_n => count[15].ACLR
Rst_n => Rom_Addr[0].ACLR
Rst_n => Rom_Addr[1].ACLR
Rst_n => Rom_Addr[2].ACLR
Rst_n => Rom_Addr[3].ACLR
Rst_n => Rom_Addr[4].ACLR
Rst_n => Rom_Addr[5].ACLR
Rst_n => Rom_Addr[6].ACLR
Rst_n => Rom_Addr[7].ACLR
Rst_n => Rom_Addr[8].ACLR
Rst_n => Rom_Addr[9].ACLR
Rst_n => Rom_Addr[10].ACLR
Rst_n => Rom_Addr[11].ACLR
EN => DA_Clk.OUTPUTSELECT
Fword[0] => Add0.IN32
Fword[1] => Add0.IN31
Fword[2] => Add0.IN30
Fword[3] => Add0.IN29
Fword[4] => Add0.IN28
Fword[5] => Add0.IN27
Fword[6] => Add0.IN26
Fword[7] => Add0.IN25
Fword[8] => Add0.IN24
Fword[9] => Add0.IN23
Fword[10] => Add0.IN22
Fword[11] => Add0.IN21
Fword[12] => Add0.IN20
Fword[13] => Add0.IN19
Fword[14] => Add0.IN18
Fword[15] => Add0.IN17
Fword[16] => Add0.IN16
Fword[17] => Add0.IN15
Fword[18] => Add0.IN14
Fword[19] => Add0.IN13
Fword[20] => Add0.IN12
Fword[21] => Add0.IN11
Fword[22] => Add0.IN10
Fword[23] => Add0.IN9
Fword[24] => Add0.IN8
Fword[25] => Add0.IN7
Fword[26] => Add0.IN6
Fword[27] => Add0.IN5
Fword[28] => Add0.IN4
Fword[29] => Add0.IN3
Fword[30] => Add0.IN2
Fword[31] => Add0.IN1
Pword[0] => Add1.IN12
Pword[1] => Add1.IN11
Pword[2] => Add1.IN10
Pword[3] => Add1.IN9
Pword[4] => Add1.IN8
Pword[5] => Add1.IN7
Pword[6] => Add1.IN6
Pword[7] => Add1.IN5
Pword[8] => Add1.IN4
Pword[9] => Add1.IN3
Pword[10] => Add1.IN2
Pword[11] => Add1.IN1
DA_Clk <= DA_Clk.DB_MAX_OUTPUT_PORT_TYPE
DA_Data[0] <= ddsrom:ddsrom.q
DA_Data[1] <= ddsrom:ddsrom.q
DA_Data[2] <= ddsrom:ddsrom.q
DA_Data[3] <= ddsrom:ddsrom.q
DA_Data[4] <= ddsrom:ddsrom.q
DA_Data[5] <= ddsrom:ddsrom.q
DA_Data[6] <= ddsrom:ddsrom.q
DA_Data[7] <= ddsrom:ddsrom.q
DA_Data[8] <= ddsrom:ddsrom.q
DA_Data[9] <= ddsrom:ddsrom.q


|uart_scope|DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a


|uart_scope|DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ia91:auto_generated.address_a[0]
address_a[1] => altsyncram_ia91:auto_generated.address_a[1]
address_a[2] => altsyncram_ia91:auto_generated.address_a[2]
address_a[3] => altsyncram_ia91:auto_generated.address_a[3]
address_a[4] => altsyncram_ia91:auto_generated.address_a[4]
address_a[5] => altsyncram_ia91:auto_generated.address_a[5]
address_a[6] => altsyncram_ia91:auto_generated.address_a[6]
address_a[7] => altsyncram_ia91:auto_generated.address_a[7]
address_a[8] => altsyncram_ia91:auto_generated.address_a[8]
address_a[9] => altsyncram_ia91:auto_generated.address_a[9]
address_a[10] => altsyncram_ia91:auto_generated.address_a[10]
address_a[11] => altsyncram_ia91:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ia91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ia91:auto_generated.q_a[0]
q_a[1] <= altsyncram_ia91:auto_generated.q_a[1]
q_a[2] <= altsyncram_ia91:auto_generated.q_a[2]
q_a[3] <= altsyncram_ia91:auto_generated.q_a[3]
q_a[4] <= altsyncram_ia91:auto_generated.q_a[4]
q_a[5] <= altsyncram_ia91:auto_generated.q_a[5]
q_a[6] <= altsyncram_ia91:auto_generated.q_a[6]
q_a[7] <= altsyncram_ia91:auto_generated.q_a[7]
q_a[8] <= altsyncram_ia91:auto_generated.q_a[8]
q_a[9] <= altsyncram_ia91:auto_generated.q_a[9]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|uart_scope|DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT


|uart_scope|tlv5618:tlv5618
Clk => daCLK.DATAIN
DAC_DATA[0] => DIN[0].DATAIN
DAC_DATA[1] => DIN[1].DATAIN
DAC_DATA[2] => DIN[2].DATAIN
DAC_DATA[3] => DIN[3].DATAIN
DAC_DATA[4] => DIN[4].DATAIN
DAC_DATA[5] => DIN[5].DATAIN
DAC_DATA[6] => DIN[6].DATAIN
DAC_DATA[7] => DIN[7].DATAIN
DIN[0] <= DAC_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
DIN[1] <= DAC_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
DIN[2] <= DAC_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
DIN[3] <= DAC_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
DIN[4] <= DAC_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
DIN[5] <= DAC_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
DIN[6] <= DAC_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
DIN[7] <= DAC_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
daCLK <= Clk.DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|key_filter:key_filter0
Clk => cnt_full.CLK
Clk => cnt[0].CLK
Clk => cnt[1].CLK
Clk => cnt[2].CLK
Clk => cnt[3].CLK
Clk => cnt[4].CLK
Clk => cnt[5].CLK
Clk => cnt[6].CLK
Clk => cnt[7].CLK
Clk => cnt[8].CLK
Clk => cnt[9].CLK
Clk => cnt[10].CLK
Clk => cnt[11].CLK
Clk => cnt[12].CLK
Clk => cnt[13].CLK
Clk => cnt[14].CLK
Clk => cnt[15].CLK
Clk => cnt[16].CLK
Clk => cnt[17].CLK
Clk => cnt[18].CLK
Clk => cnt[19].CLK
Clk => key_state~reg0.CLK
Clk => key_flag~reg0.CLK
Clk => en_cnt.CLK
Clk => key_tmpb.CLK
Clk => key_tmpa.CLK
Clk => key_in_sb.CLK
Clk => key_in_sa.CLK
Clk => state~1.DATAIN
Rst_n => cnt[0].ACLR
Rst_n => cnt[1].ACLR
Rst_n => cnt[2].ACLR
Rst_n => cnt[3].ACLR
Rst_n => cnt[4].ACLR
Rst_n => cnt[5].ACLR
Rst_n => cnt[6].ACLR
Rst_n => cnt[7].ACLR
Rst_n => cnt[8].ACLR
Rst_n => cnt[9].ACLR
Rst_n => cnt[10].ACLR
Rst_n => cnt[11].ACLR
Rst_n => cnt[12].ACLR
Rst_n => cnt[13].ACLR
Rst_n => cnt[14].ACLR
Rst_n => cnt[15].ACLR
Rst_n => cnt[16].ACLR
Rst_n => cnt[17].ACLR
Rst_n => cnt[18].ACLR
Rst_n => cnt[19].ACLR
Rst_n => key_state~reg0.PRESET
Rst_n => key_flag~reg0.ACLR
Rst_n => en_cnt.ACLR
Rst_n => key_in_sb.ACLR
Rst_n => key_in_sa.ACLR
Rst_n => key_tmpb.ACLR
Rst_n => key_tmpa.ACLR
Rst_n => cnt_full.ACLR
Rst_n => state~3.DATAIN
key_in => key_in_sa.DATAIN
key_flag <= key_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_state <= key_state~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|key_filter:key_filter1
Clk => cnt_full.CLK
Clk => cnt[0].CLK
Clk => cnt[1].CLK
Clk => cnt[2].CLK
Clk => cnt[3].CLK
Clk => cnt[4].CLK
Clk => cnt[5].CLK
Clk => cnt[6].CLK
Clk => cnt[7].CLK
Clk => cnt[8].CLK
Clk => cnt[9].CLK
Clk => cnt[10].CLK
Clk => cnt[11].CLK
Clk => cnt[12].CLK
Clk => cnt[13].CLK
Clk => cnt[14].CLK
Clk => cnt[15].CLK
Clk => cnt[16].CLK
Clk => cnt[17].CLK
Clk => cnt[18].CLK
Clk => cnt[19].CLK
Clk => key_state~reg0.CLK
Clk => key_flag~reg0.CLK
Clk => en_cnt.CLK
Clk => key_tmpb.CLK
Clk => key_tmpa.CLK
Clk => key_in_sb.CLK
Clk => key_in_sa.CLK
Clk => state~1.DATAIN
Rst_n => cnt[0].ACLR
Rst_n => cnt[1].ACLR
Rst_n => cnt[2].ACLR
Rst_n => cnt[3].ACLR
Rst_n => cnt[4].ACLR
Rst_n => cnt[5].ACLR
Rst_n => cnt[6].ACLR
Rst_n => cnt[7].ACLR
Rst_n => cnt[8].ACLR
Rst_n => cnt[9].ACLR
Rst_n => cnt[10].ACLR
Rst_n => cnt[11].ACLR
Rst_n => cnt[12].ACLR
Rst_n => cnt[13].ACLR
Rst_n => cnt[14].ACLR
Rst_n => cnt[15].ACLR
Rst_n => cnt[16].ACLR
Rst_n => cnt[17].ACLR
Rst_n => cnt[18].ACLR
Rst_n => cnt[19].ACLR
Rst_n => key_state~reg0.PRESET
Rst_n => key_flag~reg0.ACLR
Rst_n => en_cnt.ACLR
Rst_n => key_in_sb.ACLR
Rst_n => key_in_sa.ACLR
Rst_n => key_tmpb.ACLR
Rst_n => key_tmpa.ACLR
Rst_n => cnt_full.ACLR
Rst_n => state~3.DATAIN
key_in => key_in_sa.DATAIN
key_flag <= key_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_state <= key_state~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_scope|ch_sel:ch_sel
Clk => ch_sel[0]~reg0.CLK
Clk => ch_sel[1]~reg0.CLK
Rst_n => ch_sel[0]~reg0.PRESET
Rst_n => ch_sel[1]~reg0.ACLR
m_wr => always0.IN1
m_addr[0] => Equal0.IN2
m_addr[1] => Equal0.IN7
m_addr[2] => Equal0.IN1
m_addr[3] => Equal0.IN0
m_addr[4] => Equal0.IN6
m_addr[5] => Equal0.IN5
m_addr[6] => Equal0.IN4
m_addr[7] => Equal0.IN3
m_wrdata[0] => ch_sel[0]~reg0.DATAIN
m_wrdata[1] => ch_sel[1]~reg0.DATAIN
m_wrdata[2] => ~NO_FANOUT~
m_wrdata[3] => ~NO_FANOUT~
m_wrdata[4] => ~NO_FANOUT~
m_wrdata[5] => ~NO_FANOUT~
m_wrdata[6] => ~NO_FANOUT~
m_wrdata[7] => ~NO_FANOUT~
m_wrdata[8] => ~NO_FANOUT~
m_wrdata[9] => ~NO_FANOUT~
m_wrdata[10] => ~NO_FANOUT~
m_wrdata[11] => ~NO_FANOUT~
m_wrdata[12] => ~NO_FANOUT~
m_wrdata[13] => ~NO_FANOUT~
m_wrdata[14] => ~NO_FANOUT~
m_wrdata[15] => ~NO_FANOUT~
ch_sel[0] <= ch_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch_sel[1] <= ch_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


