Release 14.1 - xst P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> 
Reading design: logibone_camera.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "logibone_camera.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "logibone_camera"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : logibone_camera
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/logi-projects/camera-demo/logibone-hw/ipcore_dir/clock_gen.vhd" into library work
Parsing entity <clock_gen>.
Parsing architecture <xilinx> of entity <clock_gen>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/logi-projects/camera-demo/logibone-hw/ipcore_dir/clock_gen/example_design/clock_gen_exdes.vhd" into library work
Parsing entity <clock_gen_exdes>.
Parsing architecture <xilinx> of entity <clock_gen_exdes>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/utils/utils_pack.vhd" into library work
Parsing package <utils_pack>.
Parsing package body <utils_pack>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/utils/generic_latch.vhd" into library work
Parsing entity <generic_latch>.
Parsing architecture <Behavioral> of entity <generic_latch>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/primitive/primitive_pack.vhd" into library work
Parsing package <primitive_pack>.
Parsing package body <primitive_pack>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/primitive/dpram_NxN.vhd" into library work
Parsing entity <dpram_NxN>.
Parsing architecture <behavioral> of entity <dpram_nxn>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/image_pack.vhd" into library work
Parsing package <image_pack>.
Parsing package body <image_pack>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/utils/simple_counter.vhd" into library work
Parsing entity <simple_counter>.
Parsing architecture <Behavioral> of entity <simple_counter>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/utils/generic_delay.vhd" into library work
Parsing entity <generic_delay>.
Parsing architecture <Behavioral> of entity <generic_delay>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/utils/dp_fifo.vhd" into library work
Parsing entity <dp_fifo>.
Parsing architecture <Behavioral> of entity <dp_fifo>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/interface/interface_pack.vhd" into library work
Parsing package <interface_pack>.
Parsing package body <interface_pack>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/interface/i2c_master.vhd" into library work
Parsing entity <i2c_master>.
Parsing architecture <systemc> of entity <i2c_master>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/conf/conf_pack.vhd" into library work
Parsing package <conf_pack>.
Parsing package body <conf_pack>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/utils/reset_generator.vhd" into library work
Parsing entity <reset_generator>.
Parsing architecture <Behavioral> of entity <reset_generator>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/interface/yuv_camera_interface.vhd" into library work
Parsing entity <yuv_camera_interface>.
Parsing architecture <systemc> of entity <yuv_camera_interface>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/interface/muxed_addr_interface.vhd" into library work
Parsing entity <muxed_addr_interface>.
Parsing architecture <Behavioral> of entity <muxed_addr_interface>.
Parsing architecture <RTL> of entity <muxed_addr_interface>.
Parsing architecture <RTL_v2> of entity <muxed_addr_interface>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/yuv_pixel2fifo.vhd" into library work
Parsing entity <yuv_pixel2fifo>.
Parsing architecture <Behavioral> of entity <yuv_pixel2fifo>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/filter/filter_pack.vhd" into library work
Parsing package <filter_pack>.
Parsing package body <filter_pack>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/conf/yuv_register_rom.vhd" into library work
Parsing entity <yuv_register_rom>.
Parsing architecture <ov7670_qvga> of entity <yuv_register_rom>.
Parsing architecture <ov7670_vga> of entity <yuv_register_rom>.
Parsing architecture <ov7725_qvga> of entity <yuv_register_rom>.
Parsing architecture <ov7725_vga> of entity <yuv_register_rom>.
Parsing architecture <ov7725_qvga_patched> of entity <yuv_register_rom>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/conf/i2c_conf.vhd" into library work
Parsing entity <i2c_conf>.
Parsing architecture <Behavioral> of entity <i2c_conf>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/bus/peripheral/peripheral_pack.vhd" into library work
Parsing package <peripheral_pack>.
Parsing package body <peripheral_pack>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/bus/peripheral/fifo_peripheral.vhd" into library work
Parsing entity <fifo_peripheral>.
Parsing architecture <RTL> of entity <fifo_peripheral>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/logi-projects/camera-demo/logibone-hw/logibone_camera.vhd" into library work
Parsing entity <logibone_camera>.
Parsing architecture <Behavioral> of entity <logibone_camera>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <logibone_camera> (architecture <Behavioral>) from library <work>.

Elaborating entity <clock_gen> (architecture <xilinx>) from library <work>.

Elaborating entity <reset_generator> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <simple_counter> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <muxed_addr_interface> (architecture <RTL_v2>) with generics from library <work>.

Elaborating entity <generic_latch> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <fifo_peripheral> (architecture <RTL>) with generics from library <work>.

Elaborating entity <dp_fifo> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <dpram_NxN> (architecture <behavioral>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/bus/peripheral/fifo_peripheral.vhd" Line 95: Assignment to latch_registers ignored, since the identifier is never used

Elaborating entity <yuv_register_rom> (architecture <ov7725_qvga>) from library <work>.

Elaborating entity <i2c_conf> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <i2c_master> (architecture <systemc>) from library <work>.

Elaborating entity <simple_counter> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/conf/i2c_conf.vhd" Line 159. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/conf/i2c_conf.vhd" Line 58: Net <rcv> does not have a driver.

Elaborating entity <yuv_camera_interface> (architecture <systemc>) from library <work>.

Elaborating entity <generic_latch> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_delay> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_latch> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/interface/yuv_camera_interface.vhd" Line 114: Assignment to pxclkt ignored, since the identifier is never used

Elaborating entity <simple_counter> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <yuv_pixel2fifo> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/yuv_pixel2fifo.vhd" Line 68: Assignment to hsync_rising_edge ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/jpiat/development/FPGA/logi-family/logi-projects/camera-demo/logibone-hw/logibone_camera.vhd" Line 79: Net <fifoA_rd> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <logibone_camera>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/logi-projects/camera-demo/logibone-hw/logibone_camera.vhd".
WARNING:Xst:647 - Input <PB<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GPMC_CSN<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GPMC_CSN<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PMOD1_7> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GPMC_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/jpiat/development/FPGA/logi-family/logi-projects/camera-demo/logibone-hw/logibone_camera.vhd" line 104: Output port <CLK_OUT1> of the instance <sys_clocks_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jpiat/development/FPGA/logi-family/logi-projects/camera-demo/logibone-hw/logibone_camera.vhd" line 104: Output port <LOCKED> of the instance <sys_clocks_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jpiat/development/FPGA/logi-family/logi-projects/camera-demo/logibone-hw/logibone_camera.vhd" line 155: Output port <outputA> of the instance <bi_fifo0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jpiat/development/FPGA/logi-family/logi-projects/camera-demo/logibone-hw/logibone_camera.vhd" line 155: Output port <emptyA> of the instance <bi_fifo0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jpiat/development/FPGA/logi-family/logi-projects/camera-demo/logibone-hw/logibone_camera.vhd" line 155: Output port <fullA> of the instance <bi_fifo0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jpiat/development/FPGA/logi-family/logi-projects/camera-demo/logibone-hw/logibone_camera.vhd" line 155: Output port <emptyB> of the instance <bi_fifo0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jpiat/development/FPGA/logi-family/logi-projects/camera-demo/logibone-hw/logibone_camera.vhd" line 155: Output port <fullB> of the instance <bi_fifo0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jpiat/development/FPGA/logi-family/logi-projects/camera-demo/logibone-hw/logibone_camera.vhd" line 155: Output port <burst_available_B> of the instance <bi_fifo0> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <fifoA_rd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   1 Multiplexer(s).
Unit <logibone_camera> synthesized.

Synthesizing Unit <clock_gen>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/logi-projects/camera-demo/logibone-hw/ipcore_dir/clock_gen.vhd".
    Summary:
	no macro.
Unit <clock_gen> synthesized.

Synthesizing Unit <reset_generator>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/utils/reset_generator.vhd".
        HOLD_0 = 1000
    Found 31-bit register for signal <counter0>.
    Found 1-bit register for signal <resetn_0>.
    Found 31-bit subtractor for signal <GND_17_o_GND_17_o_sub_2_OUT<30:0>> created at line 51.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <reset_generator> synthesized.

Synthesizing Unit <simple_counter_1>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/utils/simple_counter.vhd".
        NBIT = 32
    Found 32-bit register for signal <Qp>.
    Found 32-bit adder for signal <Qp[31]_GND_19_o_mux_3_OUT> created at line 62.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <simple_counter_1> synthesized.

Synthesizing Unit <muxed_addr_interface>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/interface/muxed_addr_interface.vhd".
        ADDR_WIDTH = 16
        DATA_WIDTH = 16
    Found 16-bit register for signal <temp_data>.
    Found 1-bit register for signal <rdt>.
    Found 1-bit register for signal <PWR_22_o_clk_DFF_83>.
    Found 1-bit register for signal <PWR_23_o_clk_DFF_84>.
    Found 1-bit register for signal <PWR_24_o_clk_DFF_85>.
    Found 1-bit register for signal <PWR_25_o_clk_DFF_86>.
    Found 1-bit register for signal <PWR_26_o_clk_DFF_87>.
    Found 1-bit register for signal <PWR_27_o_clk_DFF_88>.
    Found 1-bit register for signal <PWR_28_o_clk_DFF_89>.
    Found 1-bit register for signal <PWR_29_o_clk_DFF_90>.
    Found 1-bit register for signal <PWR_30_o_clk_DFF_91>.
    Found 1-bit register for signal <PWR_31_o_clk_DFF_92>.
    Found 1-bit register for signal <PWR_32_o_clk_DFF_93>.
    Found 1-bit register for signal <PWR_33_o_clk_DFF_94>.
    Found 1-bit register for signal <PWR_34_o_clk_DFF_95>.
    Found 1-bit register for signal <PWR_35_o_clk_DFF_96>.
    Found 1-bit register for signal <PWR_36_o_clk_DFF_97>.
    Found 1-bit register for signal <PWR_37_o_clk_DFF_98>.
    Found 1-bit register for signal <ub_old>.
    Found 1-bit register for signal <lb_old>.
    Found 1-bit register for signal <data_rdy>.
    Found 1-bit register for signal <wrt>.
    Found 16-bit register for signal <data_bus_out_t[15]_dff_1_OUT>.
    Found 1-bit tristate buffer for signal <data_bus_out_t<15>> created at line 168
    Found 1-bit tristate buffer for signal <data_bus_out_t<14>> created at line 168
    Found 1-bit tristate buffer for signal <data_bus_out_t<13>> created at line 168
    Found 1-bit tristate buffer for signal <data_bus_out_t<12>> created at line 168
    Found 1-bit tristate buffer for signal <data_bus_out_t<11>> created at line 168
    Found 1-bit tristate buffer for signal <data_bus_out_t<10>> created at line 168
    Found 1-bit tristate buffer for signal <data_bus_out_t<9>> created at line 168
    Found 1-bit tristate buffer for signal <data_bus_out_t<8>> created at line 168
    Found 1-bit tristate buffer for signal <data_bus_out_t<7>> created at line 168
    Found 1-bit tristate buffer for signal <data_bus_out_t<6>> created at line 168
    Found 1-bit tristate buffer for signal <data_bus_out_t<5>> created at line 168
    Found 1-bit tristate buffer for signal <data_bus_out_t<4>> created at line 168
    Found 1-bit tristate buffer for signal <data_bus_out_t<3>> created at line 168
    Found 1-bit tristate buffer for signal <data_bus_out_t<2>> created at line 168
    Found 1-bit tristate buffer for signal <data_bus_out_t<1>> created at line 168
    Found 1-bit tristate buffer for signal <data_bus_out_t<0>> created at line 168
    Found 1-bit tristate buffer for signal <data<15>> created at line 186
    Found 1-bit tristate buffer for signal <data<14>> created at line 186
    Found 1-bit tristate buffer for signal <data<13>> created at line 186
    Found 1-bit tristate buffer for signal <data<12>> created at line 186
    Found 1-bit tristate buffer for signal <data<11>> created at line 186
    Found 1-bit tristate buffer for signal <data<10>> created at line 186
    Found 1-bit tristate buffer for signal <data<9>> created at line 186
    Found 1-bit tristate buffer for signal <data<8>> created at line 186
    Found 1-bit tristate buffer for signal <data<7>> created at line 186
    Found 1-bit tristate buffer for signal <data<6>> created at line 186
    Found 1-bit tristate buffer for signal <data<5>> created at line 186
    Found 1-bit tristate buffer for signal <data<4>> created at line 186
    Found 1-bit tristate buffer for signal <data<3>> created at line 186
    Found 1-bit tristate buffer for signal <data<2>> created at line 186
    Found 1-bit tristate buffer for signal <data<1>> created at line 186
    Found 1-bit tristate buffer for signal <data<0>> created at line 186
    Summary:
	inferred  53 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <muxed_addr_interface> synthesized.

Synthesizing Unit <generic_latch_1>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/utils/generic_latch.vhd".
        NBIT = 16
    Found 16-bit register for signal <Qp>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <generic_latch_1> synthesized.

Synthesizing Unit <fifo_peripheral>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/bus/peripheral/fifo_peripheral.vhd".
        ADDR_WIDTH = 16
        WIDTH = 16
        SIZE = 8192
        BURST_SIZE = 512
        SYNC_LOGIC_INTERFACE = false
WARNING:Xst:647 - Input <addr_bus<15:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit tristate buffer for signal <data_bus_out<15>> created at line 129
    Found 1-bit tristate buffer for signal <data_bus_out<14>> created at line 129
    Found 1-bit tristate buffer for signal <data_bus_out<13>> created at line 129
    Found 1-bit tristate buffer for signal <data_bus_out<12>> created at line 129
    Found 1-bit tristate buffer for signal <data_bus_out<11>> created at line 129
    Found 1-bit tristate buffer for signal <data_bus_out<10>> created at line 129
    Found 1-bit tristate buffer for signal <data_bus_out<9>> created at line 129
    Found 1-bit tristate buffer for signal <data_bus_out<8>> created at line 129
    Found 1-bit tristate buffer for signal <data_bus_out<7>> created at line 129
    Found 1-bit tristate buffer for signal <data_bus_out<6>> created at line 129
    Found 1-bit tristate buffer for signal <data_bus_out<5>> created at line 129
    Found 1-bit tristate buffer for signal <data_bus_out<4>> created at line 129
    Found 1-bit tristate buffer for signal <data_bus_out<3>> created at line 129
    Found 1-bit tristate buffer for signal <data_bus_out<2>> created at line 129
    Found 1-bit tristate buffer for signal <data_bus_out<1>> created at line 129
    Found 1-bit tristate buffer for signal <data_bus_out<0>> created at line 129
    Found 16-bit comparator greater for signal <burst_available_B> created at line 147
    Summary:
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <fifo_peripheral> synthesized.

Synthesizing Unit <dp_fifo>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/utils/dp_fifo.vhd".
        N = 8192
        W = 16
        SYNC_WR = false
        SYNC_RD = false
INFO:Xst:3210 - "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/utils/dp_fifo.vhd" line 66: Output port <spo> of the instance <dp_ram0> is unconnected or connected to loadless signal.
    Found 13-bit register for signal <rd_addr>.
    Found 13-bit register for signal <wr_addr>.
    Found 14-bit register for signal <nb_available_t>.
    Found 1-bit register for signal <wr_old>.
    Found 1-bit register for signal <rd_old>.
    Found 13-bit adder for signal <rd_addr[12]_GND_108_o_add_3_OUT> created at line 127.
    Found 13-bit adder for signal <wr_addr[12]_GND_108_o_add_8_OUT> created at line 141.
    Found 14-bit adder for signal <nb_available_t[13]_GND_108_o_add_13_OUT> created at line 1241.
    Found 14-bit subtractor for signal <GND_108_o_GND_108_o_sub_16_OUT<13:0>> created at line 1308.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <dp_fifo> synthesized.

Synthesizing Unit <dpram_NxN>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/primitive/dpram_NxN.vhd".
        SIZE = 8192
        NBIT = 16
        ADDR_WIDTH = 13
    Found 8192x16-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 16-bit register for signal <dpo>.
    Found 16-bit register for signal <spo>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <dpram_NxN> synthesized.

Synthesizing Unit <yuv_register_rom>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/conf/yuv_register_rom.vhd".
WARNING:Xst:647 - Input <addr<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'rom', unconnected in block 'yuv_register_rom', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <rom>, simulation mismatch.
    Found 75x16-bit single-port Read Only RAM <Mram_rom> for signal <rom>.
    Found 16-bit register for signal <data>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <yuv_register_rom> synthesized.

Synthesizing Unit <i2c_conf>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/conf/i2c_conf.vhd".
        ADD_WIDTH = 8
        SLAVE_ADD = "0100001"
WARNING:Xst:647 - Input <clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/conf/i2c_conf.vhd" line 66: Output port <data_out> of the instance <i2c_master0> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <rcv> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 8-bit register for signal <reg_addr_temp>.
    Found 3-bit register for signal <reg_state>.
    Found 1-bit register for signal <send>.
    Found 8-bit register for signal <i2c_data>.
    Found finite state machine <FSM_0> for signal <reg_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 24                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | i2c_clk (rising_edge)                          |
    | Reset              | resetn (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <reg_addr_temp[7]_GND_127_o_add_8_OUT> created at line 132.
    Found 1-bit 8-to-1 multiplexer for signal <reg_state[2]_GND_127_o_Mux_22_o> created at line 109.
    Found 8-bit comparator greater for signal <reg_addr_temp[7]_PWR_45_o_LessThan_17_o> created at line 149
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_conf> synthesized.

Synthesizing Unit <i2c_master>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/interface/i2c_master.vhd".
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <tick_count>.
    Found 8-bit register for signal <bit_count>.
    Found 1-bit register for signal <state[3]_clock_DFF_132_q>.
    Found 1-bit register for signal <state[3]_clock_DFF_149>.
    Found 1-bit register for signal <state[3]_clock_DFF_150>.
    Found 1-bit register for signal <state[3]_clock_DFF_131_q>.
    Found 1-bit register for signal <dispo>.
    Found 1-bit register for signal <ack_byte>.
    Found 1-bit register for signal <nack_byte>.
    Found 8-bit register for signal <slave_addr_i>.
    Found 1-bit register for signal <send_rvcb>.
    Found 8-bit register for signal <data_i>.
    Found 8-bit register for signal <data_out>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 29                                             |
    | Inputs             | 9                                              |
    | Outputs            | 7                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | resetn (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <bit_count[7]_GND_128_o_add_83_OUT> created at line 205.
    Found 8-bit adder for signal <tick_count[7]_GND_128_o_add_124_OUT> created at line 280.
    Found 8-bit 9-to-1 multiplexer for signal <state[3]_X_90_o_wide_mux_140_OUT> created at line 48.
    Found 1-bit tristate buffer for signal <scl> created at line 39
    Found 1-bit tristate buffer for signal <sda> created at line 39
    Found 8-bit comparator greater for signal <tick_count[7]_GND_128_o_LessThan_36_o> created at line 122
    Found 8-bit comparator greater for signal <tick_count[7]_GND_128_o_LessThan_38_o> created at line 126
    Found 8-bit comparator greater for signal <bit_count[7]_GND_128_o_LessThan_78_o> created at line 192
    Found 8-bit comparator greater for signal <tick_count[7]_GND_128_o_LessThan_96_o> created at line 217
    Found 8-bit comparator greater for signal <tick_count[7]_GND_128_o_LessThan_121_o> created at line 270
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  74 Multiplexer(s).
	inferred   2 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_master> synthesized.

Synthesizing Unit <simple_counter_2>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/utils/simple_counter.vhd".
        NBIT = 10
    Found 10-bit register for signal <Qp>.
    Found 10-bit adder for signal <Qp[9]_GND_137_o_add_0_OUT> created at line 62.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <simple_counter_2> synthesized.

Synthesizing Unit <yuv_camera_interface>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/interface/yuv_camera_interface.vhd".
    Found 1-bit register for signal <vsynct>.
    Found 1-bit register for signal <pixel_clock_out_t>.
    Found 1-bit register for signal <vsync_old>.
    Found 1-bit register for signal <hsynct>.
    Found 4x3-bit Read Only RAM for signal <_n0030>
    Summary:
	inferred   1 RAM(s).
	inferred   4 D-type flip-flop(s).
Unit <yuv_camera_interface> synthesized.

Synthesizing Unit <generic_latch_2>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/utils/generic_latch.vhd".
        NBIT = 8
    Found 8-bit register for signal <Qp>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <generic_latch_2> synthesized.

Synthesizing Unit <generic_delay>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/utils/generic_delay.vhd".
        WIDTH = 2
        DELAY = 3
    Summary:
	no macro.
Unit <generic_delay> synthesized.

Synthesizing Unit <generic_latch_3>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/utils/generic_latch.vhd".
        NBIT = 2
    Found 2-bit register for signal <Qp>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <generic_latch_3> synthesized.

Synthesizing Unit <simple_counter_3>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/utils/simple_counter.vhd".
        NBIT = 2
    Found 2-bit register for signal <Qp>.
    Found 2-bit adder for signal <Qp[1]_Qp[1]_mux_1_OUT> created at line 62.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <simple_counter_3> synthesized.

Synthesizing Unit <yuv_pixel2fifo>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/yuv_pixel2fifo.vhd".
    Found 2-bit register for signal <pixel_count>.
    Found 1-bit register for signal <pxclk_old>.
    Found 1-bit register for signal <vsync_old>.
    Found 2-bit adder for signal <pixel_count[1]_GND_167_o_add_0_OUT> created at line 89.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <yuv_pixel2fifo> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 4x3-bit single-port Read Only RAM                     : 1
 75x16-bit single-port Read Only RAM                   : 1
 8192x16-bit dual-port RAM                             : 2
# Adders/Subtractors                                   : 14
 10-bit adder                                          : 1
 13-bit adder                                          : 4
 14-bit addsub                                         : 2
 2-bit adder                                           : 2
 31-bit subtractor                                     : 1
 32-bit adder                                          : 1
 8-bit adder                                           : 3
# Registers                                            : 78
 1-bit register                                        : 41
 10-bit register                                       : 1
 13-bit register                                       : 4
 14-bit register                                       : 2
 16-bit register                                       : 8
 2-bit register                                        : 6
 31-bit register                                       : 1
 32-bit register                                       : 1
 8-bit register                                        : 14
# Comparators                                          : 7
 16-bit comparator greater                             : 1
 8-bit comparator greater                              : 6
# Multiplexers                                         : 131
 1-bit 2-to-1 multiplexer                              : 62
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 4
 14-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 12
 2-bit 2-to-1 multiplexer                              : 6
 31-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 41
 8-bit 9-to-1 multiplexer                              : 1
# Tristates                                            : 50
 1-bit tristate buffer                                 : 50
# FSMs                                                 : 2
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <dp_ram0> is unconnected in block <fifo_A>.
   It will be removed from the design.
WARNING:Xst:1710 - FF/Latch <rd_old> (without init value) has a constant value of 0 in block <fifo_A>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <dp_fifo>.
The following registers are absorbed into counter <rd_addr>: 1 register on signal <rd_addr>.
The following registers are absorbed into counter <wr_addr>: 1 register on signal <wr_addr>.
The following registers are absorbed into counter <nb_available_t>: 1 register on signal <nb_available_t>.
Unit <dp_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <dpram_NxN>.
INFO:Xst:3226 - The RAM <Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <spo> <dpo>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 16-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <a>             |          |
    |     diA            | connected to signal <di>            |          |
    |     doA            | connected to signal <spo>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8192-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <dpra>          |          |
    |     doB            | connected to signal <dpo>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <dpram_NxN> synthesized (advanced).

Synthesizing (advanced) Unit <i2c_conf>.
The following registers are absorbed into counter <reg_addr_temp>: 1 register on signal <reg_addr_temp>.
Unit <i2c_conf> synthesized (advanced).

Synthesizing (advanced) Unit <simple_counter_1>.
The following registers are absorbed into counter <Qp>: 1 register on signal <Qp>.
Unit <simple_counter_1> synthesized (advanced).

Synthesizing (advanced) Unit <simple_counter_2>.
The following registers are absorbed into counter <Qp>: 1 register on signal <Qp>.
Unit <simple_counter_2> synthesized (advanced).

Synthesizing (advanced) Unit <yuv_camera_interface>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0030> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cpt_nb_pixel>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <yuv_camera_interface> synthesized (advanced).

Synthesizing (advanced) Unit <yuv_pixel2fifo>.
The following registers are absorbed into counter <pixel_count>: 1 register on signal <pixel_count>.
Unit <yuv_pixel2fifo> synthesized (advanced).

Synthesizing (advanced) Unit <yuv_register_rom>.
INFO:Xst:3226 - The RAM <Mram_rom> will be implemented as a BLOCK RAM, absorbing the following register(s): <data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 75-word x 16-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <yuv_register_rom> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 4x3-bit single-port distributed Read Only RAM         : 1
 75x16-bit single-port block Read Only RAM             : 1
 8192x16-bit dual-port block RAM                       : 2
# Adders/Subtractors                                   : 4
 2-bit adder                                           : 1
 31-bit subtractor                                     : 1
 8-bit adder                                           : 2
# Counters                                             : 10
 10-bit up counter                                     : 1
 13-bit up counter                                     : 4
 14-bit updown counter                                 : 2
 2-bit up counter                                      : 1
 32-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 234
 Flip-Flops                                            : 234
# Comparators                                          : 7
 16-bit comparator greater                             : 1
 8-bit comparator greater                              : 6
# Multiplexers                                         : 147
 1-bit 2-to-1 multiplexer                              : 93
 1-bit 8-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 10
 31-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 41
 8-bit 9-to-1 multiplexer                              : 1
# FSMs                                                 : 2
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <PWR_24_o_clk_DFF_85> in Unit <muxed_addr_interface> is equivalent to the following 15 FFs/Latches, which will be removed : <PWR_22_o_clk_DFF_83> <PWR_23_o_clk_DFF_84> <PWR_25_o_clk_DFF_86> <PWR_26_o_clk_DFF_87> <PWR_29_o_clk_DFF_90> <PWR_27_o_clk_DFF_88> <PWR_28_o_clk_DFF_89> <PWR_30_o_clk_DFF_91> <PWR_31_o_clk_DFF_92> <PWR_32_o_clk_DFF_93> <PWR_33_o_clk_DFF_94> <PWR_34_o_clk_DFF_95> <PWR_35_o_clk_DFF_96> <PWR_36_o_clk_DFF_97> <PWR_37_o_clk_DFF_98> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <camera_conf_block/FSM_0> on signal <reg_state[1:3]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 init      | 000
 send_addr | 001
 wait_ack0 | 010
 send_data | 011
 wait_ack1 | 100
 wait_temp | 101
 next_reg  | 110
 stop      | 111
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <camera_conf_block/i2c_master0/FSM_1> on signal <state[1:4]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 0000
 i2c_start | 0001
 tx_addr   | 0010
 ack_addr  | 0011
 tx_byte   | 0100
 rx_byte   | 0101
 ack       | 0110
 holding   | 0111
 i2c_stop  | 1000
-----------------------
WARNING:Xst:1293 - FF/Latch <slave_addr_i_0> has a constant value of 0 in block <i2c_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <pixel_count_1> of sequential type is unconnected in block <yuv_pixel2fifo>.
WARNING:Xst:2677 - Node <divider/Qp_25> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <divider/Qp_26> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <divider/Qp_27> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <divider/Qp_28> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <divider/Qp_29> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <divider/Qp_30> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <divider/Qp_31> of sequential type is unconnected in block <logibone_camera>.
INFO:Xst:1901 - Instance sys_clocks_gen/pll_base_inst in unit sys_clocks_gen/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
WARNING:Xst:2677 - Node <camera_conf_block/i2c_master0/data_out_7> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <camera_conf_block/i2c_master0/data_out_6> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <camera_conf_block/i2c_master0/data_out_5> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <camera_conf_block/i2c_master0/data_out_4> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <camera_conf_block/i2c_master0/data_out_3> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <camera_conf_block/i2c_master0/data_out_2> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <camera_conf_block/i2c_master0/data_out_1> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <camera_conf_block/i2c_master0/data_out_0> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2042 - Unit logibone_camera: 16 internal tristates are replaced by logic (pull-up yes): mem_interface0/data_bus_out_t<0>, mem_interface0/data_bus_out_t<10>, mem_interface0/data_bus_out_t<11>, mem_interface0/data_bus_out_t<12>, mem_interface0/data_bus_out_t<13>, mem_interface0/data_bus_out_t<14>, mem_interface0/data_bus_out_t<15>, mem_interface0/data_bus_out_t<1>, mem_interface0/data_bus_out_t<2>, mem_interface0/data_bus_out_t<3>, mem_interface0/data_bus_out_t<4>, mem_interface0/data_bus_out_t<5>, mem_interface0/data_bus_out_t<6>, mem_interface0/data_bus_out_t<7>, mem_interface0/data_bus_out_t<8>, mem_interface0/data_bus_out_t<9>.
WARNING:Xst:2042 - Unit fifo_peripheral: 16 internal tristates are replaced by logic (pull-up yes): data_bus_out<0>, data_bus_out<10>, data_bus_out<11>, data_bus_out<12>, data_bus_out<13>, data_bus_out<14>, data_bus_out<15>, data_bus_out<1>, data_bus_out<2>, data_bus_out<3>, data_bus_out<4>, data_bus_out<5>, data_bus_out<6>, data_bus_out<7>, data_bus_out<8>, data_bus_out<9>.

Optimizing unit <logibone_camera> ...
WARNING:Xst:1293 - FF/Latch <camera_conf_block/i2c_master0/bit_count_7> has a constant value of 0 in block <logibone_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <camera_conf_block/i2c_master0/bit_count_7> has a constant value of 0 in block <logibone_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <camera_conf_block/i2c_master0/bit_count_5> has a constant value of 0 in block <logibone_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <camera_conf_block/i2c_master0/bit_count_4> has a constant value of 0 in block <logibone_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <camera_conf_block/i2c_master0/bit_count_6> has a constant value of 0 in block <logibone_camera>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <yuv_camera_interface> ...

Optimizing unit <generic_latch_2> ...

Optimizing unit <generic_latch_1> ...

Optimizing unit <reset_generator> ...

Optimizing unit <fifo_peripheral> ...

Optimizing unit <dp_fifo> ...

Optimizing unit <yuv_pixel2fifo> ...
WARNING:Xst:1293 - FF/Latch <camera_conf_block/i2c_master0/bit_count_6> has a constant value of 0 in block <logibone_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <camera_conf_block/i2c_master0/bit_count_5> has a constant value of 0 in block <logibone_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <camera_conf_block/i2c_master0/bit_count_4> has a constant value of 0 in block <logibone_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bi_fifo0/fifo_A/rd_old> (without init value) has a constant value of 0 in block <logibone_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <mem_interface0/temp_data_15> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <mem_interface0/temp_data_14> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <mem_interface0/temp_data_13> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <mem_interface0/temp_data_12> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <mem_interface0/temp_data_11> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <mem_interface0/temp_data_10> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <mem_interface0/temp_data_9> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <mem_interface0/temp_data_8> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <mem_interface0/temp_data_7> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <mem_interface0/temp_data_6> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <mem_interface0/temp_data_5> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <mem_interface0/temp_data_4> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <mem_interface0/temp_data_3> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <mem_interface0/temp_data_2> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <mem_interface0/temp_data_1> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <mem_interface0/temp_data_0> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <mem_interface0/data_bus_out_t_15> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <mem_interface0/data_bus_out_t_14> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <mem_interface0/data_bus_out_t_13> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <mem_interface0/data_bus_out_t_12> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <mem_interface0/data_bus_out_t_11> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <mem_interface0/data_bus_out_t_10> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <mem_interface0/data_bus_out_t_9> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <mem_interface0/data_bus_out_t_8> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <mem_interface0/data_bus_out_t_7> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <mem_interface0/data_bus_out_t_6> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <mem_interface0/data_bus_out_t_5> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <mem_interface0/data_bus_out_t_4> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <mem_interface0/data_bus_out_t_3> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <mem_interface0/data_bus_out_t_2> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <mem_interface0/data_bus_out_t_1> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <mem_interface0/data_bus_out_t_0> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <mem_interface0/PWR_24_o_clk_DFF_85> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <bi_fifo0/fifo_A/wr_addr_12> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <bi_fifo0/fifo_A/wr_addr_11> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <bi_fifo0/fifo_A/wr_addr_10> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <bi_fifo0/fifo_A/wr_addr_9> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <bi_fifo0/fifo_A/wr_addr_8> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <bi_fifo0/fifo_A/wr_addr_7> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <bi_fifo0/fifo_A/wr_addr_6> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <bi_fifo0/fifo_A/wr_addr_5> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <bi_fifo0/fifo_A/wr_addr_4> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <bi_fifo0/fifo_A/wr_addr_3> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <bi_fifo0/fifo_A/wr_addr_2> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <bi_fifo0/fifo_A/wr_addr_1> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <bi_fifo0/fifo_A/wr_addr_0> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <bi_fifo0/fifo_A/rd_addr_12> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <bi_fifo0/fifo_A/rd_addr_11> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <bi_fifo0/fifo_A/rd_addr_10> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <bi_fifo0/fifo_A/rd_addr_9> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <bi_fifo0/fifo_A/rd_addr_8> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <bi_fifo0/fifo_A/rd_addr_7> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <bi_fifo0/fifo_A/rd_addr_6> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <bi_fifo0/fifo_A/rd_addr_5> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <bi_fifo0/fifo_A/rd_addr_4> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <bi_fifo0/fifo_A/rd_addr_3> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <bi_fifo0/fifo_A/rd_addr_2> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <bi_fifo0/fifo_A/rd_addr_1> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <bi_fifo0/fifo_A/rd_addr_0> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <bi_fifo0/fifo_A/dp_ram0/Mram_RAM7> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <bi_fifo0/fifo_A/dp_ram0/Mram_RAM6> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <bi_fifo0/fifo_A/dp_ram0/Mram_RAM8> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <bi_fifo0/fifo_A/dp_ram0/Mram_RAM4> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <bi_fifo0/fifo_A/dp_ram0/Mram_RAM3> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <bi_fifo0/fifo_A/dp_ram0/Mram_RAM5> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <bi_fifo0/fifo_A/dp_ram0/Mram_RAM1> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:2677 - Node <bi_fifo0/fifo_A/dp_ram0/Mram_RAM2> of sequential type is unconnected in block <logibone_camera>.
WARNING:Xst:1293 - FF/Latch <reset0/counter0_10> has a constant value of 0 in block <logibone_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reset0/counter0_11> has a constant value of 0 in block <logibone_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reset0/counter0_12> has a constant value of 0 in block <logibone_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reset0/counter0_13> has a constant value of 0 in block <logibone_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reset0/counter0_14> has a constant value of 0 in block <logibone_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reset0/counter0_15> has a constant value of 0 in block <logibone_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reset0/counter0_16> has a constant value of 0 in block <logibone_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reset0/counter0_17> has a constant value of 0 in block <logibone_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reset0/counter0_18> has a constant value of 0 in block <logibone_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reset0/counter0_19> has a constant value of 0 in block <logibone_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reset0/counter0_20> has a constant value of 0 in block <logibone_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reset0/counter0_21> has a constant value of 0 in block <logibone_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reset0/counter0_22> has a constant value of 0 in block <logibone_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reset0/counter0_23> has a constant value of 0 in block <logibone_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reset0/counter0_24> has a constant value of 0 in block <logibone_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reset0/counter0_25> has a constant value of 0 in block <logibone_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reset0/counter0_26> has a constant value of 0 in block <logibone_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reset0/counter0_27> has a constant value of 0 in block <logibone_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reset0/counter0_28> has a constant value of 0 in block <logibone_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reset0/counter0_29> has a constant value of 0 in block <logibone_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reset0/counter0_30> has a constant value of 0 in block <logibone_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <camera_conf_block/i2c_master0/tick_count_7> has a constant value of 0 in block <logibone_camera>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <camera0/vsync_old> in Unit <logibone_camera> is equivalent to the following FF/Latch, which will be removed : <camera0/delay_sync/gen_delay[0].gen_input.latch_0/Qp_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block logibone_camera, actual ratio is 7.

Final Macro Processing ...

Processing Unit <logibone_camera> :
	Found 4-bit shift register for signal <camera0/delay_sync/gen_delay[3].gen_output.latch_delay/Qp_0>.
Unit <logibone_camera> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 250
 Flip-Flops                                            : 250
# Shift Registers                                      : 1
 4-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : logibone_camera.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 591
#      GND                         : 1
#      INV                         : 18
#      LUT1                        : 32
#      LUT2                        : 48
#      LUT3                        : 36
#      LUT4                        : 83
#      LUT5                        : 60
#      LUT6                        : 77
#      MULT_AND                    : 26
#      MUXCY                       : 99
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 107
# FlipFlops/Latches                : 255
#      FD                          : 3
#      FDC                         : 76
#      FDCE                        : 144
#      FDE                         : 26
#      FDP                         : 6
# RAMS                             : 9
#      RAMB16BWER                  : 8
#      RAMB8BWER                   : 1
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 5
#      BUFG                        : 4
#      BUFGP                       : 1
# IO Buffers                       : 40
#      IBUF                        : 17
#      IBUFG                       : 1
#      IOBUF                       : 18
#      OBUF                        : 4
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             248  out of  11440     2%  
 Number of Slice LUTs:                  355  out of   5720     6%  
    Number used as Logic:               354  out of   5720     6%  
    Number used as Memory:                1  out of   1440     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    395
   Number with an unused Flip Flop:     147  out of    395    37%  
   Number with an unused LUT:            40  out of    395    10%  
   Number of fully used LUT-FF pairs:   208  out of    395    52%  
   Number of unique control sets:        23

IO Utilization: 
 Number of IOs:                          46
 Number of bonded IOBs:                  41  out of    102    40%  
    IOB Flip Flops/Latches:               7

Specific Feature Utilization:
 Number of Block RAM/FIFO:                9  out of     32    28%  
    Number using Block RAM only:          9
 Number of BUFG/BUFGCTRLs:                5  out of     16    31%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------+------------------------+-------+
Clock Signal                        | Clock buffer(FF name)  | Load  |
------------------------------------+------------------------+-------+
sys_clocks_gen/pll_base_inst/CLKOUT2| BUFG                   | 129   |
sys_clocks_gen/pll_base_inst/CLKOUT1| BUFG                   | 68    |
PMOD1_10                            | BUFGP                  | 68    |
------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.979ns (Maximum Frequency: 143.287MHz)
   Minimum input arrival time before clock: 6.589ns
   Maximum output required time after clock: 7.674ns
   Maximum combinational path delay: 6.545ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clocks_gen/pll_base_inst/CLKOUT2'
  Clock period: 6.979ns (frequency: 143.287MHz)
  Total number of paths / destination ports: 17830 / 518
-------------------------------------------------------------------------
Delay:               6.979ns (Levels of Logic = 4)
  Source:            bi_fifo0/fifo_B/nb_available_t_2 (FF)
  Destination:       bi_fifo0/fifo_B/nb_available_t_13 (FF)
  Source Clock:      sys_clocks_gen/pll_base_inst/CLKOUT2 rising
  Destination Clock: sys_clocks_gen/pll_base_inst/CLKOUT2 rising

  Data Path: bi_fifo0/fifo_B/nb_available_t_2 to bi_fifo0/fifo_B/nb_available_t_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.525   1.221  bi_fifo0/fifo_B/nb_available_t_2 (bi_fifo0/fifo_B/nb_available_t_2)
     LUT6:I0->O            2   0.254   0.834  bi_fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_27_o11 (bi_fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_27_o11)
     LUT2:I0->O            4   0.250   0.804  bi_fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_27_o13 (bi_fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_27_o1)
     LUT6:I5->O           15   0.254   1.155  bi_fifo0/fifo_B/fifo_wr_nb_available_t[13]_AND_24_o1 (bi_fifo0/fifo_B/fifo_wr_nb_available_t[13]_AND_24_o)
     LUT6:I5->O           14   0.254   1.126  bi_fifo0/fifo_B/_n0089_inv (bi_fifo0/fifo_B/_n0089_inv)
     FDCE:CE                   0.302          bi_fifo0/fifo_B/nb_available_t_0
    ----------------------------------------
    Total                      6.979ns (1.839ns logic, 5.140ns route)
                                       (26.4% logic, 73.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clocks_gen/pll_base_inst/CLKOUT1'
  Clock period: 6.129ns (frequency: 163.159MHz)
  Total number of paths / destination ports: 2269 / 103
-------------------------------------------------------------------------
Delay:               6.129ns (Levels of Logic = 4)
  Source:            camera_conf_block/i2c_master0/tick_count_6 (FF)
  Destination:       camera_conf_block/i2c_master0/tick_count_6 (FF)
  Source Clock:      sys_clocks_gen/pll_base_inst/CLKOUT1 rising
  Destination Clock: sys_clocks_gen/pll_base_inst/CLKOUT1 rising

  Data Path: camera_conf_block/i2c_master0/tick_count_6 to camera_conf_block/i2c_master0/tick_count_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             14   0.525   1.403  camera_conf_block/i2c_master0/tick_count_6 (camera_conf_block/i2c_master0/tick_count_6)
     LUT4:I0->O           21   0.254   1.310  camera_conf_block/i2c_master0/state_FSM_FFd3-In111 (camera_conf_block/i2c_master0/state_FSM_FFd3-In11)
     LUT4:I3->O            1   0.254   0.682  camera_conf_block/i2c_master0/Mmux_state[3]_X_90_o_wide_mux_140_OUT1017_SW1 (N66)
     LUT6:I5->O            7   0.254   1.138  camera_conf_block/i2c_master0/Mmux_state[3]_X_90_o_wide_mux_140_OUT1017 (camera_conf_block/i2c_master0/Mmux_state[3]_X_90_o_wide_mux_140_OUT101)
     LUT6:I3->O            1   0.235   0.000  camera_conf_block/i2c_master0/Mmux_state[3]_X_90_o_wide_mux_140_OUT12 (camera_conf_block/i2c_master0/state[3]_X_90_o_wide_mux_140_OUT<5>)
     FDC:D                     0.074          camera_conf_block/i2c_master0/tick_count_5
    ----------------------------------------
    Total                      6.129ns (1.596ns logic, 4.533ns route)
                                       (26.0% logic, 74.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PMOD1_10'
  Clock period: 3.370ns (frequency: 296.736MHz)
  Total number of paths / destination ports: 133 / 97
-------------------------------------------------------------------------
Delay:               3.370ns (Levels of Logic = 1)
  Source:            camera0/pixel_counter/Qp_0 (FF)
  Destination:       camera0/y_latch_c/Qp_7 (FF)
  Source Clock:      PMOD1_10 rising
  Destination Clock: PMOD1_10 rising

  Data Path: camera0/pixel_counter/Qp_0 to camera0/y_latch_c/Qp_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.525   0.909  camera0/pixel_counter/Qp_0 (camera0/pixel_counter/Qp_0)
     INV:I->O             24   0.255   1.379  camera0/y_latch_c/_n0013_inv1_INV_0 (camera0/y_latch_c/_n0013_inv)
     FDCE:CE                   0.302          camera0/y_latch_c/Qp_0
    ----------------------------------------
    Total                      3.370ns (1.082ns logic, 2.288ns route)
                                       (32.1% logic, 67.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clocks_gen/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 108 / 50
-------------------------------------------------------------------------
Offset:              4.078ns (Levels of Logic = 2)
  Source:            GPMC_CSN<1> (PAD)
  Destination:       mem_interface0/add_latch0/Qp_15 (FF)
  Destination Clock: sys_clocks_gen/pll_base_inst/CLKOUT2 rising

  Data Path: GPMC_CSN<1> to mem_interface0/add_latch0/Qp_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.328   1.032  GPMC_CSN_1_IBUF (GPMC_CSN_1_IBUF)
     LUT4:I1->O           16   0.235   1.181  mem_interface0/latch_addr1 (mem_interface0/latch_addr)
     FDCE:CE                   0.302          mem_interface0/add_latch0/Qp_0
    ----------------------------------------
    Total                      4.078ns (1.865ns logic, 2.213ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clocks_gen/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 96 / 34
-------------------------------------------------------------------------
Offset:              6.589ns (Levels of Logic = 5)
  Source:            PMOD1_9 (PAD)
  Destination:       camera_conf_block/i2c_master0/tick_count_6 (FF)
  Destination Clock: sys_clocks_gen/pll_base_inst/CLKOUT1 rising

  Data Path: PMOD1_9 to camera_conf_block/i2c_master0/tick_count_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          15   1.328   1.585  PMOD1_9_IOBUF (N43)
     LUT5:I0->O            1   0.254   0.790  camera_conf_block/i2c_master0/Mmux_state[3]_X_90_o_wide_mux_140_OUT1022 (camera_conf_block/i2c_master0/Mmux_state[3]_X_90_o_wide_mux_140_OUT1022)
     LUT5:I3->O            1   0.250   0.790  camera_conf_block/i2c_master0/Mmux_state[3]_X_90_o_wide_mux_140_OUT1024 (camera_conf_block/i2c_master0/Mmux_state[3]_X_90_o_wide_mux_140_OUT1024)
     LUT6:I4->O            7   0.250   1.018  camera_conf_block/i2c_master0/Mmux_state[3]_X_90_o_wide_mux_140_OUT1026 (camera_conf_block/i2c_master0/Mmux_state[3]_X_90_o_wide_mux_140_OUT102)
     LUT6:I4->O            1   0.250   0.000  camera_conf_block/i2c_master0/Mmux_state[3]_X_90_o_wide_mux_140_OUT63 (camera_conf_block/i2c_master0/state[3]_X_90_o_wide_mux_140_OUT<2>)
     FDC:D                     0.074          camera_conf_block/i2c_master0/tick_count_2
    ----------------------------------------
    Total                      6.589ns (2.406ns logic, 4.183ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PMOD1_10'
  Total number of paths / destination ports: 28 / 28
-------------------------------------------------------------------------
Offset:              2.564ns (Levels of Logic = 2)
  Source:            PMOD1_8 (PAD)
  Destination:       camera0/pixel_counter/Qp_0 (FF)
  Destination Clock: PMOD1_10 rising

  Data Path: PMOD1_8 to camera0/pixel_counter/Qp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.328   0.912  PMOD1_8_IBUF (LED_1_OBUF)
     LUT4:I2->O            1   0.250   0.000  camera0/pixel_counter/Mmux_Qp[1]_GND_164_o_mux_3_OUT21 (camera0/pixel_counter/Qp[1]_GND_164_o_mux_3_OUT<1>)
     FDC:D                     0.074          camera0/pixel_counter/Qp_1
    ----------------------------------------
    Total                      2.564ns (1.652ns logic, 0.912ns route)
                                       (64.4% logic, 35.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clocks_gen/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 241 / 17
-------------------------------------------------------------------------
Offset:              7.674ns (Levels of Logic = 3)
  Source:            mem_interface0/add_latch0/Qp_15 (FF)
  Destination:       GPMC_AD<15> (PAD)
  Source Clock:      sys_clocks_gen/pll_base_inst/CLKOUT2 rising

  Data Path: mem_interface0/add_latch0/Qp_15 to GPMC_AD<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.525   1.259  mem_interface0/add_latch0/Qp_15 (mem_interface0/add_latch0/Qp_15)
     LUT6:I0->O           22   0.254   1.789  cs_fifo<15>1 (cs_fifo)
     LUT6:I0->O            1   0.254   0.681  Mmux_bus_data_in61 (bus_data_in<14>)
     IOBUF:I->IO               2.912          GPMC_AD_14_IOBUF (GPMC_AD<14>)
    ----------------------------------------
    Total                      7.674ns (3.945ns logic, 3.729ns route)
                                       (51.4% logic, 48.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clocks_gen/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              5.098ns (Levels of Logic = 2)
  Source:            camera_conf_block/i2c_master0/state[3]_clock_DFF_149 (FF)
  Destination:       PMOD1_9 (PAD)
  Source Clock:      sys_clocks_gen/pll_base_inst/CLKOUT1 rising

  Data Path: camera_conf_block/i2c_master0/state[3]_clock_DFF_149 to PMOD1_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.525   0.725  camera_conf_block/i2c_master0/state[3]_clock_DFF_149 (camera_conf_block/i2c_master0/state[3]_clock_DFF_149)
     INV:I->O              1   0.255   0.681  camera_conf_block/i2c_master0/state[3]_clock_DFF_149_inv1_INV_0 (camera_conf_block/i2c_master0/state[3]_clock_DFF_149_inv)
     IOBUF:T->IO               2.912          PMOD1_9_IOBUF (PMOD1_9)
    ----------------------------------------
    Total                      5.098ns (3.692ns logic, 1.406ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 34 / 18
-------------------------------------------------------------------------
Delay:               6.545ns (Levels of Logic = 3)
  Source:            GPMC_OEN (PAD)
  Destination:       GPMC_AD<15> (PAD)

  Data Path: GPMC_OEN to GPMC_AD<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.874  GPMC_OEN_IBUF (GPMC_OEN_IBUF)
     LUT2:I0->O           16   0.250   1.181  mem_interface0/oen_csn_AND_11_o_inv1 (mem_interface0/oen_csn_AND_11_o_inv)
     IOBUF:T->IO               2.912          GPMC_AD_15_IOBUF (GPMC_AD<15>)
    ----------------------------------------
    Total                      6.545ns (4.490ns logic, 2.055ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock PMOD1_10
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
PMOD1_10                            |    3.370|         |         |         |
sys_clocks_gen/pll_base_inst/CLKOUT2|    4.727|         |         |         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clocks_gen/pll_base_inst/CLKOUT1
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
sys_clocks_gen/pll_base_inst/CLKOUT1|    6.129|         |         |         |
sys_clocks_gen/pll_base_inst/CLKOUT2|    8.776|         |         |         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clocks_gen/pll_base_inst/CLKOUT2
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
PMOD1_10                            |    2.651|         |         |         |
sys_clocks_gen/pll_base_inst/CLKOUT1|    1.690|         |         |         |
sys_clocks_gen/pll_base_inst/CLKOUT2|    6.979|         |         |         |
------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 26.00 secs
Total CPU time to Xst completion: 26.11 secs
 
--> 


Total memory usage is 409964 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  136 (   0 filtered)
Number of infos    :   16 (   0 filtered)

