# Tiny Tapeout project information
project:
  title:        "Fractal Neural Net"
  author:       "ReJ aka Renaldas Zioma"
  discord:      "rzioma"
  description:  "Exploring fractal layouts for on-chip neural networks"
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_rejunity_fractal_nn"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "in 0"
  ui[1]: "in 1"
  ui[2]: "in 2"
  ui[3]: "in 3"
  ui[4]: "in 4"
  ui[5]: "in 5"
  ui[6]: "in 6"
  ui[7]: "in 7"

  # Outputs
  uo[0]: "out (LSB)"
  uo[1]: "out"
  uo[2]: "out"
  uo[3]: "out"
  uo[4]: "out"
  uo[5]: "out"
  uo[6]: "out"
  uo[7]: "out"

  # Bidirectional pins
  uio[0]: "(in) serial weights"
  uio[1]: "out"
  uio[2]: "out"
  uio[3]: "out"
  uio[4]: "out"
  uio[5]: "out"
  uio[6]: "out"
  uio[7]: "out (MSB)"

# Do not change!
yaml_version: 6
