// Seed: 4418986
module module_0 ();
  id_2(
      .id_0(id_3), .id_1(1 == id_3[1] - &1), .id_2()
  );
  wire id_4;
  assign module_1.id_4 = 0;
  assign id_1 = (1 - 1);
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    input wand id_2,
    input tri1 id_3,
    output supply1 id_4,
    output supply0 id_5,
    input tri0 id_6,
    output wand id_7,
    input wor id_8
);
  wire id_10;
  module_0 modCall_1 ();
endmodule
