<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
  <div class="navpath"><a class="el" href="dir_81006e530ae69d901a01dddafc7fbce4.html">include</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_f6fafb7b8460966eea3ab1a103ac2571.html">arch</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_25bb3ffbf109156d2ec705487d5a34de.html">arm</a>
  </div>
<div class="contents">
<h1>at91_twi.h File Reference</h1>AT91 two wire interface.  
<a href="#_details">More...</a>
<p>

<p>
<a href="at91__twi_8h-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>TWI Control Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g922de3d09565e0cf748e072c393c6e1c">TWI_CR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control register offset.  <a href="group__xg_nut_arch_arm_at91_twi.html#g922de3d09565e0cf748e072c393c6e1c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g02b3d1b1a042abb22c9de7bb29298911">TWI_CR</a>&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_CR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control register address.  <a href="group__xg_nut_arch_arm_at91_twi.html#g02b3d1b1a042abb22c9de7bb29298911"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g3b12a0369906d5264bd6e7ea596f6d29">TWI_START</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Send start condition.  <a href="group__xg_nut_arch_arm_at91_twi.html#g3b12a0369906d5264bd6e7ea596f6d29"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#gbc6fae092860c77838a2a320fbfcc512">TWI_STOP</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Send stop condition.  <a href="group__xg_nut_arch_arm_at91_twi.html#gbc6fae092860c77838a2a320fbfcc512"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g9a73bd2a5544a605e918f26a2311dd1f">TWI_MSEN</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable master mode.  <a href="group__xg_nut_arch_arm_at91_twi.html#g9a73bd2a5544a605e918f26a2311dd1f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g3db7623f1a7c47c1a01d6791e6deed4a">TWI_MSDIS</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disable master mode.  <a href="group__xg_nut_arch_arm_at91_twi.html#g3db7623f1a7c47c1a01d6791e6deed4a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g6350bfdf7be1f856a82c73893f817309">TWI_SVEN</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable slave mode.  <a href="group__xg_nut_arch_arm_at91_twi.html#g6350bfdf7be1f856a82c73893f817309"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g77ced5478a085fa780e1bb37aaa09a22">TWI_SVDIS</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disable slave mode.  <a href="group__xg_nut_arch_arm_at91_twi.html#g77ced5478a085fa780e1bb37aaa09a22"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g556126f8cc213b3ad4b59da0d680ec2c">TWI_SWRST</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Software reset.  <a href="group__xg_nut_arch_arm_at91_twi.html#g556126f8cc213b3ad4b59da0d680ec2c"></a><br></td></tr>
<tr><td colspan="2"><br><h2>TWI Master Mode Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#gac2348146926c9c8e5c6c05cac8d89b0">TWI_MMR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Master mode register offset.  <a href="group__xg_nut_arch_arm_at91_twi.html#gac2348146926c9c8e5c6c05cac8d89b0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#gd8d84be2df06ad45ecf3542a47af9ba1">TWI_MMR</a>&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_MMR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Master mode register address.  <a href="group__xg_nut_arch_arm_at91_twi.html#gd8d84be2df06ad45ecf3542a47af9ba1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g1bc048bf2a7563eb5dcf9da81e2a487a">TWI_IADRSZ</a>&nbsp;&nbsp;&nbsp;0x00000300</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Internal device address size mask.  <a href="group__xg_nut_arch_arm_at91_twi.html#g1bc048bf2a7563eb5dcf9da81e2a487a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g75f30c93fb0db0f48418009d75d047ff">TWI_IADRSZ_NONE</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">No internal device address.  <a href="group__xg_nut_arch_arm_at91_twi.html#g75f30c93fb0db0f48418009d75d047ff"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g60feaaf374eb7cc377151a84c8adf270">TWI_IADRSZ_1BYTE</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">One byte internal device address.  <a href="group__xg_nut_arch_arm_at91_twi.html#g60feaaf374eb7cc377151a84c8adf270"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g18cc243cb0bb8e10d0b29b2ca48eb36e">TWI_IADRSZ_2BYTE</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Two byte internal device address.  <a href="group__xg_nut_arch_arm_at91_twi.html#g18cc243cb0bb8e10d0b29b2ca48eb36e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g2f6307902296fd694c6ac85b6c99b94d">TWI_IADRSZ_3BYTE</a>&nbsp;&nbsp;&nbsp;0x00000300</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Three byte internal device address.  <a href="group__xg_nut_arch_arm_at91_twi.html#g2f6307902296fd694c6ac85b6c99b94d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#gb6b865a83ebfef45a9876fe79a4133bb">TWI_MREAD</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Master read direction.  <a href="group__xg_nut_arch_arm_at91_twi.html#gb6b865a83ebfef45a9876fe79a4133bb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#gea6ee8163200a798017f57608404bc6f">TWI_DADR</a>&nbsp;&nbsp;&nbsp;0x007F0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device address mask.  <a href="group__xg_nut_arch_arm_at91_twi.html#gea6ee8163200a798017f57608404bc6f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#gae7db067d8905eb076b6dd718a4c2a0b">TWI_DADR_LSB</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device address LSB.  <a href="group__xg_nut_arch_arm_at91_twi.html#gae7db067d8905eb076b6dd718a4c2a0b"></a><br></td></tr>
<tr><td colspan="2"><br><h2>TWI Slave Mode Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#gf0eeeb3504dc4f83b02b736583cc2bd8">TWI_SMR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Slave mode register offset.  <a href="group__xg_nut_arch_arm_at91_twi.html#gf0eeeb3504dc4f83b02b736583cc2bd8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g4945f5cccad93021240ab34b889c0a6e">TWI_SMR</a>&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_SMR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Slave mode register address.  <a href="group__xg_nut_arch_arm_at91_twi.html#g4945f5cccad93021240ab34b889c0a6e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g86b30b37d384f2158d3e9abc13d337d0">TWI_SADR</a>&nbsp;&nbsp;&nbsp;0x007F0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Slave address mask.  <a href="group__xg_nut_arch_arm_at91_twi.html#g86b30b37d384f2158d3e9abc13d337d0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g9916b4fcf6bee38bcbb1cc4fdb77e9e1">TWI_SADR_LSB</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Slave address LSB.  <a href="group__xg_nut_arch_arm_at91_twi.html#g9916b4fcf6bee38bcbb1cc4fdb77e9e1"></a><br></td></tr>
<tr><td colspan="2"><br><h2>TWI Internal Address Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#gd32b4b666d459f8a8d106be100b62825">TWI_IADRR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000000C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Internal address register offset.  <a href="group__xg_nut_arch_arm_at91_twi.html#gd32b4b666d459f8a8d106be100b62825"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g174a122637b6cee9e58935a3f53afc8f">TWI_IADRR</a>&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_IADRR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Internal address register address.  <a href="group__xg_nut_arch_arm_at91_twi.html#g174a122637b6cee9e58935a3f53afc8f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g8bead1fd15629dfaa03bcecaed7bd805">TWI_IADR</a>&nbsp;&nbsp;&nbsp;0x00FFFFFF</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Internal address mask.  <a href="group__xg_nut_arch_arm_at91_twi.html#g8bead1fd15629dfaa03bcecaed7bd805"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g36195bdb9a1d7bbf5bc297e61937a2a0">TWI_IADR_LSB</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Internal address LSB.  <a href="group__xg_nut_arch_arm_at91_twi.html#g36195bdb9a1d7bbf5bc297e61937a2a0"></a><br></td></tr>
<tr><td colspan="2"><br><h2>TWI Clock Waveform Generator Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#gcbacc9a303aa617523cd53cdc5dbc5a9">TWI_CWGR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock waveform generator register offset.  <a href="group__xg_nut_arch_arm_at91_twi.html#gcbacc9a303aa617523cd53cdc5dbc5a9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#gb596a5d1047574a8e0e6f28af3819bbd">TWI_CWGR</a>&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_CWGR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock waveform generator register address.  <a href="group__xg_nut_arch_arm_at91_twi.html#gb596a5d1047574a8e0e6f28af3819bbd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g8b10effff921177df0e49882754a04f3">TWI_CLDIV</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock low divider mask.  <a href="group__xg_nut_arch_arm_at91_twi.html#g8b10effff921177df0e49882754a04f3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#ga883dc316794fdc595721e714199723e">TWI_CLDIV_LSB</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock low divider LSB.  <a href="group__xg_nut_arch_arm_at91_twi.html#ga883dc316794fdc595721e714199723e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#ge979bee5c2c5194cd53594e9c63e0fcc">TWI_CHDIV</a>&nbsp;&nbsp;&nbsp;0x0000FF00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock high divider mask.  <a href="group__xg_nut_arch_arm_at91_twi.html#ge979bee5c2c5194cd53594e9c63e0fcc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g16875ddeefa348ea8db8c3fbe66439b3">TWI_CHDIV_LSB</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock high divider LSB.  <a href="group__xg_nut_arch_arm_at91_twi.html#g16875ddeefa348ea8db8c3fbe66439b3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#gebec47f30aa17c741e4adc2355c3385c">TWI_CKDIV</a>&nbsp;&nbsp;&nbsp;0x00070000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock divider mask.  <a href="group__xg_nut_arch_arm_at91_twi.html#gebec47f30aa17c741e4adc2355c3385c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#ge6d341aaf9c6a154fd5f1460909cb47a">TWI_CKDIV_LSB</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock divider LSB.  <a href="group__xg_nut_arch_arm_at91_twi.html#ge6d341aaf9c6a154fd5f1460909cb47a"></a><br></td></tr>
<tr><td colspan="2"><br><h2>TWI Status and Interrupt Registers</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g53347b4c5ac3a5dbd98729c941fb8e98">TWI_SR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status register offset.  <a href="group__xg_nut_arch_arm_at91_twi.html#g53347b4c5ac3a5dbd98729c941fb8e98"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#gce05219303a4d04f60d0667e05cc203a">TWI_SR</a>&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_SR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status register address.  <a href="group__xg_nut_arch_arm_at91_twi.html#gce05219303a4d04f60d0667e05cc203a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#ge480da62fec6380d989242804b867a3f">TWI_IER_OFF</a>&nbsp;&nbsp;&nbsp;0x00000024</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt enable register offset.  <a href="group__xg_nut_arch_arm_at91_twi.html#ge480da62fec6380d989242804b867a3f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#gcd0b43819e666d118cc878ded56bb806">TWI_IER</a>&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_IER_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt enable register address.  <a href="group__xg_nut_arch_arm_at91_twi.html#gcd0b43819e666d118cc878ded56bb806"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g421a5537af5f865a55da8f712647979d">TWI_IDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000028</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt disable register offset.  <a href="group__xg_nut_arch_arm_at91_twi.html#g421a5537af5f865a55da8f712647979d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g3b24e0af67309bddaf69254fc506d5b3">TWI_IDR</a>&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_IDR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt disable register address.  <a href="group__xg_nut_arch_arm_at91_twi.html#g3b24e0af67309bddaf69254fc506d5b3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g40f0e5a92c2bc9c72c8716357265dc3e">TWI_IMR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000002C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt mask register offset.  <a href="group__xg_nut_arch_arm_at91_twi.html#g40f0e5a92c2bc9c72c8716357265dc3e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g628dad2c0cd19a9ead7e62d30d5f0468">TWI_IMR</a>&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_IMR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt mask register address.  <a href="group__xg_nut_arch_arm_at91_twi.html#g628dad2c0cd19a9ead7e62d30d5f0468"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#gf4539af6e9b4506eb9eca59e1d40a920">TWI_TXCOMP</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmission completed.  <a href="group__xg_nut_arch_arm_at91_twi.html#gf4539af6e9b4506eb9eca59e1d40a920"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g32a53045ac658af41a2fdf6ca77e27e2">TWI_RXRDY</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive holding register ready.  <a href="group__xg_nut_arch_arm_at91_twi.html#g32a53045ac658af41a2fdf6ca77e27e2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g0c62400ce2a0f304fb62cb13f708913b">TWI_TXRDY</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit holding register ready.  <a href="group__xg_nut_arch_arm_at91_twi.html#g0c62400ce2a0f304fb62cb13f708913b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#gf7ee261620fe4b1c70a94c934c189405">TWI_SVREAD</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Slave read.  <a href="group__xg_nut_arch_arm_at91_twi.html#gf7ee261620fe4b1c70a94c934c189405"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#ge0fc1f593b84852454c7f77d233c333d">TWI_SVACC</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Slave access.  <a href="group__xg_nut_arch_arm_at91_twi.html#ge0fc1f593b84852454c7f77d233c333d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g3d5d4d2cb7c1344c76eafc43522f7760">TWI_GACC</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">General call access.  <a href="group__xg_nut_arch_arm_at91_twi.html#g3d5d4d2cb7c1344c76eafc43522f7760"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g89c8db5ac31c5d3b8f973a89dcb42e85">TWI_OVRE</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Overrun error.  <a href="group__xg_nut_arch_arm_at91_twi.html#g89c8db5ac31c5d3b8f973a89dcb42e85"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#gaf28e960d6d1c0553791faf52ebd8ef6">TWI_NACK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Not acknowledged.  <a href="group__xg_nut_arch_arm_at91_twi.html#gaf28e960d6d1c0553791faf52ebd8ef6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g34911fed18cbaf9b1edd9aaa72909c2a">TWI_ARBLST</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Arbitration lost.  <a href="group__xg_nut_arch_arm_at91_twi.html#g34911fed18cbaf9b1edd9aaa72909c2a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g1e1b9b73535e7724bd3e0711d2fb430e">TWI_SCLWS</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock wait state.  <a href="group__xg_nut_arch_arm_at91_twi.html#g1e1b9b73535e7724bd3e0711d2fb430e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g1d64c04a65f252cbf713e491fef46d38">TWI_EOSACC</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of slave access.  <a href="group__xg_nut_arch_arm_at91_twi.html#g1d64c04a65f252cbf713e491fef46d38"></a><br></td></tr>
<tr><td colspan="2"><br><h2>TWI Receive Holding Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#gfa8a2fea32dfa50e784c7e982c59a1e9">TWI_RHR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive holding register offset.  <a href="group__xg_nut_arch_arm_at91_twi.html#gfa8a2fea32dfa50e784c7e982c59a1e9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g10ec126222ab67b1b0d4d45a12bfce86">TWI_RHR</a>&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_RHR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive holding register address.  <a href="group__xg_nut_arch_arm_at91_twi.html#g10ec126222ab67b1b0d4d45a12bfce86"></a><br></td></tr>
<tr><td colspan="2"><br><h2>TWI Transmit Holding Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#gd3d9a9d239fa02ee5a1ad319a7b06d29">TWI_THR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000034</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit holding register offset.  <a href="group__xg_nut_arch_arm_at91_twi.html#gd3d9a9d239fa02ee5a1ad319a7b06d29"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g4b03a7b68ca09ea527c41c27eb79b885">TWI_THR</a>&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_THR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit holding register address.  <a href="group__xg_nut_arch_arm_at91_twi.html#g4b03a7b68ca09ea527c41c27eb79b885"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
AT91 two wire interface. 
<p>
<div class="fragment"><pre class="fragment">
 *
 * $Log$
 * Revision 1.3  2008/01/31 09:14:50  haraldkipp
 * Duplicate Log tag removed.
 *
 * Revision 1.1  2006/08/31 19:19:55  haraldkipp
 * No time to write comments. ;-)
 *
 *
 * </pre></div> 
<p>Definition in file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
