
final_project_p3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002290  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000108  08002420  08002420  00003420  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002528  08002528  0000405c  2**0
                  CONTENTS
  4 .ARM          00000008  08002528  08002528  00003528  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002530  08002530  0000405c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002530  08002530  00003530  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002534  08002534  00003534  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08002538  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002884  2000005c  08002594  0000405c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200028e0  08002594  000048e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000405c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004c5e  00000000  00000000  0000408c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000134b  00000000  00000000  00008cea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000628  00000000  00000000  0000a038  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000476  00000000  00000000  0000a660  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002523a  00000000  00000000  0000aad6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000064a0  00000000  00000000  0002fd10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e1e9c  00000000  00000000  000361b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011804c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001b6c  00000000  00000000  00118090  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  00119bfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08002408 	.word	0x08002408

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08002408 	.word	0x08002408

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <snake_print>:
    }

    return;
}

void snake_print(Snake_t* snake) {
 8000270:	b580      	push	{r7, lr}
 8000272:	b084      	sub	sp, #16
 8000274:	af00      	add	r7, sp, #0
 8000276:	6078      	str	r0, [r7, #4]
    static char buffer[10000];
    uart_clear_screen();
 8000278:	f000 fc0a 	bl	8000a90 <uart_clear_screen>
    sprintf(buffer, "Snake length: %d", snake->len);
 800027c:	687b      	ldr	r3, [r7, #4]
 800027e:	781b      	ldrb	r3, [r3, #0]
 8000280:	461a      	mov	r2, r3
 8000282:	4923      	ldr	r1, [pc, #140]	@ (8000310 <snake_print+0xa0>)
 8000284:	4823      	ldr	r0, [pc, #140]	@ (8000314 <snake_print+0xa4>)
 8000286:	f001 fc1f 	bl	8001ac8 <siprintf>
    uart_println(buffer);
 800028a:	4822      	ldr	r0, [pc, #136]	@ (8000314 <snake_print+0xa4>)
 800028c:	f000 fbe2 	bl	8000a54 <uart_println>
    sprintf(buffer, "Snake direction: %d", snake->dir);
 8000290:	687b      	ldr	r3, [r7, #4]
 8000292:	f893 3097 	ldrb.w	r3, [r3, #151]	@ 0x97
 8000296:	461a      	mov	r2, r3
 8000298:	491f      	ldr	r1, [pc, #124]	@ (8000318 <snake_print+0xa8>)
 800029a:	481e      	ldr	r0, [pc, #120]	@ (8000314 <snake_print+0xa4>)
 800029c:	f001 fc14 	bl	8001ac8 <siprintf>
    uart_println(buffer);
 80002a0:	481c      	ldr	r0, [pc, #112]	@ (8000314 <snake_print+0xa4>)
 80002a2:	f000 fbd7 	bl	8000a54 <uart_println>
    sprintf(buffer, "Snake alive: %d", snake->alive);
 80002a6:	687b      	ldr	r3, [r7, #4]
 80002a8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80002ac:	461a      	mov	r2, r3
 80002ae:	491b      	ldr	r1, [pc, #108]	@ (800031c <snake_print+0xac>)
 80002b0:	4818      	ldr	r0, [pc, #96]	@ (8000314 <snake_print+0xa4>)
 80002b2:	f001 fc09 	bl	8001ac8 <siprintf>
    uart_println(buffer);
 80002b6:	4817      	ldr	r0, [pc, #92]	@ (8000314 <snake_print+0xa4>)
 80002b8:	f000 fbcc 	bl	8000a54 <uart_println>
    sprintf(buffer, "Snake score: %d", snake->score);
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 80002c2:	461a      	mov	r2, r3
 80002c4:	4916      	ldr	r1, [pc, #88]	@ (8000320 <snake_print+0xb0>)
 80002c6:	4813      	ldr	r0, [pc, #76]	@ (8000314 <snake_print+0xa4>)
 80002c8:	f001 fbfe 	bl	8001ac8 <siprintf>
    uart_println(buffer);
 80002cc:	4811      	ldr	r0, [pc, #68]	@ (8000314 <snake_print+0xa4>)
 80002ce:	f000 fbc1 	bl	8000a54 <uart_println>

    BodyPart_t* p_body = snake->body;
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	3301      	adds	r3, #1
 80002d6:	60fb      	str	r3, [r7, #12]
    while (p_body->valid) {
 80002d8:	e00e      	b.n	80002f8 <snake_print+0x88>
        sprintf(buffer, "Body part: x: %d, y: %d", p_body->pos.x, p_body->pos.y);
 80002da:	68fb      	ldr	r3, [r7, #12]
 80002dc:	785b      	ldrb	r3, [r3, #1]
 80002de:	461a      	mov	r2, r3
 80002e0:	68fb      	ldr	r3, [r7, #12]
 80002e2:	789b      	ldrb	r3, [r3, #2]
 80002e4:	490f      	ldr	r1, [pc, #60]	@ (8000324 <snake_print+0xb4>)
 80002e6:	480b      	ldr	r0, [pc, #44]	@ (8000314 <snake_print+0xa4>)
 80002e8:	f001 fbee 	bl	8001ac8 <siprintf>
        uart_println(buffer);
 80002ec:	4809      	ldr	r0, [pc, #36]	@ (8000314 <snake_print+0xa4>)
 80002ee:	f000 fbb1 	bl	8000a54 <uart_println>
        p_body++;
 80002f2:	68fb      	ldr	r3, [r7, #12]
 80002f4:	3303      	adds	r3, #3
 80002f6:	60fb      	str	r3, [r7, #12]
    while (p_body->valid) {
 80002f8:	68fb      	ldr	r3, [r7, #12]
 80002fa:	781b      	ldrb	r3, [r3, #0]
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d1ec      	bne.n	80002da <snake_print+0x6a>
    }

    uart_println("End of snake body");
 8000300:	4809      	ldr	r0, [pc, #36]	@ (8000328 <snake_print+0xb8>)
 8000302:	f000 fba7 	bl	8000a54 <uart_println>

    return;
 8000306:	bf00      	nop
}
 8000308:	3710      	adds	r7, #16
 800030a:	46bd      	mov	sp, r7
 800030c:	bd80      	pop	{r7, pc}
 800030e:	bf00      	nop
 8000310:	08002420 	.word	0x08002420
 8000314:	20000078 	.word	0x20000078
 8000318:	08002434 	.word	0x08002434
 800031c:	08002448 	.word	0x08002448
 8000320:	08002458 	.word	0x08002458
 8000324:	08002468 	.word	0x08002468
 8000328:	08002480 	.word	0x08002480

0800032c <snake_init>:

void snake_init(Snake_t* snake) {
 800032c:	b480      	push	{r7}
 800032e:	b085      	sub	sp, #20
 8000330:	af00      	add	r7, sp, #0
 8000332:	6078      	str	r0, [r7, #4]
    snake->len = 3;
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	2203      	movs	r2, #3
 8000338:	701a      	strb	r2, [r3, #0]
    snake->dir = NORTH;
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	2200      	movs	r2, #0
 800033e:	f883 2097 	strb.w	r2, [r3, #151]	@ 0x97
    snake->alive = 1;
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	2201      	movs	r2, #1
 8000346:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
    snake->score = 0;
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	2200      	movs	r2, #0
 800034e:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    
    for (int i = 0; i < snake->len; i++) {
 8000352:	2300      	movs	r3, #0
 8000354:	60fb      	str	r3, [r7, #12]
 8000356:	e021      	b.n	800039c <snake_init+0x70>
        snake->body[i].valid = 1;
 8000358:	6879      	ldr	r1, [r7, #4]
 800035a:	68fa      	ldr	r2, [r7, #12]
 800035c:	4613      	mov	r3, r2
 800035e:	005b      	lsls	r3, r3, #1
 8000360:	4413      	add	r3, r2
 8000362:	440b      	add	r3, r1
 8000364:	3301      	adds	r3, #1
 8000366:	2201      	movs	r2, #1
 8000368:	701a      	strb	r2, [r3, #0]
        snake->body[i].pos.x = START_X;
 800036a:	6879      	ldr	r1, [r7, #4]
 800036c:	68fa      	ldr	r2, [r7, #12]
 800036e:	4613      	mov	r3, r2
 8000370:	005b      	lsls	r3, r3, #1
 8000372:	4413      	add	r3, r2
 8000374:	440b      	add	r3, r1
 8000376:	3302      	adds	r3, #2
 8000378:	220a      	movs	r2, #10
 800037a:	701a      	strb	r2, [r3, #0]
        snake->body[i].pos.y = START_Y + i;
 800037c:	68fb      	ldr	r3, [r7, #12]
 800037e:	b2db      	uxtb	r3, r3
 8000380:	3314      	adds	r3, #20
 8000382:	b2d8      	uxtb	r0, r3
 8000384:	6879      	ldr	r1, [r7, #4]
 8000386:	68fa      	ldr	r2, [r7, #12]
 8000388:	4613      	mov	r3, r2
 800038a:	005b      	lsls	r3, r3, #1
 800038c:	4413      	add	r3, r2
 800038e:	440b      	add	r3, r1
 8000390:	3303      	adds	r3, #3
 8000392:	4602      	mov	r2, r0
 8000394:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < snake->len; i++) {
 8000396:	68fb      	ldr	r3, [r7, #12]
 8000398:	3301      	adds	r3, #1
 800039a:	60fb      	str	r3, [r7, #12]
 800039c:	687b      	ldr	r3, [r7, #4]
 800039e:	781b      	ldrb	r3, [r3, #0]
 80003a0:	461a      	mov	r2, r3
 80003a2:	68fb      	ldr	r3, [r7, #12]
 80003a4:	4293      	cmp	r3, r2
 80003a6:	dbd7      	blt.n	8000358 <snake_init+0x2c>
    }

    for (int i = snake->len; i < MAX_SNAKE_LEN; i++) {
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	781b      	ldrb	r3, [r3, #0]
 80003ac:	60bb      	str	r3, [r7, #8]
 80003ae:	e00b      	b.n	80003c8 <snake_init+0x9c>
        snake->body[i].valid = 0;
 80003b0:	6879      	ldr	r1, [r7, #4]
 80003b2:	68ba      	ldr	r2, [r7, #8]
 80003b4:	4613      	mov	r3, r2
 80003b6:	005b      	lsls	r3, r3, #1
 80003b8:	4413      	add	r3, r2
 80003ba:	440b      	add	r3, r1
 80003bc:	3301      	adds	r3, #1
 80003be:	2200      	movs	r2, #0
 80003c0:	701a      	strb	r2, [r3, #0]
    for (int i = snake->len; i < MAX_SNAKE_LEN; i++) {
 80003c2:	68bb      	ldr	r3, [r7, #8]
 80003c4:	3301      	adds	r3, #1
 80003c6:	60bb      	str	r3, [r7, #8]
 80003c8:	68bb      	ldr	r3, [r7, #8]
 80003ca:	2b31      	cmp	r3, #49	@ 0x31
 80003cc:	ddf0      	ble.n	80003b0 <snake_init+0x84>
    }
    return;
 80003ce:	bf00      	nop
}
 80003d0:	3714      	adds	r7, #20
 80003d2:	46bd      	mov	sp, r7
 80003d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d8:	4770      	bx	lr
	...

080003dc <snake_move>:

/**
 * @return  -1 if snake ded
 *           0 if snake is alive
*/
int8_t snake_move(Snake_t* snake) {
 80003dc:	b580      	push	{r7, lr}
 80003de:	b084      	sub	sp, #16
 80003e0:	af00      	add	r7, sp, #0
 80003e2:	6078      	str	r0, [r7, #4]
    if (!snake->alive) {
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80003ea:	2b00      	cmp	r3, #0
 80003ec:	d102      	bne.n	80003f4 <snake_move+0x18>
        return -1;
 80003ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80003f2:	e084      	b.n	80004fe <snake_move+0x122>
    }

    snake_change_dir(snake);
 80003f4:	6878      	ldr	r0, [r7, #4]
 80003f6:	f000 f8d1 	bl	800059c <snake_change_dir>

    BodyPart_t* p_head = &snake->body[0];
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	3301      	adds	r3, #1
 80003fe:	60bb      	str	r3, [r7, #8]
    // BodyPart_t* p_tail = &snake->body[snake->len - 1];

    // move body parts
    for (int i = snake->len - 1; i > 0; i--) {
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	781b      	ldrb	r3, [r3, #0]
 8000404:	3b01      	subs	r3, #1
 8000406:	60fb      	str	r3, [r7, #12]
 8000408:	e026      	b.n	8000458 <snake_move+0x7c>
        snake->body[i].pos.x = snake->body[i - 1].pos.x;
 800040a:	68fb      	ldr	r3, [r7, #12]
 800040c:	1e5a      	subs	r2, r3, #1
 800040e:	6879      	ldr	r1, [r7, #4]
 8000410:	4613      	mov	r3, r2
 8000412:	005b      	lsls	r3, r3, #1
 8000414:	4413      	add	r3, r2
 8000416:	440b      	add	r3, r1
 8000418:	3302      	adds	r3, #2
 800041a:	7818      	ldrb	r0, [r3, #0]
 800041c:	6879      	ldr	r1, [r7, #4]
 800041e:	68fa      	ldr	r2, [r7, #12]
 8000420:	4613      	mov	r3, r2
 8000422:	005b      	lsls	r3, r3, #1
 8000424:	4413      	add	r3, r2
 8000426:	440b      	add	r3, r1
 8000428:	3302      	adds	r3, #2
 800042a:	4602      	mov	r2, r0
 800042c:	701a      	strb	r2, [r3, #0]
        snake->body[i].pos.y = snake->body[i - 1].pos.y;
 800042e:	68fb      	ldr	r3, [r7, #12]
 8000430:	1e5a      	subs	r2, r3, #1
 8000432:	6879      	ldr	r1, [r7, #4]
 8000434:	4613      	mov	r3, r2
 8000436:	005b      	lsls	r3, r3, #1
 8000438:	4413      	add	r3, r2
 800043a:	440b      	add	r3, r1
 800043c:	3303      	adds	r3, #3
 800043e:	7818      	ldrb	r0, [r3, #0]
 8000440:	6879      	ldr	r1, [r7, #4]
 8000442:	68fa      	ldr	r2, [r7, #12]
 8000444:	4613      	mov	r3, r2
 8000446:	005b      	lsls	r3, r3, #1
 8000448:	4413      	add	r3, r2
 800044a:	440b      	add	r3, r1
 800044c:	3303      	adds	r3, #3
 800044e:	4602      	mov	r2, r0
 8000450:	701a      	strb	r2, [r3, #0]
    for (int i = snake->len - 1; i > 0; i--) {
 8000452:	68fb      	ldr	r3, [r7, #12]
 8000454:	3b01      	subs	r3, #1
 8000456:	60fb      	str	r3, [r7, #12]
 8000458:	68fb      	ldr	r3, [r7, #12]
 800045a:	2b00      	cmp	r3, #0
 800045c:	dcd5      	bgt.n	800040a <snake_move+0x2e>
    }

    // move head
    switch (snake->dir) {
 800045e:	687b      	ldr	r3, [r7, #4]
 8000460:	f893 3097 	ldrb.w	r3, [r3, #151]	@ 0x97
 8000464:	2b03      	cmp	r3, #3
 8000466:	d827      	bhi.n	80004b8 <snake_move+0xdc>
 8000468:	a201      	add	r2, pc, #4	@ (adr r2, 8000470 <snake_move+0x94>)
 800046a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800046e:	bf00      	nop
 8000470:	08000481 	.word	0x08000481
 8000474:	0800048f 	.word	0x0800048f
 8000478:	0800049d 	.word	0x0800049d
 800047c:	080004ab 	.word	0x080004ab
        case NORTH:
            p_head->pos.y--;
 8000480:	68bb      	ldr	r3, [r7, #8]
 8000482:	789b      	ldrb	r3, [r3, #2]
 8000484:	3b01      	subs	r3, #1
 8000486:	b2da      	uxtb	r2, r3
 8000488:	68bb      	ldr	r3, [r7, #8]
 800048a:	709a      	strb	r2, [r3, #2]
            break;
 800048c:	e015      	b.n	80004ba <snake_move+0xde>
        case EAST:
            p_head->pos.x++;
 800048e:	68bb      	ldr	r3, [r7, #8]
 8000490:	785b      	ldrb	r3, [r3, #1]
 8000492:	3301      	adds	r3, #1
 8000494:	b2da      	uxtb	r2, r3
 8000496:	68bb      	ldr	r3, [r7, #8]
 8000498:	705a      	strb	r2, [r3, #1]
            break;
 800049a:	e00e      	b.n	80004ba <snake_move+0xde>
        case SOUTH:
            p_head->pos.y++;
 800049c:	68bb      	ldr	r3, [r7, #8]
 800049e:	789b      	ldrb	r3, [r3, #2]
 80004a0:	3301      	adds	r3, #1
 80004a2:	b2da      	uxtb	r2, r3
 80004a4:	68bb      	ldr	r3, [r7, #8]
 80004a6:	709a      	strb	r2, [r3, #2]
            break;
 80004a8:	e007      	b.n	80004ba <snake_move+0xde>
        case WEST:
            p_head->pos.x--;
 80004aa:	68bb      	ldr	r3, [r7, #8]
 80004ac:	785b      	ldrb	r3, [r3, #1]
 80004ae:	3b01      	subs	r3, #1
 80004b0:	b2da      	uxtb	r2, r3
 80004b2:	68bb      	ldr	r3, [r7, #8]
 80004b4:	705a      	strb	r2, [r3, #1]
            break;
 80004b6:	e000      	b.n	80004ba <snake_move+0xde>
        default:
            break;
 80004b8:	bf00      	nop
    }

    // check if snake collides with itself
    if (snake_check_collision(p_head->pos, snake->body) == -1) {
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	1c59      	adds	r1, r3, #1
 80004be:	68bb      	ldr	r3, [r7, #8]
 80004c0:	785a      	ldrb	r2, [r3, #1]
 80004c2:	789b      	ldrb	r3, [r3, #2]
 80004c4:	021b      	lsls	r3, r3, #8
 80004c6:	431a      	orrs	r2, r3
 80004c8:	2300      	movs	r3, #0
 80004ca:	f362 030f 	bfi	r3, r2, #0, #16
 80004ce:	4618      	mov	r0, r3
 80004d0:	f000 f81a 	bl	8000508 <snake_check_collision>
 80004d4:	4603      	mov	r3, r0
 80004d6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80004da:	d105      	bne.n	80004e8 <snake_move+0x10c>
        snake_die(snake);
 80004dc:	6878      	ldr	r0, [r7, #4]
 80004de:	f000 f84b 	bl	8000578 <snake_die>
        return -1;
 80004e2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80004e6:	e00a      	b.n	80004fe <snake_move+0x122>
    }

    // check if snake collides with boundary
    if (!WITHIN_BOUNDARY(p_head->pos.x, p_head->pos.y)) {
 80004e8:	68bb      	ldr	r3, [r7, #8]
 80004ea:	789b      	ldrb	r3, [r3, #2]
 80004ec:	2bbf      	cmp	r3, #191	@ 0xbf
 80004ee:	d905      	bls.n	80004fc <snake_move+0x120>
        snake_die(snake);
 80004f0:	6878      	ldr	r0, [r7, #4]
 80004f2:	f000 f841 	bl	8000578 <snake_die>
        return -1;
 80004f6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80004fa:	e000      	b.n	80004fe <snake_move+0x122>

    // ! do outside
    // check if snake eats food


    return 0;
 80004fc:	2300      	movs	r3, #0
}
 80004fe:	4618      	mov	r0, r3
 8000500:	3710      	adds	r7, #16
 8000502:	46bd      	mov	sp, r7
 8000504:	bd80      	pop	{r7, pc}
 8000506:	bf00      	nop

08000508 <snake_check_collision>:

/**
 * @return  0 if snake is alive,
 *          non-zero if snake is ded  
*/
int8_t snake_check_collision(Point_t snake_head, BodyPart_t* body_parts) {
 8000508:	b480      	push	{r7}
 800050a:	b085      	sub	sp, #20
 800050c:	af00      	add	r7, sp, #0
 800050e:	80b8      	strh	r0, [r7, #4]
 8000510:	6039      	str	r1, [r7, #0]
    for (int i = 1; i < MAX_SNAKE_LEN; i++) {
 8000512:	2301      	movs	r3, #1
 8000514:	60fb      	str	r3, [r7, #12]
 8000516:	e022      	b.n	800055e <snake_check_collision+0x56>
        if (body_parts[i].valid) {
 8000518:	68fa      	ldr	r2, [r7, #12]
 800051a:	4613      	mov	r3, r2
 800051c:	005b      	lsls	r3, r3, #1
 800051e:	4413      	add	r3, r2
 8000520:	683a      	ldr	r2, [r7, #0]
 8000522:	4413      	add	r3, r2
 8000524:	781b      	ldrb	r3, [r3, #0]
 8000526:	2b00      	cmp	r3, #0
 8000528:	d01d      	beq.n	8000566 <snake_check_collision+0x5e>
            if (snake_head.x == body_parts[i].pos.x && snake_head.y == body_parts[i].pos.y) {
 800052a:	7939      	ldrb	r1, [r7, #4]
 800052c:	68fa      	ldr	r2, [r7, #12]
 800052e:	4613      	mov	r3, r2
 8000530:	005b      	lsls	r3, r3, #1
 8000532:	4413      	add	r3, r2
 8000534:	683a      	ldr	r2, [r7, #0]
 8000536:	4413      	add	r3, r2
 8000538:	785b      	ldrb	r3, [r3, #1]
 800053a:	4299      	cmp	r1, r3
 800053c:	d10c      	bne.n	8000558 <snake_check_collision+0x50>
 800053e:	7979      	ldrb	r1, [r7, #5]
 8000540:	68fa      	ldr	r2, [r7, #12]
 8000542:	4613      	mov	r3, r2
 8000544:	005b      	lsls	r3, r3, #1
 8000546:	4413      	add	r3, r2
 8000548:	683a      	ldr	r2, [r7, #0]
 800054a:	4413      	add	r3, r2
 800054c:	789b      	ldrb	r3, [r3, #2]
 800054e:	4299      	cmp	r1, r3
 8000550:	d102      	bne.n	8000558 <snake_check_collision+0x50>
                return -1;
 8000552:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000556:	e008      	b.n	800056a <snake_check_collision+0x62>
    for (int i = 1; i < MAX_SNAKE_LEN; i++) {
 8000558:	68fb      	ldr	r3, [r7, #12]
 800055a:	3301      	adds	r3, #1
 800055c:	60fb      	str	r3, [r7, #12]
 800055e:	68fb      	ldr	r3, [r7, #12]
 8000560:	2b31      	cmp	r3, #49	@ 0x31
 8000562:	ddd9      	ble.n	8000518 <snake_check_collision+0x10>
 8000564:	e000      	b.n	8000568 <snake_check_collision+0x60>
            }
        }
        else {
            break;
 8000566:	bf00      	nop
        }
    }

    return 0;
 8000568:	2300      	movs	r3, #0
}
 800056a:	4618      	mov	r0, r3
 800056c:	3714      	adds	r7, #20
 800056e:	46bd      	mov	sp, r7
 8000570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000574:	4770      	bx	lr
	...

08000578 <snake_die>:


void snake_die(Snake_t* snake) {
 8000578:	b580      	push	{r7, lr}
 800057a:	b082      	sub	sp, #8
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
    snake->alive = 0;
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	2200      	movs	r2, #0
 8000584:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
    uart_println("Snake ded");
 8000588:	4803      	ldr	r0, [pc, #12]	@ (8000598 <snake_die+0x20>)
 800058a:	f000 fa63 	bl	8000a54 <uart_println>
 
    return;
 800058e:	bf00      	nop
}
 8000590:	3708      	adds	r7, #8
 8000592:	46bd      	mov	sp, r7
 8000594:	bd80      	pop	{r7, pc}
 8000596:	bf00      	nop
 8000598:	08002494 	.word	0x08002494

0800059c <snake_change_dir>:

void snake_change_dir(Snake_t* snake) {
 800059c:	b580      	push	{r7, lr}
 800059e:	b084      	sub	sp, #16
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
    if (!uart_check_flag()) return;
 80005a4:	f000 fa98 	bl	8000ad8 <uart_check_flag>
 80005a8:	4603      	mov	r3, r0
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d076      	beq.n	800069c <snake_change_dir+0x100>

    uart_clear_flag();
 80005ae:	f000 fa9f 	bl	8000af0 <uart_clear_flag>
    Direction_t new_dir;
    char c = get_uart_char();
 80005b2:	f000 faa9 	bl	8000b08 <get_uart_char>
 80005b6:	4603      	mov	r3, r0
 80005b8:	73bb      	strb	r3, [r7, #14]
    
    switch (c) {
 80005ba:	7bbb      	ldrb	r3, [r7, #14]
 80005bc:	3b61      	subs	r3, #97	@ 0x61
 80005be:	2b16      	cmp	r3, #22
 80005c0:	d86e      	bhi.n	80006a0 <snake_change_dir+0x104>
 80005c2:	a201      	add	r2, pc, #4	@ (adr r2, 80005c8 <snake_change_dir+0x2c>)
 80005c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005c8:	0800062b 	.word	0x0800062b
 80005cc:	080006a1 	.word	0x080006a1
 80005d0:	080006a1 	.word	0x080006a1
 80005d4:	08000637 	.word	0x08000637
 80005d8:	080006a1 	.word	0x080006a1
 80005dc:	080006a1 	.word	0x080006a1
 80005e0:	080006a1 	.word	0x080006a1
 80005e4:	080006a1 	.word	0x080006a1
 80005e8:	080006a1 	.word	0x080006a1
 80005ec:	080006a1 	.word	0x080006a1
 80005f0:	080006a1 	.word	0x080006a1
 80005f4:	080006a1 	.word	0x080006a1
 80005f8:	080006a1 	.word	0x080006a1
 80005fc:	080006a1 	.word	0x080006a1
 8000600:	080006a1 	.word	0x080006a1
 8000604:	080006a1 	.word	0x080006a1
 8000608:	080006a1 	.word	0x080006a1
 800060c:	080006a1 	.word	0x080006a1
 8000610:	08000631 	.word	0x08000631
 8000614:	080006a1 	.word	0x080006a1
 8000618:	080006a1 	.word	0x080006a1
 800061c:	080006a1 	.word	0x080006a1
 8000620:	08000625 	.word	0x08000625
    case 'w':
        new_dir = NORTH;
 8000624:	2300      	movs	r3, #0
 8000626:	73fb      	strb	r3, [r7, #15]
        break;
 8000628:	e008      	b.n	800063c <snake_change_dir+0xa0>
    case 'a':
        new_dir = WEST;
 800062a:	2303      	movs	r3, #3
 800062c:	73fb      	strb	r3, [r7, #15]
        break;
 800062e:	e005      	b.n	800063c <snake_change_dir+0xa0>
    case 's':
        new_dir = SOUTH;
 8000630:	2302      	movs	r3, #2
 8000632:	73fb      	strb	r3, [r7, #15]
        break;
 8000634:	e002      	b.n	800063c <snake_change_dir+0xa0>
    case 'd':
        new_dir = EAST;
 8000636:	2301      	movs	r3, #1
 8000638:	73fb      	strb	r3, [r7, #15]
        break;
 800063a:	bf00      	nop
    default: return;    
    }

    // change dir as long as not 180, if same dir then nothing happens
    switch (snake->dir) {
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	f893 3097 	ldrb.w	r3, [r3, #151]	@ 0x97
 8000642:	2b03      	cmp	r3, #3
 8000644:	d835      	bhi.n	80006b2 <snake_change_dir+0x116>
 8000646:	a201      	add	r2, pc, #4	@ (adr r2, 800064c <snake_change_dir+0xb0>)
 8000648:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800064c:	0800065d 	.word	0x0800065d
 8000650:	0800066d 	.word	0x0800066d
 8000654:	0800067d 	.word	0x0800067d
 8000658:	0800068d 	.word	0x0800068d
    case NORTH:
        if (new_dir != SOUTH) snake->dir = new_dir;
 800065c:	7bfb      	ldrb	r3, [r7, #15]
 800065e:	2b02      	cmp	r3, #2
 8000660:	d020      	beq.n	80006a4 <snake_change_dir+0x108>
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	7bfa      	ldrb	r2, [r7, #15]
 8000666:	f883 2097 	strb.w	r2, [r3, #151]	@ 0x97
        return;
 800066a:	e01b      	b.n	80006a4 <snake_change_dir+0x108>
    case EAST:
        if (new_dir != WEST) snake->dir = new_dir;
 800066c:	7bfb      	ldrb	r3, [r7, #15]
 800066e:	2b03      	cmp	r3, #3
 8000670:	d01a      	beq.n	80006a8 <snake_change_dir+0x10c>
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	7bfa      	ldrb	r2, [r7, #15]
 8000676:	f883 2097 	strb.w	r2, [r3, #151]	@ 0x97
        return;
 800067a:	e015      	b.n	80006a8 <snake_change_dir+0x10c>
    case SOUTH:
        if (new_dir != NORTH) snake->dir = new_dir;
 800067c:	7bfb      	ldrb	r3, [r7, #15]
 800067e:	2b00      	cmp	r3, #0
 8000680:	d014      	beq.n	80006ac <snake_change_dir+0x110>
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	7bfa      	ldrb	r2, [r7, #15]
 8000686:	f883 2097 	strb.w	r2, [r3, #151]	@ 0x97
        return;
 800068a:	e00f      	b.n	80006ac <snake_change_dir+0x110>
    case WEST:
        if (new_dir != EAST) snake->dir = new_dir;
 800068c:	7bfb      	ldrb	r3, [r7, #15]
 800068e:	2b01      	cmp	r3, #1
 8000690:	d00e      	beq.n	80006b0 <snake_change_dir+0x114>
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	7bfa      	ldrb	r2, [r7, #15]
 8000696:	f883 2097 	strb.w	r2, [r3, #151]	@ 0x97
        return;    
 800069a:	e009      	b.n	80006b0 <snake_change_dir+0x114>
    if (!uart_check_flag()) return;
 800069c:	bf00      	nop
 800069e:	e008      	b.n	80006b2 <snake_change_dir+0x116>
    default: return;    
 80006a0:	bf00      	nop
 80006a2:	e006      	b.n	80006b2 <snake_change_dir+0x116>
        return;
 80006a4:	bf00      	nop
 80006a6:	e004      	b.n	80006b2 <snake_change_dir+0x116>
        return;
 80006a8:	bf00      	nop
 80006aa:	e002      	b.n	80006b2 <snake_change_dir+0x116>
        return;
 80006ac:	bf00      	nop
 80006ae:	e000      	b.n	80006b2 <snake_change_dir+0x116>
        return;    
 80006b0:	bf00      	nop
    }
}
 80006b2:	3710      	adds	r7, #16
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bd80      	pop	{r7, pc}

080006b8 <main>:



void SystemClock_Config(void);

int main(void) {
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b0a8      	sub	sp, #160	@ 0xa0
 80006bc:	af00      	add	r7, sp, #0
    HAL_Init();
 80006be:	f000 fa58 	bl	8000b72 <HAL_Init>
    SystemClock_Config();
 80006c2:	f000 f817 	bl	80006f4 <SystemClock_Config>

    uart_init();
 80006c6:	f000 f96f 	bl	80009a8 <uart_init>
    Snake_t snake;
    Snake_t* p_snake = &snake;
 80006ca:	463b      	mov	r3, r7
 80006cc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    snake_init(p_snake);
 80006d0:	f8d7 009c 	ldr.w	r0, [r7, #156]	@ 0x9c
 80006d4:	f7ff fe2a 	bl	800032c <snake_init>

    while (1) {
        snake_move(p_snake);
 80006d8:	f8d7 009c 	ldr.w	r0, [r7, #156]	@ 0x9c
 80006dc:	f7ff fe7e 	bl	80003dc <snake_move>
        snake_print(p_snake);
 80006e0:	f8d7 009c 	ldr.w	r0, [r7, #156]	@ 0x9c
 80006e4:	f7ff fdc4 	bl	8000270 <snake_print>

        HAL_Delay(1000);
 80006e8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80006ec:	f000 fab6 	bl	8000c5c <HAL_Delay>
        snake_move(p_snake);
 80006f0:	bf00      	nop
 80006f2:	e7f1      	b.n	80006d8 <main+0x20>

080006f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b096      	sub	sp, #88	@ 0x58
 80006f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006fa:	f107 0314 	add.w	r3, r7, #20
 80006fe:	2244      	movs	r2, #68	@ 0x44
 8000700:	2100      	movs	r1, #0
 8000702:	4618      	mov	r0, r3
 8000704:	f001 fa00 	bl	8001b08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000708:	463b      	mov	r3, r7
 800070a:	2200      	movs	r2, #0
 800070c:	601a      	str	r2, [r3, #0]
 800070e:	605a      	str	r2, [r3, #4]
 8000710:	609a      	str	r2, [r3, #8]
 8000712:	60da      	str	r2, [r3, #12]
 8000714:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000716:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800071a:	f000 fbb7 	bl	8000e8c <HAL_PWREx_ControlVoltageScaling>
 800071e:	4603      	mov	r3, r0
 8000720:	2b00      	cmp	r3, #0
 8000722:	d001      	beq.n	8000728 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000724:	f000 f838 	bl	8000798 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000728:	2310      	movs	r3, #16
 800072a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800072c:	2301      	movs	r3, #1
 800072e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000730:	2300      	movs	r3, #0
 8000732:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000734:	2360      	movs	r3, #96	@ 0x60
 8000736:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000738:	2302      	movs	r3, #2
 800073a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800073c:	2301      	movs	r3, #1
 800073e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000740:	2301      	movs	r3, #1
 8000742:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 8000744:	2310      	movs	r3, #16
 8000746:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000748:	2307      	movs	r3, #7
 800074a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800074c:	2302      	movs	r3, #2
 800074e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000750:	2302      	movs	r3, #2
 8000752:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000754:	f107 0314 	add.w	r3, r7, #20
 8000758:	4618      	mov	r0, r3
 800075a:	f000 fbed 	bl	8000f38 <HAL_RCC_OscConfig>
 800075e:	4603      	mov	r3, r0
 8000760:	2b00      	cmp	r3, #0
 8000762:	d001      	beq.n	8000768 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000764:	f000 f818 	bl	8000798 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000768:	230f      	movs	r3, #15
 800076a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800076c:	2303      	movs	r3, #3
 800076e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
 8000770:	2390      	movs	r3, #144	@ 0x90
 8000772:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000774:	2300      	movs	r3, #0
 8000776:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000778:	2300      	movs	r3, #0
 800077a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800077c:	463b      	mov	r3, r7
 800077e:	2100      	movs	r1, #0
 8000780:	4618      	mov	r0, r3
 8000782:	f000 ffb5 	bl	80016f0 <HAL_RCC_ClockConfig>
 8000786:	4603      	mov	r3, r0
 8000788:	2b00      	cmp	r3, #0
 800078a:	d001      	beq.n	8000790 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800078c:	f000 f804 	bl	8000798 <Error_Handler>
  }
}
 8000790:	bf00      	nop
 8000792:	3758      	adds	r7, #88	@ 0x58
 8000794:	46bd      	mov	sp, r7
 8000796:	bd80      	pop	{r7, pc}

08000798 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000798:	b480      	push	{r7}
 800079a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800079c:	b672      	cpsid	i
}
 800079e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007a0:	bf00      	nop
 80007a2:	e7fd      	b.n	80007a0 <Error_Handler+0x8>

080007a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007a4:	b480      	push	{r7}
 80007a6:	b083      	sub	sp, #12
 80007a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007aa:	4b0f      	ldr	r3, [pc, #60]	@ (80007e8 <HAL_MspInit+0x44>)
 80007ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80007ae:	4a0e      	ldr	r2, [pc, #56]	@ (80007e8 <HAL_MspInit+0x44>)
 80007b0:	f043 0301 	orr.w	r3, r3, #1
 80007b4:	6613      	str	r3, [r2, #96]	@ 0x60
 80007b6:	4b0c      	ldr	r3, [pc, #48]	@ (80007e8 <HAL_MspInit+0x44>)
 80007b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80007ba:	f003 0301 	and.w	r3, r3, #1
 80007be:	607b      	str	r3, [r7, #4]
 80007c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007c2:	4b09      	ldr	r3, [pc, #36]	@ (80007e8 <HAL_MspInit+0x44>)
 80007c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007c6:	4a08      	ldr	r2, [pc, #32]	@ (80007e8 <HAL_MspInit+0x44>)
 80007c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80007ce:	4b06      	ldr	r3, [pc, #24]	@ (80007e8 <HAL_MspInit+0x44>)
 80007d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007d6:	603b      	str	r3, [r7, #0]
 80007d8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007da:	bf00      	nop
 80007dc:	370c      	adds	r7, #12
 80007de:	46bd      	mov	sp, r7
 80007e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e4:	4770      	bx	lr
 80007e6:	bf00      	nop
 80007e8:	40021000 	.word	0x40021000

080007ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007ec:	b480      	push	{r7}
 80007ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80007f0:	bf00      	nop
 80007f2:	e7fd      	b.n	80007f0 <NMI_Handler+0x4>

080007f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007f4:	b480      	push	{r7}
 80007f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007f8:	bf00      	nop
 80007fa:	e7fd      	b.n	80007f8 <HardFault_Handler+0x4>

080007fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007fc:	b480      	push	{r7}
 80007fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000800:	bf00      	nop
 8000802:	e7fd      	b.n	8000800 <MemManage_Handler+0x4>

08000804 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000804:	b480      	push	{r7}
 8000806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000808:	bf00      	nop
 800080a:	e7fd      	b.n	8000808 <BusFault_Handler+0x4>

0800080c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800080c:	b480      	push	{r7}
 800080e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000810:	bf00      	nop
 8000812:	e7fd      	b.n	8000810 <UsageFault_Handler+0x4>

08000814 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000814:	b480      	push	{r7}
 8000816:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000818:	bf00      	nop
 800081a:	46bd      	mov	sp, r7
 800081c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000820:	4770      	bx	lr

08000822 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000822:	b480      	push	{r7}
 8000824:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000826:	bf00      	nop
 8000828:	46bd      	mov	sp, r7
 800082a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082e:	4770      	bx	lr

08000830 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000830:	b480      	push	{r7}
 8000832:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000834:	bf00      	nop
 8000836:	46bd      	mov	sp, r7
 8000838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083c:	4770      	bx	lr

0800083e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800083e:	b580      	push	{r7, lr}
 8000840:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000842:	f000 f9eb 	bl	8000c1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000846:	bf00      	nop
 8000848:	bd80      	pop	{r7, pc}
	...

0800084c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b086      	sub	sp, #24
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000854:	4a14      	ldr	r2, [pc, #80]	@ (80008a8 <_sbrk+0x5c>)
 8000856:	4b15      	ldr	r3, [pc, #84]	@ (80008ac <_sbrk+0x60>)
 8000858:	1ad3      	subs	r3, r2, r3
 800085a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800085c:	697b      	ldr	r3, [r7, #20]
 800085e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000860:	4b13      	ldr	r3, [pc, #76]	@ (80008b0 <_sbrk+0x64>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	2b00      	cmp	r3, #0
 8000866:	d102      	bne.n	800086e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000868:	4b11      	ldr	r3, [pc, #68]	@ (80008b0 <_sbrk+0x64>)
 800086a:	4a12      	ldr	r2, [pc, #72]	@ (80008b4 <_sbrk+0x68>)
 800086c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800086e:	4b10      	ldr	r3, [pc, #64]	@ (80008b0 <_sbrk+0x64>)
 8000870:	681a      	ldr	r2, [r3, #0]
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	4413      	add	r3, r2
 8000876:	693a      	ldr	r2, [r7, #16]
 8000878:	429a      	cmp	r2, r3
 800087a:	d207      	bcs.n	800088c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800087c:	f001 f94c 	bl	8001b18 <__errno>
 8000880:	4603      	mov	r3, r0
 8000882:	220c      	movs	r2, #12
 8000884:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000886:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800088a:	e009      	b.n	80008a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800088c:	4b08      	ldr	r3, [pc, #32]	@ (80008b0 <_sbrk+0x64>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000892:	4b07      	ldr	r3, [pc, #28]	@ (80008b0 <_sbrk+0x64>)
 8000894:	681a      	ldr	r2, [r3, #0]
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	4413      	add	r3, r2
 800089a:	4a05      	ldr	r2, [pc, #20]	@ (80008b0 <_sbrk+0x64>)
 800089c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800089e:	68fb      	ldr	r3, [r7, #12]
}
 80008a0:	4618      	mov	r0, r3
 80008a2:	3718      	adds	r7, #24
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bd80      	pop	{r7, pc}
 80008a8:	20018000 	.word	0x20018000
 80008ac:	00000400 	.word	0x00000400
 80008b0:	20002788 	.word	0x20002788
 80008b4:	200028e0 	.word	0x200028e0

080008b8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80008bc:	4b06      	ldr	r3, [pc, #24]	@ (80008d8 <SystemInit+0x20>)
 80008be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80008c2:	4a05      	ldr	r2, [pc, #20]	@ (80008d8 <SystemInit+0x20>)
 80008c4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80008c8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80008cc:	bf00      	nop
 80008ce:	46bd      	mov	sp, r7
 80008d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d4:	4770      	bx	lr
 80008d6:	bf00      	nop
 80008d8:	e000ed00 	.word	0xe000ed00

080008dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008dc:	b480      	push	{r7}
 80008de:	b083      	sub	sp, #12
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	4603      	mov	r3, r0
 80008e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	db0b      	blt.n	8000906 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008ee:	79fb      	ldrb	r3, [r7, #7]
 80008f0:	f003 021f 	and.w	r2, r3, #31
 80008f4:	4907      	ldr	r1, [pc, #28]	@ (8000914 <__NVIC_EnableIRQ+0x38>)
 80008f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008fa:	095b      	lsrs	r3, r3, #5
 80008fc:	2001      	movs	r0, #1
 80008fe:	fa00 f202 	lsl.w	r2, r0, r2
 8000902:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000906:	bf00      	nop
 8000908:	370c      	adds	r7, #12
 800090a:	46bd      	mov	sp, r7
 800090c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000910:	4770      	bx	lr
 8000912:	bf00      	nop
 8000914:	e000e100 	.word	0xe000e100

08000918 <uart_pin_init>:

static volatile int flag;
static volatile char value;

// configure the USART pins
void uart_pin_init(void) {
 8000918:	b480      	push	{r7}
 800091a:	af00      	add	r7, sp, #0
    RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN;
 800091c:	4b21      	ldr	r3, [pc, #132]	@ (80009a4 <uart_pin_init+0x8c>)
 800091e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000920:	4a20      	ldr	r2, [pc, #128]	@ (80009a4 <uart_pin_init+0x8c>)
 8000922:	f043 0301 	orr.w	r3, r3, #1
 8000926:	64d3      	str	r3, [r2, #76]	@ 0x4c

    USART_PORT->AFR[0] &= ~(GPIO_AFRL_AFSEL2 | GPIO_AFRL_AFSEL3);
 8000928:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800092c:	6a1b      	ldr	r3, [r3, #32]
 800092e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000932:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8000936:	6213      	str	r3, [r2, #32]
    USART_PORT->AFR[0] |= (USART_AF << GPIO_AFRL_AFSEL2_Pos | USART_AF << GPIO_AFRL_AFSEL3_Pos);
 8000938:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800093c:	6a1b      	ldr	r3, [r3, #32]
 800093e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000942:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 8000946:	6213      	str	r3, [r2, #32]

    USART_PORT->MODER &= ~(GPIO_MODER_MODE2 | GPIO_MODER_MODE3);
 8000948:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000952:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000956:	6013      	str	r3, [r2, #0]
    USART_PORT->MODER |= (GPIO_MODER_MODE2_1 | GPIO_MODER_MODE3_1);
 8000958:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000962:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8000966:	6013      	str	r3, [r2, #0]
    USART_PORT->OSPEEDR |= (GPIO_OSPEEDR_OSPEED2 | GPIO_OSPEEDR_OSPEED3);
 8000968:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800096c:	689b      	ldr	r3, [r3, #8]
 800096e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000972:	f043 03f0 	orr.w	r3, r3, #240	@ 0xf0
 8000976:	6093      	str	r3, [r2, #8]
    USART_PORT->PUPDR &= ~(GPIO_PUPDR_PUPD2 | GPIO_PUPDR_PUPD3);
 8000978:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800097c:	68db      	ldr	r3, [r3, #12]
 800097e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000982:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000986:	60d3      	str	r3, [r2, #12]
    USART_PORT->OTYPER &= ~(GPIO_OTYPER_OT2 | GPIO_OTYPER_OT3);
 8000988:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800098c:	685b      	ldr	r3, [r3, #4]
 800098e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000992:	f023 030c 	bic.w	r3, r3, #12
 8000996:	6053      	str	r3, [r2, #4]
    return;
 8000998:	bf00      	nop
}
 800099a:	46bd      	mov	sp, r7
 800099c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a0:	4770      	bx	lr
 80009a2:	bf00      	nop
 80009a4:	40021000 	.word	0x40021000

080009a8 <uart_init>:

// configure the USART peripheral
void uart_init(void) {
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0
    uart_pin_init();
 80009ac:	f7ff ffb4 	bl	8000918 <uart_pin_init>

    RCC->APB1ENR1 |= RCC_APB1ENR1_USART2EN;
 80009b0:	4b0e      	ldr	r3, [pc, #56]	@ (80009ec <uart_init+0x44>)
 80009b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009b4:	4a0d      	ldr	r2, [pc, #52]	@ (80009ec <uart_init+0x44>)
 80009b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009ba:	6593      	str	r3, [r2, #88]	@ 0x58
    // 8-bit data, oversampling by 16, 1 stop bit, no parity bit, rx interrupt enabled
    USART2->CR1 = (USART_CR1_TE | USART_CR1_RE | USART_CR1_RXNEIE); // might not need rx intr
 80009bc:	4b0c      	ldr	r3, [pc, #48]	@ (80009f0 <uart_init+0x48>)
 80009be:	222c      	movs	r2, #44	@ 0x2c
 80009c0:	601a      	str	r2, [r3, #0]
    USART2->BRR = USART_BRR;        // set baud rate
 80009c2:	4b0b      	ldr	r3, [pc, #44]	@ (80009f0 <uart_init+0x48>)
 80009c4:	2245      	movs	r2, #69	@ 0x45
 80009c6:	60da      	str	r2, [r3, #12]

    NVIC_EnableIRQ(USART2_IRQn);
 80009c8:	2026      	movs	r0, #38	@ 0x26
 80009ca:	f7ff ff87 	bl	80008dc <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 80009ce:	b662      	cpsie	i
}
 80009d0:	bf00      	nop
    __enable_irq();

    USART2->CR1 |= USART_CR1_UE;   // enable USART2
 80009d2:	4b07      	ldr	r3, [pc, #28]	@ (80009f0 <uart_init+0x48>)
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	4a06      	ldr	r2, [pc, #24]	@ (80009f0 <uart_init+0x48>)
 80009d8:	f043 0301 	orr.w	r3, r3, #1
 80009dc:	6013      	str	r3, [r2, #0]

    uart_clear_screen();
 80009de:	f000 f857 	bl	8000a90 <uart_clear_screen>
    uart_send_escape("[?25l"); // hide cursor
 80009e2:	4804      	ldr	r0, [pc, #16]	@ (80009f4 <uart_init+0x4c>)
 80009e4:	f000 f846 	bl	8000a74 <uart_send_escape>
    return;
 80009e8:	bf00      	nop
}
 80009ea:	bd80      	pop	{r7, pc}
 80009ec:	40021000 	.word	0x40021000
 80009f0:	40004400 	.word	0x40004400
 80009f4:	080024a0 	.word	0x080024a0

080009f8 <uart_send_char>:

void uart_send_char(char c) {
 80009f8:	b480      	push	{r7}
 80009fa:	b083      	sub	sp, #12
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	4603      	mov	r3, r0
 8000a00:	71fb      	strb	r3, [r7, #7]
    while (!(USART2->ISR & USART_ISR_TXE));
 8000a02:	bf00      	nop
 8000a04:	4b07      	ldr	r3, [pc, #28]	@ (8000a24 <uart_send_char+0x2c>)
 8000a06:	69db      	ldr	r3, [r3, #28]
 8000a08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d0f9      	beq.n	8000a04 <uart_send_char+0xc>
    USART2->TDR = c;
 8000a10:	4b04      	ldr	r3, [pc, #16]	@ (8000a24 <uart_send_char+0x2c>)
 8000a12:	79fa      	ldrb	r2, [r7, #7]
 8000a14:	b292      	uxth	r2, r2
 8000a16:	851a      	strh	r2, [r3, #40]	@ 0x28

    return;
 8000a18:	bf00      	nop
}
 8000a1a:	370c      	adds	r7, #12
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a22:	4770      	bx	lr
 8000a24:	40004400 	.word	0x40004400

08000a28 <uart_send_string>:

void uart_send_string(const char* str) {
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b082      	sub	sp, #8
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
    while (*str != '\0') {
 8000a30:	e007      	b.n	8000a42 <uart_send_string+0x1a>
        uart_send_char(*str);
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	781b      	ldrb	r3, [r3, #0]
 8000a36:	4618      	mov	r0, r3
 8000a38:	f7ff ffde 	bl	80009f8 <uart_send_char>
        str++;
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	3301      	adds	r3, #1
 8000a40:	607b      	str	r3, [r7, #4]
    while (*str != '\0') {
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	781b      	ldrb	r3, [r3, #0]
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d1f3      	bne.n	8000a32 <uart_send_string+0xa>
    }

    return;
 8000a4a:	bf00      	nop
}
 8000a4c:	3708      	adds	r7, #8
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}
	...

08000a54 <uart_println>:

void uart_println(const char* str) {
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b082      	sub	sp, #8
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
    uart_send_string(str);
 8000a5c:	6878      	ldr	r0, [r7, #4]
 8000a5e:	f7ff ffe3 	bl	8000a28 <uart_send_string>
    uart_send_escape("[1E");
 8000a62:	4803      	ldr	r0, [pc, #12]	@ (8000a70 <uart_println+0x1c>)
 8000a64:	f000 f806 	bl	8000a74 <uart_send_escape>

    return;
 8000a68:	bf00      	nop
}
 8000a6a:	3708      	adds	r7, #8
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	080024a8 	.word	0x080024a8

08000a74 <uart_send_escape>:

void uart_send_escape(const char* str) {
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b082      	sub	sp, #8
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
    uart_send_char(ESC_CHAR);
 8000a7c:	201b      	movs	r0, #27
 8000a7e:	f7ff ffbb 	bl	80009f8 <uart_send_char>
    uart_send_string(str);
 8000a82:	6878      	ldr	r0, [r7, #4]
 8000a84:	f7ff ffd0 	bl	8000a28 <uart_send_string>

    return;
 8000a88:	bf00      	nop
}
 8000a8a:	3708      	adds	r7, #8
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	bd80      	pop	{r7, pc}

08000a90 <uart_clear_screen>:


void uart_clear_screen(void) {
 8000a90:	b580      	push	{r7, lr}
 8000a92:	af00      	add	r7, sp, #0
    uart_send_escape("[2J");
 8000a94:	4803      	ldr	r0, [pc, #12]	@ (8000aa4 <uart_clear_screen+0x14>)
 8000a96:	f7ff ffed 	bl	8000a74 <uart_send_escape>
    uart_send_escape("[H");
 8000a9a:	4803      	ldr	r0, [pc, #12]	@ (8000aa8 <uart_clear_screen+0x18>)
 8000a9c:	f7ff ffea 	bl	8000a74 <uart_send_escape>

    return;
 8000aa0:	bf00      	nop
}
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	080024ac 	.word	0x080024ac
 8000aa8:	080024b0 	.word	0x080024b0

08000aac <USART2_IRQHandler>:

void USART2_IRQHandler(void) {
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0
    value = USART2->RDR;
 8000ab0:	4b06      	ldr	r3, [pc, #24]	@ (8000acc <USART2_IRQHandler+0x20>)
 8000ab2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8000ab4:	b29b      	uxth	r3, r3
 8000ab6:	b2da      	uxtb	r2, r3
 8000ab8:	4b05      	ldr	r3, [pc, #20]	@ (8000ad0 <USART2_IRQHandler+0x24>)
 8000aba:	701a      	strb	r2, [r3, #0]
    flag = 1;
 8000abc:	4b05      	ldr	r3, [pc, #20]	@ (8000ad4 <USART2_IRQHandler+0x28>)
 8000abe:	2201      	movs	r2, #1
 8000ac0:	601a      	str	r2, [r3, #0]
    return;
 8000ac2:	bf00      	nop
}
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aca:	4770      	bx	lr
 8000acc:	40004400 	.word	0x40004400
 8000ad0:	20002790 	.word	0x20002790
 8000ad4:	2000278c 	.word	0x2000278c

08000ad8 <uart_check_flag>:

int uart_check_flag() {
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0
    return flag;
 8000adc:	4b03      	ldr	r3, [pc, #12]	@ (8000aec <uart_check_flag+0x14>)
 8000ade:	681b      	ldr	r3, [r3, #0]
}
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop
 8000aec:	2000278c 	.word	0x2000278c

08000af0 <uart_clear_flag>:

void uart_clear_flag() {
 8000af0:	b480      	push	{r7}
 8000af2:	af00      	add	r7, sp, #0
    flag = 0;
 8000af4:	4b03      	ldr	r3, [pc, #12]	@ (8000b04 <uart_clear_flag+0x14>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	601a      	str	r2, [r3, #0]

    return;
 8000afa:	bf00      	nop
}
 8000afc:	46bd      	mov	sp, r7
 8000afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b02:	4770      	bx	lr
 8000b04:	2000278c 	.word	0x2000278c

08000b08 <get_uart_char>:

char get_uart_char() {
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0
    return value;
 8000b0c:	4b03      	ldr	r3, [pc, #12]	@ (8000b1c <get_uart_char+0x14>)
 8000b0e:	781b      	ldrb	r3, [r3, #0]
 8000b10:	b2db      	uxtb	r3, r3
}
 8000b12:	4618      	mov	r0, r3
 8000b14:	46bd      	mov	sp, r7
 8000b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1a:	4770      	bx	lr
 8000b1c:	20002790 	.word	0x20002790

08000b20 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000b20:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000b58 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b24:	f7ff fec8 	bl	80008b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b28:	480c      	ldr	r0, [pc, #48]	@ (8000b5c <LoopForever+0x6>)
  ldr r1, =_edata
 8000b2a:	490d      	ldr	r1, [pc, #52]	@ (8000b60 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b2c:	4a0d      	ldr	r2, [pc, #52]	@ (8000b64 <LoopForever+0xe>)
  movs r3, #0
 8000b2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b30:	e002      	b.n	8000b38 <LoopCopyDataInit>

08000b32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b36:	3304      	adds	r3, #4

08000b38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b3c:	d3f9      	bcc.n	8000b32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b3e:	4a0a      	ldr	r2, [pc, #40]	@ (8000b68 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b40:	4c0a      	ldr	r4, [pc, #40]	@ (8000b6c <LoopForever+0x16>)
  movs r3, #0
 8000b42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b44:	e001      	b.n	8000b4a <LoopFillZerobss>

08000b46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b48:	3204      	adds	r2, #4

08000b4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b4c:	d3fb      	bcc.n	8000b46 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b4e:	f000 ffe9 	bl	8001b24 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000b52:	f7ff fdb1 	bl	80006b8 <main>

08000b56 <LoopForever>:

LoopForever:
    b LoopForever
 8000b56:	e7fe      	b.n	8000b56 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000b58:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000b5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b60:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000b64:	08002538 	.word	0x08002538
  ldr r2, =_sbss
 8000b68:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000b6c:	200028e0 	.word	0x200028e0

08000b70 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b70:	e7fe      	b.n	8000b70 <ADC1_2_IRQHandler>

08000b72 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b72:	b580      	push	{r7, lr}
 8000b74:	b082      	sub	sp, #8
 8000b76:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b7c:	2003      	movs	r0, #3
 8000b7e:	f000 f943 	bl	8000e08 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b82:	200f      	movs	r0, #15
 8000b84:	f000 f80e 	bl	8000ba4 <HAL_InitTick>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d002      	beq.n	8000b94 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000b8e:	2301      	movs	r3, #1
 8000b90:	71fb      	strb	r3, [r7, #7]
 8000b92:	e001      	b.n	8000b98 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000b94:	f7ff fe06 	bl	80007a4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b98:	79fb      	ldrb	r3, [r7, #7]
}
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	3708      	adds	r7, #8
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}
	...

08000ba4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b084      	sub	sp, #16
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000bac:	2300      	movs	r3, #0
 8000bae:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000bb0:	4b17      	ldr	r3, [pc, #92]	@ (8000c10 <HAL_InitTick+0x6c>)
 8000bb2:	781b      	ldrb	r3, [r3, #0]
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d023      	beq.n	8000c00 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000bb8:	4b16      	ldr	r3, [pc, #88]	@ (8000c14 <HAL_InitTick+0x70>)
 8000bba:	681a      	ldr	r2, [r3, #0]
 8000bbc:	4b14      	ldr	r3, [pc, #80]	@ (8000c10 <HAL_InitTick+0x6c>)
 8000bbe:	781b      	ldrb	r3, [r3, #0]
 8000bc0:	4619      	mov	r1, r3
 8000bc2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bc6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bca:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f000 f941 	bl	8000e56 <HAL_SYSTICK_Config>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d10f      	bne.n	8000bfa <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	2b0f      	cmp	r3, #15
 8000bde:	d809      	bhi.n	8000bf4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000be0:	2200      	movs	r2, #0
 8000be2:	6879      	ldr	r1, [r7, #4]
 8000be4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000be8:	f000 f919 	bl	8000e1e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000bec:	4a0a      	ldr	r2, [pc, #40]	@ (8000c18 <HAL_InitTick+0x74>)
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	6013      	str	r3, [r2, #0]
 8000bf2:	e007      	b.n	8000c04 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000bf4:	2301      	movs	r3, #1
 8000bf6:	73fb      	strb	r3, [r7, #15]
 8000bf8:	e004      	b.n	8000c04 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000bfa:	2301      	movs	r3, #1
 8000bfc:	73fb      	strb	r3, [r7, #15]
 8000bfe:	e001      	b.n	8000c04 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000c00:	2301      	movs	r3, #1
 8000c02:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000c04:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c06:	4618      	mov	r0, r3
 8000c08:	3710      	adds	r7, #16
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	bf00      	nop
 8000c10:	20000008 	.word	0x20000008
 8000c14:	20000000 	.word	0x20000000
 8000c18:	20000004 	.word	0x20000004

08000c1c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000c20:	4b06      	ldr	r3, [pc, #24]	@ (8000c3c <HAL_IncTick+0x20>)
 8000c22:	781b      	ldrb	r3, [r3, #0]
 8000c24:	461a      	mov	r2, r3
 8000c26:	4b06      	ldr	r3, [pc, #24]	@ (8000c40 <HAL_IncTick+0x24>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	4413      	add	r3, r2
 8000c2c:	4a04      	ldr	r2, [pc, #16]	@ (8000c40 <HAL_IncTick+0x24>)
 8000c2e:	6013      	str	r3, [r2, #0]
}
 8000c30:	bf00      	nop
 8000c32:	46bd      	mov	sp, r7
 8000c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop
 8000c3c:	20000008 	.word	0x20000008
 8000c40:	20002794 	.word	0x20002794

08000c44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c44:	b480      	push	{r7}
 8000c46:	af00      	add	r7, sp, #0
  return uwTick;
 8000c48:	4b03      	ldr	r3, [pc, #12]	@ (8000c58 <HAL_GetTick+0x14>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
}
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop
 8000c58:	20002794 	.word	0x20002794

08000c5c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b084      	sub	sp, #16
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c64:	f7ff ffee 	bl	8000c44 <HAL_GetTick>
 8000c68:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c6e:	68fb      	ldr	r3, [r7, #12]
 8000c70:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000c74:	d005      	beq.n	8000c82 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000c76:	4b0a      	ldr	r3, [pc, #40]	@ (8000ca0 <HAL_Delay+0x44>)
 8000c78:	781b      	ldrb	r3, [r3, #0]
 8000c7a:	461a      	mov	r2, r3
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	4413      	add	r3, r2
 8000c80:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000c82:	bf00      	nop
 8000c84:	f7ff ffde 	bl	8000c44 <HAL_GetTick>
 8000c88:	4602      	mov	r2, r0
 8000c8a:	68bb      	ldr	r3, [r7, #8]
 8000c8c:	1ad3      	subs	r3, r2, r3
 8000c8e:	68fa      	ldr	r2, [r7, #12]
 8000c90:	429a      	cmp	r2, r3
 8000c92:	d8f7      	bhi.n	8000c84 <HAL_Delay+0x28>
  {
  }
}
 8000c94:	bf00      	nop
 8000c96:	bf00      	nop
 8000c98:	3710      	adds	r7, #16
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}
 8000c9e:	bf00      	nop
 8000ca0:	20000008 	.word	0x20000008

08000ca4 <__NVIC_SetPriorityGrouping>:
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	b085      	sub	sp, #20
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	f003 0307 	and.w	r3, r3, #7
 8000cb2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cb4:	4b0c      	ldr	r3, [pc, #48]	@ (8000ce8 <__NVIC_SetPriorityGrouping+0x44>)
 8000cb6:	68db      	ldr	r3, [r3, #12]
 8000cb8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cba:	68ba      	ldr	r2, [r7, #8]
 8000cbc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000cc0:	4013      	ands	r3, r2
 8000cc2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cc4:	68fb      	ldr	r3, [r7, #12]
 8000cc6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cc8:	68bb      	ldr	r3, [r7, #8]
 8000cca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ccc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000cd0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000cd4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cd6:	4a04      	ldr	r2, [pc, #16]	@ (8000ce8 <__NVIC_SetPriorityGrouping+0x44>)
 8000cd8:	68bb      	ldr	r3, [r7, #8]
 8000cda:	60d3      	str	r3, [r2, #12]
}
 8000cdc:	bf00      	nop
 8000cde:	3714      	adds	r7, #20
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce6:	4770      	bx	lr
 8000ce8:	e000ed00 	.word	0xe000ed00

08000cec <__NVIC_GetPriorityGrouping>:
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000cf0:	4b04      	ldr	r3, [pc, #16]	@ (8000d04 <__NVIC_GetPriorityGrouping+0x18>)
 8000cf2:	68db      	ldr	r3, [r3, #12]
 8000cf4:	0a1b      	lsrs	r3, r3, #8
 8000cf6:	f003 0307 	and.w	r3, r3, #7
}
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d02:	4770      	bx	lr
 8000d04:	e000ed00 	.word	0xe000ed00

08000d08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b083      	sub	sp, #12
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	4603      	mov	r3, r0
 8000d10:	6039      	str	r1, [r7, #0]
 8000d12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	db0a      	blt.n	8000d32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d1c:	683b      	ldr	r3, [r7, #0]
 8000d1e:	b2da      	uxtb	r2, r3
 8000d20:	490c      	ldr	r1, [pc, #48]	@ (8000d54 <__NVIC_SetPriority+0x4c>)
 8000d22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d26:	0112      	lsls	r2, r2, #4
 8000d28:	b2d2      	uxtb	r2, r2
 8000d2a:	440b      	add	r3, r1
 8000d2c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d30:	e00a      	b.n	8000d48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d32:	683b      	ldr	r3, [r7, #0]
 8000d34:	b2da      	uxtb	r2, r3
 8000d36:	4908      	ldr	r1, [pc, #32]	@ (8000d58 <__NVIC_SetPriority+0x50>)
 8000d38:	79fb      	ldrb	r3, [r7, #7]
 8000d3a:	f003 030f 	and.w	r3, r3, #15
 8000d3e:	3b04      	subs	r3, #4
 8000d40:	0112      	lsls	r2, r2, #4
 8000d42:	b2d2      	uxtb	r2, r2
 8000d44:	440b      	add	r3, r1
 8000d46:	761a      	strb	r2, [r3, #24]
}
 8000d48:	bf00      	nop
 8000d4a:	370c      	adds	r7, #12
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d52:	4770      	bx	lr
 8000d54:	e000e100 	.word	0xe000e100
 8000d58:	e000ed00 	.word	0xe000ed00

08000d5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	b089      	sub	sp, #36	@ 0x24
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	60f8      	str	r0, [r7, #12]
 8000d64:	60b9      	str	r1, [r7, #8]
 8000d66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	f003 0307 	and.w	r3, r3, #7
 8000d6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d70:	69fb      	ldr	r3, [r7, #28]
 8000d72:	f1c3 0307 	rsb	r3, r3, #7
 8000d76:	2b04      	cmp	r3, #4
 8000d78:	bf28      	it	cs
 8000d7a:	2304      	movcs	r3, #4
 8000d7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d7e:	69fb      	ldr	r3, [r7, #28]
 8000d80:	3304      	adds	r3, #4
 8000d82:	2b06      	cmp	r3, #6
 8000d84:	d902      	bls.n	8000d8c <NVIC_EncodePriority+0x30>
 8000d86:	69fb      	ldr	r3, [r7, #28]
 8000d88:	3b03      	subs	r3, #3
 8000d8a:	e000      	b.n	8000d8e <NVIC_EncodePriority+0x32>
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d90:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000d94:	69bb      	ldr	r3, [r7, #24]
 8000d96:	fa02 f303 	lsl.w	r3, r2, r3
 8000d9a:	43da      	mvns	r2, r3
 8000d9c:	68bb      	ldr	r3, [r7, #8]
 8000d9e:	401a      	ands	r2, r3
 8000da0:	697b      	ldr	r3, [r7, #20]
 8000da2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000da4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000da8:	697b      	ldr	r3, [r7, #20]
 8000daa:	fa01 f303 	lsl.w	r3, r1, r3
 8000dae:	43d9      	mvns	r1, r3
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000db4:	4313      	orrs	r3, r2
         );
}
 8000db6:	4618      	mov	r0, r3
 8000db8:	3724      	adds	r7, #36	@ 0x24
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc0:	4770      	bx	lr
	...

08000dc4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b082      	sub	sp, #8
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	3b01      	subs	r3, #1
 8000dd0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000dd4:	d301      	bcc.n	8000dda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	e00f      	b.n	8000dfa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dda:	4a0a      	ldr	r2, [pc, #40]	@ (8000e04 <SysTick_Config+0x40>)
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	3b01      	subs	r3, #1
 8000de0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000de2:	210f      	movs	r1, #15
 8000de4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000de8:	f7ff ff8e 	bl	8000d08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000dec:	4b05      	ldr	r3, [pc, #20]	@ (8000e04 <SysTick_Config+0x40>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000df2:	4b04      	ldr	r3, [pc, #16]	@ (8000e04 <SysTick_Config+0x40>)
 8000df4:	2207      	movs	r2, #7
 8000df6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000df8:	2300      	movs	r3, #0
}
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	3708      	adds	r7, #8
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	e000e010 	.word	0xe000e010

08000e08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b082      	sub	sp, #8
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e10:	6878      	ldr	r0, [r7, #4]
 8000e12:	f7ff ff47 	bl	8000ca4 <__NVIC_SetPriorityGrouping>
}
 8000e16:	bf00      	nop
 8000e18:	3708      	adds	r7, #8
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}

08000e1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e1e:	b580      	push	{r7, lr}
 8000e20:	b086      	sub	sp, #24
 8000e22:	af00      	add	r7, sp, #0
 8000e24:	4603      	mov	r3, r0
 8000e26:	60b9      	str	r1, [r7, #8]
 8000e28:	607a      	str	r2, [r7, #4]
 8000e2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000e30:	f7ff ff5c 	bl	8000cec <__NVIC_GetPriorityGrouping>
 8000e34:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e36:	687a      	ldr	r2, [r7, #4]
 8000e38:	68b9      	ldr	r1, [r7, #8]
 8000e3a:	6978      	ldr	r0, [r7, #20]
 8000e3c:	f7ff ff8e 	bl	8000d5c <NVIC_EncodePriority>
 8000e40:	4602      	mov	r2, r0
 8000e42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e46:	4611      	mov	r1, r2
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f7ff ff5d 	bl	8000d08 <__NVIC_SetPriority>
}
 8000e4e:	bf00      	nop
 8000e50:	3718      	adds	r7, #24
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}

08000e56 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e56:	b580      	push	{r7, lr}
 8000e58:	b082      	sub	sp, #8
 8000e5a:	af00      	add	r7, sp, #0
 8000e5c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e5e:	6878      	ldr	r0, [r7, #4]
 8000e60:	f7ff ffb0 	bl	8000dc4 <SysTick_Config>
 8000e64:	4603      	mov	r3, r0
}
 8000e66:	4618      	mov	r0, r3
 8000e68:	3708      	adds	r7, #8
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
	...

08000e70 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000e74:	4b04      	ldr	r3, [pc, #16]	@ (8000e88 <HAL_PWREx_GetVoltageRange+0x18>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop
 8000e88:	40007000 	.word	0x40007000

08000e8c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	b085      	sub	sp, #20
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000e9a:	d130      	bne.n	8000efe <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000e9c:	4b23      	ldr	r3, [pc, #140]	@ (8000f2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000ea4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000ea8:	d038      	beq.n	8000f1c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000eaa:	4b20      	ldr	r3, [pc, #128]	@ (8000f2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000eb2:	4a1e      	ldr	r2, [pc, #120]	@ (8000f2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000eb4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000eb8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000eba:	4b1d      	ldr	r3, [pc, #116]	@ (8000f30 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	2232      	movs	r2, #50	@ 0x32
 8000ec0:	fb02 f303 	mul.w	r3, r2, r3
 8000ec4:	4a1b      	ldr	r2, [pc, #108]	@ (8000f34 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000ec6:	fba2 2303 	umull	r2, r3, r2, r3
 8000eca:	0c9b      	lsrs	r3, r3, #18
 8000ecc:	3301      	adds	r3, #1
 8000ece:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000ed0:	e002      	b.n	8000ed8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	3b01      	subs	r3, #1
 8000ed6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000ed8:	4b14      	ldr	r3, [pc, #80]	@ (8000f2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000eda:	695b      	ldr	r3, [r3, #20]
 8000edc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000ee0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000ee4:	d102      	bne.n	8000eec <HAL_PWREx_ControlVoltageScaling+0x60>
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d1f2      	bne.n	8000ed2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000eec:	4b0f      	ldr	r3, [pc, #60]	@ (8000f2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000eee:	695b      	ldr	r3, [r3, #20]
 8000ef0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000ef4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000ef8:	d110      	bne.n	8000f1c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000efa:	2303      	movs	r3, #3
 8000efc:	e00f      	b.n	8000f1e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000efe:	4b0b      	ldr	r3, [pc, #44]	@ (8000f2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000f06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000f0a:	d007      	beq.n	8000f1c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000f0c:	4b07      	ldr	r3, [pc, #28]	@ (8000f2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000f14:	4a05      	ldr	r2, [pc, #20]	@ (8000f2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f16:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f1a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000f1c:	2300      	movs	r3, #0
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	3714      	adds	r7, #20
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr
 8000f2a:	bf00      	nop
 8000f2c:	40007000 	.word	0x40007000
 8000f30:	20000000 	.word	0x20000000
 8000f34:	431bde83 	.word	0x431bde83

08000f38 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b088      	sub	sp, #32
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d101      	bne.n	8000f4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f46:	2301      	movs	r3, #1
 8000f48:	e3ca      	b.n	80016e0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f4a:	4b97      	ldr	r3, [pc, #604]	@ (80011a8 <HAL_RCC_OscConfig+0x270>)
 8000f4c:	689b      	ldr	r3, [r3, #8]
 8000f4e:	f003 030c 	and.w	r3, r3, #12
 8000f52:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000f54:	4b94      	ldr	r3, [pc, #592]	@ (80011a8 <HAL_RCC_OscConfig+0x270>)
 8000f56:	68db      	ldr	r3, [r3, #12]
 8000f58:	f003 0303 	and.w	r3, r3, #3
 8000f5c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	f003 0310 	and.w	r3, r3, #16
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	f000 80e4 	beq.w	8001134 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000f6c:	69bb      	ldr	r3, [r7, #24]
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d007      	beq.n	8000f82 <HAL_RCC_OscConfig+0x4a>
 8000f72:	69bb      	ldr	r3, [r7, #24]
 8000f74:	2b0c      	cmp	r3, #12
 8000f76:	f040 808b 	bne.w	8001090 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000f7a:	697b      	ldr	r3, [r7, #20]
 8000f7c:	2b01      	cmp	r3, #1
 8000f7e:	f040 8087 	bne.w	8001090 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000f82:	4b89      	ldr	r3, [pc, #548]	@ (80011a8 <HAL_RCC_OscConfig+0x270>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	f003 0302 	and.w	r3, r3, #2
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d005      	beq.n	8000f9a <HAL_RCC_OscConfig+0x62>
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	699b      	ldr	r3, [r3, #24]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d101      	bne.n	8000f9a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8000f96:	2301      	movs	r3, #1
 8000f98:	e3a2      	b.n	80016e0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	6a1a      	ldr	r2, [r3, #32]
 8000f9e:	4b82      	ldr	r3, [pc, #520]	@ (80011a8 <HAL_RCC_OscConfig+0x270>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	f003 0308 	and.w	r3, r3, #8
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d004      	beq.n	8000fb4 <HAL_RCC_OscConfig+0x7c>
 8000faa:	4b7f      	ldr	r3, [pc, #508]	@ (80011a8 <HAL_RCC_OscConfig+0x270>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000fb2:	e005      	b.n	8000fc0 <HAL_RCC_OscConfig+0x88>
 8000fb4:	4b7c      	ldr	r3, [pc, #496]	@ (80011a8 <HAL_RCC_OscConfig+0x270>)
 8000fb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000fba:	091b      	lsrs	r3, r3, #4
 8000fbc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000fc0:	4293      	cmp	r3, r2
 8000fc2:	d223      	bcs.n	800100c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	6a1b      	ldr	r3, [r3, #32]
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f000 fd1d 	bl	8001a08 <RCC_SetFlashLatencyFromMSIRange>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d001      	beq.n	8000fd8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	e383      	b.n	80016e0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000fd8:	4b73      	ldr	r3, [pc, #460]	@ (80011a8 <HAL_RCC_OscConfig+0x270>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	4a72      	ldr	r2, [pc, #456]	@ (80011a8 <HAL_RCC_OscConfig+0x270>)
 8000fde:	f043 0308 	orr.w	r3, r3, #8
 8000fe2:	6013      	str	r3, [r2, #0]
 8000fe4:	4b70      	ldr	r3, [pc, #448]	@ (80011a8 <HAL_RCC_OscConfig+0x270>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	6a1b      	ldr	r3, [r3, #32]
 8000ff0:	496d      	ldr	r1, [pc, #436]	@ (80011a8 <HAL_RCC_OscConfig+0x270>)
 8000ff2:	4313      	orrs	r3, r2
 8000ff4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000ff6:	4b6c      	ldr	r3, [pc, #432]	@ (80011a8 <HAL_RCC_OscConfig+0x270>)
 8000ff8:	685b      	ldr	r3, [r3, #4]
 8000ffa:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	69db      	ldr	r3, [r3, #28]
 8001002:	021b      	lsls	r3, r3, #8
 8001004:	4968      	ldr	r1, [pc, #416]	@ (80011a8 <HAL_RCC_OscConfig+0x270>)
 8001006:	4313      	orrs	r3, r2
 8001008:	604b      	str	r3, [r1, #4]
 800100a:	e025      	b.n	8001058 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800100c:	4b66      	ldr	r3, [pc, #408]	@ (80011a8 <HAL_RCC_OscConfig+0x270>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	4a65      	ldr	r2, [pc, #404]	@ (80011a8 <HAL_RCC_OscConfig+0x270>)
 8001012:	f043 0308 	orr.w	r3, r3, #8
 8001016:	6013      	str	r3, [r2, #0]
 8001018:	4b63      	ldr	r3, [pc, #396]	@ (80011a8 <HAL_RCC_OscConfig+0x270>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	6a1b      	ldr	r3, [r3, #32]
 8001024:	4960      	ldr	r1, [pc, #384]	@ (80011a8 <HAL_RCC_OscConfig+0x270>)
 8001026:	4313      	orrs	r3, r2
 8001028:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800102a:	4b5f      	ldr	r3, [pc, #380]	@ (80011a8 <HAL_RCC_OscConfig+0x270>)
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	69db      	ldr	r3, [r3, #28]
 8001036:	021b      	lsls	r3, r3, #8
 8001038:	495b      	ldr	r1, [pc, #364]	@ (80011a8 <HAL_RCC_OscConfig+0x270>)
 800103a:	4313      	orrs	r3, r2
 800103c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800103e:	69bb      	ldr	r3, [r7, #24]
 8001040:	2b00      	cmp	r3, #0
 8001042:	d109      	bne.n	8001058 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	6a1b      	ldr	r3, [r3, #32]
 8001048:	4618      	mov	r0, r3
 800104a:	f000 fcdd 	bl	8001a08 <RCC_SetFlashLatencyFromMSIRange>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001054:	2301      	movs	r3, #1
 8001056:	e343      	b.n	80016e0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001058:	f000 fc4a 	bl	80018f0 <HAL_RCC_GetSysClockFreq>
 800105c:	4602      	mov	r2, r0
 800105e:	4b52      	ldr	r3, [pc, #328]	@ (80011a8 <HAL_RCC_OscConfig+0x270>)
 8001060:	689b      	ldr	r3, [r3, #8]
 8001062:	091b      	lsrs	r3, r3, #4
 8001064:	f003 030f 	and.w	r3, r3, #15
 8001068:	4950      	ldr	r1, [pc, #320]	@ (80011ac <HAL_RCC_OscConfig+0x274>)
 800106a:	5ccb      	ldrb	r3, [r1, r3]
 800106c:	f003 031f 	and.w	r3, r3, #31
 8001070:	fa22 f303 	lsr.w	r3, r2, r3
 8001074:	4a4e      	ldr	r2, [pc, #312]	@ (80011b0 <HAL_RCC_OscConfig+0x278>)
 8001076:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001078:	4b4e      	ldr	r3, [pc, #312]	@ (80011b4 <HAL_RCC_OscConfig+0x27c>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	4618      	mov	r0, r3
 800107e:	f7ff fd91 	bl	8000ba4 <HAL_InitTick>
 8001082:	4603      	mov	r3, r0
 8001084:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001086:	7bfb      	ldrb	r3, [r7, #15]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d052      	beq.n	8001132 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800108c:	7bfb      	ldrb	r3, [r7, #15]
 800108e:	e327      	b.n	80016e0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	699b      	ldr	r3, [r3, #24]
 8001094:	2b00      	cmp	r3, #0
 8001096:	d032      	beq.n	80010fe <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001098:	4b43      	ldr	r3, [pc, #268]	@ (80011a8 <HAL_RCC_OscConfig+0x270>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4a42      	ldr	r2, [pc, #264]	@ (80011a8 <HAL_RCC_OscConfig+0x270>)
 800109e:	f043 0301 	orr.w	r3, r3, #1
 80010a2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80010a4:	f7ff fdce 	bl	8000c44 <HAL_GetTick>
 80010a8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80010aa:	e008      	b.n	80010be <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80010ac:	f7ff fdca 	bl	8000c44 <HAL_GetTick>
 80010b0:	4602      	mov	r2, r0
 80010b2:	693b      	ldr	r3, [r7, #16]
 80010b4:	1ad3      	subs	r3, r2, r3
 80010b6:	2b02      	cmp	r3, #2
 80010b8:	d901      	bls.n	80010be <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80010ba:	2303      	movs	r3, #3
 80010bc:	e310      	b.n	80016e0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80010be:	4b3a      	ldr	r3, [pc, #232]	@ (80011a8 <HAL_RCC_OscConfig+0x270>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	f003 0302 	and.w	r3, r3, #2
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d0f0      	beq.n	80010ac <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80010ca:	4b37      	ldr	r3, [pc, #220]	@ (80011a8 <HAL_RCC_OscConfig+0x270>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	4a36      	ldr	r2, [pc, #216]	@ (80011a8 <HAL_RCC_OscConfig+0x270>)
 80010d0:	f043 0308 	orr.w	r3, r3, #8
 80010d4:	6013      	str	r3, [r2, #0]
 80010d6:	4b34      	ldr	r3, [pc, #208]	@ (80011a8 <HAL_RCC_OscConfig+0x270>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	6a1b      	ldr	r3, [r3, #32]
 80010e2:	4931      	ldr	r1, [pc, #196]	@ (80011a8 <HAL_RCC_OscConfig+0x270>)
 80010e4:	4313      	orrs	r3, r2
 80010e6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80010e8:	4b2f      	ldr	r3, [pc, #188]	@ (80011a8 <HAL_RCC_OscConfig+0x270>)
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	69db      	ldr	r3, [r3, #28]
 80010f4:	021b      	lsls	r3, r3, #8
 80010f6:	492c      	ldr	r1, [pc, #176]	@ (80011a8 <HAL_RCC_OscConfig+0x270>)
 80010f8:	4313      	orrs	r3, r2
 80010fa:	604b      	str	r3, [r1, #4]
 80010fc:	e01a      	b.n	8001134 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80010fe:	4b2a      	ldr	r3, [pc, #168]	@ (80011a8 <HAL_RCC_OscConfig+0x270>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	4a29      	ldr	r2, [pc, #164]	@ (80011a8 <HAL_RCC_OscConfig+0x270>)
 8001104:	f023 0301 	bic.w	r3, r3, #1
 8001108:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800110a:	f7ff fd9b 	bl	8000c44 <HAL_GetTick>
 800110e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001110:	e008      	b.n	8001124 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001112:	f7ff fd97 	bl	8000c44 <HAL_GetTick>
 8001116:	4602      	mov	r2, r0
 8001118:	693b      	ldr	r3, [r7, #16]
 800111a:	1ad3      	subs	r3, r2, r3
 800111c:	2b02      	cmp	r3, #2
 800111e:	d901      	bls.n	8001124 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001120:	2303      	movs	r3, #3
 8001122:	e2dd      	b.n	80016e0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001124:	4b20      	ldr	r3, [pc, #128]	@ (80011a8 <HAL_RCC_OscConfig+0x270>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	f003 0302 	and.w	r3, r3, #2
 800112c:	2b00      	cmp	r3, #0
 800112e:	d1f0      	bne.n	8001112 <HAL_RCC_OscConfig+0x1da>
 8001130:	e000      	b.n	8001134 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001132:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	f003 0301 	and.w	r3, r3, #1
 800113c:	2b00      	cmp	r3, #0
 800113e:	d074      	beq.n	800122a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001140:	69bb      	ldr	r3, [r7, #24]
 8001142:	2b08      	cmp	r3, #8
 8001144:	d005      	beq.n	8001152 <HAL_RCC_OscConfig+0x21a>
 8001146:	69bb      	ldr	r3, [r7, #24]
 8001148:	2b0c      	cmp	r3, #12
 800114a:	d10e      	bne.n	800116a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800114c:	697b      	ldr	r3, [r7, #20]
 800114e:	2b03      	cmp	r3, #3
 8001150:	d10b      	bne.n	800116a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001152:	4b15      	ldr	r3, [pc, #84]	@ (80011a8 <HAL_RCC_OscConfig+0x270>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800115a:	2b00      	cmp	r3, #0
 800115c:	d064      	beq.n	8001228 <HAL_RCC_OscConfig+0x2f0>
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	685b      	ldr	r3, [r3, #4]
 8001162:	2b00      	cmp	r3, #0
 8001164:	d160      	bne.n	8001228 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001166:	2301      	movs	r3, #1
 8001168:	e2ba      	b.n	80016e0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	685b      	ldr	r3, [r3, #4]
 800116e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001172:	d106      	bne.n	8001182 <HAL_RCC_OscConfig+0x24a>
 8001174:	4b0c      	ldr	r3, [pc, #48]	@ (80011a8 <HAL_RCC_OscConfig+0x270>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4a0b      	ldr	r2, [pc, #44]	@ (80011a8 <HAL_RCC_OscConfig+0x270>)
 800117a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800117e:	6013      	str	r3, [r2, #0]
 8001180:	e026      	b.n	80011d0 <HAL_RCC_OscConfig+0x298>
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800118a:	d115      	bne.n	80011b8 <HAL_RCC_OscConfig+0x280>
 800118c:	4b06      	ldr	r3, [pc, #24]	@ (80011a8 <HAL_RCC_OscConfig+0x270>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4a05      	ldr	r2, [pc, #20]	@ (80011a8 <HAL_RCC_OscConfig+0x270>)
 8001192:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001196:	6013      	str	r3, [r2, #0]
 8001198:	4b03      	ldr	r3, [pc, #12]	@ (80011a8 <HAL_RCC_OscConfig+0x270>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4a02      	ldr	r2, [pc, #8]	@ (80011a8 <HAL_RCC_OscConfig+0x270>)
 800119e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80011a2:	6013      	str	r3, [r2, #0]
 80011a4:	e014      	b.n	80011d0 <HAL_RCC_OscConfig+0x298>
 80011a6:	bf00      	nop
 80011a8:	40021000 	.word	0x40021000
 80011ac:	080024b4 	.word	0x080024b4
 80011b0:	20000000 	.word	0x20000000
 80011b4:	20000004 	.word	0x20000004
 80011b8:	4ba0      	ldr	r3, [pc, #640]	@ (800143c <HAL_RCC_OscConfig+0x504>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	4a9f      	ldr	r2, [pc, #636]	@ (800143c <HAL_RCC_OscConfig+0x504>)
 80011be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80011c2:	6013      	str	r3, [r2, #0]
 80011c4:	4b9d      	ldr	r3, [pc, #628]	@ (800143c <HAL_RCC_OscConfig+0x504>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a9c      	ldr	r2, [pc, #624]	@ (800143c <HAL_RCC_OscConfig+0x504>)
 80011ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80011ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d013      	beq.n	8001200 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011d8:	f7ff fd34 	bl	8000c44 <HAL_GetTick>
 80011dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80011de:	e008      	b.n	80011f2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011e0:	f7ff fd30 	bl	8000c44 <HAL_GetTick>
 80011e4:	4602      	mov	r2, r0
 80011e6:	693b      	ldr	r3, [r7, #16]
 80011e8:	1ad3      	subs	r3, r2, r3
 80011ea:	2b64      	cmp	r3, #100	@ 0x64
 80011ec:	d901      	bls.n	80011f2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80011ee:	2303      	movs	r3, #3
 80011f0:	e276      	b.n	80016e0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80011f2:	4b92      	ldr	r3, [pc, #584]	@ (800143c <HAL_RCC_OscConfig+0x504>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d0f0      	beq.n	80011e0 <HAL_RCC_OscConfig+0x2a8>
 80011fe:	e014      	b.n	800122a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001200:	f7ff fd20 	bl	8000c44 <HAL_GetTick>
 8001204:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001206:	e008      	b.n	800121a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001208:	f7ff fd1c 	bl	8000c44 <HAL_GetTick>
 800120c:	4602      	mov	r2, r0
 800120e:	693b      	ldr	r3, [r7, #16]
 8001210:	1ad3      	subs	r3, r2, r3
 8001212:	2b64      	cmp	r3, #100	@ 0x64
 8001214:	d901      	bls.n	800121a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001216:	2303      	movs	r3, #3
 8001218:	e262      	b.n	80016e0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800121a:	4b88      	ldr	r3, [pc, #544]	@ (800143c <HAL_RCC_OscConfig+0x504>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001222:	2b00      	cmp	r3, #0
 8001224:	d1f0      	bne.n	8001208 <HAL_RCC_OscConfig+0x2d0>
 8001226:	e000      	b.n	800122a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001228:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	f003 0302 	and.w	r3, r3, #2
 8001232:	2b00      	cmp	r3, #0
 8001234:	d060      	beq.n	80012f8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001236:	69bb      	ldr	r3, [r7, #24]
 8001238:	2b04      	cmp	r3, #4
 800123a:	d005      	beq.n	8001248 <HAL_RCC_OscConfig+0x310>
 800123c:	69bb      	ldr	r3, [r7, #24]
 800123e:	2b0c      	cmp	r3, #12
 8001240:	d119      	bne.n	8001276 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001242:	697b      	ldr	r3, [r7, #20]
 8001244:	2b02      	cmp	r3, #2
 8001246:	d116      	bne.n	8001276 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001248:	4b7c      	ldr	r3, [pc, #496]	@ (800143c <HAL_RCC_OscConfig+0x504>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001250:	2b00      	cmp	r3, #0
 8001252:	d005      	beq.n	8001260 <HAL_RCC_OscConfig+0x328>
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	68db      	ldr	r3, [r3, #12]
 8001258:	2b00      	cmp	r3, #0
 800125a:	d101      	bne.n	8001260 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800125c:	2301      	movs	r3, #1
 800125e:	e23f      	b.n	80016e0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001260:	4b76      	ldr	r3, [pc, #472]	@ (800143c <HAL_RCC_OscConfig+0x504>)
 8001262:	685b      	ldr	r3, [r3, #4]
 8001264:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	691b      	ldr	r3, [r3, #16]
 800126c:	061b      	lsls	r3, r3, #24
 800126e:	4973      	ldr	r1, [pc, #460]	@ (800143c <HAL_RCC_OscConfig+0x504>)
 8001270:	4313      	orrs	r3, r2
 8001272:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001274:	e040      	b.n	80012f8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	68db      	ldr	r3, [r3, #12]
 800127a:	2b00      	cmp	r3, #0
 800127c:	d023      	beq.n	80012c6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800127e:	4b6f      	ldr	r3, [pc, #444]	@ (800143c <HAL_RCC_OscConfig+0x504>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	4a6e      	ldr	r2, [pc, #440]	@ (800143c <HAL_RCC_OscConfig+0x504>)
 8001284:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001288:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800128a:	f7ff fcdb 	bl	8000c44 <HAL_GetTick>
 800128e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001290:	e008      	b.n	80012a4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001292:	f7ff fcd7 	bl	8000c44 <HAL_GetTick>
 8001296:	4602      	mov	r2, r0
 8001298:	693b      	ldr	r3, [r7, #16]
 800129a:	1ad3      	subs	r3, r2, r3
 800129c:	2b02      	cmp	r3, #2
 800129e:	d901      	bls.n	80012a4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80012a0:	2303      	movs	r3, #3
 80012a2:	e21d      	b.n	80016e0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80012a4:	4b65      	ldr	r3, [pc, #404]	@ (800143c <HAL_RCC_OscConfig+0x504>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d0f0      	beq.n	8001292 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012b0:	4b62      	ldr	r3, [pc, #392]	@ (800143c <HAL_RCC_OscConfig+0x504>)
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	691b      	ldr	r3, [r3, #16]
 80012bc:	061b      	lsls	r3, r3, #24
 80012be:	495f      	ldr	r1, [pc, #380]	@ (800143c <HAL_RCC_OscConfig+0x504>)
 80012c0:	4313      	orrs	r3, r2
 80012c2:	604b      	str	r3, [r1, #4]
 80012c4:	e018      	b.n	80012f8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80012c6:	4b5d      	ldr	r3, [pc, #372]	@ (800143c <HAL_RCC_OscConfig+0x504>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	4a5c      	ldr	r2, [pc, #368]	@ (800143c <HAL_RCC_OscConfig+0x504>)
 80012cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80012d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012d2:	f7ff fcb7 	bl	8000c44 <HAL_GetTick>
 80012d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80012d8:	e008      	b.n	80012ec <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012da:	f7ff fcb3 	bl	8000c44 <HAL_GetTick>
 80012de:	4602      	mov	r2, r0
 80012e0:	693b      	ldr	r3, [r7, #16]
 80012e2:	1ad3      	subs	r3, r2, r3
 80012e4:	2b02      	cmp	r3, #2
 80012e6:	d901      	bls.n	80012ec <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80012e8:	2303      	movs	r3, #3
 80012ea:	e1f9      	b.n	80016e0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80012ec:	4b53      	ldr	r3, [pc, #332]	@ (800143c <HAL_RCC_OscConfig+0x504>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d1f0      	bne.n	80012da <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	f003 0308 	and.w	r3, r3, #8
 8001300:	2b00      	cmp	r3, #0
 8001302:	d03c      	beq.n	800137e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	695b      	ldr	r3, [r3, #20]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d01c      	beq.n	8001346 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800130c:	4b4b      	ldr	r3, [pc, #300]	@ (800143c <HAL_RCC_OscConfig+0x504>)
 800130e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001312:	4a4a      	ldr	r2, [pc, #296]	@ (800143c <HAL_RCC_OscConfig+0x504>)
 8001314:	f043 0301 	orr.w	r3, r3, #1
 8001318:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800131c:	f7ff fc92 	bl	8000c44 <HAL_GetTick>
 8001320:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001322:	e008      	b.n	8001336 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001324:	f7ff fc8e 	bl	8000c44 <HAL_GetTick>
 8001328:	4602      	mov	r2, r0
 800132a:	693b      	ldr	r3, [r7, #16]
 800132c:	1ad3      	subs	r3, r2, r3
 800132e:	2b02      	cmp	r3, #2
 8001330:	d901      	bls.n	8001336 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001332:	2303      	movs	r3, #3
 8001334:	e1d4      	b.n	80016e0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001336:	4b41      	ldr	r3, [pc, #260]	@ (800143c <HAL_RCC_OscConfig+0x504>)
 8001338:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800133c:	f003 0302 	and.w	r3, r3, #2
 8001340:	2b00      	cmp	r3, #0
 8001342:	d0ef      	beq.n	8001324 <HAL_RCC_OscConfig+0x3ec>
 8001344:	e01b      	b.n	800137e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001346:	4b3d      	ldr	r3, [pc, #244]	@ (800143c <HAL_RCC_OscConfig+0x504>)
 8001348:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800134c:	4a3b      	ldr	r2, [pc, #236]	@ (800143c <HAL_RCC_OscConfig+0x504>)
 800134e:	f023 0301 	bic.w	r3, r3, #1
 8001352:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001356:	f7ff fc75 	bl	8000c44 <HAL_GetTick>
 800135a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800135c:	e008      	b.n	8001370 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800135e:	f7ff fc71 	bl	8000c44 <HAL_GetTick>
 8001362:	4602      	mov	r2, r0
 8001364:	693b      	ldr	r3, [r7, #16]
 8001366:	1ad3      	subs	r3, r2, r3
 8001368:	2b02      	cmp	r3, #2
 800136a:	d901      	bls.n	8001370 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800136c:	2303      	movs	r3, #3
 800136e:	e1b7      	b.n	80016e0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001370:	4b32      	ldr	r3, [pc, #200]	@ (800143c <HAL_RCC_OscConfig+0x504>)
 8001372:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001376:	f003 0302 	and.w	r3, r3, #2
 800137a:	2b00      	cmp	r3, #0
 800137c:	d1ef      	bne.n	800135e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f003 0304 	and.w	r3, r3, #4
 8001386:	2b00      	cmp	r3, #0
 8001388:	f000 80a6 	beq.w	80014d8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800138c:	2300      	movs	r3, #0
 800138e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001390:	4b2a      	ldr	r3, [pc, #168]	@ (800143c <HAL_RCC_OscConfig+0x504>)
 8001392:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001394:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001398:	2b00      	cmp	r3, #0
 800139a:	d10d      	bne.n	80013b8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800139c:	4b27      	ldr	r3, [pc, #156]	@ (800143c <HAL_RCC_OscConfig+0x504>)
 800139e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013a0:	4a26      	ldr	r2, [pc, #152]	@ (800143c <HAL_RCC_OscConfig+0x504>)
 80013a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80013a8:	4b24      	ldr	r3, [pc, #144]	@ (800143c <HAL_RCC_OscConfig+0x504>)
 80013aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013b0:	60bb      	str	r3, [r7, #8]
 80013b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80013b4:	2301      	movs	r3, #1
 80013b6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80013b8:	4b21      	ldr	r3, [pc, #132]	@ (8001440 <HAL_RCC_OscConfig+0x508>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d118      	bne.n	80013f6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80013c4:	4b1e      	ldr	r3, [pc, #120]	@ (8001440 <HAL_RCC_OscConfig+0x508>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4a1d      	ldr	r2, [pc, #116]	@ (8001440 <HAL_RCC_OscConfig+0x508>)
 80013ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013ce:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80013d0:	f7ff fc38 	bl	8000c44 <HAL_GetTick>
 80013d4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80013d6:	e008      	b.n	80013ea <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013d8:	f7ff fc34 	bl	8000c44 <HAL_GetTick>
 80013dc:	4602      	mov	r2, r0
 80013de:	693b      	ldr	r3, [r7, #16]
 80013e0:	1ad3      	subs	r3, r2, r3
 80013e2:	2b02      	cmp	r3, #2
 80013e4:	d901      	bls.n	80013ea <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80013e6:	2303      	movs	r3, #3
 80013e8:	e17a      	b.n	80016e0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80013ea:	4b15      	ldr	r3, [pc, #84]	@ (8001440 <HAL_RCC_OscConfig+0x508>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d0f0      	beq.n	80013d8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	689b      	ldr	r3, [r3, #8]
 80013fa:	2b01      	cmp	r3, #1
 80013fc:	d108      	bne.n	8001410 <HAL_RCC_OscConfig+0x4d8>
 80013fe:	4b0f      	ldr	r3, [pc, #60]	@ (800143c <HAL_RCC_OscConfig+0x504>)
 8001400:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001404:	4a0d      	ldr	r2, [pc, #52]	@ (800143c <HAL_RCC_OscConfig+0x504>)
 8001406:	f043 0301 	orr.w	r3, r3, #1
 800140a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800140e:	e029      	b.n	8001464 <HAL_RCC_OscConfig+0x52c>
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	689b      	ldr	r3, [r3, #8]
 8001414:	2b05      	cmp	r3, #5
 8001416:	d115      	bne.n	8001444 <HAL_RCC_OscConfig+0x50c>
 8001418:	4b08      	ldr	r3, [pc, #32]	@ (800143c <HAL_RCC_OscConfig+0x504>)
 800141a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800141e:	4a07      	ldr	r2, [pc, #28]	@ (800143c <HAL_RCC_OscConfig+0x504>)
 8001420:	f043 0304 	orr.w	r3, r3, #4
 8001424:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001428:	4b04      	ldr	r3, [pc, #16]	@ (800143c <HAL_RCC_OscConfig+0x504>)
 800142a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800142e:	4a03      	ldr	r2, [pc, #12]	@ (800143c <HAL_RCC_OscConfig+0x504>)
 8001430:	f043 0301 	orr.w	r3, r3, #1
 8001434:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001438:	e014      	b.n	8001464 <HAL_RCC_OscConfig+0x52c>
 800143a:	bf00      	nop
 800143c:	40021000 	.word	0x40021000
 8001440:	40007000 	.word	0x40007000
 8001444:	4b9c      	ldr	r3, [pc, #624]	@ (80016b8 <HAL_RCC_OscConfig+0x780>)
 8001446:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800144a:	4a9b      	ldr	r2, [pc, #620]	@ (80016b8 <HAL_RCC_OscConfig+0x780>)
 800144c:	f023 0301 	bic.w	r3, r3, #1
 8001450:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001454:	4b98      	ldr	r3, [pc, #608]	@ (80016b8 <HAL_RCC_OscConfig+0x780>)
 8001456:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800145a:	4a97      	ldr	r2, [pc, #604]	@ (80016b8 <HAL_RCC_OscConfig+0x780>)
 800145c:	f023 0304 	bic.w	r3, r3, #4
 8001460:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	689b      	ldr	r3, [r3, #8]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d016      	beq.n	800149a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800146c:	f7ff fbea 	bl	8000c44 <HAL_GetTick>
 8001470:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001472:	e00a      	b.n	800148a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001474:	f7ff fbe6 	bl	8000c44 <HAL_GetTick>
 8001478:	4602      	mov	r2, r0
 800147a:	693b      	ldr	r3, [r7, #16]
 800147c:	1ad3      	subs	r3, r2, r3
 800147e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001482:	4293      	cmp	r3, r2
 8001484:	d901      	bls.n	800148a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001486:	2303      	movs	r3, #3
 8001488:	e12a      	b.n	80016e0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800148a:	4b8b      	ldr	r3, [pc, #556]	@ (80016b8 <HAL_RCC_OscConfig+0x780>)
 800148c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001490:	f003 0302 	and.w	r3, r3, #2
 8001494:	2b00      	cmp	r3, #0
 8001496:	d0ed      	beq.n	8001474 <HAL_RCC_OscConfig+0x53c>
 8001498:	e015      	b.n	80014c6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800149a:	f7ff fbd3 	bl	8000c44 <HAL_GetTick>
 800149e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80014a0:	e00a      	b.n	80014b8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014a2:	f7ff fbcf 	bl	8000c44 <HAL_GetTick>
 80014a6:	4602      	mov	r2, r0
 80014a8:	693b      	ldr	r3, [r7, #16]
 80014aa:	1ad3      	subs	r3, r2, r3
 80014ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80014b0:	4293      	cmp	r3, r2
 80014b2:	d901      	bls.n	80014b8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80014b4:	2303      	movs	r3, #3
 80014b6:	e113      	b.n	80016e0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80014b8:	4b7f      	ldr	r3, [pc, #508]	@ (80016b8 <HAL_RCC_OscConfig+0x780>)
 80014ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80014be:	f003 0302 	and.w	r3, r3, #2
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d1ed      	bne.n	80014a2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80014c6:	7ffb      	ldrb	r3, [r7, #31]
 80014c8:	2b01      	cmp	r3, #1
 80014ca:	d105      	bne.n	80014d8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80014cc:	4b7a      	ldr	r3, [pc, #488]	@ (80016b8 <HAL_RCC_OscConfig+0x780>)
 80014ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014d0:	4a79      	ldr	r2, [pc, #484]	@ (80016b8 <HAL_RCC_OscConfig+0x780>)
 80014d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80014d6:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014dc:	2b00      	cmp	r3, #0
 80014de:	f000 80fe 	beq.w	80016de <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014e6:	2b02      	cmp	r3, #2
 80014e8:	f040 80d0 	bne.w	800168c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80014ec:	4b72      	ldr	r3, [pc, #456]	@ (80016b8 <HAL_RCC_OscConfig+0x780>)
 80014ee:	68db      	ldr	r3, [r3, #12]
 80014f0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80014f2:	697b      	ldr	r3, [r7, #20]
 80014f4:	f003 0203 	and.w	r2, r3, #3
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014fc:	429a      	cmp	r2, r3
 80014fe:	d130      	bne.n	8001562 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800150a:	3b01      	subs	r3, #1
 800150c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800150e:	429a      	cmp	r2, r3
 8001510:	d127      	bne.n	8001562 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001512:	697b      	ldr	r3, [r7, #20]
 8001514:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800151c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800151e:	429a      	cmp	r2, r3
 8001520:	d11f      	bne.n	8001562 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001522:	697b      	ldr	r3, [r7, #20]
 8001524:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001528:	687a      	ldr	r2, [r7, #4]
 800152a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800152c:	2a07      	cmp	r2, #7
 800152e:	bf14      	ite	ne
 8001530:	2201      	movne	r2, #1
 8001532:	2200      	moveq	r2, #0
 8001534:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001536:	4293      	cmp	r3, r2
 8001538:	d113      	bne.n	8001562 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800153a:	697b      	ldr	r3, [r7, #20]
 800153c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001544:	085b      	lsrs	r3, r3, #1
 8001546:	3b01      	subs	r3, #1
 8001548:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800154a:	429a      	cmp	r2, r3
 800154c:	d109      	bne.n	8001562 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800154e:	697b      	ldr	r3, [r7, #20]
 8001550:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001558:	085b      	lsrs	r3, r3, #1
 800155a:	3b01      	subs	r3, #1
 800155c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800155e:	429a      	cmp	r2, r3
 8001560:	d06e      	beq.n	8001640 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001562:	69bb      	ldr	r3, [r7, #24]
 8001564:	2b0c      	cmp	r3, #12
 8001566:	d069      	beq.n	800163c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001568:	4b53      	ldr	r3, [pc, #332]	@ (80016b8 <HAL_RCC_OscConfig+0x780>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001570:	2b00      	cmp	r3, #0
 8001572:	d105      	bne.n	8001580 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001574:	4b50      	ldr	r3, [pc, #320]	@ (80016b8 <HAL_RCC_OscConfig+0x780>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800157c:	2b00      	cmp	r3, #0
 800157e:	d001      	beq.n	8001584 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001580:	2301      	movs	r3, #1
 8001582:	e0ad      	b.n	80016e0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001584:	4b4c      	ldr	r3, [pc, #304]	@ (80016b8 <HAL_RCC_OscConfig+0x780>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	4a4b      	ldr	r2, [pc, #300]	@ (80016b8 <HAL_RCC_OscConfig+0x780>)
 800158a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800158e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001590:	f7ff fb58 	bl	8000c44 <HAL_GetTick>
 8001594:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001596:	e008      	b.n	80015aa <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001598:	f7ff fb54 	bl	8000c44 <HAL_GetTick>
 800159c:	4602      	mov	r2, r0
 800159e:	693b      	ldr	r3, [r7, #16]
 80015a0:	1ad3      	subs	r3, r2, r3
 80015a2:	2b02      	cmp	r3, #2
 80015a4:	d901      	bls.n	80015aa <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80015a6:	2303      	movs	r3, #3
 80015a8:	e09a      	b.n	80016e0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80015aa:	4b43      	ldr	r3, [pc, #268]	@ (80016b8 <HAL_RCC_OscConfig+0x780>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d1f0      	bne.n	8001598 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80015b6:	4b40      	ldr	r3, [pc, #256]	@ (80016b8 <HAL_RCC_OscConfig+0x780>)
 80015b8:	68da      	ldr	r2, [r3, #12]
 80015ba:	4b40      	ldr	r3, [pc, #256]	@ (80016bc <HAL_RCC_OscConfig+0x784>)
 80015bc:	4013      	ands	r3, r2
 80015be:	687a      	ldr	r2, [r7, #4]
 80015c0:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80015c2:	687a      	ldr	r2, [r7, #4]
 80015c4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80015c6:	3a01      	subs	r2, #1
 80015c8:	0112      	lsls	r2, r2, #4
 80015ca:	4311      	orrs	r1, r2
 80015cc:	687a      	ldr	r2, [r7, #4]
 80015ce:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80015d0:	0212      	lsls	r2, r2, #8
 80015d2:	4311      	orrs	r1, r2
 80015d4:	687a      	ldr	r2, [r7, #4]
 80015d6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80015d8:	0852      	lsrs	r2, r2, #1
 80015da:	3a01      	subs	r2, #1
 80015dc:	0552      	lsls	r2, r2, #21
 80015de:	4311      	orrs	r1, r2
 80015e0:	687a      	ldr	r2, [r7, #4]
 80015e2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80015e4:	0852      	lsrs	r2, r2, #1
 80015e6:	3a01      	subs	r2, #1
 80015e8:	0652      	lsls	r2, r2, #25
 80015ea:	4311      	orrs	r1, r2
 80015ec:	687a      	ldr	r2, [r7, #4]
 80015ee:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80015f0:	0912      	lsrs	r2, r2, #4
 80015f2:	0452      	lsls	r2, r2, #17
 80015f4:	430a      	orrs	r2, r1
 80015f6:	4930      	ldr	r1, [pc, #192]	@ (80016b8 <HAL_RCC_OscConfig+0x780>)
 80015f8:	4313      	orrs	r3, r2
 80015fa:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80015fc:	4b2e      	ldr	r3, [pc, #184]	@ (80016b8 <HAL_RCC_OscConfig+0x780>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4a2d      	ldr	r2, [pc, #180]	@ (80016b8 <HAL_RCC_OscConfig+0x780>)
 8001602:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001606:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001608:	4b2b      	ldr	r3, [pc, #172]	@ (80016b8 <HAL_RCC_OscConfig+0x780>)
 800160a:	68db      	ldr	r3, [r3, #12]
 800160c:	4a2a      	ldr	r2, [pc, #168]	@ (80016b8 <HAL_RCC_OscConfig+0x780>)
 800160e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001612:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001614:	f7ff fb16 	bl	8000c44 <HAL_GetTick>
 8001618:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800161a:	e008      	b.n	800162e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800161c:	f7ff fb12 	bl	8000c44 <HAL_GetTick>
 8001620:	4602      	mov	r2, r0
 8001622:	693b      	ldr	r3, [r7, #16]
 8001624:	1ad3      	subs	r3, r2, r3
 8001626:	2b02      	cmp	r3, #2
 8001628:	d901      	bls.n	800162e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800162a:	2303      	movs	r3, #3
 800162c:	e058      	b.n	80016e0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800162e:	4b22      	ldr	r3, [pc, #136]	@ (80016b8 <HAL_RCC_OscConfig+0x780>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001636:	2b00      	cmp	r3, #0
 8001638:	d0f0      	beq.n	800161c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800163a:	e050      	b.n	80016de <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800163c:	2301      	movs	r3, #1
 800163e:	e04f      	b.n	80016e0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001640:	4b1d      	ldr	r3, [pc, #116]	@ (80016b8 <HAL_RCC_OscConfig+0x780>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001648:	2b00      	cmp	r3, #0
 800164a:	d148      	bne.n	80016de <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800164c:	4b1a      	ldr	r3, [pc, #104]	@ (80016b8 <HAL_RCC_OscConfig+0x780>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	4a19      	ldr	r2, [pc, #100]	@ (80016b8 <HAL_RCC_OscConfig+0x780>)
 8001652:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001656:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001658:	4b17      	ldr	r3, [pc, #92]	@ (80016b8 <HAL_RCC_OscConfig+0x780>)
 800165a:	68db      	ldr	r3, [r3, #12]
 800165c:	4a16      	ldr	r2, [pc, #88]	@ (80016b8 <HAL_RCC_OscConfig+0x780>)
 800165e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001662:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001664:	f7ff faee 	bl	8000c44 <HAL_GetTick>
 8001668:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800166a:	e008      	b.n	800167e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800166c:	f7ff faea 	bl	8000c44 <HAL_GetTick>
 8001670:	4602      	mov	r2, r0
 8001672:	693b      	ldr	r3, [r7, #16]
 8001674:	1ad3      	subs	r3, r2, r3
 8001676:	2b02      	cmp	r3, #2
 8001678:	d901      	bls.n	800167e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800167a:	2303      	movs	r3, #3
 800167c:	e030      	b.n	80016e0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800167e:	4b0e      	ldr	r3, [pc, #56]	@ (80016b8 <HAL_RCC_OscConfig+0x780>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001686:	2b00      	cmp	r3, #0
 8001688:	d0f0      	beq.n	800166c <HAL_RCC_OscConfig+0x734>
 800168a:	e028      	b.n	80016de <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800168c:	69bb      	ldr	r3, [r7, #24]
 800168e:	2b0c      	cmp	r3, #12
 8001690:	d023      	beq.n	80016da <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001692:	4b09      	ldr	r3, [pc, #36]	@ (80016b8 <HAL_RCC_OscConfig+0x780>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4a08      	ldr	r2, [pc, #32]	@ (80016b8 <HAL_RCC_OscConfig+0x780>)
 8001698:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800169c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800169e:	f7ff fad1 	bl	8000c44 <HAL_GetTick>
 80016a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016a4:	e00c      	b.n	80016c0 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016a6:	f7ff facd 	bl	8000c44 <HAL_GetTick>
 80016aa:	4602      	mov	r2, r0
 80016ac:	693b      	ldr	r3, [r7, #16]
 80016ae:	1ad3      	subs	r3, r2, r3
 80016b0:	2b02      	cmp	r3, #2
 80016b2:	d905      	bls.n	80016c0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80016b4:	2303      	movs	r3, #3
 80016b6:	e013      	b.n	80016e0 <HAL_RCC_OscConfig+0x7a8>
 80016b8:	40021000 	.word	0x40021000
 80016bc:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016c0:	4b09      	ldr	r3, [pc, #36]	@ (80016e8 <HAL_RCC_OscConfig+0x7b0>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d1ec      	bne.n	80016a6 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80016cc:	4b06      	ldr	r3, [pc, #24]	@ (80016e8 <HAL_RCC_OscConfig+0x7b0>)
 80016ce:	68da      	ldr	r2, [r3, #12]
 80016d0:	4905      	ldr	r1, [pc, #20]	@ (80016e8 <HAL_RCC_OscConfig+0x7b0>)
 80016d2:	4b06      	ldr	r3, [pc, #24]	@ (80016ec <HAL_RCC_OscConfig+0x7b4>)
 80016d4:	4013      	ands	r3, r2
 80016d6:	60cb      	str	r3, [r1, #12]
 80016d8:	e001      	b.n	80016de <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80016da:	2301      	movs	r3, #1
 80016dc:	e000      	b.n	80016e0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80016de:	2300      	movs	r3, #0
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	3720      	adds	r7, #32
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	40021000 	.word	0x40021000
 80016ec:	feeefffc 	.word	0xfeeefffc

080016f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b084      	sub	sp, #16
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
 80016f8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d101      	bne.n	8001704 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001700:	2301      	movs	r3, #1
 8001702:	e0e7      	b.n	80018d4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001704:	4b75      	ldr	r3, [pc, #468]	@ (80018dc <HAL_RCC_ClockConfig+0x1ec>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	f003 0307 	and.w	r3, r3, #7
 800170c:	683a      	ldr	r2, [r7, #0]
 800170e:	429a      	cmp	r2, r3
 8001710:	d910      	bls.n	8001734 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001712:	4b72      	ldr	r3, [pc, #456]	@ (80018dc <HAL_RCC_ClockConfig+0x1ec>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f023 0207 	bic.w	r2, r3, #7
 800171a:	4970      	ldr	r1, [pc, #448]	@ (80018dc <HAL_RCC_ClockConfig+0x1ec>)
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	4313      	orrs	r3, r2
 8001720:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001722:	4b6e      	ldr	r3, [pc, #440]	@ (80018dc <HAL_RCC_ClockConfig+0x1ec>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f003 0307 	and.w	r3, r3, #7
 800172a:	683a      	ldr	r2, [r7, #0]
 800172c:	429a      	cmp	r2, r3
 800172e:	d001      	beq.n	8001734 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001730:	2301      	movs	r3, #1
 8001732:	e0cf      	b.n	80018d4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f003 0302 	and.w	r3, r3, #2
 800173c:	2b00      	cmp	r3, #0
 800173e:	d010      	beq.n	8001762 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	689a      	ldr	r2, [r3, #8]
 8001744:	4b66      	ldr	r3, [pc, #408]	@ (80018e0 <HAL_RCC_ClockConfig+0x1f0>)
 8001746:	689b      	ldr	r3, [r3, #8]
 8001748:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800174c:	429a      	cmp	r2, r3
 800174e:	d908      	bls.n	8001762 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001750:	4b63      	ldr	r3, [pc, #396]	@ (80018e0 <HAL_RCC_ClockConfig+0x1f0>)
 8001752:	689b      	ldr	r3, [r3, #8]
 8001754:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	689b      	ldr	r3, [r3, #8]
 800175c:	4960      	ldr	r1, [pc, #384]	@ (80018e0 <HAL_RCC_ClockConfig+0x1f0>)
 800175e:	4313      	orrs	r3, r2
 8001760:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f003 0301 	and.w	r3, r3, #1
 800176a:	2b00      	cmp	r3, #0
 800176c:	d04c      	beq.n	8001808 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	685b      	ldr	r3, [r3, #4]
 8001772:	2b03      	cmp	r3, #3
 8001774:	d107      	bne.n	8001786 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001776:	4b5a      	ldr	r3, [pc, #360]	@ (80018e0 <HAL_RCC_ClockConfig+0x1f0>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800177e:	2b00      	cmp	r3, #0
 8001780:	d121      	bne.n	80017c6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001782:	2301      	movs	r3, #1
 8001784:	e0a6      	b.n	80018d4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	2b02      	cmp	r3, #2
 800178c:	d107      	bne.n	800179e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800178e:	4b54      	ldr	r3, [pc, #336]	@ (80018e0 <HAL_RCC_ClockConfig+0x1f0>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001796:	2b00      	cmp	r3, #0
 8001798:	d115      	bne.n	80017c6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800179a:	2301      	movs	r3, #1
 800179c:	e09a      	b.n	80018d4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d107      	bne.n	80017b6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80017a6:	4b4e      	ldr	r3, [pc, #312]	@ (80018e0 <HAL_RCC_ClockConfig+0x1f0>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f003 0302 	and.w	r3, r3, #2
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d109      	bne.n	80017c6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80017b2:	2301      	movs	r3, #1
 80017b4:	e08e      	b.n	80018d4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80017b6:	4b4a      	ldr	r3, [pc, #296]	@ (80018e0 <HAL_RCC_ClockConfig+0x1f0>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d101      	bne.n	80017c6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80017c2:	2301      	movs	r3, #1
 80017c4:	e086      	b.n	80018d4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80017c6:	4b46      	ldr	r3, [pc, #280]	@ (80018e0 <HAL_RCC_ClockConfig+0x1f0>)
 80017c8:	689b      	ldr	r3, [r3, #8]
 80017ca:	f023 0203 	bic.w	r2, r3, #3
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	685b      	ldr	r3, [r3, #4]
 80017d2:	4943      	ldr	r1, [pc, #268]	@ (80018e0 <HAL_RCC_ClockConfig+0x1f0>)
 80017d4:	4313      	orrs	r3, r2
 80017d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80017d8:	f7ff fa34 	bl	8000c44 <HAL_GetTick>
 80017dc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017de:	e00a      	b.n	80017f6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017e0:	f7ff fa30 	bl	8000c44 <HAL_GetTick>
 80017e4:	4602      	mov	r2, r0
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	1ad3      	subs	r3, r2, r3
 80017ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d901      	bls.n	80017f6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80017f2:	2303      	movs	r3, #3
 80017f4:	e06e      	b.n	80018d4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017f6:	4b3a      	ldr	r3, [pc, #232]	@ (80018e0 <HAL_RCC_ClockConfig+0x1f0>)
 80017f8:	689b      	ldr	r3, [r3, #8]
 80017fa:	f003 020c 	and.w	r2, r3, #12
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	009b      	lsls	r3, r3, #2
 8001804:	429a      	cmp	r2, r3
 8001806:	d1eb      	bne.n	80017e0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f003 0302 	and.w	r3, r3, #2
 8001810:	2b00      	cmp	r3, #0
 8001812:	d010      	beq.n	8001836 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	689a      	ldr	r2, [r3, #8]
 8001818:	4b31      	ldr	r3, [pc, #196]	@ (80018e0 <HAL_RCC_ClockConfig+0x1f0>)
 800181a:	689b      	ldr	r3, [r3, #8]
 800181c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001820:	429a      	cmp	r2, r3
 8001822:	d208      	bcs.n	8001836 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001824:	4b2e      	ldr	r3, [pc, #184]	@ (80018e0 <HAL_RCC_ClockConfig+0x1f0>)
 8001826:	689b      	ldr	r3, [r3, #8]
 8001828:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	689b      	ldr	r3, [r3, #8]
 8001830:	492b      	ldr	r1, [pc, #172]	@ (80018e0 <HAL_RCC_ClockConfig+0x1f0>)
 8001832:	4313      	orrs	r3, r2
 8001834:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001836:	4b29      	ldr	r3, [pc, #164]	@ (80018dc <HAL_RCC_ClockConfig+0x1ec>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f003 0307 	and.w	r3, r3, #7
 800183e:	683a      	ldr	r2, [r7, #0]
 8001840:	429a      	cmp	r2, r3
 8001842:	d210      	bcs.n	8001866 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001844:	4b25      	ldr	r3, [pc, #148]	@ (80018dc <HAL_RCC_ClockConfig+0x1ec>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f023 0207 	bic.w	r2, r3, #7
 800184c:	4923      	ldr	r1, [pc, #140]	@ (80018dc <HAL_RCC_ClockConfig+0x1ec>)
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	4313      	orrs	r3, r2
 8001852:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001854:	4b21      	ldr	r3, [pc, #132]	@ (80018dc <HAL_RCC_ClockConfig+0x1ec>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f003 0307 	and.w	r3, r3, #7
 800185c:	683a      	ldr	r2, [r7, #0]
 800185e:	429a      	cmp	r2, r3
 8001860:	d001      	beq.n	8001866 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001862:	2301      	movs	r3, #1
 8001864:	e036      	b.n	80018d4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f003 0304 	and.w	r3, r3, #4
 800186e:	2b00      	cmp	r3, #0
 8001870:	d008      	beq.n	8001884 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001872:	4b1b      	ldr	r3, [pc, #108]	@ (80018e0 <HAL_RCC_ClockConfig+0x1f0>)
 8001874:	689b      	ldr	r3, [r3, #8]
 8001876:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	68db      	ldr	r3, [r3, #12]
 800187e:	4918      	ldr	r1, [pc, #96]	@ (80018e0 <HAL_RCC_ClockConfig+0x1f0>)
 8001880:	4313      	orrs	r3, r2
 8001882:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f003 0308 	and.w	r3, r3, #8
 800188c:	2b00      	cmp	r3, #0
 800188e:	d009      	beq.n	80018a4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001890:	4b13      	ldr	r3, [pc, #76]	@ (80018e0 <HAL_RCC_ClockConfig+0x1f0>)
 8001892:	689b      	ldr	r3, [r3, #8]
 8001894:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	691b      	ldr	r3, [r3, #16]
 800189c:	00db      	lsls	r3, r3, #3
 800189e:	4910      	ldr	r1, [pc, #64]	@ (80018e0 <HAL_RCC_ClockConfig+0x1f0>)
 80018a0:	4313      	orrs	r3, r2
 80018a2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80018a4:	f000 f824 	bl	80018f0 <HAL_RCC_GetSysClockFreq>
 80018a8:	4602      	mov	r2, r0
 80018aa:	4b0d      	ldr	r3, [pc, #52]	@ (80018e0 <HAL_RCC_ClockConfig+0x1f0>)
 80018ac:	689b      	ldr	r3, [r3, #8]
 80018ae:	091b      	lsrs	r3, r3, #4
 80018b0:	f003 030f 	and.w	r3, r3, #15
 80018b4:	490b      	ldr	r1, [pc, #44]	@ (80018e4 <HAL_RCC_ClockConfig+0x1f4>)
 80018b6:	5ccb      	ldrb	r3, [r1, r3]
 80018b8:	f003 031f 	and.w	r3, r3, #31
 80018bc:	fa22 f303 	lsr.w	r3, r2, r3
 80018c0:	4a09      	ldr	r2, [pc, #36]	@ (80018e8 <HAL_RCC_ClockConfig+0x1f8>)
 80018c2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80018c4:	4b09      	ldr	r3, [pc, #36]	@ (80018ec <HAL_RCC_ClockConfig+0x1fc>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4618      	mov	r0, r3
 80018ca:	f7ff f96b 	bl	8000ba4 <HAL_InitTick>
 80018ce:	4603      	mov	r3, r0
 80018d0:	72fb      	strb	r3, [r7, #11]

  return status;
 80018d2:	7afb      	ldrb	r3, [r7, #11]
}
 80018d4:	4618      	mov	r0, r3
 80018d6:	3710      	adds	r7, #16
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd80      	pop	{r7, pc}
 80018dc:	40022000 	.word	0x40022000
 80018e0:	40021000 	.word	0x40021000
 80018e4:	080024b4 	.word	0x080024b4
 80018e8:	20000000 	.word	0x20000000
 80018ec:	20000004 	.word	0x20000004

080018f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b089      	sub	sp, #36	@ 0x24
 80018f4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80018f6:	2300      	movs	r3, #0
 80018f8:	61fb      	str	r3, [r7, #28]
 80018fa:	2300      	movs	r3, #0
 80018fc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80018fe:	4b3e      	ldr	r3, [pc, #248]	@ (80019f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001900:	689b      	ldr	r3, [r3, #8]
 8001902:	f003 030c 	and.w	r3, r3, #12
 8001906:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001908:	4b3b      	ldr	r3, [pc, #236]	@ (80019f8 <HAL_RCC_GetSysClockFreq+0x108>)
 800190a:	68db      	ldr	r3, [r3, #12]
 800190c:	f003 0303 	and.w	r3, r3, #3
 8001910:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001912:	693b      	ldr	r3, [r7, #16]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d005      	beq.n	8001924 <HAL_RCC_GetSysClockFreq+0x34>
 8001918:	693b      	ldr	r3, [r7, #16]
 800191a:	2b0c      	cmp	r3, #12
 800191c:	d121      	bne.n	8001962 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	2b01      	cmp	r3, #1
 8001922:	d11e      	bne.n	8001962 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001924:	4b34      	ldr	r3, [pc, #208]	@ (80019f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f003 0308 	and.w	r3, r3, #8
 800192c:	2b00      	cmp	r3, #0
 800192e:	d107      	bne.n	8001940 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001930:	4b31      	ldr	r3, [pc, #196]	@ (80019f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001932:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001936:	0a1b      	lsrs	r3, r3, #8
 8001938:	f003 030f 	and.w	r3, r3, #15
 800193c:	61fb      	str	r3, [r7, #28]
 800193e:	e005      	b.n	800194c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001940:	4b2d      	ldr	r3, [pc, #180]	@ (80019f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	091b      	lsrs	r3, r3, #4
 8001946:	f003 030f 	and.w	r3, r3, #15
 800194a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800194c:	4a2b      	ldr	r2, [pc, #172]	@ (80019fc <HAL_RCC_GetSysClockFreq+0x10c>)
 800194e:	69fb      	ldr	r3, [r7, #28]
 8001950:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001954:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001956:	693b      	ldr	r3, [r7, #16]
 8001958:	2b00      	cmp	r3, #0
 800195a:	d10d      	bne.n	8001978 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800195c:	69fb      	ldr	r3, [r7, #28]
 800195e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001960:	e00a      	b.n	8001978 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001962:	693b      	ldr	r3, [r7, #16]
 8001964:	2b04      	cmp	r3, #4
 8001966:	d102      	bne.n	800196e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001968:	4b25      	ldr	r3, [pc, #148]	@ (8001a00 <HAL_RCC_GetSysClockFreq+0x110>)
 800196a:	61bb      	str	r3, [r7, #24]
 800196c:	e004      	b.n	8001978 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800196e:	693b      	ldr	r3, [r7, #16]
 8001970:	2b08      	cmp	r3, #8
 8001972:	d101      	bne.n	8001978 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001974:	4b23      	ldr	r3, [pc, #140]	@ (8001a04 <HAL_RCC_GetSysClockFreq+0x114>)
 8001976:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001978:	693b      	ldr	r3, [r7, #16]
 800197a:	2b0c      	cmp	r3, #12
 800197c:	d134      	bne.n	80019e8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800197e:	4b1e      	ldr	r3, [pc, #120]	@ (80019f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001980:	68db      	ldr	r3, [r3, #12]
 8001982:	f003 0303 	and.w	r3, r3, #3
 8001986:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001988:	68bb      	ldr	r3, [r7, #8]
 800198a:	2b02      	cmp	r3, #2
 800198c:	d003      	beq.n	8001996 <HAL_RCC_GetSysClockFreq+0xa6>
 800198e:	68bb      	ldr	r3, [r7, #8]
 8001990:	2b03      	cmp	r3, #3
 8001992:	d003      	beq.n	800199c <HAL_RCC_GetSysClockFreq+0xac>
 8001994:	e005      	b.n	80019a2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001996:	4b1a      	ldr	r3, [pc, #104]	@ (8001a00 <HAL_RCC_GetSysClockFreq+0x110>)
 8001998:	617b      	str	r3, [r7, #20]
      break;
 800199a:	e005      	b.n	80019a8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800199c:	4b19      	ldr	r3, [pc, #100]	@ (8001a04 <HAL_RCC_GetSysClockFreq+0x114>)
 800199e:	617b      	str	r3, [r7, #20]
      break;
 80019a0:	e002      	b.n	80019a8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80019a2:	69fb      	ldr	r3, [r7, #28]
 80019a4:	617b      	str	r3, [r7, #20]
      break;
 80019a6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80019a8:	4b13      	ldr	r3, [pc, #76]	@ (80019f8 <HAL_RCC_GetSysClockFreq+0x108>)
 80019aa:	68db      	ldr	r3, [r3, #12]
 80019ac:	091b      	lsrs	r3, r3, #4
 80019ae:	f003 0307 	and.w	r3, r3, #7
 80019b2:	3301      	adds	r3, #1
 80019b4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80019b6:	4b10      	ldr	r3, [pc, #64]	@ (80019f8 <HAL_RCC_GetSysClockFreq+0x108>)
 80019b8:	68db      	ldr	r3, [r3, #12]
 80019ba:	0a1b      	lsrs	r3, r3, #8
 80019bc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80019c0:	697a      	ldr	r2, [r7, #20]
 80019c2:	fb03 f202 	mul.w	r2, r3, r2
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80019cc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80019ce:	4b0a      	ldr	r3, [pc, #40]	@ (80019f8 <HAL_RCC_GetSysClockFreq+0x108>)
 80019d0:	68db      	ldr	r3, [r3, #12]
 80019d2:	0e5b      	lsrs	r3, r3, #25
 80019d4:	f003 0303 	and.w	r3, r3, #3
 80019d8:	3301      	adds	r3, #1
 80019da:	005b      	lsls	r3, r3, #1
 80019dc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80019de:	697a      	ldr	r2, [r7, #20]
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80019e6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80019e8:	69bb      	ldr	r3, [r7, #24]
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	3724      	adds	r7, #36	@ 0x24
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop
 80019f8:	40021000 	.word	0x40021000
 80019fc:	080024c4 	.word	0x080024c4
 8001a00:	00f42400 	.word	0x00f42400
 8001a04:	007a1200 	.word	0x007a1200

08001a08 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b086      	sub	sp, #24
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001a10:	2300      	movs	r3, #0
 8001a12:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001a14:	4b2a      	ldr	r3, [pc, #168]	@ (8001ac0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001a16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d003      	beq.n	8001a28 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001a20:	f7ff fa26 	bl	8000e70 <HAL_PWREx_GetVoltageRange>
 8001a24:	6178      	str	r0, [r7, #20]
 8001a26:	e014      	b.n	8001a52 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001a28:	4b25      	ldr	r3, [pc, #148]	@ (8001ac0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001a2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a2c:	4a24      	ldr	r2, [pc, #144]	@ (8001ac0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001a2e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a32:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a34:	4b22      	ldr	r3, [pc, #136]	@ (8001ac0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001a36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a3c:	60fb      	str	r3, [r7, #12]
 8001a3e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001a40:	f7ff fa16 	bl	8000e70 <HAL_PWREx_GetVoltageRange>
 8001a44:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001a46:	4b1e      	ldr	r3, [pc, #120]	@ (8001ac0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001a48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a4a:	4a1d      	ldr	r2, [pc, #116]	@ (8001ac0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001a4c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001a50:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001a52:	697b      	ldr	r3, [r7, #20]
 8001a54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001a58:	d10b      	bne.n	8001a72 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	2b80      	cmp	r3, #128	@ 0x80
 8001a5e:	d919      	bls.n	8001a94 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	2ba0      	cmp	r3, #160	@ 0xa0
 8001a64:	d902      	bls.n	8001a6c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001a66:	2302      	movs	r3, #2
 8001a68:	613b      	str	r3, [r7, #16]
 8001a6a:	e013      	b.n	8001a94 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	613b      	str	r3, [r7, #16]
 8001a70:	e010      	b.n	8001a94 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	2b80      	cmp	r3, #128	@ 0x80
 8001a76:	d902      	bls.n	8001a7e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001a78:	2303      	movs	r3, #3
 8001a7a:	613b      	str	r3, [r7, #16]
 8001a7c:	e00a      	b.n	8001a94 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	2b80      	cmp	r3, #128	@ 0x80
 8001a82:	d102      	bne.n	8001a8a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001a84:	2302      	movs	r3, #2
 8001a86:	613b      	str	r3, [r7, #16]
 8001a88:	e004      	b.n	8001a94 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	2b70      	cmp	r3, #112	@ 0x70
 8001a8e:	d101      	bne.n	8001a94 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001a90:	2301      	movs	r3, #1
 8001a92:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001a94:	4b0b      	ldr	r3, [pc, #44]	@ (8001ac4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f023 0207 	bic.w	r2, r3, #7
 8001a9c:	4909      	ldr	r1, [pc, #36]	@ (8001ac4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001a9e:	693b      	ldr	r3, [r7, #16]
 8001aa0:	4313      	orrs	r3, r2
 8001aa2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001aa4:	4b07      	ldr	r3, [pc, #28]	@ (8001ac4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f003 0307 	and.w	r3, r3, #7
 8001aac:	693a      	ldr	r2, [r7, #16]
 8001aae:	429a      	cmp	r2, r3
 8001ab0:	d001      	beq.n	8001ab6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	e000      	b.n	8001ab8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001ab6:	2300      	movs	r3, #0
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	3718      	adds	r7, #24
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	40021000 	.word	0x40021000
 8001ac4:	40022000 	.word	0x40022000

08001ac8 <siprintf>:
 8001ac8:	b40e      	push	{r1, r2, r3}
 8001aca:	b500      	push	{lr}
 8001acc:	b09c      	sub	sp, #112	@ 0x70
 8001ace:	ab1d      	add	r3, sp, #116	@ 0x74
 8001ad0:	9002      	str	r0, [sp, #8]
 8001ad2:	9006      	str	r0, [sp, #24]
 8001ad4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8001ad8:	4809      	ldr	r0, [pc, #36]	@ (8001b00 <siprintf+0x38>)
 8001ada:	9107      	str	r1, [sp, #28]
 8001adc:	9104      	str	r1, [sp, #16]
 8001ade:	4909      	ldr	r1, [pc, #36]	@ (8001b04 <siprintf+0x3c>)
 8001ae0:	f853 2b04 	ldr.w	r2, [r3], #4
 8001ae4:	9105      	str	r1, [sp, #20]
 8001ae6:	6800      	ldr	r0, [r0, #0]
 8001ae8:	9301      	str	r3, [sp, #4]
 8001aea:	a902      	add	r1, sp, #8
 8001aec:	f000 f994 	bl	8001e18 <_svfiprintf_r>
 8001af0:	9b02      	ldr	r3, [sp, #8]
 8001af2:	2200      	movs	r2, #0
 8001af4:	701a      	strb	r2, [r3, #0]
 8001af6:	b01c      	add	sp, #112	@ 0x70
 8001af8:	f85d eb04 	ldr.w	lr, [sp], #4
 8001afc:	b003      	add	sp, #12
 8001afe:	4770      	bx	lr
 8001b00:	2000000c 	.word	0x2000000c
 8001b04:	ffff0208 	.word	0xffff0208

08001b08 <memset>:
 8001b08:	4402      	add	r2, r0
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	4293      	cmp	r3, r2
 8001b0e:	d100      	bne.n	8001b12 <memset+0xa>
 8001b10:	4770      	bx	lr
 8001b12:	f803 1b01 	strb.w	r1, [r3], #1
 8001b16:	e7f9      	b.n	8001b0c <memset+0x4>

08001b18 <__errno>:
 8001b18:	4b01      	ldr	r3, [pc, #4]	@ (8001b20 <__errno+0x8>)
 8001b1a:	6818      	ldr	r0, [r3, #0]
 8001b1c:	4770      	bx	lr
 8001b1e:	bf00      	nop
 8001b20:	2000000c 	.word	0x2000000c

08001b24 <__libc_init_array>:
 8001b24:	b570      	push	{r4, r5, r6, lr}
 8001b26:	4d0d      	ldr	r5, [pc, #52]	@ (8001b5c <__libc_init_array+0x38>)
 8001b28:	4c0d      	ldr	r4, [pc, #52]	@ (8001b60 <__libc_init_array+0x3c>)
 8001b2a:	1b64      	subs	r4, r4, r5
 8001b2c:	10a4      	asrs	r4, r4, #2
 8001b2e:	2600      	movs	r6, #0
 8001b30:	42a6      	cmp	r6, r4
 8001b32:	d109      	bne.n	8001b48 <__libc_init_array+0x24>
 8001b34:	4d0b      	ldr	r5, [pc, #44]	@ (8001b64 <__libc_init_array+0x40>)
 8001b36:	4c0c      	ldr	r4, [pc, #48]	@ (8001b68 <__libc_init_array+0x44>)
 8001b38:	f000 fc66 	bl	8002408 <_init>
 8001b3c:	1b64      	subs	r4, r4, r5
 8001b3e:	10a4      	asrs	r4, r4, #2
 8001b40:	2600      	movs	r6, #0
 8001b42:	42a6      	cmp	r6, r4
 8001b44:	d105      	bne.n	8001b52 <__libc_init_array+0x2e>
 8001b46:	bd70      	pop	{r4, r5, r6, pc}
 8001b48:	f855 3b04 	ldr.w	r3, [r5], #4
 8001b4c:	4798      	blx	r3
 8001b4e:	3601      	adds	r6, #1
 8001b50:	e7ee      	b.n	8001b30 <__libc_init_array+0xc>
 8001b52:	f855 3b04 	ldr.w	r3, [r5], #4
 8001b56:	4798      	blx	r3
 8001b58:	3601      	adds	r6, #1
 8001b5a:	e7f2      	b.n	8001b42 <__libc_init_array+0x1e>
 8001b5c:	08002530 	.word	0x08002530
 8001b60:	08002530 	.word	0x08002530
 8001b64:	08002530 	.word	0x08002530
 8001b68:	08002534 	.word	0x08002534

08001b6c <__retarget_lock_acquire_recursive>:
 8001b6c:	4770      	bx	lr

08001b6e <__retarget_lock_release_recursive>:
 8001b6e:	4770      	bx	lr

08001b70 <_free_r>:
 8001b70:	b538      	push	{r3, r4, r5, lr}
 8001b72:	4605      	mov	r5, r0
 8001b74:	2900      	cmp	r1, #0
 8001b76:	d041      	beq.n	8001bfc <_free_r+0x8c>
 8001b78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001b7c:	1f0c      	subs	r4, r1, #4
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	bfb8      	it	lt
 8001b82:	18e4      	addlt	r4, r4, r3
 8001b84:	f000 f8e0 	bl	8001d48 <__malloc_lock>
 8001b88:	4a1d      	ldr	r2, [pc, #116]	@ (8001c00 <_free_r+0x90>)
 8001b8a:	6813      	ldr	r3, [r2, #0]
 8001b8c:	b933      	cbnz	r3, 8001b9c <_free_r+0x2c>
 8001b8e:	6063      	str	r3, [r4, #4]
 8001b90:	6014      	str	r4, [r2, #0]
 8001b92:	4628      	mov	r0, r5
 8001b94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001b98:	f000 b8dc 	b.w	8001d54 <__malloc_unlock>
 8001b9c:	42a3      	cmp	r3, r4
 8001b9e:	d908      	bls.n	8001bb2 <_free_r+0x42>
 8001ba0:	6820      	ldr	r0, [r4, #0]
 8001ba2:	1821      	adds	r1, r4, r0
 8001ba4:	428b      	cmp	r3, r1
 8001ba6:	bf01      	itttt	eq
 8001ba8:	6819      	ldreq	r1, [r3, #0]
 8001baa:	685b      	ldreq	r3, [r3, #4]
 8001bac:	1809      	addeq	r1, r1, r0
 8001bae:	6021      	streq	r1, [r4, #0]
 8001bb0:	e7ed      	b.n	8001b8e <_free_r+0x1e>
 8001bb2:	461a      	mov	r2, r3
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	b10b      	cbz	r3, 8001bbc <_free_r+0x4c>
 8001bb8:	42a3      	cmp	r3, r4
 8001bba:	d9fa      	bls.n	8001bb2 <_free_r+0x42>
 8001bbc:	6811      	ldr	r1, [r2, #0]
 8001bbe:	1850      	adds	r0, r2, r1
 8001bc0:	42a0      	cmp	r0, r4
 8001bc2:	d10b      	bne.n	8001bdc <_free_r+0x6c>
 8001bc4:	6820      	ldr	r0, [r4, #0]
 8001bc6:	4401      	add	r1, r0
 8001bc8:	1850      	adds	r0, r2, r1
 8001bca:	4283      	cmp	r3, r0
 8001bcc:	6011      	str	r1, [r2, #0]
 8001bce:	d1e0      	bne.n	8001b92 <_free_r+0x22>
 8001bd0:	6818      	ldr	r0, [r3, #0]
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	6053      	str	r3, [r2, #4]
 8001bd6:	4408      	add	r0, r1
 8001bd8:	6010      	str	r0, [r2, #0]
 8001bda:	e7da      	b.n	8001b92 <_free_r+0x22>
 8001bdc:	d902      	bls.n	8001be4 <_free_r+0x74>
 8001bde:	230c      	movs	r3, #12
 8001be0:	602b      	str	r3, [r5, #0]
 8001be2:	e7d6      	b.n	8001b92 <_free_r+0x22>
 8001be4:	6820      	ldr	r0, [r4, #0]
 8001be6:	1821      	adds	r1, r4, r0
 8001be8:	428b      	cmp	r3, r1
 8001bea:	bf04      	itt	eq
 8001bec:	6819      	ldreq	r1, [r3, #0]
 8001bee:	685b      	ldreq	r3, [r3, #4]
 8001bf0:	6063      	str	r3, [r4, #4]
 8001bf2:	bf04      	itt	eq
 8001bf4:	1809      	addeq	r1, r1, r0
 8001bf6:	6021      	streq	r1, [r4, #0]
 8001bf8:	6054      	str	r4, [r2, #4]
 8001bfa:	e7ca      	b.n	8001b92 <_free_r+0x22>
 8001bfc:	bd38      	pop	{r3, r4, r5, pc}
 8001bfe:	bf00      	nop
 8001c00:	200028dc 	.word	0x200028dc

08001c04 <sbrk_aligned>:
 8001c04:	b570      	push	{r4, r5, r6, lr}
 8001c06:	4e0f      	ldr	r6, [pc, #60]	@ (8001c44 <sbrk_aligned+0x40>)
 8001c08:	460c      	mov	r4, r1
 8001c0a:	6831      	ldr	r1, [r6, #0]
 8001c0c:	4605      	mov	r5, r0
 8001c0e:	b911      	cbnz	r1, 8001c16 <sbrk_aligned+0x12>
 8001c10:	f000 fba6 	bl	8002360 <_sbrk_r>
 8001c14:	6030      	str	r0, [r6, #0]
 8001c16:	4621      	mov	r1, r4
 8001c18:	4628      	mov	r0, r5
 8001c1a:	f000 fba1 	bl	8002360 <_sbrk_r>
 8001c1e:	1c43      	adds	r3, r0, #1
 8001c20:	d103      	bne.n	8001c2a <sbrk_aligned+0x26>
 8001c22:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8001c26:	4620      	mov	r0, r4
 8001c28:	bd70      	pop	{r4, r5, r6, pc}
 8001c2a:	1cc4      	adds	r4, r0, #3
 8001c2c:	f024 0403 	bic.w	r4, r4, #3
 8001c30:	42a0      	cmp	r0, r4
 8001c32:	d0f8      	beq.n	8001c26 <sbrk_aligned+0x22>
 8001c34:	1a21      	subs	r1, r4, r0
 8001c36:	4628      	mov	r0, r5
 8001c38:	f000 fb92 	bl	8002360 <_sbrk_r>
 8001c3c:	3001      	adds	r0, #1
 8001c3e:	d1f2      	bne.n	8001c26 <sbrk_aligned+0x22>
 8001c40:	e7ef      	b.n	8001c22 <sbrk_aligned+0x1e>
 8001c42:	bf00      	nop
 8001c44:	200028d8 	.word	0x200028d8

08001c48 <_malloc_r>:
 8001c48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001c4c:	1ccd      	adds	r5, r1, #3
 8001c4e:	f025 0503 	bic.w	r5, r5, #3
 8001c52:	3508      	adds	r5, #8
 8001c54:	2d0c      	cmp	r5, #12
 8001c56:	bf38      	it	cc
 8001c58:	250c      	movcc	r5, #12
 8001c5a:	2d00      	cmp	r5, #0
 8001c5c:	4606      	mov	r6, r0
 8001c5e:	db01      	blt.n	8001c64 <_malloc_r+0x1c>
 8001c60:	42a9      	cmp	r1, r5
 8001c62:	d904      	bls.n	8001c6e <_malloc_r+0x26>
 8001c64:	230c      	movs	r3, #12
 8001c66:	6033      	str	r3, [r6, #0]
 8001c68:	2000      	movs	r0, #0
 8001c6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001c6e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8001d44 <_malloc_r+0xfc>
 8001c72:	f000 f869 	bl	8001d48 <__malloc_lock>
 8001c76:	f8d8 3000 	ldr.w	r3, [r8]
 8001c7a:	461c      	mov	r4, r3
 8001c7c:	bb44      	cbnz	r4, 8001cd0 <_malloc_r+0x88>
 8001c7e:	4629      	mov	r1, r5
 8001c80:	4630      	mov	r0, r6
 8001c82:	f7ff ffbf 	bl	8001c04 <sbrk_aligned>
 8001c86:	1c43      	adds	r3, r0, #1
 8001c88:	4604      	mov	r4, r0
 8001c8a:	d158      	bne.n	8001d3e <_malloc_r+0xf6>
 8001c8c:	f8d8 4000 	ldr.w	r4, [r8]
 8001c90:	4627      	mov	r7, r4
 8001c92:	2f00      	cmp	r7, #0
 8001c94:	d143      	bne.n	8001d1e <_malloc_r+0xd6>
 8001c96:	2c00      	cmp	r4, #0
 8001c98:	d04b      	beq.n	8001d32 <_malloc_r+0xea>
 8001c9a:	6823      	ldr	r3, [r4, #0]
 8001c9c:	4639      	mov	r1, r7
 8001c9e:	4630      	mov	r0, r6
 8001ca0:	eb04 0903 	add.w	r9, r4, r3
 8001ca4:	f000 fb5c 	bl	8002360 <_sbrk_r>
 8001ca8:	4581      	cmp	r9, r0
 8001caa:	d142      	bne.n	8001d32 <_malloc_r+0xea>
 8001cac:	6821      	ldr	r1, [r4, #0]
 8001cae:	1a6d      	subs	r5, r5, r1
 8001cb0:	4629      	mov	r1, r5
 8001cb2:	4630      	mov	r0, r6
 8001cb4:	f7ff ffa6 	bl	8001c04 <sbrk_aligned>
 8001cb8:	3001      	adds	r0, #1
 8001cba:	d03a      	beq.n	8001d32 <_malloc_r+0xea>
 8001cbc:	6823      	ldr	r3, [r4, #0]
 8001cbe:	442b      	add	r3, r5
 8001cc0:	6023      	str	r3, [r4, #0]
 8001cc2:	f8d8 3000 	ldr.w	r3, [r8]
 8001cc6:	685a      	ldr	r2, [r3, #4]
 8001cc8:	bb62      	cbnz	r2, 8001d24 <_malloc_r+0xdc>
 8001cca:	f8c8 7000 	str.w	r7, [r8]
 8001cce:	e00f      	b.n	8001cf0 <_malloc_r+0xa8>
 8001cd0:	6822      	ldr	r2, [r4, #0]
 8001cd2:	1b52      	subs	r2, r2, r5
 8001cd4:	d420      	bmi.n	8001d18 <_malloc_r+0xd0>
 8001cd6:	2a0b      	cmp	r2, #11
 8001cd8:	d917      	bls.n	8001d0a <_malloc_r+0xc2>
 8001cda:	1961      	adds	r1, r4, r5
 8001cdc:	42a3      	cmp	r3, r4
 8001cde:	6025      	str	r5, [r4, #0]
 8001ce0:	bf18      	it	ne
 8001ce2:	6059      	strne	r1, [r3, #4]
 8001ce4:	6863      	ldr	r3, [r4, #4]
 8001ce6:	bf08      	it	eq
 8001ce8:	f8c8 1000 	streq.w	r1, [r8]
 8001cec:	5162      	str	r2, [r4, r5]
 8001cee:	604b      	str	r3, [r1, #4]
 8001cf0:	4630      	mov	r0, r6
 8001cf2:	f000 f82f 	bl	8001d54 <__malloc_unlock>
 8001cf6:	f104 000b 	add.w	r0, r4, #11
 8001cfa:	1d23      	adds	r3, r4, #4
 8001cfc:	f020 0007 	bic.w	r0, r0, #7
 8001d00:	1ac2      	subs	r2, r0, r3
 8001d02:	bf1c      	itt	ne
 8001d04:	1a1b      	subne	r3, r3, r0
 8001d06:	50a3      	strne	r3, [r4, r2]
 8001d08:	e7af      	b.n	8001c6a <_malloc_r+0x22>
 8001d0a:	6862      	ldr	r2, [r4, #4]
 8001d0c:	42a3      	cmp	r3, r4
 8001d0e:	bf0c      	ite	eq
 8001d10:	f8c8 2000 	streq.w	r2, [r8]
 8001d14:	605a      	strne	r2, [r3, #4]
 8001d16:	e7eb      	b.n	8001cf0 <_malloc_r+0xa8>
 8001d18:	4623      	mov	r3, r4
 8001d1a:	6864      	ldr	r4, [r4, #4]
 8001d1c:	e7ae      	b.n	8001c7c <_malloc_r+0x34>
 8001d1e:	463c      	mov	r4, r7
 8001d20:	687f      	ldr	r7, [r7, #4]
 8001d22:	e7b6      	b.n	8001c92 <_malloc_r+0x4a>
 8001d24:	461a      	mov	r2, r3
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	42a3      	cmp	r3, r4
 8001d2a:	d1fb      	bne.n	8001d24 <_malloc_r+0xdc>
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	6053      	str	r3, [r2, #4]
 8001d30:	e7de      	b.n	8001cf0 <_malloc_r+0xa8>
 8001d32:	230c      	movs	r3, #12
 8001d34:	6033      	str	r3, [r6, #0]
 8001d36:	4630      	mov	r0, r6
 8001d38:	f000 f80c 	bl	8001d54 <__malloc_unlock>
 8001d3c:	e794      	b.n	8001c68 <_malloc_r+0x20>
 8001d3e:	6005      	str	r5, [r0, #0]
 8001d40:	e7d6      	b.n	8001cf0 <_malloc_r+0xa8>
 8001d42:	bf00      	nop
 8001d44:	200028dc 	.word	0x200028dc

08001d48 <__malloc_lock>:
 8001d48:	4801      	ldr	r0, [pc, #4]	@ (8001d50 <__malloc_lock+0x8>)
 8001d4a:	f7ff bf0f 	b.w	8001b6c <__retarget_lock_acquire_recursive>
 8001d4e:	bf00      	nop
 8001d50:	200028d4 	.word	0x200028d4

08001d54 <__malloc_unlock>:
 8001d54:	4801      	ldr	r0, [pc, #4]	@ (8001d5c <__malloc_unlock+0x8>)
 8001d56:	f7ff bf0a 	b.w	8001b6e <__retarget_lock_release_recursive>
 8001d5a:	bf00      	nop
 8001d5c:	200028d4 	.word	0x200028d4

08001d60 <__ssputs_r>:
 8001d60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001d64:	688e      	ldr	r6, [r1, #8]
 8001d66:	461f      	mov	r7, r3
 8001d68:	42be      	cmp	r6, r7
 8001d6a:	680b      	ldr	r3, [r1, #0]
 8001d6c:	4682      	mov	sl, r0
 8001d6e:	460c      	mov	r4, r1
 8001d70:	4690      	mov	r8, r2
 8001d72:	d82d      	bhi.n	8001dd0 <__ssputs_r+0x70>
 8001d74:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8001d78:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8001d7c:	d026      	beq.n	8001dcc <__ssputs_r+0x6c>
 8001d7e:	6965      	ldr	r5, [r4, #20]
 8001d80:	6909      	ldr	r1, [r1, #16]
 8001d82:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001d86:	eba3 0901 	sub.w	r9, r3, r1
 8001d8a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8001d8e:	1c7b      	adds	r3, r7, #1
 8001d90:	444b      	add	r3, r9
 8001d92:	106d      	asrs	r5, r5, #1
 8001d94:	429d      	cmp	r5, r3
 8001d96:	bf38      	it	cc
 8001d98:	461d      	movcc	r5, r3
 8001d9a:	0553      	lsls	r3, r2, #21
 8001d9c:	d527      	bpl.n	8001dee <__ssputs_r+0x8e>
 8001d9e:	4629      	mov	r1, r5
 8001da0:	f7ff ff52 	bl	8001c48 <_malloc_r>
 8001da4:	4606      	mov	r6, r0
 8001da6:	b360      	cbz	r0, 8001e02 <__ssputs_r+0xa2>
 8001da8:	6921      	ldr	r1, [r4, #16]
 8001daa:	464a      	mov	r2, r9
 8001dac:	f000 fae8 	bl	8002380 <memcpy>
 8001db0:	89a3      	ldrh	r3, [r4, #12]
 8001db2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8001db6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001dba:	81a3      	strh	r3, [r4, #12]
 8001dbc:	6126      	str	r6, [r4, #16]
 8001dbe:	6165      	str	r5, [r4, #20]
 8001dc0:	444e      	add	r6, r9
 8001dc2:	eba5 0509 	sub.w	r5, r5, r9
 8001dc6:	6026      	str	r6, [r4, #0]
 8001dc8:	60a5      	str	r5, [r4, #8]
 8001dca:	463e      	mov	r6, r7
 8001dcc:	42be      	cmp	r6, r7
 8001dce:	d900      	bls.n	8001dd2 <__ssputs_r+0x72>
 8001dd0:	463e      	mov	r6, r7
 8001dd2:	6820      	ldr	r0, [r4, #0]
 8001dd4:	4632      	mov	r2, r6
 8001dd6:	4641      	mov	r1, r8
 8001dd8:	f000 faa8 	bl	800232c <memmove>
 8001ddc:	68a3      	ldr	r3, [r4, #8]
 8001dde:	1b9b      	subs	r3, r3, r6
 8001de0:	60a3      	str	r3, [r4, #8]
 8001de2:	6823      	ldr	r3, [r4, #0]
 8001de4:	4433      	add	r3, r6
 8001de6:	6023      	str	r3, [r4, #0]
 8001de8:	2000      	movs	r0, #0
 8001dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001dee:	462a      	mov	r2, r5
 8001df0:	f000 fad4 	bl	800239c <_realloc_r>
 8001df4:	4606      	mov	r6, r0
 8001df6:	2800      	cmp	r0, #0
 8001df8:	d1e0      	bne.n	8001dbc <__ssputs_r+0x5c>
 8001dfa:	6921      	ldr	r1, [r4, #16]
 8001dfc:	4650      	mov	r0, sl
 8001dfe:	f7ff feb7 	bl	8001b70 <_free_r>
 8001e02:	230c      	movs	r3, #12
 8001e04:	f8ca 3000 	str.w	r3, [sl]
 8001e08:	89a3      	ldrh	r3, [r4, #12]
 8001e0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001e0e:	81a3      	strh	r3, [r4, #12]
 8001e10:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001e14:	e7e9      	b.n	8001dea <__ssputs_r+0x8a>
	...

08001e18 <_svfiprintf_r>:
 8001e18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001e1c:	4698      	mov	r8, r3
 8001e1e:	898b      	ldrh	r3, [r1, #12]
 8001e20:	061b      	lsls	r3, r3, #24
 8001e22:	b09d      	sub	sp, #116	@ 0x74
 8001e24:	4607      	mov	r7, r0
 8001e26:	460d      	mov	r5, r1
 8001e28:	4614      	mov	r4, r2
 8001e2a:	d510      	bpl.n	8001e4e <_svfiprintf_r+0x36>
 8001e2c:	690b      	ldr	r3, [r1, #16]
 8001e2e:	b973      	cbnz	r3, 8001e4e <_svfiprintf_r+0x36>
 8001e30:	2140      	movs	r1, #64	@ 0x40
 8001e32:	f7ff ff09 	bl	8001c48 <_malloc_r>
 8001e36:	6028      	str	r0, [r5, #0]
 8001e38:	6128      	str	r0, [r5, #16]
 8001e3a:	b930      	cbnz	r0, 8001e4a <_svfiprintf_r+0x32>
 8001e3c:	230c      	movs	r3, #12
 8001e3e:	603b      	str	r3, [r7, #0]
 8001e40:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001e44:	b01d      	add	sp, #116	@ 0x74
 8001e46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001e4a:	2340      	movs	r3, #64	@ 0x40
 8001e4c:	616b      	str	r3, [r5, #20]
 8001e4e:	2300      	movs	r3, #0
 8001e50:	9309      	str	r3, [sp, #36]	@ 0x24
 8001e52:	2320      	movs	r3, #32
 8001e54:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8001e58:	f8cd 800c 	str.w	r8, [sp, #12]
 8001e5c:	2330      	movs	r3, #48	@ 0x30
 8001e5e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8001ffc <_svfiprintf_r+0x1e4>
 8001e62:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8001e66:	f04f 0901 	mov.w	r9, #1
 8001e6a:	4623      	mov	r3, r4
 8001e6c:	469a      	mov	sl, r3
 8001e6e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001e72:	b10a      	cbz	r2, 8001e78 <_svfiprintf_r+0x60>
 8001e74:	2a25      	cmp	r2, #37	@ 0x25
 8001e76:	d1f9      	bne.n	8001e6c <_svfiprintf_r+0x54>
 8001e78:	ebba 0b04 	subs.w	fp, sl, r4
 8001e7c:	d00b      	beq.n	8001e96 <_svfiprintf_r+0x7e>
 8001e7e:	465b      	mov	r3, fp
 8001e80:	4622      	mov	r2, r4
 8001e82:	4629      	mov	r1, r5
 8001e84:	4638      	mov	r0, r7
 8001e86:	f7ff ff6b 	bl	8001d60 <__ssputs_r>
 8001e8a:	3001      	adds	r0, #1
 8001e8c:	f000 80a7 	beq.w	8001fde <_svfiprintf_r+0x1c6>
 8001e90:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8001e92:	445a      	add	r2, fp
 8001e94:	9209      	str	r2, [sp, #36]	@ 0x24
 8001e96:	f89a 3000 	ldrb.w	r3, [sl]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	f000 809f 	beq.w	8001fde <_svfiprintf_r+0x1c6>
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001ea6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001eaa:	f10a 0a01 	add.w	sl, sl, #1
 8001eae:	9304      	str	r3, [sp, #16]
 8001eb0:	9307      	str	r3, [sp, #28]
 8001eb2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8001eb6:	931a      	str	r3, [sp, #104]	@ 0x68
 8001eb8:	4654      	mov	r4, sl
 8001eba:	2205      	movs	r2, #5
 8001ebc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001ec0:	484e      	ldr	r0, [pc, #312]	@ (8001ffc <_svfiprintf_r+0x1e4>)
 8001ec2:	f7fe f985 	bl	80001d0 <memchr>
 8001ec6:	9a04      	ldr	r2, [sp, #16]
 8001ec8:	b9d8      	cbnz	r0, 8001f02 <_svfiprintf_r+0xea>
 8001eca:	06d0      	lsls	r0, r2, #27
 8001ecc:	bf44      	itt	mi
 8001ece:	2320      	movmi	r3, #32
 8001ed0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001ed4:	0711      	lsls	r1, r2, #28
 8001ed6:	bf44      	itt	mi
 8001ed8:	232b      	movmi	r3, #43	@ 0x2b
 8001eda:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001ede:	f89a 3000 	ldrb.w	r3, [sl]
 8001ee2:	2b2a      	cmp	r3, #42	@ 0x2a
 8001ee4:	d015      	beq.n	8001f12 <_svfiprintf_r+0xfa>
 8001ee6:	9a07      	ldr	r2, [sp, #28]
 8001ee8:	4654      	mov	r4, sl
 8001eea:	2000      	movs	r0, #0
 8001eec:	f04f 0c0a 	mov.w	ip, #10
 8001ef0:	4621      	mov	r1, r4
 8001ef2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001ef6:	3b30      	subs	r3, #48	@ 0x30
 8001ef8:	2b09      	cmp	r3, #9
 8001efa:	d94b      	bls.n	8001f94 <_svfiprintf_r+0x17c>
 8001efc:	b1b0      	cbz	r0, 8001f2c <_svfiprintf_r+0x114>
 8001efe:	9207      	str	r2, [sp, #28]
 8001f00:	e014      	b.n	8001f2c <_svfiprintf_r+0x114>
 8001f02:	eba0 0308 	sub.w	r3, r0, r8
 8001f06:	fa09 f303 	lsl.w	r3, r9, r3
 8001f0a:	4313      	orrs	r3, r2
 8001f0c:	9304      	str	r3, [sp, #16]
 8001f0e:	46a2      	mov	sl, r4
 8001f10:	e7d2      	b.n	8001eb8 <_svfiprintf_r+0xa0>
 8001f12:	9b03      	ldr	r3, [sp, #12]
 8001f14:	1d19      	adds	r1, r3, #4
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	9103      	str	r1, [sp, #12]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	bfbb      	ittet	lt
 8001f1e:	425b      	neglt	r3, r3
 8001f20:	f042 0202 	orrlt.w	r2, r2, #2
 8001f24:	9307      	strge	r3, [sp, #28]
 8001f26:	9307      	strlt	r3, [sp, #28]
 8001f28:	bfb8      	it	lt
 8001f2a:	9204      	strlt	r2, [sp, #16]
 8001f2c:	7823      	ldrb	r3, [r4, #0]
 8001f2e:	2b2e      	cmp	r3, #46	@ 0x2e
 8001f30:	d10a      	bne.n	8001f48 <_svfiprintf_r+0x130>
 8001f32:	7863      	ldrb	r3, [r4, #1]
 8001f34:	2b2a      	cmp	r3, #42	@ 0x2a
 8001f36:	d132      	bne.n	8001f9e <_svfiprintf_r+0x186>
 8001f38:	9b03      	ldr	r3, [sp, #12]
 8001f3a:	1d1a      	adds	r2, r3, #4
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	9203      	str	r2, [sp, #12]
 8001f40:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8001f44:	3402      	adds	r4, #2
 8001f46:	9305      	str	r3, [sp, #20]
 8001f48:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800200c <_svfiprintf_r+0x1f4>
 8001f4c:	7821      	ldrb	r1, [r4, #0]
 8001f4e:	2203      	movs	r2, #3
 8001f50:	4650      	mov	r0, sl
 8001f52:	f7fe f93d 	bl	80001d0 <memchr>
 8001f56:	b138      	cbz	r0, 8001f68 <_svfiprintf_r+0x150>
 8001f58:	9b04      	ldr	r3, [sp, #16]
 8001f5a:	eba0 000a 	sub.w	r0, r0, sl
 8001f5e:	2240      	movs	r2, #64	@ 0x40
 8001f60:	4082      	lsls	r2, r0
 8001f62:	4313      	orrs	r3, r2
 8001f64:	3401      	adds	r4, #1
 8001f66:	9304      	str	r3, [sp, #16]
 8001f68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001f6c:	4824      	ldr	r0, [pc, #144]	@ (8002000 <_svfiprintf_r+0x1e8>)
 8001f6e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8001f72:	2206      	movs	r2, #6
 8001f74:	f7fe f92c 	bl	80001d0 <memchr>
 8001f78:	2800      	cmp	r0, #0
 8001f7a:	d036      	beq.n	8001fea <_svfiprintf_r+0x1d2>
 8001f7c:	4b21      	ldr	r3, [pc, #132]	@ (8002004 <_svfiprintf_r+0x1ec>)
 8001f7e:	bb1b      	cbnz	r3, 8001fc8 <_svfiprintf_r+0x1b0>
 8001f80:	9b03      	ldr	r3, [sp, #12]
 8001f82:	3307      	adds	r3, #7
 8001f84:	f023 0307 	bic.w	r3, r3, #7
 8001f88:	3308      	adds	r3, #8
 8001f8a:	9303      	str	r3, [sp, #12]
 8001f8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001f8e:	4433      	add	r3, r6
 8001f90:	9309      	str	r3, [sp, #36]	@ 0x24
 8001f92:	e76a      	b.n	8001e6a <_svfiprintf_r+0x52>
 8001f94:	fb0c 3202 	mla	r2, ip, r2, r3
 8001f98:	460c      	mov	r4, r1
 8001f9a:	2001      	movs	r0, #1
 8001f9c:	e7a8      	b.n	8001ef0 <_svfiprintf_r+0xd8>
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	3401      	adds	r4, #1
 8001fa2:	9305      	str	r3, [sp, #20]
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	f04f 0c0a 	mov.w	ip, #10
 8001faa:	4620      	mov	r0, r4
 8001fac:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001fb0:	3a30      	subs	r2, #48	@ 0x30
 8001fb2:	2a09      	cmp	r2, #9
 8001fb4:	d903      	bls.n	8001fbe <_svfiprintf_r+0x1a6>
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d0c6      	beq.n	8001f48 <_svfiprintf_r+0x130>
 8001fba:	9105      	str	r1, [sp, #20]
 8001fbc:	e7c4      	b.n	8001f48 <_svfiprintf_r+0x130>
 8001fbe:	fb0c 2101 	mla	r1, ip, r1, r2
 8001fc2:	4604      	mov	r4, r0
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	e7f0      	b.n	8001faa <_svfiprintf_r+0x192>
 8001fc8:	ab03      	add	r3, sp, #12
 8001fca:	9300      	str	r3, [sp, #0]
 8001fcc:	462a      	mov	r2, r5
 8001fce:	4b0e      	ldr	r3, [pc, #56]	@ (8002008 <_svfiprintf_r+0x1f0>)
 8001fd0:	a904      	add	r1, sp, #16
 8001fd2:	4638      	mov	r0, r7
 8001fd4:	f3af 8000 	nop.w
 8001fd8:	1c42      	adds	r2, r0, #1
 8001fda:	4606      	mov	r6, r0
 8001fdc:	d1d6      	bne.n	8001f8c <_svfiprintf_r+0x174>
 8001fde:	89ab      	ldrh	r3, [r5, #12]
 8001fe0:	065b      	lsls	r3, r3, #25
 8001fe2:	f53f af2d 	bmi.w	8001e40 <_svfiprintf_r+0x28>
 8001fe6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8001fe8:	e72c      	b.n	8001e44 <_svfiprintf_r+0x2c>
 8001fea:	ab03      	add	r3, sp, #12
 8001fec:	9300      	str	r3, [sp, #0]
 8001fee:	462a      	mov	r2, r5
 8001ff0:	4b05      	ldr	r3, [pc, #20]	@ (8002008 <_svfiprintf_r+0x1f0>)
 8001ff2:	a904      	add	r1, sp, #16
 8001ff4:	4638      	mov	r0, r7
 8001ff6:	f000 f879 	bl	80020ec <_printf_i>
 8001ffa:	e7ed      	b.n	8001fd8 <_svfiprintf_r+0x1c0>
 8001ffc:	080024f4 	.word	0x080024f4
 8002000:	080024fe 	.word	0x080024fe
 8002004:	00000000 	.word	0x00000000
 8002008:	08001d61 	.word	0x08001d61
 800200c:	080024fa 	.word	0x080024fa

08002010 <_printf_common>:
 8002010:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002014:	4616      	mov	r6, r2
 8002016:	4698      	mov	r8, r3
 8002018:	688a      	ldr	r2, [r1, #8]
 800201a:	690b      	ldr	r3, [r1, #16]
 800201c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002020:	4293      	cmp	r3, r2
 8002022:	bfb8      	it	lt
 8002024:	4613      	movlt	r3, r2
 8002026:	6033      	str	r3, [r6, #0]
 8002028:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800202c:	4607      	mov	r7, r0
 800202e:	460c      	mov	r4, r1
 8002030:	b10a      	cbz	r2, 8002036 <_printf_common+0x26>
 8002032:	3301      	adds	r3, #1
 8002034:	6033      	str	r3, [r6, #0]
 8002036:	6823      	ldr	r3, [r4, #0]
 8002038:	0699      	lsls	r1, r3, #26
 800203a:	bf42      	ittt	mi
 800203c:	6833      	ldrmi	r3, [r6, #0]
 800203e:	3302      	addmi	r3, #2
 8002040:	6033      	strmi	r3, [r6, #0]
 8002042:	6825      	ldr	r5, [r4, #0]
 8002044:	f015 0506 	ands.w	r5, r5, #6
 8002048:	d106      	bne.n	8002058 <_printf_common+0x48>
 800204a:	f104 0a19 	add.w	sl, r4, #25
 800204e:	68e3      	ldr	r3, [r4, #12]
 8002050:	6832      	ldr	r2, [r6, #0]
 8002052:	1a9b      	subs	r3, r3, r2
 8002054:	42ab      	cmp	r3, r5
 8002056:	dc26      	bgt.n	80020a6 <_printf_common+0x96>
 8002058:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800205c:	6822      	ldr	r2, [r4, #0]
 800205e:	3b00      	subs	r3, #0
 8002060:	bf18      	it	ne
 8002062:	2301      	movne	r3, #1
 8002064:	0692      	lsls	r2, r2, #26
 8002066:	d42b      	bmi.n	80020c0 <_printf_common+0xb0>
 8002068:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800206c:	4641      	mov	r1, r8
 800206e:	4638      	mov	r0, r7
 8002070:	47c8      	blx	r9
 8002072:	3001      	adds	r0, #1
 8002074:	d01e      	beq.n	80020b4 <_printf_common+0xa4>
 8002076:	6823      	ldr	r3, [r4, #0]
 8002078:	6922      	ldr	r2, [r4, #16]
 800207a:	f003 0306 	and.w	r3, r3, #6
 800207e:	2b04      	cmp	r3, #4
 8002080:	bf02      	ittt	eq
 8002082:	68e5      	ldreq	r5, [r4, #12]
 8002084:	6833      	ldreq	r3, [r6, #0]
 8002086:	1aed      	subeq	r5, r5, r3
 8002088:	68a3      	ldr	r3, [r4, #8]
 800208a:	bf0c      	ite	eq
 800208c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002090:	2500      	movne	r5, #0
 8002092:	4293      	cmp	r3, r2
 8002094:	bfc4      	itt	gt
 8002096:	1a9b      	subgt	r3, r3, r2
 8002098:	18ed      	addgt	r5, r5, r3
 800209a:	2600      	movs	r6, #0
 800209c:	341a      	adds	r4, #26
 800209e:	42b5      	cmp	r5, r6
 80020a0:	d11a      	bne.n	80020d8 <_printf_common+0xc8>
 80020a2:	2000      	movs	r0, #0
 80020a4:	e008      	b.n	80020b8 <_printf_common+0xa8>
 80020a6:	2301      	movs	r3, #1
 80020a8:	4652      	mov	r2, sl
 80020aa:	4641      	mov	r1, r8
 80020ac:	4638      	mov	r0, r7
 80020ae:	47c8      	blx	r9
 80020b0:	3001      	adds	r0, #1
 80020b2:	d103      	bne.n	80020bc <_printf_common+0xac>
 80020b4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80020b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80020bc:	3501      	adds	r5, #1
 80020be:	e7c6      	b.n	800204e <_printf_common+0x3e>
 80020c0:	18e1      	adds	r1, r4, r3
 80020c2:	1c5a      	adds	r2, r3, #1
 80020c4:	2030      	movs	r0, #48	@ 0x30
 80020c6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80020ca:	4422      	add	r2, r4
 80020cc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80020d0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80020d4:	3302      	adds	r3, #2
 80020d6:	e7c7      	b.n	8002068 <_printf_common+0x58>
 80020d8:	2301      	movs	r3, #1
 80020da:	4622      	mov	r2, r4
 80020dc:	4641      	mov	r1, r8
 80020de:	4638      	mov	r0, r7
 80020e0:	47c8      	blx	r9
 80020e2:	3001      	adds	r0, #1
 80020e4:	d0e6      	beq.n	80020b4 <_printf_common+0xa4>
 80020e6:	3601      	adds	r6, #1
 80020e8:	e7d9      	b.n	800209e <_printf_common+0x8e>
	...

080020ec <_printf_i>:
 80020ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80020f0:	7e0f      	ldrb	r7, [r1, #24]
 80020f2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80020f4:	2f78      	cmp	r7, #120	@ 0x78
 80020f6:	4691      	mov	r9, r2
 80020f8:	4680      	mov	r8, r0
 80020fa:	460c      	mov	r4, r1
 80020fc:	469a      	mov	sl, r3
 80020fe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002102:	d807      	bhi.n	8002114 <_printf_i+0x28>
 8002104:	2f62      	cmp	r7, #98	@ 0x62
 8002106:	d80a      	bhi.n	800211e <_printf_i+0x32>
 8002108:	2f00      	cmp	r7, #0
 800210a:	f000 80d2 	beq.w	80022b2 <_printf_i+0x1c6>
 800210e:	2f58      	cmp	r7, #88	@ 0x58
 8002110:	f000 80b9 	beq.w	8002286 <_printf_i+0x19a>
 8002114:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002118:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800211c:	e03a      	b.n	8002194 <_printf_i+0xa8>
 800211e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002122:	2b15      	cmp	r3, #21
 8002124:	d8f6      	bhi.n	8002114 <_printf_i+0x28>
 8002126:	a101      	add	r1, pc, #4	@ (adr r1, 800212c <_printf_i+0x40>)
 8002128:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800212c:	08002185 	.word	0x08002185
 8002130:	08002199 	.word	0x08002199
 8002134:	08002115 	.word	0x08002115
 8002138:	08002115 	.word	0x08002115
 800213c:	08002115 	.word	0x08002115
 8002140:	08002115 	.word	0x08002115
 8002144:	08002199 	.word	0x08002199
 8002148:	08002115 	.word	0x08002115
 800214c:	08002115 	.word	0x08002115
 8002150:	08002115 	.word	0x08002115
 8002154:	08002115 	.word	0x08002115
 8002158:	08002299 	.word	0x08002299
 800215c:	080021c3 	.word	0x080021c3
 8002160:	08002253 	.word	0x08002253
 8002164:	08002115 	.word	0x08002115
 8002168:	08002115 	.word	0x08002115
 800216c:	080022bb 	.word	0x080022bb
 8002170:	08002115 	.word	0x08002115
 8002174:	080021c3 	.word	0x080021c3
 8002178:	08002115 	.word	0x08002115
 800217c:	08002115 	.word	0x08002115
 8002180:	0800225b 	.word	0x0800225b
 8002184:	6833      	ldr	r3, [r6, #0]
 8002186:	1d1a      	adds	r2, r3, #4
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	6032      	str	r2, [r6, #0]
 800218c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002190:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002194:	2301      	movs	r3, #1
 8002196:	e09d      	b.n	80022d4 <_printf_i+0x1e8>
 8002198:	6833      	ldr	r3, [r6, #0]
 800219a:	6820      	ldr	r0, [r4, #0]
 800219c:	1d19      	adds	r1, r3, #4
 800219e:	6031      	str	r1, [r6, #0]
 80021a0:	0606      	lsls	r6, r0, #24
 80021a2:	d501      	bpl.n	80021a8 <_printf_i+0xbc>
 80021a4:	681d      	ldr	r5, [r3, #0]
 80021a6:	e003      	b.n	80021b0 <_printf_i+0xc4>
 80021a8:	0645      	lsls	r5, r0, #25
 80021aa:	d5fb      	bpl.n	80021a4 <_printf_i+0xb8>
 80021ac:	f9b3 5000 	ldrsh.w	r5, [r3]
 80021b0:	2d00      	cmp	r5, #0
 80021b2:	da03      	bge.n	80021bc <_printf_i+0xd0>
 80021b4:	232d      	movs	r3, #45	@ 0x2d
 80021b6:	426d      	negs	r5, r5
 80021b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80021bc:	4859      	ldr	r0, [pc, #356]	@ (8002324 <_printf_i+0x238>)
 80021be:	230a      	movs	r3, #10
 80021c0:	e011      	b.n	80021e6 <_printf_i+0xfa>
 80021c2:	6821      	ldr	r1, [r4, #0]
 80021c4:	6833      	ldr	r3, [r6, #0]
 80021c6:	0608      	lsls	r0, r1, #24
 80021c8:	f853 5b04 	ldr.w	r5, [r3], #4
 80021cc:	d402      	bmi.n	80021d4 <_printf_i+0xe8>
 80021ce:	0649      	lsls	r1, r1, #25
 80021d0:	bf48      	it	mi
 80021d2:	b2ad      	uxthmi	r5, r5
 80021d4:	2f6f      	cmp	r7, #111	@ 0x6f
 80021d6:	4853      	ldr	r0, [pc, #332]	@ (8002324 <_printf_i+0x238>)
 80021d8:	6033      	str	r3, [r6, #0]
 80021da:	bf14      	ite	ne
 80021dc:	230a      	movne	r3, #10
 80021de:	2308      	moveq	r3, #8
 80021e0:	2100      	movs	r1, #0
 80021e2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80021e6:	6866      	ldr	r6, [r4, #4]
 80021e8:	60a6      	str	r6, [r4, #8]
 80021ea:	2e00      	cmp	r6, #0
 80021ec:	bfa2      	ittt	ge
 80021ee:	6821      	ldrge	r1, [r4, #0]
 80021f0:	f021 0104 	bicge.w	r1, r1, #4
 80021f4:	6021      	strge	r1, [r4, #0]
 80021f6:	b90d      	cbnz	r5, 80021fc <_printf_i+0x110>
 80021f8:	2e00      	cmp	r6, #0
 80021fa:	d04b      	beq.n	8002294 <_printf_i+0x1a8>
 80021fc:	4616      	mov	r6, r2
 80021fe:	fbb5 f1f3 	udiv	r1, r5, r3
 8002202:	fb03 5711 	mls	r7, r3, r1, r5
 8002206:	5dc7      	ldrb	r7, [r0, r7]
 8002208:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800220c:	462f      	mov	r7, r5
 800220e:	42bb      	cmp	r3, r7
 8002210:	460d      	mov	r5, r1
 8002212:	d9f4      	bls.n	80021fe <_printf_i+0x112>
 8002214:	2b08      	cmp	r3, #8
 8002216:	d10b      	bne.n	8002230 <_printf_i+0x144>
 8002218:	6823      	ldr	r3, [r4, #0]
 800221a:	07df      	lsls	r7, r3, #31
 800221c:	d508      	bpl.n	8002230 <_printf_i+0x144>
 800221e:	6923      	ldr	r3, [r4, #16]
 8002220:	6861      	ldr	r1, [r4, #4]
 8002222:	4299      	cmp	r1, r3
 8002224:	bfde      	ittt	le
 8002226:	2330      	movle	r3, #48	@ 0x30
 8002228:	f806 3c01 	strble.w	r3, [r6, #-1]
 800222c:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8002230:	1b92      	subs	r2, r2, r6
 8002232:	6122      	str	r2, [r4, #16]
 8002234:	f8cd a000 	str.w	sl, [sp]
 8002238:	464b      	mov	r3, r9
 800223a:	aa03      	add	r2, sp, #12
 800223c:	4621      	mov	r1, r4
 800223e:	4640      	mov	r0, r8
 8002240:	f7ff fee6 	bl	8002010 <_printf_common>
 8002244:	3001      	adds	r0, #1
 8002246:	d14a      	bne.n	80022de <_printf_i+0x1f2>
 8002248:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800224c:	b004      	add	sp, #16
 800224e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002252:	6823      	ldr	r3, [r4, #0]
 8002254:	f043 0320 	orr.w	r3, r3, #32
 8002258:	6023      	str	r3, [r4, #0]
 800225a:	4833      	ldr	r0, [pc, #204]	@ (8002328 <_printf_i+0x23c>)
 800225c:	2778      	movs	r7, #120	@ 0x78
 800225e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002262:	6823      	ldr	r3, [r4, #0]
 8002264:	6831      	ldr	r1, [r6, #0]
 8002266:	061f      	lsls	r7, r3, #24
 8002268:	f851 5b04 	ldr.w	r5, [r1], #4
 800226c:	d402      	bmi.n	8002274 <_printf_i+0x188>
 800226e:	065f      	lsls	r7, r3, #25
 8002270:	bf48      	it	mi
 8002272:	b2ad      	uxthmi	r5, r5
 8002274:	6031      	str	r1, [r6, #0]
 8002276:	07d9      	lsls	r1, r3, #31
 8002278:	bf44      	itt	mi
 800227a:	f043 0320 	orrmi.w	r3, r3, #32
 800227e:	6023      	strmi	r3, [r4, #0]
 8002280:	b11d      	cbz	r5, 800228a <_printf_i+0x19e>
 8002282:	2310      	movs	r3, #16
 8002284:	e7ac      	b.n	80021e0 <_printf_i+0xf4>
 8002286:	4827      	ldr	r0, [pc, #156]	@ (8002324 <_printf_i+0x238>)
 8002288:	e7e9      	b.n	800225e <_printf_i+0x172>
 800228a:	6823      	ldr	r3, [r4, #0]
 800228c:	f023 0320 	bic.w	r3, r3, #32
 8002290:	6023      	str	r3, [r4, #0]
 8002292:	e7f6      	b.n	8002282 <_printf_i+0x196>
 8002294:	4616      	mov	r6, r2
 8002296:	e7bd      	b.n	8002214 <_printf_i+0x128>
 8002298:	6833      	ldr	r3, [r6, #0]
 800229a:	6825      	ldr	r5, [r4, #0]
 800229c:	6961      	ldr	r1, [r4, #20]
 800229e:	1d18      	adds	r0, r3, #4
 80022a0:	6030      	str	r0, [r6, #0]
 80022a2:	062e      	lsls	r6, r5, #24
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	d501      	bpl.n	80022ac <_printf_i+0x1c0>
 80022a8:	6019      	str	r1, [r3, #0]
 80022aa:	e002      	b.n	80022b2 <_printf_i+0x1c6>
 80022ac:	0668      	lsls	r0, r5, #25
 80022ae:	d5fb      	bpl.n	80022a8 <_printf_i+0x1bc>
 80022b0:	8019      	strh	r1, [r3, #0]
 80022b2:	2300      	movs	r3, #0
 80022b4:	6123      	str	r3, [r4, #16]
 80022b6:	4616      	mov	r6, r2
 80022b8:	e7bc      	b.n	8002234 <_printf_i+0x148>
 80022ba:	6833      	ldr	r3, [r6, #0]
 80022bc:	1d1a      	adds	r2, r3, #4
 80022be:	6032      	str	r2, [r6, #0]
 80022c0:	681e      	ldr	r6, [r3, #0]
 80022c2:	6862      	ldr	r2, [r4, #4]
 80022c4:	2100      	movs	r1, #0
 80022c6:	4630      	mov	r0, r6
 80022c8:	f7fd ff82 	bl	80001d0 <memchr>
 80022cc:	b108      	cbz	r0, 80022d2 <_printf_i+0x1e6>
 80022ce:	1b80      	subs	r0, r0, r6
 80022d0:	6060      	str	r0, [r4, #4]
 80022d2:	6863      	ldr	r3, [r4, #4]
 80022d4:	6123      	str	r3, [r4, #16]
 80022d6:	2300      	movs	r3, #0
 80022d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80022dc:	e7aa      	b.n	8002234 <_printf_i+0x148>
 80022de:	6923      	ldr	r3, [r4, #16]
 80022e0:	4632      	mov	r2, r6
 80022e2:	4649      	mov	r1, r9
 80022e4:	4640      	mov	r0, r8
 80022e6:	47d0      	blx	sl
 80022e8:	3001      	adds	r0, #1
 80022ea:	d0ad      	beq.n	8002248 <_printf_i+0x15c>
 80022ec:	6823      	ldr	r3, [r4, #0]
 80022ee:	079b      	lsls	r3, r3, #30
 80022f0:	d413      	bmi.n	800231a <_printf_i+0x22e>
 80022f2:	68e0      	ldr	r0, [r4, #12]
 80022f4:	9b03      	ldr	r3, [sp, #12]
 80022f6:	4298      	cmp	r0, r3
 80022f8:	bfb8      	it	lt
 80022fa:	4618      	movlt	r0, r3
 80022fc:	e7a6      	b.n	800224c <_printf_i+0x160>
 80022fe:	2301      	movs	r3, #1
 8002300:	4632      	mov	r2, r6
 8002302:	4649      	mov	r1, r9
 8002304:	4640      	mov	r0, r8
 8002306:	47d0      	blx	sl
 8002308:	3001      	adds	r0, #1
 800230a:	d09d      	beq.n	8002248 <_printf_i+0x15c>
 800230c:	3501      	adds	r5, #1
 800230e:	68e3      	ldr	r3, [r4, #12]
 8002310:	9903      	ldr	r1, [sp, #12]
 8002312:	1a5b      	subs	r3, r3, r1
 8002314:	42ab      	cmp	r3, r5
 8002316:	dcf2      	bgt.n	80022fe <_printf_i+0x212>
 8002318:	e7eb      	b.n	80022f2 <_printf_i+0x206>
 800231a:	2500      	movs	r5, #0
 800231c:	f104 0619 	add.w	r6, r4, #25
 8002320:	e7f5      	b.n	800230e <_printf_i+0x222>
 8002322:	bf00      	nop
 8002324:	08002505 	.word	0x08002505
 8002328:	08002516 	.word	0x08002516

0800232c <memmove>:
 800232c:	4288      	cmp	r0, r1
 800232e:	b510      	push	{r4, lr}
 8002330:	eb01 0402 	add.w	r4, r1, r2
 8002334:	d902      	bls.n	800233c <memmove+0x10>
 8002336:	4284      	cmp	r4, r0
 8002338:	4623      	mov	r3, r4
 800233a:	d807      	bhi.n	800234c <memmove+0x20>
 800233c:	1e43      	subs	r3, r0, #1
 800233e:	42a1      	cmp	r1, r4
 8002340:	d008      	beq.n	8002354 <memmove+0x28>
 8002342:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002346:	f803 2f01 	strb.w	r2, [r3, #1]!
 800234a:	e7f8      	b.n	800233e <memmove+0x12>
 800234c:	4402      	add	r2, r0
 800234e:	4601      	mov	r1, r0
 8002350:	428a      	cmp	r2, r1
 8002352:	d100      	bne.n	8002356 <memmove+0x2a>
 8002354:	bd10      	pop	{r4, pc}
 8002356:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800235a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800235e:	e7f7      	b.n	8002350 <memmove+0x24>

08002360 <_sbrk_r>:
 8002360:	b538      	push	{r3, r4, r5, lr}
 8002362:	4d06      	ldr	r5, [pc, #24]	@ (800237c <_sbrk_r+0x1c>)
 8002364:	2300      	movs	r3, #0
 8002366:	4604      	mov	r4, r0
 8002368:	4608      	mov	r0, r1
 800236a:	602b      	str	r3, [r5, #0]
 800236c:	f7fe fa6e 	bl	800084c <_sbrk>
 8002370:	1c43      	adds	r3, r0, #1
 8002372:	d102      	bne.n	800237a <_sbrk_r+0x1a>
 8002374:	682b      	ldr	r3, [r5, #0]
 8002376:	b103      	cbz	r3, 800237a <_sbrk_r+0x1a>
 8002378:	6023      	str	r3, [r4, #0]
 800237a:	bd38      	pop	{r3, r4, r5, pc}
 800237c:	200028d0 	.word	0x200028d0

08002380 <memcpy>:
 8002380:	440a      	add	r2, r1
 8002382:	4291      	cmp	r1, r2
 8002384:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8002388:	d100      	bne.n	800238c <memcpy+0xc>
 800238a:	4770      	bx	lr
 800238c:	b510      	push	{r4, lr}
 800238e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002392:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002396:	4291      	cmp	r1, r2
 8002398:	d1f9      	bne.n	800238e <memcpy+0xe>
 800239a:	bd10      	pop	{r4, pc}

0800239c <_realloc_r>:
 800239c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80023a0:	4680      	mov	r8, r0
 80023a2:	4615      	mov	r5, r2
 80023a4:	460c      	mov	r4, r1
 80023a6:	b921      	cbnz	r1, 80023b2 <_realloc_r+0x16>
 80023a8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80023ac:	4611      	mov	r1, r2
 80023ae:	f7ff bc4b 	b.w	8001c48 <_malloc_r>
 80023b2:	b92a      	cbnz	r2, 80023c0 <_realloc_r+0x24>
 80023b4:	f7ff fbdc 	bl	8001b70 <_free_r>
 80023b8:	2400      	movs	r4, #0
 80023ba:	4620      	mov	r0, r4
 80023bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80023c0:	f000 f81a 	bl	80023f8 <_malloc_usable_size_r>
 80023c4:	4285      	cmp	r5, r0
 80023c6:	4606      	mov	r6, r0
 80023c8:	d802      	bhi.n	80023d0 <_realloc_r+0x34>
 80023ca:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80023ce:	d8f4      	bhi.n	80023ba <_realloc_r+0x1e>
 80023d0:	4629      	mov	r1, r5
 80023d2:	4640      	mov	r0, r8
 80023d4:	f7ff fc38 	bl	8001c48 <_malloc_r>
 80023d8:	4607      	mov	r7, r0
 80023da:	2800      	cmp	r0, #0
 80023dc:	d0ec      	beq.n	80023b8 <_realloc_r+0x1c>
 80023de:	42b5      	cmp	r5, r6
 80023e0:	462a      	mov	r2, r5
 80023e2:	4621      	mov	r1, r4
 80023e4:	bf28      	it	cs
 80023e6:	4632      	movcs	r2, r6
 80023e8:	f7ff ffca 	bl	8002380 <memcpy>
 80023ec:	4621      	mov	r1, r4
 80023ee:	4640      	mov	r0, r8
 80023f0:	f7ff fbbe 	bl	8001b70 <_free_r>
 80023f4:	463c      	mov	r4, r7
 80023f6:	e7e0      	b.n	80023ba <_realloc_r+0x1e>

080023f8 <_malloc_usable_size_r>:
 80023f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80023fc:	1f18      	subs	r0, r3, #4
 80023fe:	2b00      	cmp	r3, #0
 8002400:	bfbc      	itt	lt
 8002402:	580b      	ldrlt	r3, [r1, r0]
 8002404:	18c0      	addlt	r0, r0, r3
 8002406:	4770      	bx	lr

08002408 <_init>:
 8002408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800240a:	bf00      	nop
 800240c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800240e:	bc08      	pop	{r3}
 8002410:	469e      	mov	lr, r3
 8002412:	4770      	bx	lr

08002414 <_fini>:
 8002414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002416:	bf00      	nop
 8002418:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800241a:	bc08      	pop	{r3}
 800241c:	469e      	mov	lr, r3
 800241e:	4770      	bx	lr
