
<html><head><title>Appendix A: Updating Legacy Libraries and Netlists</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677669075" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Appendix A: Updating Legacy Libraries and Netlists" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="reference" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Digital Mixed-Signal,Analog Mixed-Signal," />
<meta name="prod_subfeature" content="Libraries and Netlists,Libraries and Netlists," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677669075" />
<meta name="NextFile" content="Appendix_B__Tcl-Based_Debugging.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Cloning_of_Replicated_Modules.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Appendix A: Updating Legacy Libraries and Netlists" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="Cloning_of_Replicated_Modules.html" title="Cloning_of_Replicated_Modules">Cloning_of_Replicated_Modules</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Appendix_B__Tcl-Based_Debugging.html" title="Appendix_B__Tcl-Based_Debugging">Appendix_B__Tcl-Based_Debuggin ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Appendix A: Updating Legacy Libraries and Netlists</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="AppendixA:UpdatingLegacyLibrariesandNetlists-1031783"></span>B<span>efore using existing libraries with the AMS Designer simulator, y</span><span style="letter-spacing: 0.0px;">ou may have to make modifications to the libraries. The following are some of the modules and libraries are that you can modify:</span></p>
<ul><li><strong>Verilog-A Modules</strong>: The Verilog<span style=""><sup>&#174;</sup></span><span style="letter-spacing: 0.0px;">-A language is a subset of Verilog-AMS, but some of the language elements in that subset have changed since the release of Verilog-A. As a result, you might need to revise your Verilog-A modules before using them as Verilog-AMS modules. For more information, see </span><span style=""><a class="message-url" href="../verilogamsref/appG.html">Updating Verilog-A Modules</a></span><span style=""><br /><br />In addition, some Verilog-A modules can be made more efficient by rewriting them to take advantage of the digital and mixed-signal aspects of Verilog-AMS. In these cases, you might want to generate an alternate cellview for use with the AMS Designer simulator. For more information, see&#160;</span><a class="message-url" href="../verilogamsref/chap11.html">Mixed-Signal Aspects of Verilog-AMS</a>.<span style=""><br /></span></li><li><span style="letter-spacing: 0.0px;"><strong>Libraries of Analog Masters</strong>:&#160;</span>The AMS Designer simulator uses analog primitive tables to accelerate the processing of Spectre/SPICE model files. Each model card has a unique name, referred to as the analog master, which allows it to be accessed by Verilog-AMS. Before you can use model files in your designs you must create analog primitive table files for them. See <a href="Analog_Primitives_and_Subcircuits.html">Analog Primitives and Subcircuits</a>.</li><li><span style="letter-spacing: 0.0px;"><strong>Verilog Modules</strong>:&#160;</span>A module written for the purely digital Verilog language can often be used unchanged in the AMS Designer simulator. However, it might be necessary to make some minor changes, such as escaping or modifying keywords, to make the module legal for both Verilog and Verilog-AMS. If it is not possible to modify a Verilog module to make it compliant with both languages, you can use the unmodified file by compiling it<span style=""> without </span><span style="letter-spacing: 0.0px;">using the&#160;</span><code style="letter-spacing: 0.0px;">-AMS</code><span style="letter-spacing: 0.0px;">&#160;option for the <code>xrun</code>/</span><code style="letter-spacing: 0.0px;">xmvlog</code><span style="letter-spacing: 0.0px;">&#160;command.<br /><br /></span>For example, you might have a Verilog module that uses <code style="letter-spacing: 0.0px;">branch</code><span style="letter-spacing: 0.0px;">&#160;as a variable. That is legal in Verilog but illegal in Verilog-AMS (which recognizes</span><code style="letter-spacing: 0.0px;"> branch </code><span style="letter-spacing: 0.0px;">as a keyword). As a result, you must compile the module without using the&#160;</span><code style="letter-spacing: 0.0px;">-AMS</code><span style="letter-spacing: 0.0px;">&#160;option so that the module is compiled as Verilog, not as Verilog-AMS.</span></li><li><span style="letter-spacing: 0.0px;"><strong>VHDL Blocks</strong>:&#160;</span>With the Spectre AMS Designer Simulator, you can use VHDL textual data directly, without importing models. Any VHDL block that runs with the NC-VHDL simulator runs with the AMS Designer simulator too.</li><li><span style="letter-spacing: 0.0px;"><strong>Legacy Netlists</strong>:&#160;</span>Netlists used for analog-only simulators, such as the Spectre<span style=""><sup>&#174;</sup></span><span style="letter-spacing: 0.0px;">circuit simulator, serve a number of purposes, including instantiating components, setting initial conditions, defining models, and specifying analyses. In the Spectre</span><span style=""><sup>&#174;</sup></span><span style="letter-spacing: 0.0px;">AMS Designer simulator, instantiation and model specification are separated from the simulator controls and some of the analog controls are separated from the rest of the simulation controls. As a result, the primary way of controlling the analog solver is to define an analog simulation control file. The controls you can use in the analog simulation control file differ slightly from those in netlists, so you might need to rewrite legacy netlists to use the controls described in <a href="Controls_for_the_Analog_Solvers.html">Controls for the Analog Solvers</a>.</span>&#160;<br />The AMS Designer simulator does not support everything used in existing netlists. For information about unsupported features, see the<span style=""> <a href="../ams_dms_simkpns/About_This_Manual.html">Spectre AMS Simulator Known Problems and Solutions</a>.</span></li><li><span style="letter-spacing: 0.0px;"><strong>Existing Designs</strong>:&#160;</span>Designs entered using Virtuoso Schematic Editor in flows such as the Cadence<span style=""><sup>&#174;</sup></span><span style="letter-spacing: 0.0px;">analog design environment flow are automatically translated to Verilog-AMS netlists. Issues including some of those mentioned above must first be addressed before the AMS netlister can properly work. For guidance about complying with the AMS design guidelines, see the &quot;Designing for Virtuoso AMS Compliance&quot; chapter, of</span><span style=""><em> Virtuoso AMS Environment User Guide</em>.</span></li></ul>
<p><br /></p>

                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Cloning_of_Replicated_Modules.html" id="prev" title="Cloning_of_Replicated_Modules">Cloning_of_Replicated_Modules</a></em></b><b><em><a href="Appendix_B__Tcl-Based_Debugging.html" id="nex" title="Appendix_B__Tcl-Based_Debugging">Appendix_B__Tcl-Based_Debuggin ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>