{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693706921292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693706921292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep  2 20:08:41 2023 " "Processing started: Sat Sep  2 20:08:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693706921292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693706921292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reldig -c reldig " "Command: quartus_map --read_settings_files=on --write_settings_files=off reldig -c reldig" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693706921293 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693706921389 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693706921389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reldig.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reldig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reldig-Behavioral " "Found design unit 1: reldig-Behavioral" {  } { { "reldig.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_1/reldig/reldig.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693706926567 ""} { "Info" "ISGN_ENTITY_NAME" "1 reldig " "Found entity 1: reldig" {  } { { "reldig.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_1/reldig/reldig.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693706926567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693706926567 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reldig " "Elaborating entity \"reldig\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693706926590 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rapido reldig.vhd(15) " "Verilog HDL or VHDL warning at reldig.vhd(15): object \"rapido\" assigned a value but never read" {  } { { "reldig.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_1/reldig/reldig.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693706926591 "|reldig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qdh reldig.vhd(116) " "VHDL Process Statement warning at reldig.vhd(116): signal \"Qdh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reldig.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_1/reldig/reldig.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693706926592 "|reldig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Quh reldig.vhd(116) " "VHDL Process Statement warning at reldig.vhd(116): signal \"Quh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reldig.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_1/reldig/reldig.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693706926592 "|reldig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qdm reldig.vhd(116) " "VHDL Process Statement warning at reldig.vhd(116): signal \"Qdm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reldig.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_1/reldig/reldig.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693706926592 "|reldig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qum reldig.vhd(116) " "VHDL Process Statement warning at reldig.vhd(116): signal \"Qum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reldig.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_1/reldig/reldig.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693706926592 "|reldig"}
