{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### circuit\n",
    "+ Synchronous circuit: governed by a global clock signal\n",
    "+ Asynchronous circuit: change states only through the inputs received by them"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Gate\n",
    "\n",
    "**NOR**\n",
    "Inverted or gate, i.e., $Q = \\neg{(A \\lor B)}$\n",
    "<img src=\"https://upload.wikimedia.org/wikipedia/commons/c/c6/NOR_ANSI_Labelled.svg\" width=150/>"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Modules\n",
    "#### Flip-flop\n",
    "+ 2 stable states, controlled by control inputs\n",
    "+ store a single bit\n",
    "\n",
    "\n",
    "**types**\n",
    "+ asynchronous => latch (level-sensitive, sequential elements meaning non-blocking assignments)\n",
    "+ synchronous => flip-flop (edge-sensitive)\n",
    "\n",
    "\n",
    "**D flip-flop.**\n",
    "D flip-flop stores a bit and is updated periodically, at the (usually) positive edge of a clock signal. See details [here](https://hdlbits.01xz.net/wiki/Dff). D flip-flop uses non-blocking syntax. D flip-flops is a extension from D flip-flop with multiple-bits inputs and outputs, i.e., the only difference between D flip-flop and D flip-flops is that the latter has its input and output as vectors.\n",
    "\n",
    "```verilog\n",
    "// D flip-flop(s)\n",
    "always @(posedge clk) begin\n",
    "    q <= d;\n",
    "end\n",
    "\n",
    "// Example of D flip-flops with synchronous reset value\n",
    "always @(posedge clk) begin\n",
    "    if (reset) begin\n",
    "        q <= 8'b0;\n",
    "    end else begin\n",
    "     \tq <= d;\n",
    "    end\n",
    "end\n",
    "\n",
    "// Example of D flip-flops with asynchronous reset value (2 key points: 1. posedge areset; 2. areset==1'b1)\n",
    "always @ (posedge areset or posedge clk) begin\n",
    "    if (areset==1'b1) begin\n",
    "     \tq <= 8'b0;\n",
    "    end else begin\n",
    "        q <= d;\n",
    "    end\n",
    "end\n",
    "```\n",
    "\n",
    "\n",
    "**D Latch.**\n",
    "D latch acts like a wire when enabled, and preserves the current value when disabled. See details [here](https://hdlbits.01xz.net/wiki/Exams/m2014_q4a).\n",
    "<img src=\"https://hdlbits.01xz.net/mw/images/0/03/Exams_m2014q4a.png\" width=\"50\"/>\n",
    "\n",
    "```verilog\n",
    "// D Latch\n",
    "always @ (ena) begin\n",
    "    if (ena) begin\n",
    "        q <= d;\n",
    "    end\n",
    "end\n",
    "```\n",
    "\n",
    "\n",
    "**SR NOR Latch**\n",
    "\n",
    "+ S: Set\n",
    "+ R: Reset\n",
    "\n",
    "Important:\n",
    "+ $S=1, R=1$ => not allowed \n",
    "+ $S=0, R=0$ OR $S=1 \\rightarrow 0, R=0$ OR $R=1 \\rightarrow 0, S=0$ => Q remains unchanged\n",
    "+ $S=1$ => $Q=1, \\bar{Q}=0$\n",
    "+ $R=1$ => $Q=0, \\bar{Q}=1$\n",
    "\n",
    "<img src=\"https://upload.wikimedia.org/wikipedia/commons/c/c6/R-S_mk2.gif\" width=150/>\n",
    "\n",
    "#### Multiplexer\n",
    "A combinational logic circuit designed to switch one of several input lines to a single common output line.\n",
    "\n",
    "\n",
    "For level sensitive 2:1 multiplexer (Sel means select input):\n",
    "<img src=\"https://upload.wikimedia.org/wikipedia/commons/b/b2/Multiplexer2.png\" width=350/>\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Verilog\n",
    "\n",
    "Website for practicing Verilog: [HDLBits â€” Verilog Practice](https://hdlbits.01xz.net/wiki/Main_Page)\n",
    "\n",
    "**number.** b, o, d, h\n",
    "\n",
    "**modules**\n",
    "Things with inputs, outputs and internal logic workings. A rough equivalents of functions with returns in other programming languages. \n",
    "+ Inputs and outputs can also be called *ports*. \n",
    "+ Bi-directional ports are defined as *inout*.\n",
    "+ Our task is to create a connection to connect inputs to outputs.\n",
    "+ Hierarchy: We can instantiate a module inside another. The module declaration\n",
    "\n",
    "**Vector**\n",
    "vector signal: `inout [7:0] address`(little-endian convention, i.e, start with 0 at the rightmost bit to begin the vector, while `[0:7]` represents big-endian. `[7:0]` creates 8-element vector). `assign out = address[7]` selects the 1 bit (i.e., 7th bit) out of the vector. \n",
    "+ Vector indices can be variable, as long as the synthesizer can figure out that the width of the bits being selected is constant. In particular, selecting one bit out of a vector using a variable index will work. For example, `assign out = in[sel]` is legal, where `in` is 256 bits and `sel` is 8 bits.\n",
    "+ We can't part-select multiple bits without an error, but we can select one bit at a time, four times, then concatenate them together. For example, `assign out = in[sel * 4 + 3:sel * 4]` is incorrect, but `assign out = {in[sel*4+3], in[sel*4+2], in[sel*4+1], in[sel*4]}` is correct.\n",
    "\n",
    "**Data Type**\n",
    "no data types, but two kinds of drives in hardware world\n",
    "+ wire: connect two points. directional. This means that information flows in only one direction, from *source* to the *sinks*. (The source is also often called a driver that drives a value onto a wire.)\n",
    "    + `input wire a` (port_type data_type name) <=> `input a` (port_type name)\n",
    "    + `assign` statement does not create a wire, but a connection between things(such as wires)\n",
    "    + a wire cannot have more than one driver\n",
    "    + a wire without driver has an undefined value\n",
    "    + if the internal wire is exactly the output itself, we do not need to declare a new wire. See details [here](https://hdlbits.01xz.net/wiki/Wire_decl)\n",
    "+ register: store a value (signed, unsigned, floating point, etc)\n",
    "\n",
    "\n",
    "**Assignment**\n",
    "+ Continuous assignment. Not a one-time event, i.e., the assignment continues even if the right side's value changes.\n",
    "+ When there are multiple assignments, the order in which they appear in the code does not matter.\n",
    "+ Describe connections between things, not the action of copying a value from one thing to another.\n",
    "\n",
    "**Operation**\n",
    "The operation in Verilog is similar as C. The operation can be applied to vectors as well.\n",
    "+ Bitwise Operation: `~`(negation, inverse), `&`(and), `|`(or), `^`(xor), `^~`/`~^`(xnor)\n",
    "+ Logical Operation: `&&`(logical and), `||`(logical or), `!`(logical not)\n",
    "+ equality: For example, in `assign z = (A[1:0]==B[1:0])`, `z` produces 1 if and only if A and B are same, 0 otherwise. Note that `assign z = (A == B)` also makes sense.\n",
    "\n",
    "**Numbers**\n",
    "`x'[b|h]y` where `x` is the number of bits to store them, `b` or `h` means binary and hexadecimal prespectively and `y` is the exact value.\n",
    "+ `1'b0`: binary 0\n",
    "+ `16'hDEAD`: Hexadecimal\n",
    "+ `'1`: is a special literal syntax for a number with all bits set to 1. `'0`, `'x`, and `'z` are also valid.\n",
    "\n",
    "**Concatenation**\n",
    "Concatenation operator `{a, b, c}` is used to create larger vectors by concatenating smaller portions of a vector togerther.\n",
    "+ concatenation operator needs to know the number of bits, i.e., `{1, 2, 3}` is illegal\n",
    "+ `{1'b1, 1'b0, 3'b101}` => `5'b10101`\n",
    "+ concatenation operator can be used in both sides: `assign {out[7:0], out[15:8]} = in;` or `assign out[15:0] = {in[7:0], in[15:8]};`\n",
    "+ We can reverse the vector using concatenation: `assign {out[0],out[1],out[2],out[3],out[4],out[5],out[6],out[7]} = in;`, where `in` and `out` are both 8-bit vectors. Another option is `assign out = {in[0], in[1], in[2], in[3], in[4], in[5], in[6], in[7]};`.\n",
    "+ `{num{vector}}` can replicate concatenation. For example, `{5{1'b1}}` => `5'b11111`. Note that the nested replication is: `{{24{in[7]}}, in}`, instead of ~~`{24{in[7]}, in}`~~\n",
    "\n",
    "**Initial Blocks**\n",
    "Executed once at the beginning of simulation (i.e., when time = 0)\n",
    "```verilog\n",
    "initial begin\n",
    "    clk = 0;\n",
    "    reset = 0;\n",
    "    req_0 = 0;\n",
    "    req_1 = 0;\n",
    "end\n",
    "```\n",
    "\n",
    "**always Blocks**\n",
    "+ `@`: indicates that the condition is inside the parameters after `@`. The block is triggered \"at\" this condition.\n",
    "\n",
    "cannot drive wire data, but can drive reg and integer data types\n",
    "\n",
    "+ \"always\" means that whenever input variables changed, the codes are executed\n",
    "+ sensitive list: 2 types\n",
    "    + level sensitive: for combinational circuits(combinational circuits are time independent, i.e., not rely on clock cycles)\n",
    "    + edge sensitive: for flip-flops\n",
    "\n",
    "\n",
    "For level sensitive:\n",
    "```verilog\n",
    "always @ (a or b or sel)\n",
    "begin\n",
    "    y = 0;\n",
    "    if (sel == 0); begin\n",
    "        y = a;\n",
    "    end else begin\n",
    "        y = b;\n",
    "    end\n",
    "end\n",
    "```\n",
    "\n",
    "For edge sensitive:\n",
    "```verilog\n",
    "always @ (posedge clk)\n",
    "if (reset == 0) begin\n",
    "    y <= 0;\n",
    "end else if (sel == 0) begin\n",
    "    y <= a;\n",
    "end else begin\n",
    "    y <= b;\n",
    "end\n",
    "```\n",
    "Every time when clock makes the transition from 0 to 1 (posedge), we check if reset is is asserted(synchronous reset), then we go no with normal logic.\n",
    "\n",
    "+ `=`: blocking assignment. Executes codes sequentially inside a begin/end.\n",
    "+ `<=`: nonblocking assignment. Execute codes in parallel.\n",
    "\n",
    "However, we can have an always block without sensitive list:\n",
    "```verilog\n",
    "always begin\n",
    "    #5 clk=~clk;\n",
    "end\n",
    "```\n",
    "+ `#5`: delays execution by 5 time units\n",
    "\n",
    "\n",
    "\n",
    "**case**\n",
    "+ Case statement can only be used inside procedural blocks (always block)\n",
    "+ This is a combinational circuit, so use a combinational `always @ (*)` block\n",
    "```verilog\n",
    "always @(*) begin\n",
    "    case (sel)\n",
    "        4'h0: out = a;\n",
    "        4'h1: out = b;\n",
    "        4'h2: out = c;\n",
    "        4'h3: out = d;\n",
    "        4'h4: out = e;\n",
    "        4'h5: out = f;\n",
    "        4'h6: out = g;\n",
    "        4'h7: out = h;\n",
    "        4'h8: out = i;\n",
    "        default out = '1;\n",
    "    endcase\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Coding Style\n",
    "#### Declare a module\n",
    "Verilog-1995 Syntax:\n",
    "```verilog\n",
    "module top_module(zero);\n",
    "    output zero;\n",
    "    // ...\n",
    "endmodule\n",
    "```\n",
    "Verilog-2001 Syntax:\n",
    "```verilog\n",
    "module top_module( output zero );\n",
    "    // ...\n",
    "endmodule\n",
    "```\n",
    "#### Instantiate a module\n",
    "Suppose a module is declared as follows:\n",
    "```verilog\n",
    "module mod_a ( input in1, input in2, output out );\n",
    "    // Module body\n",
    "endmodule\n",
    "```\n",
    "Then an instance of `mod_a` can be created as follows. We create a module and connect our existing wires to the ports of the new module. In the code below, `wa`, `wb` and `wc` are wires outside the module. The instance name is not necessary.\n",
    "```verilog\n",
    "mod_a instance1 ( wa, wb, wc ); // by position\n",
    "//mod_a ( wa, wb, wc ); // by position\n",
    "```\n",
    "Or\n",
    "```verilog\n",
    "mod_a instance1 ( .in1(wa), .in2(wb), .out(wc) ); // by name\n",
    "//mod_a ( .in1(wa), .in2(wb), .out(wc) ); // by name\n",
    "```"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.5.2"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
