ARM GAS  C:\Users\User\AppData\Local\Temp\ccLjfsxl.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"dma.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_DMA_Init,"ax",%progbits
  16              		.align	1
  17              		.global	MX_DMA_Init
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	MX_DMA_Init:
  25              	.LFB72:
  26              		.file 1 "Src/dma.c"
   1:Src/dma.c     **** /**
   2:Src/dma.c     ****   ******************************************************************************
   3:Src/dma.c     ****   * File Name          : dma.c
   4:Src/dma.c     ****   * Description        : This file provides code for the configuration
   5:Src/dma.c     ****   *                      of all the requested memory to memory DMA transfers.
   6:Src/dma.c     ****   ******************************************************************************
   7:Src/dma.c     ****   * @attention
   8:Src/dma.c     ****   *
   9:Src/dma.c     ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  10:Src/dma.c     ****   * All rights reserved.</center></h2>
  11:Src/dma.c     ****   *
  12:Src/dma.c     ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Src/dma.c     ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Src/dma.c     ****   * the License. You may obtain a copy of the License at:
  15:Src/dma.c     ****   *                             www.st.com/SLA0044
  16:Src/dma.c     ****   *
  17:Src/dma.c     ****   ******************************************************************************
  18:Src/dma.c     ****   */
  19:Src/dma.c     **** 
  20:Src/dma.c     **** /* Includes ------------------------------------------------------------------*/
  21:Src/dma.c     **** #include "dma.h"
  22:Src/dma.c     **** 
  23:Src/dma.c     **** /* USER CODE BEGIN 0 */
  24:Src/dma.c     **** 
  25:Src/dma.c     **** /* USER CODE END 0 */
  26:Src/dma.c     **** 
  27:Src/dma.c     **** /*----------------------------------------------------------------------------*/
  28:Src/dma.c     **** /* Configure DMA                                                              */
  29:Src/dma.c     **** /*----------------------------------------------------------------------------*/
  30:Src/dma.c     **** 
  31:Src/dma.c     **** /* USER CODE BEGIN 1 */
  32:Src/dma.c     **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccLjfsxl.s 			page 2


  33:Src/dma.c     **** /* USER CODE END 1 */
  34:Src/dma.c     **** DMA_HandleTypeDef hdma_memtomem_dma2_stream1;
  35:Src/dma.c     **** 
  36:Src/dma.c     **** /** 
  37:Src/dma.c     ****   * Enable DMA controller clock
  38:Src/dma.c     ****   * Configure DMA for memory to memory transfers
  39:Src/dma.c     ****   *   hdma_memtomem_dma2_stream1
  40:Src/dma.c     ****   */
  41:Src/dma.c     **** void MX_DMA_Init(void) 
  42:Src/dma.c     **** {
  27              		.loc 1 42 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 83B0     		sub	sp, sp, #12
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 16
  43:Src/dma.c     **** 
  44:Src/dma.c     ****   /* DMA controller clock enable */
  45:Src/dma.c     ****   __HAL_RCC_DMA1_CLK_ENABLE();
  38              		.loc 1 45 3 view .LVU1
  39              	.LBB2:
  40              		.loc 1 45 3 view .LVU2
  41 0004 0023     		movs	r3, #0
  42 0006 0093     		str	r3, [sp]
  43              		.loc 1 45 3 view .LVU3
  44 0008 294A     		ldr	r2, .L5
  45 000a 116B     		ldr	r1, [r2, #48]
  46 000c 41F40011 		orr	r1, r1, #2097152
  47 0010 1163     		str	r1, [r2, #48]
  48              		.loc 1 45 3 view .LVU4
  49 0012 116B     		ldr	r1, [r2, #48]
  50 0014 01F40011 		and	r1, r1, #2097152
  51 0018 0091     		str	r1, [sp]
  52              		.loc 1 45 3 view .LVU5
  53 001a 0099     		ldr	r1, [sp]
  54              	.LBE2:
  46:Src/dma.c     ****   __HAL_RCC_DMA2_CLK_ENABLE();
  55              		.loc 1 46 3 view .LVU6
  56              	.LBB3:
  57              		.loc 1 46 3 view .LVU7
  58 001c 0193     		str	r3, [sp, #4]
  59              		.loc 1 46 3 view .LVU8
  60 001e 116B     		ldr	r1, [r2, #48]
  61 0020 41F48001 		orr	r1, r1, #4194304
  62 0024 1163     		str	r1, [r2, #48]
  63              		.loc 1 46 3 view .LVU9
  64 0026 126B     		ldr	r2, [r2, #48]
  65 0028 02F48002 		and	r2, r2, #4194304
  66 002c 0192     		str	r2, [sp, #4]
  67              		.loc 1 46 3 view .LVU10
  68 002e 019A     		ldr	r2, [sp, #4]
  69              	.LBE3:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccLjfsxl.s 			page 3


  47:Src/dma.c     **** 
  48:Src/dma.c     ****   /* Configure DMA request hdma_memtomem_dma2_stream1 on DMA2_Stream1 */
  49:Src/dma.c     ****   hdma_memtomem_dma2_stream1.Instance = DMA2_Stream1;
  70              		.loc 1 49 3 view .LVU11
  71              		.loc 1 49 39 is_stmt 0 view .LVU12
  72 0030 2048     		ldr	r0, .L5+4
  73 0032 214A     		ldr	r2, .L5+8
  74 0034 0260     		str	r2, [r0]
  50:Src/dma.c     ****   hdma_memtomem_dma2_stream1.Init.Channel = DMA_CHANNEL_0;
  75              		.loc 1 50 3 is_stmt 1 view .LVU13
  76              		.loc 1 50 43 is_stmt 0 view .LVU14
  77 0036 4360     		str	r3, [r0, #4]
  51:Src/dma.c     ****   hdma_memtomem_dma2_stream1.Init.Direction = DMA_MEMORY_TO_MEMORY;
  78              		.loc 1 51 3 is_stmt 1 view .LVU15
  79              		.loc 1 51 45 is_stmt 0 view .LVU16
  80 0038 8022     		movs	r2, #128
  81 003a 8260     		str	r2, [r0, #8]
  52:Src/dma.c     ****   hdma_memtomem_dma2_stream1.Init.PeriphInc = DMA_PINC_ENABLE;
  82              		.loc 1 52 3 is_stmt 1 view .LVU17
  83              		.loc 1 52 45 is_stmt 0 view .LVU18
  84 003c 4FF40072 		mov	r2, #512
  85 0040 C260     		str	r2, [r0, #12]
  53:Src/dma.c     ****   hdma_memtomem_dma2_stream1.Init.MemInc = DMA_MINC_ENABLE;
  86              		.loc 1 53 3 is_stmt 1 view .LVU19
  87              		.loc 1 53 42 is_stmt 0 view .LVU20
  88 0042 4FF48062 		mov	r2, #1024
  89 0046 0261     		str	r2, [r0, #16]
  54:Src/dma.c     ****   hdma_memtomem_dma2_stream1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
  90              		.loc 1 54 3 is_stmt 1 view .LVU21
  91              		.loc 1 54 55 is_stmt 0 view .LVU22
  92 0048 4361     		str	r3, [r0, #20]
  55:Src/dma.c     ****   hdma_memtomem_dma2_stream1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
  93              		.loc 1 55 3 is_stmt 1 view .LVU23
  94              		.loc 1 55 52 is_stmt 0 view .LVU24
  95 004a 8361     		str	r3, [r0, #24]
  56:Src/dma.c     ****   hdma_memtomem_dma2_stream1.Init.Mode = DMA_NORMAL;
  96              		.loc 1 56 3 is_stmt 1 view .LVU25
  97              		.loc 1 56 40 is_stmt 0 view .LVU26
  98 004c C361     		str	r3, [r0, #28]
  57:Src/dma.c     ****   hdma_memtomem_dma2_stream1.Init.Priority = DMA_PRIORITY_LOW;
  99              		.loc 1 57 3 is_stmt 1 view .LVU27
 100              		.loc 1 57 44 is_stmt 0 view .LVU28
 101 004e 0362     		str	r3, [r0, #32]
  58:Src/dma.c     ****   hdma_memtomem_dma2_stream1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 102              		.loc 1 58 3 is_stmt 1 view .LVU29
 103              		.loc 1 58 44 is_stmt 0 view .LVU30
 104 0050 0422     		movs	r2, #4
 105 0052 4262     		str	r2, [r0, #36]
  59:Src/dma.c     ****   hdma_memtomem_dma2_stream1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 106              		.loc 1 59 3 is_stmt 1 view .LVU31
 107              		.loc 1 59 49 is_stmt 0 view .LVU32
 108 0054 0322     		movs	r2, #3
 109 0056 8262     		str	r2, [r0, #40]
  60:Src/dma.c     ****   hdma_memtomem_dma2_stream1.Init.MemBurst = DMA_MBURST_SINGLE;
 110              		.loc 1 60 3 is_stmt 1 view .LVU33
 111              		.loc 1 60 44 is_stmt 0 view .LVU34
 112 0058 C362     		str	r3, [r0, #44]
ARM GAS  C:\Users\User\AppData\Local\Temp\ccLjfsxl.s 			page 4


  61:Src/dma.c     ****   hdma_memtomem_dma2_stream1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 113              		.loc 1 61 3 is_stmt 1 view .LVU35
 114              		.loc 1 61 47 is_stmt 0 view .LVU36
 115 005a 0363     		str	r3, [r0, #48]
  62:Src/dma.c     ****   if (HAL_DMA_Init(&hdma_memtomem_dma2_stream1) != HAL_OK)
 116              		.loc 1 62 3 is_stmt 1 view .LVU37
 117              		.loc 1 62 7 is_stmt 0 view .LVU38
 118 005c FFF7FEFF 		bl	HAL_DMA_Init
 119              	.LVL0:
 120              		.loc 1 62 6 view .LVU39
 121 0060 10BB     		cbnz	r0, .L4
 122              	.L2:
  63:Src/dma.c     ****   {
  64:Src/dma.c     ****     Error_Handler();
  65:Src/dma.c     ****   }
  66:Src/dma.c     **** 
  67:Src/dma.c     ****   /* DMA interrupt init */
  68:Src/dma.c     ****   /* DMA1_Stream0_IRQn interrupt configuration */
  69:Src/dma.c     ****   HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 123              		.loc 1 69 3 is_stmt 1 view .LVU40
 124 0062 0022     		movs	r2, #0
 125 0064 0521     		movs	r1, #5
 126 0066 0B20     		movs	r0, #11
 127 0068 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 128              	.LVL1:
  70:Src/dma.c     ****   HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 129              		.loc 1 70 3 view .LVU41
 130 006c 0B20     		movs	r0, #11
 131 006e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 132              	.LVL2:
  71:Src/dma.c     ****   /* DMA1_Stream5_IRQn interrupt configuration */
  72:Src/dma.c     ****   HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 133              		.loc 1 72 3 view .LVU42
 134 0072 0022     		movs	r2, #0
 135 0074 0521     		movs	r1, #5
 136 0076 1020     		movs	r0, #16
 137 0078 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 138              	.LVL3:
  73:Src/dma.c     ****   HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 139              		.loc 1 73 3 view .LVU43
 140 007c 1020     		movs	r0, #16
 141 007e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 142              	.LVL4:
  74:Src/dma.c     ****   /* DMA2_Stream0_IRQn interrupt configuration */
  75:Src/dma.c     ****   HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 143              		.loc 1 75 3 view .LVU44
 144 0082 0022     		movs	r2, #0
 145 0084 0521     		movs	r1, #5
 146 0086 3820     		movs	r0, #56
 147 0088 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 148              	.LVL5:
  76:Src/dma.c     ****   HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 149              		.loc 1 76 3 view .LVU45
 150 008c 3820     		movs	r0, #56
 151 008e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 152              	.LVL6:
  77:Src/dma.c     ****   /* DMA2_Stream3_IRQn interrupt configuration */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccLjfsxl.s 			page 5


  78:Src/dma.c     ****   HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 153              		.loc 1 78 3 view .LVU46
 154 0092 0022     		movs	r2, #0
 155 0094 0521     		movs	r1, #5
 156 0096 3B20     		movs	r0, #59
 157 0098 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 158              	.LVL7:
  79:Src/dma.c     ****   HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 159              		.loc 1 79 3 view .LVU47
 160 009c 3B20     		movs	r0, #59
 161 009e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 162              	.LVL8:
  80:Src/dma.c     **** 
  81:Src/dma.c     **** }
 163              		.loc 1 81 1 is_stmt 0 view .LVU48
 164 00a2 03B0     		add	sp, sp, #12
 165              	.LCFI2:
 166              		.cfi_remember_state
 167              		.cfi_def_cfa_offset 4
 168              		@ sp needed
 169 00a4 5DF804FB 		ldr	pc, [sp], #4
 170              	.L4:
 171              	.LCFI3:
 172              		.cfi_restore_state
  64:Src/dma.c     ****   }
 173              		.loc 1 64 5 is_stmt 1 view .LVU49
 174 00a8 FFF7FEFF 		bl	Error_Handler
 175              	.LVL9:
 176 00ac D9E7     		b	.L2
 177              	.L6:
 178 00ae 00BF     		.align	2
 179              	.L5:
 180 00b0 00380240 		.word	1073887232
 181 00b4 00000000 		.word	hdma_memtomem_dma2_stream1
 182 00b8 28640240 		.word	1073898536
 183              		.cfi_endproc
 184              	.LFE72:
 186              		.comm	hdma_memtomem_dma2_stream1,96,4
 187              		.text
 188              	.Letext0:
 189              		.file 2 "c:\\users\\user\\appdata\\roaming\\gnumcueclipse\\armembeddedgcc\\arm-none-eabi\\include\
 190              		.file 3 "c:\\users\\user\\appdata\\roaming\\gnumcueclipse\\armembeddedgcc\\arm-none-eabi\\include\
 191              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 192              		.file 5 "Drivers/CMSIS/Device/ST/STM32F2xx/Include/system_stm32f2xx.h"
 193              		.file 6 "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f215xx.h"
 194              		.file 7 "Drivers/STM32F2xx_HAL_Driver/Inc/stm32f2xx_hal_def.h"
 195              		.file 8 "Drivers/STM32F2xx_HAL_Driver/Inc/stm32f2xx_hal_dma.h"
 196              		.file 9 "Drivers/STM32F2xx_HAL_Driver/Inc/stm32f2xx_hal.h"
 197              		.file 10 "Inc/dma.h"
 198              		.file 11 "Drivers/STM32F2xx_HAL_Driver/Inc/stm32f2xx_hal_cortex.h"
 199              		.file 12 "Inc/main.h"
ARM GAS  C:\Users\User\AppData\Local\Temp\ccLjfsxl.s 			page 6


DEFINED SYMBOLS
                            *ABS*:0000000000000000 dma.c
C:\Users\User\AppData\Local\Temp\ccLjfsxl.s:16     .text.MX_DMA_Init:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\ccLjfsxl.s:24     .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
C:\Users\User\AppData\Local\Temp\ccLjfsxl.s:180    .text.MX_DMA_Init:00000000000000b0 $d
                            *COM*:0000000000000060 hdma_memtomem_dma2_stream1

UNDEFINED SYMBOLS
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
Error_Handler
