read -sv run_verilog_mid/adder_32b_10_82_416e7b2e9508ef670e4bba7190ee98c4.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_82_416e7b2e9508ef670e4bba7190ee98c4_yosys.v
