Info (10281): Verilog HDL Declaration information at SPI_main.sv(9): object "start" differs only in case from object "START" in the same scope File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/SPI_main.sv Line: 9
Warning (10268): Verilog HDL information at random_selector.sv(19): always construct contains both blocking and non-blocking assignments File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/random_selector.sv Line: 19
Warning (10268): Verilog HDL information at matrixTablero.sv(28): always construct contains both blocking and non-blocking assignments File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/matrixTablero.sv Line: 28
Info (10281): Verilog HDL Declaration information at connect4_fsm.sv(19): object "game_over" differs only in case from object "GAME_OVER" in the same scope File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/connect4_fsm.sv Line: 19
