# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 22:03:24 on Sep 17,2025
# vlog -reportprogress 300 siso.v "+acc" 
# -- Compiling module siso
# -- Compiling module siso_tb
# 
# Top level modules:
# 	siso_tb
# End time: 22:03:24 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim siso_tb 
# Start time: 22:03:24 on Sep 17,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.siso_tb(fast)
# Loading work.siso(fast)
# clk=0 rst=0 s_in=x s_out=0 Time=0
# clk=1 rst=0 s_in=x s_out=0 Time=10
# clk=0 rst=1 s_in=1 s_out=0 Time=20
# clk=1 rst=1 s_in=1 s_out=0 Time=30
# clk=0 rst=1 s_in=1 s_out=0 Time=40
# clk=1 rst=1 s_in=1 s_out=0 Time=50
# clk=1 rst=1 s_in=0 s_out=0 Time=55
# clk=0 rst=1 s_in=0 s_out=0 Time=60
# clk=1 rst=1 s_in=0 s_out=0 Time=70
# clk=1 rst=1 s_in=1 s_out=0 Time=75
# clk=0 rst=1 s_in=1 s_out=0 Time=80
# clk=1 rst=1 s_in=1 s_out=0 Time=90
# clk=0 rst=1 s_in=1 s_out=0 Time=100
# clk=1 rst=1 s_in=1 s_out=1 Time=110
# clk=0 rst=1 s_in=1 s_out=1 Time=120
# clk=1 rst=1 s_in=1 s_out=1 Time=130
# clk=0 rst=1 s_in=1 s_out=1 Time=140
# clk=1 rst=1 s_in=1 s_out=0 Time=150
# clk=0 rst=1 s_in=1 s_out=0 Time=160
# clk=1 rst=1 s_in=1 s_out=1 Time=170
# clk=0 rst=1 s_in=1 s_out=1 Time=180
# clk=1 rst=1 s_in=1 s_out=1 Time=190
# ** Note: $stop    : siso.v(65)
#    Time: 200 ns  Iteration: 0  Instance: /siso_tb
# Break in Module siso_tb at siso.v line 65
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 22:04:26 on Sep 17,2025
# vlog -reportprogress 300 siso.v "+acc" 
# -- Compiling module siso
# -- Compiling module siso_tb
# 
# Top level modules:
# 	siso_tb
# End time: 22:04:26 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:04:26 on Sep 17,2025, Elapsed time: 0:01:02
# Errors: 0, Warnings: 0
# vsim siso_tb 
# Start time: 22:04:26 on Sep 17,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.siso_tb(fast)
# Loading work.siso(fast)
# clk=0 rst=0 s_in=x s_out=0 Time=0
# clk=1 rst=0 s_in=x s_out=0 Time=10
# clk=0 rst=1 s_in=1 s_out=0 Time=20
# clk=1 rst=1 s_in=1 s_out=0 Time=30
# clk=0 rst=1 s_in=1 s_out=0 Time=40
# clk=1 rst=1 s_in=1 s_out=0 Time=50
# clk=1 rst=1 s_in=0 s_out=0 Time=55
# clk=0 rst=1 s_in=0 s_out=0 Time=60
# clk=1 rst=1 s_in=0 s_out=0 Time=70
# clk=1 rst=1 s_in=1 s_out=0 Time=75
# clk=0 rst=1 s_in=1 s_out=0 Time=80
# clk=1 rst=1 s_in=1 s_out=0 Time=90
# clk=0 rst=1 s_in=1 s_out=0 Time=100
# clk=1 rst=1 s_in=1 s_out=1 Time=110
# clk=0 rst=1 s_in=1 s_out=1 Time=120
# clk=1 rst=1 s_in=1 s_out=1 Time=130
# clk=0 rst=1 s_in=1 s_out=1 Time=140
# clk=1 rst=1 s_in=1 s_out=0 Time=150
# clk=0 rst=1 s_in=1 s_out=0 Time=160
# clk=1 rst=1 s_in=1 s_out=1 Time=170
# clk=0 rst=1 s_in=1 s_out=1 Time=180
# clk=1 rst=1 s_in=1 s_out=1 Time=190
# ** Note: $stop    : siso.v(65)
#    Time: 200 ns  Iteration: 0  Instance: /siso_tb
# Break in Module siso_tb at siso.v line 65
# End time: 22:04:42 on Sep 17,2025, Elapsed time: 0:00:16
# Errors: 0, Warnings: 0
