Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Apr 27 00:46:32 2020
| Host         : y-Blade-Stealth running 64-bit unknown
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu3egsbva484-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 6204 |     0 |     70560 |  8.79 |
|   LUT as Logic             | 5043 |     0 |     70560 |  7.15 |
|   LUT as Memory            | 1161 |     0 |     28800 |  4.03 |
|     LUT as Distributed RAM |  288 |     0 |           |       |
|     LUT as Shift Register  |  873 |     0 |           |       |
| CLB Registers              | 7977 |     0 |    141120 |  5.65 |
|   Register as Flip Flop    | 7977 |     0 |    141120 |  5.65 |
|   Register as Latch        |    0 |     0 |    141120 |  0.00 |
| CARRY8                     |  211 |     0 |      8820 |  2.39 |
| F7 Muxes                   |  181 |     0 |     35280 |  0.51 |
| F8 Muxes                   |    5 |     0 |     17640 |  0.03 |
| F9 Muxes                   |    0 |     0 |      8820 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 40    |          Yes |           - |          Set |
| 177   |          Yes |           - |        Reset |
| 28    |          Yes |         Set |            - |
| 7732  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 1559 |     0 |      8820 | 17.68 |
|   CLBL                                     |  924 |     0 |           |       |
|   CLBM                                     |  635 |     0 |           |       |
| LUT as Logic                               | 5043 |     0 |     70560 |  7.15 |
|   using O5 output only                     |  159 |       |           |       |
|   using O6 output only                     | 4286 |       |           |       |
|   using O5 and O6                          |  598 |       |           |       |
| LUT as Memory                              | 1161 |     0 |     28800 |  4.03 |
|   LUT as Distributed RAM                   |  288 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |  256 |       |           |       |
|     using O5 and O6                        |   32 |       |           |       |
|   LUT as Shift Register                    |  873 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |  156 |       |           |       |
|     using O5 and O6                        |  717 |       |           |       |
| CLB Registers                              | 7977 |     0 |    141120 |  5.65 |
|   Register driven from within the CLB      | 4359 |       |           |       |
|   Register driven from outside the CLB     | 3618 |       |           |       |
|     LUT in front of the register is unused | 2591 |       |           |       |
|     LUT in front of the register is used   | 1027 |       |           |       |
| Unique Control Sets                        |  394 |       |     17640 |  2.23 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    8 |     0 |       216 |  3.70 |
|   RAMB36/FIFO*    |    8 |     0 |       216 |  3.70 |
|     RAMB36E2 only |    8 |       |           |       |
|   RAMB18          |    0 |     0 |       432 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       360 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |        82 |  0.00 |
| HPIOB_M          |    0 |     0 |        26 |  0.00 |
| HPIOB_S          |    0 |     0 |        26 |  0.00 |
| HDIOB_M          |    0 |     0 |        12 |  0.00 |
| HDIOB_S          |    0 |     0 |        12 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |         6 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |       196 |  1.53 |
|   BUFGCE             |    2 |     0 |        88 |  2.27 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    1 |     0 |         3 | 33.33 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       | 7732 |            Register |
| LUT6       | 2823 |                 CLB |
| LUT4       | 1160 |                 CLB |
| SRLC32E    |  834 |                 CLB |
| SRL16E     |  752 |                 CLB |
| LUT3       |  636 |                 CLB |
| LUT5       |  576 |                 CLB |
| LUT2       |  302 |                 CLB |
| RAMD64E    |  256 |                 CLB |
| CARRY8     |  211 |                 CLB |
| MUXF7      |  181 |                 CLB |
| FDCE       |  177 |            Register |
| LUT1       |  144 |                 CLB |
| RAMD32     |   56 |                 CLB |
| FDPE       |   40 |            Register |
| FDSE       |   28 |            Register |
| RAMS32     |    8 |                 CLB |
| RAMB36E2   |    8 |           Block Ram |
| MUXF8      |    5 |                 CLB |
| SRLC16E    |    4 |                 CLB |
| BUFGCE     |    2 |               Clock |
| PS8        |    1 |            Advanced |
| MMCME4_ADV |    1 |               Clock |
| BUFG_PS    |    1 |               Clock |
| BSCANE2    |    1 |       Configuration |
+------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------+------+
|           Ref Name           | Used |
+------------------------------+------+
| u_ila_1                      |    1 |
| u_ila_0                      |    1 |
| design_1_zynq_ultra_ps_e_0_0 |    1 |
| design_1_test_output_0_4     |    1 |
| design_1_clk_wiz_0_0         |    1 |
| dbg_hub                      |    1 |
+------------------------------+------+


