# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../d CPU.srcs/sources_1/new/ADDSUB_32.v" \
"../../../../d CPU.srcs/sources_1/new/ALU.v" \
"../../../../d CPU.srcs/sources_1/new/CLA_32.v" \
"../../../../d CPU.srcs/sources_1/new/CLA_4.v" \
"../../../../d CPU.srcs/sources_1/new/MUX2X32.v" \
"../../../../d CPU.srcs/sources_1/new/MUX6X32.v" \
"../../../../d CPU.srcs/sources_1/new/ShIFTER.v" \
"../../../../d CPU.srcs/sim_1/new/ALU_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
