
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003459                       # Number of seconds simulated
sim_ticks                                  3458999571                       # Number of ticks simulated
final_tick                               574961922690                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 347055                       # Simulator instruction rate (inst/s)
host_op_rate                                   446364                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 279309                       # Simulator tick rate (ticks/s)
host_mem_usage                               16930056                       # Number of bytes of host memory used
host_seconds                                 12384.14                       # Real time elapsed on the host
sim_insts                                  4297973709                       # Number of instructions simulated
sim_ops                                    5527832408                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       214784                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       299520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        73472                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       152832                       # Number of bytes read from this memory
system.physmem.bytes_read::total               747904                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7296                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       230400                       # Number of bytes written to this memory
system.physmem.bytes_written::total            230400                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1678                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2340                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          574                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1194                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5843                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1800                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1800                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       555074                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     62094255                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       481064                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     86591511                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       592079                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     21240824                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       481064                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     44183874                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               216219743                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       555074                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       481064                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       592079                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       481064                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2109280                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          66608855                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               66608855                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          66608855                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       555074                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     62094255                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       481064                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     86591511                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       592079                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     21240824                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       481064                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     44183874                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              282828598                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8294964                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2874804                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2511015                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185843                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1416100                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1373913                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207973                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5850                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3385723                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15985762                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2874804                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1581886                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3292167                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         910756                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        438353                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1669280                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74516                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7840132                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.349810                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.168777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4547965     58.01%     58.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          164093      2.09%     60.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          298001      3.80%     63.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          281915      3.60%     67.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456621      5.82%     73.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          475945      6.07%     79.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          113891      1.45%     80.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           86186      1.10%     81.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1415515     18.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7840132                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.346572                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.927165                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3495850                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       424846                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3183410                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12854                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        723162                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313666                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          724                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17892821                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        723162                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3644904                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         174433                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        47096                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3045902                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       204626                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17411115                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         68657                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        84113                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23133547                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79265729                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79265729                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8220497                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2044                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1002                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           548111                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2670748                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       582527                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9736                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       194373                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16460465                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2002                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13847241                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18951                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5029852                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13799750                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7840132                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.766200                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840146                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2772818     35.37%     35.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1450986     18.51%     53.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1257294     16.04%     69.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       773596      9.87%     79.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       806186     10.28%     90.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       472460      6.03%     96.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       212288      2.71%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        55925      0.71%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38579      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7840132                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54798     66.04%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         18040     21.74%     87.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10137     12.22%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10866176     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109575      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2375355     17.15%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       495135      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13847241                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.669355                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82975                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005992                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35636539                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21492368                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13385267                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13930216                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34472                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       785794                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143586                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        723162                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         112133                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6215                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16462470                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        20150                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2670748                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       582527                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1002                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3158                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           49                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        98018                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110502                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       208520                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13582245                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2280600                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       264995                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2763457                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2049467                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            482857                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.637409                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13400791                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13385267                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8219961                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20102383                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.613662                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408905                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5090747                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       186138                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7116970                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.597840                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.305348                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3321080     46.66%     46.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1494374     21.00%     67.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833405     11.71%     79.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283522      3.98%     83.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272898      3.83%     87.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       113336      1.59%     88.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       298200      4.19%     92.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88684      1.25%     94.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       411471      5.78%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7116970                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       411471                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23168024                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33648864                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3273                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 454832                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.829496                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.829496                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.205551                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.205551                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62802812                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17558243                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18411929                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8294964                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2794468                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2274755                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       192376                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1149058                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1082381                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          293465                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8237                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2800814                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15507271                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2794468                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1375846                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3405910                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1029907                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        763762                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1370115                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        80755                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7803770                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.454404                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.290668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4397860     56.36%     56.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          299874      3.84%     60.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          241279      3.09%     63.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          585244      7.50%     70.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          156553      2.01%     72.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          204105      2.62%     75.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          149713      1.92%     77.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           82708      1.06%     78.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1686434     21.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7803770                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.336887                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.869480                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2931069                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       747670                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3273122                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22783                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        829121                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       474312                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4207                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18524317                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         9279                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        829121                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3146153                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         147228                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       283575                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3075642                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       322046                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      17866971                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3053                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        132614                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       100375                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          155                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25019851                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     83399131                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     83399131                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15269246                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9750551                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3742                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2148                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           887536                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1667846                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       848221                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13130                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       270612                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          16879490                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3616                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13384553                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27405                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5867461                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17923740                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          656                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7803770                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.715139                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.882820                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2841529     36.41%     36.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1639312     21.01%     57.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1070784     13.72%     71.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       793418     10.17%     81.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       680990      8.73%     90.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       352543      4.52%     94.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       303954      3.89%     98.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        56900      0.73%     99.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        64340      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7803770                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          78439     71.22%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15929     14.46%     85.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15762     14.31%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11150684     83.31%     83.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       189951      1.42%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1479      0.01%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1330079      9.94%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       712360      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13384553                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.613576                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             110131                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008228                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     34710410                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22750630                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13040241                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13494684                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        49976                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       662902                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          205                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       219784                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        829121                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          66589                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7508                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     16883107                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        42198                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1667846                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       848221                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2136                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6723                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           63                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       113770                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       108806                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       222576                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13169832                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1247575                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       214719                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1941277                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1857219                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            693702                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.587690                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13049038                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13040241                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8494148                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         23986770                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.572067                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354118                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      8945105                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     10985445                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5897725                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2960                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       192442                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6974649                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.575053                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.125243                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2838539     40.70%     40.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1876020     26.90%     67.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       762857     10.94%     78.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       428551      6.14%     84.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       350327      5.02%     89.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       142265      2.04%     91.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       169085      2.42%     94.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        85125      1.22%     95.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       321880      4.61%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6974649                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      8945105                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      10985445                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1633381                       # Number of memory references committed
system.switch_cpus1.commit.loads              1004944                       # Number of loads committed
system.switch_cpus1.commit.membars               1480                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1578382                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          9898297                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       223638                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       321880                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23535939                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           34596061                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4354                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 491194                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            8945105                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             10985445                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      8945105                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.927319                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.927319                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.078378                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.078378                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        59244891                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18025612                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17101883                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2960                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8294964                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3072910                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2509003                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       206442                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1289240                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1207249                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          315454                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9108                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3176069                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16681326                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3072910                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1522703                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3614796                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1073424                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        611853                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1546625                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        80497                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8268027                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.494384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.326791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4653231     56.28%     56.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          295557      3.57%     59.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          445809      5.39%     65.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          306880      3.71%     68.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          215758      2.61%     71.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          209383      2.53%     74.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          126676      1.53%     75.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          272045      3.29%     78.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1742688     21.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8268027                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370455                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.011018                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3267995                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       634446                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3449866                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        50615                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        865092                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       515386                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19967136                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1202                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        865092                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3452695                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          47755                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       322552                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3311990                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       267932                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19362273                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        111182                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        91640                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     27168323                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     90108199                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     90108199                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16674154                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10494147                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3474                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1661                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           805779                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1774658                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       903934                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10808                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       211486                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18035784                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3317                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14394918                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        28803                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6038903                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18452642                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8268027                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.741034                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.918920                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3062719     37.04%     37.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1641699     19.86%     56.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1138431     13.77%     70.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       774442      9.37%     80.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       796376      9.63%     89.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       376110      4.55%     94.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       337096      4.08%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        64831      0.78%     99.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        76323      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8268027                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          78169     70.61%     70.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15486     13.99%     84.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17057     15.41%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12039095     83.63%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       181514      1.26%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1656      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1414646      9.83%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       758007      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14394918                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.735380                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             110712                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007691                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     37197378                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24078039                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13992048                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14505630                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        45357                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       691207                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          619                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       214877                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        865092                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          24535                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4735                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18039103                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        65420                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1774658                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       903934                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1661                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4023                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       124695                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       113280                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       237975                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14127066                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1321634                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       267852                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2060663                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2007872                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            739029                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.703089                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13998283                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13992048                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9059341                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25735844                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.686812                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352013                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9694564                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11949955                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6089165                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3312                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       207901                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7402935                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.614219                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.166603                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2928987     39.57%     39.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2077216     28.06%     67.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       786339     10.62%     78.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       439448      5.94%     84.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       367269      4.96%     89.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       164855      2.23%     91.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       156836      2.12%     93.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       108530      1.47%     94.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       373455      5.04%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7402935                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9694564                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11949955                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1772508                       # Number of memory references committed
system.switch_cpus2.commit.loads              1083451                       # Number of loads committed
system.switch_cpus2.commit.membars               1656                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1733725                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10758118                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       247170                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       373455                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25068600                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           36943929                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1641                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  26937                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9694564                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11949955                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9694564                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.855630                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.855630                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.168729                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.168729                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        63446993                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19463319                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18359435                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3312                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8294964                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2925368                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2380200                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       196469                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1242906                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1150840                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          299869                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8811                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3231535                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              15979724                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2925368                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1450709                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3354745                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1007034                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        599215                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1578700                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        77895                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7992783                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.462730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.292265                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4638038     58.03%     58.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          179206      2.24%     60.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          235523      2.95%     63.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          354955      4.44%     67.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          344758      4.31%     71.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          262884      3.29%     75.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          154620      1.93%     77.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          234613      2.94%     80.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1588186     19.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7992783                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.352668                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.926437                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3339627                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       588611                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3231823                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25638                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        807082                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       495410                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          219                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19106955                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1188                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        807082                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3516845                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         100351                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       229421                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3076036                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       263046                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18546651                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           79                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        113596                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        82753                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     25841169                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     86358286                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     86358286                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16031483                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         9809627                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3890                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2186                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           747915                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1719095                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       908919                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        17774                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       313901                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17235379                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3702                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13864229                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        25728                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5628280                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     17126528                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          570                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7992783                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.734593                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.893777                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2838436     35.51%     35.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1736571     21.73%     57.24% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1126338     14.09%     71.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       762459      9.54%     80.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       714452      8.94%     89.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       380930      4.77%     94.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       279871      3.50%     98.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        83887      1.05%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        69839      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7992783                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          67680     69.25%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         13821     14.14%     83.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16229     16.61%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11538082     83.22%     83.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       195981      1.41%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1566      0.01%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1368386      9.87%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       760214      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13864229                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.671403                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              97730                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007049                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35844694                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     22867447                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13472410                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13961959                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        47780                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       661181                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          223                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           91                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       230903                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        807082                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          61229                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9359                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17239081                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       113708                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1719095                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       908919                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2136                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7164                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           91                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       120002                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       110863                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       230865                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13596812                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1288055                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       267412                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2031404                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1905254                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            743349                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.639165                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13476084                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13472410                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8652607                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         24293810                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.624167                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356165                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9389025                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11539733                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      5699377                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3132                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       199470                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7185701                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.605930                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.144559                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2828500     39.36%     39.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2040589     28.40%     67.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       749527     10.43%     78.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       428753      5.97%     84.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       358280      4.99%     89.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       179079      2.49%     91.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       173910      2.42%     94.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        74648      1.04%     95.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       352415      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7185701                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9389025                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11539733                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1735922                       # Number of memory references committed
system.switch_cpus3.commit.loads              1057906                       # Number of loads committed
system.switch_cpus3.commit.membars               1566                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1655215                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10401404                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       235489                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       352415                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24072396                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           35285800                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3151                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 302181                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9389025                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11539733                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9389025                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.883474                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.883474                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.131895                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.131895                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        61181200                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18609010                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17651361                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3132                       # number of misc regfile writes
system.l20.replacements                          1693                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          136061                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5789                       # Sample count of references to valid blocks.
system.l20.avg_refs                         23.503368                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           68.965135                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.777709                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   861.180510                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3151.076647                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.016837                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.003608                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.210249                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.769306                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3370                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3370                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             846                       # number of Writeback hits
system.l20.Writeback_hits::total                  846                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3370                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3370                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3370                       # number of overall hits
system.l20.overall_hits::total                   3370                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1678                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1693                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1678                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1693                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1678                       # number of overall misses
system.l20.overall_misses::total                 1693                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3568133                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    270049825                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      273617958                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3568133                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    270049825                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       273617958                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3568133                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    270049825                       # number of overall miss cycles
system.l20.overall_miss_latency::total      273617958                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5048                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5063                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          846                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              846                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5048                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5063                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5048                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5063                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.332409                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.334387                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.332409                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.334387                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.332409                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.334387                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 237875.533333                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 160935.533373                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 161617.222682                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 237875.533333                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 160935.533373                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 161617.222682                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 237875.533333                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 160935.533373                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 161617.222682                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 277                       # number of writebacks
system.l20.writebacks::total                      277                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1678                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1693                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1678                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1693                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1678                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1693                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3395555                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    250909905                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    254305460                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3395555                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    250909905                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    254305460                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3395555                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    250909905                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    254305460                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.332409                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.334387                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.332409                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.334387                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.332409                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.334387                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 226370.333333                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 149529.144815                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 150209.958653                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 226370.333333                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 149529.144815                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 150209.958653                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 226370.333333                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 149529.144815                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 150209.958653                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2353                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          297245                       # Total number of references to valid blocks.
system.l21.sampled_refs                          6449                       # Sample count of references to valid blocks.
system.l21.avg_refs                         46.091642                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks                  38                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    11.427312                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   902.603221                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3143.969467                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009277                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002790                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.220362                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.767571                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         4226                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4226                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1192                       # number of Writeback hits
system.l21.Writeback_hits::total                 1192                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         4226                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4226                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         4226                       # number of overall hits
system.l21.overall_hits::total                   4226                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2340                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2353                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2340                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2353                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2340                       # number of overall misses
system.l21.overall_misses::total                 2353                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2552935                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    424457863                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      427010798                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2552935                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    424457863                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       427010798                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2552935                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    424457863                       # number of overall miss cycles
system.l21.overall_miss_latency::total      427010798                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6566                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6579                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1192                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1192                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6566                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6579                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6566                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6579                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.356381                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.357653                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.356381                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.357653                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.356381                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.357653                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 196379.615385                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 181392.249145                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 181475.052274                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 196379.615385                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 181392.249145                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 181475.052274                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 196379.615385                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 181392.249145                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 181475.052274                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 380                       # number of writebacks
system.l21.writebacks::total                      380                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2340                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2353                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2340                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2353                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2340                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2353                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2404702                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    397467296                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    399871998                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2404702                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    397467296                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    399871998                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2404702                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    397467296                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    399871998                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.356381                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.357653                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.356381                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.357653                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.356381                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.357653                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 184977.076923                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 169857.818803                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 169941.350616                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 184977.076923                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 169857.818803                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 169941.350616                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 184977.076923                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 169857.818803                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 169941.350616                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           590                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                          260238                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4686                       # Sample count of references to valid blocks.
system.l22.avg_refs                         55.535211                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks                 112                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.583101                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   284.841988                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3683.574911                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.027344                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003804                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.069542                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.899310                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         2642                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   2642                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             889                       # number of Writeback hits
system.l22.Writeback_hits::total                  889                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         2642                       # number of demand (read+write) hits
system.l22.demand_hits::total                    2642                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         2642                       # number of overall hits
system.l22.overall_hits::total                   2642                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          574                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  590                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          574                       # number of demand (read+write) misses
system.l22.demand_misses::total                   590                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          574                       # number of overall misses
system.l22.overall_misses::total                  590                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2360622                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    100527568                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      102888190                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2360622                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    100527568                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       102888190                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2360622                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    100527568                       # number of overall miss cycles
system.l22.overall_miss_latency::total      102888190                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3216                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3232                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          889                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              889                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3216                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3232                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3216                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3232                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.178483                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.182550                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.178483                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.182550                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.178483                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.182550                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 147538.875000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 175135.135889                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 174386.762712                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 147538.875000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 175135.135889                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 174386.762712                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 147538.875000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 175135.135889                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 174386.762712                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 357                       # number of writebacks
system.l22.writebacks::total                      357                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          574                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             590                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          574                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              590                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          574                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             590                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2177485                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     93967302                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     96144787                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2177485                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     93967302                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     96144787                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2177485                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     93967302                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     96144787                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.178483                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.182550                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.178483                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.182550                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.178483                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.182550                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 136092.812500                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 163706.101045                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 162957.266102                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 136092.812500                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 163706.101045                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 162957.266102                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 136092.812500                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 163706.101045                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 162957.266102                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1207                       # number of replacements
system.l23.tagsinuse                      4095.959719                       # Cycle average of tags in use
system.l23.total_refs                          359415                       # Total number of references to valid blocks.
system.l23.sampled_refs                          5303                       # Sample count of references to valid blocks.
system.l23.avg_refs                         67.775787                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          145.256524                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.970575                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   610.775409                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3326.957211                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.035463                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003167                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.149115                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.812245                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999990                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         3705                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3705                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2184                       # number of Writeback hits
system.l23.Writeback_hits::total                 2184                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         3705                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3705                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         3705                       # number of overall hits
system.l23.overall_hits::total                   3705                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1194                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1207                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1194                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1207                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1194                       # number of overall misses
system.l23.overall_misses::total                 1207                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      2005628                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    179073579                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      181079207                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      2005628                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    179073579                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       181079207                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      2005628                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    179073579                       # number of overall miss cycles
system.l23.overall_miss_latency::total      181079207                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         4899                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               4912                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2184                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2184                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         4899                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                4912                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         4899                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               4912                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.243723                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.245725                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.243723                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.245725                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.243723                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.245725                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 154279.076923                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 149977.871859                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 150024.198012                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 154279.076923                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 149977.871859                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 150024.198012                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 154279.076923                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 149977.871859                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 150024.198012                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 786                       # number of writebacks
system.l23.writebacks::total                      786                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1194                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1207                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1194                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1207                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1194                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1207                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1856671                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    165423956                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    167280627                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1856671                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    165423956                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    167280627                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1856671                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    165423956                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    167280627                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.243723                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.245725                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.243723                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.245725                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.243723                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.245725                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 142820.846154                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 138546.026801                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 138592.068766                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 142820.846154                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 138546.026801                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 138592.068766                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 142820.846154                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 138546.026801                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 138592.068766                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.906195                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001701373                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1848157.514760                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.906195                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023888                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868439                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1669259                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1669259                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1669259                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1669259                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1669259                       # number of overall hits
system.cpu0.icache.overall_hits::total        1669259                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           21                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           21                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           21                       # number of overall misses
system.cpu0.icache.overall_misses::total           21                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5199576                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5199576                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5199576                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5199576                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5199576                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5199576                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1669280                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1669280                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1669280                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1669280                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1669280                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1669280                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000013                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000013                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 247598.857143                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 247598.857143                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 247598.857143                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 247598.857143                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 247598.857143                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 247598.857143                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3583410                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3583410                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3583410                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3583410                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3583410                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3583410                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       238894                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       238894                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst       238894                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       238894                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst       238894                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       238894                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5048                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223936104                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5304                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42220.230769                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.002958                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.997042                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777355                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222645                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2067747                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2067747                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2504687                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2504687                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2504687                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2504687                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16540                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16540                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16540                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16540                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16540                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16540                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1677198609                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1677198609                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1677198609                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1677198609                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1677198609                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1677198609                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2084287                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2084287                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2521227                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2521227                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2521227                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2521227                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007936                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007936                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006560                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006560                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006560                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006560                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 101402.576119                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 101402.576119                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 101402.576119                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 101402.576119                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 101402.576119                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 101402.576119                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          846                       # number of writebacks
system.cpu0.dcache.writebacks::total              846                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11492                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11492                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11492                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11492                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11492                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11492                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5048                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5048                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5048                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5048                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5048                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5048                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    295227568                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    295227568                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    295227568                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    295227568                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    295227568                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    295227568                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002422                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002422                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002002                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002002                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002002                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002002                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 58484.066561                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 58484.066561                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 58484.066561                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 58484.066561                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 58484.066561                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 58484.066561                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.965811                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088343506                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2194240.939516                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.965811                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020779                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794817                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1370092                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1370092                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1370092                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1370092                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1370092                       # number of overall hits
system.cpu1.icache.overall_hits::total        1370092                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           23                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           23                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           23                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            23                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           23                       # number of overall misses
system.cpu1.icache.overall_misses::total           23                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3802348                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3802348                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3802348                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3802348                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3802348                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3802348                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1370115                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1370115                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1370115                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1370115                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1370115                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1370115                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000017                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000017                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 165319.478261                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 165319.478261                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 165319.478261                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 165319.478261                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 165319.478261                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 165319.478261                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2574605                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2574605                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2574605                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2574605                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2574605                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2574605                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 198046.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 198046.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 198046.538462                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 198046.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 198046.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 198046.538462                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6566                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177777602                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6822                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              26059.454999                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.088775                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.911225                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.867534                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.132466                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       947944                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         947944                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       625478                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        625478                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2016                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2016                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1480                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1480                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1573422                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1573422                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1573422                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1573422                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14398                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14398                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14398                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14398                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14398                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14398                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1229476919                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1229476919                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1229476919                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1229476919                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1229476919                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1229476919                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       962342                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       962342                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       625478                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       625478                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2016                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2016                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1480                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1480                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1587820                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1587820                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1587820                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1587820                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014961                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014961                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009068                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009068                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009068                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009068                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 85392.201625                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 85392.201625                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 85392.201625                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85392.201625                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 85392.201625                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85392.201625                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1192                       # number of writebacks
system.cpu1.dcache.writebacks::total             1192                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7832                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7832                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7832                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7832                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7832                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7832                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6566                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6566                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6566                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6566                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6566                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6566                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    458496929                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    458496929                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    458496929                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    458496929                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    458496929                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    458496929                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006823                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006823                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004135                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004135                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004135                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004135                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 69828.956595                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 69828.956595                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 69828.956595                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 69828.956595                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 69828.956595                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 69828.956595                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.583048                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1089487891                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2358198.898268                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.583048                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024973                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.739716                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1546604                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1546604                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1546604                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1546604                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1546604                       # number of overall hits
system.cpu2.icache.overall_hits::total        1546604                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           21                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           21                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           21                       # number of overall misses
system.cpu2.icache.overall_misses::total           21                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3178376                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3178376                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3178376                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3178376                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3178376                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3178376                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1546625                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1546625                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1546625                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1546625                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1546625                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1546625                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000014                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000014                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 151351.238095                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 151351.238095                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 151351.238095                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 151351.238095                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 151351.238095                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 151351.238095                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2376910                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2376910                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2376910                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2376910                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2376910                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2376910                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 148556.875000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 148556.875000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 148556.875000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 148556.875000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 148556.875000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 148556.875000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3216                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               161280794                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3472                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              46451.841590                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   213.309643                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    42.690357                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.833241                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.166759                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1006064                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1006064                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       685745                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        685745                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1660                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1660                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1656                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1656                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1691809                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1691809                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1691809                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1691809                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         6490                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         6490                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         6490                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          6490                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         6490                       # number of overall misses
system.cpu2.dcache.overall_misses::total         6490                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    316602957                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    316602957                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    316602957                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    316602957                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    316602957                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    316602957                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1012554                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1012554                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       685745                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       685745                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1660                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1660                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1656                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1656                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1698299                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1698299                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1698299                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1698299                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006410                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006410                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003821                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003821                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003821                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003821                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 48783.198305                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 48783.198305                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 48783.198305                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 48783.198305                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 48783.198305                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 48783.198305                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          889                       # number of writebacks
system.cpu2.dcache.writebacks::total              889                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3274                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3274                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3274                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3274                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3274                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3274                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3216                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3216                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3216                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3216                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3216                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3216                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    121334675                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    121334675                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    121334675                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    121334675                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    121334675                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    121334675                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003176                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003176                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001894                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001894                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001894                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001894                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 37728.443719                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 37728.443719                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 37728.443719                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 37728.443719                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 37728.443719                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 37728.443719                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.970532                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086631874                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2190790.068548                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.970532                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020786                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794825                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1578679                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1578679                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1578679                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1578679                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1578679                       # number of overall hits
system.cpu3.icache.overall_hits::total        1578679                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           21                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           21                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           21                       # number of overall misses
system.cpu3.icache.overall_misses::total           21                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3208368                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3208368                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3208368                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3208368                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3208368                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3208368                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1578700                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1578700                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1578700                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1578700                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1578700                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1578700                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 152779.428571                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 152779.428571                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 152779.428571                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 152779.428571                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 152779.428571                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 152779.428571                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2018628                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2018628                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2018628                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2018628                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2018628                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2018628                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 155279.076923                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 155279.076923                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 155279.076923                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 155279.076923                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 155279.076923                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 155279.076923                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4899                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170738357                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5155                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              33120.922793                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.404508                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.595492                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884393                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115607                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       979491                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         979491                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       674474                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        674474                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1647                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1647                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1566                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1566                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1653965                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1653965                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1653965                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1653965                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12305                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12305                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          323                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          323                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12628                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12628                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12628                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12628                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    847734504                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    847734504                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     45161633                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     45161633                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    892896137                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    892896137                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    892896137                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    892896137                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       991796                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       991796                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       674797                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       674797                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1647                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1647                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1566                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1566                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1666593                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1666593                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1666593                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1666593                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012407                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012407                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000479                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000479                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007577                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007577                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007577                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007577                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 68893.498903                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 68893.498903                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 139819.297214                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 139819.297214                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 70707.644678                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 70707.644678                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 70707.644678                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 70707.644678                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2184                       # number of writebacks
system.cpu3.dcache.writebacks::total             2184                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7406                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7406                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          323                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          323                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         7729                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         7729                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         7729                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         7729                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4899                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4899                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4899                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4899                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4899                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4899                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    210243375                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    210243375                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    210243375                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    210243375                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    210243375                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    210243375                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004940                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004940                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002940                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002940                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002940                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002940                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 42915.569504                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 42915.569504                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 42915.569504                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 42915.569504                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 42915.569504                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 42915.569504                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
