{
  "Top": "fft",
  "RtlTop": "fft",
  "RtlPrefix": "",
  "RtlSubPrefix": "fft_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "X_R": {
      "index": "0",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_input_1",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "X_R_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "X_R_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "X_I": {
      "index": "1",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_input_0",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "X_I_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "X_I_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "OUT_R": {
      "index": "2",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_output_1",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "OUT_R_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "OUT_R_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "OUT_I": {
      "index": "3",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_output_0",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "OUT_I_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "OUT_I_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_array_partition -complete_threshold=8",
      "config_compile -complex-mul-dsp=0",
      "config_compile -pipeline_loops=1024",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": ["set_directive_top -name fft \"fft\""],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "fft"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "4578",
    "Latency": "4577"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "fft",
    "Version": "1.0",
    "DisplayName": "Fft",
    "Revision": "2112735689",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_fft_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/fft.cpp"],
    "Vhdl": [
      "impl\/vhdl\/fft_control_s_axi.vhd",
      "impl\/vhdl\/fft_fadd_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/fft_fft_exec.vhd",
      "impl\/vhdl\/fft_fft_exec_Pipeline_All_Loop.vhd",
      "impl\/vhdl\/fft_fft_exec_Pipeline_DFT_Loop.vhd",
      "impl\/vhdl\/fft_fft_exec_Pipeline_DFT_Loop9.vhd",
      "impl\/vhdl\/fft_fft_exec_Pipeline_DFT_Loop10.vhd",
      "impl\/vhdl\/fft_fft_exec_Pipeline_DFT_Loop11.vhd",
      "impl\/vhdl\/fft_fft_exec_Pipeline_DFT_Loop12.vhd",
      "impl\/vhdl\/fft_fft_exec_Pipeline_DFT_Loop13.vhd",
      "impl\/vhdl\/fft_fft_exec_Pipeline_DFT_Loop14.vhd",
      "impl\/vhdl\/fft_fft_exec_Pipeline_DFT_Loop15.vhd",
      "impl\/vhdl\/fft_fft_exec_Pipeline_DFT_Loop16.vhd",
      "impl\/vhdl\/fft_fft_exec_Pipeline_DFT_Loop17.vhd",
      "impl\/vhdl\/fft_fft_exec_Stage0_R_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/fft_fft_exec_Stage1_R_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/fft_fft_exec_W_imag_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/fft_fft_exec_W_real_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/fft_fft_Pipeline_1.vhd",
      "impl\/vhdl\/fft_fft_Pipeline_2.vhd",
      "impl\/vhdl\/fft_fft_Pipeline_3.vhd",
      "impl\/vhdl\/fft_fft_Pipeline_4.vhd",
      "impl\/vhdl\/fft_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/fft_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/fft_fsub_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/fft_input_0_m_axi.vhd",
      "impl\/vhdl\/fft_input_1_m_axi.vhd",
      "impl\/vhdl\/fft_mux_42_32_1_1.vhd",
      "impl\/vhdl\/fft_OUT_R_o_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/fft_output_0_m_axi.vhd",
      "impl\/vhdl\/fft_output_1_m_axi.vhd",
      "impl\/vhdl\/fft_X_R_i_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/fft.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fft_control_s_axi.v",
      "impl\/verilog\/fft_fadd_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/fft_fft_exec.v",
      "impl\/verilog\/fft_fft_exec_Pipeline_All_Loop.v",
      "impl\/verilog\/fft_fft_exec_Pipeline_DFT_Loop.v",
      "impl\/verilog\/fft_fft_exec_Pipeline_DFT_Loop9.v",
      "impl\/verilog\/fft_fft_exec_Pipeline_DFT_Loop10.v",
      "impl\/verilog\/fft_fft_exec_Pipeline_DFT_Loop11.v",
      "impl\/verilog\/fft_fft_exec_Pipeline_DFT_Loop12.v",
      "impl\/verilog\/fft_fft_exec_Pipeline_DFT_Loop13.v",
      "impl\/verilog\/fft_fft_exec_Pipeline_DFT_Loop14.v",
      "impl\/verilog\/fft_fft_exec_Pipeline_DFT_Loop15.v",
      "impl\/verilog\/fft_fft_exec_Pipeline_DFT_Loop16.v",
      "impl\/verilog\/fft_fft_exec_Pipeline_DFT_Loop17.v",
      "impl\/verilog\/fft_fft_exec_Stage0_R_RAM_AUTO_1R1W.v",
      "impl\/verilog\/fft_fft_exec_Stage1_R_RAM_AUTO_1R1W.v",
      "impl\/verilog\/fft_fft_exec_W_imag_ROM_AUTO_1R.dat",
      "impl\/verilog\/fft_fft_exec_W_imag_ROM_AUTO_1R.v",
      "impl\/verilog\/fft_fft_exec_W_real_ROM_AUTO_1R.dat",
      "impl\/verilog\/fft_fft_exec_W_real_ROM_AUTO_1R.v",
      "impl\/verilog\/fft_fft_Pipeline_1.v",
      "impl\/verilog\/fft_fft_Pipeline_2.v",
      "impl\/verilog\/fft_fft_Pipeline_3.v",
      "impl\/verilog\/fft_fft_Pipeline_4.v",
      "impl\/verilog\/fft_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/fft_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/fft_fsub_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/fft_input_0_m_axi.v",
      "impl\/verilog\/fft_input_1_m_axi.v",
      "impl\/verilog\/fft_mux_42_32_1_1.v",
      "impl\/verilog\/fft_OUT_R_o_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/fft_output_0_m_axi.v",
      "impl\/verilog\/fft_output_1_m_axi.v",
      "impl\/verilog\/fft_X_R_i_RAM_AUTO_1R1W.v",
      "impl\/verilog\/fft.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/fft_v1_0\/data\/fft.mdd",
      "impl\/misc\/drivers\/fft_v1_0\/data\/fft.tcl",
      "impl\/misc\/drivers\/fft_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/fft_v1_0\/src\/xfft.c",
      "impl\/misc\/drivers\/fft_v1_0\/src\/xfft.h",
      "impl\/misc\/drivers\/fft_v1_0\/src\/xfft_hw.h",
      "impl\/misc\/drivers\/fft_v1_0\/src\/xfft_linux.c",
      "impl\/misc\/drivers\/fft_v1_0\/src\/xfft_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/fft_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl",
      "impl\/misc\/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/fft.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "fft_fadd_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name fft_fadd_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fft_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name fft_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fft_fsub_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name fft_fsub_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_output_0",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "R",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "R",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "X_R_1",
          "access": "W",
          "description": "Data signal of X_R",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "X_R",
              "access": "W",
              "description": "Bit 31 to 0 of X_R"
            }]
        },
        {
          "offset": "0x14",
          "name": "X_R_2",
          "access": "W",
          "description": "Data signal of X_R",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "X_R",
              "access": "W",
              "description": "Bit 63 to 32 of X_R"
            }]
        },
        {
          "offset": "0x1c",
          "name": "X_I_1",
          "access": "W",
          "description": "Data signal of X_I",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "X_I",
              "access": "W",
              "description": "Bit 31 to 0 of X_I"
            }]
        },
        {
          "offset": "0x20",
          "name": "X_I_2",
          "access": "W",
          "description": "Data signal of X_I",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "X_I",
              "access": "W",
              "description": "Bit 63 to 32 of X_I"
            }]
        },
        {
          "offset": "0x28",
          "name": "OUT_R_1",
          "access": "W",
          "description": "Data signal of OUT_R",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "OUT_R",
              "access": "W",
              "description": "Bit 31 to 0 of OUT_R"
            }]
        },
        {
          "offset": "0x2c",
          "name": "OUT_R_2",
          "access": "W",
          "description": "Data signal of OUT_R",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "OUT_R",
              "access": "W",
              "description": "Bit 63 to 32 of OUT_R"
            }]
        },
        {
          "offset": "0x34",
          "name": "OUT_I_1",
          "access": "W",
          "description": "Data signal of OUT_I",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "OUT_I",
              "access": "W",
              "description": "Bit 31 to 0 of OUT_I"
            }]
        },
        {
          "offset": "0x38",
          "name": "OUT_I_2",
          "access": "W",
          "description": "Data signal of OUT_I",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "OUT_I",
              "access": "W",
              "description": "Bit 63 to 32 of OUT_I"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "X_R"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "X_I"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "OUT_R"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "OUT_I"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_input_1:m_axi_input_0:m_axi_output_1:m_axi_output_0",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_input_1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_input_1_",
      "paramPrefix": "C_M_AXI_INPUT_1_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_input_1_ARADDR",
        "m_axi_input_1_ARBURST",
        "m_axi_input_1_ARCACHE",
        "m_axi_input_1_ARID",
        "m_axi_input_1_ARLEN",
        "m_axi_input_1_ARLOCK",
        "m_axi_input_1_ARPROT",
        "m_axi_input_1_ARQOS",
        "m_axi_input_1_ARREADY",
        "m_axi_input_1_ARREGION",
        "m_axi_input_1_ARSIZE",
        "m_axi_input_1_ARUSER",
        "m_axi_input_1_ARVALID",
        "m_axi_input_1_AWADDR",
        "m_axi_input_1_AWBURST",
        "m_axi_input_1_AWCACHE",
        "m_axi_input_1_AWID",
        "m_axi_input_1_AWLEN",
        "m_axi_input_1_AWLOCK",
        "m_axi_input_1_AWPROT",
        "m_axi_input_1_AWQOS",
        "m_axi_input_1_AWREADY",
        "m_axi_input_1_AWREGION",
        "m_axi_input_1_AWSIZE",
        "m_axi_input_1_AWUSER",
        "m_axi_input_1_AWVALID",
        "m_axi_input_1_BID",
        "m_axi_input_1_BREADY",
        "m_axi_input_1_BRESP",
        "m_axi_input_1_BUSER",
        "m_axi_input_1_BVALID",
        "m_axi_input_1_RDATA",
        "m_axi_input_1_RID",
        "m_axi_input_1_RLAST",
        "m_axi_input_1_RREADY",
        "m_axi_input_1_RRESP",
        "m_axi_input_1_RUSER",
        "m_axi_input_1_RVALID",
        "m_axi_input_1_WDATA",
        "m_axi_input_1_WID",
        "m_axi_input_1_WLAST",
        "m_axi_input_1_WREADY",
        "m_axi_input_1_WSTRB",
        "m_axi_input_1_WUSER",
        "m_axi_input_1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "X_R"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "X_R"
        }
      ]
    },
    "m_axi_input_0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_input_0_",
      "paramPrefix": "C_M_AXI_INPUT_0_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_input_0_ARADDR",
        "m_axi_input_0_ARBURST",
        "m_axi_input_0_ARCACHE",
        "m_axi_input_0_ARID",
        "m_axi_input_0_ARLEN",
        "m_axi_input_0_ARLOCK",
        "m_axi_input_0_ARPROT",
        "m_axi_input_0_ARQOS",
        "m_axi_input_0_ARREADY",
        "m_axi_input_0_ARREGION",
        "m_axi_input_0_ARSIZE",
        "m_axi_input_0_ARUSER",
        "m_axi_input_0_ARVALID",
        "m_axi_input_0_AWADDR",
        "m_axi_input_0_AWBURST",
        "m_axi_input_0_AWCACHE",
        "m_axi_input_0_AWID",
        "m_axi_input_0_AWLEN",
        "m_axi_input_0_AWLOCK",
        "m_axi_input_0_AWPROT",
        "m_axi_input_0_AWQOS",
        "m_axi_input_0_AWREADY",
        "m_axi_input_0_AWREGION",
        "m_axi_input_0_AWSIZE",
        "m_axi_input_0_AWUSER",
        "m_axi_input_0_AWVALID",
        "m_axi_input_0_BID",
        "m_axi_input_0_BREADY",
        "m_axi_input_0_BRESP",
        "m_axi_input_0_BUSER",
        "m_axi_input_0_BVALID",
        "m_axi_input_0_RDATA",
        "m_axi_input_0_RID",
        "m_axi_input_0_RLAST",
        "m_axi_input_0_RREADY",
        "m_axi_input_0_RRESP",
        "m_axi_input_0_RUSER",
        "m_axi_input_0_RVALID",
        "m_axi_input_0_WDATA",
        "m_axi_input_0_WID",
        "m_axi_input_0_WLAST",
        "m_axi_input_0_WREADY",
        "m_axi_input_0_WSTRB",
        "m_axi_input_0_WUSER",
        "m_axi_input_0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "X_I"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "X_I"
        }
      ]
    },
    "m_axi_output_1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_output_1_",
      "paramPrefix": "C_M_AXI_OUTPUT_1_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_output_1_ARADDR",
        "m_axi_output_1_ARBURST",
        "m_axi_output_1_ARCACHE",
        "m_axi_output_1_ARID",
        "m_axi_output_1_ARLEN",
        "m_axi_output_1_ARLOCK",
        "m_axi_output_1_ARPROT",
        "m_axi_output_1_ARQOS",
        "m_axi_output_1_ARREADY",
        "m_axi_output_1_ARREGION",
        "m_axi_output_1_ARSIZE",
        "m_axi_output_1_ARUSER",
        "m_axi_output_1_ARVALID",
        "m_axi_output_1_AWADDR",
        "m_axi_output_1_AWBURST",
        "m_axi_output_1_AWCACHE",
        "m_axi_output_1_AWID",
        "m_axi_output_1_AWLEN",
        "m_axi_output_1_AWLOCK",
        "m_axi_output_1_AWPROT",
        "m_axi_output_1_AWQOS",
        "m_axi_output_1_AWREADY",
        "m_axi_output_1_AWREGION",
        "m_axi_output_1_AWSIZE",
        "m_axi_output_1_AWUSER",
        "m_axi_output_1_AWVALID",
        "m_axi_output_1_BID",
        "m_axi_output_1_BREADY",
        "m_axi_output_1_BRESP",
        "m_axi_output_1_BUSER",
        "m_axi_output_1_BVALID",
        "m_axi_output_1_RDATA",
        "m_axi_output_1_RID",
        "m_axi_output_1_RLAST",
        "m_axi_output_1_RREADY",
        "m_axi_output_1_RRESP",
        "m_axi_output_1_RUSER",
        "m_axi_output_1_RVALID",
        "m_axi_output_1_WDATA",
        "m_axi_output_1_WID",
        "m_axi_output_1_WLAST",
        "m_axi_output_1_WREADY",
        "m_axi_output_1_WSTRB",
        "m_axi_output_1_WUSER",
        "m_axi_output_1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "OUT_R"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "OUT_R"
        }
      ]
    },
    "m_axi_output_0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_output_0_",
      "paramPrefix": "C_M_AXI_OUTPUT_0_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_output_0_ARADDR",
        "m_axi_output_0_ARBURST",
        "m_axi_output_0_ARCACHE",
        "m_axi_output_0_ARID",
        "m_axi_output_0_ARLEN",
        "m_axi_output_0_ARLOCK",
        "m_axi_output_0_ARPROT",
        "m_axi_output_0_ARQOS",
        "m_axi_output_0_ARREADY",
        "m_axi_output_0_ARREGION",
        "m_axi_output_0_ARSIZE",
        "m_axi_output_0_ARUSER",
        "m_axi_output_0_ARVALID",
        "m_axi_output_0_AWADDR",
        "m_axi_output_0_AWBURST",
        "m_axi_output_0_AWCACHE",
        "m_axi_output_0_AWID",
        "m_axi_output_0_AWLEN",
        "m_axi_output_0_AWLOCK",
        "m_axi_output_0_AWPROT",
        "m_axi_output_0_AWQOS",
        "m_axi_output_0_AWREADY",
        "m_axi_output_0_AWREGION",
        "m_axi_output_0_AWSIZE",
        "m_axi_output_0_AWUSER",
        "m_axi_output_0_AWVALID",
        "m_axi_output_0_BID",
        "m_axi_output_0_BREADY",
        "m_axi_output_0_BRESP",
        "m_axi_output_0_BUSER",
        "m_axi_output_0_BVALID",
        "m_axi_output_0_RDATA",
        "m_axi_output_0_RID",
        "m_axi_output_0_RLAST",
        "m_axi_output_0_RREADY",
        "m_axi_output_0_RRESP",
        "m_axi_output_0_RUSER",
        "m_axi_output_0_RVALID",
        "m_axi_output_0_WDATA",
        "m_axi_output_0_WID",
        "m_axi_output_0_WLAST",
        "m_axi_output_0_WREADY",
        "m_axi_output_0_WSTRB",
        "m_axi_output_0_WUSER",
        "m_axi_output_0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "OUT_I"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "OUT_I"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_input_1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_input_1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_input_1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_input_1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_input_1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_input_1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_input_1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_input_1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_input_1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_input_1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_input_1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_input_1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_input_1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_input_1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_input_1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_input_1_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_input_1_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_input_1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_input_1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_input_1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_input_1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_input_1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_input_1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_input_1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_input_1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_input_1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_input_1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_input_1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_input_1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_input_1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_input_1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_input_1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_input_1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_input_1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_input_1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_input_1_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_input_1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_input_1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_input_1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_input_1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_input_1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_input_1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_input_1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_input_1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_input_1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_input_0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_input_0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_input_0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_input_0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_input_0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_input_0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_input_0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_input_0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_input_0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_input_0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_input_0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_input_0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_input_0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_input_0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_input_0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_input_0_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_input_0_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_input_0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_input_0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_input_0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_input_0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_input_0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_input_0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_input_0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_input_0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_input_0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_input_0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_input_0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_input_0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_input_0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_input_0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_input_0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_input_0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_input_0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_input_0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_input_0_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_input_0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_input_0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_input_0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_input_0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_input_0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_input_0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_input_0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_input_0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_input_0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_output_1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_output_1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_output_1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_output_1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_output_1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_output_1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_output_1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_output_1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_output_1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_output_1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_output_1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_output_1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_output_1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_output_1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_output_1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_output_1_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_output_1_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_output_1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_output_1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_output_1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_output_1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_output_1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_output_1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_output_1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_output_1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_output_1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_output_1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_output_1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_output_1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_output_1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_output_1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_output_1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_output_1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_output_1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_output_1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_output_1_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_output_1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_output_1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_output_1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_output_1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_output_1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_output_1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_output_1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_output_1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_output_1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_output_0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_output_0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_output_0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_output_0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_output_0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_output_0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_output_0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_output_0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_output_0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_output_0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_output_0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_output_0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_output_0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_output_0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_output_0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_output_0_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_output_0_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_output_0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_output_0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_output_0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_output_0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_output_0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_output_0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_output_0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_output_0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_output_0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_output_0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_output_0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_output_0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_output_0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_output_0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_output_0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_output_0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_output_0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_output_0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_output_0_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_output_0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_output_0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_output_0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_output_0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_output_0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_output_0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_output_0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_output_0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_output_0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "fft",
      "Instances": [
        {
          "ModuleName": "fft_Pipeline_1",
          "InstanceName": "grp_fft_Pipeline_1_fu_186"
        },
        {
          "ModuleName": "fft_Pipeline_2",
          "InstanceName": "grp_fft_Pipeline_2_fu_194"
        },
        {
          "ModuleName": "fft_exec",
          "InstanceName": "grp_fft_exec_fu_202",
          "Instances": [
            {
              "ModuleName": "fft_exec_Pipeline_All_Loop",
              "InstanceName": "grp_fft_exec_Pipeline_All_Loop_fu_368"
            },
            {
              "ModuleName": "fft_exec_Pipeline_DFT_Loop",
              "InstanceName": "grp_fft_exec_Pipeline_DFT_Loop_fu_392"
            },
            {
              "ModuleName": "fft_exec_Pipeline_DFT_Loop9",
              "InstanceName": "grp_fft_exec_Pipeline_DFT_Loop9_fu_412"
            },
            {
              "ModuleName": "fft_exec_Pipeline_DFT_Loop10",
              "InstanceName": "grp_fft_exec_Pipeline_DFT_Loop10_fu_432"
            },
            {
              "ModuleName": "fft_exec_Pipeline_DFT_Loop11",
              "InstanceName": "grp_fft_exec_Pipeline_DFT_Loop11_fu_452"
            },
            {
              "ModuleName": "fft_exec_Pipeline_DFT_Loop12",
              "InstanceName": "grp_fft_exec_Pipeline_DFT_Loop12_fu_476"
            },
            {
              "ModuleName": "fft_exec_Pipeline_DFT_Loop13",
              "InstanceName": "grp_fft_exec_Pipeline_DFT_Loop13_fu_500"
            },
            {
              "ModuleName": "fft_exec_Pipeline_DFT_Loop14",
              "InstanceName": "grp_fft_exec_Pipeline_DFT_Loop14_fu_524"
            },
            {
              "ModuleName": "fft_exec_Pipeline_DFT_Loop15",
              "InstanceName": "grp_fft_exec_Pipeline_DFT_Loop15_fu_548"
            },
            {
              "ModuleName": "fft_exec_Pipeline_DFT_Loop16",
              "InstanceName": "grp_fft_exec_Pipeline_DFT_Loop16_fu_572"
            },
            {
              "ModuleName": "fft_exec_Pipeline_DFT_Loop17",
              "InstanceName": "grp_fft_exec_Pipeline_DFT_Loop17_fu_596"
            }
          ]
        },
        {
          "ModuleName": "fft_Pipeline_3",
          "InstanceName": "grp_fft_Pipeline_3_fu_220"
        },
        {
          "ModuleName": "fft_Pipeline_4",
          "InstanceName": "grp_fft_Pipeline_4_fu_231"
        }
      ]
    },
    "Info": {
      "fft_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_exec_Pipeline_All_Loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_exec_Pipeline_DFT_Loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_exec_Pipeline_DFT_Loop9": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_exec_Pipeline_DFT_Loop10": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_exec_Pipeline_DFT_Loop11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_exec_Pipeline_DFT_Loop12": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_exec_Pipeline_DFT_Loop13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_exec_Pipeline_DFT_Loop14": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_exec_Pipeline_DFT_Loop15": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_exec_Pipeline_DFT_Loop16": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_exec_Pipeline_DFT_Loop17": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_exec": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_Pipeline_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_Pipeline_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "fft_Pipeline_1": {
        "Latency": {
          "LatencyBest": "1027",
          "LatencyAvg": "1027",
          "LatencyWorst": "1027",
          "PipelineII": "1027",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1024",
            "Latency": "1025",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "71",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "75",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft_Pipeline_2": {
        "Latency": {
          "LatencyBest": "1027",
          "LatencyAvg": "1027",
          "LatencyWorst": "1027",
          "PipelineII": "1027",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1024",
            "Latency": "1025",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "71",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "75",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft_exec_Pipeline_All_Loop": {
        "Latency": {
          "LatencyBest": "1026",
          "LatencyAvg": "1026",
          "LatencyWorst": "1026",
          "PipelineII": "1026",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.508"
        },
        "Loops": [{
            "Name": "All_Loop",
            "TripCount": "1024",
            "Latency": "1024",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "24",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "62",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft_exec_Pipeline_DFT_Loop": {
        "Latency": {
          "LatencyBest": "145",
          "LatencyAvg": "145",
          "LatencyWorst": "145",
          "PipelineII": "145",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "DFT_Loop",
            "TripCount": "128",
            "Latency": "143",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "FF": "2234",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "394",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft_exec_Pipeline_DFT_Loop9": {
        "Latency": {
          "LatencyBest": "146",
          "LatencyAvg": "146",
          "LatencyWorst": "146",
          "PipelineII": "146",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "DFT_Loop",
            "TripCount": "128",
            "Latency": "144",
            "PipelineII": "1",
            "PipelineDepth": "18"
          }],
        "Area": {
          "FF": "2661",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "713",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft_exec_Pipeline_DFT_Loop10": {
        "Latency": {
          "LatencyBest": "146",
          "LatencyAvg": "146",
          "LatencyWorst": "146",
          "PipelineII": "146",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "DFT_Loop",
            "TripCount": "128",
            "Latency": "144",
            "PipelineII": "1",
            "PipelineDepth": "18"
          }],
        "Area": {
          "FF": "3020",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "759",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft_exec_Pipeline_DFT_Loop11": {
        "Latency": {
          "LatencyBest": "146",
          "LatencyAvg": "146",
          "LatencyWorst": "146",
          "PipelineII": "146",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "DFT_Loop",
            "TripCount": "128",
            "Latency": "144",
            "PipelineII": "1",
            "PipelineDepth": "18"
          }],
        "Area": {
          "FF": "3213",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "592",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft_exec_Pipeline_DFT_Loop12": {
        "Latency": {
          "LatencyBest": "146",
          "LatencyAvg": "146",
          "LatencyWorst": "146",
          "PipelineII": "146",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "DFT_Loop",
            "TripCount": "128",
            "Latency": "144",
            "PipelineII": "1",
            "PipelineDepth": "18"
          }],
        "Area": {
          "FF": "3213",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "595",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft_exec_Pipeline_DFT_Loop13": {
        "Latency": {
          "LatencyBest": "146",
          "LatencyAvg": "146",
          "LatencyWorst": "146",
          "PipelineII": "146",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "DFT_Loop",
            "TripCount": "128",
            "Latency": "144",
            "PipelineII": "1",
            "PipelineDepth": "18"
          }],
        "Area": {
          "FF": "3213",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "598",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft_exec_Pipeline_DFT_Loop14": {
        "Latency": {
          "LatencyBest": "146",
          "LatencyAvg": "146",
          "LatencyWorst": "146",
          "PipelineII": "146",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "DFT_Loop",
            "TripCount": "128",
            "Latency": "144",
            "PipelineII": "1",
            "PipelineDepth": "18"
          }],
        "Area": {
          "FF": "3213",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "601",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft_exec_Pipeline_DFT_Loop15": {
        "Latency": {
          "LatencyBest": "146",
          "LatencyAvg": "146",
          "LatencyWorst": "146",
          "PipelineII": "146",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "DFT_Loop",
            "TripCount": "128",
            "Latency": "144",
            "PipelineII": "1",
            "PipelineDepth": "18"
          }],
        "Area": {
          "FF": "3213",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "604",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft_exec_Pipeline_DFT_Loop16": {
        "Latency": {
          "LatencyBest": "146",
          "LatencyAvg": "146",
          "LatencyWorst": "146",
          "PipelineII": "146",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "DFT_Loop",
            "TripCount": "128",
            "Latency": "144",
            "PipelineII": "1",
            "PipelineDepth": "18"
          }],
        "Area": {
          "FF": "3213",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "607",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft_exec_Pipeline_DFT_Loop17": {
        "Latency": {
          "LatencyBest": "145",
          "LatencyAvg": "145",
          "LatencyWorst": "145",
          "PipelineII": "145",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "DFT_Loop",
            "TripCount": "128",
            "Latency": "143",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "FF": "2520",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "294",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft_exec": {
        "Latency": {
          "LatencyBest": "2505",
          "LatencyAvg": "2505",
          "LatencyWorst": "2505",
          "PipelineII": "2505",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Area": {
          "BRAM_18K": "172",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "61",
          "DSP": "96",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "43",
          "FF": "36978",
          "AVAIL_FF": "106400",
          "UTIL_FF": "34",
          "LUT": "33504",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "62",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft_Pipeline_3": {
        "Latency": {
          "LatencyBest": "1027",
          "LatencyAvg": "1027",
          "LatencyWorst": "1027",
          "PipelineII": "1027",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1024",
            "Latency": "1025",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "51",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "93",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft_Pipeline_4": {
        "Latency": {
          "LatencyBest": "1027",
          "LatencyAvg": "1027",
          "LatencyWorst": "1027",
          "PipelineII": "1027",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1024",
            "Latency": "1025",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "51",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "93",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft": {
        "Latency": {
          "LatencyBest": "4577",
          "LatencyAvg": "4577",
          "LatencyWorst": "4577",
          "PipelineII": "4578",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "192",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "68",
          "DSP": "96",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "43",
          "FF": "40682",
          "AVAIL_FF": "106400",
          "UTIL_FF": "38",
          "LUT": "40574",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "76",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-10-21 23:29:33 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
