; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_poi_fused_cat_10(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, i32 %6) local_unnamed_addr !dbg !7 {
  %8 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #1, !dbg !10
  %9 = shl i32 %8, 7, !dbg !11
  %10 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %11 = and i32 %10, 127, !dbg !12
  %12 = or disjoint i32 %9, %11, !dbg !13
  %13 = icmp slt i32 %12, 16416, !dbg !14
  %14 = sdiv i32 %12, 4, !dbg !15
  %.frozen = freeze i32 %12, !dbg !16
  %15 = sdiv i32 %.frozen, 4104, !dbg !16
  %16 = mul i32 %15, 4104, !dbg !17
  %srem.decomposed = sub i32 %.frozen, %16, !dbg !17
  %17 = shl nsw i32 %15, 11, !dbg !18
  %18 = add nsw i32 %17, %srem.decomposed, !dbg !19
  %19 = sext i32 %18 to i64, !dbg !20
  %20 = getelementptr float, ptr addrspace(1) %0, i64 %19, !dbg !20
  %21 = insertelement <2 x i32> poison, i32 %12, i64 0, !dbg !21
  %22 = insertelement <2 x i32> %21, i32 %14, i64 1, !dbg !21
  %23 = srem <2 x i32> %22, <i32 4, i32 1026>, !dbg !21
  %24 = extractelement <2 x i32> %23, i64 1, !dbg !22
  %25 = icmp slt i32 %24, 512, !dbg !23
  %26 = and i1 %13, %25, !dbg !24
  %27 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %20, i1 %26, i32 0, i1 %26) #1, !dbg !25
  %28 = and i32 %24, -512, !dbg !26
  %29 = icmp eq i32 %28, 512, !dbg !26
  %30 = insertelement <2 x i32> <i32 poison, i32 -512>, i32 %17, i64 0, !dbg !27
  %31 = add nsw <2 x i32> %30, %23, !dbg !27
  %32 = extractelement <2 x i32> %31, i64 1, !dbg !28
  %33 = shl nsw i32 %32, 2, !dbg !28
  %34 = extractelement <2 x i32> %31, i64 0, !dbg !29
  %35 = add nsw i32 %34, %33, !dbg !29
  %36 = sext i32 %35 to i64, !dbg !30
  %37 = getelementptr float, ptr addrspace(1) %1, i64 %36, !dbg !30
  %38 = and i1 %13, %29, !dbg !31
  %39 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %37, i1 %38, i32 0, i1 %38) #1, !dbg !32
  %40 = bitcast i32 %39 to float, !dbg !32
  %41 = sext i32 %32 to i64, !dbg !33
  %42 = getelementptr float, ptr addrspace(1) %2, i64 %41, !dbg !33
  %43 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %42, i1 %38, i32 0, i1 %38) #1, !dbg !34
  %44 = bitcast i32 %43 to float, !dbg !34
  %45 = fadd float %40, %44, !dbg !35
  %46 = fcmp ogt float %45, 0.000000e+00, !dbg !36
  %47 = fmul float %45, 0x3FB99999A0000000, !dbg !37
  %48 = select i1 %46, float %45, float %47, !dbg !38
  %49 = icmp sgt i32 %24, 1023, !dbg !22
  %50 = add nsw i32 %24, -1024, !dbg !39
  %51 = shl nsw i32 %50, 2, !dbg !40
  %52 = shl nsw i32 %15, 3, !dbg !41
  %53 = extractelement <2 x i32> %23, i64 0, !dbg !42
  %54 = add nsw i32 %52, %53, !dbg !42
  %55 = add nsw i32 %54, %51, !dbg !43
  %56 = sext i32 %55 to i64, !dbg !44
  %57 = getelementptr float, ptr addrspace(1) %3, i64 %56, !dbg !44
  %58 = and i1 %13, %49, !dbg !45
  %59 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %57, i1 %58, i32 0, i1 %58) #1, !dbg !46
  %60 = bitcast i32 %59 to float, !dbg !46
  %61 = sext i32 %50 to i64, !dbg !47
  %62 = getelementptr float, ptr addrspace(1) %4, i64 %61, !dbg !47
  %63 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %62, i1 %58, i32 0, i1 %58) #1, !dbg !48
  %64 = bitcast i32 %63 to float, !dbg !48
  %65 = fadd float %60, %64, !dbg !49
  %66 = select i1 %49, float %65, float 0.000000e+00, !dbg !50
  %67 = select i1 %29, float %48, float %66, !dbg !51
  %68 = sext i32 %12 to i64, !dbg !52
  %69 = getelementptr float, ptr addrspace(1) %5, i64 %68, !dbg !52
  %70 = bitcast float %67 to i32, !dbg !53
  %71 = select i1 %25, i32 %27, i32 %70, !dbg !54
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %71, ptr addrspace(1) %69, i1 %13) #1, !dbg !53
  ret void, !dbg !55
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cmbun7renrphafewppisucb5uk7z2zw7exzcrup6jmvgsg5ecuup.py", directory: "inductor_cache/mb")
!4 = !{ptr @triton_poi_fused_cat_10, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_cat_10, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_cat_10", linkageName: "triton_poi_fused_cat_10", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 24, column: 21, scope: !7)
!16 = !DILocation(line: 26, column: 19, scope: !7)
!17 = !DILocation(line: 33, column: 35, scope: !7)
!18 = !DILocation(line: 33, column: 49, scope: !7)
!19 = !DILocation(line: 33, column: 44, scope: !7)
!20 = !DILocation(line: 33, column: 30, scope: !7)
!21 = !DILocation(line: 25, column: 19, scope: !7)
!22 = !DILocation(line: 48, column: 20, scope: !7)
!23 = !DILocation(line: 32, column: 18, scope: !7)
!24 = !DILocation(line: 33, column: 61, scope: !7)
!25 = !DILocation(line: 33, column: 54, scope: !7)
!26 = !DILocation(line: 37, column: 18, scope: !7)
!27 = !DILocation(line: 38, column: 36, scope: !7)
!28 = !DILocation(line: 38, column: 39, scope: !7)
!29 = !DILocation(line: 38, column: 54, scope: !7)
!30 = !DILocation(line: 38, column: 31, scope: !7)
!31 = !DILocation(line: 38, column: 71, scope: !7)
!32 = !DILocation(line: 38, column: 64, scope: !7)
!33 = !DILocation(line: 39, column: 31, scope: !7)
!34 = !DILocation(line: 39, column: 45, scope: !7)
!35 = !DILocation(line: 40, column: 20, scope: !7)
!36 = !DILocation(line: 42, column: 20, scope: !7)
!37 = !DILocation(line: 44, column: 20, scope: !7)
!38 = !DILocation(line: 45, column: 35, scope: !7)
!39 = !DILocation(line: 51, column: 49, scope: !7)
!40 = !DILocation(line: 51, column: 39, scope: !7)
!41 = !DILocation(line: 51, column: 57, scope: !7)
!42 = !DILocation(line: 51, column: 36, scope: !7)
!43 = !DILocation(line: 51, column: 55, scope: !7)
!44 = !DILocation(line: 51, column: 31, scope: !7)
!45 = !DILocation(line: 51, column: 70, scope: !7)
!46 = !DILocation(line: 51, column: 62, scope: !7)
!47 = !DILocation(line: 52, column: 31, scope: !7)
!48 = !DILocation(line: 52, column: 46, scope: !7)
!49 = !DILocation(line: 53, column: 20, scope: !7)
!50 = !DILocation(line: 55, column: 35, scope: !7)
!51 = !DILocation(line: 0, scope: !7)
!52 = !DILocation(line: 58, column: 25, scope: !7)
!53 = !DILocation(line: 58, column: 37, scope: !7)
!54 = !DILocation(line: 57, column: 33, scope: !7)
!55 = !DILocation(line: 58, column: 4, scope: !7)
