[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ALU|ALU>io_Overflow_out",
    "sources":[
      "~ALU|ALU>io_ALU_op",
      "~ALU|ALU>io_A_in",
      "~ALU|ALU>io_B_in"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ALU|ALU>io_ALU_out",
    "sources":[
      "~ALU|ALU>io_A_in",
      "~ALU|ALU>io_B_in",
      "~ALU|ALU>io_ALU_op",
      "~ALU|ALU>io_Less"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ALU|ALU>io_Less",
    "sources":[
      "~ALU|ALU>io_ALU_op",
      "~ALU|ALU>io_A_in",
      "~ALU|ALU>io_B_in"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ALU|ALU>io_Zero",
    "sources":[
      "~ALU|ALU>io_A_in",
      "~ALU|ALU>io_B_in",
      "~ALU|ALU>io_ALU_op"
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"./generated/ALU"
  }
]