# 🔳 RISC-V SoC Tapeout Program — Week 0 

Welcome to the beginning of my journey in the **VSD RISC-V SoC Tapeout Program** 🚀.  
This repository captures my **Week 0 progress**, where I focused on understanding the program, setting up the required tools, and preparing my environment for upcoming digital VLSI experiments.  

---

## 🎯 Week 0 Goals  
- 🏗️ Understand the program structure and tapeout process  
- 🛠️ Install and configure open-source EDA tools  
- ✅ Verify tool functionality with simple runs  
- 📂 Set up a dedicated GitHub repository for documentation  

---

## ✅ Tasks Completed  

| 📝 Task | 📌 Activity | 🎯 Completion |
|---------|------------|---------------|
| 0 | Getting started with Digital VLSI SoC design and planning | ✅ |
| 1 | Installed **Yosys** (Logic synthesis) ⚙️ | ✅ |
| 2 | Installed **Icarus Verilog** (Simulation) 📐 | ✅ |
| 3 | Installed **GTKWave** (Waveform analysis) 📊 | ✅ |
| 4 | Created repo `RISC-V-SoC-Tapeout_Week-0` 📂 | ✅ |

---

