

================================================================
== Synthesis Summary Report of 'accelerator'
================================================================
+ General Information: 
    * Date:           Tue Jul 19 19:36:03 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        byte_count_stream
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z010i-clg225-1L
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+--------+----+------------+--------------+-----+
    |                 Modules                 |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |        |    |            |              |     |
    |                 & Loops                 |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  | DSP|     FF     |      LUT     | URAM|
    +-----------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+--------+----+------------+--------------+-----+
    |+ accelerator*                           |  Timing|  -3.70|     1043|  1.147e+04|         -|      265|     -|  dataflow|  5 (4%)|   -|  8965 (25%)|  69083 (392%)|    -|
    | + split                                 |       -|   0.57|      258|  2.580e+03|         -|      258|     -|        no|       -|   -|    24 (~0%)|     105 (~0%)|    -|
    |  o VITIS_LOOP_39_1                      |       -|   7.30|      256|  2.560e+03|         2|        1|   256|       yes|       -|   -|           -|             -|    -|
    | + count0                                |  Timing|  -3.70|      264|  2.903e+03|         -|      264|     -|        no|       -|   -|   2112 (6%)|   14919 (84%)|    -|
    |  + count0_Pipeline_APPEARANCES          |  Timing|  -3.70|      259|  2.848e+03|         -|      259|     -|        no|       -|   -|   2096 (5%)|   14829 (84%)|    -|
    |   o APPEARANCES                         |       -|   7.30|      257|  2.826e+03|         3|        1|   256|       yes|       -|   -|           -|             -|    -|
    | + count1                                |  Timing|  -3.70|      264|  2.903e+03|         -|      264|     -|        no|       -|   -|   2112 (6%)|   14919 (84%)|    -|
    |  + count1_Pipeline_APPEARANCES          |  Timing|  -3.70|      259|  2.848e+03|         -|      259|     -|        no|       -|   -|   2096 (5%)|   14829 (84%)|    -|
    |   o APPEARANCES                         |       -|   7.30|      257|  2.826e+03|         3|        1|   256|       yes|       -|   -|           -|             -|    -|
    | + count2                                |  Timing|  -3.70|      264|  2.903e+03|         -|      264|     -|        no|       -|   -|   2112 (6%)|   14919 (84%)|    -|
    |  + count2_Pipeline_APPEARANCES          |  Timing|  -3.70|      259|  2.848e+03|         -|      259|     -|        no|       -|   -|   2096 (5%)|   14829 (84%)|    -|
    |   o APPEARANCES                         |       -|   7.30|      257|  2.826e+03|         3|        1|   256|       yes|       -|   -|           -|             -|    -|
    | + count3                                |  Timing|  -3.70|      264|  2.903e+03|         -|      264|     -|        no|       -|   -|   2112 (6%)|   14919 (84%)|    -|
    |  + count3_Pipeline_APPEARANCES          |  Timing|  -3.70|      259|  2.848e+03|         -|      259|     -|        no|       -|   -|   2096 (5%)|   14829 (84%)|    -|
    |   o APPEARANCES                         |       -|   7.30|      257|  2.826e+03|         3|        1|   256|       yes|       -|   -|           -|             -|    -|
    | + reduce                                |       -|   0.38|      258|  2.580e+03|         -|      258|     -|        no|       -|   -|    48 (~0%)|    8807 (50%)|    -|
    |  o VITIS_LOOP_201_1                     |       -|   7.30|      256|  2.560e+03|         2|        1|   256|       yes|       -|   -|           -|             -|    -|
    | + threshold                             |       -|   0.21|      260|  2.600e+03|         -|      260|     -|        no|       -|   -|    49 (~0%)|      217 (1%)|    -|
    |  + threshold_Pipeline_VITIS_LOOP_214_1  |       -|   0.21|      258|  2.580e+03|         -|      258|     -|        no|       -|   -|    44 (~0%)|     154 (~0%)|    -|
    |   o VITIS_LOOP_214_1                    |       -|   7.30|      256|  2.560e+03|         2|        1|   256|       yes|       -|   -|           -|             -|    -|
    +-----------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+--------+----+------------+--------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_FIFO
+-----------+------------+
| Interface | Data Width |
+-----------+------------+
| In_r      | 32         |
| Out_r     | 32         |
+-----------+------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------------------------------------------+
| Interface | Type          | Ports                                         |
+-----------+---------------+-----------------------------------------------+
| ap_clk    | clock         | ap_clk                                        |
| ap_rst    | reset         | ap_rst                                        |
| ap_ctrl   | ap_ctrl_chain | ap_continue ap_done ap_idle ap_ready ap_start |
+-----------+---------------+-----------------------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------------------+
| Argument | Direction | Datatype                |
+----------+-----------+-------------------------+
| In       | in        | stream<ap_uint<32>, 0>& |
| Out      | out       | stream<int, 0>&         |
+----------+-----------+-------------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| In       | In_r         | interface |
| Out      | Out_r        | interface |
+----------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------------+-----+--------+-----------------+------+--------+---------+
| Name                                    | DSP | Pragma | Variable        | Op   | Impl   | Latency |
+-----------------------------------------+-----+--------+-----------------+------+--------+---------+
| + accelerator                           | 0   |        |                 |      |        |         |
|   appear3_channel_U                     | -   |        | appear3_channel | fifo | srl    | 0       |
|   appear2_channel_U                     | -   |        | appear2_channel | fifo | srl    | 0       |
|   appear1_channel_U                     | -   |        | appear1_channel | fifo | srl    | 0       |
|   appear0_channel_U                     | -   |        | appear0_channel | fifo | srl    | 0       |
|  + split                                | 0   |        |                 |      |        |         |
|    add_ln39_fu_204_p2                   | -   |        | add_ln39        | add  | fabric | 0       |
|  + count0                               | 0   |        |                 |      |        |         |
|   + count0_Pipeline_APPEARANCES         | 0   |        |                 |      |        |         |
|     add_ln67_fu_147_p2                  | -   |        | add_ln67        | add  | fabric | 0       |
|     count_fu_267_p2                     | -   |        | count           | add  | fabric | 0       |
|  + count1                               | 0   |        |                 |      |        |         |
|   + count1_Pipeline_APPEARANCES         | 0   |        |                 |      |        |         |
|     add_ln102_fu_147_p2                 | -   |        | add_ln102       | add  | fabric | 0       |
|     count_fu_267_p2                     | -   |        | count           | add  | fabric | 0       |
|  + count2                               | 0   |        |                 |      |        |         |
|   + count2_Pipeline_APPEARANCES         | 0   |        |                 |      |        |         |
|     add_ln137_fu_147_p2                 | -   |        | add_ln137       | add  | fabric | 0       |
|     count_fu_267_p2                     | -   |        | count           | add  | fabric | 0       |
|  + count3                               | 0   |        |                 |      |        |         |
|   + count3_Pipeline_APPEARANCES         | 0   |        |                 |      |        |         |
|     add_ln172_fu_147_p2                 | -   |        | add_ln172       | add  | fabric | 0       |
|     count_1_fu_267_p2                   | -   |        | count_1         | add  | fabric | 0       |
|  + reduce                               | 0   |        |                 |      |        |         |
|    add_ln201_fu_193_p2                  | -   |        | add_ln201       | add  | fabric | 0       |
|    add_ln202_1_fu_251_p2                | -   |        | add_ln202_1     | add  | fabric | 0       |
|  + threshold                            | 0   |        |                 |      |        |         |
|   + threshold_Pipeline_VITIS_LOOP_214_1 | 0   |        |                 |      |        |         |
|     add_ln214_fu_89_p2                  | -   |        | add_ln214       | add  | fabric | 0       |
|     add_ln216_fu_118_p2                 | -   |        | add_ln216       | add  | fabric | 0       |
+-----------------------------------------+-----+--------+-----------------+------+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------------------------+------+------+--------+-------------------------+---------+------+---------+
| Name                        | BRAM | URAM | Pragma | Variable                | Storage | Impl | Latency |
+-----------------------------+------+------+--------+-------------------------+---------+------+---------+
| + accelerator               | 5    | 0    |        |                         |         |      |         |
|   input3_buf_data_U         | 1    | -    |        | input3_buf_data         | ram_1p  | auto | 1       |
|   reduced_blocks_buf_data_U | 1    | -    |        | reduced_blocks_buf_data | ram_1p  | auto | 1       |
+-----------------------------+------+------+--------+-------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+------------+--------------------------------+-----------------------------------------------------------------------+
| Type       | Options                        | Location                                                              |
+------------+--------------------------------+-----------------------------------------------------------------------+
| interface  | mode=ap_ctrl_chain port=return | byte_count_stream/src/byte_count_stream.cpp:11 in accelerator, return |
| dataflow   |                                | byte_count_stream/src/byte_count_stream.cpp:12 in accelerator         |
| inline     | off                            | byte_count_stream/src/byte_count_stream.cpp:32 in split               |
| inline     | off                            | byte_count_stream/src/byte_count_stream.cpp:51 in count0              |
| dependence | variable=outL intra RAW false  | byte_count_stream/src/byte_count_stream.cpp:56 in count0, outL        |
| unroll     |                                | byte_count_stream/src/byte_count_stream.cpp:59 in count0              |
| pipeline   | II=1                           | byte_count_stream/src/byte_count_stream.cpp:68 in count0              |
| inline     | off                            | byte_count_stream/src/byte_count_stream.cpp:85 in count1              |
| dependence | variable=outL intra RAW false  | byte_count_stream/src/byte_count_stream.cpp:89 in count1, outL        |
| unroll     |                                | byte_count_stream/src/byte_count_stream.cpp:92 in count1              |
| pipeline   | II=1                           | byte_count_stream/src/byte_count_stream.cpp:103 in count1             |
| inline     | off                            | byte_count_stream/src/byte_count_stream.cpp:120 in count2             |
| dependence | variable=outL intra RAW false  | byte_count_stream/src/byte_count_stream.cpp:124 in count2, outL       |
| unroll     |                                | byte_count_stream/src/byte_count_stream.cpp:127 in count2             |
| pipeline   | II=1                           | byte_count_stream/src/byte_count_stream.cpp:138 in count2             |
| inline     | off                            | byte_count_stream/src/byte_count_stream.cpp:155 in count3             |
| dependence | variable=outL intra RAW false  | byte_count_stream/src/byte_count_stream.cpp:159 in count3, outL       |
| unroll     |                                | byte_count_stream/src/byte_count_stream.cpp:162 in count3             |
| pipeline   | II=1                           | byte_count_stream/src/byte_count_stream.cpp:173 in count3             |
| inline     | off                            | byte_count_stream/src/byte_count_stream.cpp:193 in reduce             |
| inline     | off                            | byte_count_stream/src/byte_count_stream.cpp:209 in threshold          |
+------------+--------------------------------+-----------------------------------------------------------------------+


