# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"c_fz_time_impl.v" \
"../../../../../C.srcs/sim_1/new/c_fz.v" \

# Do not sort compile order
nosort
