#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Sun May 14 21:17:31 2017
# Process ID: 13574
# Log file: /home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/planAhead_run_2/planAhead.log
# Journal file: /home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source /home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/pa.fromNetlist.tcl
startgroup
set_property package_pin U10 [get_ports port_rst]
endgroup
save_constraints
