# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../datapath.srcs/sources_1/new/full_adder.vhdl" \
"../../../../datapath.srcs/sources_1/new/half_adder.vhdl" \
"../../../../datapath.srcs/sources_1/new/ripple_adder.vhdl" \
"../../../../datapath.srcs/sim_1/new/ripple_adder_tb.vhdl" \

# Do not sort compile order
nosort
