{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1481605612337 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1481605612338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 13:06:52 2016 " "Processing started: Tue Dec 13 13:06:52 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1481605612338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1481605612338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ov5640_pip -c ov5640_pip " "Command: quartus_map --read_settings_files=on --write_settings_files=off ov5640_pip -c ov5640_pip" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1481605612338 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1481605612679 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ov5640_pip.v(187) " "Verilog HDL Module Instantiation warning at ov5640_pip.v(187): ignored dangling comma in List of Port Connections" {  } { { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 187 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1 1481605612719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ov5640_pip.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ov5640_pip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_pip " "Found entity 1: ov5640_pip" {  } { { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605612720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605612720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mem_write_arbi.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mem_write_arbi.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_write_arbi " "Found entity 1: mem_write_arbi" {  } { { "rtl/mem_write_arbi.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/mem_write_arbi.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605612723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605612723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mem_read_arbi.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mem_read_arbi.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_read_arbi " "Found entity 1: mem_read_arbi" {  } { { "rtl/mem_read_arbi.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/mem_read_arbi.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605612726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605612726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bank_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bank_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 bank_switch " "Found entity 1: bank_switch" {  } { { "rtl/bank_switch.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/bank_switch.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605612728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605612728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ov5640/reg_config.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ov5640/reg_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_config " "Found entity 1: reg_config" {  } { { "rtl/ov5640/reg_config.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640/reg_config.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605612730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605612730 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "18 power_on_delay.v(27) " "Verilog HDL Expression warning at power_on_delay.v(27): truncated literal to match 18 bits" {  } { { "rtl/ov5640/power_on_delay.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640/power_on_delay.v" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1481605612732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ov5640/power_on_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ov5640/power_on_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 power_on_delay " "Found entity 1: power_on_delay" {  } { { "rtl/ov5640/power_on_delay.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640/power_on_delay.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605612733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605612733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ov5640/i2c_com.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ov5640/i2c_com.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_com " "Found entity 1: i2c_com" {  } { { "rtl/ov5640/i2c_com.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640/i2c_com.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605612735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605612735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ov5640/camera_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ov5640/camera_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_capture " "Found entity 1: camera_capture" {  } { { "rtl/ov5640/camera_capture.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640/camera_capture.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605612737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605612737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ddr_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ddr_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr_ctrl " "Found entity 1: ddr_ctrl" {  } { { "rtl/ddr_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ddr_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605612740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605612740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mem_burst_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mem_burst_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_burst_v2 " "Found entity 1: mem_burst_v2" {  } { { "rtl/mem_burst_v2.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/mem_burst_v2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605612742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605612742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/ddr2_example_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr/ddr2_example_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_example_top " "Found entity 1: ddr2_example_top" {  } { { "ip_core/ddr/ddr2_example_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_example_top.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605612745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605612745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/ddr2.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr/ddr2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2 " "Found entity 1: ddr2" {  } { { "ip_core/ddr/ddr2.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605612747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605612747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/ddr2_alt_mem_ddrx_controller_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr/ddr2_alt_mem_ddrx_controller_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_alt_mem_ddrx_controller_top " "Found entity 1: ddr2_alt_mem_ddrx_controller_top" {  } { { "ip_core/ddr/ddr2_alt_mem_ddrx_controller_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_alt_mem_ddrx_controller_top.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605612751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605612751 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller.v(30) " "Verilog HDL Declaration information at alt_mem_ddrx_controller.v(30): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/alt_mem_ddrx_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller " "Found entity 1: alt_mem_ddrx_controller" {  } { { "ip_core/ddr/alt_mem_ddrx_controller.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605612759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605612759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/alt_mem_ddrx_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd " "Found entity 1: alt_mem_ddrx_addr_cmd" {  } { { "ip_core/ddr/alt_mem_ddrx_addr_cmd.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_addr_cmd.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605612762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605612762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/alt_mem_ddrx_addr_cmd_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_addr_cmd_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd_wrap " "Found entity 1: alt_mem_ddrx_addr_cmd_wrap" {  } { { "ip_core/ddr/alt_mem_ddrx_addr_cmd_wrap.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_addr_cmd_wrap.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605612768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605612768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TYPE cfg_type alt_mem_ddrx_controller_st_top.v(130) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(130): object \"CFG_TYPE\" differs only in case from object \"cfg_type\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 130 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612773 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_controller_st_top.v(132) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(132): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 132 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612773 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_controller_st_top.v(137) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(137): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 137 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_controller_st_top.v(247) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(247): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 247 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_controller_st_top.v(248) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(248): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 248 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_SBE cfg_gen_sbe alt_mem_ddrx_controller_st_top.v(162) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(162): object \"CFG_GEN_SBE\" differs only in case from object \"cfg_gen_sbe\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 162 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_DBE cfg_gen_dbe alt_mem_ddrx_controller_st_top.v(163) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(163): object \"CFG_GEN_DBE\" differs only in case from object \"cfg_gen_dbe\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 163 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_controller_st_top.v(134) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(134): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 134 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_USER_RFSH cfg_user_rfsh alt_mem_ddrx_controller_st_top.v(281) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(281): object \"CFG_USER_RFSH\" differs only in case from object \"cfg_user_rfsh\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 281 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_controller_st_top.v(282) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(282): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 282 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_INTERRUPT cfg_enable_burst_interrupt alt_mem_ddrx_controller_st_top.v(283) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(283): object \"CFG_ENABLE_BURST_INTERRUPT\" differs only in case from object \"cfg_enable_burst_interrupt\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 283 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_TERMINATE cfg_enable_burst_terminate alt_mem_ddrx_controller_st_top.v(284) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(284): object \"CFG_ENABLE_BURST_TERMINATE\" differs only in case from object \"cfg_enable_burst_terminate\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 284 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_DQS_TRACKING cfg_enable_dqs_tracking alt_mem_ddrx_controller_st_top.v(183) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(183): object \"CFG_ENABLE_DQS_TRACKING\" differs only in case from object \"cfg_enable_dqs_tracking\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 183 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller_st_top.v(279) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(279): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_NO_DM cfg_enable_no_dm alt_mem_ddrx_controller_st_top.v(179) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(179): object \"CFG_ENABLE_NO_DM\" differs only in case from object \"cfg_enable_no_dm\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 179 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC_CODE_OVERWRITES cfg_enable_ecc_code_overwrites alt_mem_ddrx_controller_st_top.v(250) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(250): object \"CFG_ENABLE_ECC_CODE_OVERWRITES\" differs only in case from object \"cfg_enable_ecc_code_overwrites\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 250 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_controller_st_top.v(231) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(231): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 231 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_controller_st_top.v(232) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(232): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 232 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_controller_st_top.v(233) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(233): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 233 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_controller_st_top.v(234) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(234): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 234 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_controller_st_top.v(235) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(235): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 235 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_controller_st_top.v(236) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(236): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 236 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_controller_st_top.v(237) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(237): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 237 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_controller_st_top.v(238) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(238): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 238 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_controller_st_top.v(239) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(239): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 239 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_controller_st_top.v(240) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(240): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 240 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_controller_st_top.v(241) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(241): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 241 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_controller_st_top.v(242) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(242): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 242 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_controller_st_top.v(243) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(243): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 243 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_controller_st_top.v(244) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(244): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 244 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_controller_st_top.v(245) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(245): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 245 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_SELF_RFSH_EXIT_CYCLES cfg_self_rfsh_exit_cycles alt_mem_ddrx_controller_st_top.v(154) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(154): object \"CFG_SELF_RFSH_EXIT_CYCLES\" differs only in case from object \"cfg_self_rfsh_exit_cycles\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 154 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_PDN_EXIT_CYCLES cfg_pdn_exit_cycles alt_mem_ddrx_controller_st_top.v(155) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(155): object \"CFG_PDN_EXIT_CYCLES\" differs only in case from object \"cfg_pdn_exit_cycles\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 155 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_POWER_SAVING_EXIT_CYCLES cfg_power_saving_exit_cycles alt_mem_ddrx_controller_st_top.v(156) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(156): object \"CFG_POWER_SAVING_EXIT_CYCLES\" differs only in case from object \"cfg_power_saving_exit_cycles\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 156 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MEM_CLK_ENTRY_CYCLES cfg_mem_clk_entry_cycles alt_mem_ddrx_controller_st_top.v(157) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(157): object \"CFG_MEM_CLK_ENTRY_CYCLES\" differs only in case from object \"cfg_mem_clk_entry_cycles\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 157 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TMRD cfg_tmrd alt_mem_ddrx_controller_st_top.v(246) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(246): object \"CFG_TMRD\" differs only in case from object \"cfg_tmrd\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 246 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_controller_st_top.v(227) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(227): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 227 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_controller_st_top.v(228) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(228): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 228 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_controller_st_top.v(229) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(229): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 229 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_controller_st_top.v(230) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(230): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 230 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_INTR cfg_enable_intr alt_mem_ddrx_controller_st_top.v(164) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(164): object \"CFG_ENABLE_INTR\" differs only in case from object \"cfg_enable_intr\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 164 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_SBE_INTR cfg_mask_sbe_intr alt_mem_ddrx_controller_st_top.v(165) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(165): object \"CFG_MASK_SBE_INTR\" differs only in case from object \"cfg_mask_sbe_intr\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 165 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_DBE_INTR cfg_mask_dbe_intr alt_mem_ddrx_controller_st_top.v(166) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(166): object \"CFG_MASK_DBE_INTR\" differs only in case from object \"cfg_mask_dbe_intr\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 166 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CLR_INTR cfg_clr_intr alt_mem_ddrx_controller_st_top.v(168) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(168): object \"CFG_CLR_INTR\" differs only in case from object \"cfg_clr_intr\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 168 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAL_REQ cfg_cal_req alt_mem_ddrx_controller_st_top.v(251) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(251): object \"CFG_CAL_REQ\" differs only in case from object \"cfg_cal_req\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 251 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_RDWR cfg_extra_ctl_clk_act_to_rdwr alt_mem_ddrx_controller_st_top.v(252) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(252): object \"CFG_EXTRA_CTL_CLK_ACT_TO_RDWR\" differs only in case from object \"cfg_extra_ctl_clk_act_to_rdwr\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 252 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_PCH cfg_extra_ctl_clk_act_to_pch alt_mem_ddrx_controller_st_top.v(253) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(253): object \"CFG_EXTRA_CTL_CLK_ACT_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_act_to_pch\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 253 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT cfg_extra_ctl_clk_act_to_act alt_mem_ddrx_controller_st_top.v(254) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(254): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 254 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD cfg_extra_ctl_clk_rd_to_rd alt_mem_ddrx_controller_st_top.v(255) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(255): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 255 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_rd_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(256) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(256): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd_diff_chip\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 256 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR cfg_extra_ctl_clk_rd_to_wr alt_mem_ddrx_controller_st_top.v(257) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(257): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 257 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_BC cfg_extra_ctl_clk_rd_to_wr_bc alt_mem_ddrx_controller_st_top.v(258) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(258): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_BC\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_bc\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 258 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_rd_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(259) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(259): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_diff_chip\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 259 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_PCH cfg_extra_ctl_clk_rd_to_pch alt_mem_ddrx_controller_st_top.v(260) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(260): object \"CFG_EXTRA_CTL_CLK_RD_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_pch\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 260 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID cfg_extra_ctl_clk_rd_ap_to_valid alt_mem_ddrx_controller_st_top.v(261) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(261): object \"CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_rd_ap_to_valid\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 261 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR cfg_extra_ctl_clk_wr_to_wr alt_mem_ddrx_controller_st_top.v(262) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(262): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 262 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_wr_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(263) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(263): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr_diff_chip\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 263 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD cfg_extra_ctl_clk_wr_to_rd alt_mem_ddrx_controller_st_top.v(264) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(264): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 264 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_BC cfg_extra_ctl_clk_wr_to_rd_bc alt_mem_ddrx_controller_st_top.v(265) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(265): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_BC\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_bc\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_wr_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(266) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(266): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_diff_chip\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 266 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_PCH cfg_extra_ctl_clk_wr_to_pch alt_mem_ddrx_controller_st_top.v(267) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(267): object \"CFG_EXTRA_CTL_CLK_WR_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_pch\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 267 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID cfg_extra_ctl_clk_wr_ap_to_valid alt_mem_ddrx_controller_st_top.v(268) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(268): object \"CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_wr_ap_to_valid\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 268 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_TO_VALID cfg_extra_ctl_clk_pch_to_valid alt_mem_ddrx_controller_st_top.v(269) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(269): object \"CFG_EXTRA_CTL_CLK_PCH_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_to_valid\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 269 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID cfg_extra_ctl_clk_pch_all_to_valid alt_mem_ddrx_controller_st_top.v(270) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(270): object \"CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_all_to_valid\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 270 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK cfg_extra_ctl_clk_act_to_act_diff_bank alt_mem_ddrx_controller_st_top.v(271) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(271): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act_diff_bank\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 271 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT cfg_extra_ctl_clk_four_act_to_act alt_mem_ddrx_controller_st_top.v(272) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(272): object \"CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_four_act_to_act\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 272 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612778 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_TO_VALID cfg_extra_ctl_clk_arf_to_valid alt_mem_ddrx_controller_st_top.v(273) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(273): object \"CFG_EXTRA_CTL_CLK_ARF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_arf_to_valid\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 273 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612778 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_TO_VALID cfg_extra_ctl_clk_pdn_to_valid alt_mem_ddrx_controller_st_top.v(274) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(274): object \"CFG_EXTRA_CTL_CLK_PDN_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pdn_to_valid\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 274 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612778 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_VALID cfg_extra_ctl_clk_srf_to_valid alt_mem_ddrx_controller_st_top.v(275) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(275): object \"CFG_EXTRA_CTL_CLK_SRF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_valid\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 275 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612778 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL cfg_extra_ctl_clk_srf_to_zq_cal alt_mem_ddrx_controller_st_top.v(276) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(276): object \"CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_zq_cal\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 276 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612778 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_PERIOD cfg_extra_ctl_clk_arf_period alt_mem_ddrx_controller_st_top.v(277) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(277): object \"CFG_EXTRA_CTL_CLK_ARF_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_arf_period\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 277 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612778 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_PERIOD cfg_extra_ctl_clk_pdn_period alt_mem_ddrx_controller_st_top.v(278) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(278): object \"CFG_EXTRA_CTL_CLK_PDN_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_pdn_period\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 278 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612778 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_controller_st_top.v(136) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(136): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 136 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612778 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_WRITE_ODT_CHIP cfg_write_odt_chip alt_mem_ddrx_controller_st_top.v(173) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(173): object \"CFG_WRITE_ODT_CHIP\" differs only in case from object \"cfg_write_odt_chip\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 173 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612778 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_READ_ODT_CHIP cfg_read_odt_chip alt_mem_ddrx_controller_st_top.v(174) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(174): object \"CFG_READ_ODT_CHIP\" differs only in case from object \"cfg_read_odt_chip\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 174 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612778 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_INTERFACE_WIDTH cfg_interface_width alt_mem_ddrx_controller_st_top.v(131) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(131): object \"CFG_INTERFACE_WIDTH\" differs only in case from object \"cfg_interface_width\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 131 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612778 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_DEVICE_WIDTH cfg_device_width alt_mem_ddrx_controller_st_top.v(133) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(133): object \"CFG_DEVICE_WIDTH\" differs only in case from object \"cfg_device_width\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 133 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612778 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCCD cfg_tccd alt_mem_ddrx_controller_st_top.v(152) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(152): object \"CFG_TCCD\" differs only in case from object \"cfg_tccd\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612778 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_CORR_DROPPED_INTR cfg_mask_corr_dropped_intr alt_mem_ddrx_controller_st_top.v(280) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(280): object \"CFG_MASK_CORR_DROPPED_INTR\" differs only in case from object \"cfg_mask_corr_dropped_intr\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 280 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/alt_mem_ddrx_controller_st_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_controller_st_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller_st_top " "Found entity 1: alt_mem_ddrx_controller_st_top" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605612779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605612779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/alt_mem_ddrx_ddr2_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_ddr2_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr2_odt_gen " "Found entity 1: alt_mem_ddrx_ddr2_odt_gen" {  } { { "ip_core/ddr/alt_mem_ddrx_ddr2_odt_gen.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_ddr2_odt_gen.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605612782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605612782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/alt_mem_ddrx_ddr3_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_ddr3_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr3_odt_gen " "Found entity 1: alt_mem_ddrx_ddr3_odt_gen" {  } { { "ip_core/ddr/alt_mem_ddrx_ddr3_odt_gen.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_ddr3_odt_gen.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605612786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605612786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/alt_mem_ddrx_lpddr2_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_lpddr2_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_lpddr2_addr_cmd " "Found entity 1: alt_mem_ddrx_lpddr2_addr_cmd" {  } { { "ip_core/ddr/alt_mem_ddrx_lpddr2_addr_cmd.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_lpddr2_addr_cmd.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605612789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605612789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/alt_mem_ddrx_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_odt_gen " "Found entity 1: alt_mem_ddrx_odt_gen" {  } { { "ip_core/ddr/alt_mem_ddrx_odt_gen.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_odt_gen.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605612792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605612792 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I alt_mem_ddrx_rdwr_data_tmg.v(101) " "Verilog HDL Declaration information at alt_mem_ddrx_rdwr_data_tmg.v(101): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_rdwr_data_tmg.v" 101 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/alt_mem_ddrx_rdwr_data_tmg.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_rdwr_data_tmg.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdwr_data_tmg " "Found entity 1: alt_mem_ddrx_rdwr_data_tmg" {  } { { "ip_core/ddr/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_rdwr_data_tmg.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605612803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605612803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/alt_mem_ddrx_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_arbiter " "Found entity 1: alt_mem_ddrx_arbiter" {  } { { "ip_core/ddr/alt_mem_ddrx_arbiter.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_arbiter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605612808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605612808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/alt_mem_ddrx_burst_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_burst_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_gen " "Found entity 1: alt_mem_ddrx_burst_gen" {  } { { "ip_core/ddr/alt_mem_ddrx_burst_gen.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_burst_gen.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605612813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605612813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/alt_mem_ddrx_cmd_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_cmd_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_cmd_gen " "Found entity 1: alt_mem_ddrx_cmd_gen" {  } { { "ip_core/ddr/alt_mem_ddrx_cmd_gen.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_cmd_gen.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605612820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605612820 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_csr.v(47) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(47): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_csr.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_csr.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612825 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_csr.v(48) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(48): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_csr.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_csr.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612825 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_csr.v(49) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(49): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_csr.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_csr.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612825 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_csr.v(50) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(50): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_csr.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_csr.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612825 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_csr.v(51) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(51): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_csr.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_csr.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612825 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_csr.v(52) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(52): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_csr.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_csr.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612825 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_csr.v(53) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(53): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_csr.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_csr.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612825 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_csr.v(54) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(54): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_csr.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_csr.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612825 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_csr.v(55) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(55): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_csr.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_csr.v" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612825 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_csr.v(56) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(56): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_csr.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_csr.v" 56 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612826 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_csr.v(57) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(57): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_csr.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_csr.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612826 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_csr.v(58) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(58): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_csr.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_csr.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612826 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_csr.v(59) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(59): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_csr.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_csr.v" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612826 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_csr.v(60) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(60): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_csr.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_csr.v" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612826 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_csr.v(61) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(61): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_csr.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_csr.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612826 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_csr.v(62) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(62): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_csr.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_csr.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612826 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_csr.v(65) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(65): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_csr.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_csr.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612826 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_csr.v(66) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(66): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_csr.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_csr.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612826 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_csr.v(67) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(67): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_csr.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_csr.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612826 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_csr.v(20) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(20): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_csr.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_csr.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612826 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_csr.v(19) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(19): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_csr.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_csr.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612826 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_csr.v(21) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(21): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_csr.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_csr.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612826 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_csr.v(18) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(18): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_csr.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_csr.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612826 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_csr.v(23) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(23): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_csr.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_csr.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612826 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_csr.v(24) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(24): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_csr.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_csr.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612826 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_csr.v(25) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(25): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_csr.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_csr.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605612827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/alt_mem_ddrx_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_csr " "Found entity 1: alt_mem_ddrx_csr" {  } { { "ip_core/ddr/alt_mem_ddrx_csr.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_csr.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605612827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605612827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/alt_mem_ddrx_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer " "Found entity 1: alt_mem_ddrx_buffer" {  } { { "ip_core/ddr/alt_mem_ddrx_buffer.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_buffer.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605612830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605612830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/alt_mem_ddrx_buffer_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_buffer_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer_manager " "Found entity 1: alt_mem_ddrx_buffer_manager" {  } { { "ip_core/ddr/alt_mem_ddrx_buffer_manager.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_buffer_manager.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605612832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605612832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/alt_mem_ddrx_burst_tracking.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_burst_tracking.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_tracking " "Found entity 1: alt_mem_ddrx_burst_tracking" {  } { { "ip_core/ddr/alt_mem_ddrx_burst_tracking.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_burst_tracking.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605612835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605612835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/alt_mem_ddrx_dataid_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_dataid_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_dataid_manager " "Found entity 1: alt_mem_ddrx_dataid_manager" {  } { { "ip_core/ddr/alt_mem_ddrx_dataid_manager.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_dataid_manager.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605612839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605612839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/alt_mem_ddrx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_fifo " "Found entity 1: alt_mem_ddrx_fifo" {  } { { "ip_core/ddr/alt_mem_ddrx_fifo.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_fifo.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605612843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605612843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/alt_mem_ddrx_list.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_list.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_list " "Found entity 1: alt_mem_ddrx_list" {  } { { "ip_core/ddr/alt_mem_ddrx_list.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_list.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605612845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605612845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/alt_mem_ddrx_rdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_rdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdata_path " "Found entity 1: alt_mem_ddrx_rdata_path" {  } { { "ip_core/ddr/alt_mem_ddrx_rdata_path.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_rdata_path.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605612851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605612851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/alt_mem_ddrx_wdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_wdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_wdata_path " "Found entity 1: alt_mem_ddrx_wdata_path" {  } { { "ip_core/ddr/alt_mem_ddrx_wdata_path.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_wdata_path.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605612855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605612855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/alt_mem_ddrx_define.iv 0 0 " "Found 0 design units, including 0 entities, in source file ip_core/ddr/alt_mem_ddrx_define.iv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605612857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/alt_mem_ddrx_ecc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_ecc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder " "Found entity 1: alt_mem_ddrx_ecc_decoder" {  } { { "ip_core/ddr/alt_mem_ddrx_ecc_decoder.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_ecc_decoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605612860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605612860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/alt_mem_ddrx_ecc_decoder_32_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file ip_core/ddr/alt_mem_ddrx_ecc_decoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_32_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_32_decode" {  } { { "ip_core/ddr/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_ecc_decoder_32_syn.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605612913 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_32_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_32_altecc_decoder" {  } { { "ip_core/ddr/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_ecc_decoder_32_syn.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605612913 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_32 " "Found entity 3: alt_mem_ddrx_ecc_decoder_32" {  } { { "ip_core/ddr/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_ecc_decoder_32_syn.v" 399 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605612913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605612913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/alt_mem_ddrx_ecc_decoder_64_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file ip_core/ddr/alt_mem_ddrx_ecc_decoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_64_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_64_decode" {  } { { "ip_core/ddr/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_ecc_decoder_64_syn.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605612964 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_64_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_64_altecc_decoder" {  } { { "ip_core/ddr/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_ecc_decoder_64_syn.v" 377 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605612964 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_64 " "Found entity 3: alt_mem_ddrx_ecc_decoder_64" {  } { { "ip_core/ddr/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_ecc_decoder_64_syn.v" 617 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605612964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605612964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/alt_mem_ddrx_ecc_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_ecc_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder" {  } { { "ip_core/ddr/alt_mem_ddrx_ecc_encoder.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_ecc_encoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605612967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605612967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/alt_mem_ddrx_ecc_encoder_32_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file ip_core/ddr/alt_mem_ddrx_ecc_encoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_32_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_32_altecc_encoder" {  } { { "ip_core/ddr/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_ecc_encoder_32_syn.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605613014 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_32 " "Found entity 2: alt_mem_ddrx_ecc_encoder_32" {  } { { "ip_core/ddr/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_ecc_encoder_32_syn.v" 216 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605613014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605613014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/alt_mem_ddrx_ecc_encoder_64_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file ip_core/ddr/alt_mem_ddrx_ecc_encoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_64_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_64_altecc_encoder" {  } { { "ip_core/ddr/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_ecc_encoder_64_syn.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605613061 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_64 " "Found entity 2: alt_mem_ddrx_ecc_encoder_64" {  } { { "ip_core/ddr/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_ecc_encoder_64_syn.v" 315 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605613061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605613061 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DATA_WIDTH cfg_local_data_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(7) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(7): object \"CFG_LOCAL_DATA_WIDTH\" differs only in case from object \"cfg_local_data_width\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605613064 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DM_WIDTH cfg_local_dm_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(145) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(145): object \"CFG_LOCAL_DM_WIDTH\" differs only in case from object \"cfg_local_dm_width\" in the same scope" {  } { { "ip_core/ddr/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 145 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1481605613064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_decoder_wrapper " "Found entity 1: alt_mem_ddrx_ecc_encoder_decoder_wrapper" {  } { { "ip_core/ddr/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605613065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605613065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/alt_mem_ddrx_input_if.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_input_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_input_if " "Found entity 1: alt_mem_ddrx_input_if" {  } { { "ip_core/ddr/alt_mem_ddrx_input_if.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_input_if.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605613068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605613068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/alt_mem_ddrx_mm_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_mm_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_mm_st_converter " "Found entity 1: alt_mem_ddrx_mm_st_converter" {  } { { "ip_core/ddr/alt_mem_ddrx_mm_st_converter.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_mm_st_converter.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605613070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605613070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/alt_mem_ddrx_rank_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_rank_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rank_timer " "Found entity 1: alt_mem_ddrx_rank_timer" {  } { { "ip_core/ddr/alt_mem_ddrx_rank_timer.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_rank_timer.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605613076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605613076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/alt_mem_ddrx_sideband.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_sideband.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_sideband " "Found entity 1: alt_mem_ddrx_sideband" {  } { { "ip_core/ddr/alt_mem_ddrx_sideband.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_sideband.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605613081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605613081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/alt_mem_ddrx_tbp.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_tbp.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_tbp " "Found entity 1: alt_mem_ddrx_tbp" {  } { { "ip_core/ddr/alt_mem_ddrx_tbp.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_tbp.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605613091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605613091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/alt_mem_ddrx_timing_param.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_timing_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_timing_param " "Found entity 1: alt_mem_ddrx_timing_param" {  } { { "ip_core/ddr/alt_mem_ddrx_timing_param.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_timing_param.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605613096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605613096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/ddr2_phy_alt_mem_phy_seq_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr/ddr2_phy_alt_mem_phy_seq_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_phy_alt_mem_phy_seq_wrapper " "Found entity 1: ddr2_phy_alt_mem_phy_seq_wrapper" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq_wrapper.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq_wrapper.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605613100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605613100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd 25 8 " "Found 25 design units, including 8 entities, in source file ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ddr2_phy_alt_mem_phy_constants_pkg " "Found design unit 1: ddr2_phy_alt_mem_phy_constants_pkg" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1481605613472 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ddr2_phy_alt_mem_phy_record_pkg " "Found design unit 2: ddr2_phy_alt_mem_phy_record_pkg" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 189 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1481605613472 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ddr2_phy_alt_mem_phy_record_pkg-body " "Found design unit 3: ddr2_phy_alt_mem_phy_record_pkg-body" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 619 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1481605613472 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ddr2_phy_alt_mem_phy_addr_cmd_pkg " "Found design unit 4: ddr2_phy_alt_mem_phy_addr_cmd_pkg" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 1677 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1481605613472 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 ddr2_phy_alt_mem_phy_addr_cmd_pkg-body " "Found design unit 5: ddr2_phy_alt_mem_phy_addr_cmd_pkg-body" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 1984 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1481605613472 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 ddr2_phy_alt_mem_phy_iram_addr_pkg " "Found design unit 6: ddr2_phy_alt_mem_phy_iram_addr_pkg" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 3437 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1481605613472 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 ddr2_phy_alt_mem_phy_iram_addr_pkg-body " "Found design unit 7: ddr2_phy_alt_mem_phy_iram_addr_pkg-body" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 3481 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1481605613472 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 ddr2_phy_alt_mem_phy_regs_pkg " "Found design unit 8: ddr2_phy_alt_mem_phy_regs_pkg" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 3643 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1481605613472 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 ddr2_phy_alt_mem_phy_regs_pkg-body " "Found design unit 9: ddr2_phy_alt_mem_phy_regs_pkg-body" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 3936 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1481605613472 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 ddr2_phy_alt_mem_phy_mmi-struct " "Found design unit 10: ddr2_phy_alt_mem_phy_mmi-struct" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 4871 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1481605613472 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 ddr2_phy_alt_mem_phy_admin-struct " "Found design unit 11: ddr2_phy_alt_mem_phy_admin-struct" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 5420 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1481605613472 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 ddr2_phy_alt_mem_phy_iram_ram-struct " "Found design unit 12: ddr2_phy_alt_mem_phy_iram_ram-struct" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 6801 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1481605613472 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 ddr2_phy_alt_mem_phy_iram-struct " "Found design unit 13: ddr2_phy_alt_mem_phy_iram-struct" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 6945 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1481605613472 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 ddr2_phy_alt_mem_phy_dgrb-struct " "Found design unit 14: ddr2_phy_alt_mem_phy_dgrb-struct" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 7841 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1481605613472 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 ddr2_phy_alt_mem_phy_dgwb-rtl " "Found design unit 15: ddr2_phy_alt_mem_phy_dgwb-rtl" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 10974 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1481605613472 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 ddr2_phy_alt_mem_phy_ctrl-struct " "Found design unit 16: ddr2_phy_alt_mem_phy_ctrl-struct" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 11624 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1481605613472 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 ddr2_phy_alt_mem_phy_seq-struct " "Found design unit 17: ddr2_phy_alt_mem_phy_seq-struct" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 12890 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1481605613472 ""} { "Info" "ISGN_ENTITY_NAME" "1 ddr2_phy_alt_mem_phy_mmi " "Found entity 1: ddr2_phy_alt_mem_phy_mmi" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 4763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605613472 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr2_phy_alt_mem_phy_admin " "Found entity 2: ddr2_phy_alt_mem_phy_admin" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 5343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605613472 ""} { "Info" "ISGN_ENTITY_NAME" "3 ddr2_phy_alt_mem_phy_iram_ram " "Found entity 3: ddr2_phy_alt_mem_phy_iram_ram" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 6784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605613472 ""} { "Info" "ISGN_ENTITY_NAME" "4 ddr2_phy_alt_mem_phy_iram " "Found entity 4: ddr2_phy_alt_mem_phy_iram" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 6888 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605613472 ""} { "Info" "ISGN_ENTITY_NAME" "5 ddr2_phy_alt_mem_phy_dgrb " "Found entity 5: ddr2_phy_alt_mem_phy_dgrb" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 7735 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605613472 ""} { "Info" "ISGN_ENTITY_NAME" "6 ddr2_phy_alt_mem_phy_dgwb " "Found entity 6: ddr2_phy_alt_mem_phy_dgwb" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 10907 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605613472 ""} { "Info" "ISGN_ENTITY_NAME" "7 ddr2_phy_alt_mem_phy_ctrl " "Found entity 7: ddr2_phy_alt_mem_phy_ctrl" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 11559 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605613472 ""} { "Info" "ISGN_ENTITY_NAME" "8 ddr2_phy_alt_mem_phy_seq " "Found entity 8: ddr2_phy_alt_mem_phy_seq" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 12667 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605613472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605613472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/ddr2_phy.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr/ddr2_phy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_phy " "Found entity 1: ddr2_phy" {  } { { "ip_core/ddr/ddr2_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605613478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605613478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/ddr2_phy_alt_mem_phy.v 12 12 " "Found 12 design units, including 12 entities, in source file ip_core/ddr/ddr2_phy_alt_mem_phy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_phy_alt_mem_phy " "Found entity 1: ddr2_phy_alt_mem_phy" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605613490 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr2_phy_alt_mem_phy_clk_reset " "Found entity 2: ddr2_phy_alt_mem_phy_clk_reset" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 1039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605613490 ""} { "Info" "ISGN_ENTITY_NAME" "3 ddr2_phy_alt_mem_phy_ac " "Found entity 3: ddr2_phy_alt_mem_phy_ac" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 1782 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605613490 ""} { "Info" "ISGN_ENTITY_NAME" "4 ddr2_phy_alt_mem_phy_addr_cmd " "Found entity 4: ddr2_phy_alt_mem_phy_addr_cmd" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 2164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605613490 ""} { "Info" "ISGN_ENTITY_NAME" "5 ddr2_phy_alt_mem_phy_dp_io " "Found entity 5: ddr2_phy_alt_mem_phy_dp_io" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 2603 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605613490 ""} { "Info" "ISGN_ENTITY_NAME" "6 ddr2_phy_alt_mem_phy_read_dp " "Found entity 6: ddr2_phy_alt_mem_phy_read_dp" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 2942 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605613490 ""} { "Info" "ISGN_ENTITY_NAME" "7 ddr2_phy_alt_mem_phy_write_dp_fr " "Found entity 7: ddr2_phy_alt_mem_phy_write_dp_fr" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 3409 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605613490 ""} { "Info" "ISGN_ENTITY_NAME" "8 ddr2_phy_alt_mem_phy_rdata_valid " "Found entity 8: ddr2_phy_alt_mem_phy_rdata_valid" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 3724 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605613490 ""} { "Info" "ISGN_ENTITY_NAME" "9 ddr2_phy_alt_mem_phy_mux " "Found entity 9: ddr2_phy_alt_mem_phy_mux" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 3995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605613490 ""} { "Info" "ISGN_ENTITY_NAME" "10 ddr2_phy_alt_mem_phy_mimic " "Found entity 10: ddr2_phy_alt_mem_phy_mimic" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 4271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605613490 ""} { "Info" "ISGN_ENTITY_NAME" "11 ddr2_phy_alt_mem_phy_mimic_debug " "Found entity 11: ddr2_phy_alt_mem_phy_mimic_debug" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 4526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605613490 ""} { "Info" "ISGN_ENTITY_NAME" "12 ddr2_phy_alt_mem_phy_reset_pipe " "Found entity 12: ddr2_phy_alt_mem_phy_reset_pipe" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 4758 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605613490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605613490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr/ddr2_phy_alt_mem_phy_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr/ddr2_phy_alt_mem_phy_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_phy_alt_mem_phy_pll " "Found entity 1: ddr2_phy_alt_mem_phy_pll" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy_pll.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605613494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605613494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ddr_2fifo_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ddr_2fifo_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr_2fifo_top " "Found entity 1: ddr_2fifo_top" {  } { { "rtl/ddr_2fifo_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ddr_2fifo_top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605613496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605613496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dcfifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dcfifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ctrl " "Found entity 1: dcfifo_ctrl" {  } { { "rtl/dcfifo_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/dcfifo_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605613499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605613499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fifo/wrfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/fifo/wrfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrfifo " "Found entity 1: wrfifo" {  } { { "ip_core/fifo/wrfifo.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/fifo/wrfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605613502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605613502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fifo/rdfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/fifo/rdfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rdfifo " "Found entity 1: rdfifo" {  } { { "ip_core/fifo/rdfifo.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/fifo/rdfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605613504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605613504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/system_ctrl.v 2 2 " "Found 2 design units, including 2 entities, in source file rtl/system_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_ctrl " "Found entity 1: system_ctrl" {  } { { "rtl/system_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/system_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605613507 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_delay " "Found entity 2: system_delay" {  } { { "rtl/system_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/system_ctrl.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605613507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605613507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ip_core/pll/pll.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/pll/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605613510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605613510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga_disp.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_disp " "Found entity 1: vga_disp" {  } { { "rtl/vga_disp.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/vga_disp.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605613513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605613513 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "camera_xclk ov5640_pip.v(59) " "Verilog HDL Implicit Net warning at ov5640_pip.v(59): created implicit net for \"camera_xclk\"" {  } { { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1481605613544 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ack reg_config.v(26) " "Verilog HDL Implicit Net warning at reg_config.v(26): created implicit net for \"ack\"" {  } { { "rtl/ov5640/reg_config.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640/reg_config.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1481605613544 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tr_end reg_config.v(29) " "Verilog HDL Implicit Net warning at reg_config.v(29): created implicit net for \"tr_end\"" {  } { { "rtl/ov5640/reg_config.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640/reg_config.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1481605613544 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "vga_disp.v(71) " "Verilog HDL or VHDL warning at vga_disp.v(71): conditional expression evaluates to a constant" {  } { { "rtl/vga_disp.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/vga_disp.v" 71 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1481605613549 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "vga_disp.v(80) " "Verilog HDL or VHDL warning at vga_disp.v(80): conditional expression evaluates to a constant" {  } { { "rtl/vga_disp.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/vga_disp.v" 80 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1481605613550 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "vga_disp.v(85) " "Verilog HDL or VHDL warning at vga_disp.v(85): conditional expression evaluates to a constant" {  } { { "rtl/vga_disp.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/vga_disp.v" 85 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1481605613550 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "vga_disp.v(97) " "Verilog HDL or VHDL warning at vga_disp.v(97): conditional expression evaluates to a constant" {  } { { "rtl/vga_disp.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/vga_disp.v" 97 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1481605613550 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "vga_disp.v(106) " "Verilog HDL or VHDL warning at vga_disp.v(106): conditional expression evaluates to a constant" {  } { { "rtl/vga_disp.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/vga_disp.v" 106 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1481605613550 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "vga_disp.v(110) " "Verilog HDL or VHDL warning at vga_disp.v(110): conditional expression evaluates to a constant" {  } { { "rtl/vga_disp.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/vga_disp.v" 110 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1481605613550 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "mem_burst_v2 mem_burst_v2.v(41) " "Verilog HDL Parameter Declaration warning at mem_burst_v2.v(41): Parameter Declaration in module \"mem_burst_v2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/mem_burst_v2.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/mem_burst_v2.v" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1481605613552 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "mem_burst_v2 mem_burst_v2.v(42) " "Verilog HDL Parameter Declaration warning at mem_burst_v2.v(42): Parameter Declaration in module \"mem_burst_v2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/mem_burst_v2.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/mem_burst_v2.v" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1481605613552 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "mem_burst_v2 mem_burst_v2.v(43) " "Verilog HDL Parameter Declaration warning at mem_burst_v2.v(43): Parameter Declaration in module \"mem_burst_v2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/mem_burst_v2.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/mem_burst_v2.v" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1481605613552 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "mem_burst_v2 mem_burst_v2.v(44) " "Verilog HDL Parameter Declaration warning at mem_burst_v2.v(44): Parameter Declaration in module \"mem_burst_v2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/mem_burst_v2.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/mem_burst_v2.v" 44 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1481605613552 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "mem_burst_v2 mem_burst_v2.v(45) " "Verilog HDL Parameter Declaration warning at mem_burst_v2.v(45): Parameter Declaration in module \"mem_burst_v2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/mem_burst_v2.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/mem_burst_v2.v" 45 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1481605613552 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "mem_burst_v2 mem_burst_v2.v(46) " "Verilog HDL Parameter Declaration warning at mem_burst_v2.v(46): Parameter Declaration in module \"mem_burst_v2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/mem_burst_v2.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/mem_burst_v2.v" 46 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1481605613552 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "mem_burst_v2 mem_burst_v2.v(47) " "Verilog HDL Parameter Declaration warning at mem_burst_v2.v(47): Parameter Declaration in module \"mem_burst_v2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/mem_burst_v2.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/mem_burst_v2.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1481605613552 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ov5640_pip " "Elaborating entity \"ov5640_pip\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1481605614017 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "camera_xclk ov5640_pip.v(59) " "Verilog HDL or VHDL warning at ov5640_pip.v(59): object \"camera_xclk\" assigned a value but never read" {  } { { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1481605614018 "|ov5640_pip"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "init_calib_complete 0 ov5640_pip.v(126) " "Net \"init_calib_complete\" at ov5640_pip.v(126) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 126 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1481605614022 "|ov5640_pip"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_ctrl system_ctrl:u_system_ctrl " "Elaborating entity \"system_ctrl\" for hierarchy \"system_ctrl:u_system_ctrl\"" {  } { { "rtl/ov5640_pip.v" "u_system_ctrl" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_delay system_ctrl:u_system_ctrl\|system_delay:u_system_delay " "Elaborating entity \"system_delay\" for hierarchy \"system_ctrl:u_system_ctrl\|system_delay:u_system_delay\"" {  } { { "rtl/system_ctrl.v" "u_system_delay" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/system_ctrl.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll system_ctrl:u_system_ctrl\|pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"system_ctrl:u_system_ctrl\|pll:pll_inst\"" {  } { { "rtl/system_ctrl.v" "pll_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/system_ctrl.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll system_ctrl:u_system_ctrl\|pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"system_ctrl:u_system_ctrl\|pll:pll_inst\|altpll:altpll_component\"" {  } { { "ip_core/pll/pll.v" "altpll_component" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/pll/pll.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_ctrl:u_system_ctrl\|pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"system_ctrl:u_system_ctrl\|pll:pll_inst\|altpll:altpll_component\"" {  } { { "ip_core/pll/pll.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/pll/pll.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1481605614105 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_ctrl:u_system_ctrl\|pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"system_ctrl:u_system_ctrl\|pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12 " "Parameter \"clk0_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 100 " "Parameter \"clk1_divide_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 159 " "Parameter \"clk1_multiply_by\" = \"159\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614106 ""}  } { { "ip_core/pll/pll.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/pll/pll.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1481605614106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605614166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605614166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll system_ctrl:u_system_ctrl\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"system_ctrl:u_system_ctrl\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "power_on_delay power_on_delay:power_on_delay_inst " "Elaborating entity \"power_on_delay\" for hierarchy \"power_on_delay:power_on_delay_inst\"" {  } { { "rtl/ov5640_pip.v" "power_on_delay_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_config reg_config:reg_config_inst1 " "Elaborating entity \"reg_config\" for hierarchy \"reg_config:reg_config_inst1\"" {  } { { "rtl/ov5640_pip.v" "reg_config_inst1" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_com reg_config:reg_config_inst1\|i2c_com:u1 " "Elaborating entity \"i2c_com\" for hierarchy \"reg_config:reg_config_inst1\|i2c_com:u1\"" {  } { { "rtl/ov5640/reg_config.v" "u1" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640/reg_config.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614176 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_com.v(30) " "Verilog HDL assignment warning at i2c_com.v(30): truncated value with size 32 to match size of target (1)" {  } { { "rtl/ov5640/i2c_com.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640/i2c_com.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1481605614177 "|ov5640_ddr_vga|reg_config:reg_config_inst1|i2c_com:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_com.v(31) " "Verilog HDL assignment warning at i2c_com.v(31): truncated value with size 32 to match size of target (1)" {  } { { "rtl/ov5640/i2c_com.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640/i2c_com.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1481605614177 "|ov5640_ddr_vga|reg_config:reg_config_inst1|i2c_com:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_com.v(42) " "Verilog HDL assignment warning at i2c_com.v(42): truncated value with size 32 to match size of target (6)" {  } { { "rtl/ov5640/i2c_com.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640/i2c_com.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1481605614177 "|ov5640_ddr_vga|reg_config:reg_config_inst1|i2c_com:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_capture camera_capture:camera_capture_inst1 " "Elaborating entity \"camera_capture\" for hierarchy \"camera_capture:camera_capture_inst1\"" {  } { { "rtl/ov5640_pip.v" "camera_capture_inst1" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_disp vga_disp:vga_disp_inst " "Elaborating entity \"vga_disp\" for hierarchy \"vga_disp:vga_disp_inst\"" {  } { { "rtl/ov5640_pip.v" "vga_disp_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614183 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_disp.v(73) " "Verilog HDL assignment warning at vga_disp.v(73): truncated value with size 32 to match size of target (11)" {  } { { "rtl/vga_disp.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/vga_disp.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1481605614185 "|ov5640_ddr_vga|vga_disp:vga_disp_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_disp.v(99) " "Verilog HDL assignment warning at vga_disp.v(99): truncated value with size 32 to match size of target (10)" {  } { { "rtl/vga_disp.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/vga_disp.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1481605614185 "|ov5640_ddr_vga|vga_disp:vga_disp_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr_2fifo_top ddr_2fifo_top:ddr_2fifo_top_inst " "Elaborating entity \"ddr_2fifo_top\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\"" {  } { { "rtl/ov5640_pip.v" "ddr_2fifo_top_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr_ctrl ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst " "Elaborating entity \"ddr_ctrl\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\"" {  } { { "rtl/ddr_2fifo_top.v" "ddr_ctrl_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ddr_2fifo_top.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_burst_v2 ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|mem_burst_v2:mem_burst_m0 " "Elaborating entity \"mem_burst_v2\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|mem_burst_v2:mem_burst_m0\"" {  } { { "rtl/ddr_ctrl.v" "mem_burst_m0" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ddr_ctrl.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614197 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "mem_burst_v2.v(84) " "Verilog HDL warning at mem_burst_v2.v(84): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "rtl/mem_burst_v2.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/mem_burst_v2.v" 84 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1 1481605614200 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mem_burst_v2.v(168) " "Verilog HDL Case Statement information at mem_burst_v2.v(168): all case item expressions in this case statement are onehot" {  } { { "rtl/mem_burst_v2.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/mem_burst_v2.v" 168 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1481605614200 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 mem_burst_v2.v(193) " "Verilog HDL assignment warning at mem_burst_v2.v(193): truncated value with size 10 to match size of target (3)" {  } { { "rtl/mem_burst_v2.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/mem_burst_v2.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1481605614200 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mem_burst_v2.v(195) " "Verilog HDL assignment warning at mem_burst_v2.v(195): truncated value with size 32 to match size of target (3)" {  } { { "rtl/mem_burst_v2.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/mem_burst_v2.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1481605614200 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 mem_burst_v2.v(204) " "Verilog HDL assignment warning at mem_burst_v2.v(204): truncated value with size 10 to match size of target (3)" {  } { { "rtl/mem_burst_v2.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/mem_burst_v2.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1481605614200 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 mem_burst_v2.v(206) " "Verilog HDL assignment warning at mem_burst_v2.v(206): truncated value with size 10 to match size of target (3)" {  } { { "rtl/mem_burst_v2.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/mem_burst_v2.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1481605614200 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 mem_burst_v2.v(209) " "Verilog HDL assignment warning at mem_burst_v2.v(209): truncated value with size 10 to match size of target (3)" {  } { { "rtl/mem_burst_v2.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/mem_burst_v2.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1481605614200 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mem_burst_v2.v(211) " "Verilog HDL assignment warning at mem_burst_v2.v(211): truncated value with size 32 to match size of target (3)" {  } { { "rtl/mem_burst_v2.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/mem_burst_v2.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1481605614200 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 mem_burst_v2.v(214) " "Verilog HDL assignment warning at mem_burst_v2.v(214): truncated value with size 10 to match size of target (3)" {  } { { "rtl/mem_burst_v2.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/mem_burst_v2.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1481605614201 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mem_burst_v2.v(216) " "Verilog HDL assignment warning at mem_burst_v2.v(216): truncated value with size 32 to match size of target (3)" {  } { { "rtl/mem_burst_v2.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/mem_burst_v2.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1481605614201 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mem_burst_v2.v(218) " "Verilog HDL assignment warning at mem_burst_v2.v(218): truncated value with size 32 to match size of target (3)" {  } { { "rtl/mem_burst_v2.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/mem_burst_v2.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1481605614201 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 24 mem_burst_v2.v(231) " "Verilog HDL assignment warning at mem_burst_v2.v(231): truncated value with size 25 to match size of target (24)" {  } { { "rtl/mem_burst_v2.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/mem_burst_v2.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1481605614201 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 24 mem_burst_v2.v(236) " "Verilog HDL assignment warning at mem_burst_v2.v(236): truncated value with size 25 to match size of target (24)" {  } { { "rtl/mem_burst_v2.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/mem_burst_v2.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1481605614201 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mem_burst_v2.v(226) " "Verilog HDL Case Statement information at mem_burst_v2.v(226): all case item expressions in this case statement are onehot" {  } { { "rtl/mem_burst_v2.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/mem_burst_v2.v" 226 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1481605614201 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_read_arbi ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|mem_read_arbi:mem_read_arbi_m0 " "Elaborating entity \"mem_read_arbi\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|mem_read_arbi:mem_read_arbi_m0\"" {  } { { "rtl/ddr_ctrl.v" "mem_read_arbi_m0" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ddr_ctrl.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614203 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mem_read_arbi.v(170) " "Verilog HDL Case Statement information at mem_read_arbi.v(170): all case item expressions in this case statement are onehot" {  } { { "rtl/mem_read_arbi.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/mem_read_arbi.v" 170 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1481605614205 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_read_arbi:mem_read_arbi_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_write_arbi ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|mem_write_arbi:mem_write_arbi_m0 " "Elaborating entity \"mem_write_arbi\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|mem_write_arbi:mem_write_arbi_m0\"" {  } { { "rtl/ddr_ctrl.v" "mem_write_arbi_m0" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ddr_ctrl.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614206 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mem_write_arbi.v(178) " "Verilog HDL Case Statement information at mem_write_arbi.v(178): all case item expressions in this case statement are onehot" {  } { { "rtl/mem_write_arbi.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/mem_write_arbi.v" 178 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1481605614209 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_write_arbi:mem_write_arbi_m0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mem_write_arbi.v(221) " "Verilog HDL Case Statement information at mem_write_arbi.v(221): all case item expressions in this case statement are onehot" {  } { { "rtl/mem_write_arbi.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/mem_write_arbi.v" 221 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1481605614209 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_write_arbi:mem_write_arbi_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2 ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0 " "Elaborating entity \"ddr2\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\"" {  } { { "rtl/ddr_ctrl.v" "ddr_m0" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ddr_ctrl.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614211 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ip_core/ddr/ddr2_controller_phy.v 1 1 " "Using design file ip_core/ddr/ddr2_controller_phy.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_controller_phy " "Found entity 1: ddr2_controller_phy" {  } { { "ddr2_controller_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_controller_phy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605614223 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1481605614223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_controller_phy ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst " "Elaborating entity \"ddr2_controller_phy\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\"" {  } { { "ip_core/ddr/ddr2.v" "ddr2_controller_phy_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_alt_mem_ddrx_controller_top ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst " "Elaborating entity \"ddr2_alt_mem_ddrx_controller_top\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\"" {  } { { "ddr2_controller_phy.v" "ddr2_alt_mem_ddrx_controller_top_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_controller_phy.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_mm_st_converter ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst " "Elaborating entity \"alt_mem_ddrx_mm_st_converter\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst\"" {  } { { "ip_core/ddr/ddr2_alt_mem_ddrx_controller_top.v" "mm_st_converter_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_alt_mem_ddrx_controller_top.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614233 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avl_burstbegin_reg alt_mem_ddrx_mm_st_converter.v(141) " "Verilog HDL or VHDL warning at alt_mem_ddrx_mm_st_converter.v(141): object \"avl_burstbegin_reg\" assigned a value but never read" {  } { { "ip_core/ddr/alt_mem_ddrx_mm_st_converter.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_mm_st_converter.v" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1481605614234 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller_st_top ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst " "Elaborating entity \"alt_mem_ddrx_controller_st_top\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\"" {  } { { "ip_core/ddr/ddr2_alt_mem_ddrx_controller_top.v" "controller_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_alt_mem_ddrx_controller_top.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst " "Elaborating entity \"alt_mem_ddrx_controller\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\"" {  } { { "ip_core/ddr/alt_mem_ddrx_controller_st_top.v" "controller_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller_st_top.v" 1164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614244 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "afi_rrank alt_mem_ddrx_controller.v(499) " "Verilog HDL warning at alt_mem_ddrx_controller.v(499): the port and data declarations for array port \"afi_rrank\" do not specify the same range for each dimension" {  } { { "ip_core/ddr/alt_mem_ddrx_controller.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller.v" 499 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "" 0 -1 1481605614255 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "afi_rrank alt_mem_ddrx_controller.v(993) " "HDL warning at alt_mem_ddrx_controller.v(993): see declaration for object \"afi_rrank\"" {  } { { "ip_core/ddr/alt_mem_ddrx_controller.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller.v" 993 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1481605614255 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "afi_wrank alt_mem_ddrx_controller.v(500) " "Verilog HDL warning at alt_mem_ddrx_controller.v(500): the port and data declarations for array port \"afi_wrank\" do not specify the same range for each dimension" {  } { { "ip_core/ddr/alt_mem_ddrx_controller.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller.v" 500 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "" 0 -1 1481605614255 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "afi_wrank alt_mem_ddrx_controller.v(994) " "HDL warning at alt_mem_ddrx_controller.v(994): see declaration for object \"afi_wrank\"" {  } { { "ip_core/ddr/alt_mem_ddrx_controller.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller.v" 994 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1481605614255 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_mem_ddrx_controller.v(993) " "Verilog HDL assignment warning at alt_mem_ddrx_controller.v(993): truncated value with size 32 to match size of target (2)" {  } { { "ip_core/ddr/alt_mem_ddrx_controller.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller.v" 993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1481605614255 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_mem_ddrx_controller.v(994) " "Verilog HDL assignment warning at alt_mem_ddrx_controller.v(994): truncated value with size 32 to match size of target (2)" {  } { { "ip_core/ddr/alt_mem_ddrx_controller.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller.v" 994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1481605614255 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_input_if ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst " "Elaborating entity \"alt_mem_ddrx_input_if\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst\"" {  } { { "ip_core/ddr/alt_mem_ddrx_controller.v" "input_if_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller.v" 1116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_cmd_gen ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst " "Elaborating entity \"alt_mem_ddrx_cmd_gen\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst\"" {  } { { "ip_core/ddr/alt_mem_ddrx_controller.v" "cmd_gen_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller.v" 1239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_tbp ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst " "Elaborating entity \"alt_mem_ddrx_tbp\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst\"" {  } { { "ip_core/ddr/alt_mem_ddrx_controller.v" "tbp_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller.v" 1379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_arbiter ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst " "Elaborating entity \"alt_mem_ddrx_arbiter\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst\"" {  } { { "ip_core/ddr/alt_mem_ddrx_controller.v" "arbiter_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller.v" 1488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_gen ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst " "Elaborating entity \"alt_mem_ddrx_burst_gen\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst\"" {  } { { "ip_core/ddr/alt_mem_ddrx_controller.v" "burst_gen_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller.v" 1592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd_wrap ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd_wrap\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\"" {  } { { "ip_core/ddr/alt_mem_ddrx_controller.v" "addr_cmd_wrap_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller.v" 1689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst\"" {  } { { "ip_core/ddr/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_addr_cmd_wrap.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_odt_gen ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_odt_gen\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\"" {  } { { "ip_core/ddr/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].odt_gen_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_addr_cmd_wrap.v" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr2_odt_gen ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr2_odt_gen\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst\"" {  } { { "ip_core/ddr/alt_mem_ddrx_odt_gen.v" "ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_odt_gen.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr3_odt_gen ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr3_odt_gen\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst\"" {  } { { "ip_core/ddr/alt_mem_ddrx_odt_gen.v" "ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_odt_gen.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdwr_data_tmg ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst " "Elaborating entity \"alt_mem_ddrx_rdwr_data_tmg\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\"" {  } { { "ip_core/ddr/alt_mem_ddrx_controller.v" "rdwr_data_tmg_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller.v" 1801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_wdata_path ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst " "Elaborating entity \"alt_mem_ddrx_wdata_path\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\"" {  } { { "ip_core/ddr/alt_mem_ddrx_controller.v" "wdata_path_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller.v" 1948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst\"" {  } { { "ip_core/ddr/alt_mem_ddrx_wdata_path.v" "wdatap_list_freeid_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_wdata_path.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst\"" {  } { { "ip_core/ddr/alt_mem_ddrx_wdata_path.v" "wdatap_list_allocated_id_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_wdata_path.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_tracking ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst " "Elaborating entity \"alt_mem_ddrx_burst_tracking\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst\"" {  } { { "ip_core/ddr/alt_mem_ddrx_wdata_path.v" "wdatap_burst_tracking_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_wdata_path.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_dataid_manager ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst " "Elaborating entity \"alt_mem_ddrx_dataid_manager\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\"" {  } { { "ip_core/ddr/alt_mem_ddrx_wdata_path.v" "wdatap_dataid_manager_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_wdata_path.v" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\|alt_mem_ddrx_list:burstcount_list " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\|alt_mem_ddrx_list:burstcount_list\"" {  } { { "ip_core/ddr/alt_mem_ddrx_dataid_manager.v" "burstcount_list" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_dataid_manager.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\"" {  } { { "ip_core/ddr/alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_wdata_path.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/ddr/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/ddr/alt_mem_ddrx_buffer.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1481605614390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614390 ""}  } { { "ip_core/ddr/alt_mem_ddrx_buffer.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1481605614390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vll1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vll1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vll1 " "Found entity 1: altsyncram_vll1" {  } { { "db/altsyncram_vll1.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altsyncram_vll1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605614452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605614452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vll1 ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_vll1:auto_generated " "Elaborating entity \"altsyncram_vll1\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_vll1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\"" {  } { { "ip_core/ddr/alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_wdata_path.v" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/ddr/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614472 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/ddr/alt_mem_ddrx_buffer.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1481605614474 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614474 ""}  } { { "ip_core/ddr/alt_mem_ddrx_buffer.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1481605614474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lil1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lil1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lil1 " "Found entity 1: altsyncram_lil1" {  } { { "db/altsyncram_lil1.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altsyncram_lil1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605614531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605614531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lil1 ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_lil1:auto_generated " "Elaborating entity \"altsyncram_lil1\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_lil1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\"" {  } { { "ip_core/ddr/alt_mem_ddrx_wdata_path.v" "rmw_data_fifo_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_wdata_path.v" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "ip_core/ddr/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "ip_core/ddr/alt_mem_ddrx_fifo.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1481605614620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 50 " "Parameter \"lpm_width\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605614620 ""}  } { { "ip_core/ddr/alt_mem_ddrx_fifo.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1481605614620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_5841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_5841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_5841 " "Found entity 1: scfifo_5841" {  } { { "db/scfifo_5841.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/scfifo_5841.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605614675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605614675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_5841 ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated " "Elaborating entity \"scfifo_5841\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ej31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ej31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ej31 " "Found entity 1: a_dpfifo_ej31" {  } { { "db/a_dpfifo_ej31.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/a_dpfifo_ej31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605614686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605614686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ej31 ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo " "Elaborating entity \"a_dpfifo_ej31\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\"" {  } { { "db/scfifo_5841.tdf" "dpfifo" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/scfifo_5841.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jrd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jrd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jrd1 " "Found entity 1: altsyncram_jrd1" {  } { { "db/altsyncram_jrd1.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altsyncram_jrd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605614762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605614762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jrd1 ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|altsyncram_jrd1:FIFOram " "Elaborating entity \"altsyncram_jrd1\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|altsyncram_jrd1:FIFOram\"" {  } { { "db/a_dpfifo_ej31.tdf" "FIFOram" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/a_dpfifo_ej31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gs8 " "Found entity 1: cmpr_gs8" {  } { { "db/cmpr_gs8.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/cmpr_gs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605614816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605614816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cmpr_gs8:almost_full_comparer " "Elaborating entity \"cmpr_gs8\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cmpr_gs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_ej31.tdf" "almost_full_comparer" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/a_dpfifo_ej31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cmpr_gs8:three_comparison " "Elaborating entity \"cmpr_gs8\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cmpr_gs8:three_comparison\"" {  } { { "db/a_dpfifo_ej31.tdf" "three_comparison" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/a_dpfifo_ej31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tnb " "Found entity 1: cntr_tnb" {  } { { "db/cntr_tnb.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/cntr_tnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605614878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605614878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tnb ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cntr_tnb:rd_ptr_msb " "Elaborating entity \"cntr_tnb\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cntr_tnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_ej31.tdf" "rd_ptr_msb" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/a_dpfifo_ej31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ao7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ao7 " "Found entity 1: cntr_ao7" {  } { { "db/cntr_ao7.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/cntr_ao7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605614932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605614932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ao7 ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cntr_ao7:usedw_counter " "Elaborating entity \"cntr_ao7\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cntr_ao7:usedw_counter\"" {  } { { "db/a_dpfifo_ej31.tdf" "usedw_counter" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/a_dpfifo_ej31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unb " "Found entity 1: cntr_unb" {  } { { "db/cntr_unb.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/cntr_unb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605614989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605614989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cntr_unb:wr_ptr " "Elaborating entity \"cntr_unb\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cntr_unb:wr_ptr\"" {  } { { "db/a_dpfifo_ej31.tdf" "wr_ptr" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/a_dpfifo_ej31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdata_path ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst " "Elaborating entity \"alt_mem_ddrx_rdata_path\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\"" {  } { { "ip_core/ddr/alt_mem_ddrx_controller.v" "rdata_path_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller.v" 2047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605614998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\"" {  } { { "ip_core/ddr/alt_mem_ddrx_rdata_path.v" "pending_rd_fifo" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_rdata_path.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605615004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "ip_core/ddr/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605615038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "ip_core/ddr/alt_mem_ddrx_fifo.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1481605615039 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 45 " "Parameter \"lpm_width\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615040 ""}  } { { "ip_core/ddr/alt_mem_ddrx_fifo.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1481605615040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_p941.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_p941.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_p941 " "Found entity 1: scfifo_p941" {  } { { "db/scfifo_p941.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/scfifo_p941.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605615093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605615093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_p941 ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated " "Elaborating entity \"scfifo_p941\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605615095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_2l31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_2l31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_2l31 " "Found entity 1: a_dpfifo_2l31" {  } { { "db/a_dpfifo_2l31.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/a_dpfifo_2l31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605615104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605615104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_2l31 ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo " "Elaborating entity \"a_dpfifo_2l31\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\"" {  } { { "db/scfifo_p941.tdf" "dpfifo" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/scfifo_p941.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605615106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rud1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rud1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rud1 " "Found entity 1: altsyncram_rud1" {  } { { "db/altsyncram_rud1.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altsyncram_rud1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605615176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605615176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rud1 ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|altsyncram_rud1:FIFOram " "Elaborating entity \"altsyncram_rud1\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|altsyncram_rud1:FIFOram\"" {  } { { "db/a_dpfifo_2l31.tdf" "FIFOram" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/a_dpfifo_2l31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605615177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hs8 " "Found entity 1: cmpr_hs8" {  } { { "db/cmpr_hs8.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/cmpr_hs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605615233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605615233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hs8 ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|cmpr_hs8:almost_full_comparer " "Elaborating entity \"cmpr_hs8\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|cmpr_hs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_2l31.tdf" "almost_full_comparer" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/a_dpfifo_2l31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605615234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hs8 ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|cmpr_hs8:three_comparison " "Elaborating entity \"cmpr_hs8\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|cmpr_hs8:three_comparison\"" {  } { { "db/a_dpfifo_2l31.tdf" "three_comparison" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/a_dpfifo_2l31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605615238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bo7 " "Found entity 1: cntr_bo7" {  } { { "db/cntr_bo7.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/cntr_bo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605615294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605615294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bo7 ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|cntr_bo7:usedw_counter " "Elaborating entity \"cntr_bo7\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|cntr_bo7:usedw_counter\"" {  } { { "db/a_dpfifo_2l31.tdf" "usedw_counter" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/a_dpfifo_2l31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605615295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vnb " "Found entity 1: cntr_vnb" {  } { { "db/cntr_vnb.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/cntr_vnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605615349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605615349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vnb ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|cntr_vnb:wr_ptr " "Elaborating entity \"cntr_vnb\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|cntr_vnb:wr_ptr\"" {  } { { "db/a_dpfifo_2l31.tdf" "wr_ptr" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/a_dpfifo_2l31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605615350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\"" {  } { { "ip_core/ddr/alt_mem_ddrx_rdata_path.v" "errcmd_fifo_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_rdata_path.v" 811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605615356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "ip_core/ddr/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605615386 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "ip_core/ddr/alt_mem_ddrx_fifo.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1481605615387 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 39 " "Parameter \"lpm_width\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615388 ""}  } { { "ip_core/ddr/alt_mem_ddrx_fifo.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1481605615388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_c841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_c841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_c841 " "Found entity 1: scfifo_c841" {  } { { "db/scfifo_c841.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/scfifo_c841.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605615441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605615441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_c841 ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_c841:auto_generated " "Elaborating entity \"scfifo_c841\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_c841:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605615442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_lj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_lj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_lj31 " "Found entity 1: a_dpfifo_lj31" {  } { { "db/a_dpfifo_lj31.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/a_dpfifo_lj31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605615451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605615451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_lj31 ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_c841:auto_generated\|a_dpfifo_lj31:dpfifo " "Elaborating entity \"a_dpfifo_lj31\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_c841:auto_generated\|a_dpfifo_lj31:dpfifo\"" {  } { { "db/scfifo_c841.tdf" "dpfifo" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/scfifo_c841.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605615452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1sd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1sd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1sd1 " "Found entity 1: altsyncram_1sd1" {  } { { "db/altsyncram_1sd1.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altsyncram_1sd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605615521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605615521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1sd1 ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_c841:auto_generated\|a_dpfifo_lj31:dpfifo\|altsyncram_1sd1:FIFOram " "Elaborating entity \"altsyncram_1sd1\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_c841:auto_generated\|a_dpfifo_lj31:dpfifo\|altsyncram_1sd1:FIFOram\"" {  } { { "db/a_dpfifo_lj31.tdf" "FIFOram" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/a_dpfifo_lj31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605615523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst\"" {  } { { "ip_core/ddr/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.list_freeid_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_rdata_path.v" 1039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605615543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst\"" {  } { { "ip_core/ddr/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.list_allocated_id_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_rdata_path.v" 1062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605615548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\"" {  } { { "ip_core/ddr/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.inordr_info_fifo_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_rdata_path.v" 1086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605615552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "ip_core/ddr/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605615582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "ip_core/ddr/alt_mem_ddrx_fifo.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1481605615583 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615584 ""}  } { { "ip_core/ddr/alt_mem_ddrx_fifo.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1481605615584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_j941.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_j941.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_j941 " "Found entity 1: scfifo_j941" {  } { { "db/scfifo_j941.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/scfifo_j941.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605615638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605615638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_j941 ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_j941:auto_generated " "Elaborating entity \"scfifo_j941\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_j941:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605615639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_sk31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_sk31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_sk31 " "Found entity 1: a_dpfifo_sk31" {  } { { "db/a_dpfifo_sk31.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/a_dpfifo_sk31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605615648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605615648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_sk31 ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_j941:auto_generated\|a_dpfifo_sk31:dpfifo " "Elaborating entity \"a_dpfifo_sk31\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_j941:auto_generated\|a_dpfifo_sk31:dpfifo\"" {  } { { "db/scfifo_j941.tdf" "dpfifo" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/scfifo_j941.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605615649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fud1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fud1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fud1 " "Found entity 1: altsyncram_fud1" {  } { { "db/altsyncram_fud1.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altsyncram_fud1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605615706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605615706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fud1 ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_j941:auto_generated\|a_dpfifo_sk31:dpfifo\|altsyncram_fud1:FIFOram " "Elaborating entity \"altsyncram_fud1\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_j941:auto_generated\|a_dpfifo_sk31:dpfifo\|altsyncram_fud1:FIFOram\"" {  } { { "db/a_dpfifo_sk31.tdf" "FIFOram" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/a_dpfifo_sk31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605615708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\"" {  } { { "ip_core/ddr/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.in_order_buffer_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_rdata_path.v" 1158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605615729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/ddr/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605615739 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/ddr/alt_mem_ddrx_buffer.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1481605615741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 33 " "Parameter \"width_a\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 33 " "Parameter \"width_b\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615742 ""}  } { { "ip_core/ddr/alt_mem_ddrx_buffer.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1481605615742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pl1 " "Found entity 1: altsyncram_7pl1" {  } { { "db/altsyncram_7pl1.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altsyncram_7pl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605615806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605615806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pl1 ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\|altsyncram_7pl1:auto_generated " "Elaborating entity \"altsyncram_7pl1\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\|altsyncram_7pl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605615807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_decoder_wrapper ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_decoder_wrapper\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\"" {  } { { "ip_core/ddr/alt_mem_ddrx_controller.v" "ecc_encoder_decoder_wrapper_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller.v" 2131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605615813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\"" {  } { { "ip_core/ddr/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "encoder_inst_per_drate\[0\].encoder_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605615819 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alt_mem_ddrx_ecc_encoder.v(190) " "Verilog HDL assignment warning at alt_mem_ddrx_ecc_encoder.v(190): truncated value with size 32 to match size of target (8)" {  } { { "ip_core/ddr/alt_mem_ddrx_ecc_encoder.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_ecc_encoder.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1481605615820 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_32 ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_32\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst\"" {  } { { "ip_core/ddr/alt_mem_ddrx_ecc_encoder.v" "encoder_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_ecc_encoder.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605615822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_32_altecc_encoder ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst\|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_32_altecc_encoder\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst\|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component\"" {  } { { "ip_core/ddr/alt_mem_ddrx_ecc_encoder_32_syn.v" "alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_ecc_encoder_32_syn.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605615825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_decoder\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\"" {  } { { "ip_core/ddr/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "decoder_inst_per_drate\[0\].decoder_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605615859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder_32 ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_decoder_32\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\"" {  } { { "ip_core/ddr/alt_mem_ddrx_ecc_decoder.v" "decoder_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_ecc_decoder.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605615862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder_32_altecc_decoder ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component " "Elaborating entity \"alt_mem_ddrx_ecc_decoder_32_altecc_decoder\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component\"" {  } { { "ip_core/ddr/alt_mem_ddrx_ecc_decoder_32_syn.v" "alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_ecc_decoder_32_syn.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605615864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder_32_decode ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component\|alt_mem_ddrx_ecc_decoder_32_decode:error_bit_decoder " "Elaborating entity \"alt_mem_ddrx_ecc_decoder_32_decode\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component\|alt_mem_ddrx_ecc_decoder_32_decode:error_bit_decoder\"" {  } { { "ip_core/ddr/alt_mem_ddrx_ecc_decoder_32_syn.v" "error_bit_decoder" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_ecc_decoder_32_syn.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605615867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_sideband ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst " "Elaborating entity \"alt_mem_ddrx_sideband\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst\"" {  } { { "ip_core/ddr/alt_mem_ddrx_controller.v" "sideband_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller.v" 2222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605615881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rank_timer ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst " "Elaborating entity \"alt_mem_ddrx_rank_timer\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst\"" {  } { { "ip_core/ddr/alt_mem_ddrx_controller.v" "rank_timer_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller.v" 2294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605615889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_timing_param ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst " "Elaborating entity \"alt_mem_ddrx_timing_param\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst\"" {  } { { "ip_core/ddr/alt_mem_ddrx_controller.v" "timing_param_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_controller.v" 2474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605615897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst " "Elaborating entity \"ddr2_phy\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\"" {  } { { "ddr2_controller_phy.v" "ddr2_phy_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_controller_phy.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605615906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst " "Elaborating entity \"ddr2_phy_alt_mem_phy\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\"" {  } { { "ip_core/ddr/ddr2_phy.v" "ddr2_phy_alt_mem_phy_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605615910 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctl_mem_dqs ddr2_phy_alt_mem_phy.v(462) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(462): object \"ctl_mem_dqs\" assigned a value but never read" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 462 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1481605615913 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_dp_io ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio " "Elaborating entity \"ddr2_phy_alt_mem_phy_dp_io\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\"" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "dpio" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605615915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi " "Elaborating entity \"altddio_in\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\"" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "dqs_group\[0\].dq\[0\].dqi" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 2803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605615936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi " "Elaborated megafunction instantiation \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\"" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 2803 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1481605615937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi " "Instantiated megafunction \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605615937 ""}  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 2803 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1481605615937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_9gd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_9gd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_9gd " "Found entity 1: ddio_in_9gd" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605615992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605615992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_9gd ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated " "Elaborating entity \"ddio_in_9gd\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altddio_in.tdf" 84 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605615993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_read_dp ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp " "Elaborating entity \"ddr2_phy_alt_mem_phy_read_dp\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\"" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "rdp" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605616097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\"" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "full_rate_ram_gen.altsyncram_component" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 3256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605616105 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component " "Elaborated megafunction instantiation \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\"" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 3256 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1481605616107 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component " "Instantiated megafunction \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616107 ""}  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 3256 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1481605616107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_reh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_reh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_reh1 " "Found entity 1: altsyncram_reh1" {  } { { "db/altsyncram_reh1.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altsyncram_reh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605616175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605616175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_reh1 ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\|altsyncram_reh1:auto_generated " "Elaborating entity \"altsyncram_reh1\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\|altsyncram_reh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605616176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_write_dp_fr ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp " "Elaborating entity \"ddr2_phy_alt_mem_phy_write_dp_fr\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp\"" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "full_rate_wdp_gen.wdp" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605616184 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ddr2_phy_alt_mem_phy.v(3585) " "Verilog HDL assignment warning at ddr2_phy_alt_mem_phy.v(3585): truncated value with size 2 to match size of target (1)" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 3585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1481605616185 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_addr_cmd ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc " "Elaborating entity \"ddr2_phy_alt_mem_phy_addr_cmd\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\"" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "full_rate_adc_gen.adc" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605616188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_ac ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct " "Elaborating entity \"ddr2_phy_alt_mem_phy_ac\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\"" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "addr\[0\].addr_struct" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 2360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605616191 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_r ddr2_phy_alt_mem_phy.v(1818) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1818): object \"ac_h_r\" assigned a value but never read" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 1818 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1481605616192 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_r ddr2_phy_alt_mem_phy.v(1819) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1819): object \"ac_l_r\" assigned a value but never read" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 1819 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1481605616192 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_2r ddr2_phy_alt_mem_phy.v(1820) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1820): object \"ac_h_2r\" assigned a value but never read" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 1820 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1481605616192 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_2r ddr2_phy_alt_mem_phy.v(1821) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1821): object \"ac_l_2r\" assigned a value but never read" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 1821 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1481605616192 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime ddr2_phy_alt_mem_phy.v(1828) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1828): object \"ac_2x_retime\" assigned a value but never read" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 1828 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1481605616192 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime_r ddr2_phy_alt_mem_phy.v(1829) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1829): object \"ac_2x_retime_r\" assigned a value but never read" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 1829 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1481605616192 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin " "Elaborating entity \"altddio_out\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "full_rate.addr_pin" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 2115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605616212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin " "Elaborated megafunction instantiation \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 2115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1481605616213 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin " "Instantiated megafunction \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high ON " "Parameter \"power_up_high\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616213 ""}  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 2115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1481605616213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_nhd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_nhd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_nhd " "Found entity 1: ddio_out_nhd" {  } { { "db/ddio_out_nhd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_out_nhd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605616267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605616267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_nhd ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\|ddio_out_nhd:auto_generated " "Elaborating entity \"ddio_out_nhd\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\|ddio_out_nhd:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605616269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_ac ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct " "Elaborating entity \"ddr2_phy_alt_mem_phy_ac\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\"" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "ba\[0\].ba_struct" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 2391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605616381 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_r ddr2_phy_alt_mem_phy.v(1818) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1818): object \"ac_h_r\" assigned a value but never read" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 1818 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1481605616383 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_r ddr2_phy_alt_mem_phy.v(1819) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1819): object \"ac_l_r\" assigned a value but never read" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 1819 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1481605616383 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_2r ddr2_phy_alt_mem_phy.v(1820) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1820): object \"ac_h_2r\" assigned a value but never read" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 1820 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1481605616383 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_2r ddr2_phy_alt_mem_phy.v(1821) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1821): object \"ac_l_2r\" assigned a value but never read" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 1821 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1481605616383 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime ddr2_phy_alt_mem_phy.v(1828) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1828): object \"ac_2x_retime\" assigned a value but never read" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 1828 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1481605616383 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime_r ddr2_phy_alt_mem_phy.v(1829) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1829): object \"ac_2x_retime_r\" assigned a value but never read" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 1829 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1481605616383 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin " "Elaborating entity \"altddio_out\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "full_rate.addr_pin" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 2142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605616389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin " "Elaborated megafunction instantiation \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 2142 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1481605616390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin " "Instantiated megafunction \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616390 ""}  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 2142 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1481605616390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_akd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_akd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_akd " "Found entity 1: ddio_out_akd" {  } { { "db/ddio_out_akd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_out_akd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605616444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605616444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_akd ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\|ddio_out_akd:auto_generated " "Elaborating entity \"ddio_out_akd\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\|ddio_out_akd:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605616445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_seq_wrapper ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper " "Elaborating entity \"ddr2_phy_alt_mem_phy_seq_wrapper\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\"" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "seq_wrapper" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605616536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_seq ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst " "Elaborating entity \"ddr2_phy_alt_mem_phy_seq\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\"" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq_wrapper.v" "seq_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq_wrapper.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605616539 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "static_rst_offset ddr2_phy_alt_mem_phy_seq.vhd(14100) " "VHDL Process Statement warning at ddr2_phy_alt_mem_phy_seq.vhd(14100): inferring latch(es) for signal or variable \"static_rst_offset\", which holds its previous value in one or more paths through the process" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 14100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1481605616544 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "phs_shft_busy_1r ddr2_phy_alt_mem_phy_seq.vhd(14100) " "VHDL Process Statement warning at ddr2_phy_alt_mem_phy_seq.vhd(14100): inferring latch(es) for signal or variable \"phs_shft_busy_1r\", which holds its previous value in one or more paths through the process" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 14100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1481605616544 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_admin ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_admin:admin " "Elaborating entity \"ddr2_phy_alt_mem_phy_admin\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_admin:admin\"" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "admin" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 13079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605616546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_dgrb ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_dgrb:dgrb " "Elaborating entity \"ddr2_phy_alt_mem_phy_dgrb\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_dgrb:dgrb\"" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "dgrb" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 13375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605616556 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sig_iram_wds_req ddr2_phy_alt_mem_phy_seq.vhd(9404) " "VHDL Process Statement warning at ddr2_phy_alt_mem_phy_seq.vhd(9404): inferring latch(es) for signal or variable \"sig_iram_wds_req\", which holds its previous value in one or more paths through the process" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 9404 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1481605616568 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_dgwb ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_dgwb:dgwb " "Elaborating entity \"ddr2_phy_alt_mem_phy_dgwb\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_dgwb:dgwb\"" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "dgwb" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 13437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605616571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_ctrl ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_ctrl:ctrl " "Elaborating entity \"ddr2_phy_alt_mem_phy_ctrl\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_ctrl:ctrl\"" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "ctrl" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 13475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605616578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_rdata_valid ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe " "Elaborating entity \"ddr2_phy_alt_mem_phy_rdata_valid\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\"" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "rdv_pipe" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605616588 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdv_pipe_ip_beat2_r ddr2_phy_alt_mem_phy.v(3772) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(3772): object \"rdv_pipe_ip_beat2_r\" assigned a value but never read" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 3772 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1481605616589 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\"" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "altsyncram_component" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 3963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605616597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\"" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 3963 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1481605616599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component " "Instantiated megafunction \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616599 ""}  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 3963 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1481605616599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_boi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_boi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_boi1 " "Found entity 1: altsyncram_boi1" {  } { { "db/altsyncram_boi1.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altsyncram_boi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605616658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605616658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_boi1 ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\|altsyncram_boi1:auto_generated " "Elaborating entity \"altsyncram_boi1\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\|altsyncram_boi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605616660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_clk_reset ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk " "Elaborating entity \"ddr2_phy_alt_mem_phy_clk_reset\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\"" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "clk" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605616664 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "global_reset_ams_n ddr2_phy_alt_mem_phy.v(1222) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1222): object \"global_reset_ams_n\" assigned a value but never read" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 1222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1481605616666 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "global_reset_ams_n_r ddr2_phy_alt_mem_phy.v(1223) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1223): object \"global_reset_ams_n_r\" assigned a value but never read" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 1223 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1481605616666 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_pll ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll " "Elaborating entity \"ddr2_phy_alt_mem_phy_pll\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\"" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "pll" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 1536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605616667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\"" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy_pll.v" "altpll_component" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_pll.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605616684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\"" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy_pll.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_pll.v" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1481605616690 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component " "Instantiated megafunction \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1000 " "Parameter \"clk0_divide_by\" = \"1000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1667 " "Parameter \"clk0_multiply_by\" = \"1667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 500 " "Parameter \"clk1_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1667 " "Parameter \"clk1_multiply_by\" = \"1667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 500 " "Parameter \"clk2_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1667 " "Parameter \"clk2_multiply_by\" = \"1667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -1500 " "Parameter \"clk2_phase_shift\" = \"-1500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 500 " "Parameter \"clk3_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1667 " "Parameter \"clk3_multiply_by\" = \"1667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 500 " "Parameter \"clk4_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 1667 " "Parameter \"clk4_multiply_by\" = \"1667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK1 " "Parameter \"compensate_clock\" = \"CLK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_USED " "Parameter \"port_phasecounterselect\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_USED " "Parameter \"port_phasedone\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_USED " "Parameter \"port_phasestep\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_USED " "Parameter \"port_phaseupdown\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_USED " "Parameter \"port_scanclk\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_frequency_control MANUAL_PHASE " "Parameter \"vco_frequency_control\" = \"MANUAL_PHASE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_phase_shift_step 107 " "Parameter \"vco_phase_shift_step\" = \"107\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_phasecounterselect 3 " "Parameter \"width_phasecounterselect\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605616691 ""}  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy_pll.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_pll.v" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1481605616691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_2il3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_2il3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_2il3 " "Found entity 1: altpll_2il3" {  } { { "db/altpll_2il3.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altpll_2il3.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605616755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605616755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_2il3 ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated " "Elaborating entity \"altpll_2il3\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605616756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dyn_phase_le_4ho.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_4ho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dyn_phase_le_4ho " "Found entity 1: altpll_dyn_phase_le_4ho" {  } { { "db/altpll_dyn_phase_le_4ho.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altpll_dyn_phase_le_4ho.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605616766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605616766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dyn_phase_le_4ho ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2 " "Elaborating entity \"altpll_dyn_phase_le_4ho\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2\"" {  } { { "db/altpll_2il3.tdf" "altpll_dyn_phase_le2" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altpll_2il3.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605616767 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "datad " "Variable or input pin \"datad\" is defined but never used." {  } { { "db/altpll_dyn_phase_le_4ho.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altpll_dyn_phase_le_4ho.tdf" 33 2 0 } } { "db/altpll_2il3.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altpll_2il3.tdf" 52 2 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "ip_core/ddr/ddr2_phy_alt_mem_phy_pll.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_pll.v" 134 0 0 } } { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 1536 0 0 } } { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 987 0 0 } } { "ip_core/ddr/ddr2_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy.v" 206 0 0 } } { "ddr2_controller_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_controller_phy.v" 381 0 0 } } { "ip_core/ddr/ddr2.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2.v" 209 0 0 } } { "rtl/ddr_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ddr_ctrl.v" 132 0 0 } } { "rtl/ddr_2fifo_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ddr_2fifo_top.v" 102 0 0 } } { "rtl/ov5640_ddr_vga.v" "" { Text "rtl/ov5640_ddr_vga.v" 243 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "" 0 -1 1481605616768 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dyn_phase_le_5ho.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_5ho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dyn_phase_le_5ho " "Found entity 1: altpll_dyn_phase_le_5ho" {  } { { "db/altpll_dyn_phase_le_5ho.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altpll_dyn_phase_le_5ho.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605616778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605616778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dyn_phase_le_5ho ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4 " "Elaborating entity \"altpll_dyn_phase_le_5ho\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4\"" {  } { { "db/altpll_2il3.tdf" "altpll_dyn_phase_le4" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altpll_2il3.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605616780 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "datad " "Variable or input pin \"datad\" is defined but never used." {  } { { "db/altpll_dyn_phase_le_5ho.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altpll_dyn_phase_le_5ho.tdf" 33 2 0 } } { "db/altpll_2il3.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altpll_2il3.tdf" 53 2 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "ip_core/ddr/ddr2_phy_alt_mem_phy_pll.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_pll.v" 134 0 0 } } { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 1536 0 0 } } { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 987 0 0 } } { "ip_core/ddr/ddr2_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy.v" 206 0 0 } } { "ddr2_controller_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_controller_phy.v" 381 0 0 } } { "ip_core/ddr/ddr2.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2.v" 209 0 0 } } { "rtl/ddr_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ddr_ctrl.v" 132 0 0 } } { "rtl/ddr_2fifo_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ddr_2fifo_top.v" 102 0 0 } } { "rtl/ov5640_ddr_vga.v" "" { Text "rtl/ov5640_ddr_vga.v" 243 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "" 0 -1 1481605616781 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dyn_phase_le_6ho.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_6ho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dyn_phase_le_6ho " "Found entity 1: altpll_dyn_phase_le_6ho" {  } { { "db/altpll_dyn_phase_le_6ho.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altpll_dyn_phase_le_6ho.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605616790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605616790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dyn_phase_le_6ho ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5 " "Elaborating entity \"altpll_dyn_phase_le_6ho\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5\"" {  } { { "db/altpll_2il3.tdf" "altpll_dyn_phase_le5" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altpll_2il3.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605616792 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "datad " "Variable or input pin \"datad\" is defined but never used." {  } { { "db/altpll_dyn_phase_le_6ho.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altpll_dyn_phase_le_6ho.tdf" 33 2 0 } } { "db/altpll_2il3.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altpll_2il3.tdf" 54 2 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "ip_core/ddr/ddr2_phy_alt_mem_phy_pll.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_pll.v" 134 0 0 } } { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 1536 0 0 } } { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 987 0 0 } } { "ip_core/ddr/ddr2_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy.v" 206 0 0 } } { "ddr2_controller_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_controller_phy.v" 381 0 0 } } { "ip_core/ddr/ddr2.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2.v" 209 0 0 } } { "rtl/ddr_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ddr_ctrl.v" 132 0 0 } } { "rtl/ddr_2fifo_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ddr_2fifo_top.v" 102 0 0 } } { "rtl/ov5640_ddr_vga.v" "" { Text "rtl/ov5640_ddr_vga.v" 243 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "" 0 -1 1481605616792 "|ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_22e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_22e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_22e " "Found entity 1: cntr_22e" {  } { { "db/cntr_22e.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/cntr_22e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605616849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605616849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_22e ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|cntr_22e:phasestep_counter " "Elaborating entity \"cntr_22e\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|cntr_22e:phasestep_counter\"" {  } { { "db/altpll_2il3.tdf" "phasestep_counter" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altpll_2il3.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605616850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605616906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605616906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ogc ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|cntr_22e:phasestep_counter\|cmpr_ogc:cmpr12 " "Elaborating entity \"cmpr_ogc\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|cntr_22e:phasestep_counter\|cmpr_ogc:cmpr12\"" {  } { { "db/cntr_22e.tdf" "cmpr12" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/cntr_22e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605616909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8ge.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8ge.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8ge " "Found entity 1: cntr_8ge" {  } { { "db/cntr_8ge.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/cntr_8ge.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605616967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605616967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8ge ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|cntr_8ge:pll_internal_phasestep " "Elaborating entity \"cntr_8ge\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|cntr_8ge:pll_internal_phasestep\"" {  } { { "db/altpll_2il3.tdf" "pll_internal_phasestep" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altpll_2il3.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605616968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pgc " "Found entity 1: cmpr_pgc" {  } { { "db/cmpr_pgc.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/cmpr_pgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605617022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605617022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_pgc ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|cntr_8ge:pll_internal_phasestep\|cmpr_pgc:cmpr14 " "Elaborating entity \"cmpr_pgc\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|cntr_8ge:pll_internal_phasestep\|cmpr_pgc:cmpr14\"" {  } { { "db/cntr_8ge.tdf" "cmpr14" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/cntr_8ge.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605617025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_bidir ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p " "Elaborating entity \"altddio_bidir\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\"" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "DDR_CLK_OUT\[0\].ddr_clk_out_p" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 1611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605617051 ""}
{ "Warning" "WTDFX_ASSERTION" "oe input port is not connected " "Assertion warning: oe input port is not connected" {  } { { "altddio_bidir.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altddio_bidir.tdf" 227 2 0 } } { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 1611 0 0 } } { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 987 0 0 } } { "ip_core/ddr/ddr2_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy.v" 206 0 0 } } { "ddr2_controller_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_controller_phy.v" 381 0 0 } } { "ip_core/ddr/ddr2.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2.v" 209 0 0 } } { "rtl/ddr_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ddr_ctrl.v" 132 0 0 } } { "rtl/ddr_2fifo_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ddr_2fifo_top.v" 102 0 0 } } { "rtl/ov5640_ddr_vga.v" "" { Text "rtl/ov5640_ddr_vga.v" 243 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "" 0 -1 1481605617052 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p " "Elaborated megafunction instantiation \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\"" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 1611 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1481605617053 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p " "Instantiated megafunction \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605617053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_input_in_lcell UNUSED " "Parameter \"implement_input_in_lcell\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605617053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605617053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605617053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_bidir " "Parameter \"lpm_type\" = \"altddio_bidir\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605617053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605617053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605617053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605617053 ""}  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 1611 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1481605617053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_bidir_n5h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_bidir_n5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_bidir_n5h " "Found entity 1: ddio_bidir_n5h" {  } { { "db/ddio_bidir_n5h.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_bidir_n5h.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605617106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605617106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_bidir_n5h ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated " "Elaborating entity \"ddio_bidir_n5h\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated\"" {  } { { "altddio_bidir.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altddio_bidir.tdf" 115 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605617108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_bidir ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n " "Elaborating entity \"altddio_bidir\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\"" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "DDR_CLK_OUT\[0\].ddr_clk_out_n" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 1642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605617119 ""}
{ "Warning" "WTDFX_ASSERTION" "oe input port is not connected " "Assertion warning: oe input port is not connected" {  } { { "altddio_bidir.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altddio_bidir.tdf" 227 2 0 } } { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 1642 0 0 } } { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 987 0 0 } } { "ip_core/ddr/ddr2_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy.v" 206 0 0 } } { "ddr2_controller_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_controller_phy.v" 381 0 0 } } { "ip_core/ddr/ddr2.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2.v" 209 0 0 } } { "rtl/ddr_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ddr_ctrl.v" 132 0 0 } } { "rtl/ddr_2fifo_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ddr_2fifo_top.v" 102 0 0 } } { "rtl/ov5640_ddr_vga.v" "" { Text "rtl/ov5640_ddr_vga.v" 243 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "" 0 -1 1481605617120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n " "Elaborated megafunction instantiation \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\"" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 1642 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1481605617121 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n " "Instantiated megafunction \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605617121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_input_in_lcell UNUSED " "Parameter \"implement_input_in_lcell\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605617121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605617121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605617121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_bidir " "Parameter \"lpm_type\" = \"altddio_bidir\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605617121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605617121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605617121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605617121 ""}  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 1642 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1481605617121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_bidir_ref.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_bidir_ref.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_bidir_ref " "Found entity 1: ddio_bidir_ref" {  } { { "db/ddio_bidir_ref.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_bidir_ref.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605617174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605617174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_bidir_ref ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\|ddio_bidir_ref:auto_generated " "Elaborating entity \"ddio_bidir_ref\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\|ddio_bidir_ref:auto_generated\"" {  } { { "altddio_bidir.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altddio_bidir.tdf" 115 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605617176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_reset_pipe ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe " "Elaborating entity \"ddr2_phy_alt_mem_phy_reset_pipe\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe\"" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "reset_rdp_phy_clk_pipe" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 1707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605617180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_reset_pipe ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_reset_pipe:mem_clk_pipe " "Elaborating entity \"ddr2_phy_alt_mem_phy_reset_pipe\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_reset_pipe:mem_clk_pipe\"" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "mem_clk_pipe" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 1741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605617186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_mimic ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_mimic:mmc " "Elaborating entity \"ddr2_phy_alt_mem_phy_mimic\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_mimic:mmc\"" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "mmc" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 1001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605617194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ctrl ddr_2fifo_top:ddr_2fifo_top_inst\|dcfifo_ctrl:ch0_dcfifo_ctrl " "Elaborating entity \"dcfifo_ctrl\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|dcfifo_ctrl:ch0_dcfifo_ctrl\"" {  } { { "rtl/ddr_2fifo_top.v" "ch0_dcfifo_ctrl" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ddr_2fifo_top.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605617197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrfifo ddr_2fifo_top:ddr_2fifo_top_inst\|dcfifo_ctrl:ch0_dcfifo_ctrl\|wrfifo:u_wrfifo " "Elaborating entity \"wrfifo\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|dcfifo_ctrl:ch0_dcfifo_ctrl\|wrfifo:u_wrfifo\"" {  } { { "rtl/dcfifo_ctrl.v" "u_wrfifo" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/dcfifo_ctrl.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605617201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo ddr_2fifo_top:ddr_2fifo_top_inst\|dcfifo_ctrl:ch0_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|dcfifo_ctrl:ch0_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "ip_core/fifo/wrfifo.v" "dcfifo_component" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/fifo/wrfifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605617269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_2fifo_top:ddr_2fifo_top_inst\|dcfifo_ctrl:ch0_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"ddr_2fifo_top:ddr_2fifo_top_inst\|dcfifo_ctrl:ch0_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "ip_core/fifo/wrfifo.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/fifo/wrfifo.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1481605617270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_2fifo_top:ddr_2fifo_top_inst\|dcfifo_ctrl:ch0_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"ddr_2fifo_top:ddr_2fifo_top_inst\|dcfifo_ctrl:ch0_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605617271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605617271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605617271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605617271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605617271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605617271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605617271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605617271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605617271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605617271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605617271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605617271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481605617271 ""}  } { { "ip_core/fifo/wrfifo.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/fifo/wrfifo.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1481605617271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_2bk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_2bk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_2bk1 " "Found entity 1: dcfifo_2bk1" {  } { { "db/dcfifo_2bk1.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/dcfifo_2bk1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605617328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605617328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_2bk1 ddr_2fifo_top:ddr_2fifo_top_inst\|dcfifo_ctrl:ch0_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_2bk1:auto_generated " "Elaborating entity \"dcfifo_2bk1\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|dcfifo_ctrl:ch0_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_2bk1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605617330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/a_gray2bin_6ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605617340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605617340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib ddr_2fifo_top:ddr_2fifo_top_inst\|dcfifo_ctrl:ch0_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_2bk1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|dcfifo_ctrl:ch0_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_2bk1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_2bk1.tdf" "rdptr_g_gray2bin" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/dcfifo_2bk1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605617342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_577.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_577 " "Found entity 1: a_graycounter_577" {  } { { "db/a_graycounter_577.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/a_graycounter_577.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605617400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605617400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_577 ddr_2fifo_top:ddr_2fifo_top_inst\|dcfifo_ctrl:ch0_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_2bk1:auto_generated\|a_graycounter_577:rdptr_g1p " "Elaborating entity \"a_graycounter_577\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|dcfifo_ctrl:ch0_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_2bk1:auto_generated\|a_graycounter_577:rdptr_g1p\"" {  } { { "db/dcfifo_2bk1.tdf" "rdptr_g1p" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/dcfifo_2bk1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605617401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/a_graycounter_1lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605617456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605617456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc ddr_2fifo_top:ddr_2fifo_top_inst\|dcfifo_ctrl:ch0_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_2bk1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|dcfifo_ctrl:ch0_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_2bk1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_2bk1.tdf" "wrptr_g1p" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/dcfifo_2bk1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605617458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qj31 " "Found entity 1: altsyncram_qj31" {  } { { "db/altsyncram_qj31.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altsyncram_qj31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605617527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605617527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qj31 ddr_2fifo_top:ddr_2fifo_top_inst\|dcfifo_ctrl:ch0_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_2bk1:auto_generated\|altsyncram_qj31:fifo_ram " "Elaborating entity \"altsyncram_qj31\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|dcfifo_ctrl:ch0_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_2bk1:auto_generated\|altsyncram_qj31:fifo_ram\"" {  } { { "db/dcfifo_2bk1.tdf" "fifo_ram" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/dcfifo_2bk1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605617529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605617539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605617539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 ddr_2fifo_top:ddr_2fifo_top_inst\|dcfifo_ctrl:ch0_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_2bk1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|dcfifo_ctrl:ch0_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_2bk1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_2bk1.tdf" "rs_brp" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/dcfifo_2bk1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605617540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_qld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_qld " "Found entity 1: alt_synch_pipe_qld" {  } { { "db/alt_synch_pipe_qld.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/alt_synch_pipe_qld.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605617551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605617551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_qld ddr_2fifo_top:ddr_2fifo_top_inst\|dcfifo_ctrl:ch0_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_2bk1:auto_generated\|alt_synch_pipe_qld:rs_dgwp " "Elaborating entity \"alt_synch_pipe_qld\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|dcfifo_ctrl:ch0_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_2bk1:auto_generated\|alt_synch_pipe_qld:rs_dgwp\"" {  } { { "db/dcfifo_2bk1.tdf" "rs_dgwp" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/dcfifo_2bk1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605617552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605617561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605617561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 ddr_2fifo_top:ddr_2fifo_top_inst\|dcfifo_ctrl:ch0_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_2bk1:auto_generated\|alt_synch_pipe_qld:rs_dgwp\|dffpipe_pe9:dffpipe13 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|dcfifo_ctrl:ch0_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_2bk1:auto_generated\|alt_synch_pipe_qld:rs_dgwp\|dffpipe_pe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_qld.tdf" "dffpipe13" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/alt_synch_pipe_qld.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605617563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_rld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_rld " "Found entity 1: alt_synch_pipe_rld" {  } { { "db/alt_synch_pipe_rld.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/alt_synch_pipe_rld.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605617575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605617575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_rld ddr_2fifo_top:ddr_2fifo_top_inst\|dcfifo_ctrl:ch0_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_2bk1:auto_generated\|alt_synch_pipe_rld:ws_dgrp " "Elaborating entity \"alt_synch_pipe_rld\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|dcfifo_ctrl:ch0_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_2bk1:auto_generated\|alt_synch_pipe_rld:ws_dgrp\"" {  } { { "db/dcfifo_2bk1.tdf" "ws_dgrp" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/dcfifo_2bk1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605617577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605617587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605617587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 ddr_2fifo_top:ddr_2fifo_top_inst\|dcfifo_ctrl:ch0_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_2bk1:auto_generated\|alt_synch_pipe_rld:ws_dgrp\|dffpipe_qe9:dffpipe16 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|dcfifo_ctrl:ch0_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_2bk1:auto_generated\|alt_synch_pipe_rld:ws_dgrp\|dffpipe_qe9:dffpipe16\"" {  } { { "db/alt_synch_pipe_rld.tdf" "dffpipe16" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/alt_synch_pipe_rld.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605617589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n76 " "Found entity 1: cmpr_n76" {  } { { "db/cmpr_n76.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/cmpr_n76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481605617644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481605617644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n76 ddr_2fifo_top:ddr_2fifo_top_inst\|dcfifo_ctrl:ch0_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_2bk1:auto_generated\|cmpr_n76:rdempty_eq_comp " "Elaborating entity \"cmpr_n76\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|dcfifo_ctrl:ch0_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_2bk1:auto_generated\|cmpr_n76:rdempty_eq_comp\"" {  } { { "db/dcfifo_2bk1.tdf" "rdempty_eq_comp" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/dcfifo_2bk1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605617645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdfifo ddr_2fifo_top:ddr_2fifo_top_inst\|dcfifo_ctrl:ch0_dcfifo_ctrl\|rdfifo:u_rdfifo " "Elaborating entity \"rdfifo\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|dcfifo_ctrl:ch0_dcfifo_ctrl\|rdfifo:u_rdfifo\"" {  } { { "rtl/dcfifo_ctrl.v" "u_rdfifo" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/dcfifo_ctrl.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605617651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bank_switch ddr_2fifo_top:ddr_2fifo_top_inst\|bank_switch:bank_switch_inst " "Elaborating entity \"bank_switch\" for hierarchy \"ddr_2fifo_top:ddr_2fifo_top_inst\|bank_switch:bank_switch_inst\"" {  } { { "rtl/ddr_2fifo_top.v" "bank_switch_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ddr_2fifo_top.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481605617867 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "wrusedw u_rdfifo 10 9 " "Port \"wrusedw\" on the entity instantiation of \"u_rdfifo\" is connected to a signal of width 10. The formal width of the signal in the module is 9.  The extra bits will be left dangling without any fan-out logic." {  } { { "rtl/dcfifo_ctrl.v" "u_rdfifo" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/dcfifo_ctrl.v" 242 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "" 0 -1 1481605618879 "|ov5640_pip|ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:ch0_dcfifo_ctrl|rdfifo:u_rdfifo"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "rdusedw u_wrfifo 10 9 " "Port \"rdusedw\" on the entity instantiation of \"u_wrfifo\" is connected to a signal of width 10. The formal width of the signal in the module is 9.  The extra bits will be left dangling without any fan-out logic." {  } { { "rtl/dcfifo_ctrl.v" "u_wrfifo" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/dcfifo_ctrl.v" 225 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "" 0 -1 1481605618881 "|ov5640_pip|ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:ch0_dcfifo_ctrl|wrfifo:u_wrfifo"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q decoder_inst 33 32 " "Port \"q\" on the entity instantiation of \"decoder_inst\" is connected to a signal of width 33. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "ip_core/ddr/alt_mem_ddrx_ecc_decoder.v" "decoder_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_ecc_decoder.v" 320 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "" 0 -1 1481605618941 "|ov5640_pip|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q decoder_inst 33 32 " "Port \"q\" on the entity instantiation of \"decoder_inst\" is connected to a signal of width 33. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "ip_core/ddr/alt_mem_ddrx_ecc_decoder.v" "decoder_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_ecc_decoder.v" 320 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "" 0 -1 1481605618943 "|ov5640_pip|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "itf_cmd_id controller_inst 1 8 " "Port \"itf_cmd_id\" on the entity instantiation of \"controller_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "ip_core/ddr/ddr2_alt_mem_ddrx_controller_top.v" "controller_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_alt_mem_ddrx_controller_top.v" 720 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "" 0 -1 1481605619026 "|ov5640_pip|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "itf_rd_data_error controller_inst 2 1 " "Port \"itf_rd_data_error\" on the entity instantiation of \"controller_inst\" is connected to a signal of width 2. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "ip_core/ddr/ddr2_alt_mem_ddrx_controller_top.v" "controller_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_alt_mem_ddrx_controller_top.v" 720 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "" 0 -1 1481605619026 "|ov5640_pip|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "itf_cmd_id mm_st_converter_inst 1 8 " "Port \"itf_cmd_id\" on the entity instantiation of \"mm_st_converter_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "ip_core/ddr/ddr2_alt_mem_ddrx_controller_top.v" "mm_st_converter_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_alt_mem_ddrx_controller_top.v" 543 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "" 0 -1 1481605619030 "|ov5640_pip|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "itf_rd_data_error mm_st_converter_inst 2 1 " "Port \"itf_rd_data_error\" on the entity instantiation of \"mm_st_converter_inst\" is connected to a signal of width 2. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "ip_core/ddr/ddr2_alt_mem_ddrx_controller_top.v" "mm_st_converter_inst" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_alt_mem_ddrx_controller_top.v" 543 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1481605619031 "|ov5640_pip|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|itf_rd_data_error\[1\] " "Net \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|itf_rd_data_error\[1\]\" is missing source, defaulting to GND" {  } { { "ip_core/ddr/ddr2_alt_mem_ddrx_controller_top.v" "itf_rd_data_error\[1\]" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_alt_mem_ddrx_controller_top.v" 487 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1481605619036 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1481605619036 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|local_address\[24\] " "Net \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|local_address\[24\]\" is missing source, defaulting to GND" {  } { { "rtl/ddr_ctrl.v" "local_address\[24\]" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ddr_ctrl.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1481605619069 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|wr_burst_addr\[24\] " "Net \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|wr_burst_addr\[24\]\" is missing source, defaulting to GND" {  } { { "rtl/ddr_ctrl.v" "wr_burst_addr\[24\]" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ddr_ctrl.v" 111 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1481605619069 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|rd_burst_addr\[24\] " "Net \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|rd_burst_addr\[24\]\" is missing source, defaulting to GND" {  } { { "rtl/ddr_ctrl.v" "rd_burst_addr\[24\]" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ddr_ctrl.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1481605619069 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1481605619069 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1481605636165 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/ov5640/i2c_com.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640/i2c_com.v" 20 -1 0 } } { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 5383 -1 0 } } { "ip_core/ddr/alt_mem_ddrx_addr_cmd.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_addr_cmd.v" 182 -1 0 } } { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 13702 -1 0 } } { "ip_core/ddr/alt_mem_ddrx_addr_cmd.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_addr_cmd.v" 284 -1 0 } } { "ip_core/ddr/alt_mem_ddrx_addr_cmd.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_addr_cmd.v" 181 -1 0 } } { "ip_core/ddr/alt_mem_ddrx_addr_cmd.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_addr_cmd.v" 183 -1 0 } } { "rtl/ov5640/i2c_com.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640/i2c_com.v" 19 -1 0 } } { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 11165 -1 0 } } { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 5917 -1 0 } } { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 10552 -1 0 } } { "db/a_graycounter_577.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/a_graycounter_577.tdf" 32 2 0 } } { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 12783 -1 0 } } { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 8508 -1 0 } } { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 5506 -1 0 } } { "ip_core/ddr/alt_mem_ddrx_list.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_list.v" 124 -1 0 } } { "ip_core/ddr/alt_mem_ddrx_sideband.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_sideband.v" 1072 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/a_graycounter_1lc.tdf" 32 2 0 } } { "db/a_graycounter_577.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/a_graycounter_577.tdf" 45 2 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/a_graycounter_1lc.tdf" 45 2 0 } } { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 3048 -1 0 } } { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 8344 -1 0 } } { "ip_core/ddr/alt_mem_ddrx_sideband.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_sideband.v" 1473 -1 0 } } { "ip_core/ddr/alt_mem_ddrx_rank_timer.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/alt_mem_ddrx_rank_timer.v" 2606 -1 0 } } { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 8394 -1 0 } } { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 8379 -1 0 } } { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 3898 -1 0 } } { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 8339 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1481605636825 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1481605636826 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated\|tri_buf1a\[0\] " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated\|tri_buf1a\[0\]\"" {  } { { "db/ddio_bidir_n5h.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_bidir_n5h.tdf" 51 11 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1481605643724 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\|ddio_bidir_ref:auto_generated\|tri_buf1a\[0\] " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\|ddio_bidir_ref:auto_generated\|tri_buf1a\[0\]\"" {  } { { "db/ddio_bidir_ref.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_bidir_ref.tdf" 45 11 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1481605643724 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1 1481605643724 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mem_addr\[13\] GND " "Pin \"mem_addr\[13\]\" is stuck at GND" {  } { { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1481605643725 "|ov5640_pip|mem_addr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_addr\[14\] GND " "Pin \"mem_addr\[14\]\" is stuck at GND" {  } { { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1481605643725 "|ov5640_pip|mem_addr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1481605643725 "|ov5640_pip|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1481605643725 "|ov5640_pip|led[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1481605643725 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1481605644952 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "899 " "899 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1481605656624 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2\|combout " "Logic cell \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2\|combout\"" {  } { { "db/altpll_dyn_phase_le_4ho.tdf" "le_comb8" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altpll_dyn_phase_le_4ho.tdf" 36 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1481605656683 ""} { "Info" "ISCL_SCL_CELL_NAME" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4\|combout " "Logic cell \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4\|combout\"" {  } { { "db/altpll_dyn_phase_le_5ho.tdf" "le_comb9" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altpll_dyn_phase_le_5ho.tdf" 36 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1481605656683 ""} { "Info" "ISCL_SCL_CELL_NAME" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5\|combout " "Logic cell \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5\|combout\"" {  } { { "db/altpll_dyn_phase_le_6ho.tdf" "le_comb10" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altpll_dyn_phase_le_6ho.tdf" 36 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1481605656683 ""} { "Info" "ISCL_SCL_CELL_NAME" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|remap_decoy_le3a\[0\] " "Logic cell \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|remap_decoy_le3a\[0\]\"" {  } { { "db/altpll_2il3.tdf" "remap_decoy_le3a\[0\]" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altpll_2il3.tdf" 59 18 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1481605656683 ""} { "Info" "ISCL_SCL_CELL_NAME" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|remap_decoy_le3a\[1\] " "Logic cell \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|remap_decoy_le3a\[1\]\"" {  } { { "db/altpll_2il3.tdf" "remap_decoy_le3a\[1\]" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altpll_2il3.tdf" 59 18 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1481605656683 ""} { "Info" "ISCL_SCL_CELL_NAME" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|remap_decoy_le3a\[2\] " "Logic cell \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|remap_decoy_le3a\[2\]\"" {  } { { "db/altpll_2il3.tdf" "remap_decoy_le3a\[2\]" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altpll_2il3.tdf" 59 18 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1481605656683 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "" 0 -1 1481605656683 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Project/AN5642/verilog/AX515/ov5640_pip/output_files/ov5640_pip.map.smsg " "Generated suppressed messages file E:/Project/AN5642/verilog/AX515/ov5640_pip/output_files/ov5640_pip.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1481605657101 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 0 2 0 6 " "Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 6 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1481605658054 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1481605658054 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/altpll_2il3.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altpll_2il3.tdf" 42 2 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ip_core/ddr/ddr2_phy_alt_mem_phy_pll.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_pll.v" 134 0 0 } } { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 1536 0 0 } } { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 987 0 0 } } { "ip_core/ddr/ddr2_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy.v" 206 0 0 } } { "ddr2_controller_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_controller_phy.v" 381 0 0 } } { "ip_core/ddr/ddr2.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2.v" 209 0 0 } } { "rtl/ddr_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ddr_ctrl.v" 287 0 0 } } { "rtl/ddr_2fifo_top.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ddr_2fifo_top.v" 138 0 0 } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 235 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "" 0 -1 1481605658483 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key1 " "No output dependent on input pin \"key1\"" {  } { { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1481605659070 "|ov5640_pip|key1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1481605659070 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8836 " "Implemented 8836 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1481605659071 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1481605659071 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "22 " "Implemented 22 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1481605659071 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8450 " "Implemented 8450 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1481605659071 ""} { "Info" "ICUT_CUT_TM_RAMS" "239 " "Implemented 239 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1481605659071 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1481605659071 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1481605659071 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 97 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 97 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "673 " "Peak virtual memory: 673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1481605659240 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 13 13:07:39 2016 " "Processing ended: Tue Dec 13 13:07:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1481605659240 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1481605659240 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1481605659240 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1481605659240 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1481605660357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1481605660358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 13:07:40 2016 " "Processing started: Tue Dec 13 13:07:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1481605660358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1481605660358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ov5640_pip -c ov5640_pip " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ov5640_pip -c ov5640_pip" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1481605660358 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1481605660548 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ov5640_pip EP4CE15F23C8 " "Selected device EP4CE15F23C8 for design \"ov5640_pip\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1481605660638 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1481605660689 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1481605660689 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[1\] 10 3 0 0 " "Implementing clock multiplication of 10, clock division of 3, and phase shift of 0 degrees (0 ps) for ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[1\] port" {  } { { "db/altpll_2il3.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altpll_2il3.tdf" 42 2 0 } } { "" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 864 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1481605660734 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[2\] 10 3 -90 -1500 " "Implementing clock multiplication of 10, clock division of 3, and phase shift of -90 degrees (-1500 ps) for ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[2\] port" {  } { { "db/altpll_2il3.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altpll_2il3.tdf" 42 2 0 } } { "" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 865 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1481605660734 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[3\] 10 3 0 0 " "Implementing clock multiplication of 10, clock division of 3, and phase shift of 0 degrees (0 ps) for ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[3\] port" {  } { { "db/altpll_2il3.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altpll_2il3.tdf" 42 2 0 } } { "" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 866 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1481605660734 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[4\] 10 3 0 0 " "Implementing clock multiplication of 10, clock division of 3, and phase shift of 0 degrees (0 ps) for ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[4\] port" {  } { { "db/altpll_2il3.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altpll_2il3.tdf" 42 2 0 } } { "" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 867 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1481605660734 ""}  } { { "db/altpll_2il3.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altpll_2il3.tdf" 42 2 0 } } { "" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 863 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1481605660734 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system_ctrl:u_system_ctrl\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"system_ctrl:u_system_ctrl\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 229 477 0 0 " "Implementing clock multiplication of 229, clock division of 477, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 6273 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1481605660736 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 229 144 0 0 " "Implementing clock multiplication of 229, clock division of 144, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 6274 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1481605660736 ""}  } { { "db/pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 6273 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1481605660736 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1481605661034 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1481605661317 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1481605661317 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1481605661317 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1481605661317 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1481605661317 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1481605661317 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "" 0 -1 1481605661332 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1481605661334 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1481605661363 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "system_ctrl:u_system_ctrl\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 " "The input ports of the PLL system_ctrl:u_system_ctrl\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and the PLL ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "system_ctrl:u_system_ctrl\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 ARESET " "PLL system_ctrl:u_system_ctrl\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "db/pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/pll_altpll.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 6273 8288 9036 0} { 0 { 0 ""} 0 863 8288 9036 0}  }  } } { "db/altpll_2il3.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altpll_2il3.tdf" 62 2 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1 1481605662516 ""} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "system_ctrl:u_system_ctrl\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 PHASEUPDOWN " "PLL system_ctrl:u_system_ctrl\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 have different input signals for input port PHASEUPDOWN" {  } { { "db/pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/pll_altpll.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 6273 8288 9036 0} { 0 { 0 ""} 0 863 8288 9036 0}  }  } } { "db/altpll_2il3.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altpll_2il3.tdf" 62 2 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1 1481605662516 ""} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "system_ctrl:u_system_ctrl\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 PHASESTEP " "PLL system_ctrl:u_system_ctrl\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 have different input signals for input port PHASESTEP" {  } { { "db/pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/pll_altpll.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 6273 8288 9036 0} { 0 { 0 ""} 0 863 8288 9036 0}  }  } } { "db/altpll_2il3.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altpll_2il3.tdf" 62 2 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1 1481605662516 ""} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "system_ctrl:u_system_ctrl\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 SCANCLK " "PLL system_ctrl:u_system_ctrl\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 have different input signals for input port SCANCLK" {  } { { "db/pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/pll_altpll.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 6273 8288 9036 0} { 0 { 0 ""} 0 863 8288 9036 0}  }  } } { "db/altpll_2il3.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altpll_2il3.tdf" 62 2 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1 1481605662516 ""} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "system_ctrl:u_system_ctrl\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 PHASECOUNTERSELECT " "PLL system_ctrl:u_system_ctrl\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 have different input signals for input port PHASECOUNTERSELECT" {  } { { "db/pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/pll_altpll.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 6273 8288 9036 0} { 0 { 0 ""} 0 863 8288 9036 0}  }  } } { "db/altpll_2il3.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altpll_2il3.tdf" 62 2 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1 1481605662516 ""} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "system_ctrl:u_system_ctrl\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 PHASECOUNTERSELECT " "PLL system_ctrl:u_system_ctrl\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 have different input signals for input port PHASECOUNTERSELECT" {  } { { "db/pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/pll_altpll.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 6273 8288 9036 0} { 0 { 0 ""} 0 863 8288 9036 0}  }  } } { "db/altpll_2il3.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altpll_2il3.tdf" 62 2 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1 1481605662516 ""} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "system_ctrl:u_system_ctrl\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 PHASECOUNTERSELECT " "PLL system_ctrl:u_system_ctrl\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 have different input signals for input port PHASECOUNTERSELECT" {  } { { "db/pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/pll_altpll.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 6273 8288 9036 0} { 0 { 0 ""} 0 863 8288 9036 0}  }  } } { "db/altpll_2il3.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altpll_2il3.tdf" 62 2 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1 1481605662516 ""}  } { { "db/pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/pll_altpll.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 6273 8288 9036 0} { 0 { 0 ""} 0 863 8288 9036 0}  }  } } { "db/altpll_2il3.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altpll_2il3.tdf" 62 2 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "" 0 -1 1481605662516 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "system_ctrl:u_system_ctrl\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 0 Pin_T21 " "PLL \"system_ctrl:u_system_ctrl\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_T21\"" {  } { { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 79 0 0 } } { "db/pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/pll_altpll.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 6273 8288 9036 0}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "" 0 -1 1481605662575 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altpll_2il3 " "Entity altpll_2il3" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *phasedone_state*  " "set_false_path -from ** -to *phasedone_state* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1481605663730 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *internal_phasestep*  " "set_false_path -from ** -to *internal_phasestep* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1481605663730 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1481605663730 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_2bk1 " "Entity dcfifo_2bk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1481605663730 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1481605663730 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1481605663730 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1481605663730 ""}
{ "Info" "ISTA_SDC_FOUND" "ip_core/ddr/ddr2_example_top.sdc " "Reading SDC File: 'ip_core/ddr/ddr2_example_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1481605663850 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_example_top.sdc 1 pnf port " "Ignored filter at ddr2_example_top.sdc(1): pnf could not be matched with a port" {  } { { "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_example_top.sdc" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_example_top.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1481605663851 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_example_top.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_example_top.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf\"\] " "set_false_path -from * -to \[get_ports \"pnf\"\]" {  } { { "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_example_top.sdc" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_example_top.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1481605663856 ""}  } { { "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_example_top.sdc" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_example_top.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1481605663856 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_example_top.sdc 2 test_complete port " "Ignored filter at ddr2_example_top.sdc(2): test_complete could not be matched with a port" {  } { { "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_example_top.sdc" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_example_top.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1481605663856 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_example_top.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_example_top.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"test_complete\"\] " "set_false_path -from * -to \[get_ports \"test_complete\"\]" {  } { { "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_example_top.sdc" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_example_top.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1481605663862 ""}  } { { "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_example_top.sdc" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_example_top.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1481605663862 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_example_top.sdc 3 pnf_per_byte\[*\] port " "Ignored filter at ddr2_example_top.sdc(3): pnf_per_byte\[*\] could not be matched with a port" {  } { { "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_example_top.sdc" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_example_top.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1481605663862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_example_top.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_example_top.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\] " "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\]" {  } { { "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_example_top.sdc" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_example_top.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1481605663868 ""}  } { { "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_example_top.sdc" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_example_top.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1481605663868 ""}
{ "Info" "ISTA_SDC_FOUND" "ip_core/ddr/ddr2_phy_ddr_timing.sdc " "Reading SDC File: 'ip_core/ddr/ddr2_phy_ddr_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1481605663868 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1481605664021 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -phase -90.00 -duty_cycle 50.00 -name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -phase -90.00 -duty_cycle 50.00 -name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1481605664021 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1481605664021 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1481605664021 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 477 -multiply_by 229 -duty_cycle 50.00 -name \{u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 477 -multiply_by 229 -duty_cycle 50.00 -name \{u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1481605664021 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 144 -multiply_by 229 -duty_cycle 50.00 -name \{u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 144 -multiply_by 229 -duty_cycle 50.00 -name \{u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1481605664021 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1481605664021 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "" 0 -1 1481605664022 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmos1_pclk " "Node: cmos1_pclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1481605665090 "|ov5640_pip|cmos1_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmos2_pclk " "Node: cmos2_pclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1481605665090 "|ov5640_pip|cmos2_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reg_config:reg_config_inst1\|clock_20k " "Node: reg_config:reg_config_inst1\|clock_20k was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1481605665090 "|ov5640_pip|reg_config:reg_config_inst1|clock_20k"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reg_config:reg_config_inst2\|clock_20k " "Node: reg_config:reg_config_inst2\|clock_20k was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1481605665090 "|ov5640_pip|reg_config:reg_config_inst2|clock_20k"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1481605665110 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1481605665110 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1481605665110 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1481605665375 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "" 0 -1 1481605665375 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605665390 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.130 " "Hold clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605665390 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605665390 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.130 " "Hold clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605665390 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605665390 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.130 " "Hold clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605665390 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605665390 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.130 " "Hold clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605665390 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605665390 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.130 " "Hold clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605665390 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605665390 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.130 " "Hold clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605665390 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605665390 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.130 " "Hold clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605665390 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605665390 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.130 " "Hold clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605665390 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "" 0 -1 1481605665390 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1481605665392 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 53 clocks " "Found 53 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " "  12.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_rise " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_rise" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_rise " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_rise" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1 " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2 " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3 " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4 " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5 " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6 " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7 " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8 " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9 " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10 " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11 " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12 " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13 " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14 " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15 " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16 " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17 " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18 " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19 " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20 " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21 " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22 " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23 " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24 " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25 " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26 " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27 " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28 " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29 " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30 " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31 " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32 " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_mem_clk\[0\]_mimic_launch_clock " "   6.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_mem_clk\[0\]_mimic_launch_clock" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.659 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  41.659 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.576 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  12.576 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1481605665394 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN T21 (CLK6, DIFFCLK_3p)) " "Automatically promoted node clk~input (placed in PIN T21 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1481605666127 ""}  } { { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 9 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 20621 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1481605666127 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[1\] (placed in counter C3 of PLL_2) " "Automatically promoted node ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[1\] (placed in counter C3 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1481605666128 ""}  } { { "db/altpll_2il3.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altpll_2il3.tdf" 62 2 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 863 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1481605666128 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[2\] (placed in counter C2 of PLL_2) " "Automatically promoted node ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[2\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1481605666128 ""}  } { { "db/altpll_2il3.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altpll_2il3.tdf" 62 2 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 863 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1481605666128 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[3\] (placed in counter C0 of PLL_2) " "Automatically promoted node ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[3\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1481605666128 ""}  } { { "db/altpll_2il3.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altpll_2il3.tdf" 62 2 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 863 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1481605666128 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[4\] (placed in counter C1 of PLL_2) " "Automatically promoted node ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[4\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1481605666128 ""}  } { { "db/altpll_2il3.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/altpll_2il3.tdf" 62 2 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 863 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1481605666128 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node system_ctrl:u_system_ctrl\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1481605666128 ""}  } { { "db/pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/pll_altpll.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 6273 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1481605666128 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node system_ctrl:u_system_ctrl\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1481605666128 ""}  } { { "db/pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/pll_altpll.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 6273 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1481605666128 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reg_config:reg_config_inst1\|clock_20k  " "Automatically promoted node reg_config:reg_config_inst1\|clock_20k " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1481605666128 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_config:reg_config_inst1\|i2c_com:u1\|i2c_sclk " "Destination node reg_config:reg_config_inst1\|i2c_com:u1\|i2c_sclk" {  } { { "rtl/ov5640/i2c_com.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640/i2c_com.v" 16 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_config:reg_config_inst1|i2c_com:u1|i2c_sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 6162 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1481605666128 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_config:reg_config_inst1\|clock_20k~0 " "Destination node reg_config:reg_config_inst1\|clock_20k~0" {  } { { "rtl/ov5640/reg_config.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640/reg_config.v" 9 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_config:reg_config_inst1|clock_20k~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 15955 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1481605666128 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1481605666128 ""}  } { { "rtl/ov5640/reg_config.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640/reg_config.v" 9 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_config:reg_config_inst1|clock_20k } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 6220 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1481605666128 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reg_config:reg_config_inst2\|clock_20k  " "Automatically promoted node reg_config:reg_config_inst2\|clock_20k " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1481605666129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_config:reg_config_inst2\|i2c_com:u1\|i2c_sclk " "Destination node reg_config:reg_config_inst2\|i2c_com:u1\|i2c_sclk" {  } { { "rtl/ov5640/i2c_com.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640/i2c_com.v" 16 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_config:reg_config_inst2|i2c_com:u1|i2c_sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7728 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1481605666129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_config:reg_config_inst2\|clock_20k~0 " "Destination node reg_config:reg_config_inst2\|clock_20k~0" {  } { { "rtl/ov5640/reg_config.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640/reg_config.v" 9 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_config:reg_config_inst2|clock_20k~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 15956 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1481605666129 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1481605666129 ""}  } { { "rtl/ov5640/reg_config.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640/reg_config.v" 9 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_config:reg_config_inst2|clock_20k } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7741 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1481605666129 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|scan_clk  " "Automatically promoted node ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|scan_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1481605666129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|scan_clk~0 " "Destination node ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|scan_clk~0" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 1219 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|scan_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 9055 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1481605666129 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1481605666129 ""}  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 1219 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|scan_clk" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|scan_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 911 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1481605666129 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|reset_phy_clk_1x_n  " "Automatically promoted node ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|reset_phy_clk_1x_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1481605666129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_dgrb:dgrb\|\\trk_block:mmc_seq_value_r " "Destination node ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_dgrb:dgrb\|\\trk_block:mmc_seq_value_r" {  } { { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:mmc_seq_value_r } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 1655 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1481605666129 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1481605666129 ""}  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 1130 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 928 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1481605666129 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr_2fifo_top:ddr_2fifo_top_inst\|dcfifo_ctrl:ch0_dcfifo_ctrl\|comb~0  " "Automatically promoted node ddr_2fifo_top:ddr_2fifo_top_inst\|dcfifo_ctrl:ch0_dcfifo_ctrl\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1481605666130 ""}  } { { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:ch0_dcfifo_ctrl|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 9210 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1481605666130 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr_2fifo_top:ddr_2fifo_top_inst\|dcfifo_ctrl:ch0_dcfifo_ctrl\|comb~1  " "Automatically promoted node ddr_2fifo_top:ddr_2fifo_top_inst\|dcfifo_ctrl:ch0_dcfifo_ctrl\|comb~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1481605666130 ""}  } { { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:ch0_dcfifo_ctrl|comb~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 14031 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1481605666130 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr_2fifo_top:ddr_2fifo_top_inst\|dcfifo_ctrl:ch1_dcfifo_ctrl\|comb~0  " "Automatically promoted node ddr_2fifo_top:ddr_2fifo_top_inst\|dcfifo_ctrl:ch1_dcfifo_ctrl\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1481605666130 ""}  } { { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:ch1_dcfifo_ctrl|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 14015 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1481605666130 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|phy_internal_reset_n~0  " "Automatically promoted node ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|phy_internal_reset_n~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1481605666130 ""}  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 1197 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|phy_internal_reset_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 9132 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1481605666130 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|seq_mem_clk_disable  " "Automatically promoted node ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|seq_mem_clk_disable " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1481605666130 ""}  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd" 12783 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|seq_mem_clk_disable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 1941 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1481605666130 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|pll_rst  " "Automatically promoted node system_ctrl:u_system_ctrl\|pll_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1481605666130 ""}  } { { "rtl/system_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/system_ctrl.v" 40 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|pll_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 6325 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1481605666130 ""}
{ "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_TOP" "Input " "Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing" { { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X16_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 33 14 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 2213 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X16_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 34 14 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 2214 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X16_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 35 15 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 2215 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[0\].dq_ibuf IOIBUF_X16_Y0_N22 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[0\].dq_ibuf\" is constrained to location IOIBUF_X16_Y0_N22 to improve DDIO timing" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[0\]" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 2356 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[0\] PIN AB8 " "Node \"mem_dq\[0\]\" is constrained to location PIN AB8 to improve DDIO timing" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_dq[0] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[0\]" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 22 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 398 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X11_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 33 14 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7502 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X11_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 34 14 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7504 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X11_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 35 15 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7506 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[1\].dq_ibuf IOIBUF_X11_Y0_N1 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[1\].dq_ibuf\" is constrained to location IOIBUF_X11_Y0_N1 to improve DDIO timing" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[1\]" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 2355 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[1\] PIN Y8 " "Node \"mem_dq\[1\]\" is constrained to location PIN Y8 to improve DDIO timing" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_dq[1] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[1\]" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 22 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 399 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X16_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 33 14 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7496 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X16_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 34 14 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7498 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X16_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 35 15 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7500 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[2\].dq_ibuf IOIBUF_X16_Y0_N8 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[2\].dq_ibuf\" is constrained to location IOIBUF_X16_Y0_N8 to improve DDIO timing" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[2\]" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 2354 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[2\] PIN AA9 " "Node \"mem_dq\[2\]\" is constrained to location PIN AA9 to improve DDIO timing" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_dq[2] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[2\]" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 22 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 400 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X19_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X19_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 33 14 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7490 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X19_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X19_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 34 14 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7492 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X19_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X19_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 35 15 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7494 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[3\].dq_ibuf IOIBUF_X19_Y0_N15 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[3\].dq_ibuf\" is constrained to location IOIBUF_X19_Y0_N15 to improve DDIO timing" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[3\]" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 2353 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[3\] PIN W10 " "Node \"mem_dq\[3\]\" is constrained to location PIN W10 to improve DDIO timing" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_dq[3] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[3\]" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 22 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 401 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X19_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X19_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 33 14 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7484 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X19_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X19_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 34 14 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7486 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X19_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X19_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 35 15 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7488 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[4\].dq_ibuf IOIBUF_X19_Y0_N22 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[4\].dq_ibuf\" is constrained to location IOIBUF_X19_Y0_N22 to improve DDIO timing" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[4\]" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 2352 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[4\] PIN V11 " "Node \"mem_dq\[4\]\" is constrained to location PIN V11 to improve DDIO timing" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_dq[4] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[4\]" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 22 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 402 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X19_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X19_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 33 14 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7478 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X19_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X19_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 34 14 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7480 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X19_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X19_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 35 15 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7482 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[5\].dq_ibuf IOIBUF_X19_Y0_N8 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[5\].dq_ibuf\" is constrained to location IOIBUF_X19_Y0_N8 to improve DDIO timing" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[5\]" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 2351 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[5\] PIN Y10 " "Node \"mem_dq\[5\]\" is constrained to location PIN Y10 to improve DDIO timing" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_dq[5] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[5\]" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 22 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 403 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X11_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 33 14 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7472 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X11_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 34 14 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7474 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X11_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 35 15 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7476 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[6\].dq_ibuf IOIBUF_X11_Y0_N8 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[6\].dq_ibuf\" is constrained to location IOIBUF_X11_Y0_N8 to improve DDIO timing" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[6\]" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 2350 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[6\] PIN AB7 " "Node \"mem_dq\[6\]\" is constrained to location PIN AB7 to improve DDIO timing" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_dq[6] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[6\]" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 22 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 404 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X16_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 33 14 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7466 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X16_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 34 14 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7468 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X16_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 35 15 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7470 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[7\].dq_ibuf IOIBUF_X16_Y0_N29 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[7\].dq_ibuf\" is constrained to location IOIBUF_X16_Y0_N29 to improve DDIO timing" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[7\]" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 2349 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[7\] PIN AA8 " "Node \"mem_dq\[7\]\" is constrained to location PIN AA8 to improve DDIO timing" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_dq[7] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[7\]" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 22 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 405 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X9_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 33 14 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7460 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X9_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 34 14 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7462 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X9_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 35 15 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7464 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[0\].dq_ibuf IOIBUF_X9_Y0_N8 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[0\].dq_ibuf\" is constrained to location IOIBUF_X9_Y0_N8 to improve DDIO timing" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[8\]" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 2348 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[8\] PIN Y7 " "Node \"mem_dq\[8\]\" is constrained to location PIN Y7 to improve DDIO timing" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_dq[8] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[8\]" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 22 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 406 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X9_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 33 14 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7454 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X9_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 34 14 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7456 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X9_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 35 15 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7458 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[1\].dq_ibuf IOIBUF_X9_Y0_N1 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[1\].dq_ibuf\" is constrained to location IOIBUF_X9_Y0_N1 to improve DDIO timing" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[9\]" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 2347 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[9\] PIN U9 " "Node \"mem_dq\[9\]\" is constrained to location PIN U9 to improve DDIO timing" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_dq[9] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[9\]" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 22 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 407 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X11_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 33 14 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7448 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X11_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 34 14 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7450 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X11_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 35 15 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7452 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[2\].dq_ibuf IOIBUF_X11_Y0_N29 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[2\].dq_ibuf\" is constrained to location IOIBUF_X11_Y0_N29 to improve DDIO timing" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[10\]" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 2346 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[10\] PIN V8 " "Node \"mem_dq\[10\]\" is constrained to location PIN V8 to improve DDIO timing" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_dq[10] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[10\]" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 22 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 408 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X7_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X7_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 33 14 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7442 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X7_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X7_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 34 14 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7444 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X7_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X7_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 35 15 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7446 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[3\].dq_ibuf IOIBUF_X7_Y0_N22 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[3\].dq_ibuf\" is constrained to location IOIBUF_X7_Y0_N22 to improve DDIO timing" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[11\]" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 2345 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[11\] PIN W6 " "Node \"mem_dq\[11\]\" is constrained to location PIN W6 to improve DDIO timing" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_dq[11] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[11\]" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 22 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 409 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X9_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 33 14 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7436 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X9_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 34 14 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7438 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X9_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 35 15 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7440 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[4\].dq_ibuf IOIBUF_X9_Y0_N15 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[4\].dq_ibuf\" is constrained to location IOIBUF_X9_Y0_N15 to improve DDIO timing" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[12\]" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 2344 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[12\] PIN W7 " "Node \"mem_dq\[12\]\" is constrained to location PIN W7 to improve DDIO timing" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_dq[12] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[12\]" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 22 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 410 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X11_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 33 14 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7430 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X11_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 34 14 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7432 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X11_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 35 15 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7434 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[5\].dq_ibuf IOIBUF_X11_Y0_N22 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[5\].dq_ibuf\" is constrained to location IOIBUF_X11_Y0_N22 to improve DDIO timing" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[13\]" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 2343 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[13\] PIN W8 " "Node \"mem_dq\[13\]\" is constrained to location PIN W8 to improve DDIO timing" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_dq[13] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[13\]" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 22 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 411 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X5_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X5_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 33 14 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7424 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X5_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X5_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 34 14 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7426 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X5_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X5_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 35 15 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7428 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[6\].dq_ibuf IOIBUF_X5_Y0_N22 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[6\].dq_ibuf\" is constrained to location IOIBUF_X5_Y0_N22 to improve DDIO timing" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[14\]" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 2342 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[14\] PIN Y3 " "Node \"mem_dq\[14\]\" is constrained to location PIN Y3 to improve DDIO timing" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_dq[14] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[14\]" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 22 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 412 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X9_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 33 14 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7418 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X9_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 34 14 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7420 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X9_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_in_9gd.tdf" 35 15 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 7422 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[7\].dq_ibuf IOIBUF_X9_Y0_N29 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[7\].dq_ibuf\" is constrained to location IOIBUF_X9_Y0_N29 to improve DDIO timing" {  } { { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[15\]" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 2341 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[15\] PIN AA5 " "Node \"mem_dq\[15\]\" is constrained to location PIN AA5 to improve DDIO timing" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_dq[15] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[15\]" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 22 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 413 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated\|input_cell_h\[0\] LAB_X28_Y1_N0 " "Node \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X28_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_n5h.tdf" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/db/ddio_bidir_n5h.tdf" 41 14 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_n5h:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 835 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_clk\[0\]~input IOIBUF_X28_Y0_N8 " "Node \"mem_clk\[0\]~input\" is constrained to location IOIBUF_X28_Y0_N8 to improve DDIO timing" {  } { { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 18 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_clk[0]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 20614 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_clk\[0\] PIN AA17 " "Node \"mem_clk\[0\]\" is constrained to location PIN AA17 to improve DDIO timing" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_clk[0] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_clk\[0\]" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 18 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 393 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""}  } {  } 0 176466 "Following DDIO %1!s! nodes are constrained by the Fitter to improve DDIO timing" 0 0 "" 0 -1 1481605666254 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1481605669249 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1481605669264 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1481605669264 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1481605669282 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1481605672089 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1481605672105 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1481605672105 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1481605672122 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1481605675522 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "34 EC " "Packed 34 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1481605678356 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Output Buffer " "Packed 16 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1481605678356 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1481605678356 ""}
{ "Info" "IFCUDA_DQ_PLACEMENT_OP_INFO" "" "altmemphy pin placement was successful" {  } {  } 0 165008 "altmemphy pin placement was successful" 0 0 "" 0 -1 1481605678528 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_clk " "Node \"SD_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1481605678680 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_cs " "Node \"SD_cs\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_cs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1481605678680 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_datain " "Node \"SD_datain\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_datain" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1481605678680 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_dataout " "Node \"SD_dataout\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_dataout" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1481605678680 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1 1481605678680 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1481605678681 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1481605681734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1481605684686 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1481605684753 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1481605697355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:13 " "Fitter placement operations ending: elapsed time is 00:00:13" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1481605697355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1481605700729 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "0.31 " "Router is attempting to preserve 0.31 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "" 0 -1 1481605701614 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X10_Y0 X20_Y9 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X10_Y0 to location X20_Y9" {  } { { "loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X10_Y0 to location X20_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X10_Y0 to location X20_Y9"} 10 0 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1481605709462 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1481605709462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1481605716546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1481605716550 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1481605716550 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1481605716859 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1481605717740 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1481605717807 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1481605719102 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1481605723023 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1481605724180 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "27 Cyclone IV E " "27 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key1 3.3-V LVTTL C17 " "Pin key1 uses I/O standard 3.3-V LVTTL at C17" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { key1 } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key1" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 10 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 454 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1481605724243 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos1_sda 3.3-V LVTTL U21 " "Pin cmos1_sda uses I/O standard 3.3-V LVTTL at U21" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos1_sda } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos1_sda" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 37 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos1_sda } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 462 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1481605724243 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos2_sda 3.3-V LVTTL N18 " "Pin cmos2_sda uses I/O standard 3.3-V LVTTL at N18" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos2_sda } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos2_sda" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 47 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos2_sda } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 468 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1481605724243 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3-V LVTTL B19 " "Pin rst_n uses I/O standard 3.3-V LVTTL at B19" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 11 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 455 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1481605724243 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL T21 " "Pin clk uses I/O standard 3.3-V LVTTL at T21" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 9 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 453 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1481605724243 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos2_pclk 3.3-V LVTTL R17 " "Pin cmos2_pclk uses I/O standard 3.3-V LVTTL at R17" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos2_pclk } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos2_pclk" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 50 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos2_pclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 471 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1481605724243 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos1_pclk 3.3-V LVTTL N1 " "Pin cmos1_pclk uses I/O standard 3.3-V LVTTL at N1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos1_pclk } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos1_pclk" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 40 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos1_pclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 465 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1481605724243 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos2_href 3.3-V LVTTL P17 " "Pin cmos2_href uses I/O standard 3.3-V LVTTL at P17" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos2_href } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos2_href" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 49 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos2_href } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 470 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1481605724243 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos2_vsync 3.3-V LVTTL R18 " "Pin cmos2_vsync uses I/O standard 3.3-V LVTTL at R18" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos2_vsync } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos2_vsync" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 48 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos2_vsync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 469 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1481605724243 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos1_href 3.3-V LVTTL M2 " "Pin cmos1_href uses I/O standard 3.3-V LVTTL at M2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos1_href } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos1_href" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 39 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos1_href } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 464 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1481605724243 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos1_vsync 3.3-V LVTTL M1 " "Pin cmos1_vsync uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos1_vsync } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos1_vsync" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 38 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos1_vsync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 463 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1481605724243 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos1_d\[0\] 3.3-V LVTTL M3 " "Pin cmos1_d\[0\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos1_d[0] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos1_d\[0\]" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos1_d[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 433 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1481605724243 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos2_d\[0\] 3.3-V LVTTL P21 " "Pin cmos2_d\[0\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos2_d[0] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos2_d\[0\]" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 51 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos2_d[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 441 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1481605724243 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos1_d\[1\] 3.3-V LVTTL Y22 " "Pin cmos1_d\[1\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos1_d[1] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos1_d\[1\]" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos1_d[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 434 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1481605724243 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos2_d\[1\] 3.3-V LVTTL R22 " "Pin cmos2_d\[1\] uses I/O standard 3.3-V LVTTL at R22" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos2_d[1] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos2_d\[1\]" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 51 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos2_d[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 442 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1481605724243 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos1_d\[2\] 3.3-V LVTTL Y21 " "Pin cmos1_d\[2\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos1_d[2] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos1_d\[2\]" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos1_d[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 435 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1481605724243 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos2_d\[2\] 3.3-V LVTTL P16 " "Pin cmos2_d\[2\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos2_d[2] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos2_d\[2\]" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 51 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos2_d[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 443 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1481605724243 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos1_d\[3\] 3.3-V LVTTL V21 " "Pin cmos1_d\[3\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos1_d[3] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos1_d\[3\]" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos1_d[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 436 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1481605724243 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos2_d\[3\] 3.3-V LVTTL P15 " "Pin cmos2_d\[3\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos2_d[3] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos2_d\[3\]" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 51 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos2_d[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 444 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1481605724243 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos1_d\[4\] 3.3-V LVTTL W22 " "Pin cmos1_d\[4\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos1_d[4] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos1_d\[4\]" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos1_d[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 437 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1481605724243 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos2_d\[4\] 3.3-V LVTTL N20 " "Pin cmos2_d\[4\] uses I/O standard 3.3-V LVTTL at N20" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos2_d[4] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos2_d\[4\]" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 51 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos2_d[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 445 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1481605724243 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos1_d\[5\] 3.3-V LVTTL M4 " "Pin cmos1_d\[5\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos1_d[5] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos1_d\[5\]" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos1_d[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 438 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1481605724243 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos2_d\[5\] 3.3-V LVTTL P22 " "Pin cmos2_d\[5\] uses I/O standard 3.3-V LVTTL at P22" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos2_d[5] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos2_d\[5\]" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 51 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos2_d[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 446 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1481605724243 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos1_d\[6\] 3.3-V LVTTL U19 " "Pin cmos1_d\[6\] uses I/O standard 3.3-V LVTTL at U19" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos1_d[6] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos1_d\[6\]" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos1_d[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 439 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1481605724243 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos2_d\[6\] 3.3-V LVTTL P20 " "Pin cmos2_d\[6\] uses I/O standard 3.3-V LVTTL at P20" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos2_d[6] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos2_d\[6\]" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 51 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos2_d[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 447 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1481605724243 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos1_d\[7\] 3.3-V LVTTL U20 " "Pin cmos1_d\[7\] uses I/O standard 3.3-V LVTTL at U20" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos1_d[7] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos1_d\[7\]" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos1_d[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 440 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1481605724243 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos2_d\[7\] 3.3-V LVTTL N17 " "Pin cmos2_d\[7\] uses I/O standard 3.3-V LVTTL at N17" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos2_d[7] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos2_d\[7\]" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 51 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos2_d[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 448 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1481605724243 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1 1481605724243 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_clk\[0\] a permanently enabled " "Pin mem_clk\[0\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_clk[0] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_clk\[0\]" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 18 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 393 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1481605724245 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_clk_n\[0\] a permanently enabled " "Pin mem_clk_n\[0\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_clk_n[0] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_clk_n\[0\]" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 19 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_clk_n[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 394 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1481605724245 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1481605724245 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "2 " "Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "mem_addr\[13\] GND " "Pin mem_addr\[13\] has GND driving its datain port" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_addr[13] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_addr\[13\]" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 387 8288 9036 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1 1481605724246 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "mem_addr\[14\] GND " "Pin mem_addr\[14\] has GND driving its datain port" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_addr[14] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_addr\[14\]" } } } } { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/rtl/ov5640_pip.v" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX515/ov5640_pip/" { { 0 { 0 ""} 0 388 8288 9036 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1 1481605724246 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1 1481605724246 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Project/AN5642/verilog/AX515/ov5640_pip/output_files/ov5640_pip.fit.smsg " "Generated suppressed messages file E:/Project/AN5642/verilog/AX515/ov5640_pip/output_files/ov5640_pip.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1481605725225 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "906 " "Peak virtual memory: 906 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1481605727794 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 13 13:08:47 2016 " "Processing ended: Tue Dec 13 13:08:47 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1481605727794 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1481605727794 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:26 " "Total CPU time (on all processors): 00:01:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1481605727794 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1481605727794 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1481605728769 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1481605728770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 13:08:48 2016 " "Processing started: Tue Dec 13 13:08:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1481605728770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1481605728770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ov5640_pip -c ov5640_pip " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ov5640_pip -c ov5640_pip" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1481605728770 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1481605729919 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1481605729945 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "449 " "Peak virtual memory: 449 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1481605730395 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 13 13:08:50 2016 " "Processing ended: Tue Dec 13 13:08:50 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1481605730395 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1481605730395 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1481605730395 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1481605730395 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1481605731041 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1481605731414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1481605731416 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 13:08:51 2016 " "Processing started: Tue Dec 13 13:08:51 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1481605731416 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1481605731416 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ov5640_pip -c ov5640_pip " "Command: quartus_sta ov5640_pip -c ov5640_pip" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1481605731416 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1481605731471 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1481605731831 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1481605731888 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1481605731889 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altpll_2il3 " "Entity altpll_2il3" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *phasedone_state*  " "set_false_path -from ** -to *phasedone_state* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1481605732767 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *internal_phasestep*  " "set_false_path -from ** -to *internal_phasestep* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1481605732767 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1481605732767 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_2bk1 " "Entity dcfifo_2bk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1481605732767 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1481605732767 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1481605732767 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1481605732767 ""}
{ "Info" "ISTA_SDC_FOUND" "ip_core/ddr/ddr2_example_top.sdc " "Reading SDC File: 'ip_core/ddr/ddr2_example_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1481605732860 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_example_top.sdc 1 pnf port " "Ignored filter at ddr2_example_top.sdc(1): pnf could not be matched with a port" {  } { { "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_example_top.sdc" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_example_top.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1481605732861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_example_top.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_example_top.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf\"\] " "set_false_path -from * -to \[get_ports \"pnf\"\]" {  } { { "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_example_top.sdc" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_example_top.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1481605732861 ""}  } { { "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_example_top.sdc" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_example_top.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1481605732861 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_example_top.sdc 2 test_complete port " "Ignored filter at ddr2_example_top.sdc(2): test_complete could not be matched with a port" {  } { { "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_example_top.sdc" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_example_top.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1481605732862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_example_top.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_example_top.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"test_complete\"\] " "set_false_path -from * -to \[get_ports \"test_complete\"\]" {  } { { "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_example_top.sdc" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_example_top.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1481605732862 ""}  } { { "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_example_top.sdc" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_example_top.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1481605732862 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_example_top.sdc 3 pnf_per_byte\[*\] port " "Ignored filter at ddr2_example_top.sdc(3): pnf_per_byte\[*\] could not be matched with a port" {  } { { "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_example_top.sdc" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_example_top.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1481605732862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_example_top.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_example_top.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\] " "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\]" {  } { { "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_example_top.sdc" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_example_top.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1481605732862 ""}  } { { "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_example_top.sdc" "" { Text "E:/Project/AN5642/verilog/AX515/ov5640_pip/ip_core/ddr/ddr2_example_top.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1481605732862 ""}
{ "Info" "ISTA_SDC_FOUND" "ip_core/ddr/ddr2_phy_ddr_timing.sdc " "Reading SDC File: 'ip_core/ddr/ddr2_phy_ddr_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1481605732867 ""}
{ "Info" "0" "" "Adding SDC requirements for ddr2_phy instance ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst" {  } {  } 0 0 "Adding SDC requirements for ddr2_phy instance ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst" 0 0 "" 0 0 1481605732951 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1481605733030 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -phase -90.00 -duty_cycle 50.00 -name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -phase -90.00 -duty_cycle 50.00 -name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1481605733030 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1481605733030 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1481605733030 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 477 -multiply_by 229 -duty_cycle 50.00 -name \{u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 477 -multiply_by 229 -duty_cycle 50.00 -name \{u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1481605733030 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 144 -multiply_by 229 -duty_cycle 50.00 -name \{u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 144 -multiply_by 229 -duty_cycle 50.00 -name \{u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1481605733030 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1481605733030 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "" 0 -1 1481605733030 ""}
{ "Info" "0" "" "Creating scan clock ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock driven by ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] divided by 2" {  } {  } 0 0 "Creating scan clock ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock driven by ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] divided by 2" 0 0 "" 0 0 1481605733102 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "" 0 0 1481605733252 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmos2_pclk " "Node: cmos2_pclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1481605733284 "|ov5640_pip|cmos2_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmos1_pclk " "Node: cmos1_pclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1481605733284 "|ov5640_pip|cmos1_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reg_config:reg_config_inst1\|clock_20k " "Node: reg_config:reg_config_inst1\|clock_20k was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1481605733284 "|ov5640_pip|reg_config:reg_config_inst1|clock_20k"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reg_config:reg_config_inst2\|clock_20k " "Node: reg_config:reg_config_inst2\|clock_20k was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1481605733284 "|ov5640_pip|reg_config:reg_config_inst2|clock_20k"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1481605733412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1481605733412 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1481605733412 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1481605733605 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "" 0 -1 1481605733606 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605733619 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605733619 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605733619 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605733619 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605733619 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605733619 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605733619 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605733619 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605733619 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605733619 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605733619 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605733619 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605733619 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605733619 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605733619 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605733619 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "" 0 -1 1481605733619 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1481605733622 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1481605733650 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1481605733759 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1481605733759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.957 " "Worst-case setup slack is -3.957" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.957      -310.866 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.957      -310.866 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.522      -929.752 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -2.522      -929.752 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.312        -0.312 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.312        -0.312 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.531         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic  " "    0.531         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.964         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture  " "    0.964         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.068         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    1.068         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.117         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS  " "    1.117         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.205         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.205         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.428         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    1.428         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.477         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS  " "    1.477         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.886         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.886         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.597         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    2.597         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.646         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall  " "    2.646         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.867         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.867         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.499         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    3.499         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.314         0.000 clk  " "   13.314         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1481605733764 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.366 " "Worst-case hold slack is 0.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.366         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.368         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.398         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.434         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454         0.000 clk  " "    0.454         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.456         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.468         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.504         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.504         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.084         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS  " "    1.084         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.131         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    1.131         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.141         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall  " "    1.141         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.188         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    1.188         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.326         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS  " "    1.326         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.373         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    1.373         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.411         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture  " "    1.411         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.644         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic  " "    1.644         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1481605733805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.345 " "Worst-case recovery slack is -6.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.345      -677.210 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -6.345      -677.210 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.518      -225.170 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.518      -225.170 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.421         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.421         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.095         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    3.095         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.362         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    3.362         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.795         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    3.795         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.761         0.000 clk  " "   17.761         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.774         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   37.774         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1481605733823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.146 " "Worst-case removal slack is 1.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.146         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    1.146         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.151         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.151         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.159         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.159         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.187         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    1.187         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.604         0.000 clk  " "    1.604         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.852         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.852         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.545         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.545         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.966         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.966         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1481605733841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.799 " "Worst-case minimum pulse width slack is 1.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.799         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.799         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.799         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.799         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    2.297         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_rise  " "    2.297         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    2.297         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    2.297         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall  " "    2.297         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_rise  " "    2.297         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS  " "    2.297         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS  " "    2.297         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_mem_clk\[0\]_mimic_launch_clock  " "    2.297         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_mem_clk\[0\]_mimic_launch_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.699         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.699         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.702         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.702         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.707         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1  " "    2.707         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.707         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2  " "    2.707         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.707         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4  " "    2.707         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.707         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5  " "    2.707         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.707         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7  " "    2.707         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.707         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8  " "    2.707         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.708         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17  " "    2.708         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.708         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18  " "    2.708         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.708         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19  " "    2.708         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.708         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20  " "    2.708         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.708         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21  " "    2.708         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.708         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22  " "    2.708         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.708         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23  " "    2.708         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.708         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24  " "    2.708         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.708         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3  " "    2.708         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.708         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6  " "    2.708         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.731         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture  " "    2.731         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.731         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic  " "    2.731         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.767         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10  " "    2.767         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.767         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12  " "    2.767         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.767         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13  " "    2.767         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.767         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15  " "    2.767         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.767         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16  " "    2.767         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.767         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9  " "    2.767         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11  " "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14  " "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25  " "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26  " "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27  " "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28  " "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29  " "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30  " "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31  " "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32  " "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.947         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    4.947         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.962         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    5.962         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.764         0.000 clk  " "    9.764         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.525         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   20.525         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605733851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1481605733851 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 60 synchronizer chains. " "Report Metastability: Found 60 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1481605735352 ""}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1481605735352 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 setup paths (100 violated).  Worst case slack is -1.615 " "Report Timing: Found 100 setup paths (100 violated).  Worst case slack is -1.615" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605736110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605736110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605736110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605736110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup)\} " "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605736110 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605736110 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.398 " "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.398" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605736327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605736327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605736327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605736327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold)\} " "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605736327 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605736327 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]. " "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605736505 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.531 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.531" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\[0\]\}\] " "-from \[get_keepers \{mem_clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605736511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\] " "-to \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605736511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605736511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605736511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605736511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup 2)\} " "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup 2)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605736511 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605736511 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]. " "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605736597 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 1.644 " "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 1.644" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\[0\]\}\] " "-from \[get_keepers \{mem_clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605736602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\] " "-to \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605736602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605736602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605736602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605736602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold 2)\} " "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold 2)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605736602 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605736602 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 2.421 " "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 2.421" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] " "-to \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605736700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605736700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605736700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605736700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (recovery)\} " "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605736700 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605736700 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 1.146 " "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 1.146" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] " "-to \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605736921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605736921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605736921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605736921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (removal)\} " "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605736921 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605736921 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_clk\[0\]\} is interpreted as \[get_keepers \{\{mem_clk\[0\]\}\}\]. " "\{mem_clk\[0\]\} is interpreted as \[get_keepers \{\{mem_clk\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605737131 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "* is interpreted as *. " "* is interpreted as *." {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605737132 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.531 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.531" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{\{mem_clk\[0\]\}\}\] " "-from \[get_keepers \{\{mem_clk\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605737137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to * " "-to *" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605737137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605737137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605737137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605737137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Mimic (setup)\} " "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Mimic (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605737137 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605737137 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]. " "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605737291 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 44 setup paths (0 violated).  Worst case slack is 2.597 " "Report Timing: Found 44 setup paths (0 violated).  Worst case slack is 2.597" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\] " "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605737299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605737299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605737299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605737299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (setup)\} " "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605737299 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605737299 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]. " "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605737479 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 44 hold paths (0 violated).  Worst case slack is 1.141 " "Report Timing: Found 44 hold paths (0 violated).  Worst case slack is 1.141" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\] " "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605737487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605737487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605737487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605737487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (hold)\} " "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605737487 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605737487 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.068 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.068" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605737732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605737732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605737732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605737732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (setup)\} " "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605737732 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605737732 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.084 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605737924 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605737924 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605737924 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605737924 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (hold)\} " "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605737924 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605737924 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "" 0 0 1481605738111 ""}
{ "Info" "0" "" "Address Command (Slow 1200mV 85C Model)               \|  2.597  1.141" {  } {  } 0 0 "Address Command (Slow 1200mV 85C Model)               \|  2.597  1.141" 0 0 "" 0 0 1481605738112 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1200mV 85C Model)                     \|  1.068  1.084" {  } {  } 0 0 "DQS vs CK (Slow 1200mV 85C Model)                     \|  1.068  1.084" 0 0 "" 0 0 1481605738112 ""}
{ "Info" "0" "" "Mimic (Slow 1200mV 85C Model)                         \|  0.531       " {  } {  } 0 0 "Mimic (Slow 1200mV 85C Model)                         \|  0.531       " 0 0 "" 0 0 1481605738112 ""}
{ "Warning" "0" "" "Phy (Slow 1200mV 85C Model)                        \| -1.615  0.398" {  } {  } 0 0 "Phy (Slow 1200mV 85C Model)                        \| -1.615  0.398" 0 0 "" 0 0 1481605738112 ""}
{ "Info" "0" "" "Phy Reset (Slow 1200mV 85C Model)                     \|  2.421  1.146" {  } {  } 0 0 "Phy Reset (Slow 1200mV 85C Model)                     \|  2.421  1.146" 0 0 "" 0 0 1481605738112 ""}
{ "Info" "0" "" "Read Capture (Slow 1200mV 85C Model)                  \|  0.040  0.055" {  } {  } 0 0 "Read Capture (Slow 1200mV 85C Model)                  \|  0.040  0.055" 0 0 "" 0 0 1481605738112 ""}
{ "Info" "0" "" "Write (Slow 1200mV 85C Model)                         \|  0.043  0.347" {  } {  } 0 0 "Write (Slow 1200mV 85C Model)                         \|  0.043  0.347" 0 0 "" 0 0 1481605738112 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "" 0 0 1481605738113 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1481605738473 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1481605738529 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1481605739928 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmos2_pclk " "Node: cmos2_pclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1481605740654 "|ov5640_pip|cmos2_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmos1_pclk " "Node: cmos1_pclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1481605740654 "|ov5640_pip|cmos1_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reg_config:reg_config_inst1\|clock_20k " "Node: reg_config:reg_config_inst1\|clock_20k was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1481605740654 "|ov5640_pip|reg_config:reg_config_inst1|clock_20k"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reg_config:reg_config_inst2\|clock_20k " "Node: reg_config:reg_config_inst2\|clock_20k was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1481605740654 "|ov5640_pip|reg_config:reg_config_inst2|clock_20k"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1481605740680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1481605740680 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1481605740680 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1481605740699 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "" 0 -1 1481605740699 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605740712 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605740712 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605740712 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605740712 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605740712 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605740712 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605740712 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605740712 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605740712 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605740712 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605740712 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605740712 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605740712 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605740712 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605740712 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605740712 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "" 0 -1 1481605740712 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1481605740959 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1481605740959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.653 " "Worst-case setup slack is -3.653" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.653      -289.826 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.653      -289.826 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.094      -570.201 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -2.094      -570.201 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.204        -0.204 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.204        -0.204 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.504         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic  " "    0.504         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.924         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture  " "    0.924         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.087         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    1.087         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.144         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS  " "    1.144         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.386         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.386         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.442         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    1.442         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.499         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS  " "    1.499         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.011         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.011         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.752         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    2.752         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.809         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall  " "    2.809         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.144         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    3.144         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.589         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    3.589         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.671         0.000 clk  " "   13.671         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1481605741120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.321 " "Worst-case hold slack is 0.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.321         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.342         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.382         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.384         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404         0.000 clk  " "    0.404         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.404         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.419         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.473         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.066         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall  " "    1.066         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.098         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS  " "    1.098         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.121         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    1.121         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.153         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    1.153         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.346         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS  " "    1.346         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.354         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture  " "    1.354         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.401         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    1.401         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.698         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic  " "    1.698         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1481605741318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.743 " "Worst-case recovery slack is -5.743" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.743      -614.605 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -5.743      -614.605 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.143      -154.091 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.143      -154.091 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.654         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.654         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.369         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    3.369         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.507         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    3.507         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.935         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    3.935         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.918         0.000 clk  " "   17.918         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.947         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   37.947         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1481605741480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.049 " "Worst-case removal slack is 1.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.049         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    1.049         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.053         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.053         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.069         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.069         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.090         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    1.090         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.430         0.000 clk  " "    1.430         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.674         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.674         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.389         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.389         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.640         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.640         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1481605741643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.799 " "Worst-case minimum pulse width slack is 1.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.799         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.799         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.799         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.799         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    2.297         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_rise  " "    2.297         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    2.297         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    2.297         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall  " "    2.297         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_rise  " "    2.297         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS  " "    2.297         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS  " "    2.297         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_mem_clk\[0\]_mimic_launch_clock  " "    2.297         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_mem_clk\[0\]_mimic_launch_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.699         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.699         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.702         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.702         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.704         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1  " "    2.704         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.704         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18  " "    2.704         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.704         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23  " "    2.704         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.704         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3  " "    2.704         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.704         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4  " "    2.704         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.704         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5  " "    2.704         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.704         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6  " "    2.704         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.704         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7  " "    2.704         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.704         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8  " "    2.704         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.705         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17  " "    2.705         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.705         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19  " "    2.705         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.705         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2  " "    2.705         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.705         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20  " "    2.705         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.705         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21  " "    2.705         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.705         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22  " "    2.705         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.705         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24  " "    2.705         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.730         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture  " "    2.730         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.730         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic  " "    2.730         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.750         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11  " "    2.750         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.750         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12  " "    2.750         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.750         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13  " "    2.750         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.750         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14  " "    2.750         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.750         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15  " "    2.750         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.750         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16  " "    2.750         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.750         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26  " "    2.750         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.750         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31  " "    2.750         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.750         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9  " "    2.750         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.751         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10  " "    2.751         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.751         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25  " "    2.751         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.751         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27  " "    2.751         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.751         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28  " "    2.751         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.751         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29  " "    2.751         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.751         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30  " "    2.751         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.751         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32  " "    2.751         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.934         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    4.934         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.940         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    5.940         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.772         0.000 clk  " "    9.772         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.529         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   20.529         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605741806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1481605741806 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 60 synchronizer chains. " "Report Metastability: Found 60 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1481605758688 ""}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1481605758688 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 setup paths (100 violated).  Worst case slack is -1.079 " "Report Timing: Found 100 setup paths (100 violated).  Worst case slack is -1.079" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605760366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605760366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605760366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605760366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup)\} " "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605760366 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605760366 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.382 " "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.382" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605760735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605760735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605760735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605760735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold)\} " "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605760735 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605760735 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]. " "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605761078 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.504 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.504" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\[0\]\}\] " "-from \[get_keepers \{mem_clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605761083 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\] " "-to \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605761083 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605761083 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605761083 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605761083 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup 2)\} " "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup 2)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605761083 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605761083 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]. " "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605761338 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 1.698 " "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 1.698" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\[0\]\}\] " "-from \[get_keepers \{mem_clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605761343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\] " "-to \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605761343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605761343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605761343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605761343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold 2)\} " "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold 2)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605761343 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605761343 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 2.654 " "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 2.654" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] " "-to \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605761601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605761601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605761601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605761601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (recovery)\} " "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605761601 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605761601 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 1.049 " "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 1.049" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] " "-to \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605761980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605761980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605761980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605761980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (removal)\} " "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605761980 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605761980 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_clk\[0\]\} is interpreted as \[get_keepers \{\{mem_clk\[0\]\}\}\]. " "\{mem_clk\[0\]\} is interpreted as \[get_keepers \{\{mem_clk\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605762343 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "* is interpreted as *. " "* is interpreted as *." {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605762343 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.504 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.504" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{\{mem_clk\[0\]\}\}\] " "-from \[get_keepers \{\{mem_clk\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605762348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to * " "-to *" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605762348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605762348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605762348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605762348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Mimic (setup)\} " "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Mimic (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605762348 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605762348 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]. " "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605762632 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 44 setup paths (0 violated).  Worst case slack is 2.752 " "Report Timing: Found 44 setup paths (0 violated).  Worst case slack is 2.752" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\] " "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605762640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605762640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605762640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605762640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (setup)\} " "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605762640 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605762640 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]. " "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605763011 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 44 hold paths (0 violated).  Worst case slack is 1.066 " "Report Timing: Found 44 hold paths (0 violated).  Worst case slack is 1.066" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\] " "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605763019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605763019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605763019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605763019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (hold)\} " "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605763019 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605763019 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.087 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.087" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605763388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605763388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605763388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605763388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (setup)\} " "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605763388 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605763388 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.098 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.098" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605763717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605763717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605763717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605763717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (hold)\} " "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605763717 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605763717 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "" 0 0 1481605764066 ""}
{ "Info" "0" "" "Address Command (Slow 1200mV 0C Model)                \|  2.752  1.066" {  } {  } 0 0 "Address Command (Slow 1200mV 0C Model)                \|  2.752  1.066" 0 0 "" 0 0 1481605764066 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1200mV 0C Model)                      \|  1.087  1.098" {  } {  } 0 0 "DQS vs CK (Slow 1200mV 0C Model)                      \|  1.087  1.098" 0 0 "" 0 0 1481605764067 ""}
{ "Info" "0" "" "Mimic (Slow 1200mV 0C Model)                          \|  0.504       " {  } {  } 0 0 "Mimic (Slow 1200mV 0C Model)                          \|  0.504       " 0 0 "" 0 0 1481605764067 ""}
{ "Warning" "0" "" "Phy (Slow 1200mV 0C Model)                         \| -1.079  0.382" {  } {  } 0 0 "Phy (Slow 1200mV 0C Model)                         \| -1.079  0.382" 0 0 "" 0 0 1481605764067 ""}
{ "Info" "0" "" "Phy Reset (Slow 1200mV 0C Model)                      \|  2.654  1.049" {  } {  } 0 0 "Phy Reset (Slow 1200mV 0C Model)                      \|  2.654  1.049" 0 0 "" 0 0 1481605764067 ""}
{ "Warning" "0" "" "Read Capture (Slow 1200mV 0C Model)                \| -0.004  0.011" {  } {  } 0 0 "Read Capture (Slow 1200mV 0C Model)                \| -0.004  0.011" 0 0 "" 0 0 1481605764067 ""}
{ "Info" "0" "" "Write (Slow 1200mV 0C Model)                          \|  0.063  0.366" {  } {  } 0 0 "Write (Slow 1200mV 0C Model)                          \|  0.063  0.366" 0 0 "" 0 0 1481605764067 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "" 0 0 1481605764068 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1481605764718 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmos2_pclk " "Node: cmos2_pclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1481605765220 "|ov5640_pip|cmos2_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmos1_pclk " "Node: cmos1_pclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1481605765220 "|ov5640_pip|cmos1_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reg_config:reg_config_inst1\|clock_20k " "Node: reg_config:reg_config_inst1\|clock_20k was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1481605765220 "|ov5640_pip|reg_config:reg_config_inst1|clock_20k"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reg_config:reg_config_inst2\|clock_20k " "Node: reg_config:reg_config_inst2\|clock_20k was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1481605765220 "|ov5640_pip|reg_config:reg_config_inst2|clock_20k"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1481605765246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1481605765246 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1481605765246 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1481605765265 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "" 0 -1 1481605765265 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605765278 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605765278 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605765278 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605765278 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605765278 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605765278 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605765278 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605765278 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605765278 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605765278 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605765278 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605765278 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605765278 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605765278 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605765278 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1481605765278 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "" 0 -1 1481605765278 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1481605765312 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1481605765312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.837 " "Worst-case setup slack is -1.837" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605765620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605765620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.837      -143.909 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.837      -143.909 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605765620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.977        -0.977 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.977        -0.977 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605765620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.314         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605765620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.254         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    1.254         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605765620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.278         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS  " "    1.278         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605765620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.509         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic  " "    1.509         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605765620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.553         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    1.553         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605765620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.577         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS  " "    1.577         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605765620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.981         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture  " "    1.981         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605765620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.479         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.479         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605765620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.967         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.967         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605765620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.169         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    3.169         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605765620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.193         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall  " "    3.193         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605765620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.612         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    4.612         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605765620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.932         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    4.932         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605765620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.176         0.000 clk  " "   17.176         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605765620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1481605765620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.024 " "Worst-case hold slack is 0.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605765962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605765962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.024         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605765962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.121         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.121         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605765962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.143         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605765962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.177         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605765962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.187         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605765962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188         0.000 clk  " "    0.188         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605765962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.194         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605765962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.194         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605765962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.735         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture  " "    0.735         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605765962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.783         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic  " "    0.783         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605765962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.959         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall  " "    0.959         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605765962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.983         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    0.983         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605765962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.209         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS  " "    1.209         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605765962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.233         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    1.233         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605765962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.509         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS  " "    1.509         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605765962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.533         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    1.533         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605765962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1481605765962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.920 " "Worst-case recovery slack is -2.920" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.920      -324.458 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -2.920      -324.458 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.948         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.948         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.683         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.683         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.656         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    4.656         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.787         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    4.787         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.017         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    5.017         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.978         0.000 clk  " "   18.978         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.874         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   39.874         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1481605766288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.489 " "Worst-case removal slack is 0.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.489         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.489         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.490         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.490         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.490         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.490         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.503         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.503         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.669         0.000 clk  " "    0.669         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.837         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.837         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.149         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.149         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.255         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.255         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1481605766608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.667 " "Worst-case minimum pulse width slack is 2.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.667         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.667         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.667         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    2.667         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.667         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_rise  " "    2.667         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.667         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    2.667         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.667         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    2.667         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.667         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall  " "    2.667         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.667         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_rise  " "    2.667         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.667         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS  " "    2.667         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.667         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS  " "    2.667         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.667         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_mem_clk\[0\]_mimic_launch_clock  " "    2.667         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_mem_clk\[0\]_mimic_launch_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.749         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.749         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11  " "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12  " "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13  " "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14  " "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15  " "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16  " "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25  " "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26  " "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30  " "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31  " "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32  " "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9  " "    2.768         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.769         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10  " "    2.769         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.769         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27  " "    2.769         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.769         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28  " "    2.769         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.769         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29  " "    2.769         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.778         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture  " "    2.778         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.778         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic  " "    2.778         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.783         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.783         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.785         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.785         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.787         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17  " "    2.787         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.787         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19  " "    2.787         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.787         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2  " "    2.787         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.787         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20  " "    2.787         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.787         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21  " "    2.787         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.787         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22  " "    2.787         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.787         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24  " "    2.787         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.788         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1  " "    2.788         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.788         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18  " "    2.788         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.788         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23  " "    2.788         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.788         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3  " "    2.788         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.788         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4  " "    2.788         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.788         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5  " "    2.788         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.788         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6  " "    2.788         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.788         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7  " "    2.788         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.788         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8  " "    2.788         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.953         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    4.953         0.000 ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.038         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.038         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.274         0.000 clk  " "    9.274         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.613         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   20.613         0.000 u_system_ctrl\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1481605766923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1481605766923 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 60 synchronizer chains. " "Report Metastability: Found 60 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1481605799659 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 60 " "Number of Synchronizer Chains Found: 60" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1481605799659 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1481605799659 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1481605799659 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.499 ns " "Worst Case Available Settling Time: 8.499 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1481605799659 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1481605799659 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1481605799659 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1481605799659 ""}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1481605799659 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 2.479 " "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 2.479" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605801907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605801907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605801907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605801907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup)\} " "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605801907 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605801907 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.143 " "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.143" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605802413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605802413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605802413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605802413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold)\} " "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605802413 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605802413 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]. " "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605802919 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.509 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.509" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\[0\]\}\] " "-from \[get_keepers \{mem_clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605802925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\] " "-to \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605802925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605802925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605802925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605802925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup 2)\} " "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup 2)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605802925 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605802925 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]. " "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605803355 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 0.783 " "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 0.783" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\[0\]\}\] " "-from \[get_keepers \{mem_clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605803361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\] " "-to \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605803361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605803361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605803361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605803361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold 2)\} " "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold 2)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605803361 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605803361 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 3.683 " "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 3.683" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] " "-to \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605803800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605803800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605803800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605803800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (recovery)\} " "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605803800 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605803800 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 0.489 " "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 0.489" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] " "-to \[get_registers \{ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605804338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605804338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605804338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605804338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (removal)\} " "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605804338 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605804338 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_clk\[0\]\} is interpreted as \[get_keepers \{\{mem_clk\[0\]\}\}\]. " "\{mem_clk\[0\]\} is interpreted as \[get_keepers \{\{mem_clk\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605804887 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "* is interpreted as *. " "* is interpreted as *." {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605804887 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.509 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.509" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{\{mem_clk\[0\]\}\}\] " "-from \[get_keepers \{\{mem_clk\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605804893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to * " "-to *" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605804893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605804893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605804893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605804893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Mimic (setup)\} " "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Mimic (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605804893 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605804893 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]. " "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605805355 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 44 setup paths (0 violated).  Worst case slack is 3.169 " "Report Timing: Found 44 setup paths (0 violated).  Worst case slack is 3.169" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\] " "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605805363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605805363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605805363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605805363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (setup)\} " "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605805363 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605805363 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]. " "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605805876 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 44 hold paths (0 violated).  Worst case slack is 0.959 " "Report Timing: Found 44 hold paths (0 violated).  Worst case slack is 0.959" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\] " "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605805884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605805884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605805884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605805884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (hold)\} " "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605805884 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605805884 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.254 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.254" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605806394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605806394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605806394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605806394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (setup)\} " "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605806394 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605806394 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.209 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.209" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605806883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605806883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605806883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605806883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (hold)\} " "-panel_name \{ddr_2fifo_top_inst\|ddr_ctrl_inst\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605806883 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1481605806883 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "" 0 0 1481605807391 ""}
{ "Info" "0" "" "Address Command (Fast 1200mV 0C Model)                \|  3.169  0.959" {  } {  } 0 0 "Address Command (Fast 1200mV 0C Model)                \|  3.169  0.959" 0 0 "" 0 0 1481605807391 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1200mV 0C Model)                      \|  1.254  1.209" {  } {  } 0 0 "DQS vs CK (Fast 1200mV 0C Model)                      \|  1.254  1.209" 0 0 "" 0 0 1481605807391 ""}
{ "Info" "0" "" "Mimic (Fast 1200mV 0C Model)                          \|  1.509       " {  } {  } 0 0 "Mimic (Fast 1200mV 0C Model)                          \|  1.509       " 0 0 "" 0 0 1481605807392 ""}
{ "Info" "0" "" "Phy (Fast 1200mV 0C Model)                            \|  1.509  0.143" {  } {  } 0 0 "Phy (Fast 1200mV 0C Model)                            \|  1.509  0.143" 0 0 "" 0 0 1481605807392 ""}
{ "Info" "0" "" "Phy Reset (Fast 1200mV 0C Model)                      \|  3.683  0.489" {  } {  } 0 0 "Phy Reset (Fast 1200mV 0C Model)                      \|  3.683  0.489" 0 0 "" 0 0 1481605807392 ""}
{ "Info" "0" "" "Read Capture (Fast 1200mV 0C Model)                   \|  0.303  0.308" {  } {  } 0 0 "Read Capture (Fast 1200mV 0C Model)                   \|  0.303  0.308" 0 0 "" 0 0 1481605807392 ""}
{ "Info" "0" "" "Write (Fast 1200mV 0C Model)                          \|  0.207  0.514" {  } {  } 0 0 "Write (Fast 1200mV 0C Model)                          \|  0.207  0.514" 0 0 "" 0 0 1481605807392 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1481605810787 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1481605810789 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "757 " "Peak virtual memory: 757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1481605814667 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 13 13:10:14 2016 " "Processing ended: Tue Dec 13 13:10:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1481605814667 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:23 " "Elapsed time: 00:01:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1481605814667 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1481605814667 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1481605814667 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 152 s " "Quartus II Full Compilation was successful. 0 errors, 152 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1481605818554 ""}
