@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|ROM r_HexEncode_2[6:0] (in view: work.BinaryTo7Seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance1.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance1.r_State is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance2.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance2.r_State is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance3.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance3.r_State is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance4.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\debounceswitch.v":11:5:11:10|User-specified initial value defined for instance Instance4.r_State is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":14:4:14:9|User-specified initial value defined for instance SegInst1.r_HexEncode[6:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":14:4:14:9|User-specified initial value defined for instance SegInst2.r_HexEncode[6:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\simpleprocessor_top.v":131:4:131:9|User-specified initial value defined for instance r_Count[3:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\simpleprocessor_top.v":131:4:131:9|User-specified initial value defined for instance click1 is being ignored. 
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg1.q[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\register.v":9:0:9:5|Sequential instance reg2.q[7] is reduced to a combinational gate by constant propagation.
