
#ifndef __JZSOC_SOC_DEV_H__
#define __JZSOC_SOC_DEV_H__

/*
 * Define the module base addresses
 */

/* AHB0 BUS Devices Base */
#define HARB0_IOBASE	0xb3000000
#define DDRC1_IOBASE	0xb3010000
#define DDRC_IOBASE	0xb3020000
#define X2D_IOBASE	0xb3030000
#define GPU_IOBASE	0xb3040000
#define LCDC0_IOBASE	0xb3050000
#define CIM_IOBASE	0xb3060000
#define COMPRESS_IOBASE	0xb3070000
#define IPU0_IOBASE	0xb3080000
#define GPVLC_IOBASE	0xb3090000
#define LCDC1_IOBASE	0xb30a0000
#define IPU1_IOBASE	0xb30b0000
#define MONITOR_IOBASE	0xb30f0000

/* AHB1 BUS Devices Base */
#define SCH_IOBASE	0xb3200000
#define	VDMA_IOBASE	0xb3210000
#define	EFE_IOBASE	0xb3240000
#define	MCE_IOBASE	0xb3250000
#define	DBLK_IOBASE	0xb3270000
#define	VMAU_IOBASE	0xb3280000
#define	SDE_IOBASE	0xb3290000
#define	AUX_IOBASE	0xb32a0000
#define	TCSM_IOBASE	0xb32c0000
#define	JPGC_IOBASE	0xb32e0000
#define	SRAM_IOBASE	0xb32f0000

/* AHB2 BUS Devices Base */
#define HARB2_IOBASE	0xb3400000
#define NEMC_IOBASE	0xb3410000
#define PDMA_IOBASE	0xb3420000
#define MSC0_IOBASE	0xb3450000
#define MSC1_IOBASE	0xb3460000
#define MSC2_IOBASE	0xb3470000
#define GPS_IOBASE	0xb3480000
#define EHCI_IOBASE	0xb3490000
#define OHCI_IOBASE	0xb34a0000
#define ETHC_IOBASE	0xb34b0000
#define BCH_IOBASE	0xb34d0000
#define TSSI0_IOBASE	0xb34e0000
#define TSSI1_IOBASE	0xb34f0000
#define OTG_IOBASE	0xb3500000


#define	OST_IOBASE	0xb2000000
#define	HDMI_IOBASE	0xb0180000

/* APB BUS Devices Base */
#define	CPM_IOBASE	0xb0000000
#define	INTC_IOBASE	0xb0001000
#define	TCU_IOBASE	0xb0002000
#define	RTC_IOBASE	0xb0003000
#define	GPIO_IOBASE	0xb0010000
#define	AIC0_IOBASE	0xb0020000
#define	AIC1_IOBASE	0xb0021000
#define	UART0_IOBASE	0xb0030000
#define	UART1_IOBASE	0xb0031000
#define	UART2_IOBASE	0xb0032000
#define	UART3_IOBASE	0xb0033000
#define	UART4_IOBASE	0xb0034000
#define	SSC_IOBASE	0xb0040000
#define	SSI0_IOBASE	0xb0043000
#define	SSI1_IOBASE	0xb0044000
#define	I2C0_IOBASE	0xb0050000
#define	I2C1_IOBASE	0xb0051000
#define	I2C2_IOBASE	0xb0052000
#define	I2C3_IOBASE	0xb0053000
#define	I2C4_IOBASE	0xb0054000
#define	KMC_IOBASE	0xb0060000
#define	DES_IOBASE	0xb0061000
#define	SADC_IOBASE	0xb0070000
#define	PCM0_IOBASE	0xb0071000
#define	OWI_IOBASE	0xb0072000
#define	PCM1_IOBASE	0xb0074000
#define	WDT_IOBASE	0xb0002000

/* NAND CHIP Base Address*/
#define NEMC_CS1_IOBASE 0xbb000000
#define NEMC_CS2_IOBASE 0xba000000
#define NEMC_CS3_IOBASE 0xb9000000
#define NEMC_CS4_IOBASE 0xb8000000
#define NEMC_CS5_IOBASE 0xb7000000
#define NEMC_CS6_IOBASE 0xb6000000

#define AUX_IOBASE	0xb32a0000
#endif
