

================================================================
== Vivado HLS Report for 'Loop_l_transp_mid_pr'
================================================================
* Date:           Fri May  1 00:15:28 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     1.956|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1027|  1027|  1027|  1027|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+------+------+----------+-----------+-----------+------+----------+
        |                  |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+------+------+----------+-----------+-----------+------+----------+
        |- l_transp_mid_L  |  1025|  1025|         3|          1|          1|  1024|    yes   |
        +------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     111|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     102|    -|
|Register         |        -|      -|     118|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     118|     213|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln142_1_fu_156_p2             |     +    |      0|  0|  15|           1|           6|
    |add_ln142_fu_136_p2               |     +    |      0|  0|  18|          11|           1|
    |index_fu_186_p2                   |     +    |      0|  0|  17|          10|          10|
    |j_fu_192_p2                       |     +    |      0|  0|  15|           1|           6|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln142_fu_130_p2              |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln144_fu_142_p2              |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |select_ln144_1_fu_162_p3          |  select  |      0|  0|   6|           1|           6|
    |select_ln144_fu_148_p3            |  select  |      0|  0|   6|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 111|          48|          55|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  21|          4|    1|          4|
    |ap_done                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2        |   9|          2|    1|          2|
    |ap_phi_mux_i2_0_phi_fu_110_p4  |   9|          2|    6|         12|
    |ap_phi_mux_j3_0_phi_fu_122_p4  |   9|          2|    6|         12|
    |i2_0_reg_106                   |   9|          2|    6|         12|
    |indvar_flatten_reg_95          |   9|          2|   11|         22|
    |j3_0_reg_118                   |   9|          2|    6|         12|
    |xk_mid_row_fifo_V_blk_n        |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 102|         22|   40|         82|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |i2_0_reg_106                      |   6|   0|    6|          0|
    |icmp_ln142_reg_202                |   1|   0|    1|          0|
    |icmp_ln142_reg_202_pp0_iter1_reg  |   1|   0|    1|          0|
    |index_reg_216                     |  10|   0|   10|          0|
    |indvar_flatten_reg_95             |  11|   0|   11|          0|
    |j3_0_reg_118                      |   6|   0|    6|          0|
    |j_reg_226                         |   6|   0|    6|          0|
    |select_ln144_1_reg_211            |   6|   0|    6|          0|
    |tmp_3_reg_221                     |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 118|   0|  118|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | Loop_l_transp_mid_pr | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | Loop_l_transp_mid_pr | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | Loop_l_transp_mid_pr | return value |
|ap_done                    | out |    1| ap_ctrl_hs | Loop_l_transp_mid_pr | return value |
|ap_continue                |  in |    1| ap_ctrl_hs | Loop_l_transp_mid_pr | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | Loop_l_transp_mid_pr | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | Loop_l_transp_mid_pr | return value |
|xk_mid_row_fifo_V_dout     |  in |   64|   ap_fifo  |   xk_mid_row_fifo_V  |    pointer   |
|xk_mid_row_fifo_V_empty_n  |  in |    1|   ap_fifo  |   xk_mid_row_fifo_V  |    pointer   |
|xk_mid_row_fifo_V_read     | out |    1|   ap_fifo  |   xk_mid_row_fifo_V  |    pointer   |
|arr0_address1              | out |   10|  ap_memory |         arr0         |     array    |
|arr0_ce1                   | out |    1|  ap_memory |         arr0         |     array    |
|arr0_we1                   | out |    1|  ap_memory |         arr0         |     array    |
|arr0_d1                    | out |   64|  ap_memory |         arr0         |     array    |
+---------------------------+-----+-----+------------+----------------------+--------------+

