// Seed: 3393833160
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    output supply0 id_2,
    output supply1 id_3,
    output wor id_4,
    input tri1 id_5,
    output supply1 id_6,
    input tri0 id_7,
    input tri id_8,
    input tri1 id_9,
    input tri0 id_10,
    output uwire id_11,
    input tri1 id_12,
    input tri0 id_13,
    output wire id_14,
    output wire id_15,
    input wand id_16,
    output wand id_17,
    input tri1 id_18,
    input supply0 id_19
);
  id_21(
      .id_0(1 !=? 1), .id_1(id_1)
  );
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    output wand id_2,
    input tri id_3,
    input tri1 id_4
);
  wire id_6;
  wire id_7;
  reg  id_8;
  wire id_9;
  module_0(
      id_1,
      id_3,
      id_1,
      id_1,
      id_2,
      id_3,
      id_2,
      id_0,
      id_3,
      id_0,
      id_4,
      id_1,
      id_0,
      id_4,
      id_1,
      id_1,
      id_3,
      id_2,
      id_4,
      id_4
  );
  wire id_10;
  always @(*) begin
    if (!id_3 + 1) begin
      id_8 <= 1;
    end
  end
endmodule
