initSidebarItems({"mod":[["cr","stream x configuration register"],["fcr","stream x FIFO control register"],["m0ar","stream x memory 0 address register"],["m1ar","stream x memory 1 address register"],["ndtr","stream x number of data register"],["par","stream x peripheral address register"]],"type":[["CR","CR register accessor: an alias for `Reg<CR_SPEC>`"],["FCR","FCR register accessor: an alias for `Reg<FCR_SPEC>`"],["M0AR","M0AR register accessor: an alias for `Reg<M0AR_SPEC>`"],["M1AR","M1AR register accessor: an alias for `Reg<M1AR_SPEC>`"],["NDTR","NDTR register accessor: an alias for `Reg<NDTR_SPEC>`"],["PAR","PAR register accessor: an alias for `Reg<PAR_SPEC>`"]]});