// Seed: 2437211704
module module_0 (
    input uwire id_0,
    input uwire id_1
    , id_7,
    output wire id_2,
    input wor module_0,
    output supply0 id_4,
    input supply0 id_5
);
endmodule
module module_1 #(
    parameter id_18 = 32'd19,
    parameter id_9  = 32'd80
) (
    output tri id_0,
    input supply0 id_1,
    input tri0 id_2,
    input wand id_3,
    output tri id_4,
    output tri1 id_5,
    input uwire id_6,
    output uwire id_7,
    output supply0 id_8,
    input supply1 _id_9,
    output tri id_10,
    output uwire id_11,
    input tri1 id_12
    , _id_18,
    output wor id_13,
    input supply1 id_14,
    output supply1 id_15,
    output uwire id_16
);
  wire [id_9 : id_18] id_19;
  module_0 modCall_1 (
      id_3,
      id_14,
      id_13,
      id_12,
      id_15,
      id_3
  );
endmodule
