/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.10
Build    : 0.8.39
Hash     : 2b62c52
Date     : Oct 11 2023
Type     : Engineering
Log Time   : Wed Oct 11 13:19:04 2023 GMT
#Timing report of worst 96 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 41
# Timing Graph Levels: 82

#Path 1
Startpoint: P[31].Q[0] (dffre at (34,32) clocked by clk)
Endpoint  : out:P[31].outpad[0] (.output at (1,7) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[31].C[0] (dffre at (34,32))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[31].Q[0] (dffre at (34,32)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:646916 side: (TOP,) (34,32))                             0.000     1.048
| (CHANX:1131387 L4 length:4 (34,32)->(31,32))                   0.119     1.167
| (CHANX:1131203 L4 length:4 (31,32)->(28,32))                   0.119     1.286
| (CHANY:1262859 L1 length:1 (27,32)->(27,32))                   0.061     1.347
| (CHANX:1126887 L4 length:4 (27,31)->(24,31))                   0.119     1.466
| (CHANY:1251015 L4 length:4 (23,31)->(23,28))                   0.119     1.585
| (CHANX:1110507 L1 length:1 (23,27)->(23,27))                   0.061     1.646
| (CHANY:1247843 L4 length:4 (22,27)->(22,24))                   0.119     1.765
| (CHANX:1094191 L1 length:1 (22,23)->(22,23))                   0.061     1.826
| (CHANY:1244671 L4 length:4 (21,23)->(21,20))                   0.119     1.945
| (CHANX:1077875 L1 length:1 (21,19)->(21,19))                   0.061     2.006
| (CHANY:1241499 L4 length:4 (20,19)->(20,16))                   0.119     2.124
| (CHANX:1065475 L4 length:4 (20,16)->(17,16))                   0.119     2.243
| (CHANY:1229803 L1 length:1 (16,16)->(16,16))                   0.061     2.304
| (CHANX:1061159 L4 length:4 (16,15)->(13,15))                   0.119     2.423
| (CHANY:1217959 L4 length:4 (12,15)->(12,12))                   0.119     2.542
| (CHANX:1044779 L1 length:1 (12,11)->(12,11))                   0.061     2.603
| (CHANY:1214787 L4 length:4 (11,11)->(11,8))                    0.119     2.722
| (CHANY:1214747 L1 length:1 (11,8)->(11,8))                     0.061     2.783
| (CHANX:1028311 L4 length:4 (11,7)->(8,7))                      0.119     2.902
| (CHANY:1203031 L1 length:1 (7,7)->(7,7))                       0.061     2.963
| (CHANX:1023995 L4 length:4 (7,6)->(4,6))                       0.119     3.082
| (CHANX:1023873 L4 length:4 (5,6)->(2,6))                       0.119     3.201
| (CHANY:1185598 L4 length:4 (1,7)->(1,10))                      0.119     3.320
| (IPIN:258320 side: (RIGHT,) (1,7))                             0.101     3.420
| (intra 'io' routing)                                           0.733     4.153
out:P[31].outpad[0] (.output at (1,7))                          -0.000     4.153
data arrival time                                                          4.153

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.153
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.153


#Path 2
Startpoint: P[30].Q[0] (dffre at (32,30) clocked by clk)
Endpoint  : out:P[30].outpad[0] (.output at (1,7) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[30].C[0] (dffre at (32,30))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[30].Q[0] (dffre at (32,30)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:616873 side: (TOP,) (32,30))                             0.000     1.048
| (CHANX:1123129 L4 length:4 (32,30)->(29,30))                   0.119     1.167
| (CHANY:1265653 L1 length:1 (28,30)->(28,30))                   0.061     1.228
| (CHANX:1118813 L4 length:4 (28,29)->(25,29))                   0.119     1.347
| (CHANX:1118695 L4 length:4 (26,29)->(23,29))                   0.119     1.466
| (CHANY:1247975 L4 length:4 (22,29)->(22,26))                   0.119     1.585
| (CHANY:1247943 L1 length:1 (22,26)->(22,26))                   0.061     1.646
| (CHANX:1102155 L4 length:4 (22,25)->(19,25))                   0.119     1.765
| (CHANY:1236227 L1 length:1 (18,25)->(18,25))                   0.061     1.826
| (CHANX:1097839 L4 length:4 (18,24)->(15,24))                   0.119     1.945
| (CHANY:1224511 L1 length:1 (14,24)->(14,24))                   0.061     2.006
| (CHANX:1093523 L4 length:4 (14,23)->(11,23))                   0.119     2.124
| (CHANY:1212795 L1 length:1 (10,23)->(10,23))                   0.061     2.185
| (CHANX:1089207 L4 length:4 (10,22)->(7,22))                    0.119     2.304
| (CHANY:1203831 L4 length:4 (7,22)->(7,19))                     0.119     2.423
| (CHANX:1072923 L1 length:1 (7,18)->(7,18))                     0.061     2.484
| (CHANY:1200659 L4 length:4 (6,18)->(6,15))                     0.119     2.603
| (CHANY:1200459 L4 length:4 (6,15)->(6,12))                     0.119     2.722
| (CHANX:1048467 L1 length:1 (6,12)->(6,12))                     0.061     2.783
| (CHANY:1197371 L4 length:4 (5,12)->(5,9))                      0.119     2.902
| (CHANX:1040129 L4 length:4 (5,10)->(2,10))                     0.119     3.021
| (CHANX:1040085 L1 length:1 (2,10)->(2,10))                     0.061     3.082
| (CHANY:1185593 L4 length:4 (1,10)->(1,7))                      0.119     3.201
| (CHANY:1185529 L4 length:4 (1,9)->(1,6))                       0.119     3.320
| (IPIN:258334 side: (RIGHT,) (1,7))                             0.101     3.420
| (intra 'io' routing)                                           0.733     4.153
out:P[30].outpad[0] (.output at (1,7))                          -0.000     4.153
data arrival time                                                          4.153

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.153
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.153


#Path 3
Startpoint: P[36].Q[0] (dffre at (34,32) clocked by clk)
Endpoint  : out:P[36].outpad[0] (.output at (1,10) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[36].C[0] (dffre at (34,32))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[36].Q[0] (dffre at (34,32)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:646915 side: (TOP,) (34,32))                             0.000     1.048
| (CHANX:1131369 L4 length:4 (34,32)->(31,32))                   0.119     1.167
| (CHANY:1271621 L1 length:1 (30,32)->(30,32))                   0.061     1.228
| (CHANX:1127053 L4 length:4 (30,31)->(27,31))                   0.119     1.347
| (CHANY:1259905 L1 length:1 (26,31)->(26,31))                   0.061     1.408
| (CHANX:1122737 L4 length:4 (26,30)->(23,30))                   0.119     1.527
| (CHANY:1251109 L1 length:1 (23,30)->(23,30))                   0.061     1.588
| (CHANX:1118477 L4 length:4 (23,29)->(20,29))                   0.119     1.707
| (CHANY:1239393 L1 length:1 (19,29)->(19,29))                   0.061     1.768
| (CHANX:1114161 L4 length:4 (19,28)->(16,28))                   0.119     1.887
| (CHANY:1227677 L1 length:1 (15,28)->(15,28))                   0.061     1.948
| (CHANX:1109845 L4 length:4 (15,27)->(12,27))                   0.119     2.067
| (CHANY:1215961 L1 length:1 (11,27)->(11,27))                   0.061     2.128
| (CHANX:1105529 L4 length:4 (11,26)->(8,26))                    0.119     2.246
| (CHANY:1204245 L1 length:1 (7,26)->(7,26))                     0.061     2.307
| (CHANX:1101213 L4 length:4 (7,25)->(4,25))                     0.119     2.426
| (CHANY:1198215 L4 length:4 (5,25)->(5,22))                     0.119     2.545
| (CHANX:1084971 L1 length:1 (5,21)->(5,21))                     0.061     2.606
| (CHANY:1195043 L4 length:4 (4,21)->(4,18))                     0.119     2.725
| (CHANX:1068655 L1 length:1 (4,17)->(4,17))                     0.061     2.786
| (CHANY:1191871 L4 length:4 (3,17)->(3,14))                     0.119     2.905
| (CHANX:1056399 L1 length:1 (3,14)->(3,14))                     0.061     2.966
| (CHANY:1188767 L4 length:4 (2,14)->(2,11))                     0.119     3.085
| (CHANX:1048205 L1 length:1 (2,12)->(2,12))                     0.061     3.146
| (CHANY:1185729 L4 length:4 (1,12)->(1,9))                      0.119     3.265
| (IPIN:304202 side: (RIGHT,) (1,10))                            0.101     3.365
| (intra 'io' routing)                                           0.733     4.098
out:P[36].outpad[0] (.output at (1,10))                          0.000     4.098
data arrival time                                                          4.098

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.098
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.098


#Path 4
Startpoint: P[33].Q[0] (dffre at (33,29) clocked by clk)
Endpoint  : out:P[33].outpad[0] (.output at (1,8) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[33].C[0] (dffre at (33,29))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[33].Q[0] (dffre at (33,29)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:600918 side: (RIGHT,) (33,29))                           0.000     1.048
| (CHANY:1280157 L1 length:1 (33,29)->(33,29))                   0.061     1.109
| (CHANX:1115061 L4 length:4 (33,28)->(30,28))                   0.119     1.228
| (CHANY:1268441 L1 length:1 (29,28)->(29,28))                   0.061     1.289
| (CHANX:1110745 L4 length:4 (29,27)->(26,27))                   0.119     1.408
| (CHANY:1256725 L1 length:1 (25,27)->(25,27))                   0.061     1.469
| (CHANX:1106429 L4 length:4 (25,26)->(22,26))                   0.119     1.588
| (CHANY:1245009 L1 length:1 (21,26)->(21,26))                   0.061     1.649
| (CHANX:1102113 L4 length:4 (21,25)->(18,25))                   0.119     1.768
| (CHANY:1233293 L1 length:1 (17,25)->(17,25))                   0.061     1.829
| (CHANX:1097797 L4 length:4 (17,24)->(14,24))                   0.119     1.948
| (CHANY:1224513 L1 length:1 (14,24)->(14,24))                   0.061     2.009
| (CHANX:1093521 L4 length:4 (14,23)->(11,23))                   0.119     2.128
| (CHANY:1212797 L1 length:1 (10,23)->(10,23))                   0.061     2.188
| (CHANX:1089205 L4 length:4 (10,22)->(7,22))                    0.119     2.307
| (CHANY:1203825 L4 length:4 (7,22)->(7,19))                     0.119     2.426
| (CHANX:1072929 L1 length:1 (7,18)->(7,18))                     0.061     2.487
| (CHANY:1200653 L4 length:4 (6,18)->(6,15))                     0.119     2.606
| (CHANX:1056613 L1 length:1 (6,14)->(6,14))                     0.061     2.667
| (CHANY:1197481 L4 length:4 (5,14)->(5,11))                     0.119     2.786
| (CHANX:1048395 L1 length:1 (5,12)->(5,12))                     0.061     2.847
| (CHANY:1194467 L4 length:4 (4,12)->(4,9))                      0.119     2.966
| (CHANY:1194427 L1 length:1 (4,9)->(4,9))                       0.061     3.027
| (CHANX:1031879 L4 length:4 (4,8)->(1,8))                       0.119     3.146
| (CHANY:1185463 L4 length:4 (1,8)->(1,5))                       0.119     3.265
| (IPIN:271932 side: (RIGHT,) (1,8))                             0.101     3.365
| (intra 'io' routing)                                           0.733     4.098
out:P[33].outpad[0] (.output at (1,8))                          -0.000     4.098
data arrival time                                                          4.098

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.098
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.098


#Path 5
Startpoint: P[37].Q[0] (dffre at (32,33) clocked by clk)
Endpoint  : out:P[37].outpad[0] (.output at (1,10) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[37].C[0] (dffre at (32,33))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[37].Q[0] (dffre at (32,33)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:662741 side: (TOP,) (32,33))                             0.000     1.048
| (CHANX:1135321 L4 length:4 (32,33)->(29,33))                   0.119     1.167
| (CHANY:1265845 L1 length:1 (28,33)->(28,33))                   0.061     1.228
| (CHANX:1131005 L4 length:4 (28,32)->(25,32))                   0.119     1.347
| (CHANX:1130887 L4 length:4 (26,32)->(23,32))                   0.119     1.466
| (CHANY:1248167 L4 length:4 (22,32)->(22,29))                   0.119     1.585
| (CHANY:1248135 L1 length:1 (22,29)->(22,29))                   0.061     1.646
| (CHANX:1114347 L4 length:4 (22,28)->(19,28))                   0.119     1.765
| (CHANX:1114323 L1 length:1 (19,28)->(19,28))                   0.061     1.826
| (CHANY:1236251 L4 length:4 (18,28)->(18,25))                   0.119     1.945
| (CHANX:1098007 L1 length:1 (18,24)->(18,24))                   0.061     2.006
| (CHANY:1233079 L4 length:4 (17,24)->(17,21))                   0.119     2.124
| (CHANX:1081691 L1 length:1 (17,20)->(17,20))                   0.061     2.185
| (CHANY:1229907 L4 length:4 (16,20)->(16,17))                   0.119     2.304
| (CHANX:1065375 L1 length:1 (16,16)->(16,16))                   0.061     2.365
| (CHANY:1226735 L4 length:4 (15,16)->(15,13))                   0.119     2.484
| (CHANY:1226719 L1 length:1 (15,13)->(15,13))                   0.061     2.545
| (CHANX:1048883 L4 length:4 (15,12)->(12,12))                   0.119     2.664
| (CHANY:1215003 L1 length:1 (11,12)->(11,12))                   0.061     2.725
| (CHANX:1044567 L4 length:4 (11,11)->(8,11))                    0.119     2.844
| (CHANX:1044375 L4 length:4 (8,11)->(5,11))                     0.119     2.963
| (CHANY:1194551 L1 length:1 (4,11)->(4,11))                     0.061     3.024
| (CHANX:1040023 L4 length:4 (4,10)->(1,10))                     0.119     3.143
| (CHANY:1185603 L4 length:4 (1,10)->(1,7))                      0.119     3.262
| (IPIN:304188 side: (RIGHT,) (1,10))                            0.101     3.362
| (intra 'io' routing)                                           0.733     4.095
out:P[37].outpad[0] (.output at (1,10))                         -0.000     4.095
data arrival time                                                          4.095

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.095
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.095


#Path 6
Startpoint: P[28].Q[0] (dffre at (32,30) clocked by clk)
Endpoint  : out:P[28].outpad[0] (.output at (1,6) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[28].C[0] (dffre at (32,30))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[28].Q[0] (dffre at (32,30)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:616874 side: (TOP,) (32,30))                             0.000     1.048
| (CHANX:1123115 L4 length:4 (32,30)->(29,30))                   0.119     1.167
| (CHANY:1265667 L1 length:1 (28,30)->(28,30))                   0.061     1.228
| (CHANX:1118799 L4 length:4 (28,29)->(25,29))                   0.119     1.347
| (CHANY:1253951 L1 length:1 (24,29)->(24,29))                   0.061     1.408
| (CHANX:1114483 L4 length:4 (24,28)->(21,28))                   0.119     1.527
| (CHANY:1242235 L1 length:1 (20,28)->(20,28))                   0.061     1.588
| (CHANX:1110167 L4 length:4 (20,27)->(17,27))                   0.119     1.707
| (CHANY:1230519 L1 length:1 (16,27)->(16,27))                   0.061     1.768
| (CHANX:1105851 L4 length:4 (16,26)->(13,26))                   0.119     1.887
| (CHANY:1218803 L1 length:1 (12,26)->(12,26))                   0.061     1.948
| (CHANX:1101535 L4 length:4 (12,25)->(9,25))                    0.119     2.067
| (CHANX:1101487 L1 length:1 (9,25)->(9,25))                     0.061     2.128
| (CHANY:1206943 L4 length:4 (8,25)->(8,22))                     0.119     2.246
| (CHANX:1085171 L1 length:1 (8,21)->(8,21))                     0.061     2.307
| (CHANY:1203771 L4 length:4 (7,21)->(7,18))                     0.119     2.426
| (CHANX:1068855 L1 length:1 (7,17)->(7,17))                     0.061     2.487
| (CHANY:1200599 L4 length:4 (6,17)->(6,14))                     0.119     2.606
| (CHANX:1052539 L1 length:1 (6,13)->(6,13))                     0.061     2.667
| (CHANY:1197427 L4 length:4 (5,13)->(5,10))                     0.119     2.786
| (CHANX:1040107 L4 length:4 (5,10)->(2,10))                     0.119     2.905
| (CHANX:1040083 L1 length:1 (2,10)->(2,10))                     0.061     2.966
| (CHANY:1185595 L4 length:4 (1,10)->(1,7))                      0.119     3.085
| (CHANY:1185473 L4 length:4 (1,8)->(1,5))                       0.119     3.204
| (IPIN:244722 side: (RIGHT,) (1,6))                             0.101     3.304
| (intra 'io' routing)                                           0.733     4.037
out:P[28].outpad[0] (.output at (1,6))                          -0.000     4.037
data arrival time                                                          4.037

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.037
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.037


#Path 7
Startpoint: P[34].Q[0] (dffre at (33,29) clocked by clk)
Endpoint  : out:P[34].outpad[0] (.output at (1,9) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[34].C[0] (dffre at (33,29))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[34].Q[0] (dffre at (33,29)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:600914 side: (RIGHT,) (33,29))                           0.000     1.048
| (CHANY:1279989 L4 length:4 (33,29)->(33,26))                   0.119     1.167
| (CHANX:1106929 L4 length:4 (33,26)->(30,26))                   0.119     1.286
| (CHANY:1268317 L1 length:1 (29,26)->(29,26))                   0.061     1.347
| (CHANX:1102613 L4 length:4 (29,25)->(26,25))                   0.119     1.466
| (CHANY:1256601 L1 length:1 (25,25)->(25,25))                   0.061     1.527
| (CHANX:1098297 L4 length:4 (25,24)->(22,24))                   0.119     1.646
| (CHANY:1244885 L1 length:1 (21,24)->(21,24))                   0.061     1.707
| (CHANX:1093981 L4 length:4 (21,23)->(18,23))                   0.119     1.826
| (CHANY:1233169 L1 length:1 (17,23)->(17,23))                   0.061     1.887
| (CHANX:1089665 L4 length:4 (17,22)->(14,22))                   0.119     2.006
| (CHANY:1221453 L1 length:1 (13,22)->(13,22))                   0.061     2.067
| (CHANX:1085349 L4 length:4 (13,21)->(10,21))                   0.119     2.185
| (CHANY:1209737 L1 length:1 (9,21)->(9,21))                     0.061     2.246
| (CHANX:1081161 L1 length:1 (9,20)->(9,20))                     0.061     2.307
| (CHANY:1206629 L4 length:4 (8,20)->(8,17))                     0.119     2.426
| (CHANX:1064845 L1 length:1 (8,16)->(8,16))                     0.061     2.487
| (CHANY:1203457 L4 length:4 (7,16)->(7,13))                     0.119     2.606
| (CHANY:1203413 L1 length:1 (7,13)->(7,13))                     0.061     2.667
| (CHANX:1048381 L4 length:4 (7,12)->(4,12))                     0.119     2.786
| (CHANY:1191697 L1 length:1 (3,12)->(3,12))                     0.061     2.847
| (CHANX:1044109 L4 length:3 (3,11)->(1,11))                     0.119     2.966
| (CHANX:1044145 L1 length:1 (2,11)->(2,11))                     0.061     3.027
| (CHANY:1185661 L4 length:4 (1,11)->(1,8))                      0.119     3.146
| (IPIN:290590 side: (RIGHT,) (1,9))                             0.101     3.246
| (intra 'io' routing)                                           0.733     3.979
out:P[34].outpad[0] (.output at (1,9))                          -0.000     3.979
data arrival time                                                          3.979

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.979
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.979


#Path 8
Startpoint: P[32].Q[0] (dffre at (33,29) clocked by clk)
Endpoint  : out:P[32].outpad[0] (.output at (1,8) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[32].C[0] (dffre at (33,29))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[32].Q[0] (dffre at (33,29)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:600917 side: (RIGHT,) (33,29))                           0.000     1.048
| (CHANY:1280155 L1 length:1 (33,29)->(33,29))                   0.061     1.109
| (CHANX:1115063 L4 length:4 (33,28)->(30,28))                   0.119     1.228
| (CHANY:1268439 L1 length:1 (29,28)->(29,28))                   0.061     1.289
| (CHANX:1110747 L4 length:4 (29,27)->(26,27))                   0.119     1.408
| (CHANY:1256723 L1 length:1 (25,27)->(25,27))                   0.061     1.469
| (CHANX:1106431 L4 length:4 (25,26)->(22,26))                   0.119     1.588
| (CHANY:1245007 L1 length:1 (21,26)->(21,26))                   0.061     1.649
| (CHANX:1102115 L4 length:4 (21,25)->(18,25))                   0.119     1.768
| (CHANY:1233291 L1 length:1 (17,25)->(17,25))                   0.061     1.829
| (CHANX:1097799 L4 length:4 (17,24)->(14,24))                   0.119     1.948
| (CHANY:1221447 L4 length:4 (13,24)->(13,21))                   0.119     2.067
| (CHANX:1081419 L1 length:1 (13,20)->(13,20))                   0.061     2.128
| (CHANY:1218275 L4 length:4 (12,20)->(12,17))                   0.119     2.246
| (CHANX:1065103 L1 length:1 (12,16)->(12,16))                   0.061     2.307
| (CHANY:1215103 L4 length:4 (11,16)->(11,13))                   0.119     2.426
| (CHANY:1215055 L1 length:1 (11,13)->(11,13))                   0.061     2.487
| (CHANX:1048643 L4 length:4 (11,12)->(8,12))                    0.119     2.606
| (CHANY:1203339 L1 length:1 (7,12)->(7,12))                     0.061     2.667
| (CHANX:1044327 L4 length:4 (7,11)->(4,11))                     0.119     2.786
| (CHANX:1044357 L1 length:1 (5,11)->(5,11))                     0.061     2.847
| (CHANY:1194377 L4 length:4 (4,11)->(4,8))                      0.119     2.966
| (CHANX:1027759 L4 length:4 (4,7)->(1,7))                       0.119     3.085
| (CHANY:1185612 L1 length:1 (1,8)->(1,8))                       0.061     3.146
| (IPIN:271946 side: (RIGHT,) (1,8))                             0.101     3.246
| (intra 'io' routing)                                           0.733     3.979
out:P[32].outpad[0] (.output at (1,8))                          -0.000     3.979
data arrival time                                                          3.979

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.979
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.979


#Path 9
Startpoint: P[35].Q[0] (dffre at (33,29) clocked by clk)
Endpoint  : out:P[35].outpad[0] (.output at (1,9) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[35].C[0] (dffre at (33,29))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[35].Q[0] (dffre at (33,29)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:600915 side: (RIGHT,) (33,29))                           0.000     1.048
| (CHANY:1279991 L4 length:4 (33,29)->(33,26))                   0.119     1.167
| (CHANX:1106935 L4 length:4 (33,26)->(30,26))                   0.119     1.286
| (CHANY:1268311 L1 length:1 (29,26)->(29,26))                   0.061     1.347
| (CHANX:1102619 L4 length:4 (29,25)->(26,25))                   0.119     1.466
| (CHANY:1256595 L1 length:1 (25,25)->(25,25))                   0.061     1.527
| (CHANX:1098303 L4 length:4 (25,24)->(22,24))                   0.119     1.646
| (CHANY:1244879 L1 length:1 (21,24)->(21,24))                   0.061     1.707
| (CHANX:1093987 L4 length:4 (21,23)->(18,23))                   0.119     1.826
| (CHANY:1233163 L1 length:1 (17,23)->(17,23))                   0.061     1.887
| (CHANX:1089671 L4 length:4 (17,22)->(14,22))                   0.119     2.006
| (CHANY:1221319 L4 length:4 (13,22)->(13,19))                   0.119     2.124
| (CHANX:1073291 L1 length:1 (13,18)->(13,18))                   0.061     2.185
| (CHANY:1218147 L4 length:4 (12,18)->(12,15))                   0.119     2.304
| (CHANX:1056975 L1 length:1 (12,14)->(12,14))                   0.061     2.365
| (CHANY:1214975 L4 length:4 (11,14)->(11,11))                   0.119     2.484
| (CHANY:1214927 L1 length:1 (11,11)->(11,11))                   0.061     2.545
| (CHANX:1040515 L4 length:4 (11,10)->(8,10))                    0.119     2.664
| (CHANY:1203211 L1 length:1 (7,10)->(7,10))                     0.061     2.725
| (CHANX:1036199 L4 length:4 (7,9)->(4,9))                       0.119     2.844
| (CHANX:1036167 L1 length:1 (4,9)->(4,9))                       0.061     2.905
| (CHANY:1191527 L1 length:1 (3,9)->(3,9))                       0.061     2.966
| (CHANX:1031829 L4 length:3 (3,8)->(1,8))                       0.119     3.085
| (CHANY:1185680 L1 length:1 (1,9)->(1,9))                       0.061     3.146
| (IPIN:290576 side: (RIGHT,) (1,9))                             0.101     3.246
| (intra 'io' routing)                                           0.733     3.979
out:P[35].outpad[0] (.output at (1,9))                          -0.000     3.979
data arrival time                                                          3.979

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.979
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.979


#Path 10
Startpoint: P[29].Q[0] (dffre at (32,30) clocked by clk)
Endpoint  : out:P[29].outpad[0] (.output at (1,6) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[29].C[0] (dffre at (32,30))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[29].Q[0] (dffre at (32,30)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:616880 side: (TOP,) (32,30))                             0.000     1.048
| (CHANX:1123127 L4 length:4 (32,30)->(29,30))                   0.119     1.167
| (CHANY:1265655 L1 length:1 (28,30)->(28,30))                   0.061     1.228
| (CHANX:1118811 L4 length:4 (28,29)->(25,29))                   0.119     1.347
| (CHANY:1253939 L1 length:1 (24,29)->(24,29))                   0.061     1.408
| (CHANX:1114495 L4 length:4 (24,28)->(21,28))                   0.119     1.527
| (CHANY:1242223 L1 length:1 (20,28)->(20,28))                   0.061     1.588
| (CHANX:1110179 L4 length:4 (20,27)->(17,27))                   0.119     1.707
| (CHANY:1230507 L1 length:1 (16,27)->(16,27))                   0.061     1.768
| (CHANX:1105863 L4 length:4 (16,26)->(13,26))                   0.119     1.887
| (CHANY:1218663 L4 length:4 (12,26)->(12,23))                   0.119     2.006
| (CHANX:1089483 L1 length:1 (12,22)->(12,22))                   0.061     2.067
| (CHANY:1215491 L4 length:4 (11,22)->(11,19))                   0.119     2.185
| (CHANX:1073167 L1 length:1 (11,18)->(11,18))                   0.061     2.246
| (CHANY:1212319 L4 length:4 (10,18)->(10,15))                   0.119     2.365
| (CHANX:1056851 L1 length:1 (10,14)->(10,14))                   0.061     2.426
| (CHANY:1209147 L4 length:4 (9,14)->(9,11))                     0.119     2.545
| (CHANX:1040535 L1 length:1 (9,10)->(9,10))                     0.061     2.606
| (CHANY:1205975 L4 length:4 (8,10)->(8,7))                      0.119     2.725
| (CHANX:1028119 L4 length:4 (8,7)->(5,7))                       0.119     2.844
| (CHANY:1194295 L1 length:1 (4,7)->(4,7))                       0.061     2.905
| (CHANX:1023767 L4 length:4 (4,6)->(1,6))                       0.119     3.024
| (CHANY:1185347 L4 length:4 (1,6)->(1,3))                       0.119     3.143
| (IPIN:244708 side: (RIGHT,) (1,6))                             0.101     3.243
| (intra 'io' routing)                                           0.733     3.976
out:P[29].outpad[0] (.output at (1,6))                          -0.000     3.976
data arrival time                                                          3.976

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.976
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.976


#Path 11
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[31].D[0] (dffre at (34,32) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                                                             0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44)->(51,44))                                                     0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43)->(48,43))                                                     0.119     1.074
| (CHANY:1324567 L4 length:4 (48,43)->(48,40))                                                     0.119     1.193
| (CHANX:1164791 L4 length:4 (48,40)->(45,40))                                                     0.119     1.312
| (CHANX:1164599 L4 length:4 (45,40)->(42,40))                                                     0.119     1.431
| (CHANY:1304151 L1 length:1 (41,40)->(41,40))                                                     0.061     1.492
| (CHANX:1160283 L4 length:4 (41,39)->(38,39))                                                     0.119     1.611
| (CHANY:1295203 L4 length:4 (38,39)->(38,36))                                                     0.119     1.730
| (CHANX:1143983 L1 length:1 (38,35)->(38,35))                                                     0.061     1.791
| (CHANY:1292031 L4 length:4 (37,35)->(37,32))                                                     0.119     1.910
| (CHANY:1292045 L1 length:1 (37,33)->(37,33))                                                     0.061     1.970
| (CHANX:1131589 L4 length:4 (37,32)->(34,32))                                                     0.119     2.089
| (IPIN:646945 side: (TOP,) (34,32))                                                               0.101     2.190
| (intra 'clb' routing)                                                                            0.085     2.275
$abc$5285$new_new_n228__.in[0] (.names at (34,32))                                                 0.000     2.275
| (primitive '.names' combinational delay)                                                         0.218     2.493
$abc$5285$new_new_n228__.out[0] (.names at (34,32))                                                0.000     2.493
| (intra 'clb' routing)                                                                            0.000     2.493
| (OPIN:646931 side: (RIGHT,) (34,32))                                                             0.000     2.493
| (CHANY:1283249 L1 length:1 (34,32)->(34,32))                                                     0.061     2.554
| (CHANX:1127329 L4 length:4 (34,31)->(31,31))                                                     0.119     2.673
| (CHANY:1277426 L1 length:1 (32,32)->(32,32))                                                     0.061     2.734
| (IPIN:646673 side: (RIGHT,) (32,32))                                                             0.101     2.835
| (intra 'clb' routing)                                                                            0.085     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names at (32,32))                                0.000     2.920
| (primitive '.names' combinational delay)                                                         0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names at (32,32))                               0.000     3.072
| (intra 'clb' routing)                                                                            0.000     3.072
| (OPIN:646627 side: (RIGHT,) (32,32))                                                             0.000     3.072
| (CHANY:1277420 L1 length:1 (32,32)->(32,32))                                                     0.061     3.133
| (CHANX:1131520 L4 length:4 (33,32)->(36,32))                                                     0.119     3.252
| (IPIN:646791 side: (TOP,) (33,32))                                                               0.101     3.352
| (intra 'clb' routing)                                                                            0.184     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry at (33,32))                            0.000     3.537
| (primitive 'adder_carry' combinational delay)                                                    0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                         0.000     3.565
| (intra 'clb' routing)                                                                            0.000     3.565
| (OPIN:646789 side: (BOTTOM,) (33,32))                                                            0.000     3.565
| (IPIN:630690 side: (TOP,) (33,31))                                                               0.000     3.565
| (intra 'clb' routing)                                                                            0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                          0.000     3.565
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                         0.000     3.585
| (intra 'clb' routing)                                                                            0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                          0.000     3.585
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.605
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry at (33,31))                         0.000     3.605
| (intra 'clb' routing)                                                                            0.000     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry at (33,31))                          0.000     3.605
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.625
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry at (33,31))                         0.000     3.625
| (intra 'clb' routing)                                                                            0.000     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry at (33,31))                          0.000     3.625
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.645
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry at (33,31))                         0.000     3.645
| (intra 'clb' routing)                                                                            0.000     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry at (33,31))                          0.000     3.645
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.665
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry at (33,31))                         0.000     3.665
| (intra 'clb' routing)                                                                            0.000     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry at (33,31))                          0.000     3.665
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.684
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry at (33,31))                         0.000     3.684
| (intra 'clb' routing)                                                                            0.000     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry at (33,31))                          0.000     3.684
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.704
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry at (33,31))                         0.000     3.704
| (intra 'clb' routing)                                                                            0.000     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry at (33,31))                          0.000     3.704
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.724
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry at (33,31))                         0.000     3.724
| (intra 'clb' routing)                                                                            0.000     3.724
| (OPIN:630661 side: (BOTTOM,) (33,31))                                                            0.000     3.724
| (IPIN:617078 side: (TOP,) (33,30))                                                               0.000     3.724
| (intra 'clb' routing)                                                                            0.000     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry at (33,30))                          0.000     3.724
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.744
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry at (33,30))                         0.000     3.744
| (intra 'clb' routing)                                                                            0.000     3.744
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry at (33,30))                          0.000     3.744
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.764
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry at (33,30))                         0.000     3.764
| (intra 'clb' routing)                                                                            0.000     3.764
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry at (33,30))                          0.000     3.764
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.784
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry at (33,30))                         0.000     3.784
| (intra 'clb' routing)                                                                            0.000     3.784
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry at (33,30))                          0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.804
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry at (33,30))                         0.000     3.804
| (intra 'clb' routing)                                                                            0.000     3.804
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry at (33,30))                          0.000     3.804
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.824
$auto$alumacc.cc:485:replace_alu$27.C[28].cout[0] (adder_carry at (33,30))                         0.000     3.824
| (intra 'clb' routing)                                                                            0.000     3.824
$auto$alumacc.cc:485:replace_alu$27.C[29].cin[0] (adder_carry at (33,30))                          0.000     3.824
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.844
$auto$alumacc.cc:485:replace_alu$27.C[29].cout[0] (adder_carry at (33,30))                         0.000     3.844
| (intra 'clb' routing)                                                                            0.000     3.844
$auto$alumacc.cc:485:replace_alu$27.C[30].cin[0] (adder_carry at (33,30))                          0.000     3.844
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.864
$auto$alumacc.cc:485:replace_alu$27.C[30].cout[0] (adder_carry at (33,30))                         0.000     3.864
| (intra 'clb' routing)                                                                            0.000     3.864
$auto$alumacc.cc:485:replace_alu$27.C[31].cin[0] (adder_carry at (33,30))                          0.000     3.864
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.884
$auto$alumacc.cc:485:replace_alu$27.C[31].cout[0] (adder_carry at (33,30))                         0.000     3.884
| (intra 'clb' routing)                                                                            0.000     3.884
| (OPIN:617049 side: (BOTTOM,) (33,30))                                                            0.000     3.884
| (IPIN:600950 side: (TOP,) (33,29))                                                               0.000     3.884
| (intra 'clb' routing)                                                                            0.000     3.884
$auto$alumacc.cc:485:replace_alu$27.C[32].cin[0] (adder_carry at (33,29))                          0.000     3.884
| (primitive 'adder_carry' combinational delay)                                                    0.037     3.921
$auto$alumacc.cc:485:replace_alu$27.C[32].sumout[0] (adder_carry at (33,29))                       0.000     3.921
| (intra 'clb' routing)                                                                            0.000     3.921
| (OPIN:600896 side: (TOP,) (33,29))                                                               0.000     3.921
| (CHANX:1119320 L4 length:4 (33,29)->(36,29))                                                     0.119     4.040
| (CHANY:1280248 L4 length:4 (33,30)->(33,33))                                                     0.119     4.159
| (CHANX:1131580 L4 length:4 (34,32)->(37,32))                                                     0.119     4.277
| (IPIN:646942 side: (TOP,) (34,32))                                                               0.101     4.378
| (intra 'clb' routing)                                                                            0.085     4.463
$abc$3053$li31_li31.in[0] (.names at (34,32))                                                      0.000     4.463
| (primitive '.names' combinational delay)                                                         0.148     4.611
$abc$3053$li31_li31.out[0] (.names at (34,32))                                                     0.000     4.611
| (intra 'clb' routing)                                                                            0.000     4.611
P[31].D[0] (dffre at (34,32))                                                                      0.000     4.611
data arrival time                                                                                            4.611

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[31].C[0] (dffre at (34,32))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.611
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.748


#Path 12
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[37].D[0] (dffre at (32,33) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                                  0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                                                                   0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44)->(51,44))                                                           0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43)->(48,43))                                                           0.119     1.074
| (CHANY:1324567 L4 length:4 (48,43)->(48,40))                                                           0.119     1.193
| (CHANX:1164791 L4 length:4 (48,40)->(45,40))                                                           0.119     1.312
| (CHANX:1164599 L4 length:4 (45,40)->(42,40))                                                           0.119     1.431
| (CHANY:1304151 L1 length:1 (41,40)->(41,40))                                                           0.061     1.492
| (CHANX:1160283 L4 length:4 (41,39)->(38,39))                                                           0.119     1.611
| (CHANY:1295203 L4 length:4 (38,39)->(38,36))                                                           0.119     1.730
| (CHANX:1143983 L1 length:1 (38,35)->(38,35))                                                           0.061     1.791
| (CHANY:1292031 L4 length:4 (37,35)->(37,32))                                                           0.119     1.910
| (CHANY:1292045 L1 length:1 (37,33)->(37,33))                                                           0.061     1.970
| (CHANX:1131589 L4 length:4 (37,32)->(34,32))                                                           0.119     2.089
| (IPIN:646945 side: (TOP,) (34,32))                                                                     0.101     2.190
| (intra 'clb' routing)                                                                                  0.085     2.275
$abc$5285$new_new_n228__.in[0] (.names at (34,32))                                                       0.000     2.275
| (primitive '.names' combinational delay)                                                               0.218     2.493
$abc$5285$new_new_n228__.out[0] (.names at (34,32))                                                      0.000     2.493
| (intra 'clb' routing)                                                                                  0.000     2.493
| (OPIN:646931 side: (RIGHT,) (34,32))                                                                   0.000     2.493
| (CHANY:1283249 L1 length:1 (34,32)->(34,32))                                                           0.061     2.554
| (CHANX:1127329 L4 length:4 (34,31)->(31,31))                                                           0.119     2.673
| (CHANY:1277426 L1 length:1 (32,32)->(32,32))                                                           0.061     2.734
| (IPIN:646673 side: (RIGHT,) (32,32))                                                                   0.101     2.835
| (intra 'clb' routing)                                                                                  0.085     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names at (32,32))                                      0.000     2.920
| (primitive '.names' combinational delay)                                                               0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names at (32,32))                                     0.000     3.072
| (intra 'clb' routing)                                                                                  0.000     3.072
| (OPIN:646627 side: (RIGHT,) (32,32))                                                                   0.000     3.072
| (CHANY:1277420 L1 length:1 (32,32)->(32,32))                                                           0.061     3.133
| (CHANX:1131520 L4 length:4 (33,32)->(36,32))                                                           0.119     3.252
| (IPIN:646791 side: (TOP,) (33,32))                                                                     0.101     3.352
| (intra 'clb' routing)                                                                                  0.184     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry at (33,32))                                  0.000     3.537
| (primitive 'adder_carry' combinational delay)                                                          0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                               0.000     3.565
| (intra 'clb' routing)                                                                                  0.000     3.565
| (OPIN:646789 side: (BOTTOM,) (33,32))                                                                  0.000     3.565
| (IPIN:630690 side: (TOP,) (33,31))                                                                     0.000     3.565
| (intra 'clb' routing)                                                                                  0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                                0.000     3.565
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                               0.000     3.585
| (intra 'clb' routing)                                                                                  0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                                0.000     3.585
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.605
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry at (33,31))                               0.000     3.605
| (intra 'clb' routing)                                                                                  0.000     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry at (33,31))                                0.000     3.605
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.625
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry at (33,31))                               0.000     3.625
| (intra 'clb' routing)                                                                                  0.000     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry at (33,31))                                0.000     3.625
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.645
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry at (33,31))                               0.000     3.645
| (intra 'clb' routing)                                                                                  0.000     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry at (33,31))                                0.000     3.645
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.665
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry at (33,31))                               0.000     3.665
| (intra 'clb' routing)                                                                                  0.000     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry at (33,31))                                0.000     3.665
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.684
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry at (33,31))                               0.000     3.684
| (intra 'clb' routing)                                                                                  0.000     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry at (33,31))                                0.000     3.684
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.704
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry at (33,31))                               0.000     3.704
| (intra 'clb' routing)                                                                                  0.000     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry at (33,31))                                0.000     3.704
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.724
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry at (33,31))                               0.000     3.724
| (intra 'clb' routing)                                                                                  0.000     3.724
| (OPIN:630661 side: (BOTTOM,) (33,31))                                                                  0.000     3.724
| (IPIN:617078 side: (TOP,) (33,30))                                                                     0.000     3.724
| (intra 'clb' routing)                                                                                  0.000     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry at (33,30))                                0.000     3.724
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.744
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry at (33,30))                               0.000     3.744
| (intra 'clb' routing)                                                                                  0.000     3.744
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry at (33,30))                                0.000     3.744
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.764
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry at (33,30))                               0.000     3.764
| (intra 'clb' routing)                                                                                  0.000     3.764
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry at (33,30))                                0.000     3.764
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.784
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry at (33,30))                               0.000     3.784
| (intra 'clb' routing)                                                                                  0.000     3.784
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry at (33,30))                                0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.804
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry at (33,30))                               0.000     3.804
| (intra 'clb' routing)                                                                                  0.000     3.804
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry at (33,30))                                0.000     3.804
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.824
$auto$alumacc.cc:485:replace_alu$27.C[28].cout[0] (adder_carry at (33,30))                               0.000     3.824
| (intra 'clb' routing)                                                                                  0.000     3.824
$auto$alumacc.cc:485:replace_alu$27.C[29].cin[0] (adder_carry at (33,30))                                0.000     3.824
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.844
$auto$alumacc.cc:485:replace_alu$27.C[29].cout[0] (adder_carry at (33,30))                               0.000     3.844
| (intra 'clb' routing)                                                                                  0.000     3.844
$auto$alumacc.cc:485:replace_alu$27.C[30].cin[0] (adder_carry at (33,30))                                0.000     3.844
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.864
$auto$alumacc.cc:485:replace_alu$27.C[30].cout[0] (adder_carry at (33,30))                               0.000     3.864
| (intra 'clb' routing)                                                                                  0.000     3.864
$auto$alumacc.cc:485:replace_alu$27.C[31].cin[0] (adder_carry at (33,30))                                0.000     3.864
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.884
$auto$alumacc.cc:485:replace_alu$27.C[31].cout[0] (adder_carry at (33,30))                               0.000     3.884
| (intra 'clb' routing)                                                                                  0.000     3.884
| (OPIN:617049 side: (BOTTOM,) (33,30))                                                                  0.000     3.884
| (IPIN:600950 side: (TOP,) (33,29))                                                                     0.000     3.884
| (intra 'clb' routing)                                                                                  0.000     3.884
$auto$alumacc.cc:485:replace_alu$27.C[32].cin[0] (adder_carry at (33,29))                                0.000     3.884
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.904
$auto$alumacc.cc:485:replace_alu$27.C[32].cout[0] (adder_carry at (33,29))                               0.000     3.904
| (intra 'clb' routing)                                                                                  0.000     3.904
$auto$alumacc.cc:485:replace_alu$27.C[33].cin[0] (adder_carry at (33,29))                                0.000     3.904
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.924
$auto$alumacc.cc:485:replace_alu$27.C[33].cout[0] (adder_carry at (33,29))                               0.000     3.924
| (intra 'clb' routing)                                                                                  0.000     3.924
$auto$alumacc.cc:485:replace_alu$27.C[34].cin[0] (adder_carry at (33,29))                                0.000     3.924
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.944
$auto$alumacc.cc:485:replace_alu$27.C[34].cout[0] (adder_carry at (33,29))                               0.000     3.944
| (intra 'clb' routing)                                                                                  0.000     3.944
$auto$alumacc.cc:485:replace_alu$27.C[35].cin[0] (adder_carry at (33,29))                                0.000     3.944
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.964
$auto$alumacc.cc:485:replace_alu$27.C[35].cout[0] (adder_carry at (33,29))                               0.000     3.964
| (intra 'clb' routing)                                                                                  0.000     3.964
$auto$alumacc.cc:485:replace_alu$27.C[36].cin[0] (adder_carry at (33,29))                                0.000     3.964
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.983
$auto$alumacc.cc:485:replace_alu$27.C[36].cout[0] (adder_carry at (33,29))                               0.000     3.983
| (intra 'clb' routing)                                                                                  0.000     3.983
$abc$2218$auto$alumacc.cc:485:replace_alu$27.co.cin[0] (adder_carry at (33,29))                          0.000     3.983
| (primitive 'adder_carry' combinational delay)                                                          0.037     4.020
$abc$2218$auto$alumacc.cc:485:replace_alu$27.co.sumout[0] (adder_carry at (33,29))                       0.000     4.020
| (intra 'clb' routing)                                                                                  0.000     4.020
| (OPIN:600911 side: (RIGHT,) (33,29))                                                                   0.000     4.020
| (CHANY:1280174 L4 length:4 (33,29)->(33,32))                                                           0.119     4.139
| (CHANX:1131313 L4 length:4 (33,32)->(30,32))                                                           0.119     4.258
| (CHANY:1277504 L1 length:1 (32,33)->(32,33))                                                           0.061     4.319
| (IPIN:662808 side: (RIGHT,) (32,33))                                                                   0.101     4.420
| (intra 'clb' routing)                                                                                  0.085     4.505
$abc$3053$li37_li37.in[3] (.names at (32,33))                                                            0.000     4.505
| (primitive '.names' combinational delay)                                                               0.099     4.604
$abc$3053$li37_li37.out[0] (.names at (32,33))                                                           0.000     4.604
| (intra 'clb' routing)                                                                                  0.000     4.604
P[37].D[0] (dffre at (32,33))                                                                            0.000     4.604
data arrival time                                                                                                  4.604

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                         0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
P[37].C[0] (dffre at (32,33))                                                                            0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -4.604
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.741


#Path 13
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[29].D[0] (dffre at (32,30) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                                                             0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44)->(51,44))                                                     0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43)->(48,43))                                                     0.119     1.074
| (CHANY:1324567 L4 length:4 (48,43)->(48,40))                                                     0.119     1.193
| (CHANX:1164791 L4 length:4 (48,40)->(45,40))                                                     0.119     1.312
| (CHANX:1164599 L4 length:4 (45,40)->(42,40))                                                     0.119     1.431
| (CHANY:1304151 L1 length:1 (41,40)->(41,40))                                                     0.061     1.492
| (CHANX:1160283 L4 length:4 (41,39)->(38,39))                                                     0.119     1.611
| (CHANY:1295203 L4 length:4 (38,39)->(38,36))                                                     0.119     1.730
| (CHANX:1143983 L1 length:1 (38,35)->(38,35))                                                     0.061     1.791
| (CHANY:1292031 L4 length:4 (37,35)->(37,32))                                                     0.119     1.910
| (CHANY:1292045 L1 length:1 (37,33)->(37,33))                                                     0.061     1.970
| (CHANX:1131589 L4 length:4 (37,32)->(34,32))                                                     0.119     2.089
| (IPIN:646945 side: (TOP,) (34,32))                                                               0.101     2.190
| (intra 'clb' routing)                                                                            0.085     2.275
$abc$5285$new_new_n228__.in[0] (.names at (34,32))                                                 0.000     2.275
| (primitive '.names' combinational delay)                                                         0.218     2.493
$abc$5285$new_new_n228__.out[0] (.names at (34,32))                                                0.000     2.493
| (intra 'clb' routing)                                                                            0.000     2.493
| (OPIN:646931 side: (RIGHT,) (34,32))                                                             0.000     2.493
| (CHANY:1283249 L1 length:1 (34,32)->(34,32))                                                     0.061     2.554
| (CHANX:1127329 L4 length:4 (34,31)->(31,31))                                                     0.119     2.673
| (CHANY:1277426 L1 length:1 (32,32)->(32,32))                                                     0.061     2.734
| (IPIN:646673 side: (RIGHT,) (32,32))                                                             0.101     2.835
| (intra 'clb' routing)                                                                            0.085     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names at (32,32))                                0.000     2.920
| (primitive '.names' combinational delay)                                                         0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names at (32,32))                               0.000     3.072
| (intra 'clb' routing)                                                                            0.000     3.072
| (OPIN:646627 side: (RIGHT,) (32,32))                                                             0.000     3.072
| (CHANY:1277420 L1 length:1 (32,32)->(32,32))                                                     0.061     3.133
| (CHANX:1131520 L4 length:4 (33,32)->(36,32))                                                     0.119     3.252
| (IPIN:646791 side: (TOP,) (33,32))                                                               0.101     3.352
| (intra 'clb' routing)                                                                            0.184     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry at (33,32))                            0.000     3.537
| (primitive 'adder_carry' combinational delay)                                                    0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                         0.000     3.565
| (intra 'clb' routing)                                                                            0.000     3.565
| (OPIN:646789 side: (BOTTOM,) (33,32))                                                            0.000     3.565
| (IPIN:630690 side: (TOP,) (33,31))                                                               0.000     3.565
| (intra 'clb' routing)                                                                            0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                          0.000     3.565
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                         0.000     3.585
| (intra 'clb' routing)                                                                            0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                          0.000     3.585
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.605
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry at (33,31))                         0.000     3.605
| (intra 'clb' routing)                                                                            0.000     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry at (33,31))                          0.000     3.605
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.625
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry at (33,31))                         0.000     3.625
| (intra 'clb' routing)                                                                            0.000     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry at (33,31))                          0.000     3.625
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.645
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry at (33,31))                         0.000     3.645
| (intra 'clb' routing)                                                                            0.000     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry at (33,31))                          0.000     3.645
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.665
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry at (33,31))                         0.000     3.665
| (intra 'clb' routing)                                                                            0.000     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry at (33,31))                          0.000     3.665
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.684
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry at (33,31))                         0.000     3.684
| (intra 'clb' routing)                                                                            0.000     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry at (33,31))                          0.000     3.684
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.704
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry at (33,31))                         0.000     3.704
| (intra 'clb' routing)                                                                            0.000     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry at (33,31))                          0.000     3.704
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.724
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry at (33,31))                         0.000     3.724
| (intra 'clb' routing)                                                                            0.000     3.724
| (OPIN:630661 side: (BOTTOM,) (33,31))                                                            0.000     3.724
| (IPIN:617078 side: (TOP,) (33,30))                                                               0.000     3.724
| (intra 'clb' routing)                                                                            0.000     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry at (33,30))                          0.000     3.724
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.744
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry at (33,30))                         0.000     3.744
| (intra 'clb' routing)                                                                            0.000     3.744
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry at (33,30))                          0.000     3.744
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.764
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry at (33,30))                         0.000     3.764
| (intra 'clb' routing)                                                                            0.000     3.764
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry at (33,30))                          0.000     3.764
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.784
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry at (33,30))                         0.000     3.784
| (intra 'clb' routing)                                                                            0.000     3.784
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry at (33,30))                          0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.804
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry at (33,30))                         0.000     3.804
| (intra 'clb' routing)                                                                            0.000     3.804
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry at (33,30))                          0.000     3.804
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.824
$auto$alumacc.cc:485:replace_alu$27.C[28].cout[0] (adder_carry at (33,30))                         0.000     3.824
| (intra 'clb' routing)                                                                            0.000     3.824
$auto$alumacc.cc:485:replace_alu$27.C[29].cin[0] (adder_carry at (33,30))                          0.000     3.824
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.844
$auto$alumacc.cc:485:replace_alu$27.C[29].cout[0] (adder_carry at (33,30))                         0.000     3.844
| (intra 'clb' routing)                                                                            0.000     3.844
$auto$alumacc.cc:485:replace_alu$27.C[30].cin[0] (adder_carry at (33,30))                          0.000     3.844
| (primitive 'adder_carry' combinational delay)                                                    0.037     3.881
$auto$alumacc.cc:485:replace_alu$27.C[30].sumout[0] (adder_carry at (33,30))                       0.000     3.881
| (intra 'clb' routing)                                                                            0.000     3.881
| (OPIN:617042 side: (RIGHT,) (33,30))                                                             0.000     3.881
| (CHANY:1280213 L1 length:1 (33,30)->(33,30))                                                     0.061     3.942
| (CHANX:1119133 L4 length:4 (33,29)->(30,29))                                                     0.119     4.061
| (CHANY:1277348 L4 length:4 (32,30)->(32,33))                                                     0.119     4.180
| (IPIN:616928 side: (RIGHT,) (32,30))                                                             0.101     4.280
| (intra 'clb' routing)                                                                            0.085     4.365
$abc$3053$li29_li29.in[0] (.names at (32,30))                                                      0.000     4.365
| (primitive '.names' combinational delay)                                                         0.197     4.562
$abc$3053$li29_li29.out[0] (.names at (32,30))                                                     0.000     4.562
| (intra 'clb' routing)                                                                            0.000     4.562
P[29].D[0] (dffre at (32,30))                                                                      0.000     4.562
data arrival time                                                                                            4.562

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[29].C[0] (dffre at (32,30))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.562
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.700


#Path 14
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[36].D[0] (dffre at (34,32) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                                  0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                                                                   0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44)->(51,44))                                                           0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43)->(48,43))                                                           0.119     1.074
| (CHANY:1324567 L4 length:4 (48,43)->(48,40))                                                           0.119     1.193
| (CHANX:1164791 L4 length:4 (48,40)->(45,40))                                                           0.119     1.312
| (CHANX:1164599 L4 length:4 (45,40)->(42,40))                                                           0.119     1.431
| (CHANY:1304151 L1 length:1 (41,40)->(41,40))                                                           0.061     1.492
| (CHANX:1160283 L4 length:4 (41,39)->(38,39))                                                           0.119     1.611
| (CHANY:1295203 L4 length:4 (38,39)->(38,36))                                                           0.119     1.730
| (CHANX:1143983 L1 length:1 (38,35)->(38,35))                                                           0.061     1.791
| (CHANY:1292031 L4 length:4 (37,35)->(37,32))                                                           0.119     1.910
| (CHANY:1292045 L1 length:1 (37,33)->(37,33))                                                           0.061     1.970
| (CHANX:1131589 L4 length:4 (37,32)->(34,32))                                                           0.119     2.089
| (IPIN:646945 side: (TOP,) (34,32))                                                                     0.101     2.190
| (intra 'clb' routing)                                                                                  0.085     2.275
$abc$5285$new_new_n228__.in[0] (.names at (34,32))                                                       0.000     2.275
| (primitive '.names' combinational delay)                                                               0.218     2.493
$abc$5285$new_new_n228__.out[0] (.names at (34,32))                                                      0.000     2.493
| (intra 'clb' routing)                                                                                  0.000     2.493
| (OPIN:646931 side: (RIGHT,) (34,32))                                                                   0.000     2.493
| (CHANY:1283249 L1 length:1 (34,32)->(34,32))                                                           0.061     2.554
| (CHANX:1127329 L4 length:4 (34,31)->(31,31))                                                           0.119     2.673
| (CHANY:1277426 L1 length:1 (32,32)->(32,32))                                                           0.061     2.734
| (IPIN:646673 side: (RIGHT,) (32,32))                                                                   0.101     2.835
| (intra 'clb' routing)                                                                                  0.085     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names at (32,32))                                      0.000     2.920
| (primitive '.names' combinational delay)                                                               0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names at (32,32))                                     0.000     3.072
| (intra 'clb' routing)                                                                                  0.000     3.072
| (OPIN:646627 side: (RIGHT,) (32,32))                                                                   0.000     3.072
| (CHANY:1277420 L1 length:1 (32,32)->(32,32))                                                           0.061     3.133
| (CHANX:1131520 L4 length:4 (33,32)->(36,32))                                                           0.119     3.252
| (IPIN:646791 side: (TOP,) (33,32))                                                                     0.101     3.352
| (intra 'clb' routing)                                                                                  0.184     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry at (33,32))                                  0.000     3.537
| (primitive 'adder_carry' combinational delay)                                                          0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                               0.000     3.565
| (intra 'clb' routing)                                                                                  0.000     3.565
| (OPIN:646789 side: (BOTTOM,) (33,32))                                                                  0.000     3.565
| (IPIN:630690 side: (TOP,) (33,31))                                                                     0.000     3.565
| (intra 'clb' routing)                                                                                  0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                                0.000     3.565
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                               0.000     3.585
| (intra 'clb' routing)                                                                                  0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                                0.000     3.585
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.605
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry at (33,31))                               0.000     3.605
| (intra 'clb' routing)                                                                                  0.000     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry at (33,31))                                0.000     3.605
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.625
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry at (33,31))                               0.000     3.625
| (intra 'clb' routing)                                                                                  0.000     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry at (33,31))                                0.000     3.625
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.645
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry at (33,31))                               0.000     3.645
| (intra 'clb' routing)                                                                                  0.000     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry at (33,31))                                0.000     3.645
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.665
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry at (33,31))                               0.000     3.665
| (intra 'clb' routing)                                                                                  0.000     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry at (33,31))                                0.000     3.665
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.684
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry at (33,31))                               0.000     3.684
| (intra 'clb' routing)                                                                                  0.000     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry at (33,31))                                0.000     3.684
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.704
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry at (33,31))                               0.000     3.704
| (intra 'clb' routing)                                                                                  0.000     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry at (33,31))                                0.000     3.704
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.724
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry at (33,31))                               0.000     3.724
| (intra 'clb' routing)                                                                                  0.000     3.724
| (OPIN:630661 side: (BOTTOM,) (33,31))                                                                  0.000     3.724
| (IPIN:617078 side: (TOP,) (33,30))                                                                     0.000     3.724
| (intra 'clb' routing)                                                                                  0.000     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry at (33,30))                                0.000     3.724
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.744
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry at (33,30))                               0.000     3.744
| (intra 'clb' routing)                                                                                  0.000     3.744
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry at (33,30))                                0.000     3.744
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.764
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry at (33,30))                               0.000     3.764
| (intra 'clb' routing)                                                                                  0.000     3.764
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry at (33,30))                                0.000     3.764
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.784
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry at (33,30))                               0.000     3.784
| (intra 'clb' routing)                                                                                  0.000     3.784
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry at (33,30))                                0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.804
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry at (33,30))                               0.000     3.804
| (intra 'clb' routing)                                                                                  0.000     3.804
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry at (33,30))                                0.000     3.804
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.824
$auto$alumacc.cc:485:replace_alu$27.C[28].cout[0] (adder_carry at (33,30))                               0.000     3.824
| (intra 'clb' routing)                                                                                  0.000     3.824
$auto$alumacc.cc:485:replace_alu$27.C[29].cin[0] (adder_carry at (33,30))                                0.000     3.824
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.844
$auto$alumacc.cc:485:replace_alu$27.C[29].cout[0] (adder_carry at (33,30))                               0.000     3.844
| (intra 'clb' routing)                                                                                  0.000     3.844
$auto$alumacc.cc:485:replace_alu$27.C[30].cin[0] (adder_carry at (33,30))                                0.000     3.844
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.864
$auto$alumacc.cc:485:replace_alu$27.C[30].cout[0] (adder_carry at (33,30))                               0.000     3.864
| (intra 'clb' routing)                                                                                  0.000     3.864
$auto$alumacc.cc:485:replace_alu$27.C[31].cin[0] (adder_carry at (33,30))                                0.000     3.864
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.884
$auto$alumacc.cc:485:replace_alu$27.C[31].cout[0] (adder_carry at (33,30))                               0.000     3.884
| (intra 'clb' routing)                                                                                  0.000     3.884
| (OPIN:617049 side: (BOTTOM,) (33,30))                                                                  0.000     3.884
| (IPIN:600950 side: (TOP,) (33,29))                                                                     0.000     3.884
| (intra 'clb' routing)                                                                                  0.000     3.884
$auto$alumacc.cc:485:replace_alu$27.C[32].cin[0] (adder_carry at (33,29))                                0.000     3.884
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.904
$auto$alumacc.cc:485:replace_alu$27.C[32].cout[0] (adder_carry at (33,29))                               0.000     3.904
| (intra 'clb' routing)                                                                                  0.000     3.904
$auto$alumacc.cc:485:replace_alu$27.C[33].cin[0] (adder_carry at (33,29))                                0.000     3.904
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.924
$auto$alumacc.cc:485:replace_alu$27.C[33].cout[0] (adder_carry at (33,29))                               0.000     3.924
| (intra 'clb' routing)                                                                                  0.000     3.924
$auto$alumacc.cc:485:replace_alu$27.C[34].cin[0] (adder_carry at (33,29))                                0.000     3.924
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.944
$auto$alumacc.cc:485:replace_alu$27.C[34].cout[0] (adder_carry at (33,29))                               0.000     3.944
| (intra 'clb' routing)                                                                                  0.000     3.944
$auto$alumacc.cc:485:replace_alu$27.C[35].cin[0] (adder_carry at (33,29))                                0.000     3.944
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.964
$auto$alumacc.cc:485:replace_alu$27.C[35].cout[0] (adder_carry at (33,29))                               0.000     3.964
| (intra 'clb' routing)                                                                                  0.000     3.964
$auto$alumacc.cc:485:replace_alu$27.C[36].cin[0] (adder_carry at (33,29))                                0.000     3.964
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.983
$auto$alumacc.cc:485:replace_alu$27.C[36].cout[0] (adder_carry at (33,29))                               0.000     3.983
| (intra 'clb' routing)                                                                                  0.000     3.983
$abc$2218$auto$alumacc.cc:485:replace_alu$27.co.cin[0] (adder_carry at (33,29))                          0.000     3.983
| (primitive 'adder_carry' combinational delay)                                                          0.037     4.020
$abc$2218$auto$alumacc.cc:485:replace_alu$27.co.sumout[0] (adder_carry at (33,29))                       0.000     4.020
| (intra 'clb' routing)                                                                                  0.000     4.020
| (OPIN:600911 side: (RIGHT,) (33,29))                                                                   0.000     4.020
| (CHANY:1280174 L4 length:4 (33,29)->(33,32))                                                           0.119     4.139
| (CHANX:1131550 L1 length:1 (34,32)->(34,32))                                                           0.061     4.200
| (IPIN:646953 side: (TOP,) (34,32))                                                                     0.101     4.301
| (intra 'clb' routing)                                                                                  0.085     4.386
$abc$3053$li36_li36.in[1] (.names at (34,32))                                                            0.000     4.386
| (primitive '.names' combinational delay)                                                               0.099     4.485
$abc$3053$li36_li36.out[0] (.names at (34,32))                                                           0.000     4.485
| (intra 'clb' routing)                                                                                  0.000     4.485
P[36].D[0] (dffre at (34,32))                                                                            0.000     4.485
data arrival time                                                                                                  4.485

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                         0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
P[36].C[0] (dffre at (34,32))                                                                            0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -4.485
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.623


#Path 15
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[30].D[0] (dffre at (32,30) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                                                             0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44)->(51,44))                                                     0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43)->(48,43))                                                     0.119     1.074
| (CHANY:1324567 L4 length:4 (48,43)->(48,40))                                                     0.119     1.193
| (CHANX:1164791 L4 length:4 (48,40)->(45,40))                                                     0.119     1.312
| (CHANX:1164599 L4 length:4 (45,40)->(42,40))                                                     0.119     1.431
| (CHANY:1304151 L1 length:1 (41,40)->(41,40))                                                     0.061     1.492
| (CHANX:1160283 L4 length:4 (41,39)->(38,39))                                                     0.119     1.611
| (CHANY:1295203 L4 length:4 (38,39)->(38,36))                                                     0.119     1.730
| (CHANX:1143983 L1 length:1 (38,35)->(38,35))                                                     0.061     1.791
| (CHANY:1292031 L4 length:4 (37,35)->(37,32))                                                     0.119     1.910
| (CHANY:1292045 L1 length:1 (37,33)->(37,33))                                                     0.061     1.970
| (CHANX:1131589 L4 length:4 (37,32)->(34,32))                                                     0.119     2.089
| (IPIN:646945 side: (TOP,) (34,32))                                                               0.101     2.190
| (intra 'clb' routing)                                                                            0.085     2.275
$abc$5285$new_new_n228__.in[0] (.names at (34,32))                                                 0.000     2.275
| (primitive '.names' combinational delay)                                                         0.218     2.493
$abc$5285$new_new_n228__.out[0] (.names at (34,32))                                                0.000     2.493
| (intra 'clb' routing)                                                                            0.000     2.493
| (OPIN:646931 side: (RIGHT,) (34,32))                                                             0.000     2.493
| (CHANY:1283249 L1 length:1 (34,32)->(34,32))                                                     0.061     2.554
| (CHANX:1127329 L4 length:4 (34,31)->(31,31))                                                     0.119     2.673
| (CHANY:1277426 L1 length:1 (32,32)->(32,32))                                                     0.061     2.734
| (IPIN:646673 side: (RIGHT,) (32,32))                                                             0.101     2.835
| (intra 'clb' routing)                                                                            0.085     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names at (32,32))                                0.000     2.920
| (primitive '.names' combinational delay)                                                         0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names at (32,32))                               0.000     3.072
| (intra 'clb' routing)                                                                            0.000     3.072
| (OPIN:646627 side: (RIGHT,) (32,32))                                                             0.000     3.072
| (CHANY:1277420 L1 length:1 (32,32)->(32,32))                                                     0.061     3.133
| (CHANX:1131520 L4 length:4 (33,32)->(36,32))                                                     0.119     3.252
| (IPIN:646791 side: (TOP,) (33,32))                                                               0.101     3.352
| (intra 'clb' routing)                                                                            0.184     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry at (33,32))                            0.000     3.537
| (primitive 'adder_carry' combinational delay)                                                    0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                         0.000     3.565
| (intra 'clb' routing)                                                                            0.000     3.565
| (OPIN:646789 side: (BOTTOM,) (33,32))                                                            0.000     3.565
| (IPIN:630690 side: (TOP,) (33,31))                                                               0.000     3.565
| (intra 'clb' routing)                                                                            0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                          0.000     3.565
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                         0.000     3.585
| (intra 'clb' routing)                                                                            0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                          0.000     3.585
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.605
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry at (33,31))                         0.000     3.605
| (intra 'clb' routing)                                                                            0.000     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry at (33,31))                          0.000     3.605
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.625
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry at (33,31))                         0.000     3.625
| (intra 'clb' routing)                                                                            0.000     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry at (33,31))                          0.000     3.625
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.645
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry at (33,31))                         0.000     3.645
| (intra 'clb' routing)                                                                            0.000     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry at (33,31))                          0.000     3.645
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.665
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry at (33,31))                         0.000     3.665
| (intra 'clb' routing)                                                                            0.000     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry at (33,31))                          0.000     3.665
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.684
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry at (33,31))                         0.000     3.684
| (intra 'clb' routing)                                                                            0.000     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry at (33,31))                          0.000     3.684
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.704
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry at (33,31))                         0.000     3.704
| (intra 'clb' routing)                                                                            0.000     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry at (33,31))                          0.000     3.704
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.724
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry at (33,31))                         0.000     3.724
| (intra 'clb' routing)                                                                            0.000     3.724
| (OPIN:630661 side: (BOTTOM,) (33,31))                                                            0.000     3.724
| (IPIN:617078 side: (TOP,) (33,30))                                                               0.000     3.724
| (intra 'clb' routing)                                                                            0.000     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry at (33,30))                          0.000     3.724
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.744
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry at (33,30))                         0.000     3.744
| (intra 'clb' routing)                                                                            0.000     3.744
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry at (33,30))                          0.000     3.744
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.764
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry at (33,30))                         0.000     3.764
| (intra 'clb' routing)                                                                            0.000     3.764
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry at (33,30))                          0.000     3.764
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.784
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry at (33,30))                         0.000     3.784
| (intra 'clb' routing)                                                                            0.000     3.784
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry at (33,30))                          0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.804
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry at (33,30))                         0.000     3.804
| (intra 'clb' routing)                                                                            0.000     3.804
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry at (33,30))                          0.000     3.804
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.824
$auto$alumacc.cc:485:replace_alu$27.C[28].cout[0] (adder_carry at (33,30))                         0.000     3.824
| (intra 'clb' routing)                                                                            0.000     3.824
$auto$alumacc.cc:485:replace_alu$27.C[29].cin[0] (adder_carry at (33,30))                          0.000     3.824
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.844
$auto$alumacc.cc:485:replace_alu$27.C[29].cout[0] (adder_carry at (33,30))                         0.000     3.844
| (intra 'clb' routing)                                                                            0.000     3.844
$auto$alumacc.cc:485:replace_alu$27.C[30].cin[0] (adder_carry at (33,30))                          0.000     3.844
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.864
$auto$alumacc.cc:485:replace_alu$27.C[30].cout[0] (adder_carry at (33,30))                         0.000     3.864
| (intra 'clb' routing)                                                                            0.000     3.864
$auto$alumacc.cc:485:replace_alu$27.C[31].cin[0] (adder_carry at (33,30))                          0.000     3.864
| (primitive 'adder_carry' combinational delay)                                                    0.037     3.901
$auto$alumacc.cc:485:replace_alu$27.C[31].sumout[0] (adder_carry at (33,30))                       0.000     3.901
| (intra 'clb' routing)                                                                            0.000     3.901
| (OPIN:617045 side: (RIGHT,) (33,30))                                                             0.000     3.901
| (CHANY:1280250 L4 length:4 (33,30)->(33,33))                                                     0.119     4.020
| (CHANX:1123199 L4 length:4 (33,30)->(30,30))                                                     0.119     4.139
| (IPIN:616905 side: (TOP,) (32,30))                                                               0.101     4.239
| (intra 'clb' routing)                                                                            0.085     4.324
$abc$3053$li30_li30.in[0] (.names at (32,30))                                                      0.000     4.324
| (primitive '.names' combinational delay)                                                         0.148     4.472
$abc$3053$li30_li30.out[0] (.names at (32,30))                                                     0.000     4.472
| (intra 'clb' routing)                                                                            0.000     4.472
P[30].D[0] (dffre at (32,30))                                                                      0.000     4.472
data arrival time                                                                                            4.472

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[30].C[0] (dffre at (32,30))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.472
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.609


#Path 16
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[27].D[0] (dffre at (32,30) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                                                             0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44)->(51,44))                                                     0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43)->(48,43))                                                     0.119     1.074
| (CHANY:1324567 L4 length:4 (48,43)->(48,40))                                                     0.119     1.193
| (CHANX:1164791 L4 length:4 (48,40)->(45,40))                                                     0.119     1.312
| (CHANX:1164599 L4 length:4 (45,40)->(42,40))                                                     0.119     1.431
| (CHANY:1304151 L1 length:1 (41,40)->(41,40))                                                     0.061     1.492
| (CHANX:1160283 L4 length:4 (41,39)->(38,39))                                                     0.119     1.611
| (CHANY:1295203 L4 length:4 (38,39)->(38,36))                                                     0.119     1.730
| (CHANX:1143983 L1 length:1 (38,35)->(38,35))                                                     0.061     1.791
| (CHANY:1292031 L4 length:4 (37,35)->(37,32))                                                     0.119     1.910
| (CHANY:1292045 L1 length:1 (37,33)->(37,33))                                                     0.061     1.970
| (CHANX:1131589 L4 length:4 (37,32)->(34,32))                                                     0.119     2.089
| (IPIN:646945 side: (TOP,) (34,32))                                                               0.101     2.190
| (intra 'clb' routing)                                                                            0.085     2.275
$abc$5285$new_new_n228__.in[0] (.names at (34,32))                                                 0.000     2.275
| (primitive '.names' combinational delay)                                                         0.218     2.493
$abc$5285$new_new_n228__.out[0] (.names at (34,32))                                                0.000     2.493
| (intra 'clb' routing)                                                                            0.000     2.493
| (OPIN:646931 side: (RIGHT,) (34,32))                                                             0.000     2.493
| (CHANY:1283249 L1 length:1 (34,32)->(34,32))                                                     0.061     2.554
| (CHANX:1127329 L4 length:4 (34,31)->(31,31))                                                     0.119     2.673
| (CHANY:1277426 L1 length:1 (32,32)->(32,32))                                                     0.061     2.734
| (IPIN:646673 side: (RIGHT,) (32,32))                                                             0.101     2.835
| (intra 'clb' routing)                                                                            0.085     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names at (32,32))                                0.000     2.920
| (primitive '.names' combinational delay)                                                         0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names at (32,32))                               0.000     3.072
| (intra 'clb' routing)                                                                            0.000     3.072
| (OPIN:646627 side: (RIGHT,) (32,32))                                                             0.000     3.072
| (CHANY:1277420 L1 length:1 (32,32)->(32,32))                                                     0.061     3.133
| (CHANX:1131520 L4 length:4 (33,32)->(36,32))                                                     0.119     3.252
| (IPIN:646791 side: (TOP,) (33,32))                                                               0.101     3.352
| (intra 'clb' routing)                                                                            0.184     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry at (33,32))                            0.000     3.537
| (primitive 'adder_carry' combinational delay)                                                    0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                         0.000     3.565
| (intra 'clb' routing)                                                                            0.000     3.565
| (OPIN:646789 side: (BOTTOM,) (33,32))                                                            0.000     3.565
| (IPIN:630690 side: (TOP,) (33,31))                                                               0.000     3.565
| (intra 'clb' routing)                                                                            0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                          0.000     3.565
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                         0.000     3.585
| (intra 'clb' routing)                                                                            0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                          0.000     3.585
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.605
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry at (33,31))                         0.000     3.605
| (intra 'clb' routing)                                                                            0.000     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry at (33,31))                          0.000     3.605
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.625
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry at (33,31))                         0.000     3.625
| (intra 'clb' routing)                                                                            0.000     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry at (33,31))                          0.000     3.625
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.645
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry at (33,31))                         0.000     3.645
| (intra 'clb' routing)                                                                            0.000     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry at (33,31))                          0.000     3.645
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.665
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry at (33,31))                         0.000     3.665
| (intra 'clb' routing)                                                                            0.000     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry at (33,31))                          0.000     3.665
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.684
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry at (33,31))                         0.000     3.684
| (intra 'clb' routing)                                                                            0.000     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry at (33,31))                          0.000     3.684
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.704
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry at (33,31))                         0.000     3.704
| (intra 'clb' routing)                                                                            0.000     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry at (33,31))                          0.000     3.704
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.724
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry at (33,31))                         0.000     3.724
| (intra 'clb' routing)                                                                            0.000     3.724
| (OPIN:630661 side: (BOTTOM,) (33,31))                                                            0.000     3.724
| (IPIN:617078 side: (TOP,) (33,30))                                                               0.000     3.724
| (intra 'clb' routing)                                                                            0.000     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry at (33,30))                          0.000     3.724
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.744
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry at (33,30))                         0.000     3.744
| (intra 'clb' routing)                                                                            0.000     3.744
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry at (33,30))                          0.000     3.744
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.764
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry at (33,30))                         0.000     3.764
| (intra 'clb' routing)                                                                            0.000     3.764
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry at (33,30))                          0.000     3.764
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.784
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry at (33,30))                         0.000     3.784
| (intra 'clb' routing)                                                                            0.000     3.784
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry at (33,30))                          0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.804
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry at (33,30))                         0.000     3.804
| (intra 'clb' routing)                                                                            0.000     3.804
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry at (33,30))                          0.000     3.804
| (primitive 'adder_carry' combinational delay)                                                    0.037     3.841
$auto$alumacc.cc:485:replace_alu$27.C[28].sumout[0] (adder_carry at (33,30))                       0.000     3.841
| (intra 'clb' routing)                                                                            0.000     3.841
| (OPIN:617036 side: (RIGHT,) (33,30))                                                             0.000     3.841
| (CHANY:1280200 L1 length:1 (33,30)->(33,30))                                                     0.061     3.902
| (CHANX:1123339 L1 length:1 (33,30)->(33,30))                                                     0.061     3.963
| (CHANY:1277155 L4 length:4 (32,30)->(32,27))                                                     0.119     4.082
| (IPIN:616932 side: (RIGHT,) (32,30))                                                             0.101     4.183
| (intra 'clb' routing)                                                                            0.085     4.268
$abc$3053$li27_li27.in[0] (.names at (32,30))                                                     -0.000     4.268
| (primitive '.names' combinational delay)                                                         0.197     4.465
$abc$3053$li27_li27.out[0] (.names at (32,30))                                                     0.000     4.465
| (intra 'clb' routing)                                                                            0.000     4.465
P[27].D[0] (dffre at (32,30))                                                                      0.000     4.465
data arrival time                                                                                            4.465

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[27].C[0] (dffre at (32,30))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.465
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.602


#Path 17
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[28].D[0] (dffre at (32,30) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                                                             0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44)->(51,44))                                                     0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43)->(48,43))                                                     0.119     1.074
| (CHANY:1324567 L4 length:4 (48,43)->(48,40))                                                     0.119     1.193
| (CHANX:1164791 L4 length:4 (48,40)->(45,40))                                                     0.119     1.312
| (CHANX:1164599 L4 length:4 (45,40)->(42,40))                                                     0.119     1.431
| (CHANY:1304151 L1 length:1 (41,40)->(41,40))                                                     0.061     1.492
| (CHANX:1160283 L4 length:4 (41,39)->(38,39))                                                     0.119     1.611
| (CHANY:1295203 L4 length:4 (38,39)->(38,36))                                                     0.119     1.730
| (CHANX:1143983 L1 length:1 (38,35)->(38,35))                                                     0.061     1.791
| (CHANY:1292031 L4 length:4 (37,35)->(37,32))                                                     0.119     1.910
| (CHANY:1292045 L1 length:1 (37,33)->(37,33))                                                     0.061     1.970
| (CHANX:1131589 L4 length:4 (37,32)->(34,32))                                                     0.119     2.089
| (IPIN:646945 side: (TOP,) (34,32))                                                               0.101     2.190
| (intra 'clb' routing)                                                                            0.085     2.275
$abc$5285$new_new_n228__.in[0] (.names at (34,32))                                                 0.000     2.275
| (primitive '.names' combinational delay)                                                         0.218     2.493
$abc$5285$new_new_n228__.out[0] (.names at (34,32))                                                0.000     2.493
| (intra 'clb' routing)                                                                            0.000     2.493
| (OPIN:646931 side: (RIGHT,) (34,32))                                                             0.000     2.493
| (CHANY:1283249 L1 length:1 (34,32)->(34,32))                                                     0.061     2.554
| (CHANX:1127329 L4 length:4 (34,31)->(31,31))                                                     0.119     2.673
| (CHANY:1277426 L1 length:1 (32,32)->(32,32))                                                     0.061     2.734
| (IPIN:646673 side: (RIGHT,) (32,32))                                                             0.101     2.835
| (intra 'clb' routing)                                                                            0.085     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names at (32,32))                                0.000     2.920
| (primitive '.names' combinational delay)                                                         0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names at (32,32))                               0.000     3.072
| (intra 'clb' routing)                                                                            0.000     3.072
| (OPIN:646627 side: (RIGHT,) (32,32))                                                             0.000     3.072
| (CHANY:1277420 L1 length:1 (32,32)->(32,32))                                                     0.061     3.133
| (CHANX:1131520 L4 length:4 (33,32)->(36,32))                                                     0.119     3.252
| (IPIN:646791 side: (TOP,) (33,32))                                                               0.101     3.352
| (intra 'clb' routing)                                                                            0.184     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry at (33,32))                            0.000     3.537
| (primitive 'adder_carry' combinational delay)                                                    0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                         0.000     3.565
| (intra 'clb' routing)                                                                            0.000     3.565
| (OPIN:646789 side: (BOTTOM,) (33,32))                                                            0.000     3.565
| (IPIN:630690 side: (TOP,) (33,31))                                                               0.000     3.565
| (intra 'clb' routing)                                                                            0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                          0.000     3.565
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                         0.000     3.585
| (intra 'clb' routing)                                                                            0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                          0.000     3.585
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.605
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry at (33,31))                         0.000     3.605
| (intra 'clb' routing)                                                                            0.000     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry at (33,31))                          0.000     3.605
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.625
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry at (33,31))                         0.000     3.625
| (intra 'clb' routing)                                                                            0.000     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry at (33,31))                          0.000     3.625
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.645
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry at (33,31))                         0.000     3.645
| (intra 'clb' routing)                                                                            0.000     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry at (33,31))                          0.000     3.645
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.665
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry at (33,31))                         0.000     3.665
| (intra 'clb' routing)                                                                            0.000     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry at (33,31))                          0.000     3.665
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.684
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry at (33,31))                         0.000     3.684
| (intra 'clb' routing)                                                                            0.000     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry at (33,31))                          0.000     3.684
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.704
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry at (33,31))                         0.000     3.704
| (intra 'clb' routing)                                                                            0.000     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry at (33,31))                          0.000     3.704
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.724
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry at (33,31))                         0.000     3.724
| (intra 'clb' routing)                                                                            0.000     3.724
| (OPIN:630661 side: (BOTTOM,) (33,31))                                                            0.000     3.724
| (IPIN:617078 side: (TOP,) (33,30))                                                               0.000     3.724
| (intra 'clb' routing)                                                                            0.000     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry at (33,30))                          0.000     3.724
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.744
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry at (33,30))                         0.000     3.744
| (intra 'clb' routing)                                                                            0.000     3.744
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry at (33,30))                          0.000     3.744
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.764
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry at (33,30))                         0.000     3.764
| (intra 'clb' routing)                                                                            0.000     3.764
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry at (33,30))                          0.000     3.764
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.784
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry at (33,30))                         0.000     3.784
| (intra 'clb' routing)                                                                            0.000     3.784
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry at (33,30))                          0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.804
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry at (33,30))                         0.000     3.804
| (intra 'clb' routing)                                                                            0.000     3.804
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry at (33,30))                          0.000     3.804
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.824
$auto$alumacc.cc:485:replace_alu$27.C[28].cout[0] (adder_carry at (33,30))                         0.000     3.824
| (intra 'clb' routing)                                                                            0.000     3.824
$auto$alumacc.cc:485:replace_alu$27.C[29].cin[0] (adder_carry at (33,30))                          0.000     3.824
| (primitive 'adder_carry' combinational delay)                                                    0.037     3.861
$auto$alumacc.cc:485:replace_alu$27.C[29].sumout[0] (adder_carry at (33,30))                       0.000     3.861
| (intra 'clb' routing)                                                                            0.000     3.861
| (OPIN:617039 side: (RIGHT,) (33,30))                                                             0.000     3.861
| (CHANY:1280207 L1 length:1 (33,30)->(33,30))                                                     0.061     3.922
| (CHANX:1119139 L4 length:4 (33,29)->(30,29))                                                     0.119     4.041
| (CHANY:1277302 L1 length:1 (32,30)->(32,30))                                                     0.061     4.102
| (CHANX:1123289 L1 length:1 (32,30)->(32,30))                                                     0.061     4.163
| (IPIN:616908 side: (TOP,) (32,30))                                                               0.101     4.263
| (intra 'clb' routing)                                                                            0.085     4.349
$abc$3053$li28_li28.in[0] (.names at (32,30))                                                     -0.000     4.349
| (primitive '.names' combinational delay)                                                         0.099     4.448
$abc$3053$li28_li28.out[0] (.names at (32,30))                                                     0.000     4.448
| (intra 'clb' routing)                                                                            0.000     4.448
P[28].D[0] (dffre at (32,30))                                                                      0.000     4.448
data arrival time                                                                                            4.448

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[28].C[0] (dffre at (32,30))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.448
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.585


#Path 18
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[21].D[0] (dffre at (34,33) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                                                             0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44)->(51,44))                                                     0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43)->(48,43))                                                     0.119     1.074
| (CHANY:1324567 L4 length:4 (48,43)->(48,40))                                                     0.119     1.193
| (CHANX:1164791 L4 length:4 (48,40)->(45,40))                                                     0.119     1.312
| (CHANX:1164599 L4 length:4 (45,40)->(42,40))                                                     0.119     1.431
| (CHANY:1304151 L1 length:1 (41,40)->(41,40))                                                     0.061     1.492
| (CHANX:1160283 L4 length:4 (41,39)->(38,39))                                                     0.119     1.611
| (CHANY:1295203 L4 length:4 (38,39)->(38,36))                                                     0.119     1.730
| (CHANX:1143983 L1 length:1 (38,35)->(38,35))                                                     0.061     1.791
| (CHANY:1292031 L4 length:4 (37,35)->(37,32))                                                     0.119     1.910
| (CHANY:1292045 L1 length:1 (37,33)->(37,33))                                                     0.061     1.970
| (CHANX:1131589 L4 length:4 (37,32)->(34,32))                                                     0.119     2.089
| (IPIN:646945 side: (TOP,) (34,32))                                                               0.101     2.190
| (intra 'clb' routing)                                                                            0.085     2.275
$abc$5285$new_new_n228__.in[0] (.names at (34,32))                                                 0.000     2.275
| (primitive '.names' combinational delay)                                                         0.218     2.493
$abc$5285$new_new_n228__.out[0] (.names at (34,32))                                                0.000     2.493
| (intra 'clb' routing)                                                                            0.000     2.493
| (OPIN:646931 side: (RIGHT,) (34,32))                                                             0.000     2.493
| (CHANY:1283249 L1 length:1 (34,32)->(34,32))                                                     0.061     2.554
| (CHANX:1127329 L4 length:4 (34,31)->(31,31))                                                     0.119     2.673
| (CHANY:1277426 L1 length:1 (32,32)->(32,32))                                                     0.061     2.734
| (IPIN:646673 side: (RIGHT,) (32,32))                                                             0.101     2.835
| (intra 'clb' routing)                                                                            0.085     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names at (32,32))                                0.000     2.920
| (primitive '.names' combinational delay)                                                         0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names at (32,32))                               0.000     3.072
| (intra 'clb' routing)                                                                            0.000     3.072
| (OPIN:646627 side: (RIGHT,) (32,32))                                                             0.000     3.072
| (CHANY:1277420 L1 length:1 (32,32)->(32,32))                                                     0.061     3.133
| (CHANX:1131520 L4 length:4 (33,32)->(36,32))                                                     0.119     3.252
| (IPIN:646791 side: (TOP,) (33,32))                                                               0.101     3.352
| (intra 'clb' routing)                                                                            0.184     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry at (33,32))                            0.000     3.537
| (primitive 'adder_carry' combinational delay)                                                    0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                         0.000     3.565
| (intra 'clb' routing)                                                                            0.000     3.565
| (OPIN:646789 side: (BOTTOM,) (33,32))                                                            0.000     3.565
| (IPIN:630690 side: (TOP,) (33,31))                                                               0.000     3.565
| (intra 'clb' routing)                                                                            0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                          0.000     3.565
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                         0.000     3.585
| (intra 'clb' routing)                                                                            0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                          0.000     3.585
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.605
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry at (33,31))                         0.000     3.605
| (intra 'clb' routing)                                                                            0.000     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry at (33,31))                          0.000     3.605
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.625
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry at (33,31))                         0.000     3.625
| (intra 'clb' routing)                                                                            0.000     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry at (33,31))                          0.000     3.625
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.645
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry at (33,31))                         0.000     3.645
| (intra 'clb' routing)                                                                            0.000     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry at (33,31))                          0.000     3.645
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.665
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry at (33,31))                         0.000     3.665
| (intra 'clb' routing)                                                                            0.000     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry at (33,31))                          0.000     3.665
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.684
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry at (33,31))                         0.000     3.684
| (intra 'clb' routing)                                                                            0.000     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry at (33,31))                          0.000     3.684
| (primitive 'adder_carry' combinational delay)                                                    0.037     3.721
$auto$alumacc.cc:485:replace_alu$27.C[22].sumout[0] (adder_carry at (33,31))                       0.000     3.721
| (intra 'clb' routing)                                                                            0.000     3.721
| (OPIN:630654 side: (RIGHT,) (33,31))                                                             0.000     3.721
| (CHANY:1280324 L4 length:4 (33,31)->(33,34))                                                     0.119     3.840
| (CHANX:1135616 L1 length:1 (34,33)->(34,33))                                                     0.061     3.901
| (CHANY:1283327 L1 length:1 (34,33)->(34,33))                                                     0.061     3.962
| (IPIN:663109 side: (RIGHT,) (34,33))                                                             0.101     4.063
| (intra 'clb' routing)                                                                            0.085     4.148
$abc$3053$li21_li21.in[0] (.names at (34,33))                                                     -0.000     4.148
| (primitive '.names' combinational delay)                                                         0.197     4.345
$abc$3053$li21_li21.out[0] (.names at (34,33))                                                     0.000     4.345
| (intra 'clb' routing)                                                                            0.000     4.345
P[21].D[0] (dffre at (34,33))                                                                      0.000     4.345
data arrival time                                                                                            4.345

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[21].C[0] (dffre at (34,33))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.345
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.482


#Path 19
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[26].D[0] (dffre at (32,30) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                                                             0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44)->(51,44))                                                     0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43)->(48,43))                                                     0.119     1.074
| (CHANY:1324567 L4 length:4 (48,43)->(48,40))                                                     0.119     1.193
| (CHANX:1164791 L4 length:4 (48,40)->(45,40))                                                     0.119     1.312
| (CHANX:1164599 L4 length:4 (45,40)->(42,40))                                                     0.119     1.431
| (CHANY:1304151 L1 length:1 (41,40)->(41,40))                                                     0.061     1.492
| (CHANX:1160283 L4 length:4 (41,39)->(38,39))                                                     0.119     1.611
| (CHANY:1295203 L4 length:4 (38,39)->(38,36))                                                     0.119     1.730
| (CHANX:1143983 L1 length:1 (38,35)->(38,35))                                                     0.061     1.791
| (CHANY:1292031 L4 length:4 (37,35)->(37,32))                                                     0.119     1.910
| (CHANY:1292045 L1 length:1 (37,33)->(37,33))                                                     0.061     1.970
| (CHANX:1131589 L4 length:4 (37,32)->(34,32))                                                     0.119     2.089
| (IPIN:646945 side: (TOP,) (34,32))                                                               0.101     2.190
| (intra 'clb' routing)                                                                            0.085     2.275
$abc$5285$new_new_n228__.in[0] (.names at (34,32))                                                 0.000     2.275
| (primitive '.names' combinational delay)                                                         0.218     2.493
$abc$5285$new_new_n228__.out[0] (.names at (34,32))                                                0.000     2.493
| (intra 'clb' routing)                                                                            0.000     2.493
| (OPIN:646931 side: (RIGHT,) (34,32))                                                             0.000     2.493
| (CHANY:1283249 L1 length:1 (34,32)->(34,32))                                                     0.061     2.554
| (CHANX:1127329 L4 length:4 (34,31)->(31,31))                                                     0.119     2.673
| (CHANY:1277426 L1 length:1 (32,32)->(32,32))                                                     0.061     2.734
| (IPIN:646673 side: (RIGHT,) (32,32))                                                             0.101     2.835
| (intra 'clb' routing)                                                                            0.085     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names at (32,32))                                0.000     2.920
| (primitive '.names' combinational delay)                                                         0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names at (32,32))                               0.000     3.072
| (intra 'clb' routing)                                                                            0.000     3.072
| (OPIN:646627 side: (RIGHT,) (32,32))                                                             0.000     3.072
| (CHANY:1277420 L1 length:1 (32,32)->(32,32))                                                     0.061     3.133
| (CHANX:1131520 L4 length:4 (33,32)->(36,32))                                                     0.119     3.252
| (IPIN:646791 side: (TOP,) (33,32))                                                               0.101     3.352
| (intra 'clb' routing)                                                                            0.184     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry at (33,32))                            0.000     3.537
| (primitive 'adder_carry' combinational delay)                                                    0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                         0.000     3.565
| (intra 'clb' routing)                                                                            0.000     3.565
| (OPIN:646789 side: (BOTTOM,) (33,32))                                                            0.000     3.565
| (IPIN:630690 side: (TOP,) (33,31))                                                               0.000     3.565
| (intra 'clb' routing)                                                                            0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                          0.000     3.565
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                         0.000     3.585
| (intra 'clb' routing)                                                                            0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                          0.000     3.585
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.605
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry at (33,31))                         0.000     3.605
| (intra 'clb' routing)                                                                            0.000     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry at (33,31))                          0.000     3.605
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.625
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry at (33,31))                         0.000     3.625
| (intra 'clb' routing)                                                                            0.000     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry at (33,31))                          0.000     3.625
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.645
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry at (33,31))                         0.000     3.645
| (intra 'clb' routing)                                                                            0.000     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry at (33,31))                          0.000     3.645
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.665
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry at (33,31))                         0.000     3.665
| (intra 'clb' routing)                                                                            0.000     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry at (33,31))                          0.000     3.665
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.684
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry at (33,31))                         0.000     3.684
| (intra 'clb' routing)                                                                            0.000     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry at (33,31))                          0.000     3.684
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.704
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry at (33,31))                         0.000     3.704
| (intra 'clb' routing)                                                                            0.000     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry at (33,31))                          0.000     3.704
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.724
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry at (33,31))                         0.000     3.724
| (intra 'clb' routing)                                                                            0.000     3.724
| (OPIN:630661 side: (BOTTOM,) (33,31))                                                            0.000     3.724
| (IPIN:617078 side: (TOP,) (33,30))                                                               0.000     3.724
| (intra 'clb' routing)                                                                            0.000     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry at (33,30))                          0.000     3.724
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.744
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry at (33,30))                         0.000     3.744
| (intra 'clb' routing)                                                                            0.000     3.744
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry at (33,30))                          0.000     3.744
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.764
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry at (33,30))                         0.000     3.764
| (intra 'clb' routing)                                                                            0.000     3.764
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry at (33,30))                          0.000     3.764
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.784
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry at (33,30))                         0.000     3.784
| (intra 'clb' routing)                                                                            0.000     3.784
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry at (33,30))                          0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.037     3.821
$auto$alumacc.cc:485:replace_alu$27.C[27].sumout[0] (adder_carry at (33,30))                       0.000     3.821
| (intra 'clb' routing)                                                                            0.000     3.821
| (OPIN:617033 side: (TOP,) (33,30))                                                               0.000     3.821
| (CHANX:1123179 L4 length:4 (33,30)->(30,30))                                                     0.119     3.940
| (CHANX:1123279 L1 length:1 (32,30)->(32,30))                                                     0.061     4.001
| (IPIN:616903 side: (TOP,) (32,30))                                                               0.101     4.102
| (intra 'clb' routing)                                                                            0.085     4.187
$abc$3053$li26_li26.in[0] (.names at (32,30))                                                      0.000     4.187
| (primitive '.names' combinational delay)                                                         0.148     4.335
$abc$3053$li26_li26.out[0] (.names at (32,30))                                                     0.000     4.335
| (intra 'clb' routing)                                                                            0.000     4.335
P[26].D[0] (dffre at (32,30))                                                                      0.000     4.335
data arrival time                                                                                            4.335

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[26].C[0] (dffre at (32,30))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.335
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.472


#Path 20
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[16].D[0] (dffre at (34,33) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                                                             0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44)->(51,44))                                                     0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43)->(48,43))                                                     0.119     1.074
| (CHANY:1324567 L4 length:4 (48,43)->(48,40))                                                     0.119     1.193
| (CHANX:1164791 L4 length:4 (48,40)->(45,40))                                                     0.119     1.312
| (CHANX:1164599 L4 length:4 (45,40)->(42,40))                                                     0.119     1.431
| (CHANY:1304151 L1 length:1 (41,40)->(41,40))                                                     0.061     1.492
| (CHANX:1160283 L4 length:4 (41,39)->(38,39))                                                     0.119     1.611
| (CHANY:1295203 L4 length:4 (38,39)->(38,36))                                                     0.119     1.730
| (CHANX:1143983 L1 length:1 (38,35)->(38,35))                                                     0.061     1.791
| (CHANY:1292031 L4 length:4 (37,35)->(37,32))                                                     0.119     1.910
| (CHANY:1292045 L1 length:1 (37,33)->(37,33))                                                     0.061     1.970
| (CHANX:1131589 L4 length:4 (37,32)->(34,32))                                                     0.119     2.089
| (IPIN:646945 side: (TOP,) (34,32))                                                               0.101     2.190
| (intra 'clb' routing)                                                                            0.085     2.275
$abc$5285$new_new_n228__.in[0] (.names at (34,32))                                                 0.000     2.275
| (primitive '.names' combinational delay)                                                         0.218     2.493
$abc$5285$new_new_n228__.out[0] (.names at (34,32))                                                0.000     2.493
| (intra 'clb' routing)                                                                            0.000     2.493
| (OPIN:646931 side: (RIGHT,) (34,32))                                                             0.000     2.493
| (CHANY:1283249 L1 length:1 (34,32)->(34,32))                                                     0.061     2.554
| (CHANX:1127329 L4 length:4 (34,31)->(31,31))                                                     0.119     2.673
| (CHANY:1277426 L1 length:1 (32,32)->(32,32))                                                     0.061     2.734
| (IPIN:646673 side: (RIGHT,) (32,32))                                                             0.101     2.835
| (intra 'clb' routing)                                                                            0.085     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names at (32,32))                                0.000     2.920
| (primitive '.names' combinational delay)                                                         0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names at (32,32))                               0.000     3.072
| (intra 'clb' routing)                                                                            0.000     3.072
| (OPIN:646627 side: (RIGHT,) (32,32))                                                             0.000     3.072
| (CHANY:1277420 L1 length:1 (32,32)->(32,32))                                                     0.061     3.133
| (CHANX:1131520 L4 length:4 (33,32)->(36,32))                                                     0.119     3.252
| (IPIN:646791 side: (TOP,) (33,32))                                                               0.101     3.352
| (intra 'clb' routing)                                                                            0.184     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry at (33,32))                            0.000     3.537
| (primitive 'adder_carry' combinational delay)                                                    0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                         0.000     3.565
| (intra 'clb' routing)                                                                            0.000     3.565
| (OPIN:646789 side: (BOTTOM,) (33,32))                                                            0.000     3.565
| (IPIN:630690 side: (TOP,) (33,31))                                                               0.000     3.565
| (intra 'clb' routing)                                                                            0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                          0.000     3.565
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                         0.000     3.585
| (intra 'clb' routing)                                                                            0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                          0.000     3.585
| (primitive 'adder_carry' combinational delay)                                                    0.037     3.622
$auto$alumacc.cc:485:replace_alu$27.C[17].sumout[0] (adder_carry at (33,31))                       0.000     3.622
| (intra 'clb' routing)                                                                            0.000     3.622
| (OPIN:630639 side: (TOP,) (33,31))                                                               0.000     3.622
| (CHANX:1127454 L4 length:4 (33,31)->(36,31))                                                     0.119     3.741
| (CHANX:1127466 L1 length:1 (34,31)->(34,31))                                                     0.061     3.802
| (CHANY:1283302 L4 length:4 (34,32)->(34,35))                                                     0.119     3.921
| (CHANX:1135621 L1 length:1 (34,33)->(34,33))                                                     0.061     3.982
| (IPIN:663084 side: (TOP,) (34,33))                                                               0.101     4.082
| (intra 'clb' routing)                                                                            0.085     4.167
$abc$3053$li16_li16.in[0] (.names at (34,33))                                                      0.000     4.167
| (primitive '.names' combinational delay)                                                         0.136     4.303
$abc$3053$li16_li16.out[0] (.names at (34,33))                                                     0.000     4.303
| (intra 'clb' routing)                                                                            0.000     4.303
P[16].D[0] (dffre at (34,33))                                                                      0.000     4.303
data arrival time                                                                                            4.303

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[16].C[0] (dffre at (34,33))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.303
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.440


#Path 21
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[18].D[0] (dffre at (34,33) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                                                             0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44)->(51,44))                                                     0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43)->(48,43))                                                     0.119     1.074
| (CHANY:1324567 L4 length:4 (48,43)->(48,40))                                                     0.119     1.193
| (CHANX:1164791 L4 length:4 (48,40)->(45,40))                                                     0.119     1.312
| (CHANX:1164599 L4 length:4 (45,40)->(42,40))                                                     0.119     1.431
| (CHANY:1304151 L1 length:1 (41,40)->(41,40))                                                     0.061     1.492
| (CHANX:1160283 L4 length:4 (41,39)->(38,39))                                                     0.119     1.611
| (CHANY:1295203 L4 length:4 (38,39)->(38,36))                                                     0.119     1.730
| (CHANX:1143983 L1 length:1 (38,35)->(38,35))                                                     0.061     1.791
| (CHANY:1292031 L4 length:4 (37,35)->(37,32))                                                     0.119     1.910
| (CHANY:1292045 L1 length:1 (37,33)->(37,33))                                                     0.061     1.970
| (CHANX:1131589 L4 length:4 (37,32)->(34,32))                                                     0.119     2.089
| (IPIN:646945 side: (TOP,) (34,32))                                                               0.101     2.190
| (intra 'clb' routing)                                                                            0.085     2.275
$abc$5285$new_new_n228__.in[0] (.names at (34,32))                                                 0.000     2.275
| (primitive '.names' combinational delay)                                                         0.218     2.493
$abc$5285$new_new_n228__.out[0] (.names at (34,32))                                                0.000     2.493
| (intra 'clb' routing)                                                                            0.000     2.493
| (OPIN:646931 side: (RIGHT,) (34,32))                                                             0.000     2.493
| (CHANY:1283249 L1 length:1 (34,32)->(34,32))                                                     0.061     2.554
| (CHANX:1127329 L4 length:4 (34,31)->(31,31))                                                     0.119     2.673
| (CHANY:1277426 L1 length:1 (32,32)->(32,32))                                                     0.061     2.734
| (IPIN:646673 side: (RIGHT,) (32,32))                                                             0.101     2.835
| (intra 'clb' routing)                                                                            0.085     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names at (32,32))                                0.000     2.920
| (primitive '.names' combinational delay)                                                         0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names at (32,32))                               0.000     3.072
| (intra 'clb' routing)                                                                            0.000     3.072
| (OPIN:646627 side: (RIGHT,) (32,32))                                                             0.000     3.072
| (CHANY:1277420 L1 length:1 (32,32)->(32,32))                                                     0.061     3.133
| (CHANX:1131520 L4 length:4 (33,32)->(36,32))                                                     0.119     3.252
| (IPIN:646791 side: (TOP,) (33,32))                                                               0.101     3.352
| (intra 'clb' routing)                                                                            0.184     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry at (33,32))                            0.000     3.537
| (primitive 'adder_carry' combinational delay)                                                    0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                         0.000     3.565
| (intra 'clb' routing)                                                                            0.000     3.565
| (OPIN:646789 side: (BOTTOM,) (33,32))                                                            0.000     3.565
| (IPIN:630690 side: (TOP,) (33,31))                                                               0.000     3.565
| (intra 'clb' routing)                                                                            0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                          0.000     3.565
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                         0.000     3.585
| (intra 'clb' routing)                                                                            0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                          0.000     3.585
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.605
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry at (33,31))                         0.000     3.605
| (intra 'clb' routing)                                                                            0.000     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry at (33,31))                          0.000     3.605
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.625
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry at (33,31))                         0.000     3.625
| (intra 'clb' routing)                                                                            0.000     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry at (33,31))                          0.000     3.625
| (primitive 'adder_carry' combinational delay)                                                    0.037     3.662
$auto$alumacc.cc:485:replace_alu$27.C[19].sumout[0] (adder_carry at (33,31))                       0.000     3.662
| (intra 'clb' routing)                                                                            0.000     3.662
| (OPIN:630645 side: (TOP,) (33,31))                                                               0.000     3.662
| (CHANX:1127418 L1 length:1 (33,31)->(33,31))                                                     0.061     3.723
| (CHANY:1280374 L4 length:4 (33,32)->(33,35))                                                     0.119     3.842
| (CHANX:1135636 L4 length:4 (34,33)->(37,33))                                                     0.119     3.960
| (IPIN:663086 side: (TOP,) (34,33))                                                               0.101     4.061
| (intra 'clb' routing)                                                                            0.085     4.146
$abc$3053$li18_li18.in[0] (.names at (34,33))                                                      0.000     4.146
| (primitive '.names' combinational delay)                                                         0.136     4.282
$abc$3053$li18_li18.out[0] (.names at (34,33))                                                     0.000     4.282
| (intra 'clb' routing)                                                                            0.000     4.282
P[18].D[0] (dffre at (34,33))                                                                      0.000     4.282
data arrival time                                                                                            4.282

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[18].C[0] (dffre at (34,33))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.282
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.419


#Path 22
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[20].D[0] (dffre at (34,33) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                                                             0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44)->(51,44))                                                     0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43)->(48,43))                                                     0.119     1.074
| (CHANY:1324567 L4 length:4 (48,43)->(48,40))                                                     0.119     1.193
| (CHANX:1164791 L4 length:4 (48,40)->(45,40))                                                     0.119     1.312
| (CHANX:1164599 L4 length:4 (45,40)->(42,40))                                                     0.119     1.431
| (CHANY:1304151 L1 length:1 (41,40)->(41,40))                                                     0.061     1.492
| (CHANX:1160283 L4 length:4 (41,39)->(38,39))                                                     0.119     1.611
| (CHANY:1295203 L4 length:4 (38,39)->(38,36))                                                     0.119     1.730
| (CHANX:1143983 L1 length:1 (38,35)->(38,35))                                                     0.061     1.791
| (CHANY:1292031 L4 length:4 (37,35)->(37,32))                                                     0.119     1.910
| (CHANY:1292045 L1 length:1 (37,33)->(37,33))                                                     0.061     1.970
| (CHANX:1131589 L4 length:4 (37,32)->(34,32))                                                     0.119     2.089
| (IPIN:646945 side: (TOP,) (34,32))                                                               0.101     2.190
| (intra 'clb' routing)                                                                            0.085     2.275
$abc$5285$new_new_n228__.in[0] (.names at (34,32))                                                 0.000     2.275
| (primitive '.names' combinational delay)                                                         0.218     2.493
$abc$5285$new_new_n228__.out[0] (.names at (34,32))                                                0.000     2.493
| (intra 'clb' routing)                                                                            0.000     2.493
| (OPIN:646931 side: (RIGHT,) (34,32))                                                             0.000     2.493
| (CHANY:1283249 L1 length:1 (34,32)->(34,32))                                                     0.061     2.554
| (CHANX:1127329 L4 length:4 (34,31)->(31,31))                                                     0.119     2.673
| (CHANY:1277426 L1 length:1 (32,32)->(32,32))                                                     0.061     2.734
| (IPIN:646673 side: (RIGHT,) (32,32))                                                             0.101     2.835
| (intra 'clb' routing)                                                                            0.085     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names at (32,32))                                0.000     2.920
| (primitive '.names' combinational delay)                                                         0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names at (32,32))                               0.000     3.072
| (intra 'clb' routing)                                                                            0.000     3.072
| (OPIN:646627 side: (RIGHT,) (32,32))                                                             0.000     3.072
| (CHANY:1277420 L1 length:1 (32,32)->(32,32))                                                     0.061     3.133
| (CHANX:1131520 L4 length:4 (33,32)->(36,32))                                                     0.119     3.252
| (IPIN:646791 side: (TOP,) (33,32))                                                               0.101     3.352
| (intra 'clb' routing)                                                                            0.184     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry at (33,32))                            0.000     3.537
| (primitive 'adder_carry' combinational delay)                                                    0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                         0.000     3.565
| (intra 'clb' routing)                                                                            0.000     3.565
| (OPIN:646789 side: (BOTTOM,) (33,32))                                                            0.000     3.565
| (IPIN:630690 side: (TOP,) (33,31))                                                               0.000     3.565
| (intra 'clb' routing)                                                                            0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                          0.000     3.565
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                         0.000     3.585
| (intra 'clb' routing)                                                                            0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                          0.000     3.585
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.605
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry at (33,31))                         0.000     3.605
| (intra 'clb' routing)                                                                            0.000     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry at (33,31))                          0.000     3.605
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.625
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry at (33,31))                         0.000     3.625
| (intra 'clb' routing)                                                                            0.000     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry at (33,31))                          0.000     3.625
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.645
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry at (33,31))                         0.000     3.645
| (intra 'clb' routing)                                                                            0.000     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry at (33,31))                          0.000     3.645
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.665
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry at (33,31))                         0.000     3.665
| (intra 'clb' routing)                                                                            0.000     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry at (33,31))                          0.000     3.665
| (primitive 'adder_carry' combinational delay)                                                    0.037     3.702
$auto$alumacc.cc:485:replace_alu$27.C[21].sumout[0] (adder_carry at (33,31))                       0.000     3.702
| (intra 'clb' routing)                                                                            0.000     3.702
| (OPIN:630651 side: (RIGHT,) (33,31))                                                             0.000     3.702
| (CHANY:1280302 L4 length:4 (33,31)->(33,34))                                                     0.119     3.820
| (CHANX:1135614 L1 length:1 (34,33)->(34,33))                                                     0.061     3.881
| (CHANY:1283325 L1 length:1 (34,33)->(34,33))                                                     0.061     3.942
| (IPIN:663108 side: (RIGHT,) (34,33))                                                             0.101     4.043
| (intra 'clb' routing)                                                                            0.085     4.128
$abc$3053$li20_li20.in[0] (.names at (34,33))                                                     -0.000     4.128
| (primitive '.names' combinational delay)                                                         0.148     4.276
$abc$3053$li20_li20.out[0] (.names at (34,33))                                                     0.000     4.276
| (intra 'clb' routing)                                                                            0.000     4.276
P[20].D[0] (dffre at (34,33))                                                                      0.000     4.276
data arrival time                                                                                            4.276

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[20].C[0] (dffre at (34,33))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.276
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.413


#Path 23
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[22].D[0] (dffre at (32,32) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                                                             0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44)->(51,44))                                                     0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43)->(48,43))                                                     0.119     1.074
| (CHANY:1324567 L4 length:4 (48,43)->(48,40))                                                     0.119     1.193
| (CHANX:1164791 L4 length:4 (48,40)->(45,40))                                                     0.119     1.312
| (CHANX:1164599 L4 length:4 (45,40)->(42,40))                                                     0.119     1.431
| (CHANY:1304151 L1 length:1 (41,40)->(41,40))                                                     0.061     1.492
| (CHANX:1160283 L4 length:4 (41,39)->(38,39))                                                     0.119     1.611
| (CHANY:1295203 L4 length:4 (38,39)->(38,36))                                                     0.119     1.730
| (CHANX:1143983 L1 length:1 (38,35)->(38,35))                                                     0.061     1.791
| (CHANY:1292031 L4 length:4 (37,35)->(37,32))                                                     0.119     1.910
| (CHANY:1292045 L1 length:1 (37,33)->(37,33))                                                     0.061     1.970
| (CHANX:1131589 L4 length:4 (37,32)->(34,32))                                                     0.119     2.089
| (IPIN:646945 side: (TOP,) (34,32))                                                               0.101     2.190
| (intra 'clb' routing)                                                                            0.085     2.275
$abc$5285$new_new_n228__.in[0] (.names at (34,32))                                                 0.000     2.275
| (primitive '.names' combinational delay)                                                         0.218     2.493
$abc$5285$new_new_n228__.out[0] (.names at (34,32))                                                0.000     2.493
| (intra 'clb' routing)                                                                            0.000     2.493
| (OPIN:646931 side: (RIGHT,) (34,32))                                                             0.000     2.493
| (CHANY:1283249 L1 length:1 (34,32)->(34,32))                                                     0.061     2.554
| (CHANX:1127329 L4 length:4 (34,31)->(31,31))                                                     0.119     2.673
| (CHANY:1277426 L1 length:1 (32,32)->(32,32))                                                     0.061     2.734
| (IPIN:646673 side: (RIGHT,) (32,32))                                                             0.101     2.835
| (intra 'clb' routing)                                                                            0.085     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names at (32,32))                                0.000     2.920
| (primitive '.names' combinational delay)                                                         0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names at (32,32))                               0.000     3.072
| (intra 'clb' routing)                                                                            0.000     3.072
| (OPIN:646627 side: (RIGHT,) (32,32))                                                             0.000     3.072
| (CHANY:1277420 L1 length:1 (32,32)->(32,32))                                                     0.061     3.133
| (CHANX:1131520 L4 length:4 (33,32)->(36,32))                                                     0.119     3.252
| (IPIN:646791 side: (TOP,) (33,32))                                                               0.101     3.352
| (intra 'clb' routing)                                                                            0.184     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry at (33,32))                            0.000     3.537
| (primitive 'adder_carry' combinational delay)                                                    0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                         0.000     3.565
| (intra 'clb' routing)                                                                            0.000     3.565
| (OPIN:646789 side: (BOTTOM,) (33,32))                                                            0.000     3.565
| (IPIN:630690 side: (TOP,) (33,31))                                                               0.000     3.565
| (intra 'clb' routing)                                                                            0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                          0.000     3.565
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                         0.000     3.585
| (intra 'clb' routing)                                                                            0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                          0.000     3.585
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.605
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry at (33,31))                         0.000     3.605
| (intra 'clb' routing)                                                                            0.000     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry at (33,31))                          0.000     3.605
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.625
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry at (33,31))                         0.000     3.625
| (intra 'clb' routing)                                                                            0.000     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry at (33,31))                          0.000     3.625
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.645
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry at (33,31))                         0.000     3.645
| (intra 'clb' routing)                                                                            0.000     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry at (33,31))                          0.000     3.645
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.665
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry at (33,31))                         0.000     3.665
| (intra 'clb' routing)                                                                            0.000     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry at (33,31))                          0.000     3.665
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.684
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry at (33,31))                         0.000     3.684
| (intra 'clb' routing)                                                                            0.000     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry at (33,31))                          0.000     3.684
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.704
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry at (33,31))                         0.000     3.704
| (intra 'clb' routing)                                                                            0.000     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry at (33,31))                          0.000     3.704
| (primitive 'adder_carry' combinational delay)                                                    0.037     3.741
$auto$alumacc.cc:485:replace_alu$27.C[23].sumout[0] (adder_carry at (33,31))                       0.000     3.741
| (intra 'clb' routing)                                                                            0.000     3.741
| (OPIN:630657 side: (RIGHT,) (33,31))                                                             0.000     3.741
| (CHANY:1280282 L1 length:1 (33,31)->(33,31))                                                     0.061     3.802
| (CHANX:1127421 L1 length:1 (33,31)->(33,31))                                                     0.061     3.863
| (CHANY:1277434 L1 length:1 (32,32)->(32,32))                                                     0.061     3.924
| (CHANX:1131421 L1 length:1 (32,32)->(32,32))                                                     0.061     3.985
| (IPIN:646650 side: (TOP,) (32,32))                                                               0.101     4.086
| (intra 'clb' routing)                                                                            0.085     4.171
$abc$3053$li22_li22.in[0] (.names at (32,32))                                                     -0.000     4.171
| (primitive '.names' combinational delay)                                                         0.099     4.270
$abc$3053$li22_li22.out[0] (.names at (32,32))                                                     0.000     4.270
| (intra 'clb' routing)                                                                            0.000     4.270
P[22].D[0] (dffre at (32,32))                                                                      0.000     4.270
data arrival time                                                                                            4.270

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[22].C[0] (dffre at (32,32))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.270
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.407


#Path 24
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[19].D[0] (dffre at (34,33) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                                                             0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44)->(51,44))                                                     0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43)->(48,43))                                                     0.119     1.074
| (CHANY:1324567 L4 length:4 (48,43)->(48,40))                                                     0.119     1.193
| (CHANX:1164791 L4 length:4 (48,40)->(45,40))                                                     0.119     1.312
| (CHANX:1164599 L4 length:4 (45,40)->(42,40))                                                     0.119     1.431
| (CHANY:1304151 L1 length:1 (41,40)->(41,40))                                                     0.061     1.492
| (CHANX:1160283 L4 length:4 (41,39)->(38,39))                                                     0.119     1.611
| (CHANY:1295203 L4 length:4 (38,39)->(38,36))                                                     0.119     1.730
| (CHANX:1143983 L1 length:1 (38,35)->(38,35))                                                     0.061     1.791
| (CHANY:1292031 L4 length:4 (37,35)->(37,32))                                                     0.119     1.910
| (CHANY:1292045 L1 length:1 (37,33)->(37,33))                                                     0.061     1.970
| (CHANX:1131589 L4 length:4 (37,32)->(34,32))                                                     0.119     2.089
| (IPIN:646945 side: (TOP,) (34,32))                                                               0.101     2.190
| (intra 'clb' routing)                                                                            0.085     2.275
$abc$5285$new_new_n228__.in[0] (.names at (34,32))                                                 0.000     2.275
| (primitive '.names' combinational delay)                                                         0.218     2.493
$abc$5285$new_new_n228__.out[0] (.names at (34,32))                                                0.000     2.493
| (intra 'clb' routing)                                                                            0.000     2.493
| (OPIN:646931 side: (RIGHT,) (34,32))                                                             0.000     2.493
| (CHANY:1283249 L1 length:1 (34,32)->(34,32))                                                     0.061     2.554
| (CHANX:1127329 L4 length:4 (34,31)->(31,31))                                                     0.119     2.673
| (CHANY:1277426 L1 length:1 (32,32)->(32,32))                                                     0.061     2.734
| (IPIN:646673 side: (RIGHT,) (32,32))                                                             0.101     2.835
| (intra 'clb' routing)                                                                            0.085     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names at (32,32))                                0.000     2.920
| (primitive '.names' combinational delay)                                                         0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names at (32,32))                               0.000     3.072
| (intra 'clb' routing)                                                                            0.000     3.072
| (OPIN:646627 side: (RIGHT,) (32,32))                                                             0.000     3.072
| (CHANY:1277420 L1 length:1 (32,32)->(32,32))                                                     0.061     3.133
| (CHANX:1131520 L4 length:4 (33,32)->(36,32))                                                     0.119     3.252
| (IPIN:646791 side: (TOP,) (33,32))                                                               0.101     3.352
| (intra 'clb' routing)                                                                            0.184     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry at (33,32))                            0.000     3.537
| (primitive 'adder_carry' combinational delay)                                                    0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                         0.000     3.565
| (intra 'clb' routing)                                                                            0.000     3.565
| (OPIN:646789 side: (BOTTOM,) (33,32))                                                            0.000     3.565
| (IPIN:630690 side: (TOP,) (33,31))                                                               0.000     3.565
| (intra 'clb' routing)                                                                            0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                          0.000     3.565
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                         0.000     3.585
| (intra 'clb' routing)                                                                            0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                          0.000     3.585
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.605
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry at (33,31))                         0.000     3.605
| (intra 'clb' routing)                                                                            0.000     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry at (33,31))                          0.000     3.605
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.625
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry at (33,31))                         0.000     3.625
| (intra 'clb' routing)                                                                            0.000     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry at (33,31))                          0.000     3.625
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.645
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry at (33,31))                         0.000     3.645
| (intra 'clb' routing)                                                                            0.000     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry at (33,31))                          0.000     3.645
| (primitive 'adder_carry' combinational delay)                                                    0.037     3.682
$auto$alumacc.cc:485:replace_alu$27.C[20].sumout[0] (adder_carry at (33,31))                       0.000     3.682
| (intra 'clb' routing)                                                                            0.000     3.682
| (OPIN:630648 side: (RIGHT,) (33,31))                                                             0.000     3.682
| (CHANY:1280296 L4 length:4 (33,31)->(33,34))                                                     0.119     3.801
| (CHANX:1135596 L1 length:1 (34,33)->(34,33))                                                     0.061     3.861
| (IPIN:663072 side: (TOP,) (34,33))                                                               0.101     3.962
| (intra 'clb' routing)                                                                            0.085     4.047
$abc$3053$li19_li19.in[0] (.names at (34,33))                                                      0.000     4.047
| (primitive '.names' combinational delay)                                                         0.218     4.265
$abc$3053$li19_li19.out[0] (.names at (34,33))                                                     0.000     4.265
| (intra 'clb' routing)                                                                            0.000     4.265
P[19].D[0] (dffre at (34,33))                                                                      0.000     4.265
data arrival time                                                                                            4.265

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[19].C[0] (dffre at (34,33))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.265
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.403


#Path 25
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[15].D[0] (dffre at (34,33) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                                                             0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44)->(51,44))                                                     0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43)->(48,43))                                                     0.119     1.074
| (CHANY:1324567 L4 length:4 (48,43)->(48,40))                                                     0.119     1.193
| (CHANX:1164791 L4 length:4 (48,40)->(45,40))                                                     0.119     1.312
| (CHANX:1164599 L4 length:4 (45,40)->(42,40))                                                     0.119     1.431
| (CHANY:1304151 L1 length:1 (41,40)->(41,40))                                                     0.061     1.492
| (CHANX:1160283 L4 length:4 (41,39)->(38,39))                                                     0.119     1.611
| (CHANY:1295203 L4 length:4 (38,39)->(38,36))                                                     0.119     1.730
| (CHANX:1143983 L1 length:1 (38,35)->(38,35))                                                     0.061     1.791
| (CHANY:1292031 L4 length:4 (37,35)->(37,32))                                                     0.119     1.910
| (CHANY:1292045 L1 length:1 (37,33)->(37,33))                                                     0.061     1.970
| (CHANX:1131589 L4 length:4 (37,32)->(34,32))                                                     0.119     2.089
| (IPIN:646945 side: (TOP,) (34,32))                                                               0.101     2.190
| (intra 'clb' routing)                                                                            0.085     2.275
$abc$5285$new_new_n228__.in[0] (.names at (34,32))                                                 0.000     2.275
| (primitive '.names' combinational delay)                                                         0.218     2.493
$abc$5285$new_new_n228__.out[0] (.names at (34,32))                                                0.000     2.493
| (intra 'clb' routing)                                                                            0.000     2.493
| (OPIN:646931 side: (RIGHT,) (34,32))                                                             0.000     2.493
| (CHANY:1283249 L1 length:1 (34,32)->(34,32))                                                     0.061     2.554
| (CHANX:1127329 L4 length:4 (34,31)->(31,31))                                                     0.119     2.673
| (CHANY:1277426 L1 length:1 (32,32)->(32,32))                                                     0.061     2.734
| (IPIN:646673 side: (RIGHT,) (32,32))                                                             0.101     2.835
| (intra 'clb' routing)                                                                            0.085     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names at (32,32))                                0.000     2.920
| (primitive '.names' combinational delay)                                                         0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names at (32,32))                               0.000     3.072
| (intra 'clb' routing)                                                                            0.000     3.072
| (OPIN:646627 side: (RIGHT,) (32,32))                                                             0.000     3.072
| (CHANY:1277420 L1 length:1 (32,32)->(32,32))                                                     0.061     3.133
| (CHANX:1131520 L4 length:4 (33,32)->(36,32))                                                     0.119     3.252
| (IPIN:646791 side: (TOP,) (33,32))                                                               0.101     3.352
| (intra 'clb' routing)                                                                            0.184     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry at (33,32))                            0.000     3.537
| (primitive 'adder_carry' combinational delay)                                                    0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                         0.000     3.565
| (intra 'clb' routing)                                                                            0.000     3.565
| (OPIN:646789 side: (BOTTOM,) (33,32))                                                            0.000     3.565
| (IPIN:630690 side: (TOP,) (33,31))                                                               0.000     3.565
| (intra 'clb' routing)                                                                            0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                          0.000     3.565
| (primitive 'adder_carry' combinational delay)                                                    0.037     3.602
$auto$alumacc.cc:485:replace_alu$27.C[16].sumout[0] (adder_carry at (33,31))                       0.000     3.602
| (intra 'clb' routing)                                                                            0.000     3.602
| (OPIN:630636 side: (TOP,) (33,31))                                                               0.000     3.602
| (CHANX:1127400 L1 length:1 (33,31)->(33,31))                                                     0.061     3.663
| (CHANY:1280328 L1 length:1 (33,32)->(33,32))                                                     0.061     3.724
| (CHANX:1131588 L4 length:4 (34,32)->(37,32))                                                     0.119     3.843
| (CHANY:1283324 L1 length:1 (34,33)->(34,33))                                                     0.061     3.904
| (CHANX:1135615 L1 length:1 (34,33)->(34,33))                                                     0.061     3.965
| (IPIN:663081 side: (TOP,) (34,33))                                                               0.101     4.065
| (intra 'clb' routing)                                                                            0.085     4.150
$abc$3053$li15_li15.in[0] (.names at (34,33))                                                     -0.000     4.150
| (primitive '.names' combinational delay)                                                         0.099     4.250
$abc$3053$li15_li15.out[0] (.names at (34,33))                                                     0.000     4.250
| (intra 'clb' routing)                                                                            0.000     4.250
P[15].D[0] (dffre at (34,33))                                                                      0.000     4.250
data arrival time                                                                                            4.250

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[15].C[0] (dffre at (34,33))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.250
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.387


#Path 26
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[24].D[0] (dffre at (32,30) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                                                             0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44)->(51,44))                                                     0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43)->(48,43))                                                     0.119     1.074
| (CHANY:1324567 L4 length:4 (48,43)->(48,40))                                                     0.119     1.193
| (CHANX:1164791 L4 length:4 (48,40)->(45,40))                                                     0.119     1.312
| (CHANX:1164599 L4 length:4 (45,40)->(42,40))                                                     0.119     1.431
| (CHANY:1304151 L1 length:1 (41,40)->(41,40))                                                     0.061     1.492
| (CHANX:1160283 L4 length:4 (41,39)->(38,39))                                                     0.119     1.611
| (CHANY:1295203 L4 length:4 (38,39)->(38,36))                                                     0.119     1.730
| (CHANX:1143983 L1 length:1 (38,35)->(38,35))                                                     0.061     1.791
| (CHANY:1292031 L4 length:4 (37,35)->(37,32))                                                     0.119     1.910
| (CHANY:1292045 L1 length:1 (37,33)->(37,33))                                                     0.061     1.970
| (CHANX:1131589 L4 length:4 (37,32)->(34,32))                                                     0.119     2.089
| (IPIN:646945 side: (TOP,) (34,32))                                                               0.101     2.190
| (intra 'clb' routing)                                                                            0.085     2.275
$abc$5285$new_new_n228__.in[0] (.names at (34,32))                                                 0.000     2.275
| (primitive '.names' combinational delay)                                                         0.218     2.493
$abc$5285$new_new_n228__.out[0] (.names at (34,32))                                                0.000     2.493
| (intra 'clb' routing)                                                                            0.000     2.493
| (OPIN:646931 side: (RIGHT,) (34,32))                                                             0.000     2.493
| (CHANY:1283249 L1 length:1 (34,32)->(34,32))                                                     0.061     2.554
| (CHANX:1127329 L4 length:4 (34,31)->(31,31))                                                     0.119     2.673
| (CHANY:1277426 L1 length:1 (32,32)->(32,32))                                                     0.061     2.734
| (IPIN:646673 side: (RIGHT,) (32,32))                                                             0.101     2.835
| (intra 'clb' routing)                                                                            0.085     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names at (32,32))                                0.000     2.920
| (primitive '.names' combinational delay)                                                         0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names at (32,32))                               0.000     3.072
| (intra 'clb' routing)                                                                            0.000     3.072
| (OPIN:646627 side: (RIGHT,) (32,32))                                                             0.000     3.072
| (CHANY:1277420 L1 length:1 (32,32)->(32,32))                                                     0.061     3.133
| (CHANX:1131520 L4 length:4 (33,32)->(36,32))                                                     0.119     3.252
| (IPIN:646791 side: (TOP,) (33,32))                                                               0.101     3.352
| (intra 'clb' routing)                                                                            0.184     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry at (33,32))                            0.000     3.537
| (primitive 'adder_carry' combinational delay)                                                    0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                         0.000     3.565
| (intra 'clb' routing)                                                                            0.000     3.565
| (OPIN:646789 side: (BOTTOM,) (33,32))                                                            0.000     3.565
| (IPIN:630690 side: (TOP,) (33,31))                                                               0.000     3.565
| (intra 'clb' routing)                                                                            0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                          0.000     3.565
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                         0.000     3.585
| (intra 'clb' routing)                                                                            0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                          0.000     3.585
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.605
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry at (33,31))                         0.000     3.605
| (intra 'clb' routing)                                                                            0.000     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry at (33,31))                          0.000     3.605
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.625
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry at (33,31))                         0.000     3.625
| (intra 'clb' routing)                                                                            0.000     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry at (33,31))                          0.000     3.625
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.645
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry at (33,31))                         0.000     3.645
| (intra 'clb' routing)                                                                            0.000     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry at (33,31))                          0.000     3.645
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.665
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry at (33,31))                         0.000     3.665
| (intra 'clb' routing)                                                                            0.000     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry at (33,31))                          0.000     3.665
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.684
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry at (33,31))                         0.000     3.684
| (intra 'clb' routing)                                                                            0.000     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry at (33,31))                          0.000     3.684
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.704
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry at (33,31))                         0.000     3.704
| (intra 'clb' routing)                                                                            0.000     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry at (33,31))                          0.000     3.704
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.724
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry at (33,31))                         0.000     3.724
| (intra 'clb' routing)                                                                            0.000     3.724
| (OPIN:630661 side: (BOTTOM,) (33,31))                                                            0.000     3.724
| (IPIN:617078 side: (TOP,) (33,30))                                                               0.000     3.724
| (intra 'clb' routing)                                                                            0.000     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry at (33,30))                          0.000     3.724
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.744
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry at (33,30))                         0.000     3.744
| (intra 'clb' routing)                                                                            0.000     3.744
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry at (33,30))                          0.000     3.744
| (primitive 'adder_carry' combinational delay)                                                    0.037     3.781
$auto$alumacc.cc:485:replace_alu$27.C[25].sumout[0] (adder_carry at (33,30))                       0.000     3.781
| (intra 'clb' routing)                                                                            0.000     3.781
| (OPIN:617027 side: (TOP,) (33,30))                                                               0.000     3.781
| (CHANX:1123183 L4 length:4 (33,30)->(30,30))                                                     0.119     3.900
| (CHANX:1123291 L1 length:1 (32,30)->(32,30))                                                     0.061     3.961
| (IPIN:616909 side: (TOP,) (32,30))                                                               0.101     4.062
| (intra 'clb' routing)                                                                            0.085     4.147
$abc$3053$li24_li24.in[0] (.names at (32,30))                                                      0.000     4.147
| (primitive '.names' combinational delay)                                                         0.099     4.246
$abc$3053$li24_li24.out[0] (.names at (32,30))                                                     0.000     4.246
| (intra 'clb' routing)                                                                            0.000     4.246
P[24].D[0] (dffre at (32,30))                                                                      0.000     4.246
data arrival time                                                                                            4.246

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[24].C[0] (dffre at (32,30))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.246
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.383


#Path 27
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[32].D[0] (dffre at (33,29) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                                                             0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44)->(51,44))                                                     0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43)->(48,43))                                                     0.119     1.074
| (CHANY:1324567 L4 length:4 (48,43)->(48,40))                                                     0.119     1.193
| (CHANX:1164791 L4 length:4 (48,40)->(45,40))                                                     0.119     1.312
| (CHANX:1164599 L4 length:4 (45,40)->(42,40))                                                     0.119     1.431
| (CHANY:1304151 L1 length:1 (41,40)->(41,40))                                                     0.061     1.492
| (CHANX:1160283 L4 length:4 (41,39)->(38,39))                                                     0.119     1.611
| (CHANY:1295203 L4 length:4 (38,39)->(38,36))                                                     0.119     1.730
| (CHANX:1143983 L1 length:1 (38,35)->(38,35))                                                     0.061     1.791
| (CHANY:1292031 L4 length:4 (37,35)->(37,32))                                                     0.119     1.910
| (CHANY:1292045 L1 length:1 (37,33)->(37,33))                                                     0.061     1.970
| (CHANX:1131589 L4 length:4 (37,32)->(34,32))                                                     0.119     2.089
| (IPIN:646945 side: (TOP,) (34,32))                                                               0.101     2.190
| (intra 'clb' routing)                                                                            0.085     2.275
$abc$5285$new_new_n228__.in[0] (.names at (34,32))                                                 0.000     2.275
| (primitive '.names' combinational delay)                                                         0.218     2.493
$abc$5285$new_new_n228__.out[0] (.names at (34,32))                                                0.000     2.493
| (intra 'clb' routing)                                                                            0.000     2.493
| (OPIN:646931 side: (RIGHT,) (34,32))                                                             0.000     2.493
| (CHANY:1283249 L1 length:1 (34,32)->(34,32))                                                     0.061     2.554
| (CHANX:1127329 L4 length:4 (34,31)->(31,31))                                                     0.119     2.673
| (CHANY:1277426 L1 length:1 (32,32)->(32,32))                                                     0.061     2.734
| (IPIN:646673 side: (RIGHT,) (32,32))                                                             0.101     2.835
| (intra 'clb' routing)                                                                            0.085     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names at (32,32))                                0.000     2.920
| (primitive '.names' combinational delay)                                                         0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names at (32,32))                               0.000     3.072
| (intra 'clb' routing)                                                                            0.000     3.072
| (OPIN:646627 side: (RIGHT,) (32,32))                                                             0.000     3.072
| (CHANY:1277420 L1 length:1 (32,32)->(32,32))                                                     0.061     3.133
| (CHANX:1131520 L4 length:4 (33,32)->(36,32))                                                     0.119     3.252
| (IPIN:646791 side: (TOP,) (33,32))                                                               0.101     3.352
| (intra 'clb' routing)                                                                            0.184     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry at (33,32))                            0.000     3.537
| (primitive 'adder_carry' combinational delay)                                                    0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                         0.000     3.565
| (intra 'clb' routing)                                                                            0.000     3.565
| (OPIN:646789 side: (BOTTOM,) (33,32))                                                            0.000     3.565
| (IPIN:630690 side: (TOP,) (33,31))                                                               0.000     3.565
| (intra 'clb' routing)                                                                            0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                          0.000     3.565
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                         0.000     3.585
| (intra 'clb' routing)                                                                            0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                          0.000     3.585
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.605
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry at (33,31))                         0.000     3.605
| (intra 'clb' routing)                                                                            0.000     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry at (33,31))                          0.000     3.605
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.625
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry at (33,31))                         0.000     3.625
| (intra 'clb' routing)                                                                            0.000     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry at (33,31))                          0.000     3.625
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.645
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry at (33,31))                         0.000     3.645
| (intra 'clb' routing)                                                                            0.000     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry at (33,31))                          0.000     3.645
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.665
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry at (33,31))                         0.000     3.665
| (intra 'clb' routing)                                                                            0.000     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry at (33,31))                          0.000     3.665
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.684
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry at (33,31))                         0.000     3.684
| (intra 'clb' routing)                                                                            0.000     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry at (33,31))                          0.000     3.684
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.704
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry at (33,31))                         0.000     3.704
| (intra 'clb' routing)                                                                            0.000     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry at (33,31))                          0.000     3.704
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.724
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry at (33,31))                         0.000     3.724
| (intra 'clb' routing)                                                                            0.000     3.724
| (OPIN:630661 side: (BOTTOM,) (33,31))                                                            0.000     3.724
| (IPIN:617078 side: (TOP,) (33,30))                                                               0.000     3.724
| (intra 'clb' routing)                                                                            0.000     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry at (33,30))                          0.000     3.724
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.744
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry at (33,30))                         0.000     3.744
| (intra 'clb' routing)                                                                            0.000     3.744
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry at (33,30))                          0.000     3.744
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.764
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry at (33,30))                         0.000     3.764
| (intra 'clb' routing)                                                                            0.000     3.764
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry at (33,30))                          0.000     3.764
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.784
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry at (33,30))                         0.000     3.784
| (intra 'clb' routing)                                                                            0.000     3.784
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry at (33,30))                          0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.804
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry at (33,30))                         0.000     3.804
| (intra 'clb' routing)                                                                            0.000     3.804
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry at (33,30))                          0.000     3.804
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.824
$auto$alumacc.cc:485:replace_alu$27.C[28].cout[0] (adder_carry at (33,30))                         0.000     3.824
| (intra 'clb' routing)                                                                            0.000     3.824
$auto$alumacc.cc:485:replace_alu$27.C[29].cin[0] (adder_carry at (33,30))                          0.000     3.824
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.844
$auto$alumacc.cc:485:replace_alu$27.C[29].cout[0] (adder_carry at (33,30))                         0.000     3.844
| (intra 'clb' routing)                                                                            0.000     3.844
$auto$alumacc.cc:485:replace_alu$27.C[30].cin[0] (adder_carry at (33,30))                          0.000     3.844
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.864
$auto$alumacc.cc:485:replace_alu$27.C[30].cout[0] (adder_carry at (33,30))                         0.000     3.864
| (intra 'clb' routing)                                                                            0.000     3.864
$auto$alumacc.cc:485:replace_alu$27.C[31].cin[0] (adder_carry at (33,30))                          0.000     3.864
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.884
$auto$alumacc.cc:485:replace_alu$27.C[31].cout[0] (adder_carry at (33,30))                         0.000     3.884
| (intra 'clb' routing)                                                                            0.000     3.884
| (OPIN:617049 side: (BOTTOM,) (33,30))                                                            0.000     3.884
| (IPIN:600950 side: (TOP,) (33,29))                                                               0.000     3.884
| (intra 'clb' routing)                                                                            0.000     3.884
$auto$alumacc.cc:485:replace_alu$27.C[32].cin[0] (adder_carry at (33,29))                          0.000     3.884
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.904
$auto$alumacc.cc:485:replace_alu$27.C[32].cout[0] (adder_carry at (33,29))                         0.000     3.904
| (intra 'clb' routing)                                                                            0.000     3.904
$auto$alumacc.cc:485:replace_alu$27.C[33].cin[0] (adder_carry at (33,29))                          0.000     3.904
| (primitive 'adder_carry' combinational delay)                                                    0.037     3.941
$auto$alumacc.cc:485:replace_alu$27.C[33].sumout[0] (adder_carry at (33,29))                       0.000     3.941
| (intra 'clb' routing)                                                                            0.085     4.026
$abc$3053$li32_li32.in[0] (.names at (33,29))                                                      0.000     4.026
| (primitive '.names' combinational delay)                                                         0.218     4.244
$abc$3053$li32_li32.out[0] (.names at (33,29))                                                     0.000     4.244
| (intra 'clb' routing)                                                                            0.000     4.244
P[32].D[0] (dffre at (33,29))                                                                      0.000     4.244
data arrival time                                                                                            4.244

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[32].C[0] (dffre at (33,29))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.244
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.381


#Path 28
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[33].D[0] (dffre at (33,29) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                                                             0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44)->(51,44))                                                     0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43)->(48,43))                                                     0.119     1.074
| (CHANY:1324567 L4 length:4 (48,43)->(48,40))                                                     0.119     1.193
| (CHANX:1164791 L4 length:4 (48,40)->(45,40))                                                     0.119     1.312
| (CHANX:1164599 L4 length:4 (45,40)->(42,40))                                                     0.119     1.431
| (CHANY:1304151 L1 length:1 (41,40)->(41,40))                                                     0.061     1.492
| (CHANX:1160283 L4 length:4 (41,39)->(38,39))                                                     0.119     1.611
| (CHANY:1295203 L4 length:4 (38,39)->(38,36))                                                     0.119     1.730
| (CHANX:1143983 L1 length:1 (38,35)->(38,35))                                                     0.061     1.791
| (CHANY:1292031 L4 length:4 (37,35)->(37,32))                                                     0.119     1.910
| (CHANY:1292045 L1 length:1 (37,33)->(37,33))                                                     0.061     1.970
| (CHANX:1131589 L4 length:4 (37,32)->(34,32))                                                     0.119     2.089
| (IPIN:646945 side: (TOP,) (34,32))                                                               0.101     2.190
| (intra 'clb' routing)                                                                            0.085     2.275
$abc$5285$new_new_n228__.in[0] (.names at (34,32))                                                 0.000     2.275
| (primitive '.names' combinational delay)                                                         0.218     2.493
$abc$5285$new_new_n228__.out[0] (.names at (34,32))                                                0.000     2.493
| (intra 'clb' routing)                                                                            0.000     2.493
| (OPIN:646931 side: (RIGHT,) (34,32))                                                             0.000     2.493
| (CHANY:1283249 L1 length:1 (34,32)->(34,32))                                                     0.061     2.554
| (CHANX:1127329 L4 length:4 (34,31)->(31,31))                                                     0.119     2.673
| (CHANY:1277426 L1 length:1 (32,32)->(32,32))                                                     0.061     2.734
| (IPIN:646673 side: (RIGHT,) (32,32))                                                             0.101     2.835
| (intra 'clb' routing)                                                                            0.085     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names at (32,32))                                0.000     2.920
| (primitive '.names' combinational delay)                                                         0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names at (32,32))                               0.000     3.072
| (intra 'clb' routing)                                                                            0.000     3.072
| (OPIN:646627 side: (RIGHT,) (32,32))                                                             0.000     3.072
| (CHANY:1277420 L1 length:1 (32,32)->(32,32))                                                     0.061     3.133
| (CHANX:1131520 L4 length:4 (33,32)->(36,32))                                                     0.119     3.252
| (IPIN:646791 side: (TOP,) (33,32))                                                               0.101     3.352
| (intra 'clb' routing)                                                                            0.184     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry at (33,32))                            0.000     3.537
| (primitive 'adder_carry' combinational delay)                                                    0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                         0.000     3.565
| (intra 'clb' routing)                                                                            0.000     3.565
| (OPIN:646789 side: (BOTTOM,) (33,32))                                                            0.000     3.565
| (IPIN:630690 side: (TOP,) (33,31))                                                               0.000     3.565
| (intra 'clb' routing)                                                                            0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                          0.000     3.565
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                         0.000     3.585
| (intra 'clb' routing)                                                                            0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                          0.000     3.585
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.605
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry at (33,31))                         0.000     3.605
| (intra 'clb' routing)                                                                            0.000     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry at (33,31))                          0.000     3.605
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.625
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry at (33,31))                         0.000     3.625
| (intra 'clb' routing)                                                                            0.000     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry at (33,31))                          0.000     3.625
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.645
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry at (33,31))                         0.000     3.645
| (intra 'clb' routing)                                                                            0.000     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry at (33,31))                          0.000     3.645
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.665
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry at (33,31))                         0.000     3.665
| (intra 'clb' routing)                                                                            0.000     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry at (33,31))                          0.000     3.665
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.684
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry at (33,31))                         0.000     3.684
| (intra 'clb' routing)                                                                            0.000     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry at (33,31))                          0.000     3.684
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.704
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry at (33,31))                         0.000     3.704
| (intra 'clb' routing)                                                                            0.000     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry at (33,31))                          0.000     3.704
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.724
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry at (33,31))                         0.000     3.724
| (intra 'clb' routing)                                                                            0.000     3.724
| (OPIN:630661 side: (BOTTOM,) (33,31))                                                            0.000     3.724
| (IPIN:617078 side: (TOP,) (33,30))                                                               0.000     3.724
| (intra 'clb' routing)                                                                            0.000     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry at (33,30))                          0.000     3.724
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.744
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry at (33,30))                         0.000     3.744
| (intra 'clb' routing)                                                                            0.000     3.744
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry at (33,30))                          0.000     3.744
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.764
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry at (33,30))                         0.000     3.764
| (intra 'clb' routing)                                                                            0.000     3.764
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry at (33,30))                          0.000     3.764
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.784
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry at (33,30))                         0.000     3.784
| (intra 'clb' routing)                                                                            0.000     3.784
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry at (33,30))                          0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.804
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry at (33,30))                         0.000     3.804
| (intra 'clb' routing)                                                                            0.000     3.804
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry at (33,30))                          0.000     3.804
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.824
$auto$alumacc.cc:485:replace_alu$27.C[28].cout[0] (adder_carry at (33,30))                         0.000     3.824
| (intra 'clb' routing)                                                                            0.000     3.824
$auto$alumacc.cc:485:replace_alu$27.C[29].cin[0] (adder_carry at (33,30))                          0.000     3.824
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.844
$auto$alumacc.cc:485:replace_alu$27.C[29].cout[0] (adder_carry at (33,30))                         0.000     3.844
| (intra 'clb' routing)                                                                            0.000     3.844
$auto$alumacc.cc:485:replace_alu$27.C[30].cin[0] (adder_carry at (33,30))                          0.000     3.844
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.864
$auto$alumacc.cc:485:replace_alu$27.C[30].cout[0] (adder_carry at (33,30))                         0.000     3.864
| (intra 'clb' routing)                                                                            0.000     3.864
$auto$alumacc.cc:485:replace_alu$27.C[31].cin[0] (adder_carry at (33,30))                          0.000     3.864
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.884
$auto$alumacc.cc:485:replace_alu$27.C[31].cout[0] (adder_carry at (33,30))                         0.000     3.884
| (intra 'clb' routing)                                                                            0.000     3.884
| (OPIN:617049 side: (BOTTOM,) (33,30))                                                            0.000     3.884
| (IPIN:600950 side: (TOP,) (33,29))                                                               0.000     3.884
| (intra 'clb' routing)                                                                            0.000     3.884
$auto$alumacc.cc:485:replace_alu$27.C[32].cin[0] (adder_carry at (33,29))                          0.000     3.884
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.904
$auto$alumacc.cc:485:replace_alu$27.C[32].cout[0] (adder_carry at (33,29))                         0.000     3.904
| (intra 'clb' routing)                                                                            0.000     3.904
$auto$alumacc.cc:485:replace_alu$27.C[33].cin[0] (adder_carry at (33,29))                          0.000     3.904
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.924
$auto$alumacc.cc:485:replace_alu$27.C[33].cout[0] (adder_carry at (33,29))                         0.000     3.924
| (intra 'clb' routing)                                                                            0.000     3.924
$auto$alumacc.cc:485:replace_alu$27.C[34].cin[0] (adder_carry at (33,29))                          0.000     3.924
| (primitive 'adder_carry' combinational delay)                                                    0.037     3.961
$auto$alumacc.cc:485:replace_alu$27.C[34].sumout[0] (adder_carry at (33,29))                       0.000     3.961
| (intra 'clb' routing)                                                                            0.085     4.046
$abc$3053$li33_li33.in[0] (.names at (33,29))                                                      0.000     4.046
| (primitive '.names' combinational delay)                                                         0.197     4.243
$abc$3053$li33_li33.out[0] (.names at (33,29))                                                     0.000     4.243
| (intra 'clb' routing)                                                                            0.000     4.243
P[33].D[0] (dffre at (33,29))                                                                      0.000     4.243
data arrival time                                                                                            4.243

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[33].C[0] (dffre at (33,29))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.243
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.380


#Path 29
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[25].D[0] (dffre at (32,30) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                                                             0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44)->(51,44))                                                     0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43)->(48,43))                                                     0.119     1.074
| (CHANY:1324567 L4 length:4 (48,43)->(48,40))                                                     0.119     1.193
| (CHANX:1164791 L4 length:4 (48,40)->(45,40))                                                     0.119     1.312
| (CHANX:1164599 L4 length:4 (45,40)->(42,40))                                                     0.119     1.431
| (CHANY:1304151 L1 length:1 (41,40)->(41,40))                                                     0.061     1.492
| (CHANX:1160283 L4 length:4 (41,39)->(38,39))                                                     0.119     1.611
| (CHANY:1295203 L4 length:4 (38,39)->(38,36))                                                     0.119     1.730
| (CHANX:1143983 L1 length:1 (38,35)->(38,35))                                                     0.061     1.791
| (CHANY:1292031 L4 length:4 (37,35)->(37,32))                                                     0.119     1.910
| (CHANY:1292045 L1 length:1 (37,33)->(37,33))                                                     0.061     1.970
| (CHANX:1131589 L4 length:4 (37,32)->(34,32))                                                     0.119     2.089
| (IPIN:646945 side: (TOP,) (34,32))                                                               0.101     2.190
| (intra 'clb' routing)                                                                            0.085     2.275
$abc$5285$new_new_n228__.in[0] (.names at (34,32))                                                 0.000     2.275
| (primitive '.names' combinational delay)                                                         0.218     2.493
$abc$5285$new_new_n228__.out[0] (.names at (34,32))                                                0.000     2.493
| (intra 'clb' routing)                                                                            0.000     2.493
| (OPIN:646931 side: (RIGHT,) (34,32))                                                             0.000     2.493
| (CHANY:1283249 L1 length:1 (34,32)->(34,32))                                                     0.061     2.554
| (CHANX:1127329 L4 length:4 (34,31)->(31,31))                                                     0.119     2.673
| (CHANY:1277426 L1 length:1 (32,32)->(32,32))                                                     0.061     2.734
| (IPIN:646673 side: (RIGHT,) (32,32))                                                             0.101     2.835
| (intra 'clb' routing)                                                                            0.085     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names at (32,32))                                0.000     2.920
| (primitive '.names' combinational delay)                                                         0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names at (32,32))                               0.000     3.072
| (intra 'clb' routing)                                                                            0.000     3.072
| (OPIN:646627 side: (RIGHT,) (32,32))                                                             0.000     3.072
| (CHANY:1277420 L1 length:1 (32,32)->(32,32))                                                     0.061     3.133
| (CHANX:1131520 L4 length:4 (33,32)->(36,32))                                                     0.119     3.252
| (IPIN:646791 side: (TOP,) (33,32))                                                               0.101     3.352
| (intra 'clb' routing)                                                                            0.184     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry at (33,32))                            0.000     3.537
| (primitive 'adder_carry' combinational delay)                                                    0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                         0.000     3.565
| (intra 'clb' routing)                                                                            0.000     3.565
| (OPIN:646789 side: (BOTTOM,) (33,32))                                                            0.000     3.565
| (IPIN:630690 side: (TOP,) (33,31))                                                               0.000     3.565
| (intra 'clb' routing)                                                                            0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                          0.000     3.565
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                         0.000     3.585
| (intra 'clb' routing)                                                                            0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                          0.000     3.585
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.605
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry at (33,31))                         0.000     3.605
| (intra 'clb' routing)                                                                            0.000     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry at (33,31))                          0.000     3.605
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.625
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry at (33,31))                         0.000     3.625
| (intra 'clb' routing)                                                                            0.000     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry at (33,31))                          0.000     3.625
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.645
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry at (33,31))                         0.000     3.645
| (intra 'clb' routing)                                                                            0.000     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry at (33,31))                          0.000     3.645
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.665
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry at (33,31))                         0.000     3.665
| (intra 'clb' routing)                                                                            0.000     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry at (33,31))                          0.000     3.665
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.684
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry at (33,31))                         0.000     3.684
| (intra 'clb' routing)                                                                            0.000     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry at (33,31))                          0.000     3.684
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.704
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry at (33,31))                         0.000     3.704
| (intra 'clb' routing)                                                                            0.000     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry at (33,31))                          0.000     3.704
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.724
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry at (33,31))                         0.000     3.724
| (intra 'clb' routing)                                                                            0.000     3.724
| (OPIN:630661 side: (BOTTOM,) (33,31))                                                            0.000     3.724
| (IPIN:617078 side: (TOP,) (33,30))                                                               0.000     3.724
| (intra 'clb' routing)                                                                            0.000     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry at (33,30))                          0.000     3.724
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.744
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry at (33,30))                         0.000     3.744
| (intra 'clb' routing)                                                                            0.000     3.744
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry at (33,30))                          0.000     3.744
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.764
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry at (33,30))                         0.000     3.764
| (intra 'clb' routing)                                                                            0.000     3.764
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry at (33,30))                          0.000     3.764
| (primitive 'adder_carry' combinational delay)                                                    0.037     3.801
$auto$alumacc.cc:485:replace_alu$27.C[26].sumout[0] (adder_carry at (33,30))                       0.000     3.801
| (intra 'clb' routing)                                                                            0.000     3.801
| (OPIN:617030 side: (TOP,) (33,30))                                                               0.000     3.801
| (CHANX:1123189 L4 length:4 (33,30)->(30,30))                                                     0.119     3.920
| (IPIN:616917 side: (TOP,) (32,30))                                                               0.101     4.021
| (intra 'clb' routing)                                                                            0.085     4.106
$abc$3053$li25_li25.in[0] (.names at (32,30))                                                      0.000     4.106
| (primitive '.names' combinational delay)                                                         0.136     4.241
$abc$3053$li25_li25.out[0] (.names at (32,30))                                                     0.000     4.241
| (intra 'clb' routing)                                                                            0.000     4.241
P[25].D[0] (dffre at (32,30))                                                                      0.000     4.241
data arrival time                                                                                            4.241

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[25].C[0] (dffre at (32,30))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.241
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.379


#Path 30
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[17].D[0] (dffre at (34,33) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                                                             0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44)->(51,44))                                                     0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43)->(48,43))                                                     0.119     1.074
| (CHANY:1324567 L4 length:4 (48,43)->(48,40))                                                     0.119     1.193
| (CHANX:1164791 L4 length:4 (48,40)->(45,40))                                                     0.119     1.312
| (CHANX:1164599 L4 length:4 (45,40)->(42,40))                                                     0.119     1.431
| (CHANY:1304151 L1 length:1 (41,40)->(41,40))                                                     0.061     1.492
| (CHANX:1160283 L4 length:4 (41,39)->(38,39))                                                     0.119     1.611
| (CHANY:1295203 L4 length:4 (38,39)->(38,36))                                                     0.119     1.730
| (CHANX:1143983 L1 length:1 (38,35)->(38,35))                                                     0.061     1.791
| (CHANY:1292031 L4 length:4 (37,35)->(37,32))                                                     0.119     1.910
| (CHANY:1292045 L1 length:1 (37,33)->(37,33))                                                     0.061     1.970
| (CHANX:1131589 L4 length:4 (37,32)->(34,32))                                                     0.119     2.089
| (IPIN:646945 side: (TOP,) (34,32))                                                               0.101     2.190
| (intra 'clb' routing)                                                                            0.085     2.275
$abc$5285$new_new_n228__.in[0] (.names at (34,32))                                                 0.000     2.275
| (primitive '.names' combinational delay)                                                         0.218     2.493
$abc$5285$new_new_n228__.out[0] (.names at (34,32))                                                0.000     2.493
| (intra 'clb' routing)                                                                            0.000     2.493
| (OPIN:646931 side: (RIGHT,) (34,32))                                                             0.000     2.493
| (CHANY:1283249 L1 length:1 (34,32)->(34,32))                                                     0.061     2.554
| (CHANX:1127329 L4 length:4 (34,31)->(31,31))                                                     0.119     2.673
| (CHANY:1277426 L1 length:1 (32,32)->(32,32))                                                     0.061     2.734
| (IPIN:646673 side: (RIGHT,) (32,32))                                                             0.101     2.835
| (intra 'clb' routing)                                                                            0.085     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names at (32,32))                                0.000     2.920
| (primitive '.names' combinational delay)                                                         0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names at (32,32))                               0.000     3.072
| (intra 'clb' routing)                                                                            0.000     3.072
| (OPIN:646627 side: (RIGHT,) (32,32))                                                             0.000     3.072
| (CHANY:1277420 L1 length:1 (32,32)->(32,32))                                                     0.061     3.133
| (CHANX:1131520 L4 length:4 (33,32)->(36,32))                                                     0.119     3.252
| (IPIN:646791 side: (TOP,) (33,32))                                                               0.101     3.352
| (intra 'clb' routing)                                                                            0.184     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry at (33,32))                            0.000     3.537
| (primitive 'adder_carry' combinational delay)                                                    0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                         0.000     3.565
| (intra 'clb' routing)                                                                            0.000     3.565
| (OPIN:646789 side: (BOTTOM,) (33,32))                                                            0.000     3.565
| (IPIN:630690 side: (TOP,) (33,31))                                                               0.000     3.565
| (intra 'clb' routing)                                                                            0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                          0.000     3.565
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                         0.000     3.585
| (intra 'clb' routing)                                                                            0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                          0.000     3.585
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.605
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry at (33,31))                         0.000     3.605
| (intra 'clb' routing)                                                                            0.000     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry at (33,31))                          0.000     3.605
| (primitive 'adder_carry' combinational delay)                                                    0.037     3.642
$auto$alumacc.cc:485:replace_alu$27.C[18].sumout[0] (adder_carry at (33,31))                       0.000     3.642
| (intra 'clb' routing)                                                                            0.000     3.642
| (OPIN:630642 side: (TOP,) (33,31))                                                               0.000     3.642
| (CHANX:1127444 L4 length:4 (33,31)->(36,31))                                                     0.119     3.761
| (CHANY:1280364 L4 length:4 (33,32)->(33,35))                                                     0.119     3.880
| (CHANX:1135606 L1 length:1 (34,33)->(34,33))                                                     0.061     3.941
| (IPIN:663077 side: (TOP,) (34,33))                                                               0.101     4.041
| (intra 'clb' routing)                                                                            0.085     4.126
$abc$3053$li17_li17.in[0] (.names at (34,33))                                                     -0.000     4.126
| (primitive '.names' combinational delay)                                                         0.099     4.226
$abc$3053$li17_li17.out[0] (.names at (34,33))                                                     0.000     4.226
| (intra 'clb' routing)                                                                            0.000     4.226
P[17].D[0] (dffre at (34,33))                                                                      0.000     4.226
data arrival time                                                                                            4.226

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[17].C[0] (dffre at (34,33))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.226
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.363


#Path 31
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[35].D[0] (dffre at (33,29) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                                                             0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44)->(51,44))                                                     0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43)->(48,43))                                                     0.119     1.074
| (CHANY:1324567 L4 length:4 (48,43)->(48,40))                                                     0.119     1.193
| (CHANX:1164791 L4 length:4 (48,40)->(45,40))                                                     0.119     1.312
| (CHANX:1164599 L4 length:4 (45,40)->(42,40))                                                     0.119     1.431
| (CHANY:1304151 L1 length:1 (41,40)->(41,40))                                                     0.061     1.492
| (CHANX:1160283 L4 length:4 (41,39)->(38,39))                                                     0.119     1.611
| (CHANY:1295203 L4 length:4 (38,39)->(38,36))                                                     0.119     1.730
| (CHANX:1143983 L1 length:1 (38,35)->(38,35))                                                     0.061     1.791
| (CHANY:1292031 L4 length:4 (37,35)->(37,32))                                                     0.119     1.910
| (CHANY:1292045 L1 length:1 (37,33)->(37,33))                                                     0.061     1.970
| (CHANX:1131589 L4 length:4 (37,32)->(34,32))                                                     0.119     2.089
| (IPIN:646945 side: (TOP,) (34,32))                                                               0.101     2.190
| (intra 'clb' routing)                                                                            0.085     2.275
$abc$5285$new_new_n228__.in[0] (.names at (34,32))                                                 0.000     2.275
| (primitive '.names' combinational delay)                                                         0.218     2.493
$abc$5285$new_new_n228__.out[0] (.names at (34,32))                                                0.000     2.493
| (intra 'clb' routing)                                                                            0.000     2.493
| (OPIN:646931 side: (RIGHT,) (34,32))                                                             0.000     2.493
| (CHANY:1283249 L1 length:1 (34,32)->(34,32))                                                     0.061     2.554
| (CHANX:1127329 L4 length:4 (34,31)->(31,31))                                                     0.119     2.673
| (CHANY:1277426 L1 length:1 (32,32)->(32,32))                                                     0.061     2.734
| (IPIN:646673 side: (RIGHT,) (32,32))                                                             0.101     2.835
| (intra 'clb' routing)                                                                            0.085     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names at (32,32))                                0.000     2.920
| (primitive '.names' combinational delay)                                                         0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names at (32,32))                               0.000     3.072
| (intra 'clb' routing)                                                                            0.000     3.072
| (OPIN:646627 side: (RIGHT,) (32,32))                                                             0.000     3.072
| (CHANY:1277420 L1 length:1 (32,32)->(32,32))                                                     0.061     3.133
| (CHANX:1131520 L4 length:4 (33,32)->(36,32))                                                     0.119     3.252
| (IPIN:646791 side: (TOP,) (33,32))                                                               0.101     3.352
| (intra 'clb' routing)                                                                            0.184     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry at (33,32))                            0.000     3.537
| (primitive 'adder_carry' combinational delay)                                                    0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                         0.000     3.565
| (intra 'clb' routing)                                                                            0.000     3.565
| (OPIN:646789 side: (BOTTOM,) (33,32))                                                            0.000     3.565
| (IPIN:630690 side: (TOP,) (33,31))                                                               0.000     3.565
| (intra 'clb' routing)                                                                            0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                          0.000     3.565
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                         0.000     3.585
| (intra 'clb' routing)                                                                            0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                          0.000     3.585
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.605
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry at (33,31))                         0.000     3.605
| (intra 'clb' routing)                                                                            0.000     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry at (33,31))                          0.000     3.605
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.625
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry at (33,31))                         0.000     3.625
| (intra 'clb' routing)                                                                            0.000     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry at (33,31))                          0.000     3.625
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.645
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry at (33,31))                         0.000     3.645
| (intra 'clb' routing)                                                                            0.000     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry at (33,31))                          0.000     3.645
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.665
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry at (33,31))                         0.000     3.665
| (intra 'clb' routing)                                                                            0.000     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry at (33,31))                          0.000     3.665
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.684
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry at (33,31))                         0.000     3.684
| (intra 'clb' routing)                                                                            0.000     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry at (33,31))                          0.000     3.684
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.704
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry at (33,31))                         0.000     3.704
| (intra 'clb' routing)                                                                            0.000     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry at (33,31))                          0.000     3.704
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.724
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry at (33,31))                         0.000     3.724
| (intra 'clb' routing)                                                                            0.000     3.724
| (OPIN:630661 side: (BOTTOM,) (33,31))                                                            0.000     3.724
| (IPIN:617078 side: (TOP,) (33,30))                                                               0.000     3.724
| (intra 'clb' routing)                                                                            0.000     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry at (33,30))                          0.000     3.724
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.744
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry at (33,30))                         0.000     3.744
| (intra 'clb' routing)                                                                            0.000     3.744
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry at (33,30))                          0.000     3.744
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.764
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry at (33,30))                         0.000     3.764
| (intra 'clb' routing)                                                                            0.000     3.764
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry at (33,30))                          0.000     3.764
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.784
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry at (33,30))                         0.000     3.784
| (intra 'clb' routing)                                                                            0.000     3.784
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry at (33,30))                          0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.804
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry at (33,30))                         0.000     3.804
| (intra 'clb' routing)                                                                            0.000     3.804
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry at (33,30))                          0.000     3.804
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.824
$auto$alumacc.cc:485:replace_alu$27.C[28].cout[0] (adder_carry at (33,30))                         0.000     3.824
| (intra 'clb' routing)                                                                            0.000     3.824
$auto$alumacc.cc:485:replace_alu$27.C[29].cin[0] (adder_carry at (33,30))                          0.000     3.824
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.844
$auto$alumacc.cc:485:replace_alu$27.C[29].cout[0] (adder_carry at (33,30))                         0.000     3.844
| (intra 'clb' routing)                                                                            0.000     3.844
$auto$alumacc.cc:485:replace_alu$27.C[30].cin[0] (adder_carry at (33,30))                          0.000     3.844
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.864
$auto$alumacc.cc:485:replace_alu$27.C[30].cout[0] (adder_carry at (33,30))                         0.000     3.864
| (intra 'clb' routing)                                                                            0.000     3.864
$auto$alumacc.cc:485:replace_alu$27.C[31].cin[0] (adder_carry at (33,30))                          0.000     3.864
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.884
$auto$alumacc.cc:485:replace_alu$27.C[31].cout[0] (adder_carry at (33,30))                         0.000     3.884
| (intra 'clb' routing)                                                                            0.000     3.884
| (OPIN:617049 side: (BOTTOM,) (33,30))                                                            0.000     3.884
| (IPIN:600950 side: (TOP,) (33,29))                                                               0.000     3.884
| (intra 'clb' routing)                                                                            0.000     3.884
$auto$alumacc.cc:485:replace_alu$27.C[32].cin[0] (adder_carry at (33,29))                          0.000     3.884
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.904
$auto$alumacc.cc:485:replace_alu$27.C[32].cout[0] (adder_carry at (33,29))                         0.000     3.904
| (intra 'clb' routing)                                                                            0.000     3.904
$auto$alumacc.cc:485:replace_alu$27.C[33].cin[0] (adder_carry at (33,29))                          0.000     3.904
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.924
$auto$alumacc.cc:485:replace_alu$27.C[33].cout[0] (adder_carry at (33,29))                         0.000     3.924
| (intra 'clb' routing)                                                                            0.000     3.924
$auto$alumacc.cc:485:replace_alu$27.C[34].cin[0] (adder_carry at (33,29))                          0.000     3.924
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.944
$auto$alumacc.cc:485:replace_alu$27.C[34].cout[0] (adder_carry at (33,29))                         0.000     3.944
| (intra 'clb' routing)                                                                            0.000     3.944
$auto$alumacc.cc:485:replace_alu$27.C[35].cin[0] (adder_carry at (33,29))                          0.000     3.944
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.964
$auto$alumacc.cc:485:replace_alu$27.C[35].cout[0] (adder_carry at (33,29))                         0.000     3.964
| (intra 'clb' routing)                                                                            0.000     3.964
$auto$alumacc.cc:485:replace_alu$27.C[36].cin[0] (adder_carry at (33,29))                          0.000     3.964
| (primitive 'adder_carry' combinational delay)                                                    0.037     4.000
$auto$alumacc.cc:485:replace_alu$27.C[36].sumout[0] (adder_carry at (33,29))                       0.000     4.000
| (intra 'clb' routing)                                                                            0.085     4.086
$abc$3053$li35_li35.in[0] (.names at (33,29))                                                      0.000     4.086
| (primitive '.names' combinational delay)                                                         0.136     4.221
$abc$3053$li35_li35.out[0] (.names at (33,29))                                                     0.000     4.221
| (intra 'clb' routing)                                                                            0.000     4.221
P[35].D[0] (dffre at (33,29))                                                                      0.000     4.221
data arrival time                                                                                            4.221

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[35].C[0] (dffre at (33,29))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.221
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.358


#Path 32
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[34].D[0] (dffre at (33,29) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                                                             0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44)->(51,44))                                                     0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43)->(48,43))                                                     0.119     1.074
| (CHANY:1324567 L4 length:4 (48,43)->(48,40))                                                     0.119     1.193
| (CHANX:1164791 L4 length:4 (48,40)->(45,40))                                                     0.119     1.312
| (CHANX:1164599 L4 length:4 (45,40)->(42,40))                                                     0.119     1.431
| (CHANY:1304151 L1 length:1 (41,40)->(41,40))                                                     0.061     1.492
| (CHANX:1160283 L4 length:4 (41,39)->(38,39))                                                     0.119     1.611
| (CHANY:1295203 L4 length:4 (38,39)->(38,36))                                                     0.119     1.730
| (CHANX:1143983 L1 length:1 (38,35)->(38,35))                                                     0.061     1.791
| (CHANY:1292031 L4 length:4 (37,35)->(37,32))                                                     0.119     1.910
| (CHANY:1292045 L1 length:1 (37,33)->(37,33))                                                     0.061     1.970
| (CHANX:1131589 L4 length:4 (37,32)->(34,32))                                                     0.119     2.089
| (IPIN:646945 side: (TOP,) (34,32))                                                               0.101     2.190
| (intra 'clb' routing)                                                                            0.085     2.275
$abc$5285$new_new_n228__.in[0] (.names at (34,32))                                                 0.000     2.275
| (primitive '.names' combinational delay)                                                         0.218     2.493
$abc$5285$new_new_n228__.out[0] (.names at (34,32))                                                0.000     2.493
| (intra 'clb' routing)                                                                            0.000     2.493
| (OPIN:646931 side: (RIGHT,) (34,32))                                                             0.000     2.493
| (CHANY:1283249 L1 length:1 (34,32)->(34,32))                                                     0.061     2.554
| (CHANX:1127329 L4 length:4 (34,31)->(31,31))                                                     0.119     2.673
| (CHANY:1277426 L1 length:1 (32,32)->(32,32))                                                     0.061     2.734
| (IPIN:646673 side: (RIGHT,) (32,32))                                                             0.101     2.835
| (intra 'clb' routing)                                                                            0.085     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names at (32,32))                                0.000     2.920
| (primitive '.names' combinational delay)                                                         0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names at (32,32))                               0.000     3.072
| (intra 'clb' routing)                                                                            0.000     3.072
| (OPIN:646627 side: (RIGHT,) (32,32))                                                             0.000     3.072
| (CHANY:1277420 L1 length:1 (32,32)->(32,32))                                                     0.061     3.133
| (CHANX:1131520 L4 length:4 (33,32)->(36,32))                                                     0.119     3.252
| (IPIN:646791 side: (TOP,) (33,32))                                                               0.101     3.352
| (intra 'clb' routing)                                                                            0.184     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry at (33,32))                            0.000     3.537
| (primitive 'adder_carry' combinational delay)                                                    0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                         0.000     3.565
| (intra 'clb' routing)                                                                            0.000     3.565
| (OPIN:646789 side: (BOTTOM,) (33,32))                                                            0.000     3.565
| (IPIN:630690 side: (TOP,) (33,31))                                                               0.000     3.565
| (intra 'clb' routing)                                                                            0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                          0.000     3.565
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                         0.000     3.585
| (intra 'clb' routing)                                                                            0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                          0.000     3.585
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.605
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry at (33,31))                         0.000     3.605
| (intra 'clb' routing)                                                                            0.000     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry at (33,31))                          0.000     3.605
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.625
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry at (33,31))                         0.000     3.625
| (intra 'clb' routing)                                                                            0.000     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry at (33,31))                          0.000     3.625
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.645
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry at (33,31))                         0.000     3.645
| (intra 'clb' routing)                                                                            0.000     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry at (33,31))                          0.000     3.645
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.665
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry at (33,31))                         0.000     3.665
| (intra 'clb' routing)                                                                            0.000     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry at (33,31))                          0.000     3.665
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.684
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry at (33,31))                         0.000     3.684
| (intra 'clb' routing)                                                                            0.000     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry at (33,31))                          0.000     3.684
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.704
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry at (33,31))                         0.000     3.704
| (intra 'clb' routing)                                                                            0.000     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry at (33,31))                          0.000     3.704
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.724
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry at (33,31))                         0.000     3.724
| (intra 'clb' routing)                                                                            0.000     3.724
| (OPIN:630661 side: (BOTTOM,) (33,31))                                                            0.000     3.724
| (IPIN:617078 side: (TOP,) (33,30))                                                               0.000     3.724
| (intra 'clb' routing)                                                                            0.000     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry at (33,30))                          0.000     3.724
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.744
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry at (33,30))                         0.000     3.744
| (intra 'clb' routing)                                                                            0.000     3.744
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry at (33,30))                          0.000     3.744
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.764
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry at (33,30))                         0.000     3.764
| (intra 'clb' routing)                                                                            0.000     3.764
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry at (33,30))                          0.000     3.764
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.784
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry at (33,30))                         0.000     3.784
| (intra 'clb' routing)                                                                            0.000     3.784
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry at (33,30))                          0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.804
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry at (33,30))                         0.000     3.804
| (intra 'clb' routing)                                                                            0.000     3.804
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry at (33,30))                          0.000     3.804
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.824
$auto$alumacc.cc:485:replace_alu$27.C[28].cout[0] (adder_carry at (33,30))                         0.000     3.824
| (intra 'clb' routing)                                                                            0.000     3.824
$auto$alumacc.cc:485:replace_alu$27.C[29].cin[0] (adder_carry at (33,30))                          0.000     3.824
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.844
$auto$alumacc.cc:485:replace_alu$27.C[29].cout[0] (adder_carry at (33,30))                         0.000     3.844
| (intra 'clb' routing)                                                                            0.000     3.844
$auto$alumacc.cc:485:replace_alu$27.C[30].cin[0] (adder_carry at (33,30))                          0.000     3.844
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.864
$auto$alumacc.cc:485:replace_alu$27.C[30].cout[0] (adder_carry at (33,30))                         0.000     3.864
| (intra 'clb' routing)                                                                            0.000     3.864
$auto$alumacc.cc:485:replace_alu$27.C[31].cin[0] (adder_carry at (33,30))                          0.000     3.864
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.884
$auto$alumacc.cc:485:replace_alu$27.C[31].cout[0] (adder_carry at (33,30))                         0.000     3.884
| (intra 'clb' routing)                                                                            0.000     3.884
| (OPIN:617049 side: (BOTTOM,) (33,30))                                                            0.000     3.884
| (IPIN:600950 side: (TOP,) (33,29))                                                               0.000     3.884
| (intra 'clb' routing)                                                                            0.000     3.884
$auto$alumacc.cc:485:replace_alu$27.C[32].cin[0] (adder_carry at (33,29))                          0.000     3.884
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.904
$auto$alumacc.cc:485:replace_alu$27.C[32].cout[0] (adder_carry at (33,29))                         0.000     3.904
| (intra 'clb' routing)                                                                            0.000     3.904
$auto$alumacc.cc:485:replace_alu$27.C[33].cin[0] (adder_carry at (33,29))                          0.000     3.904
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.924
$auto$alumacc.cc:485:replace_alu$27.C[33].cout[0] (adder_carry at (33,29))                         0.000     3.924
| (intra 'clb' routing)                                                                            0.000     3.924
$auto$alumacc.cc:485:replace_alu$27.C[34].cin[0] (adder_carry at (33,29))                          0.000     3.924
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.944
$auto$alumacc.cc:485:replace_alu$27.C[34].cout[0] (adder_carry at (33,29))                         0.000     3.944
| (intra 'clb' routing)                                                                            0.000     3.944
$auto$alumacc.cc:485:replace_alu$27.C[35].cin[0] (adder_carry at (33,29))                          0.000     3.944
| (primitive 'adder_carry' combinational delay)                                                    0.037     3.981
$auto$alumacc.cc:485:replace_alu$27.C[35].sumout[0] (adder_carry at (33,29))                       0.000     3.981
| (intra 'clb' routing)                                                                            0.085     4.066
$abc$3053$li34_li34.in[0] (.names at (33,29))                                                      0.000     4.066
| (primitive '.names' combinational delay)                                                         0.148     4.213
$abc$3053$li34_li34.out[0] (.names at (33,29))                                                     0.000     4.213
| (intra 'clb' routing)                                                                            0.000     4.213
P[34].D[0] (dffre at (33,29))                                                                      0.000     4.213
data arrival time                                                                                            4.213

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[34].C[0] (dffre at (33,29))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.213
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.351


#Path 33
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[23].D[0] (dffre at (32,30) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                                                             0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44)->(51,44))                                                     0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43)->(48,43))                                                     0.119     1.074
| (CHANY:1324567 L4 length:4 (48,43)->(48,40))                                                     0.119     1.193
| (CHANX:1164791 L4 length:4 (48,40)->(45,40))                                                     0.119     1.312
| (CHANX:1164599 L4 length:4 (45,40)->(42,40))                                                     0.119     1.431
| (CHANY:1304151 L1 length:1 (41,40)->(41,40))                                                     0.061     1.492
| (CHANX:1160283 L4 length:4 (41,39)->(38,39))                                                     0.119     1.611
| (CHANY:1295203 L4 length:4 (38,39)->(38,36))                                                     0.119     1.730
| (CHANX:1143983 L1 length:1 (38,35)->(38,35))                                                     0.061     1.791
| (CHANY:1292031 L4 length:4 (37,35)->(37,32))                                                     0.119     1.910
| (CHANY:1292045 L1 length:1 (37,33)->(37,33))                                                     0.061     1.970
| (CHANX:1131589 L4 length:4 (37,32)->(34,32))                                                     0.119     2.089
| (IPIN:646945 side: (TOP,) (34,32))                                                               0.101     2.190
| (intra 'clb' routing)                                                                            0.085     2.275
$abc$5285$new_new_n228__.in[0] (.names at (34,32))                                                 0.000     2.275
| (primitive '.names' combinational delay)                                                         0.218     2.493
$abc$5285$new_new_n228__.out[0] (.names at (34,32))                                                0.000     2.493
| (intra 'clb' routing)                                                                            0.000     2.493
| (OPIN:646931 side: (RIGHT,) (34,32))                                                             0.000     2.493
| (CHANY:1283249 L1 length:1 (34,32)->(34,32))                                                     0.061     2.554
| (CHANX:1127329 L4 length:4 (34,31)->(31,31))                                                     0.119     2.673
| (CHANY:1277426 L1 length:1 (32,32)->(32,32))                                                     0.061     2.734
| (IPIN:646673 side: (RIGHT,) (32,32))                                                             0.101     2.835
| (intra 'clb' routing)                                                                            0.085     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names at (32,32))                                0.000     2.920
| (primitive '.names' combinational delay)                                                         0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names at (32,32))                               0.000     3.072
| (intra 'clb' routing)                                                                            0.000     3.072
| (OPIN:646627 side: (RIGHT,) (32,32))                                                             0.000     3.072
| (CHANY:1277420 L1 length:1 (32,32)->(32,32))                                                     0.061     3.133
| (CHANX:1131520 L4 length:4 (33,32)->(36,32))                                                     0.119     3.252
| (IPIN:646791 side: (TOP,) (33,32))                                                               0.101     3.352
| (intra 'clb' routing)                                                                            0.184     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry at (33,32))                            0.000     3.537
| (primitive 'adder_carry' combinational delay)                                                    0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                         0.000     3.565
| (intra 'clb' routing)                                                                            0.000     3.565
| (OPIN:646789 side: (BOTTOM,) (33,32))                                                            0.000     3.565
| (IPIN:630690 side: (TOP,) (33,31))                                                               0.000     3.565
| (intra 'clb' routing)                                                                            0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                          0.000     3.565
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                         0.000     3.585
| (intra 'clb' routing)                                                                            0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                          0.000     3.585
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.605
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry at (33,31))                         0.000     3.605
| (intra 'clb' routing)                                                                            0.000     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry at (33,31))                          0.000     3.605
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.625
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry at (33,31))                         0.000     3.625
| (intra 'clb' routing)                                                                            0.000     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry at (33,31))                          0.000     3.625
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.645
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry at (33,31))                         0.000     3.645
| (intra 'clb' routing)                                                                            0.000     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry at (33,31))                          0.000     3.645
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.665
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry at (33,31))                         0.000     3.665
| (intra 'clb' routing)                                                                            0.000     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry at (33,31))                          0.000     3.665
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.684
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry at (33,31))                         0.000     3.684
| (intra 'clb' routing)                                                                            0.000     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry at (33,31))                          0.000     3.684
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.704
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry at (33,31))                         0.000     3.704
| (intra 'clb' routing)                                                                            0.000     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry at (33,31))                          0.000     3.704
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.724
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry at (33,31))                         0.000     3.724
| (intra 'clb' routing)                                                                            0.000     3.724
| (OPIN:630661 side: (BOTTOM,) (33,31))                                                            0.000     3.724
| (IPIN:617078 side: (TOP,) (33,30))                                                               0.000     3.724
| (intra 'clb' routing)                                                                            0.000     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry at (33,30))                          0.000     3.724
| (primitive 'adder_carry' combinational delay)                                                    0.037     3.761
$auto$alumacc.cc:485:replace_alu$27.C[24].sumout[0] (adder_carry at (33,30))                       0.000     3.761
| (intra 'clb' routing)                                                                            0.000     3.761
| (OPIN:617024 side: (TOP,) (33,30))                                                               0.000     3.761
| (CHANX:1123177 L4 length:4 (33,30)->(30,30))                                                     0.119     3.880
| (IPIN:616901 side: (TOP,) (32,30))                                                               0.101     3.981
| (intra 'clb' routing)                                                                            0.085     4.066
$abc$3053$li23_li23.in[0] (.names at (32,30))                                                      0.000     4.066
| (primitive '.names' combinational delay)                                                         0.099     4.165
$abc$3053$li23_li23.out[0] (.names at (32,30))                                                     0.000     4.165
| (intra 'clb' routing)                                                                            0.000     4.165
P[23].D[0] (dffre at (32,30))                                                                      0.000     4.165
data arrival time                                                                                            4.165

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[23].C[0] (dffre at (32,30))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.165
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.302


#Path 34
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[14].D[0] (dffre at (32,32) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                                                             0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44)->(51,44))                                                     0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43)->(48,43))                                                     0.119     1.074
| (CHANY:1324567 L4 length:4 (48,43)->(48,40))                                                     0.119     1.193
| (CHANX:1164791 L4 length:4 (48,40)->(45,40))                                                     0.119     1.312
| (CHANX:1164599 L4 length:4 (45,40)->(42,40))                                                     0.119     1.431
| (CHANY:1304151 L1 length:1 (41,40)->(41,40))                                                     0.061     1.492
| (CHANX:1160283 L4 length:4 (41,39)->(38,39))                                                     0.119     1.611
| (CHANY:1295203 L4 length:4 (38,39)->(38,36))                                                     0.119     1.730
| (CHANX:1143983 L1 length:1 (38,35)->(38,35))                                                     0.061     1.791
| (CHANY:1292031 L4 length:4 (37,35)->(37,32))                                                     0.119     1.910
| (CHANY:1292045 L1 length:1 (37,33)->(37,33))                                                     0.061     1.970
| (CHANX:1131589 L4 length:4 (37,32)->(34,32))                                                     0.119     2.089
| (IPIN:646945 side: (TOP,) (34,32))                                                               0.101     2.190
| (intra 'clb' routing)                                                                            0.085     2.275
$abc$5285$new_new_n228__.in[0] (.names at (34,32))                                                 0.000     2.275
| (primitive '.names' combinational delay)                                                         0.218     2.493
$abc$5285$new_new_n228__.out[0] (.names at (34,32))                                                0.000     2.493
| (intra 'clb' routing)                                                                            0.000     2.493
| (OPIN:646931 side: (RIGHT,) (34,32))                                                             0.000     2.493
| (CHANY:1283249 L1 length:1 (34,32)->(34,32))                                                     0.061     2.554
| (CHANX:1127329 L4 length:4 (34,31)->(31,31))                                                     0.119     2.673
| (CHANY:1277426 L1 length:1 (32,32)->(32,32))                                                     0.061     2.734
| (IPIN:646673 side: (RIGHT,) (32,32))                                                             0.101     2.835
| (intra 'clb' routing)                                                                            0.085     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names at (32,32))                                0.000     2.920
| (primitive '.names' combinational delay)                                                         0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names at (32,32))                               0.000     3.072
| (intra 'clb' routing)                                                                            0.000     3.072
| (OPIN:646627 side: (RIGHT,) (32,32))                                                             0.000     3.072
| (CHANY:1277420 L1 length:1 (32,32)->(32,32))                                                     0.061     3.133
| (CHANX:1131520 L4 length:4 (33,32)->(36,32))                                                     0.119     3.252
| (IPIN:646791 side: (TOP,) (33,32))                                                               0.101     3.352
| (intra 'clb' routing)                                                                            0.184     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry at (33,32))                            0.000     3.537
| (primitive 'adder_carry' combinational delay)                                                    0.037     3.573
$auto$alumacc.cc:485:replace_alu$27.C[15].sumout[0] (adder_carry at (33,32))                       0.000     3.573
| (intra 'clb' routing)                                                                            0.000     3.573
| (OPIN:646785 side: (RIGHT,) (33,32))                                                             0.000     3.573
| (CHANY:1280378 L4 length:4 (33,32)->(33,35))                                                     0.119     3.692
| (CHANX:1131327 L4 length:4 (33,32)->(30,32))                                                     0.119     3.811
| (IPIN:646653 side: (TOP,) (32,32))                                                               0.101     3.912
| (intra 'clb' routing)                                                                            0.085     3.997
$abc$3053$li14_li14.in[0] (.names at (32,32))                                                      0.000     3.997
| (primitive '.names' combinational delay)                                                         0.136     4.132
$abc$3053$li14_li14.out[0] (.names at (32,32))                                                     0.000     4.132
| (intra 'clb' routing)                                                                            0.000     4.132
P[14].D[0] (dffre at (32,32))                                                                      0.000     4.132
data arrival time                                                                                            4.132

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[14].C[0] (dffre at (32,32))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.132
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.269


#Path 35
Startpoint: P[23].Q[0] (dffre at (32,30) clocked by clk)
Endpoint  : out:P[23].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[23].C[0] (dffre at (32,30))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[23].Q[0] (dffre at (32,30)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:616877 side: (TOP,) (32,30))                             0.000     1.048
| (CHANX:1123328 L4 length:4 (32,30)->(35,30))                   0.119     1.167
| (CHANY:1286096 L1 length:1 (35,31)->(35,31))                   0.061     1.228
| (CHANX:1127644 L4 length:4 (36,31)->(39,31))                   0.119     1.347
| (CHANY:1297812 L1 length:1 (39,32)->(39,32))                   0.061     1.408
| (CHANX:1131960 L4 length:4 (40,32)->(43,32))                   0.119     1.527
| (CHANY:1309528 L1 length:1 (43,33)->(43,33))                   0.061     1.588
| (CHANX:1136276 L4 length:4 (44,33)->(47,33))                   0.119     1.707
| (CHANY:1315438 L4 length:4 (45,34)->(45,37))                   0.119     1.826
| (CHANX:1152638 L1 length:1 (46,37)->(46,37))                   0.061     1.887
| (CHANY:1318610 L4 length:4 (46,38)->(46,41))                   0.119     2.006
| (CHANX:1160840 L4 length:4 (47,39)->(50,39))                   0.119     2.124
| (CHANY:1330376 L4 length:4 (50,40)->(50,43))                   0.119     2.243
| (CHANX:1177348 L1 length:1 (51,43)->(51,43))                   0.061     2.304
| (CHANY:1333548 L4 length:1 (51,44)->(51,44))                   0.119     2.423
| (IPIN:966360 side: (RIGHT,) (51,44))                           0.101     2.524
| (intra 'io' routing)                                           0.733     3.257
out:P[23].outpad[0] (.output at (51,44))                         0.000     3.257
data arrival time                                                          3.257

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.257
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.257


#Path 36
Startpoint: P[27].Q[0] (dffre at (32,30) clocked by clk)
Endpoint  : out:P[27].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[27].C[0] (dffre at (32,30))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[27].Q[0] (dffre at (32,30)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:616882 side: (TOP,) (32,30))                             0.000     1.048
| (CHANX:1123322 L4 length:4 (32,30)->(35,30))                   0.119     1.167
| (CHANX:1123522 L4 length:4 (35,30)->(38,30))                   0.119     1.286
| (CHANY:1294830 L1 length:1 (38,31)->(38,31))                   0.061     1.347
| (CHANX:1127838 L4 length:4 (39,31)->(42,31))                   0.119     1.466
| (CHANY:1306546 L1 length:1 (42,32)->(42,32))                   0.061     1.527
| (CHANX:1132154 L4 length:4 (43,32)->(46,32))                   0.119     1.646
| (CHANY:1315394 L4 length:4 (45,33)->(45,36))                   0.119     1.765
| (CHANX:1148554 L1 length:1 (46,36)->(46,36))                   0.061     1.826
| (CHANY:1318566 L4 length:4 (46,37)->(46,40))                   0.119     1.945
| (CHANX:1164934 L4 length:4 (47,40)->(50,40))                   0.119     2.064
| (CHANX:1165094 L1 length:1 (50,40)->(50,40))                   0.061     2.124
| (CHANY:1330442 L4 length:4 (50,41)->(50,44))                   0.119     2.243
| (CHANX:1177330 L1 length:1 (51,43)->(51,43))                   0.061     2.304
| (CHANY:1333566 L4 length:1 (51,44)->(51,44))                   0.119     2.423
| (IPIN:966356 side: (RIGHT,) (51,44))                           0.101     2.524
| (intra 'io' routing)                                           0.733     3.257
out:P[27].outpad[0] (.output at (51,44))                        -0.000     3.257
data arrival time                                                          3.257

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.257
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.257


#Path 37
Startpoint: P[26].Q[0] (dffre at (32,30) clocked by clk)
Endpoint  : out:P[26].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[26].C[0] (dffre at (32,30))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[26].Q[0] (dffre at (32,30)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:616879 side: (TOP,) (32,30))                             0.000     1.048
| (CHANX:1123316 L4 length:4 (32,30)->(35,30))                   0.119     1.167
| (CHANX:1123504 L4 length:4 (35,30)->(38,30))                   0.119     1.286
| (CHANY:1294848 L1 length:1 (38,31)->(38,31))                   0.061     1.347
| (CHANX:1127820 L4 length:4 (39,31)->(42,31))                   0.119     1.466
| (CHANY:1306564 L1 length:1 (42,32)->(42,32))                   0.061     1.527
| (CHANX:1132136 L4 length:4 (43,32)->(46,32))                   0.119     1.646
| (CHANY:1318280 L4 length:4 (46,33)->(46,36))                   0.119     1.765
| (CHANX:1148644 L1 length:1 (47,36)->(47,36))                   0.061     1.826
| (CHANY:1321452 L4 length:4 (47,37)->(47,40))                   0.119     1.945
| (CHANY:1321624 L1 length:1 (47,40)->(47,40))                   0.061     2.006
| (CHANX:1164980 L4 length:4 (48,40)->(51,40))                   0.119     2.124
| (CHANY:1330448 L4 length:4 (50,41)->(50,44))                   0.119     2.243
| (CHANX:1173282 L1 length:1 (51,42)->(51,42))                   0.061     2.304
| (CHANY:1333486 L4 length:2 (51,43)->(51,44))                   0.119     2.423
| (IPIN:966357 side: (RIGHT,) (51,44))                           0.101     2.524
| (intra 'io' routing)                                           0.733     3.257
out:P[26].outpad[0] (.output at (51,44))                        -0.000     3.257
data arrival time                                                          3.257

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.257
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.257


#Path 38
Startpoint: P[24].Q[0] (dffre at (32,30) clocked by clk)
Endpoint  : out:P[24].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[24].C[0] (dffre at (32,30))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[24].Q[0] (dffre at (32,30)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:616883 side: (TOP,) (32,30))                             0.000     1.048
| (CHANX:1123308 L4 length:4 (32,30)->(35,30))                   0.119     1.167
| (CHANY:1286116 L1 length:1 (35,31)->(35,31))                   0.061     1.228
| (CHANX:1127624 L4 length:4 (36,31)->(39,31))                   0.119     1.347
| (CHANY:1297832 L4 length:4 (39,32)->(39,35))                   0.119     1.466
| (CHANY:1297996 L1 length:1 (39,35)->(39,35))                   0.061     1.527
| (CHANX:1144160 L4 length:4 (40,35)->(43,35))                   0.119     1.646
| (CHANY:1309712 L1 length:1 (43,36)->(43,36))                   0.061     1.707
| (CHANX:1148476 L4 length:4 (44,36)->(47,36))                   0.119     1.826
| (CHANY:1321428 L1 length:1 (47,37)->(47,37))                   0.061     1.887
| (CHANX:1152792 L4 length:4 (48,37)->(51,37))                   0.119     2.006
| (CHANY:1327354 L4 length:4 (49,38)->(49,41))                   0.119     2.124
| (CHANX:1165122 L4 length:4 (50,40)->(53,40))                   0.119     2.243
| (CHANX:1165142 L1 length:1 (51,40)->(51,40))                   0.061     2.304
| (CHANY:1333370 L4 length:4 (51,41)->(51,44))                   0.119     2.423
| (IPIN:966359 side: (RIGHT,) (51,44))                           0.101     2.524
| (intra 'io' routing)                                           0.733     3.257
out:P[24].outpad[0] (.output at (51,44))                         0.000     3.257
data arrival time                                                          3.257

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.257
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.257


#Path 39
Startpoint: P[22].Q[0] (dffre at (32,32) clocked by clk)
Endpoint  : out:P[22].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[22].C[0] (dffre at (32,32))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[22].Q[0] (dffre at (32,32)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:646613 side: (TOP,) (32,32))                             0.000     1.048
| (CHANX:1131432 L4 length:4 (32,32)->(35,32))                   0.119     1.167
| (CHANY:1283308 L1 length:1 (34,33)->(34,33))                   0.061     1.228
| (CHANX:1135712 L4 length:4 (35,33)->(38,33))                   0.119     1.347
| (CHANY:1295024 L1 length:1 (38,34)->(38,34))                   0.061     1.408
| (CHANX:1140028 L4 length:4 (39,34)->(42,34))                   0.119     1.527
| (CHANY:1306740 L1 length:1 (42,35)->(42,35))                   0.061     1.588
| (CHANX:1144344 L4 length:4 (43,35)->(46,35))                   0.119     1.707
| (CHANY:1318456 L1 length:1 (46,36)->(46,36))                   0.061     1.768
| (CHANX:1148660 L4 length:4 (47,36)->(50,36))                   0.119     1.887
| (CHANY:1327280 L4 length:4 (49,37)->(49,40))                   0.119     2.006
| (CHANX:1161028 L1 length:1 (50,39)->(50,39))                   0.061     2.067
| (CHANY:1330380 L4 length:4 (50,40)->(50,43))                   0.119     2.185
| (CHANX:1173272 L1 length:1 (51,42)->(51,42))                   0.061     2.246
| (CHANY:1333496 L4 length:2 (51,43)->(51,44))                   0.119     2.365
| (IPIN:966361 side: (RIGHT,) (51,44))                           0.101     2.466
| (intra 'io' routing)                                           0.733     3.199
out:P[22].outpad[0] (.output at (51,44))                         0.000     3.199
data arrival time                                                          3.199

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.199
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.199


#Path 40
Startpoint: P[13].Q[0] (dffre at (32,30) clocked by clk)
Endpoint  : out:P[13].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[13].C[0] (dffre at (32,30))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[13].Q[0] (dffre at (32,30)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:616894 side: (RIGHT,) (32,30))                           0.000     1.048
| (CHANY:1277338 L4 length:4 (32,30)->(32,33))                   0.119     1.167
| (CHANX:1135538 L1 length:1 (33,33)->(33,33))                   0.061     1.228
| (CHANY:1280510 L4 length:4 (33,34)->(33,37))                   0.119     1.347
| (CHANY:1280654 L1 length:1 (33,37)->(33,37))                   0.061     1.408
| (CHANX:1151902 L4 length:4 (34,37)->(37,37))                   0.119     1.527
| (CHANY:1292370 L1 length:1 (37,38)->(37,38))                   0.061     1.588
| (CHANX:1156218 L4 length:4 (38,38)->(41,38))                   0.119     1.707
| (CHANX:1156418 L4 length:4 (41,38)->(44,38))                   0.119     1.826
| (CHANY:1312814 L1 length:1 (44,39)->(44,39))                   0.061     1.887
| (CHANX:1160734 L4 length:4 (45,39)->(48,39))                   0.119     2.006
| (CHANX:1160878 L1 length:1 (48,39)->(48,39))                   0.061     2.067
| (CHANY:1324578 L4 length:4 (48,40)->(48,43))                   0.119     2.185
| (CHANX:1169080 L1 length:1 (49,41)->(49,41))                   0.061     2.246
| (CHANY:1327608 L4 length:3 (49,42)->(49,44))                   0.119     2.365
| (IPIN:960594 side: (RIGHT,) (49,44))                           0.101     2.466
| (intra 'io' routing)                                           0.733     3.199
out:P[13].outpad[0] (.output at (49,44))                         0.000     3.199
data arrival time                                                          3.199

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.199
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.199


#Path 41
Startpoint: P[21].Q[0] (dffre at (34,33) clocked by clk)
Endpoint  : out:P[21].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[21].C[0] (dffre at (34,33))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[21].Q[0] (dffre at (34,33)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:663043 side: (TOP,) (34,33))                             0.000     1.048
| (CHANX:1135592 L1 length:1 (34,33)->(34,33))                   0.061     1.109
| (CHANY:1283368 L1 length:1 (34,34)->(34,34))                   0.061     1.170
| (CHANX:1139780 L4 length:4 (35,34)->(38,34))                   0.119     1.289
| (CHANY:1295084 L1 length:1 (38,35)->(38,35))                   0.061     1.350
| (CHANX:1144096 L4 length:4 (39,35)->(42,35))                   0.119     1.469
| (CHANY:1306800 L1 length:1 (42,36)->(42,36))                   0.061     1.530
| (CHANX:1148412 L4 length:4 (43,36)->(46,36))                   0.119     1.649
| (CHANY:1315592 L1 length:1 (45,37)->(45,37))                   0.061     1.710
| (CHANX:1152676 L4 length:4 (46,37)->(49,37))                   0.119     1.829
| (CHANX:1152832 L1 length:1 (49,37)->(49,37))                   0.061     1.890
| (CHANY:1327344 L4 length:4 (49,38)->(49,41))                   0.119     2.009
| (CHANX:1165092 L1 length:1 (50,40)->(50,40))                   0.061     2.070
| (CHANY:1330444 L4 length:4 (50,41)->(50,44))                   0.119     2.188
| (CHANX:1181390 L1 length:1 (51,44)->(51,44))                   0.061     2.249
| (CHANY:1333517 L1 length:1 (51,44)->(51,44))                   0.061     2.310
| (IPIN:966362 side: (RIGHT,) (51,44))                           0.101     2.411
| (intra 'io' routing)                                           0.733     3.144
out:P[21].outpad[0] (.output at (51,44))                        -0.000     3.144
data arrival time                                                          3.144

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.144
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.144


#Path 42
Startpoint: P[25].Q[0] (dffre at (32,30) clocked by clk)
Endpoint  : out:P[25].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[25].C[0] (dffre at (32,30))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[25].Q[0] (dffre at (32,30)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:616876 side: (TOP,) (32,30))                             0.000     1.048
| (CHANX:1123326 L4 length:4 (32,30)->(35,30))                   0.119     1.167
| (CHANY:1286098 L1 length:1 (35,31)->(35,31))                   0.061     1.228
| (CHANX:1127642 L4 length:4 (36,31)->(39,31))                   0.119     1.347
| (CHANY:1294946 L4 length:4 (38,32)->(38,35))                   0.119     1.466
| (CHANX:1144042 L1 length:1 (39,35)->(39,35))                   0.061     1.527
| (CHANY:1298118 L4 length:4 (39,36)->(39,39))                   0.119     1.646
| (CHANX:1160422 L4 length:4 (40,39)->(43,39))                   0.119     1.765
| (CHANY:1309962 L1 length:1 (43,40)->(43,40))                   0.061     1.826
| (CHANX:1164738 L4 length:4 (44,40)->(47,40))                   0.119     1.945
| (CHANY:1321678 L1 length:1 (47,41)->(47,41))                   0.061     2.006
| (CHANX:1169054 L4 length:4 (48,41)->(51,41))                   0.119     2.124
| (CHANX:1169198 L1 length:1 (51,41)->(51,41))                   0.061     2.185
| (CHANY:1333442 L4 length:3 (51,42)->(51,44))                   0.119     2.304
| (IPIN:966358 side: (RIGHT,) (51,44))                           0.101     2.405
| (intra 'io' routing)                                           0.733     3.138
out:P[25].outpad[0] (.output at (51,44))                        -0.000     3.138
data arrival time                                                          3.138

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.138
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.138


#Path 43
Startpoint: P[19].Q[0] (dffre at (34,33) clocked by clk)
Endpoint  : out:P[19].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[19].C[0] (dffre at (34,33))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[19].Q[0] (dffre at (34,33)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:663050 side: (TOP,) (34,33))                             0.000     1.048
| (CHANX:1135638 L4 length:4 (34,33)->(37,33))                   0.119     1.167
| (CHANX:1135830 L4 length:4 (37,33)->(40,33))                   0.119     1.286
| (CHANY:1300858 L1 length:1 (40,34)->(40,34))                   0.061     1.347
| (CHANX:1140146 L4 length:4 (41,34)->(44,34))                   0.119     1.466
| (CHANY:1309674 L4 length:4 (43,35)->(43,38))                   0.119     1.585
| (CHANX:1156578 L1 length:1 (44,38)->(44,38))                   0.061     1.646
| (CHANY:1312846 L4 length:4 (44,39)->(44,42))                   0.119     1.765
| (CHANY:1313022 L1 length:1 (44,42)->(44,42))                   0.061     1.826
| (CHANX:1172910 L4 length:4 (45,42)->(48,42))                   0.119     1.945
| (CHANY:1321822 L1 length:1 (47,43)->(47,43))                   0.061     2.006
| (CHANX:1177166 L4 length:4 (48,43)->(51,43))                   0.119     2.124
| (CHANX:1177342 L1 length:1 (51,43)->(51,43))                   0.061     2.185
| (CHANY:1333554 L4 length:1 (51,44)->(51,44))                   0.119     2.304
| (IPIN:966364 side: (RIGHT,) (51,44))                           0.101     2.405
| (intra 'io' routing)                                           0.733     3.138
out:P[19].outpad[0] (.output at (51,44))                        -0.000     3.138
data arrival time                                                          3.138

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.138
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.138


#Path 44
Startpoint: P[17].Q[0] (dffre at (34,33) clocked by clk)
Endpoint  : out:P[17].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[17].C[0] (dffre at (34,33))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[17].Q[0] (dffre at (34,33)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:663047 side: (TOP,) (34,33))                             0.000     1.048
| (CHANX:1135648 L4 length:4 (34,33)->(37,33))                   0.119     1.167
| (CHANY:1289204 L1 length:1 (36,34)->(36,34))                   0.061     1.228
| (CHANX:1139896 L4 length:4 (37,34)->(40,34))                   0.119     1.347
| (CHANY:1300920 L1 length:1 (40,35)->(40,35))                   0.061     1.408
| (CHANX:1144212 L4 length:4 (41,35)->(44,35))                   0.119     1.527
| (CHANY:1306830 L4 length:4 (42,36)->(42,39))                   0.119     1.646
| (CHANX:1160574 L1 length:1 (43,39)->(43,39))                   0.061     1.707
| (CHANY:1310002 L4 length:4 (43,40)->(43,43))                   0.119     1.826
| (CHANX:1172842 L4 length:4 (44,42)->(47,42))                   0.119     1.945
| (CHANY:1318898 L1 length:1 (46,43)->(46,43))                   0.061     2.006
| (CHANX:1177114 L4 length:4 (47,43)->(50,43))                   0.119     2.124
| (CHANX:1177248 L4 length:4 (49,43)->(52,43))                   0.119     2.243
| (CHANY:1333524 L1 length:1 (51,44)->(51,44))                   0.061     2.304
| (IPIN:966366 side: (RIGHT,) (51,44))                           0.101     2.405
| (intra 'io' routing)                                           0.733     3.138
out:P[17].outpad[0] (.output at (51,44))                        -0.000     3.138
data arrival time                                                          3.138

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.138
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.138


#Path 45
Startpoint: P[3].Q[0] (dffre at (32,33) clocked by clk)
Endpoint  : out:P[3].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[3].C[0] (dffre at (32,33))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[3].Q[0] (dffre at (32,33)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:662762 side: (RIGHT,) (32,33))                           0.000     1.048
| (CHANY:1277530 L4 length:4 (32,33)->(32,36))                   0.119     1.167
| (CHANX:1143714 L4 length:4 (33,35)->(36,35))                   0.119     1.286
| (CHANY:1289326 L1 length:1 (36,36)->(36,36))                   0.061     1.347
| (CHANX:1148030 L4 length:4 (37,36)->(40,36))                   0.119     1.466
| (CHANY:1301042 L1 length:1 (40,37)->(40,37))                   0.061     1.527
| (CHANX:1152346 L4 length:4 (41,37)->(44,37))                   0.119     1.646
| (CHANY:1312758 L1 length:1 (44,38)->(44,38))                   0.061     1.707
| (CHANX:1156662 L4 length:4 (45,38)->(48,38))                   0.119     1.826
| (CHANY:1318676 L4 length:4 (46,39)->(46,42))                   0.119     1.945
| (CHANY:1318864 L4 length:3 (46,42)->(46,44))                   0.119     2.064
| (CHANX:1181184 L4 length:4 (47,44)->(50,44))                   0.119     2.182
| (CHANX:1181266 L1 length:1 (49,44)->(49,44))                   0.061     2.243
| (CHANY:1327697 L1 length:1 (49,44)->(49,44))                   0.061     2.304
| (IPIN:960604 side: (RIGHT,) (49,44))                           0.101     2.405
| (intra 'io' routing)                                           0.733     3.138
out:P[3].outpad[0] (.output at (49,44))                         -0.000     3.138
data arrival time                                                          3.138

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.138
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.138


#Path 46
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[13].D[0] (dffre at (32,30) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                                                             0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44)->(51,44))                                                     0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43)->(48,43))                                                     0.119     1.074
| (CHANY:1324567 L4 length:4 (48,43)->(48,40))                                                     0.119     1.193
| (CHANX:1164791 L4 length:4 (48,40)->(45,40))                                                     0.119     1.312
| (CHANX:1164599 L4 length:4 (45,40)->(42,40))                                                     0.119     1.431
| (CHANY:1304151 L1 length:1 (41,40)->(41,40))                                                     0.061     1.492
| (CHANX:1160283 L4 length:4 (41,39)->(38,39))                                                     0.119     1.611
| (CHANY:1295203 L4 length:4 (38,39)->(38,36))                                                     0.119     1.730
| (CHANX:1143983 L1 length:1 (38,35)->(38,35))                                                     0.061     1.791
| (CHANY:1292031 L4 length:4 (37,35)->(37,32))                                                     0.119     1.910
| (CHANY:1292045 L1 length:1 (37,33)->(37,33))                                                     0.061     1.970
| (CHANX:1131589 L4 length:4 (37,32)->(34,32))                                                     0.119     2.089
| (IPIN:646945 side: (TOP,) (34,32))                                                               0.101     2.190
| (intra 'clb' routing)                                                                            0.085     2.275
$abc$5285$new_new_n228__.in[0] (.names at (34,32))                                                 0.000     2.275
| (primitive '.names' combinational delay)                                                         0.218     2.493
$abc$5285$new_new_n228__.out[0] (.names at (34,32))                                                0.000     2.493
| (intra 'clb' routing)                                                                            0.085     2.578
$auto$alumacc.cc:485:replace_alu$27.S[12].in[2] (.names at (34,32))                                0.000     2.578
| (primitive '.names' combinational delay)                                                         0.054     2.632
$auto$alumacc.cc:485:replace_alu$27.S[12].out[0] (.names at (34,32))                               0.000     2.632
| (intra 'clb' routing)                                                                            0.000     2.632
| (OPIN:646938 side: (RIGHT,) (34,32))                                                             0.000     2.632
| (CHANY:1283278 L4 length:4 (34,32)->(34,35))                                                     0.119     2.751
| (CHANX:1139679 L1 length:1 (34,34)->(34,34))                                                     0.061     2.812
| (CHANY:1280303 L4 length:4 (33,34)->(33,31))                                                     0.119     2.931
| (CHANX:1131485 L1 length:1 (33,32)->(33,32))                                                     0.061     2.992
| (IPIN:646801 side: (TOP,) (33,32))                                                               0.101     3.093
| (intra 'clb' routing)                                                                            0.184     3.277
$auto$alumacc.cc:485:replace_alu$27.C[13].p[0] (adder_carry at (33,32))                            0.000     3.277
| (primitive 'adder_carry' combinational delay)                                                    0.028     3.305
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry at (33,32))                         0.000     3.305
| (intra 'clb' routing)                                                                            0.000     3.305
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry at (33,32))                          0.000     3.305
| (primitive 'adder_carry' combinational delay)                                                    0.037     3.342
$auto$alumacc.cc:485:replace_alu$27.C[14].sumout[0] (adder_carry at (33,32))                       0.000     3.342
| (intra 'clb' routing)                                                                            0.000     3.342
| (OPIN:646782 side: (RIGHT,) (33,32))                                                             0.000     3.342
| (CHANY:1280341 L1 length:1 (33,32)->(33,32))                                                     0.061     3.403
| (CHANX:1127261 L4 length:4 (33,31)->(30,31))                                                     0.119     3.522
| (CHANY:1277221 L4 length:4 (32,31)->(32,28))                                                     0.119     3.641
| (CHANX:1123293 L1 length:1 (32,30)->(32,30))                                                     0.061     3.702
| (IPIN:616910 side: (TOP,) (32,30))                                                               0.101     3.803
| (intra 'clb' routing)                                                                            0.085     3.888
$abc$3053$li13_li13.in[0] (.names at (32,30))                                                      0.000     3.888
| (primitive '.names' combinational delay)                                                         0.099     3.987
$abc$3053$li13_li13.out[0] (.names at (32,30))                                                     0.000     3.987
| (intra 'clb' routing)                                                                            0.000     3.987
P[13].D[0] (dffre at (32,30))                                                                      0.000     3.987
data arrival time                                                                                            3.987

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[13].C[0] (dffre at (32,30))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -3.987
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.124


#Path 47
Startpoint: P[1].Q[0] (dffre at (34,33) clocked by clk)
Endpoint  : out:P[1].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[1].C[0] (dffre at (34,33))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[1].Q[0] (dffre at (34,33)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:663056 side: (RIGHT,) (34,33))                           0.000     1.048
| (CHANY:1283338 L4 length:4 (34,33)->(34,36))                   0.119     1.167
| (CHANX:1147874 L1 length:1 (35,36)->(35,36))                   0.061     1.228
| (CHANY:1286510 L4 length:4 (35,37)->(35,40))                   0.119     1.347
| (CHANY:1286686 L1 length:1 (35,40)->(35,40))                   0.061     1.408
| (CHANX:1164206 L4 length:4 (36,40)->(39,40))                   0.119     1.527
| (CHANY:1298402 L1 length:1 (39,41)->(39,41))                   0.061     1.588
| (CHANX:1168522 L4 length:4 (40,41)->(43,41))                   0.119     1.707
| (CHANY:1307186 L1 length:1 (42,42)->(42,42))                   0.061     1.768
| (CHANX:1172794 L4 length:4 (43,42)->(46,42))                   0.119     1.887
| (CHANX:1172928 L4 length:4 (45,42)->(48,42))                   0.119     2.006
| (CHANY:1315984 L1 length:1 (45,43)->(45,43))                   0.061     2.067
| (CHANX:1177052 L4 length:4 (46,43)->(49,43))                   0.119     2.185
| (CHANY:1327700 L1 length:1 (49,44)->(49,44))                   0.061     2.246
| (IPIN:960606 side: (RIGHT,) (49,44))                           0.101     2.347
| (intra 'io' routing)                                           0.733     3.080
out:P[1].outpad[0] (.output at (49,44))                          0.000     3.080
data arrival time                                                          3.080

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.080
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.080


#Path 48
Startpoint: P[0].Q[0] (dffre at (34,33) clocked by clk)
Endpoint  : out:P[0].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[0].C[0] (dffre at (34,33))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[0].Q[0] (dffre at (34,33)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:663055 side: (RIGHT,) (34,33))                           0.000     1.048
| (CHANY:1283336 L4 length:4 (34,33)->(34,36))                   0.119     1.167
| (CHANX:1147876 L1 length:1 (35,36)->(35,36))                   0.061     1.228
| (CHANY:1286508 L4 length:4 (35,37)->(35,40))                   0.119     1.347
| (CHANY:1286680 L1 length:1 (35,40)->(35,40))                   0.061     1.408
| (CHANX:1164212 L4 length:4 (36,40)->(39,40))                   0.119     1.527
| (CHANY:1298396 L1 length:1 (39,41)->(39,41))                   0.061     1.588
| (CHANX:1168528 L4 length:4 (40,41)->(43,41))                   0.119     1.707
| (CHANY:1310112 L1 length:1 (43,42)->(43,42))                   0.061     1.768
| (CHANX:1172844 L4 length:4 (44,42)->(47,42))                   0.119     1.887
| (CHANY:1318904 L1 length:1 (46,43)->(46,43))                   0.061     1.948
| (CHANX:1177108 L4 length:4 (47,43)->(50,43))                   0.119     2.067
| (CHANX:1177164 L4 length:4 (48,43)->(51,43))                   0.119     2.185
| (CHANY:1327702 L1 length:1 (49,44)->(49,44))                   0.061     2.246
| (IPIN:960607 side: (RIGHT,) (49,44))                           0.101     2.347
| (intra 'io' routing)                                           0.733     3.080
out:P[0].outpad[0] (.output at (49,44))                          0.000     3.080
data arrival time                                                          3.080

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.080
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.080


#Path 49
Startpoint: P[16].Q[0] (dffre at (34,33) clocked by clk)
Endpoint  : out:P[16].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[16].C[0] (dffre at (34,33))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[16].Q[0] (dffre at (34,33)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:663046 side: (TOP,) (34,33))                             0.000     1.048
| (CHANX:1135646 L4 length:4 (34,33)->(37,33))                   0.119     1.167
| (CHANY:1289198 L1 length:1 (36,34)->(36,34))                   0.061     1.228
| (CHANX:1139902 L4 length:4 (37,34)->(40,34))                   0.119     1.347
| (CHANY:1300914 L1 length:1 (40,35)->(40,35))                   0.061     1.408
| (CHANX:1144218 L4 length:4 (41,35)->(44,35))                   0.119     1.527
| (CHANY:1312630 L1 length:1 (44,36)->(44,36))                   0.061     1.588
| (CHANX:1148534 L4 length:4 (45,36)->(48,36))                   0.119     1.707
| (CHANY:1324346 L1 length:1 (48,37)->(48,37))                   0.061     1.768
| (CHANX:1152850 L4 length:4 (49,37)->(52,37))                   0.119     1.887
| (CHANY:1330248 L4 length:4 (50,38)->(50,41))                   0.119     2.006
| (CHANX:1169220 L1 length:1 (51,41)->(51,41))                   0.061     2.067
| (CHANY:1333420 L4 length:3 (51,42)->(51,44))                   0.119     2.185
| (CHANY:1333526 L1 length:1 (51,44)->(51,44))                   0.061     2.246
| (IPIN:966367 side: (RIGHT,) (51,44))                           0.101     2.347
| (intra 'io' routing)                                           0.733     3.080
out:P[16].outpad[0] (.output at (51,44))                         0.000     3.080
data arrival time                                                          3.080

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.080
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.080


#Path 50
Startpoint: P[18].Q[0] (dffre at (34,33) clocked by clk)
Endpoint  : out:P[18].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[18].C[0] (dffre at (34,33))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[18].Q[0] (dffre at (34,33)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:663049 side: (TOP,) (34,33))                             0.000     1.048
| (CHANX:1135652 L4 length:4 (34,33)->(37,33))                   0.119     1.167
| (CHANY:1289216 L1 length:1 (36,34)->(36,34))                   0.061     1.228
| (CHANX:1139884 L4 length:4 (37,34)->(40,34))                   0.119     1.347
| (CHANY:1300932 L1 length:1 (40,35)->(40,35))                   0.061     1.408
| (CHANX:1144200 L4 length:4 (41,35)->(44,35))                   0.119     1.527
| (CHANY:1312648 L4 length:4 (44,36)->(44,39))                   0.119     1.646
| (CHANY:1312812 L1 length:1 (44,39)->(44,39))                   0.061     1.707
| (CHANX:1160736 L4 length:4 (45,39)->(48,39))                   0.119     1.826
| (CHANX:1160818 L1 length:1 (47,39)->(47,39))                   0.061     1.887
| (CHANY:1321662 L4 length:4 (47,40)->(47,43))                   0.119     2.006
| (CHANY:1321806 L1 length:1 (47,43)->(47,43))                   0.061     2.067
| (CHANX:1177182 L4 length:4 (48,43)->(51,43))                   0.119     2.185
| (CHANY:1333522 L1 length:1 (51,44)->(51,44))                   0.061     2.246
| (IPIN:966365 side: (RIGHT,) (51,44))                           0.101     2.347
| (intra 'io' routing)                                           0.733     3.080
out:P[18].outpad[0] (.output at (51,44))                         0.000     3.080
data arrival time                                                          3.080

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.080
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.080


#Path 51
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[10].D[0] (dffre at (34,34) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                                                             0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44)->(51,44))                                                     0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43)->(48,43))                                                     0.119     1.074
| (CHANY:1324567 L4 length:4 (48,43)->(48,40))                                                     0.119     1.193
| (CHANX:1164791 L4 length:4 (48,40)->(45,40))                                                     0.119     1.312
| (CHANX:1164599 L4 length:4 (45,40)->(42,40))                                                     0.119     1.431
| (CHANY:1304151 L1 length:1 (41,40)->(41,40))                                                     0.061     1.492
| (CHANX:1160283 L4 length:4 (41,39)->(38,39))                                                     0.119     1.611
| (CHANY:1295203 L4 length:4 (38,39)->(38,36))                                                     0.119     1.730
| (CHANY:1295163 L1 length:1 (38,36)->(38,36))                                                     0.061     1.791
| (CHANX:1143831 L4 length:4 (38,35)->(35,35))                                                     0.119     1.910
| (CHANX:1143639 L4 length:4 (35,35)->(32,35))                                                     0.119     2.028
| (CHANY:1277463 L4 length:4 (32,35)->(32,32))                                                     0.119     2.147
| (IPIN:662802 side: (RIGHT,) (32,33))                                                             0.101     2.248
| (intra 'clb' routing)                                                                            0.085     2.333
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                 0.000     2.333
| (primitive '.names' combinational delay)                                                         0.152     2.485
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                                0.000     2.485
| (intra 'clb' routing)                                                                            0.000     2.485
| (OPIN:662761 side: (RIGHT,) (32,33))                                                             0.000     2.485
| (CHANY:1277512 L4 length:4 (32,33)->(32,36))                                                     0.119     2.604
| (CHANX:1135528 L1 length:1 (33,33)->(33,33))                                                     0.061     2.665
| (IPIN:662919 side: (TOP,) (33,33))                                                               0.101     2.765
| (intra 'clb' routing)                                                                            0.303     3.069
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                             0.000     3.069
| (primitive 'adder_carry' combinational delay)                                                    0.028     3.097
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry at (33,33))                          0.000     3.097
| (intra 'clb' routing)                                                                            0.000     3.097
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry at (33,33))                           0.000     3.097
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.117
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry at (33,33))                          0.000     3.117
| (intra 'clb' routing)                                                                            0.000     3.117
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry at (33,33))                           0.000     3.117
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.137
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry at (33,33))                          0.000     3.137
| (intra 'clb' routing)                                                                            0.000     3.137
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry at (33,33))                           0.000     3.137
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.157
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry at (33,33))                          0.000     3.157
| (intra 'clb' routing)                                                                            0.000     3.157
| (OPIN:662917 side: (BOTTOM,) (33,33))                                                            0.000     3.157
| (IPIN:646818 side: (TOP,) (33,32))                                                               0.000     3.157
| (intra 'clb' routing)                                                                            0.000     3.157
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry at (33,32))                           0.000     3.157
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.177
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry at (33,32))                          0.000     3.177
| (intra 'clb' routing)                                                                            0.000     3.177
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry at (33,32))                           0.000     3.177
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.197
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry at (33,32))                          0.000     3.197
| (intra 'clb' routing)                                                                            0.000     3.197
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry at (33,32))                          0.000     3.197
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.217
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry at (33,32))                         0.000     3.217
| (intra 'clb' routing)                                                                            0.000     3.217
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry at (33,32))                          0.000     3.217
| (primitive 'adder_carry' combinational delay)                                                    0.037     3.254
$auto$alumacc.cc:485:replace_alu$27.C[11].sumout[0] (adder_carry at (33,32))                       0.000     3.254
| (intra 'clb' routing)                                                                            0.000     3.254
| (OPIN:646773 side: (TOP,) (33,32))                                                               0.000     3.254
| (CHANX:1131482 L1 length:1 (33,32)->(33,32))                                                     0.061     3.315
| (CHANY:1280438 L4 length:4 (33,33)->(33,36))                                                     0.119     3.433
| (CHANX:1139700 L4 length:4 (34,34)->(37,34))                                                     0.119     3.552
| (IPIN:676698 side: (TOP,) (34,34))                                                               0.101     3.653
| (intra 'clb' routing)                                                                            0.085     3.738
$abc$3053$li10_li10.in[0] (.names at (34,34))                                                      0.000     3.738
| (primitive '.names' combinational delay)                                                         0.197     3.935
$abc$3053$li10_li10.out[0] (.names at (34,34))                                                     0.000     3.935
| (intra 'clb' routing)                                                                            0.000     3.935
P[10].D[0] (dffre at (34,34))                                                                      0.000     3.935
data arrival time                                                                                            3.935

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[10].C[0] (dffre at (34,34))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -3.935
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.072


#Path 52
Startpoint: P[6].Q[0] (dffre at (34,33) clocked by clk)
Endpoint  : out:P[6].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[6].C[0] (dffre at (34,33))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[6].Q[0] (dffre at (34,33)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:663064 side: (RIGHT,) (34,33))                           0.000     1.048
| (CHANY:1283322 L1 length:1 (34,33)->(34,33))                   0.061     1.109
| (CHANX:1135698 L4 length:4 (35,33)->(38,33))                   0.119     1.228
| (CHANY:1295038 L1 length:1 (38,34)->(38,34))                   0.061     1.289
| (CHANX:1140014 L4 length:4 (39,34)->(42,34))                   0.119     1.408
| (CHANY:1306754 L1 length:1 (42,35)->(42,35))                   0.061     1.469
| (CHANX:1144330 L4 length:4 (43,35)->(46,35))                   0.119     1.588
| (CHANY:1318470 L1 length:1 (46,36)->(46,36))                   0.061     1.649
| (CHANX:1148646 L1 length:1 (47,36)->(47,36))                   0.061     1.710
| (CHANY:1321450 L4 length:4 (47,37)->(47,40))                   0.119     1.829
| (CHANX:1164962 L1 length:1 (48,40)->(48,40))                   0.061     1.890
| (CHANY:1324622 L4 length:4 (48,41)->(48,44))                   0.119     2.009
| (CHANX:1173148 L1 length:1 (49,42)->(49,42))                   0.061     2.070
| (CHANY:1327668 L4 length:2 (49,43)->(49,44))                   0.119     2.188
| (IPIN:960601 side: (RIGHT,) (49,44))                           0.101     2.289
| (intra 'io' routing)                                           0.733     3.022
out:P[6].outpad[0] (.output at (49,44))                         -0.000     3.022
data arrival time                                                          3.022

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.022
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.022


#Path 53
Startpoint: P[2].Q[0] (dffre at (34,33) clocked by clk)
Endpoint  : out:P[2].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[2].C[0] (dffre at (34,33))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[2].Q[0] (dffre at (34,33)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:663061 side: (RIGHT,) (34,33))                           0.000     1.048
| (CHANY:1283348 L4 length:4 (34,33)->(34,36))                   0.119     1.167
| (CHANX:1143824 L4 length:4 (35,35)->(38,35))                   0.119     1.286
| (CHANY:1295168 L1 length:1 (38,36)->(38,36))                   0.061     1.347
| (CHANX:1148140 L4 length:4 (39,36)->(42,36))                   0.119     1.466
| (CHANY:1303960 L1 length:1 (41,37)->(41,37))                   0.061     1.527
| (CHANX:1152404 L4 length:4 (42,37)->(45,37))                   0.119     1.646
| (CHANY:1315676 L1 length:1 (45,38)->(45,38))                   0.061     1.707
| (CHANX:1156720 L4 length:4 (46,38)->(49,38))                   0.119     1.826
| (CHANX:1156834 L1 length:1 (48,38)->(48,38))                   0.061     1.887
| (CHANY:1324494 L4 length:4 (48,39)->(48,42))                   0.119     2.006
| (CHANX:1173150 L1 length:1 (49,42)->(49,42))                   0.061     2.067
| (CHANY:1327666 L4 length:2 (49,43)->(49,44))                   0.119     2.185
| (IPIN:960605 side: (RIGHT,) (49,44))                           0.101     2.286
| (intra 'io' routing)                                           0.733     3.019
out:P[2].outpad[0] (.output at (49,44))                          0.000     3.019
data arrival time                                                          3.019

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.019
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.019


#Path 54
Startpoint: P[15].Q[0] (dffre at (34,33) clocked by clk)
Endpoint  : out:P[15].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[15].C[0] (dffre at (34,33))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[15].Q[0] (dffre at (34,33)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:663044 side: (TOP,) (34,33))                             0.000     1.048
| (CHANX:1135594 L1 length:1 (34,33)->(34,33))                   0.061     1.109
| (CHANY:1283430 L4 length:4 (34,34)->(34,37))                   0.119     1.228
| (CHANX:1151974 L4 length:4 (35,37)->(38,37))                   0.119     1.347
| (CHANY:1295274 L1 length:1 (38,38)->(38,38))                   0.061     1.408
| (CHANX:1156290 L4 length:4 (39,38)->(42,38))                   0.119     1.527
| (CHANY:1306990 L1 length:1 (42,39)->(42,39))                   0.061     1.588
| (CHANX:1160606 L4 length:4 (43,39)->(46,39))                   0.119     1.707
| (CHANY:1318706 L1 length:1 (46,40)->(46,40))                   0.061     1.768
| (CHANX:1164922 L4 length:4 (47,40)->(50,40))                   0.119     1.887
| (CHANY:1324640 L4 length:4 (48,41)->(48,44))                   0.119     2.006
| (CHANX:1177204 L1 length:1 (49,43)->(49,43))                   0.061     2.067
| (CHANY:1327740 L4 length:1 (49,44)->(49,44))                   0.119     2.185
| (IPIN:960592 side: (RIGHT,) (49,44))                           0.101     2.286
| (intra 'io' routing)                                           0.733     3.019
out:P[15].outpad[0] (.output at (49,44))                         0.000     3.019
data arrival time                                                          3.019

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.019
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.019


#Path 55
Startpoint: P[14].Q[0] (dffre at (32,32) clocked by clk)
Endpoint  : out:P[14].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[14].C[0] (dffre at (32,32))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[14].Q[0] (dffre at (32,32)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:646632 side: (RIGHT,) (32,32))                           0.000     1.048
| (CHANY:1277462 L4 length:4 (32,32)->(32,35))                   0.119     1.167
| (CHANX:1139638 L4 length:4 (33,34)->(36,34))                   0.119     1.286
| (CHANY:1289274 L1 length:1 (36,35)->(36,35))                   0.061     1.347
| (CHANX:1143954 L4 length:4 (37,35)->(40,35))                   0.119     1.466
| (CHANY:1300990 L1 length:1 (40,36)->(40,36))                   0.061     1.527
| (CHANX:1148270 L4 length:4 (41,36)->(44,36))                   0.119     1.646
| (CHANX:1148446 L1 length:1 (44,36)->(44,36))                   0.061     1.707
| (CHANY:1312722 L4 length:4 (44,37)->(44,40))                   0.119     1.826
| (CHANX:1164762 L1 length:1 (45,40)->(45,40))                   0.061     1.887
| (CHANY:1315894 L4 length:4 (45,41)->(45,44))                   0.119     2.006
| (CHANX:1177046 L4 length:4 (46,43)->(49,43))                   0.119     2.124
| (CHANY:1327706 L1 length:1 (49,44)->(49,44))                   0.061     2.185
| (IPIN:960593 side: (RIGHT,) (49,44))                           0.101     2.286
| (intra 'io' routing)                                           0.733     3.019
out:P[14].outpad[0] (.output at (49,44))                         0.000     3.019
data arrival time                                                          3.019

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.019
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.019


#Path 56
Startpoint: P[11].Q[0] (dffre at (34,34) clocked by clk)
Endpoint  : out:P[11].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[11].C[0] (dffre at (34,34))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[11].Q[0] (dffre at (34,34)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:676661 side: (TOP,) (34,34))                             0.000     1.048
| (CHANX:1139716 L4 length:4 (34,34)->(37,34))                   0.119     1.167
| (CHANY:1292172 L1 length:1 (37,35)->(37,35))                   0.061     1.228
| (CHANX:1144032 L4 length:4 (38,35)->(41,35))                   0.119     1.347
| (CHANX:1144180 L1 length:1 (41,35)->(41,35))                   0.061     1.408
| (CHANY:1303932 L4 length:4 (41,36)->(41,39))                   0.119     1.527
| (CHANX:1160496 L1 length:1 (42,39)->(42,39))                   0.061     1.588
| (CHANY:1307104 L4 length:4 (42,40)->(42,43))                   0.119     1.707
| (CHANY:1307252 L1 length:1 (42,43)->(42,43))                   0.061     1.768
| (CHANX:1176856 L4 length:4 (43,43)->(46,43))                   0.119     1.887
| (CHANY:1318968 L1 length:1 (46,44)->(46,44))                   0.061     1.948
| (CHANX:1181172 L4 length:4 (47,44)->(50,44))                   0.119     2.067
| (CHANY:1327531 L4 length:4 (49,44)->(49,41))                   0.119     2.185
| (IPIN:960596 side: (RIGHT,) (49,44))                           0.101     2.286
| (intra 'io' routing)                                           0.733     3.019
out:P[11].outpad[0] (.output at (49,44))                         0.000     3.019
data arrival time                                                          3.019

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.019
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.019


#Path 57
Startpoint: P[9].Q[0] (dffre at (34,32) clocked by clk)
Endpoint  : out:P[9].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[9].C[0] (dffre at (34,32))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[9].Q[0] (dffre at (34,32)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:646934 side: (RIGHT,) (34,32))                           0.000     1.048
| (CHANY:1283286 L4 length:4 (34,32)->(34,35))                   0.119     1.167
| (CHANX:1139766 L4 length:4 (35,34)->(38,34))                   0.119     1.286
| (CHANY:1295098 L1 length:1 (38,35)->(38,35))                   0.061     1.347
| (CHANX:1144082 L4 length:4 (39,35)->(42,35))                   0.119     1.466
| (CHANY:1306814 L1 length:1 (42,36)->(42,36))                   0.061     1.527
| (CHANX:1148398 L4 length:4 (43,36)->(46,36))                   0.119     1.646
| (CHANY:1318530 L1 length:1 (46,37)->(46,37))                   0.061     1.707
| (CHANX:1152714 L4 length:4 (47,37)->(50,37))                   0.119     1.826
| (CHANX:1152750 L1 length:1 (48,37)->(48,37))                   0.061     1.887
| (CHANY:1324450 L4 length:4 (48,38)->(48,41))                   0.119     2.006
| (CHANX:1169066 L1 length:1 (49,41)->(49,41))                   0.061     2.067
| (CHANY:1327622 L4 length:3 (49,42)->(49,44))                   0.119     2.185
| (IPIN:960598 side: (RIGHT,) (49,44))                           0.101     2.286
| (intra 'io' routing)                                           0.733     3.019
out:P[9].outpad[0] (.output at (49,44))                          0.000     3.019
data arrival time                                                          3.019

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.019
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.019


#Path 58
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[8].D[0] (dffre at (34,34) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
input external delay                                                                              0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                                                            0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44)->(51,44))                                                    0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43)->(48,43))                                                    0.119     1.074
| (CHANY:1324567 L4 length:4 (48,43)->(48,40))                                                    0.119     1.193
| (CHANX:1164791 L4 length:4 (48,40)->(45,40))                                                    0.119     1.312
| (CHANX:1164599 L4 length:4 (45,40)->(42,40))                                                    0.119     1.431
| (CHANY:1304151 L1 length:1 (41,40)->(41,40))                                                    0.061     1.492
| (CHANX:1160283 L4 length:4 (41,39)->(38,39))                                                    0.119     1.611
| (CHANY:1295203 L4 length:4 (38,39)->(38,36))                                                    0.119     1.730
| (CHANY:1295163 L1 length:1 (38,36)->(38,36))                                                    0.061     1.791
| (CHANX:1143831 L4 length:4 (38,35)->(35,35))                                                    0.119     1.910
| (CHANX:1143639 L4 length:4 (35,35)->(32,35))                                                    0.119     2.028
| (CHANY:1277463 L4 length:4 (32,35)->(32,32))                                                    0.119     2.147
| (IPIN:662802 side: (RIGHT,) (32,33))                                                            0.101     2.248
| (intra 'clb' routing)                                                                           0.085     2.333
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                0.000     2.333
| (primitive '.names' combinational delay)                                                        0.152     2.485
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                               0.000     2.485
| (intra 'clb' routing)                                                                           0.000     2.485
| (OPIN:662761 side: (RIGHT,) (32,33))                                                            0.000     2.485
| (CHANY:1277512 L4 length:4 (32,33)->(32,36))                                                    0.119     2.604
| (CHANX:1135528 L1 length:1 (33,33)->(33,33))                                                    0.061     2.665
| (IPIN:662919 side: (TOP,) (33,33))                                                              0.101     2.765
| (intra 'clb' routing)                                                                           0.303     3.069
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                            0.000     3.069
| (primitive 'adder_carry' combinational delay)                                                   0.028     3.097
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry at (33,33))                         0.000     3.097
| (intra 'clb' routing)                                                                           0.000     3.097
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry at (33,33))                          0.000     3.097
| (primitive 'adder_carry' combinational delay)                                                   0.020     3.117
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry at (33,33))                         0.000     3.117
| (intra 'clb' routing)                                                                           0.000     3.117
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry at (33,33))                          0.000     3.117
| (primitive 'adder_carry' combinational delay)                                                   0.020     3.137
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry at (33,33))                         0.000     3.137
| (intra 'clb' routing)                                                                           0.000     3.137
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry at (33,33))                          0.000     3.137
| (primitive 'adder_carry' combinational delay)                                                   0.020     3.157
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry at (33,33))                         0.000     3.157
| (intra 'clb' routing)                                                                           0.000     3.157
| (OPIN:662917 side: (BOTTOM,) (33,33))                                                           0.000     3.157
| (IPIN:646818 side: (TOP,) (33,32))                                                              0.000     3.157
| (intra 'clb' routing)                                                                           0.000     3.157
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry at (33,32))                          0.000     3.157
| (primitive 'adder_carry' combinational delay)                                                   0.020     3.177
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry at (33,32))                         0.000     3.177
| (intra 'clb' routing)                                                                           0.000     3.177
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry at (33,32))                          0.000     3.177
| (primitive 'adder_carry' combinational delay)                                                   0.037     3.214
$auto$alumacc.cc:485:replace_alu$27.C[9].sumout[0] (adder_carry at (33,32))                       0.000     3.214
| (intra 'clb' routing)                                                                           0.000     3.214
| (OPIN:646767 side: (TOP,) (33,32))                                                              0.000     3.214
| (CHANX:1131470 L1 length:1 (33,32)->(33,32))                                                    0.061     3.275
| (CHANY:1280450 L4 length:4 (33,33)->(33,36))                                                    0.119     3.394
| (CHANX:1139672 L1 length:1 (34,34)->(34,34))                                                    0.061     3.455
| (IPIN:676690 side: (TOP,) (34,34))                                                              0.101     3.555
| (intra 'clb' routing)                                                                           0.085     3.640
$abc$3053$li08_li08.in[0] (.names at (34,34))                                                     0.000     3.640
| (primitive '.names' combinational delay)                                                        0.218     3.858
$abc$3053$li08_li08.out[0] (.names at (34,34))                                                    0.000     3.858
| (intra 'clb' routing)                                                                           0.000     3.858
P[8].D[0] (dffre at (34,34))                                                                      0.000     3.858
data arrival time                                                                                           3.858

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                  0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing:global net)                                                                0.000     0.894
| (intra 'clb' routing)                                                                           0.000     0.894
P[8].C[0] (dffre at (34,34))                                                                      0.000     0.894
clock uncertainty                                                                                 0.000     0.894
cell setup time                                                                                  -0.032     0.863
data required time                                                                                          0.863
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.863
data arrival time                                                                                          -3.858
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -2.996


#Path 59
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[11].D[0] (dffre at (34,34) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                                                             0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44)->(51,44))                                                     0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43)->(48,43))                                                     0.119     1.074
| (CHANY:1324567 L4 length:4 (48,43)->(48,40))                                                     0.119     1.193
| (CHANX:1164791 L4 length:4 (48,40)->(45,40))                                                     0.119     1.312
| (CHANX:1164599 L4 length:4 (45,40)->(42,40))                                                     0.119     1.431
| (CHANY:1304151 L1 length:1 (41,40)->(41,40))                                                     0.061     1.492
| (CHANX:1160283 L4 length:4 (41,39)->(38,39))                                                     0.119     1.611
| (CHANY:1295203 L4 length:4 (38,39)->(38,36))                                                     0.119     1.730
| (CHANY:1295163 L1 length:1 (38,36)->(38,36))                                                     0.061     1.791
| (CHANX:1143831 L4 length:4 (38,35)->(35,35))                                                     0.119     1.910
| (CHANX:1143639 L4 length:4 (35,35)->(32,35))                                                     0.119     2.028
| (CHANY:1277463 L4 length:4 (32,35)->(32,32))                                                     0.119     2.147
| (IPIN:662802 side: (RIGHT,) (32,33))                                                             0.101     2.248
| (intra 'clb' routing)                                                                            0.085     2.333
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                 0.000     2.333
| (primitive '.names' combinational delay)                                                         0.152     2.485
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                                0.000     2.485
| (intra 'clb' routing)                                                                            0.000     2.485
| (OPIN:662761 side: (RIGHT,) (32,33))                                                             0.000     2.485
| (CHANY:1277512 L4 length:4 (32,33)->(32,36))                                                     0.119     2.604
| (CHANX:1135528 L1 length:1 (33,33)->(33,33))                                                     0.061     2.665
| (IPIN:662919 side: (TOP,) (33,33))                                                               0.101     2.765
| (intra 'clb' routing)                                                                            0.303     3.069
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                             0.000     3.069
| (primitive 'adder_carry' combinational delay)                                                    0.028     3.097
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry at (33,33))                          0.000     3.097
| (intra 'clb' routing)                                                                            0.000     3.097
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry at (33,33))                           0.000     3.097
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.117
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry at (33,33))                          0.000     3.117
| (intra 'clb' routing)                                                                            0.000     3.117
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry at (33,33))                           0.000     3.117
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.137
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry at (33,33))                          0.000     3.137
| (intra 'clb' routing)                                                                            0.000     3.137
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry at (33,33))                           0.000     3.137
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.157
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry at (33,33))                          0.000     3.157
| (intra 'clb' routing)                                                                            0.000     3.157
| (OPIN:662917 side: (BOTTOM,) (33,33))                                                            0.000     3.157
| (IPIN:646818 side: (TOP,) (33,32))                                                               0.000     3.157
| (intra 'clb' routing)                                                                            0.000     3.157
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry at (33,32))                           0.000     3.157
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.177
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry at (33,32))                          0.000     3.177
| (intra 'clb' routing)                                                                            0.000     3.177
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry at (33,32))                           0.000     3.177
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.197
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry at (33,32))                          0.000     3.197
| (intra 'clb' routing)                                                                            0.000     3.197
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry at (33,32))                          0.000     3.197
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.217
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry at (33,32))                         0.000     3.217
| (intra 'clb' routing)                                                                            0.000     3.217
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry at (33,32))                          0.000     3.217
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.237
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry at (33,32))                         0.000     3.237
| (intra 'clb' routing)                                                                            0.000     3.237
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry at (33,32))                          0.000     3.237
| (primitive 'adder_carry' combinational delay)                                                    0.037     3.273
$auto$alumacc.cc:485:replace_alu$27.C[12].sumout[0] (adder_carry at (33,32))                       0.000     3.273
| (intra 'clb' routing)                                                                            0.000     3.273
| (OPIN:646776 side: (RIGHT,) (33,32))                                                             0.000     3.273
| (CHANY:1280360 L4 length:4 (33,32)->(33,35))                                                     0.119     3.392
| (CHANX:1139660 L1 length:1 (34,34)->(34,34))                                                     0.061     3.453
| (IPIN:676684 side: (TOP,) (34,34))                                                               0.101     3.554
| (intra 'clb' routing)                                                                            0.085     3.639
$abc$3053$li11_li11.in[0] (.names at (34,34))                                                      0.000     3.639
| (primitive '.names' combinational delay)                                                         0.218     3.857
$abc$3053$li11_li11.out[0] (.names at (34,34))                                                     0.000     3.857
| (intra 'clb' routing)                                                                            0.000     3.857
P[11].D[0] (dffre at (34,34))                                                                      0.000     3.857
data arrival time                                                                                            3.857

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[11].C[0] (dffre at (34,34))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -3.857
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -2.994


#Path 60
Startpoint: P[10].Q[0] (dffre at (34,34) clocked by clk)
Endpoint  : out:P[10].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[10].C[0] (dffre at (34,34))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[10].Q[0] (dffre at (34,34)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:676659 side: (TOP,) (34,34))                             0.000     1.048
| (CHANX:1139712 L4 length:4 (34,34)->(37,34))                   0.119     1.167
| (CHANY:1292176 L1 length:1 (37,35)->(37,35))                   0.061     1.228
| (CHANX:1144028 L4 length:4 (38,35)->(41,35))                   0.119     1.347
| (CHANY:1303892 L1 length:1 (41,36)->(41,36))                   0.061     1.408
| (CHANX:1148344 L4 length:4 (42,36)->(45,36))                   0.119     1.527
| (CHANY:1312732 L4 length:4 (44,37)->(44,40))                   0.119     1.646
| (CHANX:1156678 L4 length:4 (45,38)->(48,38))                   0.119     1.765
| (CHANX:1156838 L1 length:1 (48,38)->(48,38))                   0.061     1.826
| (CHANY:1324490 L4 length:4 (48,39)->(48,42))                   0.119     1.945
| (CHANX:1173154 L1 length:1 (49,42)->(49,42))                   0.061     2.006
| (CHANY:1327662 L4 length:2 (49,43)->(49,44))                   0.119     2.124
| (IPIN:960597 side: (RIGHT,) (49,44))                           0.101     2.225
| (intra 'io' routing)                                           0.733     2.958
out:P[10].outpad[0] (.output at (49,44))                        -0.000     2.958
data arrival time                                                          2.958

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.958
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.958


#Path 61
Startpoint: P[5].Q[0] (dffre at (34,33) clocked by clk)
Endpoint  : out:P[5].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[5].C[0] (dffre at (34,33))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[5].Q[0] (dffre at (34,33)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:663065 side: (RIGHT,) (34,33))                           0.000     1.048
| (CHANY:1283356 L4 length:4 (34,33)->(34,36))                   0.119     1.167
| (CHANX:1139782 L4 length:4 (35,34)->(38,34))                   0.119     1.286
| (CHANY:1295082 L1 length:1 (38,35)->(38,35))                   0.061     1.347
| (CHANX:1144098 L4 length:4 (39,35)->(42,35))                   0.119     1.466
| (CHANY:1306798 L1 length:1 (42,36)->(42,36))                   0.061     1.527
| (CHANX:1148414 L4 length:4 (43,36)->(46,36))                   0.119     1.646
| (CHANY:1318514 L1 length:1 (46,37)->(46,37))                   0.061     1.707
| (CHANX:1152730 L4 length:4 (47,37)->(50,37))                   0.119     1.826
| (CHANY:1324448 L4 length:4 (48,38)->(48,41))                   0.119     1.945
| (CHANX:1169068 L1 length:1 (49,41)->(49,41))                   0.061     2.006
| (CHANY:1327620 L4 length:3 (49,42)->(49,44))                   0.119     2.124
| (IPIN:960602 side: (RIGHT,) (49,44))                           0.101     2.225
| (intra 'io' routing)                                           0.733     2.958
out:P[5].outpad[0] (.output at (49,44))                         -0.000     2.958
data arrival time                                                          2.958

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.958
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.958


#Path 62
Startpoint: P[7].Q[0] (dffre at (34,34) clocked by clk)
Endpoint  : out:P[7].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[7].C[0] (dffre at (34,34))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[7].Q[0] (dffre at (34,34)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:676656 side: (TOP,) (34,34))                             0.000     1.048
| (CHANX:1139706 L4 length:4 (34,34)->(37,34))                   0.119     1.167
| (CHANY:1292182 L1 length:1 (37,35)->(37,35))                   0.061     1.228
| (CHANX:1144022 L4 length:4 (38,35)->(41,35))                   0.119     1.347
| (CHANY:1303898 L1 length:1 (41,36)->(41,36))                   0.061     1.408
| (CHANX:1148338 L4 length:4 (42,36)->(45,36))                   0.119     1.527
| (CHANX:1148456 L4 length:4 (44,36)->(47,36))                   0.119     1.646
| (CHANY:1321448 L4 length:4 (47,37)->(47,40))                   0.119     1.765
| (CHANX:1164964 L1 length:1 (48,40)->(48,40))                   0.061     1.826
| (CHANY:1324620 L4 length:4 (48,41)->(48,44))                   0.119     1.945
| (CHANX:1177208 L1 length:1 (49,43)->(49,43))                   0.061     2.006
| (CHANY:1327736 L4 length:1 (49,44)->(49,44))                   0.119     2.124
| (IPIN:960600 side: (RIGHT,) (49,44))                           0.101     2.225
| (intra 'io' routing)                                           0.733     2.958
out:P[7].outpad[0] (.output at (49,44))                         -0.000     2.958
data arrival time                                                          2.958

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.958
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.958


#Path 63
Startpoint: P[20].Q[0] (dffre at (34,33) clocked by clk)
Endpoint  : out:P[20].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[20].C[0] (dffre at (34,33))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[20].Q[0] (dffre at (34,33)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:663052 side: (TOP,) (34,33))                             0.000     1.048
| (CHANX:1135626 L4 length:4 (34,33)->(37,33))                   0.119     1.167
| (CHANY:1289202 L1 length:1 (36,34)->(36,34))                   0.061     1.228
| (CHANX:1139898 L4 length:4 (37,34)->(40,34))                   0.119     1.347
| (CHANY:1300918 L1 length:1 (40,35)->(40,35))                   0.061     1.408
| (CHANX:1144214 L4 length:4 (41,35)->(44,35))                   0.119     1.527
| (CHANY:1312634 L1 length:1 (44,36)->(44,36))                   0.061     1.588
| (CHANX:1148530 L4 length:4 (45,36)->(48,36))                   0.119     1.707
| (CHANX:1148648 L4 length:4 (47,36)->(50,36))                   0.119     1.826
| (CHANY:1330184 L4 length:4 (50,37)->(50,40))                   0.119     1.945
| (CHANX:1165156 L1 length:1 (51,40)->(51,40))                   0.061     2.006
| (CHANY:1333356 L4 length:4 (51,41)->(51,44))                   0.119     2.124
| (IPIN:966363 side: (RIGHT,) (51,44))                           0.101     2.225
| (intra 'io' routing)                                           0.733     2.958
out:P[20].outpad[0] (.output at (51,44))                        -0.000     2.958
data arrival time                                                          2.958

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.958
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.958


#Path 64
Startpoint: P[4].Q[0] (dffre at (34,33) clocked by clk)
Endpoint  : out:P[4].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[4].C[0] (dffre at (34,33))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[4].Q[0] (dffre at (34,33)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:663062 side: (RIGHT,) (34,33))                           0.000     1.048
| (CHANY:1283350 L4 length:4 (34,33)->(34,36))                   0.119     1.167
| (CHANX:1139764 L4 length:4 (35,34)->(38,34))                   0.119     1.286
| (CHANY:1295100 L1 length:1 (38,35)->(38,35))                   0.061     1.347
| (CHANX:1144080 L4 length:4 (39,35)->(42,35))                   0.119     1.466
| (CHANY:1303908 L1 length:1 (41,36)->(41,36))                   0.061     1.527
| (CHANX:1148328 L4 length:4 (42,36)->(45,36))                   0.119     1.646
| (CHANY:1315624 L4 length:4 (45,37)->(45,40))                   0.119     1.765
| (CHANY:1315788 L1 length:1 (45,40)->(45,40))                   0.061     1.826
| (CHANX:1164864 L4 length:4 (46,40)->(49,40))                   0.119     1.945
| (CHANX:1165012 L1 length:1 (49,40)->(49,40))                   0.061     2.006
| (CHANY:1327548 L4 length:4 (49,41)->(49,44))                   0.119     2.124
| (IPIN:960603 side: (RIGHT,) (49,44))                           0.101     2.225
| (intra 'io' routing)                                           0.733     2.958
out:P[4].outpad[0] (.output at (49,44))                         -0.000     2.958
data arrival time                                                          2.958

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.958
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.958


#Path 65
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[7].D[0] (dffre at (34,34) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
input external delay                                                                              0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                                                            0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44)->(51,44))                                                    0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43)->(48,43))                                                    0.119     1.074
| (CHANY:1324567 L4 length:4 (48,43)->(48,40))                                                    0.119     1.193
| (CHANX:1164791 L4 length:4 (48,40)->(45,40))                                                    0.119     1.312
| (CHANX:1164599 L4 length:4 (45,40)->(42,40))                                                    0.119     1.431
| (CHANY:1304151 L1 length:1 (41,40)->(41,40))                                                    0.061     1.492
| (CHANX:1160283 L4 length:4 (41,39)->(38,39))                                                    0.119     1.611
| (CHANY:1295203 L4 length:4 (38,39)->(38,36))                                                    0.119     1.730
| (CHANY:1295163 L1 length:1 (38,36)->(38,36))                                                    0.061     1.791
| (CHANX:1143831 L4 length:4 (38,35)->(35,35))                                                    0.119     1.910
| (CHANX:1143639 L4 length:4 (35,35)->(32,35))                                                    0.119     2.028
| (CHANY:1277463 L4 length:4 (32,35)->(32,32))                                                    0.119     2.147
| (IPIN:662802 side: (RIGHT,) (32,33))                                                            0.101     2.248
| (intra 'clb' routing)                                                                           0.085     2.333
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                0.000     2.333
| (primitive '.names' combinational delay)                                                        0.152     2.485
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                               0.000     2.485
| (intra 'clb' routing)                                                                           0.000     2.485
| (OPIN:662761 side: (RIGHT,) (32,33))                                                            0.000     2.485
| (CHANY:1277512 L4 length:4 (32,33)->(32,36))                                                    0.119     2.604
| (CHANX:1135528 L1 length:1 (33,33)->(33,33))                                                    0.061     2.665
| (IPIN:662919 side: (TOP,) (33,33))                                                              0.101     2.765
| (intra 'clb' routing)                                                                           0.303     3.069
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                            0.000     3.069
| (primitive 'adder_carry' combinational delay)                                                   0.028     3.097
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry at (33,33))                         0.000     3.097
| (intra 'clb' routing)                                                                           0.000     3.097
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry at (33,33))                          0.000     3.097
| (primitive 'adder_carry' combinational delay)                                                   0.020     3.117
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry at (33,33))                         0.000     3.117
| (intra 'clb' routing)                                                                           0.000     3.117
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry at (33,33))                          0.000     3.117
| (primitive 'adder_carry' combinational delay)                                                   0.020     3.137
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry at (33,33))                         0.000     3.137
| (intra 'clb' routing)                                                                           0.000     3.137
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry at (33,33))                          0.000     3.137
| (primitive 'adder_carry' combinational delay)                                                   0.020     3.157
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry at (33,33))                         0.000     3.157
| (intra 'clb' routing)                                                                           0.000     3.157
| (OPIN:662917 side: (BOTTOM,) (33,33))                                                           0.000     3.157
| (IPIN:646818 side: (TOP,) (33,32))                                                              0.000     3.157
| (intra 'clb' routing)                                                                           0.000     3.157
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry at (33,32))                          0.000     3.157
| (primitive 'adder_carry' combinational delay)                                                   0.037     3.194
$auto$alumacc.cc:485:replace_alu$27.C[8].sumout[0] (adder_carry at (33,32))                       0.000     3.194
| (intra 'clb' routing)                                                                           0.000     3.194
| (OPIN:646764 side: (TOP,) (33,32))                                                              0.000     3.194
| (CHANX:1131512 L4 length:4 (33,32)->(36,32))                                                    0.119     3.313
| (CHANY:1283354 L4 length:4 (34,33)->(34,36))                                                    0.119     3.432
| (IPIN:676715 side: (RIGHT,) (34,34))                                                            0.101     3.532
| (intra 'clb' routing)                                                                           0.085     3.617
$abc$3053$li07_li07.in[0] (.names at (34,34))                                                     0.000     3.617
| (primitive '.names' combinational delay)                                                        0.197     3.814
$abc$3053$li07_li07.out[0] (.names at (34,34))                                                    0.000     3.814
| (intra 'clb' routing)                                                                           0.000     3.814
P[7].D[0] (dffre at (34,34))                                                                      0.000     3.814
data arrival time                                                                                           3.814

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                  0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing:global net)                                                                0.000     0.894
| (intra 'clb' routing)                                                                           0.000     0.894
P[7].C[0] (dffre at (34,34))                                                                      0.000     0.894
clock uncertainty                                                                                 0.000     0.894
cell setup time                                                                                  -0.032     0.863
data required time                                                                                          0.863
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.863
data arrival time                                                                                          -3.814
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -2.952


#Path 66
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[9].D[0] (dffre at (34,32) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                                                             0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44)->(51,44))                                                     0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43)->(48,43))                                                     0.119     1.074
| (CHANY:1324567 L4 length:4 (48,43)->(48,40))                                                     0.119     1.193
| (CHANX:1164791 L4 length:4 (48,40)->(45,40))                                                     0.119     1.312
| (CHANX:1164599 L4 length:4 (45,40)->(42,40))                                                     0.119     1.431
| (CHANY:1304151 L1 length:1 (41,40)->(41,40))                                                     0.061     1.492
| (CHANX:1160283 L4 length:4 (41,39)->(38,39))                                                     0.119     1.611
| (CHANY:1295203 L4 length:4 (38,39)->(38,36))                                                     0.119     1.730
| (CHANY:1295163 L1 length:1 (38,36)->(38,36))                                                     0.061     1.791
| (CHANX:1143831 L4 length:4 (38,35)->(35,35))                                                     0.119     1.910
| (CHANX:1143639 L4 length:4 (35,35)->(32,35))                                                     0.119     2.028
| (CHANY:1277463 L4 length:4 (32,35)->(32,32))                                                     0.119     2.147
| (IPIN:662802 side: (RIGHT,) (32,33))                                                             0.101     2.248
| (intra 'clb' routing)                                                                            0.085     2.333
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                 0.000     2.333
| (primitive '.names' combinational delay)                                                         0.152     2.485
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                                0.000     2.485
| (intra 'clb' routing)                                                                            0.000     2.485
| (OPIN:662761 side: (RIGHT,) (32,33))                                                             0.000     2.485
| (CHANY:1277512 L4 length:4 (32,33)->(32,36))                                                     0.119     2.604
| (CHANX:1135528 L1 length:1 (33,33)->(33,33))                                                     0.061     2.665
| (IPIN:662919 side: (TOP,) (33,33))                                                               0.101     2.765
| (intra 'clb' routing)                                                                            0.303     3.069
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                             0.000     3.069
| (primitive 'adder_carry' combinational delay)                                                    0.028     3.097
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry at (33,33))                          0.000     3.097
| (intra 'clb' routing)                                                                            0.000     3.097
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry at (33,33))                           0.000     3.097
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.117
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry at (33,33))                          0.000     3.117
| (intra 'clb' routing)                                                                            0.000     3.117
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry at (33,33))                           0.000     3.117
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.137
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry at (33,33))                          0.000     3.137
| (intra 'clb' routing)                                                                            0.000     3.137
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry at (33,33))                           0.000     3.137
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.157
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry at (33,33))                          0.000     3.157
| (intra 'clb' routing)                                                                            0.000     3.157
| (OPIN:662917 side: (BOTTOM,) (33,33))                                                            0.000     3.157
| (IPIN:646818 side: (TOP,) (33,32))                                                               0.000     3.157
| (intra 'clb' routing)                                                                            0.000     3.157
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry at (33,32))                           0.000     3.157
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.177
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry at (33,32))                          0.000     3.177
| (intra 'clb' routing)                                                                            0.000     3.177
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry at (33,32))                           0.000     3.177
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.197
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry at (33,32))                          0.000     3.197
| (intra 'clb' routing)                                                                            0.000     3.197
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry at (33,32))                          0.000     3.197
| (primitive 'adder_carry' combinational delay)                                                    0.037     3.234
$auto$alumacc.cc:485:replace_alu$27.C[10].sumout[0] (adder_carry at (33,32))                       0.000     3.234
| (intra 'clb' routing)                                                                            0.000     3.234
| (OPIN:646770 side: (TOP,) (33,32))                                                               0.000     3.234
| (CHANX:1131524 L4 length:4 (33,32)->(36,32))                                                     0.119     3.353
| (CHANY:1283263 L1 length:1 (34,32)->(34,32))                                                     0.061     3.413
| (IPIN:646981 side: (RIGHT,) (34,32))                                                             0.101     3.514
| (intra 'clb' routing)                                                                            0.085     3.599
$abc$3053$li09_li09.in[0] (.names at (34,32))                                                      0.000     3.599
| (primitive '.names' combinational delay)                                                         0.197     3.796
$abc$3053$li09_li09.out[0] (.names at (34,32))                                                     0.000     3.796
| (intra 'clb' routing)                                                                            0.000     3.796
P[9].D[0] (dffre at (34,32))                                                                       0.000     3.796
data arrival time                                                                                            3.796

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[9].C[0] (dffre at (34,32))                                                                       0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -3.796
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -2.933


#Path 67
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[12].D[0] (dffre at (34,34) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                                                             0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44)->(51,44))                                                     0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43)->(48,43))                                                     0.119     1.074
| (CHANY:1324567 L4 length:4 (48,43)->(48,40))                                                     0.119     1.193
| (CHANX:1164791 L4 length:4 (48,40)->(45,40))                                                     0.119     1.312
| (CHANX:1164599 L4 length:4 (45,40)->(42,40))                                                     0.119     1.431
| (CHANY:1304151 L1 length:1 (41,40)->(41,40))                                                     0.061     1.492
| (CHANX:1160283 L4 length:4 (41,39)->(38,39))                                                     0.119     1.611
| (CHANY:1295203 L4 length:4 (38,39)->(38,36))                                                     0.119     1.730
| (CHANX:1143983 L1 length:1 (38,35)->(38,35))                                                     0.061     1.791
| (CHANY:1292031 L4 length:4 (37,35)->(37,32))                                                     0.119     1.910
| (CHANY:1292045 L1 length:1 (37,33)->(37,33))                                                     0.061     1.970
| (CHANX:1131589 L4 length:4 (37,32)->(34,32))                                                     0.119     2.089
| (IPIN:646945 side: (TOP,) (34,32))                                                               0.101     2.190
| (intra 'clb' routing)                                                                            0.085     2.275
$abc$5285$new_new_n228__.in[0] (.names at (34,32))                                                 0.000     2.275
| (primitive '.names' combinational delay)                                                         0.218     2.493
$abc$5285$new_new_n228__.out[0] (.names at (34,32))                                                0.000     2.493
| (intra 'clb' routing)                                                                            0.085     2.578
$auto$alumacc.cc:485:replace_alu$27.S[12].in[2] (.names at (34,32))                                0.000     2.578
| (primitive '.names' combinational delay)                                                         0.054     2.632
$auto$alumacc.cc:485:replace_alu$27.S[12].out[0] (.names at (34,32))                               0.000     2.632
| (intra 'clb' routing)                                                                            0.000     2.632
| (OPIN:646938 side: (RIGHT,) (34,32))                                                             0.000     2.632
| (CHANY:1283278 L4 length:4 (34,32)->(34,35))                                                     0.119     2.751
| (CHANX:1139679 L1 length:1 (34,34)->(34,34))                                                     0.061     2.812
| (CHANY:1280303 L4 length:4 (33,34)->(33,31))                                                     0.119     2.931
| (CHANX:1131485 L1 length:1 (33,32)->(33,32))                                                     0.061     2.992
| (IPIN:646801 side: (TOP,) (33,32))                                                               0.101     3.093
| (intra 'clb' routing)                                                                            0.184     3.277
$auto$alumacc.cc:485:replace_alu$27.C[13].p[0] (adder_carry at (33,32))                            0.000     3.277
| (primitive 'adder_carry' combinational delay)                                                    0.037     3.314
$auto$alumacc.cc:485:replace_alu$27.C[13].sumout[0] (adder_carry at (33,32))                       0.000     3.314
| (intra 'clb' routing)                                                                            0.000     3.314
| (OPIN:646779 side: (RIGHT,) (33,32))                                                             0.000     3.314
| (CHANY:1280366 L4 length:4 (33,32)->(33,35))                                                     0.119     3.433
| (CHANX:1139678 L1 length:1 (34,34)->(34,34))                                                     0.061     3.494
| (IPIN:676693 side: (TOP,) (34,34))                                                               0.101     3.594
| (intra 'clb' routing)                                                                            0.085     3.679
$abc$3053$li12_li12.in[0] (.names at (34,34))                                                      0.000     3.679
| (primitive '.names' combinational delay)                                                         0.099     3.779
$abc$3053$li12_li12.out[0] (.names at (34,34))                                                     0.000     3.779
| (intra 'clb' routing)                                                                            0.000     3.779
P[12].D[0] (dffre at (34,34))                                                                      0.000     3.779
data arrival time                                                                                            3.779

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[12].C[0] (dffre at (34,34))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -3.779
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -2.916


#Path 68
Startpoint: P[8].Q[0] (dffre at (34,34) clocked by clk)
Endpoint  : out:P[8].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[8].C[0] (dffre at (34,34))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[8].Q[0] (dffre at (34,34)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:676658 side: (TOP,) (34,34))                             0.000     1.048
| (CHANX:1139694 L4 length:4 (34,34)->(37,34))                   0.119     1.167
| (CHANY:1292194 L1 length:1 (37,35)->(37,35))                   0.061     1.228
| (CHANX:1144010 L4 length:4 (38,35)->(41,35))                   0.119     1.347
| (CHANX:1144178 L1 length:1 (41,35)->(41,35))                   0.061     1.408
| (CHANY:1303934 L4 length:4 (41,36)->(41,39))                   0.119     1.527
| (CHANX:1160494 L1 length:1 (42,39)->(42,39))                   0.061     1.588
| (CHANY:1307106 L4 length:4 (42,40)->(42,43))                   0.119     1.707
| (CHANY:1307258 L1 length:1 (42,43)->(42,43))                   0.061     1.768
| (CHANX:1176850 L4 length:4 (43,43)->(46,43))                   0.119     1.887
| (CHANX:1177034 L4 length:4 (46,43)->(49,43))                   0.119     2.006
| (CHANY:1327718 L1 length:1 (49,44)->(49,44))                   0.061     2.067
| (IPIN:960599 side: (RIGHT,) (49,44))                           0.101     2.167
| (intra 'io' routing)                                           0.733     2.900
out:P[8].outpad[0] (.output at (49,44))                          0.000     2.900
data arrival time                                                          2.900

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.900
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.900


#Path 69
Startpoint: P[12].Q[0] (dffre at (34,34) clocked by clk)
Endpoint  : out:P[12].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[12].C[0] (dffre at (34,34))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[12].Q[0] (dffre at (34,34)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:676655 side: (TOP,) (34,34))                             0.000     1.048
| (CHANX:1139688 L4 length:4 (34,34)->(37,34))                   0.119     1.167
| (CHANY:1292200 L4 length:4 (37,35)->(37,38))                   0.119     1.286
| (CHANY:1292364 L1 length:1 (37,38)->(37,38))                   0.061     1.347
| (CHANX:1156224 L4 length:4 (38,38)->(41,38))                   0.119     1.466
| (CHANY:1304080 L1 length:1 (41,39)->(41,39))                   0.061     1.527
| (CHANX:1160540 L4 length:4 (42,39)->(45,39))                   0.119     1.646
| (CHANY:1315796 L1 length:1 (45,40)->(45,40))                   0.061     1.707
| (CHANX:1164856 L4 length:4 (46,40)->(49,40))                   0.119     1.826
| (CHANX:1165052 L4 length:4 (49,40)->(52,40))                   0.119     1.945
| (CHANY:1327556 L4 length:4 (49,41)->(49,44))                   0.119     2.064
| (IPIN:960595 side: (RIGHT,) (49,44))                           0.101     2.164
| (intra 'io' routing)                                           0.733     2.897
out:P[12].outpad[0] (.output at (49,44))                         0.000     2.897
data arrival time                                                          2.897

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.897
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.897


#Path 70
Startpoint: A[13].inpad[0] (.input at (1,2) clocked by clk)
Endpoint  : i1[13].D[0] (dffre at (32,32) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
A[13].inpad[0] (.input at (1,2))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:180065 side: (RIGHT,) (1,2))                                 0.000     0.894
| (CHANY:1185266 L4 length:4 (1,2)->(1,5))                           0.119     1.013
| (CHANX:1015722 L4 length:4 (2,4)->(5,4))                           0.119     1.132
| (CHANY:1197094 L1 length:1 (5,5)->(5,5))                           0.061     1.193
| (CHANX:1020038 L1 length:1 (6,5)->(6,5))                           0.061     1.254
| (CHANY:1200074 L4 length:4 (6,6)->(6,9))                           0.119     1.373
| (CHANY:1200242 L1 length:1 (6,9)->(6,9))                           0.061     1.434
| (CHANX:1036378 L4 length:4 (7,9)->(10,9))                          0.119     1.553
| (CHANY:1211958 L1 length:1 (10,10)->(10,10))                       0.061     1.614
| (CHANX:1040694 L4 length:4 (11,10)->(14,10))                       0.119     1.733
| (CHANY:1223674 L1 length:1 (14,11)->(14,11))                       0.061     1.794
| (CHANX:1045010 L4 length:4 (15,11)->(18,11))                       0.119     1.913
| (CHANY:1235390 L1 length:1 (18,12)->(18,12))                       0.061     1.974
| (CHANX:1049326 L4 length:4 (19,12)->(22,12))                       0.119     2.092
| (CHANY:1247106 L1 length:1 (22,13)->(22,13))                       0.061     2.153
| (CHANX:1053642 L4 length:4 (23,13)->(26,13))                       0.119     2.272
| (CHANX:1053810 L1 length:1 (26,13)->(26,13))                       0.061     2.333
| (CHANY:1258846 L4 length:4 (26,14)->(26,17))                       0.119     2.452
| (CHANX:1070126 L1 length:1 (27,17)->(27,17))                       0.061     2.513
| (CHANY:1262018 L4 length:4 (27,18)->(27,21))                       0.119     2.632
| (CHANX:1086442 L1 length:1 (28,21)->(28,21))                       0.061     2.693
| (CHANY:1265190 L4 length:4 (28,22)->(28,25))                       0.119     2.812
| (CHANX:1098726 L1 length:1 (29,24)->(29,24))                       0.061     2.873
| (CHANY:1268266 L4 length:4 (29,25)->(29,28))                       0.119     2.992
| (CHANX:1115042 L1 length:1 (30,28)->(30,28))                       0.061     3.053
| (CHANY:1271438 L4 length:4 (30,29)->(30,32))                       0.119     3.172
| (CHANY:1271614 L1 length:1 (30,32)->(30,32))                       0.061     3.233
| (CHANX:1131374 L4 length:4 (31,32)->(34,32))                       0.119     3.351
| (IPIN:646645 side: (TOP,) (32,32))                                 0.101     3.452
| (intra 'clb' routing)                                              0.085     3.537
$abc$3053$li51_li51.in[0] (.names at (32,32))                       -0.000     3.537
| (primitive '.names' combinational delay)                           0.218     3.755
$abc$3053$li51_li51.out[0] (.names at (32,32))                       0.000     3.755
| (intra 'clb' routing)                                              0.000     3.755
i1[13].D[0] (dffre at (32,32))                                       0.000     3.755
data arrival time                                                              3.755

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
i1[13].C[0] (dffre at (32,32))                                       0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -3.755
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.893


#Path 71
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[3].D[0] (dffre at (32,33) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
input external delay                                                                              0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                                                            0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44)->(51,44))                                                    0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43)->(48,43))                                                    0.119     1.074
| (CHANY:1324567 L4 length:4 (48,43)->(48,40))                                                    0.119     1.193
| (CHANX:1164791 L4 length:4 (48,40)->(45,40))                                                    0.119     1.312
| (CHANX:1164599 L4 length:4 (45,40)->(42,40))                                                    0.119     1.431
| (CHANY:1304151 L1 length:1 (41,40)->(41,40))                                                    0.061     1.492
| (CHANX:1160283 L4 length:4 (41,39)->(38,39))                                                    0.119     1.611
| (CHANY:1295203 L4 length:4 (38,39)->(38,36))                                                    0.119     1.730
| (CHANY:1295163 L1 length:1 (38,36)->(38,36))                                                    0.061     1.791
| (CHANX:1143831 L4 length:4 (38,35)->(35,35))                                                    0.119     1.910
| (CHANX:1143639 L4 length:4 (35,35)->(32,35))                                                    0.119     2.028
| (CHANY:1277463 L4 length:4 (32,35)->(32,32))                                                    0.119     2.147
| (IPIN:662802 side: (RIGHT,) (32,33))                                                            0.101     2.248
| (intra 'clb' routing)                                                                           0.085     2.333
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                0.000     2.333
| (primitive '.names' combinational delay)                                                        0.152     2.485
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                               0.000     2.485
| (intra 'clb' routing)                                                                           0.000     2.485
| (OPIN:662761 side: (RIGHT,) (32,33))                                                            0.000     2.485
| (CHANY:1277512 L4 length:4 (32,33)->(32,36))                                                    0.119     2.604
| (CHANX:1135528 L1 length:1 (33,33)->(33,33))                                                    0.061     2.665
| (IPIN:662919 side: (TOP,) (33,33))                                                              0.101     2.765
| (intra 'clb' routing)                                                                           0.303     3.069
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                            0.000     3.069
| (primitive 'adder_carry' combinational delay)                                                   0.037     3.105
$auto$alumacc.cc:485:replace_alu$27.C[4].sumout[0] (adder_carry at (33,33))                       0.000     3.105
| (intra 'clb' routing)                                                                           0.000     3.105
| (OPIN:662904 side: (RIGHT,) (33,33))                                                            0.000     3.105
| (CHANY:1280393 L1 length:1 (33,33)->(33,33))                                                    0.061     3.166
| (CHANX:1131465 L1 length:1 (33,32)->(33,32))                                                    0.061     3.227
| (CHANY:1277542 L4 length:4 (32,33)->(32,36))                                                    0.119     3.346
| (CHANX:1135491 L1 length:1 (32,33)->(32,33))                                                    0.061     3.407
| (IPIN:662781 side: (TOP,) (32,33))                                                              0.101     3.508
| (intra 'clb' routing)                                                                           0.085     3.593
$abc$3053$li03_li03.in[0] (.names at (32,33))                                                     0.000     3.593
| (primitive '.names' combinational delay)                                                        0.136     3.728
$abc$3053$li03_li03.out[0] (.names at (32,33))                                                    0.000     3.728
| (intra 'clb' routing)                                                                           0.000     3.728
P[3].D[0] (dffre at (32,33))                                                                      0.000     3.728
data arrival time                                                                                           3.728

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                  0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing:global net)                                                                0.000     0.894
| (intra 'clb' routing)                                                                           0.000     0.894
P[3].C[0] (dffre at (32,33))                                                                      0.000     0.894
clock uncertainty                                                                                 0.000     0.894
cell setup time                                                                                  -0.032     0.863
data required time                                                                                          0.863
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.863
data arrival time                                                                                          -3.728
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -2.866


#Path 72
Startpoint: A[18].inpad[0] (.input at (1,5) clocked by clk)
Endpoint  : i1[18].D[0] (dffre at (34,33) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
A[18].inpad[0] (.input at (1,5))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:225939 side: (RIGHT,) (1,5))                                 0.000     0.894
| (CHANY:1185438 L1 length:1 (1,5)->(1,5))                           0.061     0.955
| (CHANX:1019790 L4 length:4 (2,5)->(5,5))                           0.119     1.074
| (CHANY:1197154 L1 length:1 (5,6)->(5,6))                           0.061     1.135
| (CHANX:1024106 L4 length:4 (6,6)->(9,6))                           0.119     1.254
| (CHANY:1208870 L1 length:1 (9,7)->(9,7))                           0.061     1.315
| (CHANX:1028422 L1 length:1 (10,7)->(10,7))                         0.061     1.376
| (CHANY:1211850 L4 length:4 (10,8)->(10,11))                        0.119     1.495
| (CHANX:1044738 L1 length:1 (11,11)->(11,11))                       0.061     1.556
| (CHANY:1215022 L4 length:4 (11,12)->(11,15))                       0.119     1.675
| (CHANX:1061054 L1 length:1 (12,15)->(12,15))                       0.061     1.736
| (CHANY:1218194 L4 length:4 (12,16)->(12,19))                       0.119     1.855
| (CHANX:1073322 L4 length:4 (13,18)->(16,18))                       0.119     1.974
| (CHANX:1073490 L1 length:1 (16,18)->(16,18))                       0.061     2.034
| (CHANY:1230046 L4 length:4 (16,19)->(16,22))                       0.119     2.153
| (CHANX:1089806 L1 length:1 (17,22)->(17,22))                       0.061     2.214
| (CHANY:1233218 L4 length:4 (17,23)->(17,26))                       0.119     2.333
| (CHANX:1106122 L1 length:1 (18,26)->(18,26))                       0.061     2.394
| (CHANY:1236390 L4 length:4 (18,27)->(18,30))                       0.119     2.513
| (CHANX:1122502 L4 length:4 (19,30)->(22,30))                       0.119     2.632
| (CHANY:1248234 L1 length:1 (22,31)->(22,31))                       0.061     2.693
| (CHANX:1126818 L4 length:4 (23,31)->(26,31))                       0.119     2.812
| (CHANY:1259950 L1 length:1 (26,32)->(26,32))                       0.061     2.873
| (CHANX:1131134 L4 length:4 (27,32)->(30,32))                       0.119     2.992
| (CHANY:1271666 L1 length:1 (30,33)->(30,33))                       0.061     3.053
| (CHANX:1135450 L4 length:4 (31,33)->(34,33))                       0.119     3.172
| (CHANY:1283161 L4 length:4 (34,33)->(34,30))                       0.119     3.290
| (IPIN:663114 side: (RIGHT,) (34,33))                               0.101     3.391
| (intra 'clb' routing)                                              0.085     3.476
$abc$3053$li56_li56.in[0] (.names at (34,33))                       -0.000     3.476
| (primitive '.names' combinational delay)                           0.218     3.694
$abc$3053$li56_li56.out[0] (.names at (34,33))                       0.000     3.694
| (intra 'clb' routing)                                              0.000     3.694
i1[18].D[0] (dffre at (34,33))                                       0.000     3.694
data arrival time                                                              3.694

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
i1[18].C[0] (dffre at (34,33))                                       0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -3.694
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.832


#Path 73
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[6].D[0] (dffre at (34,33) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
input external delay                                                                              0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                                                            0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44)->(51,44))                                                    0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43)->(48,43))                                                    0.119     1.074
| (CHANY:1324567 L4 length:4 (48,43)->(48,40))                                                    0.119     1.193
| (CHANX:1164791 L4 length:4 (48,40)->(45,40))                                                    0.119     1.312
| (CHANX:1164599 L4 length:4 (45,40)->(42,40))                                                    0.119     1.431
| (CHANY:1304151 L1 length:1 (41,40)->(41,40))                                                    0.061     1.492
| (CHANX:1160283 L4 length:4 (41,39)->(38,39))                                                    0.119     1.611
| (CHANY:1295203 L4 length:4 (38,39)->(38,36))                                                    0.119     1.730
| (CHANY:1295163 L1 length:1 (38,36)->(38,36))                                                    0.061     1.791
| (CHANX:1143831 L4 length:4 (38,35)->(35,35))                                                    0.119     1.910
| (CHANX:1143639 L4 length:4 (35,35)->(32,35))                                                    0.119     2.028
| (CHANY:1277463 L4 length:4 (32,35)->(32,32))                                                    0.119     2.147
| (IPIN:662802 side: (RIGHT,) (32,33))                                                            0.101     2.248
| (intra 'clb' routing)                                                                           0.085     2.333
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                0.000     2.333
| (primitive '.names' combinational delay)                                                        0.152     2.485
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                               0.000     2.485
| (intra 'clb' routing)                                                                           0.000     2.485
| (OPIN:662761 side: (RIGHT,) (32,33))                                                            0.000     2.485
| (CHANY:1277512 L4 length:4 (32,33)->(32,36))                                                    0.119     2.604
| (CHANX:1135528 L1 length:1 (33,33)->(33,33))                                                    0.061     2.665
| (IPIN:662919 side: (TOP,) (33,33))                                                              0.101     2.765
| (intra 'clb' routing)                                                                           0.303     3.069
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                            0.000     3.069
| (primitive 'adder_carry' combinational delay)                                                   0.028     3.097
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry at (33,33))                         0.000     3.097
| (intra 'clb' routing)                                                                           0.000     3.097
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry at (33,33))                          0.000     3.097
| (primitive 'adder_carry' combinational delay)                                                   0.020     3.117
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry at (33,33))                         0.000     3.117
| (intra 'clb' routing)                                                                           0.000     3.117
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry at (33,33))                          0.000     3.117
| (primitive 'adder_carry' combinational delay)                                                   0.020     3.137
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry at (33,33))                         0.000     3.137
| (intra 'clb' routing)                                                                           0.000     3.137
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry at (33,33))                          0.000     3.137
| (primitive 'adder_carry' combinational delay)                                                   0.037     3.174
$auto$alumacc.cc:485:replace_alu$27.C[7].sumout[0] (adder_carry at (33,33))                       0.000     3.174
| (intra 'clb' routing)                                                                           0.000     3.174
| (OPIN:662913 side: (RIGHT,) (33,33))                                                            0.000     3.174
| (CHANY:1280410 L1 length:1 (33,33)->(33,33))                                                    0.061     3.235
| (CHANX:1135634 L4 length:4 (34,33)->(37,33))                                                    0.119     3.354
| (IPIN:663090 side: (TOP,) (34,33))                                                              0.101     3.454
| (intra 'clb' routing)                                                                           0.085     3.540
$abc$3053$li06_li06.in[0] (.names at (34,33))                                                     0.000     3.540
| (primitive '.names' combinational delay)                                                        0.136     3.675
$abc$3053$li06_li06.out[0] (.names at (34,33))                                                    0.000     3.675
| (intra 'clb' routing)                                                                           0.000     3.675
P[6].D[0] (dffre at (34,33))                                                                      0.000     3.675
data arrival time                                                                                           3.675

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                  0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing:global net)                                                                0.000     0.894
| (intra 'clb' routing)                                                                           0.000     0.894
P[6].C[0] (dffre at (34,33))                                                                      0.000     0.894
clock uncertainty                                                                                 0.000     0.894
cell setup time                                                                                  -0.032     0.863
data required time                                                                                          0.863
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.863
data arrival time                                                                                          -3.675
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -2.812


#Path 74
Startpoint: A[19].inpad[0] (.input at (1,5) clocked by clk)
Endpoint  : i1[19].D[0] (dffre at (34,33) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
A[19].inpad[0] (.input at (1,5))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:225928 side: (RIGHT,) (1,5))                                 0.000     0.894
| (CHANY:1185416 L1 length:1 (1,5)->(1,5))                           0.061     0.955
| (CHANX:1019812 L4 length:4 (2,5)->(5,5))                           0.119     1.074
| (CHANY:1197132 L1 length:1 (5,6)->(5,6))                           0.061     1.135
| (CHANX:1024128 L4 length:4 (6,6)->(9,6))                           0.119     1.254
| (CHANY:1208848 L1 length:1 (9,7)->(9,7))                           0.061     1.315
| (CHANX:1028444 L4 length:4 (10,7)->(13,7))                         0.119     1.434
| (CHANY:1214790 L4 length:4 (11,8)->(11,11))                        0.119     1.553
| (CHANX:1044838 L4 length:4 (12,11)->(15,11))                       0.119     1.672
| (CHANY:1226634 L1 length:1 (15,12)->(15,12))                       0.061     1.733
| (CHANX:1049154 L4 length:4 (16,12)->(19,12))                       0.119     1.852
| (CHANY:1238350 L1 length:1 (19,13)->(19,13))                       0.061     1.913
| (CHANX:1053470 L4 length:4 (20,13)->(23,13))                       0.119     2.031
| (CHANY:1250066 L1 length:1 (23,14)->(23,14))                       0.061     2.092
| (CHANX:1057786 L4 length:4 (24,14)->(27,14))                       0.119     2.211
| (CHANY:1258914 L4 length:4 (26,15)->(26,18))                       0.119     2.330
| (CHANX:1074186 L1 length:1 (27,18)->(27,18))                       0.061     2.391
| (CHANY:1262086 L4 length:4 (27,19)->(27,22))                       0.119     2.510
| (CHANX:1086470 L1 length:1 (28,21)->(28,21))                       0.061     2.571
| (CHANY:1265162 L4 length:4 (28,22)->(28,25))                       0.119     2.690
| (CHANX:1102786 L1 length:1 (29,25)->(29,25))                       0.061     2.751
| (CHANY:1268334 L4 length:4 (29,26)->(29,29))                       0.119     2.870
| (CHANX:1119102 L1 length:1 (30,29)->(30,29))                       0.061     2.931
| (CHANY:1271506 L4 length:4 (30,30)->(30,33))                       0.119     3.050
| (CHANX:1131370 L4 length:4 (31,32)->(34,32))                       0.119     3.169
| (CHANY:1280402 L1 length:1 (33,33)->(33,33))                       0.061     3.230
| (CHANX:1135642 L4 length:4 (34,33)->(37,33))                       0.119     3.348
| (IPIN:663082 side: (TOP,) (34,33))                                 0.101     3.449
| (intra 'clb' routing)                                              0.085     3.534
$abc$3053$li57_li57.in[0] (.names at (34,33))                       -0.000     3.534
| (primitive '.names' combinational delay)                           0.136     3.670
$abc$3053$li57_li57.out[0] (.names at (34,33))                       0.000     3.670
| (intra 'clb' routing)                                              0.000     3.670
i1[19].D[0] (dffre at (34,33))                                       0.000     3.670
data arrival time                                                              3.670

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
i1[19].C[0] (dffre at (34,33))                                       0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -3.670
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.807


#Path 75
Startpoint: A[14].inpad[0] (.input at (1,3) clocked by clk)
Endpoint  : i1[14].D[0] (dffre at (32,32) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
A[14].inpad[0] (.input at (1,3))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:198715 side: (RIGHT,) (1,3))                                 0.000     0.894
| (CHANY:1185326 L4 length:4 (1,3)->(1,6))                           0.119     1.013
| (CHANX:1023838 L1 length:1 (2,6)->(2,6))                           0.061     1.074
| (CHANY:1188498 L4 length:4 (2,7)->(2,10))                          0.119     1.193
| (CHANX:1040154 L1 length:1 (3,10)->(3,10))                         0.061     1.254
| (CHANY:1191670 L4 length:4 (3,11)->(3,14))                         0.119     1.373
| (CHANX:1056470 L1 length:1 (4,14)->(4,14))                         0.061     1.434
| (CHANY:1194842 L4 length:4 (4,15)->(4,18))                         0.119     1.553
| (CHANX:1068770 L4 length:4 (5,17)->(8,17))                         0.119     1.672
| (CHANY:1206638 L1 length:1 (8,18)->(8,18))                         0.061     1.733
| (CHANX:1073086 L4 length:4 (9,18)->(12,18))                        0.119     1.852
| (CHANY:1218354 L1 length:1 (12,19)->(12,19))                       0.061     1.913
| (CHANX:1077402 L4 length:4 (13,19)->(16,19))                       0.119     2.031
| (CHANY:1224288 L4 length:4 (14,20)->(14,23))                       0.119     2.150
| (CHANX:1093740 L1 length:1 (15,23)->(15,23))                       0.061     2.211
| (CHANY:1227460 L4 length:4 (15,24)->(15,27))                       0.119     2.330
| (CHANX:1110056 L1 length:1 (16,27)->(16,27))                       0.061     2.391
| (CHANY:1230568 L1 length:1 (16,28)->(16,28))                       0.061     2.452
| (CHANX:1114244 L4 length:4 (17,28)->(20,28))                       0.119     2.571
| (CHANY:1242284 L1 length:1 (20,29)->(20,29))                       0.061     2.632
| (CHANX:1118560 L4 length:4 (21,29)->(24,29))                       0.119     2.751
| (CHANY:1254000 L1 length:1 (24,30)->(24,30))                       0.061     2.812
| (CHANX:1122876 L4 length:4 (25,30)->(28,30))                       0.119     2.931
| (CHANY:1265716 L1 length:1 (28,31)->(28,31))                       0.061     2.992
| (CHANX:1127192 L4 length:4 (29,31)->(32,31))                       0.119     3.111
| (CHANY:1277432 L1 length:1 (32,32)->(32,32))                       0.061     3.172
| (CHANX:1131419 L1 length:1 (32,32)->(32,32))                       0.061     3.233
| (IPIN:646649 side: (TOP,) (32,32))                                 0.101     3.333
| (intra 'clb' routing)                                              0.085     3.418
$abc$3053$li52_li52.in[0] (.names at (32,32))                       -0.000     3.418
| (primitive '.names' combinational delay)                           0.218     3.636
$abc$3053$li52_li52.out[0] (.names at (32,32))                       0.000     3.636
| (intra 'clb' routing)                                              0.000     3.636
i1[14].D[0] (dffre at (32,32))                                       0.000     3.636
data arrival time                                                              3.636

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
i1[14].C[0] (dffre at (32,32))                                       0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -3.636
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.774


#Path 76
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[5].D[0] (dffre at (34,33) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
input external delay                                                                              0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                                                            0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44)->(51,44))                                                    0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43)->(48,43))                                                    0.119     1.074
| (CHANY:1324567 L4 length:4 (48,43)->(48,40))                                                    0.119     1.193
| (CHANX:1164791 L4 length:4 (48,40)->(45,40))                                                    0.119     1.312
| (CHANX:1164599 L4 length:4 (45,40)->(42,40))                                                    0.119     1.431
| (CHANY:1304151 L1 length:1 (41,40)->(41,40))                                                    0.061     1.492
| (CHANX:1160283 L4 length:4 (41,39)->(38,39))                                                    0.119     1.611
| (CHANY:1295203 L4 length:4 (38,39)->(38,36))                                                    0.119     1.730
| (CHANY:1295163 L1 length:1 (38,36)->(38,36))                                                    0.061     1.791
| (CHANX:1143831 L4 length:4 (38,35)->(35,35))                                                    0.119     1.910
| (CHANX:1143639 L4 length:4 (35,35)->(32,35))                                                    0.119     2.028
| (CHANY:1277463 L4 length:4 (32,35)->(32,32))                                                    0.119     2.147
| (IPIN:662802 side: (RIGHT,) (32,33))                                                            0.101     2.248
| (intra 'clb' routing)                                                                           0.085     2.333
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                0.000     2.333
| (primitive '.names' combinational delay)                                                        0.152     2.485
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                               0.000     2.485
| (intra 'clb' routing)                                                                           0.000     2.485
| (OPIN:662761 side: (RIGHT,) (32,33))                                                            0.000     2.485
| (CHANY:1277512 L4 length:4 (32,33)->(32,36))                                                    0.119     2.604
| (CHANX:1135528 L1 length:1 (33,33)->(33,33))                                                    0.061     2.665
| (IPIN:662919 side: (TOP,) (33,33))                                                              0.101     2.765
| (intra 'clb' routing)                                                                           0.303     3.069
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                            0.000     3.069
| (primitive 'adder_carry' combinational delay)                                                   0.028     3.097
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry at (33,33))                         0.000     3.097
| (intra 'clb' routing)                                                                           0.000     3.097
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry at (33,33))                          0.000     3.097
| (primitive 'adder_carry' combinational delay)                                                   0.020     3.117
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry at (33,33))                         0.000     3.117
| (intra 'clb' routing)                                                                           0.000     3.117
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry at (33,33))                          0.000     3.117
| (primitive 'adder_carry' combinational delay)                                                   0.037     3.154
$auto$alumacc.cc:485:replace_alu$27.C[6].sumout[0] (adder_carry at (33,33))                       0.000     3.154
| (intra 'clb' routing)                                                                           0.000     3.154
| (OPIN:662910 side: (RIGHT,) (33,33))                                                            0.000     3.154
| (CHANY:1280404 L1 length:1 (33,33)->(33,33))                                                    0.061     3.215
| (CHANX:1135640 L4 length:4 (34,33)->(37,33))                                                    0.119     3.334
| (IPIN:663070 side: (TOP,) (34,33))                                                              0.101     3.434
| (intra 'clb' routing)                                                                           0.085     3.520
$abc$3053$li05_li05.in[0] (.names at (34,33))                                                     0.000     3.520
| (primitive '.names' combinational delay)                                                        0.099     3.619
$abc$3053$li05_li05.out[0] (.names at (34,33))                                                    0.000     3.619
| (intra 'clb' routing)                                                                           0.000     3.619
P[5].D[0] (dffre at (34,33))                                                                      0.000     3.619
data arrival time                                                                                           3.619

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                  0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing:global net)                                                                0.000     0.894
| (intra 'clb' routing)                                                                           0.000     0.894
P[5].C[0] (dffre at (34,33))                                                                      0.000     0.894
clock uncertainty                                                                                 0.000     0.894
cell setup time                                                                                  -0.032     0.863
data required time                                                                                          0.863
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.863
data arrival time                                                                                          -3.619
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -2.756


#Path 77
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[4].D[0] (dffre at (34,33) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
input external delay                                                                              0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                                                            0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44)->(51,44))                                                    0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43)->(48,43))                                                    0.119     1.074
| (CHANY:1324567 L4 length:4 (48,43)->(48,40))                                                    0.119     1.193
| (CHANX:1164791 L4 length:4 (48,40)->(45,40))                                                    0.119     1.312
| (CHANX:1164599 L4 length:4 (45,40)->(42,40))                                                    0.119     1.431
| (CHANY:1304151 L1 length:1 (41,40)->(41,40))                                                    0.061     1.492
| (CHANX:1160283 L4 length:4 (41,39)->(38,39))                                                    0.119     1.611
| (CHANY:1295203 L4 length:4 (38,39)->(38,36))                                                    0.119     1.730
| (CHANY:1295163 L1 length:1 (38,36)->(38,36))                                                    0.061     1.791
| (CHANX:1143831 L4 length:4 (38,35)->(35,35))                                                    0.119     1.910
| (CHANX:1143639 L4 length:4 (35,35)->(32,35))                                                    0.119     2.028
| (CHANY:1277463 L4 length:4 (32,35)->(32,32))                                                    0.119     2.147
| (IPIN:662802 side: (RIGHT,) (32,33))                                                            0.101     2.248
| (intra 'clb' routing)                                                                           0.085     2.333
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                0.000     2.333
| (primitive '.names' combinational delay)                                                        0.152     2.485
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                               0.000     2.485
| (intra 'clb' routing)                                                                           0.000     2.485
| (OPIN:662761 side: (RIGHT,) (32,33))                                                            0.000     2.485
| (CHANY:1277512 L4 length:4 (32,33)->(32,36))                                                    0.119     2.604
| (CHANX:1135528 L1 length:1 (33,33)->(33,33))                                                    0.061     2.665
| (IPIN:662919 side: (TOP,) (33,33))                                                              0.101     2.765
| (intra 'clb' routing)                                                                           0.303     3.069
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                            0.000     3.069
| (primitive 'adder_carry' combinational delay)                                                   0.028     3.097
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry at (33,33))                         0.000     3.097
| (intra 'clb' routing)                                                                           0.000     3.097
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry at (33,33))                          0.000     3.097
| (primitive 'adder_carry' combinational delay)                                                   0.037     3.134
$auto$alumacc.cc:485:replace_alu$27.C[5].sumout[0] (adder_carry at (33,33))                       0.000     3.134
| (intra 'clb' routing)                                                                           0.000     3.134
| (OPIN:662907 side: (RIGHT,) (33,33))                                                            0.000     3.134
| (CHANY:1280430 L4 length:4 (33,33)->(33,36))                                                    0.119     3.253
| (CHANX:1135610 L1 length:1 (34,33)->(34,33))                                                    0.061     3.314
| (IPIN:663079 side: (TOP,) (34,33))                                                              0.101     3.415
| (intra 'clb' routing)                                                                           0.085     3.500
$abc$3053$li04_li04.in[0] (.names at (34,33))                                                     0.000     3.500
| (primitive '.names' combinational delay)                                                        0.099     3.599
$abc$3053$li04_li04.out[0] (.names at (34,33))                                                    0.000     3.599
| (intra 'clb' routing)                                                                           0.000     3.599
P[4].D[0] (dffre at (34,33))                                                                      0.000     3.599
data arrival time                                                                                           3.599

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                  0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing:global net)                                                                0.000     0.894
| (intra 'clb' routing)                                                                           0.000     0.894
P[4].C[0] (dffre at (34,33))                                                                      0.000     0.894
clock uncertainty                                                                                 0.000     0.894
cell setup time                                                                                  -0.032     0.863
data required time                                                                                          0.863
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.863
data arrival time                                                                                          -3.599
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -2.736


#Path 78
Startpoint: A[16].inpad[0] (.input at (1,4) clocked by clk)
Endpoint  : i1[16].D[0] (dffre at (32,32) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
A[16].inpad[0] (.input at (1,4))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:212327 side: (RIGHT,) (1,4))                                 0.000     0.894
| (CHANY:1185390 L4 length:4 (1,4)->(1,7))                           0.119     1.013
| (CHANX:1027902 L1 length:1 (2,7)->(2,7))                           0.061     1.074
| (CHANY:1188562 L4 length:4 (2,8)->(2,11))                          0.119     1.193
| (CHANX:1044218 L1 length:1 (3,11)->(3,11))                         0.061     1.254
| (CHANY:1191734 L4 length:4 (3,12)->(3,15))                         0.119     1.373
| (CHANX:1060534 L1 length:1 (4,15)->(4,15))                         0.061     1.434
| (CHANY:1194906 L4 length:4 (4,16)->(4,19))                         0.119     1.553
| (CHANX:1076850 L1 length:1 (5,19)->(5,19))                         0.061     1.614
| (CHANY:1198078 L4 length:4 (5,20)->(5,23))                         0.119     1.733
| (CHANY:1198222 L1 length:1 (5,23)->(5,23))                         0.061     1.794
| (CHANX:1093214 L4 length:4 (6,23)->(9,23))                         0.119     1.913
| (CHANY:1209938 L1 length:1 (9,24)->(9,24))                         0.061     1.974
| (CHANX:1097530 L4 length:4 (10,24)->(13,24))                       0.119     2.092
| (CHANY:1221654 L1 length:1 (13,25)->(13,25))                       0.061     2.153
| (CHANX:1101846 L4 length:4 (14,25)->(17,25))                       0.119     2.272
| (CHANX:1102038 L4 length:4 (17,25)->(20,25))                       0.119     2.391
| (CHANY:1242106 L1 length:1 (20,26)->(20,26))                       0.061     2.452
| (CHANX:1106354 L4 length:4 (21,26)->(24,26))                       0.119     2.571
| (CHANY:1253822 L1 length:1 (24,27)->(24,27))                       0.061     2.632
| (CHANX:1110670 L4 length:4 (25,27)->(28,27))                       0.119     2.751
| (CHANY:1265538 L1 length:1 (28,28)->(28,28))                       0.061     2.812
| (CHANX:1114986 L4 length:4 (29,28)->(32,28))                       0.119     2.931
| (CHANX:1115154 L1 length:1 (32,28)->(32,28))                       0.061     2.992
| (CHANY:1277278 L4 length:4 (32,29)->(32,32))                       0.119     3.111
| (IPIN:646675 side: (RIGHT,) (32,32))                               0.101     3.211
| (intra 'clb' routing)                                              0.085     3.296
$abc$3053$li54_li54.in[0] (.names at (32,32))                       -0.000     3.296
| (primitive '.names' combinational delay)                           0.197     3.493
$abc$3053$li54_li54.out[0] (.names at (32,32))                       0.000     3.493
| (intra 'clb' routing)                                              0.000     3.493
i1[16].D[0] (dffre at (32,32))                                       0.000     3.493
data arrival time                                                              3.493

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
i1[16].C[0] (dffre at (32,32))                                       0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -3.493
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.631


#Path 79
Startpoint: A[15].inpad[0] (.input at (1,3) clocked by clk)
Endpoint  : i1[15].D[0] (dffre at (32,32) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
A[15].inpad[0] (.input at (1,3))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:198704 side: (RIGHT,) (1,3))                                 0.000     0.894
| (CHANY:1185320 L4 length:4 (1,3)->(1,6))                           0.119     1.013
| (CHANX:1023844 L1 length:1 (2,6)->(2,6))                           0.061     1.074
| (CHANY:1188492 L4 length:4 (2,7)->(2,10))                          0.119     1.193
| (CHANX:1040160 L1 length:1 (3,10)->(3,10))                         0.061     1.254
| (CHANY:1191664 L4 length:4 (3,11)->(3,14))                         0.119     1.373
| (CHANX:1056476 L1 length:1 (4,14)->(4,14))                         0.061     1.434
| (CHANY:1194836 L4 length:4 (4,15)->(4,18))                         0.119     1.553
| (CHANX:1068752 L4 length:4 (5,17)->(8,17))                         0.119     1.672
| (CHANY:1206656 L1 length:1 (8,18)->(8,18))                         0.061     1.733
| (CHANX:1073068 L4 length:4 (9,18)->(12,18))                        0.119     1.852
| (CHANY:1218372 L1 length:1 (12,19)->(12,19))                       0.061     1.913
| (CHANX:1077384 L4 length:4 (13,19)->(16,19))                       0.119     2.031
| (CHANY:1230088 L4 length:4 (16,20)->(16,23))                       0.119     2.150
| (CHANX:1093892 L1 length:1 (17,23)->(17,23))                       0.061     2.211
| (CHANY:1233260 L4 length:4 (17,24)->(17,27))                       0.119     2.330
| (CHANX:1110208 L1 length:1 (18,27)->(18,27))                       0.061     2.391
| (CHANY:1236432 L4 length:4 (18,28)->(18,31))                       0.119     2.510
| (CHANY:1236546 L1 length:1 (18,30)->(18,30))                       0.061     2.571
| (CHANX:1122474 L4 length:4 (19,30)->(22,30))                       0.119     2.690
| (CHANY:1245330 L1 length:1 (21,31)->(21,31))                       0.061     2.751
| (CHANX:1126746 L4 length:4 (22,31)->(25,31))                       0.119     2.870
| (CHANY:1257046 L1 length:1 (25,32)->(25,32))                       0.061     2.931
| (CHANX:1131062 L4 length:4 (26,32)->(29,32))                       0.119     3.050
| (CHANX:1131254 L4 length:4 (29,32)->(32,32))                       0.119     3.169
| (IPIN:646655 side: (TOP,) (32,32))                                 0.101     3.269
| (intra 'clb' routing)                                              0.085     3.354
$abc$3053$li53_li53.in[0] (.names at (32,32))                       -0.000     3.354
| (primitive '.names' combinational delay)                           0.136     3.490
$abc$3053$li53_li53.out[0] (.names at (32,32))                       0.000     3.490
| (intra 'clb' routing)                                              0.000     3.490
i1[15].D[0] (dffre at (32,32))                                       0.000     3.490
data arrival time                                                              3.490

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
i1[15].C[0] (dffre at (32,32))                                       0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -3.490
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.627


#Path 80
Startpoint: A[17].inpad[0] (.input at (1,4) clocked by clk)
Endpoint  : i1[17].D[0] (dffre at (32,32) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
A[17].inpad[0] (.input at (1,4))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:212316 side: (RIGHT,) (1,4))                                 0.000     0.894
| (CHANY:1185384 L4 length:4 (1,4)->(1,7))                           0.119     1.013
| (CHANX:1027908 L1 length:1 (2,7)->(2,7))                           0.061     1.074
| (CHANY:1188556 L4 length:4 (2,8)->(2,11))                          0.119     1.193
| (CHANX:1044224 L1 length:1 (3,11)->(3,11))                         0.061     1.254
| (CHANY:1191728 L4 length:4 (3,12)->(3,15))                         0.119     1.373
| (CHANX:1060540 L1 length:1 (4,15)->(4,15))                         0.061     1.434
| (CHANY:1194900 L4 length:4 (4,16)->(4,19))                         0.119     1.553
| (CHANX:1076856 L1 length:1 (5,19)->(5,19))                         0.061     1.614
| (CHANY:1198072 L4 length:4 (5,20)->(5,23))                         0.119     1.733
| (CHANX:1093172 L1 length:1 (6,23)->(6,23))                         0.061     1.794
| (CHANY:1201244 L4 length:4 (6,24)->(6,27))                         0.119     1.913
| (CHANY:1201384 L1 length:1 (6,27)->(6,27))                         0.061     1.974
| (CHANX:1109540 L4 length:4 (7,27)->(10,27))                        0.119     2.092
| (CHANY:1213100 L1 length:1 (10,28)->(10,28))                       0.061     2.153
| (CHANX:1113856 L4 length:4 (11,28)->(14,28))                       0.119     2.272
| (CHANY:1224816 L1 length:1 (14,29)->(14,29))                       0.061     2.333
| (CHANX:1118172 L4 length:4 (15,29)->(18,29))                       0.119     2.452
| (CHANY:1236532 L1 length:1 (18,30)->(18,30))                       0.061     2.513
| (CHANX:1122488 L4 length:4 (19,30)->(22,30))                       0.119     2.632
| (CHANY:1248248 L1 length:1 (22,31)->(22,31))                       0.061     2.693
| (CHANX:1126804 L4 length:4 (23,31)->(26,31))                       0.119     2.812
| (CHANX:1126992 L4 length:4 (26,31)->(29,31))                       0.119     2.931
| (CHANY:1265796 L1 length:1 (28,32)->(28,32))                       0.061     2.992
| (CHANX:1131240 L4 length:4 (29,32)->(32,32))                       0.119     3.111
| (IPIN:646643 side: (TOP,) (32,32))                                 0.101     3.211
| (intra 'clb' routing)                                              0.085     3.296
$abc$3053$li55_li55.in[0] (.names at (32,32))                       -0.000     3.296
| (primitive '.names' combinational delay)                           0.148     3.444
$abc$3053$li55_li55.out[0] (.names at (32,32))                       0.000     3.444
| (intra 'clb' routing)                                              0.000     3.444
i1[17].D[0] (dffre at (32,32))                                       0.000     3.444
data arrival time                                                              3.444

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
i1[17].C[0] (dffre at (32,32))                                       0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -3.444
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.581


#Path 81
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[2].D[0] (dffre at (34,33) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
input external delay                                                                              0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                                                            0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44)->(51,44))                                                    0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43)->(48,43))                                                    0.119     1.074
| (CHANY:1324567 L4 length:4 (48,43)->(48,40))                                                    0.119     1.193
| (CHANX:1164791 L4 length:4 (48,40)->(45,40))                                                    0.119     1.312
| (CHANX:1164599 L4 length:4 (45,40)->(42,40))                                                    0.119     1.431
| (CHANY:1304151 L1 length:1 (41,40)->(41,40))                                                    0.061     1.492
| (CHANX:1160283 L4 length:4 (41,39)->(38,39))                                                    0.119     1.611
| (CHANY:1295203 L4 length:4 (38,39)->(38,36))                                                    0.119     1.730
| (CHANY:1295163 L1 length:1 (38,36)->(38,36))                                                    0.061     1.791
| (CHANX:1143831 L4 length:4 (38,35)->(35,35))                                                    0.119     1.910
| (CHANY:1289109 L4 length:4 (36,35)->(36,32))                                                    0.119     2.028
| (CHANX:1135567 L4 length:4 (36,33)->(33,33))                                                    0.119     2.147
| (IPIN:662926 side: (TOP,) (33,33))                                                              0.101     2.248
| (intra 'clb' routing)                                                                           0.085     2.333
$auto$alumacc.cc:485:replace_alu$27.S[2].in[2] (.names at (33,33))                                0.000     2.333
| (primitive '.names' combinational delay)                                                        0.218     2.551
$auto$alumacc.cc:485:replace_alu$27.S[2].out[0] (.names at (33,33))                               0.000     2.551
| (intra 'clb' routing)                                                                           0.000     2.551
$auto$alumacc.cc:485:replace_alu$27.C[3].p[0] (adder_carry at (33,33))                            0.000     2.551
| (primitive 'adder_carry' combinational delay)                                                   0.037     2.588
$auto$alumacc.cc:485:replace_alu$27.C[3].sumout[0] (adder_carry at (33,33))                       0.000     2.588
| (intra 'clb' routing)                                                                           0.000     2.588
| (OPIN:662901 side: (TOP,) (33,33))                                                              0.000     2.588
| (CHANX:1135578 L4 length:4 (33,33)->(36,33))                                                    0.119     2.707
| (CHANY:1283169 L4 length:4 (34,33)->(34,30))                                                    0.119     2.826
| (IPIN:663098 side: (RIGHT,) (34,33))                                                            0.101     2.926
| (intra 'clb' routing)                                                                           0.085     3.011
$abc$3053$li02_li02.in[0] (.names at (34,33))                                                     0.000     3.011
| (primitive '.names' combinational delay)                                                        0.148     3.159
$abc$3053$li02_li02.out[0] (.names at (34,33))                                                    0.000     3.159
| (intra 'clb' routing)                                                                           0.000     3.159
P[2].D[0] (dffre at (34,33))                                                                      0.000     3.159
data arrival time                                                                                           3.159

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                  0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing:global net)                                                                0.000     0.894
| (intra 'clb' routing)                                                                           0.000     0.894
P[2].C[0] (dffre at (34,33))                                                                      0.000     0.894
clock uncertainty                                                                                 0.000     0.894
cell setup time                                                                                  -0.032     0.863
data required time                                                                                          0.863
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.863
data arrival time                                                                                          -3.159
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -2.297


#Path 82
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[1].D[0] (dffre at (34,33) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
input external delay                                                                              0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                                                            0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44)->(51,44))                                                    0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43)->(48,43))                                                    0.119     1.074
| (CHANY:1324567 L4 length:4 (48,43)->(48,40))                                                    0.119     1.193
| (CHANX:1164791 L4 length:4 (48,40)->(45,40))                                                    0.119     1.312
| (CHANX:1164599 L4 length:4 (45,40)->(42,40))                                                    0.119     1.431
| (CHANY:1304151 L1 length:1 (41,40)->(41,40))                                                    0.061     1.492
| (CHANX:1160283 L4 length:4 (41,39)->(38,39))                                                    0.119     1.611
| (CHANY:1295203 L4 length:4 (38,39)->(38,36))                                                    0.119     1.730
| (CHANY:1295163 L1 length:1 (38,36)->(38,36))                                                    0.061     1.791
| (CHANX:1143831 L4 length:4 (38,35)->(35,35))                                                    0.119     1.910
| (CHANY:1289109 L4 length:4 (36,35)->(36,32))                                                    0.119     2.028
| (CHANX:1135567 L4 length:4 (36,33)->(33,33))                                                    0.119     2.147
| (IPIN:662926 side: (TOP,) (33,33))                                                              0.101     2.248
| (intra 'clb' routing)                                                                           0.085     2.333
$auto$alumacc.cc:485:replace_alu$27.S[1].in[3] (.names at (33,33))                                0.000     2.333
| (primitive '.names' combinational delay)                                                        0.148     2.481
$auto$alumacc.cc:485:replace_alu$27.S[1].out[0] (.names at (33,33))                               0.000     2.481
| (intra 'clb' routing)                                                                           0.000     2.481
$auto$alumacc.cc:485:replace_alu$27.C[2].p[0] (adder_carry at (33,33))                            0.000     2.481
| (primitive 'adder_carry' combinational delay)                                                   0.037     2.518
$auto$alumacc.cc:485:replace_alu$27.C[2].sumout[0] (adder_carry at (33,33))                       0.000     2.518
| (intra 'clb' routing)                                                                           0.000     2.518
| (OPIN:662898 side: (TOP,) (33,33))                                                              0.000     2.518
| (CHANX:1135588 L4 length:4 (33,33)->(36,33))                                                    0.119     2.636
| (CHANX:1135612 L1 length:1 (34,33)->(34,33))                                                    0.061     2.697
| (CHANY:1283323 L1 length:1 (34,33)->(34,33))                                                    0.061     2.758
| (IPIN:663107 side: (RIGHT,) (34,33))                                                            0.101     2.859
| (intra 'clb' routing)                                                                           0.085     2.944
$abc$3053$li01_li01.in[0] (.names at (34,33))                                                     0.000     2.944
| (primitive '.names' combinational delay)                                                        0.197     3.141
$abc$3053$li01_li01.out[0] (.names at (34,33))                                                    0.000     3.141
| (intra 'clb' routing)                                                                           0.000     3.141
P[1].D[0] (dffre at (34,33))                                                                      0.000     3.141
data arrival time                                                                                           3.141

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                  0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing:global net)                                                                0.000     0.894
| (intra 'clb' routing)                                                                           0.000     0.894
P[1].C[0] (dffre at (34,33))                                                                      0.000     0.894
clock uncertainty                                                                                 0.000     0.894
cell setup time                                                                                  -0.032     0.863
data required time                                                                                          0.863
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.863
data arrival time                                                                                          -3.141
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -2.278


#Path 83
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : i1[8].D[0] (dffre at (34,32) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44))                               0.000     0.894
| (CHANY:1333533 L1 length:1 (51,44)->(51,44))                       0.061     0.955
| (CHANX:1177173 L4 length:4 (51,43)->(48,43))                       0.119     1.074
| (CHANX:1176977 L4 length:4 (48,43)->(45,43))                       0.119     1.193
| (CHANY:1313085 L1 length:1 (44,43)->(44,43))                       0.061     1.254
| (CHANX:1172661 L4 length:4 (44,42)->(41,42))                       0.119     1.373
| (CHANX:1172465 L4 length:4 (41,42)->(38,42))                       0.119     1.492
| (CHANY:1292637 L1 length:1 (37,42)->(37,42))                       0.061     1.553
| (CHANX:1168149 L4 length:4 (37,41)->(34,41))                       0.119     1.672
| (CHANY:1283665 L4 length:4 (34,41)->(34,38))                       0.119     1.791
| (CHANX:1151873 L1 length:1 (34,37)->(34,37))                       0.061     1.852
| (CHANY:1280493 L4 length:4 (33,37)->(33,34))                       0.119     1.970
| (CHANX:1135630 L4 length:4 (34,33)->(37,33))                       0.119     2.089
| (CHANY:1286237 L1 length:1 (35,33)->(35,33))                       0.061     2.150
| (CHANX:1131445 L4 length:4 (35,32)->(32,32))                       0.119     2.269
| (IPIN:646943 side: (TOP,) (34,32))                                 0.101     2.370
| (intra 'clb' routing)                                              0.085     2.455
$abc$3053$li46_li46.in[1] (.names at (34,32))                        0.000     2.455
| (primitive '.names' combinational delay)                           0.218     2.673
$abc$3053$li46_li46.out[0] (.names at (34,32))                       0.000     2.673
| (intra 'clb' routing)                                              0.000     2.673
i1[8].D[0] (dffre at (34,32))                                        0.000     2.673
data arrival time                                                              2.673

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
i1[8].C[0] (dffre at (34,32))                                        0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -2.673
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.810


#Path 84
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : i1[7].D[0] (dffre at (34,32) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44))                               0.000     0.894
| (CHANY:1333533 L1 length:1 (51,44)->(51,44))                       0.061     0.955
| (CHANX:1177173 L4 length:4 (51,43)->(48,43))                       0.119     1.074
| (CHANX:1176977 L4 length:4 (48,43)->(45,43))                       0.119     1.193
| (CHANY:1313085 L1 length:1 (44,43)->(44,43))                       0.061     1.254
| (CHANX:1172661 L4 length:4 (44,42)->(41,42))                       0.119     1.373
| (CHANX:1172465 L4 length:4 (41,42)->(38,42))                       0.119     1.492
| (CHANY:1292637 L1 length:1 (37,42)->(37,42))                       0.061     1.553
| (CHANX:1168149 L4 length:4 (37,41)->(34,41))                       0.119     1.672
| (CHANY:1283665 L4 length:4 (34,41)->(34,38))                       0.119     1.791
| (CHANX:1151873 L1 length:1 (34,37)->(34,37))                       0.061     1.852
| (CHANY:1280493 L4 length:4 (33,37)->(33,34))                       0.119     1.970
| (CHANX:1135630 L4 length:4 (34,33)->(37,33))                       0.119     2.089
| (CHANY:1286237 L1 length:1 (35,33)->(35,33))                       0.061     2.150
| (CHANX:1131445 L4 length:4 (35,32)->(32,32))                       0.119     2.269
| (IPIN:646943 side: (TOP,) (34,32))                                 0.101     2.370
| (intra 'clb' routing)                                              0.085     2.455
$abc$3053$li45_li45.in[1] (.names at (34,32))                        0.000     2.455
| (primitive '.names' combinational delay)                           0.218     2.673
$abc$3053$li45_li45.out[0] (.names at (34,32))                       0.000     2.673
| (intra 'clb' routing)                                              0.000     2.673
i1[7].D[0] (dffre at (34,32))                                        0.000     2.673
data arrival time                                                              2.673

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
i1[7].C[0] (dffre at (34,32))                                        0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -2.673
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.810


#Path 85
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : i1[12].D[0] (dffre at (32,30) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44))                               0.000     0.894
| (CHANY:1333533 L1 length:1 (51,44)->(51,44))                       0.061     0.955
| (CHANX:1177173 L4 length:4 (51,43)->(48,43))                       0.119     1.074
| (CHANX:1176977 L4 length:4 (48,43)->(45,43))                       0.119     1.193
| (CHANY:1313085 L1 length:1 (44,43)->(44,43))                       0.061     1.254
| (CHANX:1172661 L4 length:4 (44,42)->(41,42))                       0.119     1.373
| (CHANX:1172465 L4 length:4 (41,42)->(38,42))                       0.119     1.492
| (CHANY:1292637 L1 length:1 (37,42)->(37,42))                       0.061     1.553
| (CHANX:1168149 L4 length:4 (37,41)->(34,41))                       0.119     1.672
| (CHANY:1283665 L4 length:4 (34,41)->(34,38))                       0.119     1.791
| (CHANX:1151873 L1 length:1 (34,37)->(34,37))                       0.061     1.852
| (CHANY:1280493 L4 length:4 (33,37)->(33,34))                       0.119     1.970
| (CHANY:1280473 L1 length:1 (33,34)->(33,34))                       0.061     2.031
| (CHANX:1135385 L4 length:4 (33,33)->(30,33))                       0.119     2.150
| (CHANY:1277337 L4 length:4 (32,33)->(32,30))                       0.119     2.269
| (IPIN:616947 side: (RIGHT,) (32,30))                               0.101     2.370
| (intra 'clb' routing)                                              0.085     2.455
$abc$3053$li50_li50.in[1] (.names at (32,30))                        0.000     2.455
| (primitive '.names' combinational delay)                           0.218     2.673
$abc$3053$li50_li50.out[0] (.names at (32,30))                       0.000     2.673
| (intra 'clb' routing)                                              0.000     2.673
i1[12].D[0] (dffre at (32,30))                                       0.000     2.673
data arrival time                                                              2.673

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
i1[12].C[0] (dffre at (32,30))                                       0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -2.673
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.810


#Path 86
Startpoint: A[11].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : i1[11].D[0] (dffre at (32,30) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
A[11].inpad[0] (.input at (48,44))                                   0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:957573 side: (RIGHT,) (48,44))                               0.000     0.894
| (CHANY:1324681 L4 length:3 (48,44)->(48,42))                       0.119     1.013
| (CHANX:1168841 L4 length:4 (48,41)->(45,41))                       0.119     1.132
| (CHANY:1312965 L1 length:1 (44,41)->(44,41))                       0.061     1.193
| (CHANX:1164525 L4 length:4 (44,40)->(41,40))                       0.119     1.312
| (CHANY:1301249 L1 length:1 (40,40)->(40,40))                       0.061     1.373
| (CHANX:1160209 L4 length:4 (40,39)->(37,39))                       0.119     1.492
| (CHANX:1160197 L1 length:1 (37,39)->(37,39))                       0.061     1.553
| (CHANY:1289353 L4 length:4 (36,39)->(36,36))                       0.119     1.672
| (CHANX:1147917 L1 length:1 (36,36)->(36,36))                       0.061     1.733
| (CHANY:1286273 L4 length:4 (35,36)->(35,33))                       0.119     1.852
| (CHANX:1131601 L1 length:1 (35,32)->(35,32))                       0.061     1.913
| (CHANY:1283101 L4 length:4 (34,32)->(34,29))                       0.119     2.031
| (CHANX:1123271 L4 length:4 (34,30)->(31,30))                       0.119     2.150
| (CHANY:1277317 L1 length:1 (32,30)->(32,30))                       0.061     2.211
| (IPIN:616942 side: (RIGHT,) (32,30))                               0.101     2.312
| (intra 'clb' routing)                                              0.085     2.397
$abc$3053$li49_li49.in[0] (.names at (32,30))                        0.000     2.397
| (primitive '.names' combinational delay)                           0.218     2.615
$abc$3053$li49_li49.out[0] (.names at (32,30))                       0.000     2.615
| (intra 'clb' routing)                                              0.000     2.615
i1[11].D[0] (dffre at (32,30))                                       0.000     2.615
data arrival time                                                              2.615

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
i1[11].C[0] (dffre at (32,30))                                       0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -2.615
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.752


#Path 87
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : i1[4].D[0] (dffre at (32,33) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44))                               0.000     0.894
| (CHANY:1333533 L1 length:1 (51,44)->(51,44))                       0.061     0.955
| (CHANX:1177173 L4 length:4 (51,43)->(48,43))                       0.119     1.074
| (CHANX:1176977 L4 length:4 (48,43)->(45,43))                       0.119     1.193
| (CHANY:1313085 L1 length:1 (44,43)->(44,43))                       0.061     1.254
| (CHANX:1172661 L4 length:4 (44,42)->(41,42))                       0.119     1.373
| (CHANX:1172465 L4 length:4 (41,42)->(38,42))                       0.119     1.492
| (CHANY:1292637 L1 length:1 (37,42)->(37,42))                       0.061     1.553
| (CHANX:1168149 L4 length:4 (37,41)->(34,41))                       0.119     1.672
| (CHANY:1283665 L4 length:4 (34,41)->(34,38))                       0.119     1.791
| (CHANX:1151873 L1 length:1 (34,37)->(34,37))                       0.061     1.852
| (CHANY:1280493 L4 length:4 (33,37)->(33,34))                       0.119     1.970
| (CHANY:1280473 L1 length:1 (33,34)->(33,34))                       0.061     2.031
| (CHANX:1135385 L4 length:4 (33,33)->(30,33))                       0.119     2.150
| (IPIN:662769 side: (TOP,) (32,33))                                 0.101     2.251
| (intra 'clb' routing)                                              0.085     2.336
$abc$3053$li42_li42.in[1] (.names at (32,33))                        0.000     2.336
| (primitive '.names' combinational delay)                           0.218     2.554
$abc$3053$li42_li42.out[0] (.names at (32,33))                       0.000     2.554
| (intra 'clb' routing)                                              0.000     2.554
i1[4].D[0] (dffre at (32,33))                                        0.000     2.554
data arrival time                                                              2.554

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
i1[4].C[0] (dffre at (32,33))                                        0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -2.554
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.691


#Path 88
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : i1[6].D[0] (dffre at (34,32) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44))                               0.000     0.894
| (CHANY:1333533 L1 length:1 (51,44)->(51,44))                       0.061     0.955
| (CHANX:1177173 L4 length:4 (51,43)->(48,43))                       0.119     1.074
| (CHANX:1176977 L4 length:4 (48,43)->(45,43))                       0.119     1.193
| (CHANY:1313085 L1 length:1 (44,43)->(44,43))                       0.061     1.254
| (CHANX:1172661 L4 length:4 (44,42)->(41,42))                       0.119     1.373
| (CHANX:1172465 L4 length:4 (41,42)->(38,42))                       0.119     1.492
| (CHANY:1292637 L1 length:1 (37,42)->(37,42))                       0.061     1.553
| (CHANX:1168149 L4 length:4 (37,41)->(34,41))                       0.119     1.672
| (CHANY:1283665 L4 length:4 (34,41)->(34,38))                       0.119     1.791
| (CHANX:1151873 L1 length:1 (34,37)->(34,37))                       0.061     1.852
| (CHANY:1280493 L4 length:4 (33,37)->(33,34))                       0.119     1.970
| (CHANX:1135630 L4 length:4 (34,33)->(37,33))                       0.119     2.089
| (CHANY:1286237 L1 length:1 (35,33)->(35,33))                       0.061     2.150
| (CHANX:1131445 L4 length:4 (35,32)->(32,32))                       0.119     2.269
| (IPIN:646943 side: (TOP,) (34,32))                                 0.101     2.370
| (intra 'clb' routing)                                              0.085     2.455
$abc$3053$li44_li44.in[1] (.names at (34,32))                        0.000     2.455
| (primitive '.names' combinational delay)                           0.099     2.554
$abc$3053$li44_li44.out[0] (.names at (34,32))                       0.000     2.554
| (intra 'clb' routing)                                              0.000     2.554
i1[6].D[0] (dffre at (34,32))                                        0.000     2.554
data arrival time                                                              2.554

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
i1[6].C[0] (dffre at (34,32))                                        0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -2.554
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.691


#Path 89
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : i1[9].D[0] (dffre at (34,32) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44))                               0.000     0.894
| (CHANY:1333533 L1 length:1 (51,44)->(51,44))                       0.061     0.955
| (CHANX:1177173 L4 length:4 (51,43)->(48,43))                       0.119     1.074
| (CHANX:1176977 L4 length:4 (48,43)->(45,43))                       0.119     1.193
| (CHANY:1313085 L1 length:1 (44,43)->(44,43))                       0.061     1.254
| (CHANX:1172661 L4 length:4 (44,42)->(41,42))                       0.119     1.373
| (CHANX:1172465 L4 length:4 (41,42)->(38,42))                       0.119     1.492
| (CHANY:1292637 L1 length:1 (37,42)->(37,42))                       0.061     1.553
| (CHANX:1168149 L4 length:4 (37,41)->(34,41))                       0.119     1.672
| (CHANY:1283665 L4 length:4 (34,41)->(34,38))                       0.119     1.791
| (CHANX:1151873 L1 length:1 (34,37)->(34,37))                       0.061     1.852
| (CHANY:1280493 L4 length:4 (33,37)->(33,34))                       0.119     1.970
| (CHANX:1135630 L4 length:4 (34,33)->(37,33))                       0.119     2.089
| (CHANY:1286237 L1 length:1 (35,33)->(35,33))                       0.061     2.150
| (CHANX:1131445 L4 length:4 (35,32)->(32,32))                       0.119     2.269
| (IPIN:646943 side: (TOP,) (34,32))                                 0.101     2.370
| (intra 'clb' routing)                                              0.085     2.455
$abc$3053$li47_li47.in[1] (.names at (34,32))                        0.000     2.455
| (primitive '.names' combinational delay)                           0.099     2.554
$abc$3053$li47_li47.out[0] (.names at (34,32))                       0.000     2.554
| (intra 'clb' routing)                                              0.000     2.554
i1[9].D[0] (dffre at (34,32))                                        0.000     2.554
data arrival time                                                              2.554

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
i1[9].C[0] (dffre at (34,32))                                        0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -2.554
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.691


#Path 90
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : i1[10].D[0] (dffre at (32,30) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44))                               0.000     0.894
| (CHANY:1333533 L1 length:1 (51,44)->(51,44))                       0.061     0.955
| (CHANX:1177173 L4 length:4 (51,43)->(48,43))                       0.119     1.074
| (CHANX:1176977 L4 length:4 (48,43)->(45,43))                       0.119     1.193
| (CHANY:1313085 L1 length:1 (44,43)->(44,43))                       0.061     1.254
| (CHANX:1172661 L4 length:4 (44,42)->(41,42))                       0.119     1.373
| (CHANX:1172465 L4 length:4 (41,42)->(38,42))                       0.119     1.492
| (CHANY:1292637 L1 length:1 (37,42)->(37,42))                       0.061     1.553
| (CHANX:1168149 L4 length:4 (37,41)->(34,41))                       0.119     1.672
| (CHANY:1283665 L4 length:4 (34,41)->(34,38))                       0.119     1.791
| (CHANX:1151873 L1 length:1 (34,37)->(34,37))                       0.061     1.852
| (CHANY:1280493 L4 length:4 (33,37)->(33,34))                       0.119     1.970
| (CHANY:1280473 L1 length:1 (33,34)->(33,34))                       0.061     2.031
| (CHANX:1135385 L4 length:4 (33,33)->(30,33))                       0.119     2.150
| (CHANY:1277337 L4 length:4 (32,33)->(32,30))                       0.119     2.269
| (IPIN:616947 side: (RIGHT,) (32,30))                               0.101     2.370
| (intra 'clb' routing)                                              0.085     2.455
$abc$3053$li48_li48.in[1] (.names at (32,30))                        0.000     2.455
| (primitive '.names' combinational delay)                           0.099     2.554
$abc$3053$li48_li48.out[0] (.names at (32,30))                       0.000     2.554
| (intra 'clb' routing)                                              0.000     2.554
i1[10].D[0] (dffre at (32,30))                                       0.000     2.554
data arrival time                                                              2.554

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
i1[10].C[0] (dffre at (32,30))                                       0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -2.554
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.691


#Path 91
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[0].D[0] (dffre at (34,33) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44))                               0.000     0.894
| (CHANY:1333533 L1 length:1 (51,44)->(51,44))                       0.061     0.955
| (CHANX:1177173 L4 length:4 (51,43)->(48,43))                       0.119     1.074
| (CHANX:1176977 L4 length:4 (48,43)->(45,43))                       0.119     1.193
| (CHANY:1313085 L1 length:1 (44,43)->(44,43))                       0.061     1.254
| (CHANX:1172661 L4 length:4 (44,42)->(41,42))                       0.119     1.373
| (CHANX:1172465 L4 length:4 (41,42)->(38,42))                       0.119     1.492
| (CHANY:1292637 L1 length:1 (37,42)->(37,42))                       0.061     1.553
| (CHANX:1168149 L4 length:4 (37,41)->(34,41))                       0.119     1.672
| (CHANY:1283665 L4 length:4 (34,41)->(34,38))                       0.119     1.791
| (CHANX:1151873 L1 length:1 (34,37)->(34,37))                       0.061     1.852
| (CHANY:1280493 L4 length:4 (33,37)->(33,34))                       0.119     1.970
| (CHANX:1135630 L4 length:4 (34,33)->(37,33))                       0.119     2.089
| (IPIN:663074 side: (TOP,) (34,33))                                 0.101     2.190
| (intra 'clb' routing)                                              0.085     2.275
$abc$3053$li00_li00.in[1] (.names at (34,33))                        0.000     2.275
| (primitive '.names' combinational delay)                           0.218     2.493
$abc$3053$li00_li00.out[0] (.names at (34,33))                       0.000     2.493
| (intra 'clb' routing)                                              0.000     2.493
P[0].D[0] (dffre at (34,33))                                         0.000     2.493
data arrival time                                                              2.493

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
P[0].C[0] (dffre at (34,33))                                         0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -2.493
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.631


#Path 92
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : i1[0].D[0] (dffre at (32,33) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44))                               0.000     0.894
| (CHANY:1333533 L1 length:1 (51,44)->(51,44))                       0.061     0.955
| (CHANX:1177173 L4 length:4 (51,43)->(48,43))                       0.119     1.074
| (CHANX:1176977 L4 length:4 (48,43)->(45,43))                       0.119     1.193
| (CHANY:1313085 L1 length:1 (44,43)->(44,43))                       0.061     1.254
| (CHANX:1172661 L4 length:4 (44,42)->(41,42))                       0.119     1.373
| (CHANX:1172465 L4 length:4 (41,42)->(38,42))                       0.119     1.492
| (CHANY:1292637 L1 length:1 (37,42)->(37,42))                       0.061     1.553
| (CHANX:1168149 L4 length:4 (37,41)->(34,41))                       0.119     1.672
| (CHANY:1283665 L4 length:4 (34,41)->(34,38))                       0.119     1.791
| (CHANX:1151873 L1 length:1 (34,37)->(34,37))                       0.061     1.852
| (CHANY:1280493 L4 length:4 (33,37)->(33,34))                       0.119     1.970
| (CHANY:1280473 L1 length:1 (33,34)->(33,34))                       0.061     2.031
| (CHANX:1135385 L4 length:4 (33,33)->(30,33))                       0.119     2.150
| (IPIN:662769 side: (TOP,) (32,33))                                 0.101     2.251
| (intra 'clb' routing)                                              0.085     2.336
$abc$3053$li38_li38.in[1] (.names at (32,33))                        0.000     2.336
| (primitive '.names' combinational delay)                           0.148     2.484
$abc$3053$li38_li38.out[0] (.names at (32,33))                       0.000     2.484
| (intra 'clb' routing)                                              0.000     2.484
i1[0].D[0] (dffre at (32,33))                                        0.000     2.484
data arrival time                                                              2.484

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
i1[0].C[0] (dffre at (32,33))                                        0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -2.484
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.621


#Path 93
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : i1[1].D[0] (dffre at (32,33) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44))                               0.000     0.894
| (CHANY:1333533 L1 length:1 (51,44)->(51,44))                       0.061     0.955
| (CHANX:1177173 L4 length:4 (51,43)->(48,43))                       0.119     1.074
| (CHANX:1176977 L4 length:4 (48,43)->(45,43))                       0.119     1.193
| (CHANY:1313085 L1 length:1 (44,43)->(44,43))                       0.061     1.254
| (CHANX:1172661 L4 length:4 (44,42)->(41,42))                       0.119     1.373
| (CHANX:1172465 L4 length:4 (41,42)->(38,42))                       0.119     1.492
| (CHANY:1292637 L1 length:1 (37,42)->(37,42))                       0.061     1.553
| (CHANX:1168149 L4 length:4 (37,41)->(34,41))                       0.119     1.672
| (CHANY:1283665 L4 length:4 (34,41)->(34,38))                       0.119     1.791
| (CHANX:1151873 L1 length:1 (34,37)->(34,37))                       0.061     1.852
| (CHANY:1280493 L4 length:4 (33,37)->(33,34))                       0.119     1.970
| (CHANY:1280473 L1 length:1 (33,34)->(33,34))                       0.061     2.031
| (CHANX:1135385 L4 length:4 (33,33)->(30,33))                       0.119     2.150
| (IPIN:662769 side: (TOP,) (32,33))                                 0.101     2.251
| (intra 'clb' routing)                                              0.085     2.336
$abc$3053$li39_li39.in[1] (.names at (32,33))                        0.000     2.336
| (primitive '.names' combinational delay)                           0.148     2.484
$abc$3053$li39_li39.out[0] (.names at (32,33))                       0.000     2.484
| (intra 'clb' routing)                                              0.000     2.484
i1[1].D[0] (dffre at (32,33))                                        0.000     2.484
data arrival time                                                              2.484

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
i1[1].C[0] (dffre at (32,33))                                        0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -2.484
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.621


#Path 94
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : i1[2].D[0] (dffre at (32,33) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44))                               0.000     0.894
| (CHANY:1333533 L1 length:1 (51,44)->(51,44))                       0.061     0.955
| (CHANX:1177173 L4 length:4 (51,43)->(48,43))                       0.119     1.074
| (CHANX:1176977 L4 length:4 (48,43)->(45,43))                       0.119     1.193
| (CHANY:1313085 L1 length:1 (44,43)->(44,43))                       0.061     1.254
| (CHANX:1172661 L4 length:4 (44,42)->(41,42))                       0.119     1.373
| (CHANX:1172465 L4 length:4 (41,42)->(38,42))                       0.119     1.492
| (CHANY:1292637 L1 length:1 (37,42)->(37,42))                       0.061     1.553
| (CHANX:1168149 L4 length:4 (37,41)->(34,41))                       0.119     1.672
| (CHANY:1283665 L4 length:4 (34,41)->(34,38))                       0.119     1.791
| (CHANX:1151873 L1 length:1 (34,37)->(34,37))                       0.061     1.852
| (CHANY:1280493 L4 length:4 (33,37)->(33,34))                       0.119     1.970
| (CHANY:1280473 L1 length:1 (33,34)->(33,34))                       0.061     2.031
| (CHANX:1135385 L4 length:4 (33,33)->(30,33))                       0.119     2.150
| (IPIN:662769 side: (TOP,) (32,33))                                 0.101     2.251
| (intra 'clb' routing)                                              0.085     2.336
$abc$3053$li40_li40.in[1] (.names at (32,33))                        0.000     2.336
| (primitive '.names' combinational delay)                           0.148     2.484
$abc$3053$li40_li40.out[0] (.names at (32,33))                       0.000     2.484
| (intra 'clb' routing)                                              0.000     2.484
i1[2].D[0] (dffre at (32,33))                                        0.000     2.484
data arrival time                                                              2.484

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
i1[2].C[0] (dffre at (32,33))                                        0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -2.484
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.621


#Path 95
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : i1[3].D[0] (dffre at (32,33) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44))                               0.000     0.894
| (CHANY:1333533 L1 length:1 (51,44)->(51,44))                       0.061     0.955
| (CHANX:1177173 L4 length:4 (51,43)->(48,43))                       0.119     1.074
| (CHANX:1176977 L4 length:4 (48,43)->(45,43))                       0.119     1.193
| (CHANY:1313085 L1 length:1 (44,43)->(44,43))                       0.061     1.254
| (CHANX:1172661 L4 length:4 (44,42)->(41,42))                       0.119     1.373
| (CHANX:1172465 L4 length:4 (41,42)->(38,42))                       0.119     1.492
| (CHANY:1292637 L1 length:1 (37,42)->(37,42))                       0.061     1.553
| (CHANX:1168149 L4 length:4 (37,41)->(34,41))                       0.119     1.672
| (CHANY:1283665 L4 length:4 (34,41)->(34,38))                       0.119     1.791
| (CHANX:1151873 L1 length:1 (34,37)->(34,37))                       0.061     1.852
| (CHANY:1280493 L4 length:4 (33,37)->(33,34))                       0.119     1.970
| (CHANY:1280473 L1 length:1 (33,34)->(33,34))                       0.061     2.031
| (CHANX:1135385 L4 length:4 (33,33)->(30,33))                       0.119     2.150
| (IPIN:662769 side: (TOP,) (32,33))                                 0.101     2.251
| (intra 'clb' routing)                                              0.085     2.336
$abc$3053$li41_li41.in[1] (.names at (32,33))                        0.000     2.336
| (primitive '.names' combinational delay)                           0.148     2.484
$abc$3053$li41_li41.out[0] (.names at (32,33))                       0.000     2.484
| (intra 'clb' routing)                                              0.000     2.484
i1[3].D[0] (dffre at (32,33))                                        0.000     2.484
data arrival time                                                              2.484

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
i1[3].C[0] (dffre at (32,33))                                        0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -2.484
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.621


#Path 96
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : i1[5].D[0] (dffre at (34,33) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44))                               0.000     0.894
| (CHANY:1333533 L1 length:1 (51,44)->(51,44))                       0.061     0.955
| (CHANX:1177173 L4 length:4 (51,43)->(48,43))                       0.119     1.074
| (CHANX:1176977 L4 length:4 (48,43)->(45,43))                       0.119     1.193
| (CHANY:1313085 L1 length:1 (44,43)->(44,43))                       0.061     1.254
| (CHANX:1172661 L4 length:4 (44,42)->(41,42))                       0.119     1.373
| (CHANX:1172465 L4 length:4 (41,42)->(38,42))                       0.119     1.492
| (CHANY:1292637 L1 length:1 (37,42)->(37,42))                       0.061     1.553
| (CHANX:1168149 L4 length:4 (37,41)->(34,41))                       0.119     1.672
| (CHANY:1283665 L4 length:4 (34,41)->(34,38))                       0.119     1.791
| (CHANX:1151873 L1 length:1 (34,37)->(34,37))                       0.061     1.852
| (CHANY:1280493 L4 length:4 (33,37)->(33,34))                       0.119     1.970
| (CHANX:1135630 L4 length:4 (34,33)->(37,33))                       0.119     2.089
| (IPIN:663074 side: (TOP,) (34,33))                                 0.101     2.190
| (intra 'clb' routing)                                              0.085     2.275
$abc$3053$li43_li43.in[1] (.names at (34,33))                        0.000     2.275
| (primitive '.names' combinational delay)                           0.148     2.423
$abc$3053$li43_li43.out[0] (.names at (34,33))                       0.000     2.423
| (intra 'clb' routing)                                              0.000     2.423
i1[5].D[0] (dffre at (34,33))                                        0.000     2.423
data arrival time                                                              2.423

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
i1[5].C[0] (dffre at (34,33))                                        0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -2.423
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.560


#End of timing report
