Running: /home/rx/opt/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/rx/Desktop/lab-01/ShiftRegisterTB_isim_beh.exe -prj /home/rx/Desktop/lab-01/ShiftRegisterTB_beh.prj work.ShiftRegisterTB 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/rx/Desktop/lab-01/SR.vhd" into library work
Parsing VHDL file "/home/rx/Desktop/lab-01/DFF.vhd" into library work
WARNING:HDLCompiler:946 - "/home/rx/Desktop/lab-01/DFF.vhd" Line 20: Actual for formal port r is neither a static name nor a globally static expression
Parsing VHDL file "/home/rx/Desktop/lab-01/ShiftRegister.vhd" into library work
Parsing VHDL file "/home/rx/Desktop/lab-01/ShiftRegisterTB.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95972 KB
Fuse CPU Usage: 990 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture mixed of entity SR [sr_default]
Compiling architecture structural of entity DFF [dff_default]
Compiling architecture behavioral of entity ShiftRegister [shiftregister_default]
Compiling architecture behavior of entity shiftregistertb
Time Resolution for simulation is 1ps.
Compiled 9 VHDL Units
Built simulation executable /home/rx/Desktop/lab-01/ShiftRegisterTB_isim_beh.exe
Fuse Memory Usage: 1185960 KB
Fuse CPU Usage: 1020 ms
GCC CPU Usage: 270 ms
