|top
ecg_sclk => SPI_slave:ecg_spi_ports.sclk
ecg_ss_n => SPI_slave:ecg_spi_ports.ss_n
ecg_mosi => SPI_slave:ecg_spi_ports.mosi
ecg_rx_req => SPI_slave:ecg_spi_ports.rx_req
ecg_st_load_en => ~NO_FANOUT~
ecg_st_load_trdy => SPI_slave:ecg_spi_ports.st_load_trdy
ecg_st_load_rrdy => SPI_slave:ecg_spi_ports.st_load_rrdy
ecg_st_load_roe => SPI_slave:ecg_spi_ports.st_load_roe
ecg_tx_load_en => SPI_slave:ecg_spi_ports.st_load_en
ecg_tx_load_en => SPI_slave:ecg_spi_ports.tx_load_en
ecg_tx_load_data[0] => SPI_slave:ecg_spi_ports.tx_load_data[0]
ecg_tx_load_data[1] => SPI_slave:ecg_spi_ports.tx_load_data[1]
ecg_tx_load_data[2] => SPI_slave:ecg_spi_ports.tx_load_data[2]
ecg_tx_load_data[3] => SPI_slave:ecg_spi_ports.tx_load_data[3]
ecg_tx_load_data[4] => SPI_slave:ecg_spi_ports.tx_load_data[4]
ecg_tx_load_data[5] => SPI_slave:ecg_spi_ports.tx_load_data[5]
ecg_tx_load_data[6] => SPI_slave:ecg_spi_ports.tx_load_data[6]
ecg_tx_load_data[7] => SPI_slave:ecg_spi_ports.tx_load_data[7]
ecg_tx_load_data[8] => SPI_slave:ecg_spi_ports.tx_load_data[8]
ecg_tx_load_data[9] => SPI_slave:ecg_spi_ports.tx_load_data[9]
ecg_tx_load_data[10] => SPI_slave:ecg_spi_ports.tx_load_data[10]
ecg_tx_load_data[11] => SPI_slave:ecg_spi_ports.tx_load_data[11]
ecg_tx_load_data[12] => SPI_slave:ecg_spi_ports.tx_load_data[12]
ecg_tx_load_data[13] => SPI_slave:ecg_spi_ports.tx_load_data[13]
ecg_tx_load_data[14] => SPI_slave:ecg_spi_ports.tx_load_data[14]
ecg_tx_load_data[15] => SPI_slave:ecg_spi_ports.tx_load_data[15]
ecg_tx_load_data[16] => SPI_slave:ecg_spi_ports.tx_load_data[16]
ecg_tx_load_data[17] => SPI_slave:ecg_spi_ports.tx_load_data[17]
ecg_tx_load_data[18] => SPI_slave:ecg_spi_ports.tx_load_data[18]
ecg_tx_load_data[19] => SPI_slave:ecg_spi_ports.tx_load_data[19]
ecg_tx_load_data[20] => SPI_slave:ecg_spi_ports.tx_load_data[20]
ecg_tx_load_data[21] => SPI_slave:ecg_spi_ports.tx_load_data[21]
ecg_tx_load_data[22] => SPI_slave:ecg_spi_ports.tx_load_data[22]
ecg_tx_load_data[23] => SPI_slave:ecg_spi_ports.tx_load_data[23]
ecg_trdy << SPI_slave:ecg_spi_ports.trdy
ecg_rrdy << SPI_slave:ecg_spi_ports.rrdy
ecg_roe << SPI_slave:ecg_spi_ports.roe
ecg_busy << SPI_slave:ecg_spi_ports.busy
ecg_miso << SPI_slave:ecg_spi_ports.miso
fir_clk => LP1000:fir_ecg_ports.clk
fir_clk => LP1000:fir_l_ports.clk
fir_clk => LP1000:fir_r_ports.clk
ecg_fir_ast_sink_error[0] => LP1000:fir_ecg_ports.ast_sink_error[0]
ecg_fir_ast_sink_error[1] => LP1000:fir_ecg_ports.ast_sink_error[1]
ecg_fir_ast_source_valid << LP1000:fir_ecg_ports.ast_source_valid
ecg_fir_ast_source_error[0] << LP1000:fir_ecg_ports.ast_source_error[0]
ecg_fir_ast_source_error[1] << LP1000:fir_ecg_ports.ast_source_error[1]
rec_sclk => SPI_slave:rec_spi_ports.sclk
rec_ss_n => SPI_slave:rec_spi_ports.ss_n
rec_mosi => SPI_slave:rec_spi_ports.mosi
rec_rx_req => SPI_slave:rec_spi_ports.rx_req
rec_st_load_en => ~NO_FANOUT~
rec_st_load_trdy => SPI_slave:rec_spi_ports.st_load_trdy
rec_st_load_rrdy => SPI_slave:rec_spi_ports.st_load_rrdy
rec_st_load_roe => SPI_slave:rec_spi_ports.st_load_roe
rec_trdy << SPI_slave:rec_spi_ports.trdy
rec_rrdy << SPI_slave:rec_spi_ports.rrdy
rec_roe << SPI_slave:rec_spi_ports.roe
rec_rx_data[0] << SPI_slave:rec_spi_ports.rx_data[0]
rec_rx_data[1] << SPI_slave:rec_spi_ports.rx_data[1]
rec_rx_data[2] << SPI_slave:rec_spi_ports.rx_data[2]
rec_rx_data[3] << SPI_slave:rec_spi_ports.rx_data[3]
rec_rx_data[4] << SPI_slave:rec_spi_ports.rx_data[4]
rec_rx_data[5] << SPI_slave:rec_spi_ports.rx_data[5]
rec_rx_data[6] << SPI_slave:rec_spi_ports.rx_data[6]
rec_rx_data[7] << SPI_slave:rec_spi_ports.rx_data[7]
rec_rx_data[8] << SPI_slave:rec_spi_ports.rx_data[8]
rec_rx_data[9] << SPI_slave:rec_spi_ports.rx_data[9]
rec_rx_data[10] << SPI_slave:rec_spi_ports.rx_data[10]
rec_rx_data[11] << SPI_slave:rec_spi_ports.rx_data[11]
rec_rx_data[12] << SPI_slave:rec_spi_ports.rx_data[12]
rec_rx_data[13] << SPI_slave:rec_spi_ports.rx_data[13]
rec_rx_data[14] << SPI_slave:rec_spi_ports.rx_data[14]
rec_rx_data[15] << SPI_slave:rec_spi_ports.rx_data[15]
rec_rx_data[16] << SPI_slave:rec_spi_ports.rx_data[16]
rec_rx_data[17] << SPI_slave:rec_spi_ports.rx_data[17]
rec_rx_data[18] << SPI_slave:rec_spi_ports.rx_data[18]
rec_rx_data[19] << SPI_slave:rec_spi_ports.rx_data[19]
rec_rx_data[20] << SPI_slave:rec_spi_ports.rx_data[20]
rec_rx_data[21] << SPI_slave:rec_spi_ports.rx_data[21]
rec_rx_data[22] << SPI_slave:rec_spi_ports.rx_data[22]
rec_rx_data[23] << SPI_slave:rec_spi_ports.rx_data[23]
rec_busy << SPI_slave:rec_spi_ports.busy
rec_miso << SPI_slave:rec_spi_ports.miso
rec_ch1 << SPI_slave:rec_spi_ports.ch_add1_port
rec_ch2 << SPI_slave:rec_spi_ports.ch_add2_port
i2s_clk => I2S:i2s_ports.clk
i2s_bclk => I2S:i2s_ports.bclk
i2s_lrclk => I2S:i2s_ports.lrclk
i2s_adc_data => I2S:i2s_ports.adc_data
i2s_l_led_out[0] << i2s_l_led_out[0].DB_MAX_OUTPUT_PORT_TYPE
i2s_l_led_out[1] << i2s_l_led_out[1].DB_MAX_OUTPUT_PORT_TYPE
i2s_l_led_out[2] << i2s_l_led_out[2].DB_MAX_OUTPUT_PORT_TYPE
i2s_l_led_out[3] << i2s_l_led_out[3].DB_MAX_OUTPUT_PORT_TYPE
i2s_l_led_out[4] << i2s_l_led_out[4].DB_MAX_OUTPUT_PORT_TYPE
i2s_l_led_out[5] << i2s_l_led_out[5].DB_MAX_OUTPUT_PORT_TYPE
i2s_l_led_out[6] << i2s_l_led_out[6].DB_MAX_OUTPUT_PORT_TYPE
i2s_l_led_out[7] << i2s_l_led_out[7].DB_MAX_OUTPUT_PORT_TYPE
i2s_l_led_out[8] << i2s_l_led_out[8].DB_MAX_OUTPUT_PORT_TYPE
i2s_l_led_out[9] << i2s_l_led_out[9].DB_MAX_OUTPUT_PORT_TYPE
i2s_l_led_out[10] << i2s_l_led_out[10].DB_MAX_OUTPUT_PORT_TYPE
i2s_l_led_out[11] << i2s_l_led_out[11].DB_MAX_OUTPUT_PORT_TYPE
i2s_l_led_out[12] << i2s_l_led_out[12].DB_MAX_OUTPUT_PORT_TYPE
i2s_l_led_out[13] << i2s_l_led_out[13].DB_MAX_OUTPUT_PORT_TYPE
i2s_l_led_out[14] << i2s_l_led_out[14].DB_MAX_OUTPUT_PORT_TYPE
i2s_l_led_out[15] << i2s_l_led_out[15].DB_MAX_OUTPUT_PORT_TYPE
i2s_l_led_out[16] << i2s_l_led_out[16].DB_MAX_OUTPUT_PORT_TYPE
i2s_l_led_out[17] << i2s_l_led_out[17].DB_MAX_OUTPUT_PORT_TYPE
i2s_l_led_out[18] << i2s_l_led_out[18].DB_MAX_OUTPUT_PORT_TYPE
i2s_l_led_out[19] << i2s_l_led_out[19].DB_MAX_OUTPUT_PORT_TYPE
i2s_l_led_out[20] << i2s_l_led_out[20].DB_MAX_OUTPUT_PORT_TYPE
i2s_l_led_out[21] << i2s_l_led_out[21].DB_MAX_OUTPUT_PORT_TYPE
i2s_l_led_out[22] << i2s_l_led_out[22].DB_MAX_OUTPUT_PORT_TYPE
i2s_l_led_out[23] << i2s_l_led_out[23].DB_MAX_OUTPUT_PORT_TYPE
i2s_l_led_out[24] << i2s_l_led_out[24].DB_MAX_OUTPUT_PORT_TYPE
i2s_l_led_out[25] << i2s_l_led_out[25].DB_MAX_OUTPUT_PORT_TYPE
i2s_l_led_out[26] << i2s_l_led_out[26].DB_MAX_OUTPUT_PORT_TYPE
i2s_l_led_out[27] << i2s_l_led_out[27].DB_MAX_OUTPUT_PORT_TYPE
i2s_l_led_out[28] << i2s_l_led_out[28].DB_MAX_OUTPUT_PORT_TYPE
i2s_l_led_out[29] << i2s_l_led_out[29].DB_MAX_OUTPUT_PORT_TYPE
i2s_l_led_out[30] << i2s_l_led_out[30].DB_MAX_OUTPUT_PORT_TYPE
i2s_l_led_out[31] << i2s_l_led_out[31].DB_MAX_OUTPUT_PORT_TYPE
i2s_r_led_out[0] << comb.DB_MAX_OUTPUT_PORT_TYPE
i2s_r_led_out[1] << i2s_r_led_out[1].DB_MAX_OUTPUT_PORT_TYPE
i2s_r_led_out[2] << i2s_r_led_out[2].DB_MAX_OUTPUT_PORT_TYPE
i2s_r_led_out[3] << i2s_r_led_out[3].DB_MAX_OUTPUT_PORT_TYPE
i2s_r_led_out[4] << i2s_r_led_out[4].DB_MAX_OUTPUT_PORT_TYPE
i2s_r_led_out[5] << i2s_r_led_out[5].DB_MAX_OUTPUT_PORT_TYPE
i2s_r_led_out[6] << i2s_r_led_out[6].DB_MAX_OUTPUT_PORT_TYPE
i2s_r_led_out[7] << i2s_r_led_out[7].DB_MAX_OUTPUT_PORT_TYPE
i2s_r_led_out[8] << i2s_r_led_out[8].DB_MAX_OUTPUT_PORT_TYPE
i2s_r_led_out[9] << i2s_r_led_out[9].DB_MAX_OUTPUT_PORT_TYPE
i2s_r_led_out[10] << i2s_r_led_out[10].DB_MAX_OUTPUT_PORT_TYPE
i2s_r_led_out[11] << i2s_r_led_out[11].DB_MAX_OUTPUT_PORT_TYPE
i2s_r_led_out[12] << i2s_r_led_out[12].DB_MAX_OUTPUT_PORT_TYPE
i2s_r_led_out[13] << i2s_r_led_out[13].DB_MAX_OUTPUT_PORT_TYPE
i2s_r_led_out[14] << i2s_r_led_out[14].DB_MAX_OUTPUT_PORT_TYPE
i2s_r_led_out[15] << i2s_r_led_out[15].DB_MAX_OUTPUT_PORT_TYPE
i2s_r_led_out[16] << i2s_r_led_out[16].DB_MAX_OUTPUT_PORT_TYPE
i2s_r_led_out[17] << i2s_r_led_out[17].DB_MAX_OUTPUT_PORT_TYPE
i2s_r_led_out[18] << i2s_r_led_out[18].DB_MAX_OUTPUT_PORT_TYPE
i2s_r_led_out[19] << i2s_r_led_out[19].DB_MAX_OUTPUT_PORT_TYPE
i2s_r_led_out[20] << i2s_r_led_out[20].DB_MAX_OUTPUT_PORT_TYPE
i2s_r_led_out[21] << i2s_r_led_out[21].DB_MAX_OUTPUT_PORT_TYPE
i2s_r_led_out[22] << i2s_r_led_out[22].DB_MAX_OUTPUT_PORT_TYPE
i2s_r_led_out[23] << i2s_r_led_out[23].DB_MAX_OUTPUT_PORT_TYPE
i2s_r_led_out[24] << i2s_r_led_out[24].DB_MAX_OUTPUT_PORT_TYPE
i2s_r_led_out[25] << i2s_r_led_out[25].DB_MAX_OUTPUT_PORT_TYPE
i2s_r_led_out[26] << i2s_r_led_out[26].DB_MAX_OUTPUT_PORT_TYPE
i2s_r_led_out[27] << i2s_r_led_out[27].DB_MAX_OUTPUT_PORT_TYPE
i2s_r_led_out[28] << i2s_r_led_out[28].DB_MAX_OUTPUT_PORT_TYPE
i2s_r_led_out[29] << i2s_r_led_out[29].DB_MAX_OUTPUT_PORT_TYPE
i2s_r_led_out[30] << i2s_r_led_out[30].DB_MAX_OUTPUT_PORT_TYPE
i2s_r_led_out[31] << i2s_r_led_out[31].DB_MAX_OUTPUT_PORT_TYPE
i2s_l_fir_clk => ~NO_FANOUT~
i2s_l_fir_ast_sink_error[0] => LP1000:fir_l_ports.ast_sink_error[0]
i2s_l_fir_ast_sink_error[1] => LP1000:fir_l_ports.ast_sink_error[1]
i2s_l_fir_ast_source_valid << LP1000:fir_l_ports.ast_source_valid
i2s_l_fir_ast_source_error[0] << LP1000:fir_l_ports.ast_source_error[0]
i2s_l_fir_ast_source_error[1] << LP1000:fir_l_ports.ast_source_error[1]
i2s_r_fir_ast_sink_error[0] => LP1000:fir_r_ports.ast_sink_error[0]
i2s_r_fir_ast_sink_error[1] => LP1000:fir_r_ports.ast_sink_error[1]
i2s_r_fir_ast_source_valid << LP1000:fir_r_ports.ast_source_valid
i2s_r_fir_ast_source_error[0] << LP1000:fir_r_ports.ast_source_error[0]
i2s_r_fir_ast_source_error[1] << LP1000:fir_r_ports.ast_source_error[1]


|top|SPI_slave:ecg_spi_ports
sclk => miso~reg0.CLK
sclk => miso~en.CLK
sclk => tx_buf[0].CLK
sclk => tx_buf[1].CLK
sclk => tx_buf[2].CLK
sclk => tx_buf[3].CLK
sclk => tx_buf[4].CLK
sclk => tx_buf[5].CLK
sclk => tx_buf[6].CLK
sclk => tx_buf[7].CLK
sclk => tx_buf[8].CLK
sclk => tx_buf[9].CLK
sclk => tx_buf[10].CLK
sclk => tx_buf[11].CLK
sclk => tx_buf[12].CLK
sclk => tx_buf[13].CLK
sclk => tx_buf[14].CLK
sclk => tx_buf[15].CLK
sclk => tx_buf[16].CLK
sclk => tx_buf[17].CLK
sclk => tx_buf[18].CLK
sclk => tx_buf[19].CLK
sclk => tx_buf[20].CLK
sclk => tx_buf[21].CLK
sclk => tx_buf[22].CLK
sclk => tx_buf[23].CLK
sclk => bit_cnt[0].CLK
sclk => bit_cnt[1].CLK
sclk => bit_cnt[2].CLK
sclk => bit_cnt[3].CLK
sclk => bit_cnt[4].CLK
sclk => bit_cnt[5].CLK
sclk => bit_cnt[6].CLK
sclk => bit_cnt[7].CLK
sclk => bit_cnt[8].CLK
sclk => bit_cnt[9].CLK
sclk => bit_cnt[10].CLK
sclk => bit_cnt[11].CLK
sclk => bit_cnt[12].CLK
sclk => bit_cnt[13].CLK
sclk => bit_cnt[14].CLK
sclk => bit_cnt[15].CLK
sclk => bit_cnt[16].CLK
sclk => bit_cnt[17].CLK
sclk => bit_cnt[18].CLK
sclk => bit_cnt[19].CLK
sclk => bit_cnt[20].CLK
sclk => bit_cnt[21].CLK
sclk => bit_cnt[22].CLK
sclk => bit_cnt[23].CLK
sclk => bit_cnt[24].CLK
sclk => bit_cnt[25].CLK
sclk => bit_cnt[26].CLK
sclk => bit_cnt[27].CLK
sclk => bit_cnt[28].CLK
sclk => bit_cnt[29].CLK
sclk => bit_cnt[30].CLK
sclk => bit_cnt[31].CLK
sclk => bit_cnt[32].CLK
sclk => trdy~reg0.CLK
sclk => rrdy~reg0.CLK
sclk => roe~reg0.CLK
sclk => ch_add1.CLK
sclk => ch_add2.CLK
sclk => rx_buf[23].CLK
sclk => rx_buf[22].CLK
sclk => rx_buf[21].CLK
sclk => rx_buf[20].CLK
sclk => rx_buf[19].CLK
sclk => rx_buf[18].CLK
sclk => rx_buf[17].CLK
sclk => rx_buf[16].CLK
sclk => rx_buf[15].CLK
sclk => rx_buf[14].CLK
sclk => rx_buf[13].CLK
sclk => rx_buf[12].CLK
sclk => rx_buf[11].CLK
sclk => rx_buf[10].CLK
sclk => rx_buf[9].CLK
sclk => rx_buf[8].CLK
sclk => rx_buf[7].CLK
sclk => rx_buf[6].CLK
sclk => rx_buf[5].CLK
sclk => rx_buf[4].CLK
sclk => rx_buf[3].CLK
sclk => rx_buf[2].CLK
sclk => rx_buf[1].CLK
sclk => rx_buf[0].CLK
sclk => rd_add.CLK
sclk => wr_add.CLK
reset_n => tx_buf[0].IN1
reset_n => rx_data[0]$latch.ACLR
reset_n => rx_data[1]$latch.ACLR
reset_n => rx_data[2]$latch.ACLR
reset_n => rx_data[3]$latch.ACLR
reset_n => rx_data[4]$latch.ACLR
reset_n => rx_data[5]$latch.ACLR
reset_n => rx_data[6]$latch.ACLR
reset_n => rx_data[7]$latch.ACLR
reset_n => rx_data[8]$latch.ACLR
reset_n => rx_data[9]$latch.ACLR
reset_n => rx_data[10]$latch.ACLR
reset_n => rx_data[11]$latch.ACLR
reset_n => rx_data[12]$latch.ACLR
reset_n => rx_data[13]$latch.ACLR
reset_n => rx_data[14]$latch.ACLR
reset_n => rx_data[15]$latch.ACLR
reset_n => rx_data[16]$latch.ACLR
reset_n => rx_data[17]$latch.ACLR
reset_n => rx_data[18]$latch.ACLR
reset_n => rx_data[19]$latch.ACLR
reset_n => rx_data[20]$latch.ACLR
reset_n => rx_data[21]$latch.ACLR
reset_n => rx_data[22]$latch.ACLR
reset_n => rx_data[23]$latch.ACLR
reset_n => process_1.IN1
reset_n => process_1.IN1
reset_n => process_1.IN1
reset_n => process_0.IN0
reset_n => tx_buf[0].ACLR
reset_n => tx_buf[1].ACLR
reset_n => tx_buf[2].ACLR
reset_n => tx_buf[3].ACLR
reset_n => tx_buf[4].ACLR
reset_n => tx_buf[5].ACLR
reset_n => tx_buf[6].ACLR
reset_n => tx_buf[7].ACLR
reset_n => tx_buf[8].ACLR
reset_n => tx_buf[9].ACLR
reset_n => tx_buf[10].ACLR
reset_n => tx_buf[11].ACLR
reset_n => tx_buf[12].ACLR
reset_n => tx_buf[13].ACLR
reset_n => tx_buf[14].ACLR
reset_n => tx_buf[15].ACLR
reset_n => tx_buf[16].ACLR
reset_n => tx_buf[17].ACLR
reset_n => tx_buf[18].ACLR
reset_n => tx_buf[19].ACLR
reset_n => tx_buf[20].ACLR
reset_n => tx_buf[21].ACLR
reset_n => tx_buf[22].ACLR
reset_n => tx_buf[23].ACLR
reset_n => rx_buf[0].ACLR
reset_n => rx_buf[1].ACLR
reset_n => rx_buf[2].ACLR
reset_n => rx_buf[3].ACLR
reset_n => rx_buf[4].ACLR
reset_n => rx_buf[5].ACLR
reset_n => rx_buf[6].ACLR
reset_n => rx_buf[7].ACLR
reset_n => rx_buf[8].ACLR
reset_n => rx_buf[9].ACLR
reset_n => rx_buf[10].ACLR
reset_n => rx_buf[11].ACLR
reset_n => rx_buf[12].ACLR
reset_n => rx_buf[13].ACLR
reset_n => rx_buf[14].ACLR
reset_n => rx_buf[15].ACLR
reset_n => rx_buf[16].ACLR
reset_n => rx_buf[17].ACLR
reset_n => rx_buf[18].ACLR
reset_n => rx_buf[19].ACLR
reset_n => rx_buf[20].ACLR
reset_n => rx_buf[21].ACLR
reset_n => rx_buf[22].ACLR
reset_n => rx_buf[23].ACLR
ss_n => process_0.IN1
ss_n => process_1.IN0
ss_n => process_1.IN1
ss_n => process_1.IN1
ss_n => process_1.IN0
ss_n => process_1.IN0
ss_n => busy.DATAIN
mosi => roe.DATAB
mosi => rrdy.DATAB
mosi => trdy.DATAB
mosi => ch_add2.DATAIN
mosi => ch_add1.DATAIN
mosi => rx_buf[23].DATAIN
mosi => rx_buf[22].DATAIN
mosi => rx_buf[21].DATAIN
mosi => rx_buf[20].DATAIN
mosi => rx_buf[19].DATAIN
mosi => rx_buf[18].DATAIN
mosi => rx_buf[17].DATAIN
mosi => rx_buf[16].DATAIN
mosi => rx_buf[15].DATAIN
mosi => rx_buf[14].DATAIN
mosi => rx_buf[13].DATAIN
mosi => rx_buf[12].DATAIN
mosi => rx_buf[11].DATAIN
mosi => rx_buf[10].DATAIN
mosi => rx_buf[9].DATAIN
mosi => rx_buf[8].DATAIN
mosi => rx_buf[7].DATAIN
mosi => rx_buf[6].DATAIN
mosi => rx_buf[5].DATAIN
mosi => rx_buf[4].DATAIN
mosi => rx_buf[3].DATAIN
mosi => rx_buf[2].DATAIN
mosi => rx_buf[1].DATAIN
mosi => rx_buf[0].DATAIN
mosi => rd_add.DATAIN
mosi => wr_add.DATAIN
rx_req => process_1.IN1
rx_req => process_1.IN1
st_load_en => process_1.IN1
st_load_en => process_1.IN0
st_load_en => process_1.IN0
st_load_trdy => process_1.IN1
st_load_trdy => process_1.IN1
st_load_rrdy => process_1.IN1
st_load_rrdy => process_1.IN1
st_load_roe => process_1.IN1
st_load_roe => process_1.IN1
tx_load_en => process_1.IN1
tx_load_en => process_1.IN1
tx_load_data[0] => tx_buf[0].ADATA
tx_load_data[1] => tx_buf[1].ADATA
tx_load_data[2] => tx_buf[2].ADATA
tx_load_data[3] => tx_buf[3].ADATA
tx_load_data[4] => tx_buf[4].ADATA
tx_load_data[5] => tx_buf[5].ADATA
tx_load_data[6] => tx_buf[6].ADATA
tx_load_data[7] => tx_buf[7].ADATA
tx_load_data[8] => tx_buf[8].ADATA
tx_load_data[9] => tx_buf[9].ADATA
tx_load_data[10] => tx_buf[10].ADATA
tx_load_data[11] => tx_buf[11].ADATA
tx_load_data[12] => tx_buf[12].ADATA
tx_load_data[13] => tx_buf[13].ADATA
tx_load_data[14] => tx_buf[14].ADATA
tx_load_data[15] => tx_buf[15].ADATA
tx_load_data[16] => tx_buf[16].ADATA
tx_load_data[17] => tx_buf[17].ADATA
tx_load_data[18] => tx_buf[18].ADATA
tx_load_data[19] => tx_buf[19].ADATA
tx_load_data[20] => tx_buf[20].ADATA
tx_load_data[21] => tx_buf[21].ADATA
tx_load_data[22] => tx_buf[22].ADATA
tx_load_data[23] => tx_buf[23].ADATA
trdy <= trdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
rrdy <= rrdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
roe <= roe~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[0] <= rx_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[19] <= rx_data[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[20] <= rx_data[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[21] <= rx_data[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[22] <= rx_data[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[23] <= rx_data[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
busy <= ss_n.DB_MAX_OUTPUT_PORT_TYPE
miso <= miso.DB_MAX_OUTPUT_PORT_TYPE
ch_add1_port <= ch_add1.DB_MAX_OUTPUT_PORT_TYPE
ch_add2_port <= ch_add2.DB_MAX_OUTPUT_PORT_TYPE


|top|SPI_slave:rec_spi_ports
sclk => miso~reg0.CLK
sclk => miso~en.CLK
sclk => tx_buf[0].CLK
sclk => tx_buf[1].CLK
sclk => tx_buf[2].CLK
sclk => tx_buf[3].CLK
sclk => tx_buf[4].CLK
sclk => tx_buf[5].CLK
sclk => tx_buf[6].CLK
sclk => tx_buf[7].CLK
sclk => tx_buf[8].CLK
sclk => tx_buf[9].CLK
sclk => tx_buf[10].CLK
sclk => tx_buf[11].CLK
sclk => tx_buf[12].CLK
sclk => tx_buf[13].CLK
sclk => tx_buf[14].CLK
sclk => tx_buf[15].CLK
sclk => tx_buf[16].CLK
sclk => tx_buf[17].CLK
sclk => tx_buf[18].CLK
sclk => tx_buf[19].CLK
sclk => tx_buf[20].CLK
sclk => tx_buf[21].CLK
sclk => tx_buf[22].CLK
sclk => tx_buf[23].CLK
sclk => bit_cnt[0].CLK
sclk => bit_cnt[1].CLK
sclk => bit_cnt[2].CLK
sclk => bit_cnt[3].CLK
sclk => bit_cnt[4].CLK
sclk => bit_cnt[5].CLK
sclk => bit_cnt[6].CLK
sclk => bit_cnt[7].CLK
sclk => bit_cnt[8].CLK
sclk => bit_cnt[9].CLK
sclk => bit_cnt[10].CLK
sclk => bit_cnt[11].CLK
sclk => bit_cnt[12].CLK
sclk => bit_cnt[13].CLK
sclk => bit_cnt[14].CLK
sclk => bit_cnt[15].CLK
sclk => bit_cnt[16].CLK
sclk => bit_cnt[17].CLK
sclk => bit_cnt[18].CLK
sclk => bit_cnt[19].CLK
sclk => bit_cnt[20].CLK
sclk => bit_cnt[21].CLK
sclk => bit_cnt[22].CLK
sclk => bit_cnt[23].CLK
sclk => bit_cnt[24].CLK
sclk => bit_cnt[25].CLK
sclk => bit_cnt[26].CLK
sclk => bit_cnt[27].CLK
sclk => bit_cnt[28].CLK
sclk => bit_cnt[29].CLK
sclk => bit_cnt[30].CLK
sclk => bit_cnt[31].CLK
sclk => bit_cnt[32].CLK
sclk => trdy~reg0.CLK
sclk => rrdy~reg0.CLK
sclk => roe~reg0.CLK
sclk => ch_add1.CLK
sclk => ch_add2.CLK
sclk => rx_buf[23].CLK
sclk => rx_buf[22].CLK
sclk => rx_buf[21].CLK
sclk => rx_buf[20].CLK
sclk => rx_buf[19].CLK
sclk => rx_buf[18].CLK
sclk => rx_buf[17].CLK
sclk => rx_buf[16].CLK
sclk => rx_buf[15].CLK
sclk => rx_buf[14].CLK
sclk => rx_buf[13].CLK
sclk => rx_buf[12].CLK
sclk => rx_buf[11].CLK
sclk => rx_buf[10].CLK
sclk => rx_buf[9].CLK
sclk => rx_buf[8].CLK
sclk => rx_buf[7].CLK
sclk => rx_buf[6].CLK
sclk => rx_buf[5].CLK
sclk => rx_buf[4].CLK
sclk => rx_buf[3].CLK
sclk => rx_buf[2].CLK
sclk => rx_buf[1].CLK
sclk => rx_buf[0].CLK
sclk => rd_add.CLK
sclk => wr_add.CLK
reset_n => tx_buf[0].IN1
reset_n => rx_data[0]$latch.ACLR
reset_n => rx_data[1]$latch.ACLR
reset_n => rx_data[2]$latch.ACLR
reset_n => rx_data[3]$latch.ACLR
reset_n => rx_data[4]$latch.ACLR
reset_n => rx_data[5]$latch.ACLR
reset_n => rx_data[6]$latch.ACLR
reset_n => rx_data[7]$latch.ACLR
reset_n => rx_data[8]$latch.ACLR
reset_n => rx_data[9]$latch.ACLR
reset_n => rx_data[10]$latch.ACLR
reset_n => rx_data[11]$latch.ACLR
reset_n => rx_data[12]$latch.ACLR
reset_n => rx_data[13]$latch.ACLR
reset_n => rx_data[14]$latch.ACLR
reset_n => rx_data[15]$latch.ACLR
reset_n => rx_data[16]$latch.ACLR
reset_n => rx_data[17]$latch.ACLR
reset_n => rx_data[18]$latch.ACLR
reset_n => rx_data[19]$latch.ACLR
reset_n => rx_data[20]$latch.ACLR
reset_n => rx_data[21]$latch.ACLR
reset_n => rx_data[22]$latch.ACLR
reset_n => rx_data[23]$latch.ACLR
reset_n => process_1.IN1
reset_n => process_1.IN1
reset_n => process_1.IN1
reset_n => process_0.IN0
reset_n => tx_buf[0].ACLR
reset_n => tx_buf[1].ACLR
reset_n => tx_buf[2].ACLR
reset_n => tx_buf[3].ACLR
reset_n => tx_buf[4].ACLR
reset_n => tx_buf[5].ACLR
reset_n => tx_buf[6].ACLR
reset_n => tx_buf[7].ACLR
reset_n => tx_buf[8].ACLR
reset_n => tx_buf[9].ACLR
reset_n => tx_buf[10].ACLR
reset_n => tx_buf[11].ACLR
reset_n => tx_buf[12].ACLR
reset_n => tx_buf[13].ACLR
reset_n => tx_buf[14].ACLR
reset_n => tx_buf[15].ACLR
reset_n => tx_buf[16].ACLR
reset_n => tx_buf[17].ACLR
reset_n => tx_buf[18].ACLR
reset_n => tx_buf[19].ACLR
reset_n => tx_buf[20].ACLR
reset_n => tx_buf[21].ACLR
reset_n => tx_buf[22].ACLR
reset_n => tx_buf[23].ACLR
reset_n => rx_buf[0].ACLR
reset_n => rx_buf[1].ACLR
reset_n => rx_buf[2].ACLR
reset_n => rx_buf[3].ACLR
reset_n => rx_buf[4].ACLR
reset_n => rx_buf[5].ACLR
reset_n => rx_buf[6].ACLR
reset_n => rx_buf[7].ACLR
reset_n => rx_buf[8].ACLR
reset_n => rx_buf[9].ACLR
reset_n => rx_buf[10].ACLR
reset_n => rx_buf[11].ACLR
reset_n => rx_buf[12].ACLR
reset_n => rx_buf[13].ACLR
reset_n => rx_buf[14].ACLR
reset_n => rx_buf[15].ACLR
reset_n => rx_buf[16].ACLR
reset_n => rx_buf[17].ACLR
reset_n => rx_buf[18].ACLR
reset_n => rx_buf[19].ACLR
reset_n => rx_buf[20].ACLR
reset_n => rx_buf[21].ACLR
reset_n => rx_buf[22].ACLR
reset_n => rx_buf[23].ACLR
ss_n => process_0.IN1
ss_n => process_1.IN0
ss_n => process_1.IN1
ss_n => process_1.IN1
ss_n => process_1.IN0
ss_n => process_1.IN0
ss_n => busy.DATAIN
mosi => roe.DATAB
mosi => rrdy.DATAB
mosi => trdy.DATAB
mosi => ch_add2.DATAIN
mosi => ch_add1.DATAIN
mosi => rx_buf[23].DATAIN
mosi => rx_buf[22].DATAIN
mosi => rx_buf[21].DATAIN
mosi => rx_buf[20].DATAIN
mosi => rx_buf[19].DATAIN
mosi => rx_buf[18].DATAIN
mosi => rx_buf[17].DATAIN
mosi => rx_buf[16].DATAIN
mosi => rx_buf[15].DATAIN
mosi => rx_buf[14].DATAIN
mosi => rx_buf[13].DATAIN
mosi => rx_buf[12].DATAIN
mosi => rx_buf[11].DATAIN
mosi => rx_buf[10].DATAIN
mosi => rx_buf[9].DATAIN
mosi => rx_buf[8].DATAIN
mosi => rx_buf[7].DATAIN
mosi => rx_buf[6].DATAIN
mosi => rx_buf[5].DATAIN
mosi => rx_buf[4].DATAIN
mosi => rx_buf[3].DATAIN
mosi => rx_buf[2].DATAIN
mosi => rx_buf[1].DATAIN
mosi => rx_buf[0].DATAIN
mosi => rd_add.DATAIN
mosi => wr_add.DATAIN
rx_req => process_1.IN1
rx_req => process_1.IN1
st_load_en => process_1.IN1
st_load_en => process_1.IN0
st_load_en => process_1.IN0
st_load_trdy => process_1.IN1
st_load_trdy => process_1.IN1
st_load_rrdy => process_1.IN1
st_load_rrdy => process_1.IN1
st_load_roe => process_1.IN1
st_load_roe => process_1.IN1
tx_load_en => process_1.IN1
tx_load_en => process_1.IN1
tx_load_data[0] => tx_buf[0].ADATA
tx_load_data[1] => tx_buf[1].ADATA
tx_load_data[2] => tx_buf[2].ADATA
tx_load_data[3] => tx_buf[3].ADATA
tx_load_data[4] => tx_buf[4].ADATA
tx_load_data[5] => tx_buf[5].ADATA
tx_load_data[6] => tx_buf[6].ADATA
tx_load_data[7] => tx_buf[7].ADATA
tx_load_data[8] => tx_buf[8].ADATA
tx_load_data[9] => tx_buf[9].ADATA
tx_load_data[10] => tx_buf[10].ADATA
tx_load_data[11] => tx_buf[11].ADATA
tx_load_data[12] => tx_buf[12].ADATA
tx_load_data[13] => tx_buf[13].ADATA
tx_load_data[14] => tx_buf[14].ADATA
tx_load_data[15] => tx_buf[15].ADATA
tx_load_data[16] => tx_buf[16].ADATA
tx_load_data[17] => tx_buf[17].ADATA
tx_load_data[18] => tx_buf[18].ADATA
tx_load_data[19] => tx_buf[19].ADATA
tx_load_data[20] => tx_buf[20].ADATA
tx_load_data[21] => tx_buf[21].ADATA
tx_load_data[22] => tx_buf[22].ADATA
tx_load_data[23] => tx_buf[23].ADATA
trdy <= trdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
rrdy <= rrdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
roe <= roe~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[0] <= rx_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[19] <= rx_data[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[20] <= rx_data[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[21] <= rx_data[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[22] <= rx_data[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[23] <= rx_data[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
busy <= ss_n.DB_MAX_OUTPUT_PORT_TYPE
miso <= miso.DB_MAX_OUTPUT_PORT_TYPE
ch_add1_port <= ch_add1.DB_MAX_OUTPUT_PORT_TYPE
ch_add2_port <= ch_add2.DB_MAX_OUTPUT_PORT_TYPE


|top|I2S:i2s_ports
clk => r_sr_in[0].CLK
clk => r_sr_in[1].CLK
clk => r_sr_in[2].CLK
clk => r_sr_in[3].CLK
clk => r_sr_in[4].CLK
clk => r_sr_in[5].CLK
clk => r_sr_in[6].CLK
clk => r_sr_in[7].CLK
clk => r_sr_in[8].CLK
clk => r_sr_in[9].CLK
clk => r_sr_in[10].CLK
clk => r_sr_in[11].CLK
clk => r_sr_in[12].CLK
clk => r_sr_in[13].CLK
clk => r_sr_in[14].CLK
clk => r_sr_in[15].CLK
clk => r_sr_in[16].CLK
clk => r_sr_in[17].CLK
clk => r_sr_in[18].CLK
clk => r_sr_in[19].CLK
clk => r_sr_in[20].CLK
clk => r_sr_in[21].CLK
clk => r_sr_in[22].CLK
clk => r_sr_in[23].CLK
clk => r_sr_in[24].CLK
clk => r_sr_in[25].CLK
clk => r_sr_in[26].CLK
clk => r_sr_in[27].CLK
clk => r_sr_in[28].CLK
clk => r_sr_in[29].CLK
clk => r_sr_in[30].CLK
clk => r_sr_in[31].CLK
clk => l_sr_in[0].CLK
clk => l_sr_in[1].CLK
clk => l_sr_in[2].CLK
clk => l_sr_in[3].CLK
clk => l_sr_in[4].CLK
clk => l_sr_in[5].CLK
clk => l_sr_in[6].CLK
clk => l_sr_in[7].CLK
clk => l_sr_in[8].CLK
clk => l_sr_in[9].CLK
clk => l_sr_in[10].CLK
clk => l_sr_in[11].CLK
clk => l_sr_in[12].CLK
clk => l_sr_in[13].CLK
clk => l_sr_in[14].CLK
clk => l_sr_in[15].CLK
clk => l_sr_in[16].CLK
clk => l_sr_in[17].CLK
clk => l_sr_in[18].CLK
clk => l_sr_in[19].CLK
clk => l_sr_in[20].CLK
clk => l_sr_in[21].CLK
clk => l_sr_in[22].CLK
clk => l_sr_in[23].CLK
clk => l_sr_in[24].CLK
clk => l_sr_in[25].CLK
clk => l_sr_in[26].CLK
clk => l_sr_in[27].CLK
clk => l_sr_in[28].CLK
clk => l_sr_in[29].CLK
clk => l_sr_in[30].CLK
clk => l_sr_in[31].CLK
clk => new_sample.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => lr_edge.CLK
clk => zzzlrclk.CLK
clk => zzlrclk.CLK
clk => zlrclk.CLK
clk => neg_edge.CLK
clk => pos_edge.CLK
clk => zzzbclk.CLK
clk => zzbclk.CLK
clk => zbclk.CLK
bclk => zbclk.DATAIN
lrclk => r_get_data.IN1
lrclk => zlrclk.DATAIN
lrclk => l_ready_port.DATAIN
lrclk => l_get_data.IN1
lrclk => r_ready_port.DATAIN
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => new_sample.ENA
adc_data => r_sr_in[0].DATAIN
adc_data => l_sr_in[0].DATAIN
l_ready_port <= lrclk.DB_MAX_OUTPUT_PORT_TYPE
r_ready_port <= lrclk.DB_MAX_OUTPUT_PORT_TYPE
l_rx_data[0] <= l_sr_in[0].DB_MAX_OUTPUT_PORT_TYPE
l_rx_data[1] <= l_sr_in[1].DB_MAX_OUTPUT_PORT_TYPE
l_rx_data[2] <= l_sr_in[2].DB_MAX_OUTPUT_PORT_TYPE
l_rx_data[3] <= l_sr_in[3].DB_MAX_OUTPUT_PORT_TYPE
l_rx_data[4] <= l_sr_in[4].DB_MAX_OUTPUT_PORT_TYPE
l_rx_data[5] <= l_sr_in[5].DB_MAX_OUTPUT_PORT_TYPE
l_rx_data[6] <= l_sr_in[6].DB_MAX_OUTPUT_PORT_TYPE
l_rx_data[7] <= l_sr_in[7].DB_MAX_OUTPUT_PORT_TYPE
l_rx_data[8] <= l_sr_in[8].DB_MAX_OUTPUT_PORT_TYPE
l_rx_data[9] <= l_sr_in[9].DB_MAX_OUTPUT_PORT_TYPE
l_rx_data[10] <= l_sr_in[10].DB_MAX_OUTPUT_PORT_TYPE
l_rx_data[11] <= l_sr_in[11].DB_MAX_OUTPUT_PORT_TYPE
l_rx_data[12] <= l_sr_in[12].DB_MAX_OUTPUT_PORT_TYPE
l_rx_data[13] <= l_sr_in[13].DB_MAX_OUTPUT_PORT_TYPE
l_rx_data[14] <= l_sr_in[14].DB_MAX_OUTPUT_PORT_TYPE
l_rx_data[15] <= l_sr_in[15].DB_MAX_OUTPUT_PORT_TYPE
l_rx_data[16] <= l_sr_in[16].DB_MAX_OUTPUT_PORT_TYPE
l_rx_data[17] <= l_sr_in[17].DB_MAX_OUTPUT_PORT_TYPE
l_rx_data[18] <= l_sr_in[18].DB_MAX_OUTPUT_PORT_TYPE
l_rx_data[19] <= l_sr_in[19].DB_MAX_OUTPUT_PORT_TYPE
l_rx_data[20] <= l_sr_in[20].DB_MAX_OUTPUT_PORT_TYPE
l_rx_data[21] <= l_sr_in[21].DB_MAX_OUTPUT_PORT_TYPE
l_rx_data[22] <= l_sr_in[22].DB_MAX_OUTPUT_PORT_TYPE
l_rx_data[23] <= l_sr_in[23].DB_MAX_OUTPUT_PORT_TYPE
l_rx_data[24] <= l_sr_in[24].DB_MAX_OUTPUT_PORT_TYPE
l_rx_data[25] <= l_sr_in[25].DB_MAX_OUTPUT_PORT_TYPE
l_rx_data[26] <= l_sr_in[26].DB_MAX_OUTPUT_PORT_TYPE
l_rx_data[27] <= l_sr_in[27].DB_MAX_OUTPUT_PORT_TYPE
l_rx_data[28] <= l_sr_in[28].DB_MAX_OUTPUT_PORT_TYPE
l_rx_data[29] <= l_sr_in[29].DB_MAX_OUTPUT_PORT_TYPE
l_rx_data[30] <= l_sr_in[30].DB_MAX_OUTPUT_PORT_TYPE
l_rx_data[31] <= l_sr_in[31].DB_MAX_OUTPUT_PORT_TYPE
r_rx_data[0] <= r_sr_in[0].DB_MAX_OUTPUT_PORT_TYPE
r_rx_data[1] <= r_sr_in[1].DB_MAX_OUTPUT_PORT_TYPE
r_rx_data[2] <= r_sr_in[2].DB_MAX_OUTPUT_PORT_TYPE
r_rx_data[3] <= r_sr_in[3].DB_MAX_OUTPUT_PORT_TYPE
r_rx_data[4] <= r_sr_in[4].DB_MAX_OUTPUT_PORT_TYPE
r_rx_data[5] <= r_sr_in[5].DB_MAX_OUTPUT_PORT_TYPE
r_rx_data[6] <= r_sr_in[6].DB_MAX_OUTPUT_PORT_TYPE
r_rx_data[7] <= r_sr_in[7].DB_MAX_OUTPUT_PORT_TYPE
r_rx_data[8] <= r_sr_in[8].DB_MAX_OUTPUT_PORT_TYPE
r_rx_data[9] <= r_sr_in[9].DB_MAX_OUTPUT_PORT_TYPE
r_rx_data[10] <= r_sr_in[10].DB_MAX_OUTPUT_PORT_TYPE
r_rx_data[11] <= r_sr_in[11].DB_MAX_OUTPUT_PORT_TYPE
r_rx_data[12] <= r_sr_in[12].DB_MAX_OUTPUT_PORT_TYPE
r_rx_data[13] <= r_sr_in[13].DB_MAX_OUTPUT_PORT_TYPE
r_rx_data[14] <= r_sr_in[14].DB_MAX_OUTPUT_PORT_TYPE
r_rx_data[15] <= r_sr_in[15].DB_MAX_OUTPUT_PORT_TYPE
r_rx_data[16] <= r_sr_in[16].DB_MAX_OUTPUT_PORT_TYPE
r_rx_data[17] <= r_sr_in[17].DB_MAX_OUTPUT_PORT_TYPE
r_rx_data[18] <= r_sr_in[18].DB_MAX_OUTPUT_PORT_TYPE
r_rx_data[19] <= r_sr_in[19].DB_MAX_OUTPUT_PORT_TYPE
r_rx_data[20] <= r_sr_in[20].DB_MAX_OUTPUT_PORT_TYPE
r_rx_data[21] <= r_sr_in[21].DB_MAX_OUTPUT_PORT_TYPE
r_rx_data[22] <= r_sr_in[22].DB_MAX_OUTPUT_PORT_TYPE
r_rx_data[23] <= r_sr_in[23].DB_MAX_OUTPUT_PORT_TYPE
r_rx_data[24] <= r_sr_in[24].DB_MAX_OUTPUT_PORT_TYPE
r_rx_data[25] <= r_sr_in[25].DB_MAX_OUTPUT_PORT_TYPE
r_rx_data[26] <= r_sr_in[26].DB_MAX_OUTPUT_PORT_TYPE
r_rx_data[27] <= r_sr_in[27].DB_MAX_OUTPUT_PORT_TYPE
r_rx_data[28] <= r_sr_in[28].DB_MAX_OUTPUT_PORT_TYPE
r_rx_data[29] <= r_sr_in[29].DB_MAX_OUTPUT_PORT_TYPE
r_rx_data[30] <= r_sr_in[30].DB_MAX_OUTPUT_PORT_TYPE
r_rx_data[31] <= r_sr_in[31].DB_MAX_OUTPUT_PORT_TYPE


|top|Mux4to1:mux_ports
D1[0] => Mux23.IN0
D1[1] => Mux22.IN0
D1[2] => Mux21.IN0
D1[3] => Mux20.IN0
D1[4] => Mux19.IN0
D1[5] => Mux18.IN0
D1[6] => Mux17.IN0
D1[7] => Mux16.IN0
D1[8] => Mux15.IN0
D1[9] => Mux14.IN0
D1[10] => Mux13.IN0
D1[11] => Mux12.IN0
D1[12] => Mux11.IN0
D1[13] => Mux10.IN0
D1[14] => Mux9.IN0
D1[15] => Mux8.IN0
D1[16] => Mux7.IN0
D1[17] => Mux6.IN0
D1[18] => Mux5.IN0
D1[19] => Mux4.IN0
D1[20] => Mux3.IN0
D1[21] => Mux2.IN0
D1[22] => Mux1.IN0
D1[23] => Mux0.IN0
D2[0] => Mux23.IN1
D2[1] => Mux22.IN1
D2[2] => Mux21.IN1
D2[3] => Mux20.IN1
D2[4] => Mux19.IN1
D2[5] => Mux18.IN1
D2[6] => Mux17.IN1
D2[7] => Mux16.IN1
D2[8] => Mux15.IN1
D2[9] => Mux14.IN1
D2[10] => Mux13.IN1
D2[11] => Mux12.IN1
D2[12] => Mux11.IN1
D2[13] => Mux10.IN1
D2[14] => Mux9.IN1
D2[15] => Mux8.IN1
D2[16] => Mux7.IN1
D2[17] => Mux6.IN1
D2[18] => Mux5.IN1
D2[19] => Mux4.IN1
D2[20] => Mux3.IN1
D2[21] => Mux2.IN1
D2[22] => Mux1.IN1
D2[23] => Mux0.IN1
D3[0] => Mux23.IN2
D3[1] => Mux22.IN2
D3[2] => Mux21.IN2
D3[3] => Mux20.IN2
D3[4] => Mux19.IN2
D3[5] => Mux18.IN2
D3[6] => Mux17.IN2
D3[7] => Mux16.IN2
D3[8] => Mux15.IN2
D3[9] => Mux14.IN2
D3[10] => Mux13.IN2
D3[11] => Mux12.IN2
D3[12] => Mux11.IN2
D3[13] => Mux10.IN2
D3[14] => Mux9.IN2
D3[15] => Mux8.IN2
D3[16] => Mux7.IN2
D3[17] => Mux6.IN2
D3[18] => Mux5.IN2
D3[19] => Mux4.IN2
D3[20] => Mux3.IN2
D3[21] => Mux2.IN2
D3[22] => Mux1.IN2
D3[23] => Mux0.IN2
D4[0] => Mux23.IN3
D4[1] => Mux22.IN3
D4[2] => Mux21.IN3
D4[3] => Mux20.IN3
D4[4] => Mux19.IN3
D4[5] => Mux18.IN3
D4[6] => Mux17.IN3
D4[7] => Mux16.IN3
D4[8] => Mux15.IN3
D4[9] => Mux14.IN3
D4[10] => Mux13.IN3
D4[11] => Mux12.IN3
D4[12] => Mux11.IN3
D4[13] => Mux10.IN3
D4[14] => Mux9.IN3
D4[15] => Mux8.IN3
D4[16] => Mux7.IN3
D4[17] => Mux6.IN3
D4[18] => Mux5.IN3
D4[19] => Mux4.IN3
D4[20] => Mux3.IN3
D4[21] => Mux2.IN3
D4[22] => Mux1.IN3
D4[23] => Mux0.IN3
MX_OUT[0] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
MX_OUT[1] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
MX_OUT[2] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
MX_OUT[3] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
MX_OUT[4] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
MX_OUT[5] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
MX_OUT[6] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
MX_OUT[7] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
MX_OUT[8] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
MX_OUT[9] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
MX_OUT[10] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
MX_OUT[11] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
MX_OUT[12] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
MX_OUT[13] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
MX_OUT[14] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
MX_OUT[15] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
MX_OUT[16] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
MX_OUT[17] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
MX_OUT[18] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
MX_OUT[19] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
MX_OUT[20] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
MX_OUT[21] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
MX_OUT[22] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
MX_OUT[23] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
SEL[0] => Mux0.IN5
SEL[0] => Mux1.IN5
SEL[0] => Mux2.IN5
SEL[0] => Mux3.IN5
SEL[0] => Mux4.IN5
SEL[0] => Mux5.IN5
SEL[0] => Mux6.IN5
SEL[0] => Mux7.IN5
SEL[0] => Mux8.IN5
SEL[0] => Mux9.IN5
SEL[0] => Mux10.IN5
SEL[0] => Mux11.IN5
SEL[0] => Mux12.IN5
SEL[0] => Mux13.IN5
SEL[0] => Mux14.IN5
SEL[0] => Mux15.IN5
SEL[0] => Mux16.IN5
SEL[0] => Mux17.IN5
SEL[0] => Mux18.IN5
SEL[0] => Mux19.IN5
SEL[0] => Mux20.IN5
SEL[0] => Mux21.IN5
SEL[0] => Mux22.IN5
SEL[0] => Mux23.IN5
SEL[1] => Mux0.IN4
SEL[1] => Mux1.IN4
SEL[1] => Mux2.IN4
SEL[1] => Mux3.IN4
SEL[1] => Mux4.IN4
SEL[1] => Mux5.IN4
SEL[1] => Mux6.IN4
SEL[1] => Mux7.IN4
SEL[1] => Mux8.IN4
SEL[1] => Mux9.IN4
SEL[1] => Mux10.IN4
SEL[1] => Mux11.IN4
SEL[1] => Mux12.IN4
SEL[1] => Mux13.IN4
SEL[1] => Mux14.IN4
SEL[1] => Mux15.IN4
SEL[1] => Mux16.IN4
SEL[1] => Mux17.IN4
SEL[1] => Mux18.IN4
SEL[1] => Mux19.IN4
SEL[1] => Mux20.IN4
SEL[1] => Mux21.IN4
SEL[1] => Mux22.IN4
SEL[1] => Mux23.IN4


|top|LP1000:fir_ecg_ports
clk => LP1000_0002:lp1000_inst.clk
reset_n => LP1000_0002:lp1000_inst.reset_n
ast_sink_data[0] => LP1000_0002:lp1000_inst.ast_sink_data[0]
ast_sink_data[1] => LP1000_0002:lp1000_inst.ast_sink_data[1]
ast_sink_data[2] => LP1000_0002:lp1000_inst.ast_sink_data[2]
ast_sink_data[3] => LP1000_0002:lp1000_inst.ast_sink_data[3]
ast_sink_data[4] => LP1000_0002:lp1000_inst.ast_sink_data[4]
ast_sink_data[5] => LP1000_0002:lp1000_inst.ast_sink_data[5]
ast_sink_data[6] => LP1000_0002:lp1000_inst.ast_sink_data[6]
ast_sink_data[7] => LP1000_0002:lp1000_inst.ast_sink_data[7]
ast_sink_data[8] => LP1000_0002:lp1000_inst.ast_sink_data[8]
ast_sink_data[9] => LP1000_0002:lp1000_inst.ast_sink_data[9]
ast_sink_data[10] => LP1000_0002:lp1000_inst.ast_sink_data[10]
ast_sink_data[11] => LP1000_0002:lp1000_inst.ast_sink_data[11]
ast_sink_data[12] => LP1000_0002:lp1000_inst.ast_sink_data[12]
ast_sink_data[13] => LP1000_0002:lp1000_inst.ast_sink_data[13]
ast_sink_data[14] => LP1000_0002:lp1000_inst.ast_sink_data[14]
ast_sink_data[15] => LP1000_0002:lp1000_inst.ast_sink_data[15]
ast_sink_data[16] => LP1000_0002:lp1000_inst.ast_sink_data[16]
ast_sink_data[17] => LP1000_0002:lp1000_inst.ast_sink_data[17]
ast_sink_data[18] => LP1000_0002:lp1000_inst.ast_sink_data[18]
ast_sink_data[19] => LP1000_0002:lp1000_inst.ast_sink_data[19]
ast_sink_data[20] => LP1000_0002:lp1000_inst.ast_sink_data[20]
ast_sink_data[21] => LP1000_0002:lp1000_inst.ast_sink_data[21]
ast_sink_data[22] => LP1000_0002:lp1000_inst.ast_sink_data[22]
ast_sink_data[23] => LP1000_0002:lp1000_inst.ast_sink_data[23]
ast_sink_valid => LP1000_0002:lp1000_inst.ast_sink_valid
ast_sink_error[0] => LP1000_0002:lp1000_inst.ast_sink_error[0]
ast_sink_error[1] => LP1000_0002:lp1000_inst.ast_sink_error[1]
ast_source_data[0] <= LP1000_0002:lp1000_inst.ast_source_data[0]
ast_source_data[1] <= LP1000_0002:lp1000_inst.ast_source_data[1]
ast_source_data[2] <= LP1000_0002:lp1000_inst.ast_source_data[2]
ast_source_data[3] <= LP1000_0002:lp1000_inst.ast_source_data[3]
ast_source_data[4] <= LP1000_0002:lp1000_inst.ast_source_data[4]
ast_source_data[5] <= LP1000_0002:lp1000_inst.ast_source_data[5]
ast_source_data[6] <= LP1000_0002:lp1000_inst.ast_source_data[6]
ast_source_data[7] <= LP1000_0002:lp1000_inst.ast_source_data[7]
ast_source_data[8] <= LP1000_0002:lp1000_inst.ast_source_data[8]
ast_source_data[9] <= LP1000_0002:lp1000_inst.ast_source_data[9]
ast_source_data[10] <= LP1000_0002:lp1000_inst.ast_source_data[10]
ast_source_data[11] <= LP1000_0002:lp1000_inst.ast_source_data[11]
ast_source_data[12] <= LP1000_0002:lp1000_inst.ast_source_data[12]
ast_source_data[13] <= LP1000_0002:lp1000_inst.ast_source_data[13]
ast_source_data[14] <= LP1000_0002:lp1000_inst.ast_source_data[14]
ast_source_data[15] <= LP1000_0002:lp1000_inst.ast_source_data[15]
ast_source_data[16] <= LP1000_0002:lp1000_inst.ast_source_data[16]
ast_source_data[17] <= LP1000_0002:lp1000_inst.ast_source_data[17]
ast_source_data[18] <= LP1000_0002:lp1000_inst.ast_source_data[18]
ast_source_data[19] <= LP1000_0002:lp1000_inst.ast_source_data[19]
ast_source_data[20] <= LP1000_0002:lp1000_inst.ast_source_data[20]
ast_source_data[21] <= LP1000_0002:lp1000_inst.ast_source_data[21]
ast_source_data[22] <= LP1000_0002:lp1000_inst.ast_source_data[22]
ast_source_data[23] <= LP1000_0002:lp1000_inst.ast_source_data[23]
ast_source_valid <= LP1000_0002:lp1000_inst.ast_source_valid
ast_source_error[0] <= LP1000_0002:lp1000_inst.ast_source_error[0]
ast_source_error[1] <= LP1000_0002:lp1000_inst.ast_source_error[1]


|top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst
clk => LP1000_0002_ast:LP1000_0002_ast_inst.clk
reset_n => LP1000_0002_ast:LP1000_0002_ast_inst.reset_n
ast_sink_data[0] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[0]
ast_sink_data[1] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[1]
ast_sink_data[2] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[2]
ast_sink_data[3] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[3]
ast_sink_data[4] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[4]
ast_sink_data[5] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[5]
ast_sink_data[6] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[6]
ast_sink_data[7] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[7]
ast_sink_data[8] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[8]
ast_sink_data[9] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[9]
ast_sink_data[10] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[10]
ast_sink_data[11] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[11]
ast_sink_data[12] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[12]
ast_sink_data[13] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[13]
ast_sink_data[14] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[14]
ast_sink_data[15] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[15]
ast_sink_data[16] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[16]
ast_sink_data[17] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[17]
ast_sink_data[18] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[18]
ast_sink_data[19] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[19]
ast_sink_data[20] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[20]
ast_sink_data[21] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[21]
ast_sink_data[22] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[22]
ast_sink_data[23] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[23]
ast_sink_valid => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_valid
ast_sink_error[0] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_error[0]
ast_sink_error[1] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_error[1]
ast_source_data[0] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[0]
ast_source_data[1] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[1]
ast_source_data[2] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[2]
ast_source_data[3] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[3]
ast_source_data[4] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[4]
ast_source_data[5] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[5]
ast_source_data[6] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[6]
ast_source_data[7] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[7]
ast_source_data[8] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[8]
ast_source_data[9] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[9]
ast_source_data[10] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[10]
ast_source_data[11] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[11]
ast_source_data[12] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[12]
ast_source_data[13] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[13]
ast_source_data[14] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[14]
ast_source_data[15] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[15]
ast_source_data[16] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[16]
ast_source_data[17] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[17]
ast_source_data[18] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[18]
ast_source_data[19] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[19]
ast_source_data[20] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[20]
ast_source_data[21] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[21]
ast_source_data[22] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[22]
ast_source_data[23] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[23]
ast_source_valid <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_valid
ast_source_error[0] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_error[0]
ast_source_error[1] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_error[1]


|top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst
clk => auk_dspip_avalon_streaming_sink_hpfir:sink.clk
clk => auk_dspip_avalon_streaming_source_hpfir:source.clk
clk => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.clk
clk => LP1000_0002_rtl:hpfircore.clk
clk => auk_dspip_roundsat_hpfir:gen_outp_blk:0:outp_blk.clk
reset_n => auk_dspip_avalon_streaming_sink_hpfir:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_hpfir:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.reset_n
reset_n => auk_dspip_roundsat_hpfir:gen_outp_blk:0:outp_blk.reset_n
ast_sink_ready <= auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[11]
ast_source_data[12] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[12]
ast_source_data[13] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[13]
ast_source_data[14] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[14]
ast_source_data[15] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[15]
ast_source_data[16] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[16]
ast_source_data[17] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[17]
ast_source_data[18] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[18]
ast_source_data[19] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[19]
ast_source_data[20] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[20]
ast_source_data[21] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[21]
ast_source_data[22] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[22]
ast_source_data[23] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[23]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[7]
ast_sink_data[8] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[8]
ast_sink_data[9] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[9]
ast_sink_data[10] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[10]
ast_sink_data[11] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[11]
ast_sink_data[12] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[12]
ast_sink_data[13] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[13]
ast_sink_data[14] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[14]
ast_sink_data[15] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[15]
ast_sink_data[16] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[16]
ast_sink_data[17] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[17]
ast_sink_data[18] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[18]
ast_sink_data[19] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[19]
ast_sink_data[20] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[20]
ast_sink_data[21] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[21]
ast_sink_data[22] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[22]
ast_sink_data[23] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[23]
ast_sink_valid => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_hpfir:source.at_source_ready
ast_source_eop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_eop
ast_source_sop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_sop
ast_source_channel[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_channel[0]
ast_sink_eop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_eop
ast_sink_sop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_sop
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[1]


|top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_state~1.DATAIN
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_state~3.DATAIN
data[0] <= at_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= at_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= at_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= at_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= at_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= at_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= at_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= at_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
data[8] <= at_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
data[9] <= at_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
data[10] <= at_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
data[11] <= at_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
data[12] <= at_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
data[13] <= at_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
data[14] <= at_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
data[15] <= at_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
data[16] <= at_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
data[17] <= at_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
data[18] <= at_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
data[19] <= at_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
data[20] <= at_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
data[21] <= at_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
data[22] <= at_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
data[23] <= at_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
data_valid[0] <= at_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => at_sink_ready.DATAIN
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_sink_ready <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => at_sink_error_int.OUTPUTSELECT
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => data_valid[0].DATAIN
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => data[0].DATAIN
at_sink_data[1] => data[1].DATAIN
at_sink_data[2] => data[2].DATAIN
at_sink_data[3] => data[3].DATAIN
at_sink_data[4] => data[4].DATAIN
at_sink_data[5] => data[5].DATAIN
at_sink_data[6] => data[6].DATAIN
at_sink_data[7] => data[7].DATAIN
at_sink_data[8] => data[8].DATAIN
at_sink_data[9] => data[9].DATAIN
at_sink_data[10] => data[10].DATAIN
at_sink_data[11] => data[11].DATAIN
at_sink_data[12] => data[12].DATAIN
at_sink_data[13] => data[13].DATAIN
at_sink_data[14] => data[14].DATAIN
at_sink_data[15] => data[15].DATAIN
at_sink_data[16] => data[16].DATAIN
at_sink_data[17] => data[17].DATAIN
at_sink_data[18] => data[18].DATAIN
at_sink_data[19] => data[19].DATAIN
at_sink_data[20] => data[20].DATAIN
at_sink_data[21] => data[21].DATAIN
at_sink_data[22] => data[22].DATAIN
at_sink_data[23] => data[23].DATAIN
at_sink_sop => ~NO_FANOUT~
at_sink_eop => ~NO_FANOUT~
at_sink_error[0] => at_sink_error_int.DATAB
at_sink_error[1] => ~NO_FANOUT~


|top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => at_source_error_s[0].CLK
clk => at_source_error_s[1].CLK
clk => data_valid.CLK
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
clk => data_out[16].CLK
clk => data_out[17].CLK
clk => data_out[18].CLK
clk => data_out[19].CLK
clk => data_out[20].CLK
clk => data_out[21].CLK
clk => data_out[22].CLK
clk => data_out[23].CLK
reset_n => at_source_eop_s.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_error_s[0].ACLR
reset_n => at_source_error_s[1].ACLR
reset_n => data_valid.ACLR
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[14].ACLR
reset_n => data_out[15].ACLR
reset_n => data_out[16].ACLR
reset_n => data_out[17].ACLR
reset_n => data_out[18].ACLR
reset_n => data_out[19].ACLR
reset_n => data_out[20].ACLR
reset_n => data_out[21].ACLR
reset_n => data_out[22].ACLR
reset_n => data_out[23].ACLR
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => data_valid.DATAIN
source_stall <= <GND>
packet_error[0] => at_source_error_s[0].DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => ~NO_FANOUT~
at_source_valid <= data_valid.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[21] <= data_out[21].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[22] <= data_out[22].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[23] <= data_out[23].DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl
clk => ~NO_FANOUT~
reset_n => reset_design.DATAIN
sink_packet_error[0] => source_packet_error[0].DATAIN
sink_packet_error[1] => source_packet_error[1].DATAIN
source_stall => stall.DATAIN
source_stall => sink_ready_ctrl.DATAIN
valid => source_valid_ctrl.DATAIN
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= source_stall.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= sink_packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= sink_packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= valid.DB_MAX_OUTPUT_PORT_TYPE
stall <= source_stall.DB_MAX_OUTPUT_PORT_TYPE


|top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore
xIn_v[0] => Mux0.IN9
xIn_v[0] => Mux1.IN9
xIn_v[0] => dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14.xin[0]
xIn_c[0] => ~NO_FANOUT~
xIn_c[1] => ~NO_FANOUT~
xIn_c[2] => ~NO_FANOUT~
xIn_c[3] => ~NO_FANOUT~
xIn_c[4] => ~NO_FANOUT~
xIn_c[5] => ~NO_FANOUT~
xIn_c[6] => ~NO_FANOUT~
xIn_c[7] => ~NO_FANOUT~
xIn_0[0] => dspba_delay:d_xIn_0_14.xin[0]
xIn_0[1] => dspba_delay:d_xIn_0_14.xin[1]
xIn_0[2] => dspba_delay:d_xIn_0_14.xin[2]
xIn_0[3] => dspba_delay:d_xIn_0_14.xin[3]
xIn_0[4] => dspba_delay:d_xIn_0_14.xin[4]
xIn_0[5] => dspba_delay:d_xIn_0_14.xin[5]
xIn_0[6] => dspba_delay:d_xIn_0_14.xin[6]
xIn_0[7] => dspba_delay:d_xIn_0_14.xin[7]
xIn_0[8] => dspba_delay:d_xIn_0_14.xin[8]
xIn_0[9] => dspba_delay:d_xIn_0_14.xin[9]
xIn_0[10] => dspba_delay:d_xIn_0_14.xin[10]
xIn_0[11] => dspba_delay:d_xIn_0_14.xin[11]
xIn_0[12] => dspba_delay:d_xIn_0_14.xin[12]
xIn_0[13] => dspba_delay:d_xIn_0_14.xin[13]
xIn_0[14] => dspba_delay:d_xIn_0_14.xin[14]
xIn_0[15] => dspba_delay:d_xIn_0_14.xin[15]
xIn_0[16] => dspba_delay:d_xIn_0_14.xin[16]
xIn_0[17] => dspba_delay:d_xIn_0_14.xin[17]
xIn_0[18] => dspba_delay:d_xIn_0_14.xin[18]
xIn_0[19] => dspba_delay:d_xIn_0_14.xin[19]
xIn_0[20] => dspba_delay:d_xIn_0_14.xin[20]
xIn_0[21] => dspba_delay:d_xIn_0_14.xin[21]
xIn_0[22] => dspba_delay:d_xIn_0_14.xin[22]
xIn_0[23] => dspba_delay:d_xIn_0_14.xin[23]
xOut_v[0] <= u0_m0_wo0_oseq_gated_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_c[0] <= <GND>
xOut_c[1] <= <GND>
xOut_c[2] <= <GND>
xOut_c[3] <= <GND>
xOut_c[4] <= <GND>
xOut_c[5] <= <GND>
xOut_c[6] <= <GND>
xOut_c[7] <= <GND>
xOut_0[0] <= u0_m0_wo0_accum_o[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[1] <= u0_m0_wo0_accum_o[1].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[2] <= u0_m0_wo0_accum_o[2].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[3] <= u0_m0_wo0_accum_o[3].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[4] <= u0_m0_wo0_accum_o[4].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[5] <= u0_m0_wo0_accum_o[5].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[6] <= u0_m0_wo0_accum_o[6].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[7] <= u0_m0_wo0_accum_o[7].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[8] <= u0_m0_wo0_accum_o[8].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[9] <= u0_m0_wo0_accum_o[9].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[10] <= u0_m0_wo0_accum_o[10].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[11] <= u0_m0_wo0_accum_o[11].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[12] <= u0_m0_wo0_accum_o[12].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[13] <= u0_m0_wo0_accum_o[13].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[14] <= u0_m0_wo0_accum_o[14].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[15] <= u0_m0_wo0_accum_o[15].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[16] <= u0_m0_wo0_accum_o[16].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[17] <= u0_m0_wo0_accum_o[17].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[18] <= u0_m0_wo0_accum_o[18].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[19] <= u0_m0_wo0_accum_o[19].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[20] <= u0_m0_wo0_accum_o[20].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[21] <= u0_m0_wo0_accum_o[21].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[22] <= u0_m0_wo0_accum_o[22].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[23] <= u0_m0_wo0_accum_o[23].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[24] <= u0_m0_wo0_accum_o[24].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[25] <= u0_m0_wo0_accum_o[25].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[26] <= u0_m0_wo0_accum_o[26].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[27] <= u0_m0_wo0_accum_o[27].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[28] <= u0_m0_wo0_accum_o[28].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[29] <= u0_m0_wo0_accum_o[29].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[30] <= u0_m0_wo0_accum_o[30].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[31] <= u0_m0_wo0_accum_o[31].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[32] <= u0_m0_wo0_accum_o[32].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[33] <= u0_m0_wo0_accum_o[33].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[34] <= u0_m0_wo0_accum_o[34].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[35] <= u0_m0_wo0_accum_o[35].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[36] <= u0_m0_wo0_accum_o[36].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[37] <= u0_m0_wo0_accum_o[37].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[38] <= u0_m0_wo0_accum_o[38].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[39] <= u0_m0_wo0_accum_o[39].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[40] <= u0_m0_wo0_accum_o[40].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[41] <= u0_m0_wo0_accum_o[41].DB_MAX_OUTPUT_PORT_TYPE
clk => dspba_delay:u0_m0_wo0_memread.clk
clk => u0_m0_wo0_oseq_gated_reg_q[0].CLK
clk => u0_m0_wo0_oseq_eq.CLK
clk => u0_m0_wo0_oseq_q[0].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[0].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[1].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[2].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[3].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[4].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[5].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[6].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[7].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[8].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[9].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[10].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[11].CLK
clk => u0_m0_wo0_accum_o[0].CLK
clk => u0_m0_wo0_accum_o[1].CLK
clk => u0_m0_wo0_accum_o[2].CLK
clk => u0_m0_wo0_accum_o[3].CLK
clk => u0_m0_wo0_accum_o[4].CLK
clk => u0_m0_wo0_accum_o[5].CLK
clk => u0_m0_wo0_accum_o[6].CLK
clk => u0_m0_wo0_accum_o[7].CLK
clk => u0_m0_wo0_accum_o[8].CLK
clk => u0_m0_wo0_accum_o[9].CLK
clk => u0_m0_wo0_accum_o[10].CLK
clk => u0_m0_wo0_accum_o[11].CLK
clk => u0_m0_wo0_accum_o[12].CLK
clk => u0_m0_wo0_accum_o[13].CLK
clk => u0_m0_wo0_accum_o[14].CLK
clk => u0_m0_wo0_accum_o[15].CLK
clk => u0_m0_wo0_accum_o[16].CLK
clk => u0_m0_wo0_accum_o[17].CLK
clk => u0_m0_wo0_accum_o[18].CLK
clk => u0_m0_wo0_accum_o[19].CLK
clk => u0_m0_wo0_accum_o[20].CLK
clk => u0_m0_wo0_accum_o[21].CLK
clk => u0_m0_wo0_accum_o[22].CLK
clk => u0_m0_wo0_accum_o[23].CLK
clk => u0_m0_wo0_accum_o[24].CLK
clk => u0_m0_wo0_accum_o[25].CLK
clk => u0_m0_wo0_accum_o[26].CLK
clk => u0_m0_wo0_accum_o[27].CLK
clk => u0_m0_wo0_accum_o[28].CLK
clk => u0_m0_wo0_accum_o[29].CLK
clk => u0_m0_wo0_accum_o[30].CLK
clk => u0_m0_wo0_accum_o[31].CLK
clk => u0_m0_wo0_accum_o[32].CLK
clk => u0_m0_wo0_accum_o[33].CLK
clk => u0_m0_wo0_accum_o[34].CLK
clk => u0_m0_wo0_accum_o[35].CLK
clk => u0_m0_wo0_accum_o[36].CLK
clk => u0_m0_wo0_accum_o[37].CLK
clk => u0_m0_wo0_accum_o[38].CLK
clk => u0_m0_wo0_accum_o[39].CLK
clk => u0_m0_wo0_accum_o[40].CLK
clk => u0_m0_wo0_accum_o[41].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[0].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[1].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[2].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[3].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[4].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[5].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[6].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[7].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[8].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[9].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[10].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[11].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[12].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[13].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[14].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[15].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[16].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[17].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[18].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[19].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[20].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[21].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[22].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[23].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[24].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[25].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[26].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[27].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[28].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[29].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[30].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[31].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[0].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[1].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[4].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[7].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[8].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[9].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[11].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[12].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[13].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[14].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[0].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[1].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[4].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[5].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[7].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[9].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[13].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[14].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[16].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[17].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[18].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[19].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[21].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[22].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[24].CLK
clk => u0_m0_wo0_wi0_ra0_add_0_0_o[0].CLK
clk => u0_m0_wo0_wi0_ra0_add_0_0_o[1].CLK
clk => u0_m0_wo0_wi0_ra0_add_0_0_o[2].CLK
clk => u0_m0_wo0_wi0_ra0_add_0_0_o[3].CLK
clk => u0_m0_wo0_wi0_ra0_add_0_0_o[4].CLK
clk => u0_m0_wo0_wi0_ra0_add_0_0_o[5].CLK
clk => u0_m0_wo0_wi0_ra0_add_0_0_o[6].CLK
clk => u0_m0_wo0_wi0_ra0_add_0_0_o[7].CLK
clk => u0_m0_wo0_wi0_ra0_add_0_0_o[8].CLK
clk => u0_m0_wo0_wi0_ra0_add_0_0_o[9].CLK
clk => u0_m0_wo0_wi0_ra0_count0_sc[0].CLK
clk => u0_m0_wo0_wi0_ra0_count0_sc[1].CLK
clk => u0_m0_wo0_wi0_ra0_count0_sc[2].CLK
clk => u0_m0_wo0_wi0_ra0_count0_sc[3].CLK
clk => u0_m0_wo0_wi0_ra0_count0_sc[4].CLK
clk => u0_m0_wo0_wi0_ra0_count0_sc[5].CLK
clk => u0_m0_wo0_wi0_ra0_count0_sc[6].CLK
clk => u0_m0_wo0_wi0_ra0_count0_sc[7].CLK
clk => u0_m0_wo0_wi0_ra0_count0_sc[8].CLK
clk => u0_m0_wo0_wi0_ra0_count0_sc[9].CLK
clk => u0_m0_wo0_wi0_ra0_count0_sc[10].CLK
clk => u0_m0_wo0_wi0_ra0_count0_i[3].CLK
clk => u0_m0_wo0_wi0_ra0_count0_i[4].CLK
clk => u0_m0_wo0_wi0_ra0_count0_i[5].CLK
clk => u0_m0_wo0_wi0_ra0_count0_i[6].CLK
clk => u0_m0_wo0_wi0_ra0_count0_i[7].CLK
clk => u0_m0_wo0_wi0_ra0_count0_i[8].CLK
clk => u0_m0_wo0_wi0_ra0_count0_i[9].CLK
clk => u0_m0_wo0_wi0_ra0_count1_i[0].CLK
clk => u0_m0_wo0_wi0_ra0_count1_i[1].CLK
clk => u0_m0_wo0_wi0_ra0_count1_i[2].CLK
clk => u0_m0_wo0_wi0_ra0_count1_i[3].CLK
clk => u0_m0_wo0_wi0_ra0_count1_i[4].CLK
clk => u0_m0_wo0_wi0_ra0_count1_i[5].CLK
clk => u0_m0_wo0_wi0_ra0_count1_i[6].CLK
clk => u0_m0_wo0_wi0_ra0_count1_i[7].CLK
clk => u0_m0_wo0_wi0_ra0_count1_i[8].CLK
clk => u0_m0_wo0_wi0_ra0_count1_i[9].CLK
clk => u0_m0_wo0_wi0_wa0_i[0].CLK
clk => u0_m0_wo0_wi0_wa0_i[1].CLK
clk => u0_m0_wo0_wi0_wa0_i[2].CLK
clk => u0_m0_wo0_wi0_wa0_i[3].CLK
clk => u0_m0_wo0_wi0_wa0_i[4].CLK
clk => u0_m0_wo0_wi0_wa0_i[5].CLK
clk => u0_m0_wo0_wi0_wa0_i[6].CLK
clk => u0_m0_wo0_wi0_wa0_i[7].CLK
clk => u0_m0_wo0_wi0_wa0_i[8].CLK
clk => u0_m0_wo0_wi0_wa0_i[9].CLK
clk => u0_m0_wo0_ca0_eq.CLK
clk => u0_m0_wo0_ca0_i[0].CLK
clk => u0_m0_wo0_ca0_i[1].CLK
clk => u0_m0_wo0_ca0_i[2].CLK
clk => u0_m0_wo0_ca0_i[3].CLK
clk => u0_m0_wo0_ca0_i[4].CLK
clk => u0_m0_wo0_ca0_i[5].CLK
clk => u0_m0_wo0_ca0_i[6].CLK
clk => u0_m0_wo0_ca0_i[7].CLK
clk => u0_m0_wo0_ca0_i[8].CLK
clk => u0_m0_wo0_ca0_i[9].CLK
clk => u0_m0_wo0_aseq_eq.CLK
clk => u0_m0_wo0_aseq_q[0].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11].CLK
clk => u0_m0_wo0_run_count[0].CLK
clk => u0_m0_wo0_run_count[1].CLK
clk => u0_m0_wo0_run_enable_q[0].CLK
clk => u0_m0_wo0_run_q[0].CLK
clk => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0].CLK
clk => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1].CLK
clk => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2].CLK
clk => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3].CLK
clk => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4].CLK
clk => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5].CLK
clk => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6].CLK
clk => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7].CLK
clk => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[8].CLK
clk => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[9].CLK
clk => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10].CLK
clk => dspba_delay:u0_m0_wo0_compute.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_16.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_17.clk
clk => altsyncram:u0_m0_wo0_cm0_lutmem_dmem.clock0
clk => dspba_delay:d_xIn_0_14.clk
clk => dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14.clk
clk => dspba_delay:d_u0_m0_wo0_memread_q_13.clk
clk => altsyncram:u0_m0_wo0_wi0_delayr0_dmem.clock0
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component.CLOCK
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component.CLOCK
areset => dspba_delay:u0_m0_wo0_memread.aclr
areset => u0_m0_wo0_oseq_gated_reg_q[0].ACLR
areset => u0_m0_wo0_oseq_eq.ACLR
areset => u0_m0_wo0_oseq_q[0].ACLR
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[0].ACLR
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[1].ACLR
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[2].ACLR
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[3].PRESET
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[4].ACLR
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[5].PRESET
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[6].PRESET
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[7].PRESET
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[8].PRESET
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[9].PRESET
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[10].ACLR
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[11].ACLR
areset => u0_m0_wo0_accum_o[0].ACLR
areset => u0_m0_wo0_accum_o[1].ACLR
areset => u0_m0_wo0_accum_o[2].ACLR
areset => u0_m0_wo0_accum_o[3].ACLR
areset => u0_m0_wo0_accum_o[4].ACLR
areset => u0_m0_wo0_accum_o[5].ACLR
areset => u0_m0_wo0_accum_o[6].ACLR
areset => u0_m0_wo0_accum_o[7].ACLR
areset => u0_m0_wo0_accum_o[8].ACLR
areset => u0_m0_wo0_accum_o[9].ACLR
areset => u0_m0_wo0_accum_o[10].ACLR
areset => u0_m0_wo0_accum_o[11].ACLR
areset => u0_m0_wo0_accum_o[12].ACLR
areset => u0_m0_wo0_accum_o[13].ACLR
areset => u0_m0_wo0_accum_o[14].ACLR
areset => u0_m0_wo0_accum_o[15].ACLR
areset => u0_m0_wo0_accum_o[16].ACLR
areset => u0_m0_wo0_accum_o[17].ACLR
areset => u0_m0_wo0_accum_o[18].ACLR
areset => u0_m0_wo0_accum_o[19].ACLR
areset => u0_m0_wo0_accum_o[20].ACLR
areset => u0_m0_wo0_accum_o[21].ACLR
areset => u0_m0_wo0_accum_o[22].ACLR
areset => u0_m0_wo0_accum_o[23].ACLR
areset => u0_m0_wo0_accum_o[24].ACLR
areset => u0_m0_wo0_accum_o[25].ACLR
areset => u0_m0_wo0_accum_o[26].ACLR
areset => u0_m0_wo0_accum_o[27].ACLR
areset => u0_m0_wo0_accum_o[28].ACLR
areset => u0_m0_wo0_accum_o[29].ACLR
areset => u0_m0_wo0_accum_o[30].ACLR
areset => u0_m0_wo0_accum_o[31].ACLR
areset => u0_m0_wo0_accum_o[32].ACLR
areset => u0_m0_wo0_accum_o[33].ACLR
areset => u0_m0_wo0_accum_o[34].ACLR
areset => u0_m0_wo0_accum_o[35].ACLR
areset => u0_m0_wo0_accum_o[36].ACLR
areset => u0_m0_wo0_accum_o[37].ACLR
areset => u0_m0_wo0_accum_o[38].ACLR
areset => u0_m0_wo0_accum_o[39].ACLR
areset => u0_m0_wo0_accum_o[40].ACLR
areset => u0_m0_wo0_accum_o[41].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[0].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[1].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[2].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[3].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[4].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[5].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[6].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[7].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[8].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[9].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[10].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[11].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[12].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[13].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[14].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[15].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[16].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[17].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[18].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[19].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[20].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[21].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[22].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[23].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[24].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[25].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[26].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[27].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[28].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[29].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[30].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[31].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[0].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[1].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[4].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[7].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[8].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[9].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[11].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[12].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[13].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[14].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[0].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[1].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[4].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[5].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[7].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[9].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[13].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[14].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[16].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[17].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[18].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[19].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[21].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[22].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[24].ACLR
areset => u0_m0_wo0_wi0_ra0_add_0_0_o[0].ACLR
areset => u0_m0_wo0_wi0_ra0_add_0_0_o[1].ACLR
areset => u0_m0_wo0_wi0_ra0_add_0_0_o[2].ACLR
areset => u0_m0_wo0_wi0_ra0_add_0_0_o[3].ACLR
areset => u0_m0_wo0_wi0_ra0_add_0_0_o[4].ACLR
areset => u0_m0_wo0_wi0_ra0_add_0_0_o[5].ACLR
areset => u0_m0_wo0_wi0_ra0_add_0_0_o[6].ACLR
areset => u0_m0_wo0_wi0_ra0_add_0_0_o[7].ACLR
areset => u0_m0_wo0_wi0_ra0_add_0_0_o[8].ACLR
areset => u0_m0_wo0_wi0_ra0_add_0_0_o[9].ACLR
areset => u0_m0_wo0_wi0_ra0_count0_sc[0].PRESET
areset => u0_m0_wo0_wi0_ra0_count0_sc[1].PRESET
areset => u0_m0_wo0_wi0_ra0_count0_sc[2].PRESET
areset => u0_m0_wo0_wi0_ra0_count0_sc[3].ACLR
areset => u0_m0_wo0_wi0_ra0_count0_sc[4].ACLR
areset => u0_m0_wo0_wi0_ra0_count0_sc[5].PRESET
areset => u0_m0_wo0_wi0_ra0_count0_sc[6].PRESET
areset => u0_m0_wo0_wi0_ra0_count0_sc[7].PRESET
areset => u0_m0_wo0_wi0_ra0_count0_sc[8].PRESET
areset => u0_m0_wo0_wi0_ra0_count0_sc[9].PRESET
areset => u0_m0_wo0_wi0_ra0_count0_sc[10].ACLR
areset => u0_m0_wo0_wi0_ra0_count0_i[3].PRESET
areset => u0_m0_wo0_wi0_ra0_count0_i[4].ACLR
areset => u0_m0_wo0_wi0_ra0_count0_i[5].PRESET
areset => u0_m0_wo0_wi0_ra0_count0_i[6].PRESET
areset => u0_m0_wo0_wi0_ra0_count0_i[7].PRESET
areset => u0_m0_wo0_wi0_ra0_count0_i[8].PRESET
areset => u0_m0_wo0_wi0_ra0_count0_i[9].PRESET
areset => u0_m0_wo0_wi0_ra0_count1_i[0].ACLR
areset => u0_m0_wo0_wi0_ra0_count1_i[1].ACLR
areset => u0_m0_wo0_wi0_ra0_count1_i[2].ACLR
areset => u0_m0_wo0_wi0_ra0_count1_i[3].ACLR
areset => u0_m0_wo0_wi0_ra0_count1_i[4].ACLR
areset => u0_m0_wo0_wi0_ra0_count1_i[5].ACLR
areset => u0_m0_wo0_wi0_ra0_count1_i[6].ACLR
areset => u0_m0_wo0_wi0_ra0_count1_i[7].ACLR
areset => u0_m0_wo0_wi0_ra0_count1_i[8].ACLR
areset => u0_m0_wo0_wi0_ra0_count1_i[9].ACLR
areset => u0_m0_wo0_wi0_wa0_i[0].PRESET
areset => u0_m0_wo0_wi0_wa0_i[1].ACLR
areset => u0_m0_wo0_wi0_wa0_i[2].ACLR
areset => u0_m0_wo0_wi0_wa0_i[3].ACLR
areset => u0_m0_wo0_wi0_wa0_i[4].PRESET
areset => u0_m0_wo0_wi0_wa0_i[5].ACLR
areset => u0_m0_wo0_wi0_wa0_i[6].PRESET
areset => u0_m0_wo0_wi0_wa0_i[7].PRESET
areset => u0_m0_wo0_wi0_wa0_i[8].PRESET
areset => u0_m0_wo0_wi0_wa0_i[9].PRESET
areset => u0_m0_wo0_ca0_eq.ACLR
areset => u0_m0_wo0_ca0_i[0].ACLR
areset => u0_m0_wo0_ca0_i[1].ACLR
areset => u0_m0_wo0_ca0_i[2].ACLR
areset => u0_m0_wo0_ca0_i[3].ACLR
areset => u0_m0_wo0_ca0_i[4].ACLR
areset => u0_m0_wo0_ca0_i[5].ACLR
areset => u0_m0_wo0_ca0_i[6].ACLR
areset => u0_m0_wo0_ca0_i[7].ACLR
areset => u0_m0_wo0_ca0_i[8].ACLR
areset => u0_m0_wo0_ca0_i[9].ACLR
areset => u0_m0_wo0_aseq_eq.ACLR
areset => u0_m0_wo0_aseq_q[0].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11].ACLR
areset => u0_m0_wo0_run_count[0].ACLR
areset => u0_m0_wo0_run_count[1].ACLR
areset => u0_m0_wo0_run_enable_q[0].ACLR
areset => u0_m0_wo0_run_q[0].ACLR
areset => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0].PRESET
areset => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1].PRESET
areset => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2].PRESET
areset => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3].ACLR
areset => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4].ACLR
areset => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5].PRESET
areset => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6].PRESET
areset => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7].PRESET
areset => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[8].PRESET
areset => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[9].PRESET
areset => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10].ACLR
areset => dspba_delay:u0_m0_wo0_compute.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_16.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_17.aclr
areset => altsyncram:u0_m0_wo0_cm0_lutmem_dmem.aclr0
areset => dspba_delay:d_xIn_0_14.aclr
areset => dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14.aclr
areset => dspba_delay:d_u0_m0_wo0_memread_q_13.aclr
areset => altsyncram:u0_m0_wo0_wi0_delayr0_dmem.aclr0
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component.ACLR
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component.ACLR


|top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_17
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_q8s3:auto_generated.data_a[0]
data_a[1] => altsyncram_q8s3:auto_generated.data_a[1]
data_a[2] => altsyncram_q8s3:auto_generated.data_a[2]
data_a[3] => altsyncram_q8s3:auto_generated.data_a[3]
data_a[4] => altsyncram_q8s3:auto_generated.data_a[4]
data_a[5] => altsyncram_q8s3:auto_generated.data_a[5]
data_a[6] => altsyncram_q8s3:auto_generated.data_a[6]
data_a[7] => altsyncram_q8s3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_q8s3:auto_generated.address_a[0]
address_a[1] => altsyncram_q8s3:auto_generated.address_a[1]
address_a[2] => altsyncram_q8s3:auto_generated.address_a[2]
address_a[3] => altsyncram_q8s3:auto_generated.address_a[3]
address_a[4] => altsyncram_q8s3:auto_generated.address_a[4]
address_a[5] => altsyncram_q8s3:auto_generated.address_a[5]
address_a[6] => altsyncram_q8s3:auto_generated.address_a[6]
address_a[7] => altsyncram_q8s3:auto_generated.address_a[7]
address_a[8] => altsyncram_q8s3:auto_generated.address_a[8]
address_a[9] => altsyncram_q8s3:auto_generated.address_a[9]
address_b[0] => altsyncram_q8s3:auto_generated.address_b[0]
address_b[1] => altsyncram_q8s3:auto_generated.address_b[1]
address_b[2] => altsyncram_q8s3:auto_generated.address_b[2]
address_b[3] => altsyncram_q8s3:auto_generated.address_b[3]
address_b[4] => altsyncram_q8s3:auto_generated.address_b[4]
address_b[5] => altsyncram_q8s3:auto_generated.address_b[5]
address_b[6] => altsyncram_q8s3:auto_generated.address_b[6]
address_b[7] => altsyncram_q8s3:auto_generated.address_b[7]
address_b[8] => altsyncram_q8s3:auto_generated.address_b[8]
address_b[9] => altsyncram_q8s3:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_q8s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_q8s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_q8s3:auto_generated.q_b[0]
q_b[1] <= altsyncram_q8s3:auto_generated.q_b[1]
q_b[2] <= altsyncram_q8s3:auto_generated.q_b[2]
q_b[3] <= altsyncram_q8s3:auto_generated.q_b[3]
q_b[4] <= altsyncram_q8s3:auto_generated.q_b[4]
q_b[5] <= altsyncram_q8s3:auto_generated.q_b[5]
q_b[6] <= altsyncram_q8s3:auto_generated.q_b[6]
q_b[7] <= altsyncram_q8s3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT


|top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
clk => delay_signals[1][23].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[2][8].CLK
clk => delay_signals[2][9].CLK
clk => delay_signals[2][10].CLK
clk => delay_signals[2][11].CLK
clk => delay_signals[2][12].CLK
clk => delay_signals[2][13].CLK
clk => delay_signals[2][14].CLK
clk => delay_signals[2][15].CLK
clk => delay_signals[2][16].CLK
clk => delay_signals[2][17].CLK
clk => delay_signals[2][18].CLK
clk => delay_signals[2][19].CLK
clk => delay_signals[2][20].CLK
clk => delay_signals[2][21].CLK
clk => delay_signals[2][22].CLK
clk => delay_signals[2][23].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[3][1].CLK
clk => delay_signals[3][2].CLK
clk => delay_signals[3][3].CLK
clk => delay_signals[3][4].CLK
clk => delay_signals[3][5].CLK
clk => delay_signals[3][6].CLK
clk => delay_signals[3][7].CLK
clk => delay_signals[3][8].CLK
clk => delay_signals[3][9].CLK
clk => delay_signals[3][10].CLK
clk => delay_signals[3][11].CLK
clk => delay_signals[3][12].CLK
clk => delay_signals[3][13].CLK
clk => delay_signals[3][14].CLK
clk => delay_signals[3][15].CLK
clk => delay_signals[3][16].CLK
clk => delay_signals[3][17].CLK
clk => delay_signals[3][18].CLK
clk => delay_signals[3][19].CLK
clk => delay_signals[3][20].CLK
clk => delay_signals[3][21].CLK
clk => delay_signals[3][22].CLK
clk => delay_signals[3][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
aclr => delay_signals[1][23].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[2][8].ACLR
aclr => delay_signals[2][9].ACLR
aclr => delay_signals[2][10].ACLR
aclr => delay_signals[2][11].ACLR
aclr => delay_signals[2][12].ACLR
aclr => delay_signals[2][13].ACLR
aclr => delay_signals[2][14].ACLR
aclr => delay_signals[2][15].ACLR
aclr => delay_signals[2][16].ACLR
aclr => delay_signals[2][17].ACLR
aclr => delay_signals[2][18].ACLR
aclr => delay_signals[2][19].ACLR
aclr => delay_signals[2][20].ACLR
aclr => delay_signals[2][21].ACLR
aclr => delay_signals[2][22].ACLR
aclr => delay_signals[2][23].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[3][1].ACLR
aclr => delay_signals[3][2].ACLR
aclr => delay_signals[3][3].ACLR
aclr => delay_signals[3][4].ACLR
aclr => delay_signals[3][5].ACLR
aclr => delay_signals[3][6].ACLR
aclr => delay_signals[3][7].ACLR
aclr => delay_signals[3][8].ACLR
aclr => delay_signals[3][9].ACLR
aclr => delay_signals[3][10].ACLR
aclr => delay_signals[3][11].ACLR
aclr => delay_signals[3][12].ACLR
aclr => delay_signals[3][13].ACLR
aclr => delay_signals[3][14].ACLR
aclr => delay_signals[3][15].ACLR
aclr => delay_signals[3][16].ACLR
aclr => delay_signals[3][17].ACLR
aclr => delay_signals[3][18].ACLR
aclr => delay_signals[3][19].ACLR
aclr => delay_signals[3][20].ACLR
aclr => delay_signals[3][21].ACLR
aclr => delay_signals[3][22].ACLR
aclr => delay_signals[3][23].ACLR
ena => delay_signals[3][23].ENA
ena => delay_signals[3][22].ENA
ena => delay_signals[3][21].ENA
ena => delay_signals[3][20].ENA
ena => delay_signals[3][19].ENA
ena => delay_signals[3][18].ENA
ena => delay_signals[3][17].ENA
ena => delay_signals[3][16].ENA
ena => delay_signals[3][15].ENA
ena => delay_signals[3][14].ENA
ena => delay_signals[3][13].ENA
ena => delay_signals[3][12].ENA
ena => delay_signals[3][11].ENA
ena => delay_signals[3][10].ENA
ena => delay_signals[3][9].ENA
ena => delay_signals[3][8].ENA
ena => delay_signals[3][7].ENA
ena => delay_signals[3][6].ENA
ena => delay_signals[3][5].ENA
ena => delay_signals[3][4].ENA
ena => delay_signals[3][3].ENA
ena => delay_signals[3][2].ENA
ena => delay_signals[3][1].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][23].ENA
ena => delay_signals[2][22].ENA
ena => delay_signals[2][21].ENA
ena => delay_signals[2][20].ENA
ena => delay_signals[2][19].ENA
ena => delay_signals[2][18].ENA
ena => delay_signals[2][17].ENA
ena => delay_signals[2][16].ENA
ena => delay_signals[2][15].ENA
ena => delay_signals[2][14].ENA
ena => delay_signals[2][13].ENA
ena => delay_signals[2][12].ENA
ena => delay_signals[2][11].ENA
ena => delay_signals[2][10].ENA
ena => delay_signals[2][9].ENA
ena => delay_signals[2][8].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][23].ENA
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xin[1] => delay_signals[3][1].DATAIN
xin[2] => delay_signals[3][2].DATAIN
xin[3] => delay_signals[3][3].DATAIN
xin[4] => delay_signals[3][4].DATAIN
xin[5] => delay_signals[3][5].DATAIN
xin[6] => delay_signals[3][6].DATAIN
xin[7] => delay_signals[3][7].DATAIN
xin[8] => delay_signals[3][8].DATAIN
xin[9] => delay_signals[3][9].DATAIN
xin[10] => delay_signals[3][10].DATAIN
xin[11] => delay_signals[3][11].DATAIN
xin[12] => delay_signals[3][12].DATAIN
xin[13] => delay_signals[3][13].DATAIN
xin[14] => delay_signals[3][14].DATAIN
xin[15] => delay_signals[3][15].DATAIN
xin[16] => delay_signals[3][16].DATAIN
xin[17] => delay_signals[3][17].DATAIN
xin[18] => delay_signals[3][18].DATAIN
xin[19] => delay_signals[3][19].DATAIN
xin[20] => delay_signals[3][20].DATAIN
xin[21] => delay_signals[3][21].DATAIN
xin[22] => delay_signals[3][22].DATAIN
xin[23] => delay_signals[3][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem
wren_a => altsyncram_7do3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_7do3:auto_generated.data_a[0]
data_a[1] => altsyncram_7do3:auto_generated.data_a[1]
data_a[2] => altsyncram_7do3:auto_generated.data_a[2]
data_a[3] => altsyncram_7do3:auto_generated.data_a[3]
data_a[4] => altsyncram_7do3:auto_generated.data_a[4]
data_a[5] => altsyncram_7do3:auto_generated.data_a[5]
data_a[6] => altsyncram_7do3:auto_generated.data_a[6]
data_a[7] => altsyncram_7do3:auto_generated.data_a[7]
data_a[8] => altsyncram_7do3:auto_generated.data_a[8]
data_a[9] => altsyncram_7do3:auto_generated.data_a[9]
data_a[10] => altsyncram_7do3:auto_generated.data_a[10]
data_a[11] => altsyncram_7do3:auto_generated.data_a[11]
data_a[12] => altsyncram_7do3:auto_generated.data_a[12]
data_a[13] => altsyncram_7do3:auto_generated.data_a[13]
data_a[14] => altsyncram_7do3:auto_generated.data_a[14]
data_a[15] => altsyncram_7do3:auto_generated.data_a[15]
data_a[16] => altsyncram_7do3:auto_generated.data_a[16]
data_a[17] => altsyncram_7do3:auto_generated.data_a[17]
data_a[18] => altsyncram_7do3:auto_generated.data_a[18]
data_a[19] => altsyncram_7do3:auto_generated.data_a[19]
data_a[20] => altsyncram_7do3:auto_generated.data_a[20]
data_a[21] => altsyncram_7do3:auto_generated.data_a[21]
data_a[22] => altsyncram_7do3:auto_generated.data_a[22]
data_a[23] => altsyncram_7do3:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
address_a[0] => altsyncram_7do3:auto_generated.address_a[0]
address_a[1] => altsyncram_7do3:auto_generated.address_a[1]
address_a[2] => altsyncram_7do3:auto_generated.address_a[2]
address_a[3] => altsyncram_7do3:auto_generated.address_a[3]
address_a[4] => altsyncram_7do3:auto_generated.address_a[4]
address_a[5] => altsyncram_7do3:auto_generated.address_a[5]
address_a[6] => altsyncram_7do3:auto_generated.address_a[6]
address_a[7] => altsyncram_7do3:auto_generated.address_a[7]
address_a[8] => altsyncram_7do3:auto_generated.address_a[8]
address_a[9] => altsyncram_7do3:auto_generated.address_a[9]
address_b[0] => altsyncram_7do3:auto_generated.address_b[0]
address_b[1] => altsyncram_7do3:auto_generated.address_b[1]
address_b[2] => altsyncram_7do3:auto_generated.address_b[2]
address_b[3] => altsyncram_7do3:auto_generated.address_b[3]
address_b[4] => altsyncram_7do3:auto_generated.address_b[4]
address_b[5] => altsyncram_7do3:auto_generated.address_b[5]
address_b[6] => altsyncram_7do3:auto_generated.address_b[6]
address_b[7] => altsyncram_7do3:auto_generated.address_b[7]
address_b[8] => altsyncram_7do3:auto_generated.address_b[8]
address_b[9] => altsyncram_7do3:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7do3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_7do3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_b[0] <= altsyncram_7do3:auto_generated.q_b[0]
q_b[1] <= altsyncram_7do3:auto_generated.q_b[1]
q_b[2] <= altsyncram_7do3:auto_generated.q_b[2]
q_b[3] <= altsyncram_7do3:auto_generated.q_b[3]
q_b[4] <= altsyncram_7do3:auto_generated.q_b[4]
q_b[5] <= altsyncram_7do3:auto_generated.q_b[5]
q_b[6] <= altsyncram_7do3:auto_generated.q_b[6]
q_b[7] <= altsyncram_7do3:auto_generated.q_b[7]
q_b[8] <= altsyncram_7do3:auto_generated.q_b[8]
q_b[9] <= altsyncram_7do3:auto_generated.q_b[9]
q_b[10] <= altsyncram_7do3:auto_generated.q_b[10]
q_b[11] <= altsyncram_7do3:auto_generated.q_b[11]
q_b[12] <= altsyncram_7do3:auto_generated.q_b[12]
q_b[13] <= altsyncram_7do3:auto_generated.q_b[13]
q_b[14] <= altsyncram_7do3:auto_generated.q_b[14]
q_b[15] <= altsyncram_7do3:auto_generated.q_b[15]
q_b[16] <= altsyncram_7do3:auto_generated.q_b[16]
q_b[17] <= altsyncram_7do3:auto_generated.q_b[17]
q_b[18] <= altsyncram_7do3:auto_generated.q_b[18]
q_b[19] <= altsyncram_7do3:auto_generated.q_b[19]
q_b[20] <= altsyncram_7do3:auto_generated.q_b[20]
q_b[21] <= altsyncram_7do3:auto_generated.q_b[21]
q_b[22] <= altsyncram_7do3:auto_generated.q_b[22]
q_b[23] <= altsyncram_7do3:auto_generated.q_b[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_7do3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component
dataa[0] => mult_hbu:auto_generated.dataa[0]
dataa[1] => mult_hbu:auto_generated.dataa[1]
dataa[2] => mult_hbu:auto_generated.dataa[2]
dataa[3] => mult_hbu:auto_generated.dataa[3]
dataa[4] => mult_hbu:auto_generated.dataa[4]
dataa[5] => mult_hbu:auto_generated.dataa[5]
dataa[6] => mult_hbu:auto_generated.dataa[6]
dataa[7] => mult_hbu:auto_generated.dataa[7]
dataa[8] => mult_hbu:auto_generated.dataa[8]
dataa[9] => mult_hbu:auto_generated.dataa[9]
dataa[10] => mult_hbu:auto_generated.dataa[10]
dataa[11] => mult_hbu:auto_generated.dataa[11]
dataa[12] => mult_hbu:auto_generated.dataa[12]
dataa[13] => mult_hbu:auto_generated.dataa[13]
dataa[14] => mult_hbu:auto_generated.dataa[14]
dataa[15] => mult_hbu:auto_generated.dataa[15]
dataa[16] => mult_hbu:auto_generated.dataa[16]
dataa[17] => mult_hbu:auto_generated.dataa[17]
datab[0] => mult_hbu:auto_generated.datab[0]
datab[1] => mult_hbu:auto_generated.datab[1]
datab[2] => mult_hbu:auto_generated.datab[2]
datab[3] => mult_hbu:auto_generated.datab[3]
datab[4] => mult_hbu:auto_generated.datab[4]
datab[5] => mult_hbu:auto_generated.datab[5]
datab[6] => mult_hbu:auto_generated.datab[6]
datab[7] => mult_hbu:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => mult_hbu:auto_generated.aclr
clock => mult_hbu:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_hbu:auto_generated.result[0]
result[1] <= mult_hbu:auto_generated.result[1]
result[2] <= mult_hbu:auto_generated.result[2]
result[3] <= mult_hbu:auto_generated.result[3]
result[4] <= mult_hbu:auto_generated.result[4]
result[5] <= mult_hbu:auto_generated.result[5]
result[6] <= mult_hbu:auto_generated.result[6]
result[7] <= mult_hbu:auto_generated.result[7]
result[8] <= mult_hbu:auto_generated.result[8]
result[9] <= mult_hbu:auto_generated.result[9]
result[10] <= mult_hbu:auto_generated.result[10]
result[11] <= mult_hbu:auto_generated.result[11]
result[12] <= mult_hbu:auto_generated.result[12]
result[13] <= mult_hbu:auto_generated.result[13]
result[14] <= mult_hbu:auto_generated.result[14]
result[15] <= mult_hbu:auto_generated.result[15]
result[16] <= mult_hbu:auto_generated.result[16]
result[17] <= mult_hbu:auto_generated.result[17]
result[18] <= mult_hbu:auto_generated.result[18]
result[19] <= mult_hbu:auto_generated.result[19]
result[20] <= mult_hbu:auto_generated.result[20]
result[21] <= mult_hbu:auto_generated.result[21]
result[22] <= mult_hbu:auto_generated.result[22]
result[23] <= mult_hbu:auto_generated.result[23]
result[24] <= mult_hbu:auto_generated.result[24]
result[25] <= mult_hbu:auto_generated.result[25]


|top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25


|top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component
dataa[0] => mult_t9u:auto_generated.dataa[0]
dataa[1] => mult_t9u:auto_generated.dataa[1]
dataa[2] => mult_t9u:auto_generated.dataa[2]
dataa[3] => mult_t9u:auto_generated.dataa[3]
dataa[4] => mult_t9u:auto_generated.dataa[4]
dataa[5] => mult_t9u:auto_generated.dataa[5]
dataa[6] => mult_t9u:auto_generated.dataa[6]
datab[0] => mult_t9u:auto_generated.datab[0]
datab[1] => mult_t9u:auto_generated.datab[1]
datab[2] => mult_t9u:auto_generated.datab[2]
datab[3] => mult_t9u:auto_generated.datab[3]
datab[4] => mult_t9u:auto_generated.datab[4]
datab[5] => mult_t9u:auto_generated.datab[5]
datab[6] => mult_t9u:auto_generated.datab[6]
datab[7] => mult_t9u:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => mult_t9u:auto_generated.aclr
clock => mult_t9u:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_t9u:auto_generated.result[0]
result[1] <= mult_t9u:auto_generated.result[1]
result[2] <= mult_t9u:auto_generated.result[2]
result[3] <= mult_t9u:auto_generated.result[3]
result[4] <= mult_t9u:auto_generated.result[4]
result[5] <= mult_t9u:auto_generated.result[5]
result[6] <= mult_t9u:auto_generated.result[6]
result[7] <= mult_t9u:auto_generated.result[7]
result[8] <= mult_t9u:auto_generated.result[8]
result[9] <= mult_t9u:auto_generated.result[9]
result[10] <= mult_t9u:auto_generated.result[10]
result[11] <= mult_t9u:auto_generated.result[11]
result[12] <= mult_t9u:auto_generated.result[12]
result[13] <= mult_t9u:auto_generated.result[13]
result[14] <= mult_t9u:auto_generated.result[14]


|top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14


|top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_roundsat_hpfir:\gen_outp_blk:0:outp_blk
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
enable => valid.DATAIN
datain[0] => ~NO_FANOUT~
datain[1] => ~NO_FANOUT~
datain[2] => ~NO_FANOUT~
datain[3] => ~NO_FANOUT~
datain[4] => ~NO_FANOUT~
datain[5] => ~NO_FANOUT~
datain[6] => ~NO_FANOUT~
datain[7] => ~NO_FANOUT~
datain[8] => ~NO_FANOUT~
datain[9] => ~NO_FANOUT~
datain[10] => ~NO_FANOUT~
datain[11] => ~NO_FANOUT~
datain[12] => ~NO_FANOUT~
datain[13] => ~NO_FANOUT~
datain[14] => ~NO_FANOUT~
datain[15] => ~NO_FANOUT~
datain[16] => ~NO_FANOUT~
datain[17] => ~NO_FANOUT~
datain[18] => dataout[0].DATAIN
datain[19] => dataout[1].DATAIN
datain[20] => dataout[2].DATAIN
datain[21] => dataout[3].DATAIN
datain[22] => dataout[4].DATAIN
datain[23] => dataout[5].DATAIN
datain[24] => dataout[6].DATAIN
datain[25] => dataout[7].DATAIN
datain[26] => dataout[8].DATAIN
datain[27] => dataout[9].DATAIN
datain[28] => dataout[10].DATAIN
datain[29] => dataout[11].DATAIN
datain[30] => dataout[12].DATAIN
datain[31] => dataout[13].DATAIN
datain[32] => dataout[14].DATAIN
datain[33] => dataout[15].DATAIN
datain[34] => dataout[16].DATAIN
datain[35] => dataout[17].DATAIN
datain[36] => dataout[18].DATAIN
datain[37] => dataout[19].DATAIN
datain[38] => dataout[20].DATAIN
datain[39] => dataout[21].DATAIN
datain[40] => dataout[22].DATAIN
datain[41] => dataout[23].DATAIN
valid <= enable.DB_MAX_OUTPUT_PORT_TYPE
dataout[0] <= datain[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= datain[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= datain[20].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= datain[21].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= datain[22].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= datain[23].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= datain[24].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= datain[25].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= datain[26].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= datain[27].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= datain[28].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= datain[29].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= datain[30].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= datain[31].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= datain[32].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= datain[33].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= datain[34].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= datain[35].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= datain[36].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= datain[37].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= datain[38].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= datain[39].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= datain[40].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= datain[41].DB_MAX_OUTPUT_PORT_TYPE


|top|LP1000:fir_l_ports
clk => LP1000_0002:lp1000_inst.clk
reset_n => LP1000_0002:lp1000_inst.reset_n
ast_sink_data[0] => LP1000_0002:lp1000_inst.ast_sink_data[0]
ast_sink_data[1] => LP1000_0002:lp1000_inst.ast_sink_data[1]
ast_sink_data[2] => LP1000_0002:lp1000_inst.ast_sink_data[2]
ast_sink_data[3] => LP1000_0002:lp1000_inst.ast_sink_data[3]
ast_sink_data[4] => LP1000_0002:lp1000_inst.ast_sink_data[4]
ast_sink_data[5] => LP1000_0002:lp1000_inst.ast_sink_data[5]
ast_sink_data[6] => LP1000_0002:lp1000_inst.ast_sink_data[6]
ast_sink_data[7] => LP1000_0002:lp1000_inst.ast_sink_data[7]
ast_sink_data[8] => LP1000_0002:lp1000_inst.ast_sink_data[8]
ast_sink_data[9] => LP1000_0002:lp1000_inst.ast_sink_data[9]
ast_sink_data[10] => LP1000_0002:lp1000_inst.ast_sink_data[10]
ast_sink_data[11] => LP1000_0002:lp1000_inst.ast_sink_data[11]
ast_sink_data[12] => LP1000_0002:lp1000_inst.ast_sink_data[12]
ast_sink_data[13] => LP1000_0002:lp1000_inst.ast_sink_data[13]
ast_sink_data[14] => LP1000_0002:lp1000_inst.ast_sink_data[14]
ast_sink_data[15] => LP1000_0002:lp1000_inst.ast_sink_data[15]
ast_sink_data[16] => LP1000_0002:lp1000_inst.ast_sink_data[16]
ast_sink_data[17] => LP1000_0002:lp1000_inst.ast_sink_data[17]
ast_sink_data[18] => LP1000_0002:lp1000_inst.ast_sink_data[18]
ast_sink_data[19] => LP1000_0002:lp1000_inst.ast_sink_data[19]
ast_sink_data[20] => LP1000_0002:lp1000_inst.ast_sink_data[20]
ast_sink_data[21] => LP1000_0002:lp1000_inst.ast_sink_data[21]
ast_sink_data[22] => LP1000_0002:lp1000_inst.ast_sink_data[22]
ast_sink_data[23] => LP1000_0002:lp1000_inst.ast_sink_data[23]
ast_sink_valid => LP1000_0002:lp1000_inst.ast_sink_valid
ast_sink_error[0] => LP1000_0002:lp1000_inst.ast_sink_error[0]
ast_sink_error[1] => LP1000_0002:lp1000_inst.ast_sink_error[1]
ast_source_data[0] <= LP1000_0002:lp1000_inst.ast_source_data[0]
ast_source_data[1] <= LP1000_0002:lp1000_inst.ast_source_data[1]
ast_source_data[2] <= LP1000_0002:lp1000_inst.ast_source_data[2]
ast_source_data[3] <= LP1000_0002:lp1000_inst.ast_source_data[3]
ast_source_data[4] <= LP1000_0002:lp1000_inst.ast_source_data[4]
ast_source_data[5] <= LP1000_0002:lp1000_inst.ast_source_data[5]
ast_source_data[6] <= LP1000_0002:lp1000_inst.ast_source_data[6]
ast_source_data[7] <= LP1000_0002:lp1000_inst.ast_source_data[7]
ast_source_data[8] <= LP1000_0002:lp1000_inst.ast_source_data[8]
ast_source_data[9] <= LP1000_0002:lp1000_inst.ast_source_data[9]
ast_source_data[10] <= LP1000_0002:lp1000_inst.ast_source_data[10]
ast_source_data[11] <= LP1000_0002:lp1000_inst.ast_source_data[11]
ast_source_data[12] <= LP1000_0002:lp1000_inst.ast_source_data[12]
ast_source_data[13] <= LP1000_0002:lp1000_inst.ast_source_data[13]
ast_source_data[14] <= LP1000_0002:lp1000_inst.ast_source_data[14]
ast_source_data[15] <= LP1000_0002:lp1000_inst.ast_source_data[15]
ast_source_data[16] <= LP1000_0002:lp1000_inst.ast_source_data[16]
ast_source_data[17] <= LP1000_0002:lp1000_inst.ast_source_data[17]
ast_source_data[18] <= LP1000_0002:lp1000_inst.ast_source_data[18]
ast_source_data[19] <= LP1000_0002:lp1000_inst.ast_source_data[19]
ast_source_data[20] <= LP1000_0002:lp1000_inst.ast_source_data[20]
ast_source_data[21] <= LP1000_0002:lp1000_inst.ast_source_data[21]
ast_source_data[22] <= LP1000_0002:lp1000_inst.ast_source_data[22]
ast_source_data[23] <= LP1000_0002:lp1000_inst.ast_source_data[23]
ast_source_valid <= LP1000_0002:lp1000_inst.ast_source_valid
ast_source_error[0] <= LP1000_0002:lp1000_inst.ast_source_error[0]
ast_source_error[1] <= LP1000_0002:lp1000_inst.ast_source_error[1]


|top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst
clk => LP1000_0002_ast:LP1000_0002_ast_inst.clk
reset_n => LP1000_0002_ast:LP1000_0002_ast_inst.reset_n
ast_sink_data[0] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[0]
ast_sink_data[1] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[1]
ast_sink_data[2] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[2]
ast_sink_data[3] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[3]
ast_sink_data[4] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[4]
ast_sink_data[5] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[5]
ast_sink_data[6] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[6]
ast_sink_data[7] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[7]
ast_sink_data[8] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[8]
ast_sink_data[9] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[9]
ast_sink_data[10] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[10]
ast_sink_data[11] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[11]
ast_sink_data[12] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[12]
ast_sink_data[13] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[13]
ast_sink_data[14] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[14]
ast_sink_data[15] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[15]
ast_sink_data[16] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[16]
ast_sink_data[17] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[17]
ast_sink_data[18] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[18]
ast_sink_data[19] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[19]
ast_sink_data[20] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[20]
ast_sink_data[21] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[21]
ast_sink_data[22] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[22]
ast_sink_data[23] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[23]
ast_sink_valid => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_valid
ast_sink_error[0] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_error[0]
ast_sink_error[1] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_error[1]
ast_source_data[0] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[0]
ast_source_data[1] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[1]
ast_source_data[2] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[2]
ast_source_data[3] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[3]
ast_source_data[4] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[4]
ast_source_data[5] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[5]
ast_source_data[6] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[6]
ast_source_data[7] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[7]
ast_source_data[8] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[8]
ast_source_data[9] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[9]
ast_source_data[10] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[10]
ast_source_data[11] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[11]
ast_source_data[12] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[12]
ast_source_data[13] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[13]
ast_source_data[14] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[14]
ast_source_data[15] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[15]
ast_source_data[16] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[16]
ast_source_data[17] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[17]
ast_source_data[18] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[18]
ast_source_data[19] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[19]
ast_source_data[20] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[20]
ast_source_data[21] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[21]
ast_source_data[22] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[22]
ast_source_data[23] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[23]
ast_source_valid <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_valid
ast_source_error[0] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_error[0]
ast_source_error[1] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_error[1]


|top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst
clk => auk_dspip_avalon_streaming_sink_hpfir:sink.clk
clk => auk_dspip_avalon_streaming_source_hpfir:source.clk
clk => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.clk
clk => LP1000_0002_rtl:hpfircore.clk
clk => auk_dspip_roundsat_hpfir:gen_outp_blk:0:outp_blk.clk
reset_n => auk_dspip_avalon_streaming_sink_hpfir:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_hpfir:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.reset_n
reset_n => auk_dspip_roundsat_hpfir:gen_outp_blk:0:outp_blk.reset_n
ast_sink_ready <= auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[11]
ast_source_data[12] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[12]
ast_source_data[13] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[13]
ast_source_data[14] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[14]
ast_source_data[15] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[15]
ast_source_data[16] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[16]
ast_source_data[17] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[17]
ast_source_data[18] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[18]
ast_source_data[19] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[19]
ast_source_data[20] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[20]
ast_source_data[21] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[21]
ast_source_data[22] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[22]
ast_source_data[23] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[23]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[7]
ast_sink_data[8] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[8]
ast_sink_data[9] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[9]
ast_sink_data[10] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[10]
ast_sink_data[11] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[11]
ast_sink_data[12] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[12]
ast_sink_data[13] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[13]
ast_sink_data[14] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[14]
ast_sink_data[15] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[15]
ast_sink_data[16] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[16]
ast_sink_data[17] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[17]
ast_sink_data[18] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[18]
ast_sink_data[19] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[19]
ast_sink_data[20] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[20]
ast_sink_data[21] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[21]
ast_sink_data[22] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[22]
ast_sink_data[23] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[23]
ast_sink_valid => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_hpfir:source.at_source_ready
ast_source_eop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_eop
ast_source_sop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_sop
ast_source_channel[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_channel[0]
ast_sink_eop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_eop
ast_sink_sop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_sop
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[1]


|top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_state~1.DATAIN
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_state~3.DATAIN
data[0] <= at_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= at_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= at_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= at_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= at_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= at_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= at_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= at_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
data[8] <= at_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
data[9] <= at_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
data[10] <= at_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
data[11] <= at_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
data[12] <= at_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
data[13] <= at_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
data[14] <= at_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
data[15] <= at_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
data[16] <= at_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
data[17] <= at_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
data[18] <= at_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
data[19] <= at_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
data[20] <= at_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
data[21] <= at_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
data[22] <= at_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
data[23] <= at_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
data_valid[0] <= at_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => at_sink_ready.DATAIN
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_sink_ready <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => at_sink_error_int.OUTPUTSELECT
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => data_valid[0].DATAIN
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => data[0].DATAIN
at_sink_data[1] => data[1].DATAIN
at_sink_data[2] => data[2].DATAIN
at_sink_data[3] => data[3].DATAIN
at_sink_data[4] => data[4].DATAIN
at_sink_data[5] => data[5].DATAIN
at_sink_data[6] => data[6].DATAIN
at_sink_data[7] => data[7].DATAIN
at_sink_data[8] => data[8].DATAIN
at_sink_data[9] => data[9].DATAIN
at_sink_data[10] => data[10].DATAIN
at_sink_data[11] => data[11].DATAIN
at_sink_data[12] => data[12].DATAIN
at_sink_data[13] => data[13].DATAIN
at_sink_data[14] => data[14].DATAIN
at_sink_data[15] => data[15].DATAIN
at_sink_data[16] => data[16].DATAIN
at_sink_data[17] => data[17].DATAIN
at_sink_data[18] => data[18].DATAIN
at_sink_data[19] => data[19].DATAIN
at_sink_data[20] => data[20].DATAIN
at_sink_data[21] => data[21].DATAIN
at_sink_data[22] => data[22].DATAIN
at_sink_data[23] => data[23].DATAIN
at_sink_sop => ~NO_FANOUT~
at_sink_eop => ~NO_FANOUT~
at_sink_error[0] => at_sink_error_int.DATAB
at_sink_error[1] => ~NO_FANOUT~


|top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => at_source_error_s[0].CLK
clk => at_source_error_s[1].CLK
clk => data_valid.CLK
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
clk => data_out[16].CLK
clk => data_out[17].CLK
clk => data_out[18].CLK
clk => data_out[19].CLK
clk => data_out[20].CLK
clk => data_out[21].CLK
clk => data_out[22].CLK
clk => data_out[23].CLK
reset_n => at_source_eop_s.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_error_s[0].ACLR
reset_n => at_source_error_s[1].ACLR
reset_n => data_valid.ACLR
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[14].ACLR
reset_n => data_out[15].ACLR
reset_n => data_out[16].ACLR
reset_n => data_out[17].ACLR
reset_n => data_out[18].ACLR
reset_n => data_out[19].ACLR
reset_n => data_out[20].ACLR
reset_n => data_out[21].ACLR
reset_n => data_out[22].ACLR
reset_n => data_out[23].ACLR
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => data_valid.DATAIN
source_stall <= <GND>
packet_error[0] => at_source_error_s[0].DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => ~NO_FANOUT~
at_source_valid <= data_valid.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[21] <= data_out[21].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[22] <= data_out[22].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[23] <= data_out[23].DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl
clk => ~NO_FANOUT~
reset_n => reset_design.DATAIN
sink_packet_error[0] => source_packet_error[0].DATAIN
sink_packet_error[1] => source_packet_error[1].DATAIN
source_stall => stall.DATAIN
source_stall => sink_ready_ctrl.DATAIN
valid => source_valid_ctrl.DATAIN
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= source_stall.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= sink_packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= sink_packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= valid.DB_MAX_OUTPUT_PORT_TYPE
stall <= source_stall.DB_MAX_OUTPUT_PORT_TYPE


|top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore
xIn_v[0] => Mux0.IN9
xIn_v[0] => Mux1.IN9
xIn_v[0] => dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14.xin[0]
xIn_c[0] => ~NO_FANOUT~
xIn_c[1] => ~NO_FANOUT~
xIn_c[2] => ~NO_FANOUT~
xIn_c[3] => ~NO_FANOUT~
xIn_c[4] => ~NO_FANOUT~
xIn_c[5] => ~NO_FANOUT~
xIn_c[6] => ~NO_FANOUT~
xIn_c[7] => ~NO_FANOUT~
xIn_0[0] => dspba_delay:d_xIn_0_14.xin[0]
xIn_0[1] => dspba_delay:d_xIn_0_14.xin[1]
xIn_0[2] => dspba_delay:d_xIn_0_14.xin[2]
xIn_0[3] => dspba_delay:d_xIn_0_14.xin[3]
xIn_0[4] => dspba_delay:d_xIn_0_14.xin[4]
xIn_0[5] => dspba_delay:d_xIn_0_14.xin[5]
xIn_0[6] => dspba_delay:d_xIn_0_14.xin[6]
xIn_0[7] => dspba_delay:d_xIn_0_14.xin[7]
xIn_0[8] => dspba_delay:d_xIn_0_14.xin[8]
xIn_0[9] => dspba_delay:d_xIn_0_14.xin[9]
xIn_0[10] => dspba_delay:d_xIn_0_14.xin[10]
xIn_0[11] => dspba_delay:d_xIn_0_14.xin[11]
xIn_0[12] => dspba_delay:d_xIn_0_14.xin[12]
xIn_0[13] => dspba_delay:d_xIn_0_14.xin[13]
xIn_0[14] => dspba_delay:d_xIn_0_14.xin[14]
xIn_0[15] => dspba_delay:d_xIn_0_14.xin[15]
xIn_0[16] => dspba_delay:d_xIn_0_14.xin[16]
xIn_0[17] => dspba_delay:d_xIn_0_14.xin[17]
xIn_0[18] => dspba_delay:d_xIn_0_14.xin[18]
xIn_0[19] => dspba_delay:d_xIn_0_14.xin[19]
xIn_0[20] => dspba_delay:d_xIn_0_14.xin[20]
xIn_0[21] => dspba_delay:d_xIn_0_14.xin[21]
xIn_0[22] => dspba_delay:d_xIn_0_14.xin[22]
xIn_0[23] => dspba_delay:d_xIn_0_14.xin[23]
xOut_v[0] <= u0_m0_wo0_oseq_gated_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_c[0] <= <GND>
xOut_c[1] <= <GND>
xOut_c[2] <= <GND>
xOut_c[3] <= <GND>
xOut_c[4] <= <GND>
xOut_c[5] <= <GND>
xOut_c[6] <= <GND>
xOut_c[7] <= <GND>
xOut_0[0] <= u0_m0_wo0_accum_o[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[1] <= u0_m0_wo0_accum_o[1].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[2] <= u0_m0_wo0_accum_o[2].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[3] <= u0_m0_wo0_accum_o[3].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[4] <= u0_m0_wo0_accum_o[4].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[5] <= u0_m0_wo0_accum_o[5].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[6] <= u0_m0_wo0_accum_o[6].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[7] <= u0_m0_wo0_accum_o[7].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[8] <= u0_m0_wo0_accum_o[8].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[9] <= u0_m0_wo0_accum_o[9].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[10] <= u0_m0_wo0_accum_o[10].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[11] <= u0_m0_wo0_accum_o[11].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[12] <= u0_m0_wo0_accum_o[12].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[13] <= u0_m0_wo0_accum_o[13].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[14] <= u0_m0_wo0_accum_o[14].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[15] <= u0_m0_wo0_accum_o[15].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[16] <= u0_m0_wo0_accum_o[16].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[17] <= u0_m0_wo0_accum_o[17].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[18] <= u0_m0_wo0_accum_o[18].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[19] <= u0_m0_wo0_accum_o[19].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[20] <= u0_m0_wo0_accum_o[20].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[21] <= u0_m0_wo0_accum_o[21].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[22] <= u0_m0_wo0_accum_o[22].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[23] <= u0_m0_wo0_accum_o[23].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[24] <= u0_m0_wo0_accum_o[24].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[25] <= u0_m0_wo0_accum_o[25].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[26] <= u0_m0_wo0_accum_o[26].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[27] <= u0_m0_wo0_accum_o[27].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[28] <= u0_m0_wo0_accum_o[28].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[29] <= u0_m0_wo0_accum_o[29].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[30] <= u0_m0_wo0_accum_o[30].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[31] <= u0_m0_wo0_accum_o[31].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[32] <= u0_m0_wo0_accum_o[32].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[33] <= u0_m0_wo0_accum_o[33].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[34] <= u0_m0_wo0_accum_o[34].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[35] <= u0_m0_wo0_accum_o[35].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[36] <= u0_m0_wo0_accum_o[36].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[37] <= u0_m0_wo0_accum_o[37].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[38] <= u0_m0_wo0_accum_o[38].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[39] <= u0_m0_wo0_accum_o[39].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[40] <= u0_m0_wo0_accum_o[40].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[41] <= u0_m0_wo0_accum_o[41].DB_MAX_OUTPUT_PORT_TYPE
clk => dspba_delay:u0_m0_wo0_memread.clk
clk => u0_m0_wo0_oseq_gated_reg_q[0].CLK
clk => u0_m0_wo0_oseq_eq.CLK
clk => u0_m0_wo0_oseq_q[0].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[0].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[1].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[2].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[3].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[4].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[5].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[6].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[7].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[8].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[9].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[10].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[11].CLK
clk => u0_m0_wo0_accum_o[0].CLK
clk => u0_m0_wo0_accum_o[1].CLK
clk => u0_m0_wo0_accum_o[2].CLK
clk => u0_m0_wo0_accum_o[3].CLK
clk => u0_m0_wo0_accum_o[4].CLK
clk => u0_m0_wo0_accum_o[5].CLK
clk => u0_m0_wo0_accum_o[6].CLK
clk => u0_m0_wo0_accum_o[7].CLK
clk => u0_m0_wo0_accum_o[8].CLK
clk => u0_m0_wo0_accum_o[9].CLK
clk => u0_m0_wo0_accum_o[10].CLK
clk => u0_m0_wo0_accum_o[11].CLK
clk => u0_m0_wo0_accum_o[12].CLK
clk => u0_m0_wo0_accum_o[13].CLK
clk => u0_m0_wo0_accum_o[14].CLK
clk => u0_m0_wo0_accum_o[15].CLK
clk => u0_m0_wo0_accum_o[16].CLK
clk => u0_m0_wo0_accum_o[17].CLK
clk => u0_m0_wo0_accum_o[18].CLK
clk => u0_m0_wo0_accum_o[19].CLK
clk => u0_m0_wo0_accum_o[20].CLK
clk => u0_m0_wo0_accum_o[21].CLK
clk => u0_m0_wo0_accum_o[22].CLK
clk => u0_m0_wo0_accum_o[23].CLK
clk => u0_m0_wo0_accum_o[24].CLK
clk => u0_m0_wo0_accum_o[25].CLK
clk => u0_m0_wo0_accum_o[26].CLK
clk => u0_m0_wo0_accum_o[27].CLK
clk => u0_m0_wo0_accum_o[28].CLK
clk => u0_m0_wo0_accum_o[29].CLK
clk => u0_m0_wo0_accum_o[30].CLK
clk => u0_m0_wo0_accum_o[31].CLK
clk => u0_m0_wo0_accum_o[32].CLK
clk => u0_m0_wo0_accum_o[33].CLK
clk => u0_m0_wo0_accum_o[34].CLK
clk => u0_m0_wo0_accum_o[35].CLK
clk => u0_m0_wo0_accum_o[36].CLK
clk => u0_m0_wo0_accum_o[37].CLK
clk => u0_m0_wo0_accum_o[38].CLK
clk => u0_m0_wo0_accum_o[39].CLK
clk => u0_m0_wo0_accum_o[40].CLK
clk => u0_m0_wo0_accum_o[41].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[0].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[1].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[2].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[3].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[4].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[5].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[6].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[7].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[8].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[9].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[10].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[11].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[12].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[13].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[14].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[15].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[16].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[17].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[18].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[19].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[20].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[21].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[22].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[23].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[24].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[25].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[26].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[27].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[28].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[29].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[30].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[31].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[0].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[1].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[4].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[7].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[8].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[9].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[11].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[12].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[13].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[14].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[0].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[1].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[4].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[5].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[7].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[9].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[13].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[14].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[16].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[17].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[18].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[19].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[21].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[22].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[24].CLK
clk => u0_m0_wo0_wi0_ra0_add_0_0_o[0].CLK
clk => u0_m0_wo0_wi0_ra0_add_0_0_o[1].CLK
clk => u0_m0_wo0_wi0_ra0_add_0_0_o[2].CLK
clk => u0_m0_wo0_wi0_ra0_add_0_0_o[3].CLK
clk => u0_m0_wo0_wi0_ra0_add_0_0_o[4].CLK
clk => u0_m0_wo0_wi0_ra0_add_0_0_o[5].CLK
clk => u0_m0_wo0_wi0_ra0_add_0_0_o[6].CLK
clk => u0_m0_wo0_wi0_ra0_add_0_0_o[7].CLK
clk => u0_m0_wo0_wi0_ra0_add_0_0_o[8].CLK
clk => u0_m0_wo0_wi0_ra0_add_0_0_o[9].CLK
clk => u0_m0_wo0_wi0_ra0_count0_sc[0].CLK
clk => u0_m0_wo0_wi0_ra0_count0_sc[1].CLK
clk => u0_m0_wo0_wi0_ra0_count0_sc[2].CLK
clk => u0_m0_wo0_wi0_ra0_count0_sc[3].CLK
clk => u0_m0_wo0_wi0_ra0_count0_sc[4].CLK
clk => u0_m0_wo0_wi0_ra0_count0_sc[5].CLK
clk => u0_m0_wo0_wi0_ra0_count0_sc[6].CLK
clk => u0_m0_wo0_wi0_ra0_count0_sc[7].CLK
clk => u0_m0_wo0_wi0_ra0_count0_sc[8].CLK
clk => u0_m0_wo0_wi0_ra0_count0_sc[9].CLK
clk => u0_m0_wo0_wi0_ra0_count0_sc[10].CLK
clk => u0_m0_wo0_wi0_ra0_count0_i[3].CLK
clk => u0_m0_wo0_wi0_ra0_count0_i[4].CLK
clk => u0_m0_wo0_wi0_ra0_count0_i[5].CLK
clk => u0_m0_wo0_wi0_ra0_count0_i[6].CLK
clk => u0_m0_wo0_wi0_ra0_count0_i[7].CLK
clk => u0_m0_wo0_wi0_ra0_count0_i[8].CLK
clk => u0_m0_wo0_wi0_ra0_count0_i[9].CLK
clk => u0_m0_wo0_wi0_ra0_count1_i[0].CLK
clk => u0_m0_wo0_wi0_ra0_count1_i[1].CLK
clk => u0_m0_wo0_wi0_ra0_count1_i[2].CLK
clk => u0_m0_wo0_wi0_ra0_count1_i[3].CLK
clk => u0_m0_wo0_wi0_ra0_count1_i[4].CLK
clk => u0_m0_wo0_wi0_ra0_count1_i[5].CLK
clk => u0_m0_wo0_wi0_ra0_count1_i[6].CLK
clk => u0_m0_wo0_wi0_ra0_count1_i[7].CLK
clk => u0_m0_wo0_wi0_ra0_count1_i[8].CLK
clk => u0_m0_wo0_wi0_ra0_count1_i[9].CLK
clk => u0_m0_wo0_wi0_wa0_i[0].CLK
clk => u0_m0_wo0_wi0_wa0_i[1].CLK
clk => u0_m0_wo0_wi0_wa0_i[2].CLK
clk => u0_m0_wo0_wi0_wa0_i[3].CLK
clk => u0_m0_wo0_wi0_wa0_i[4].CLK
clk => u0_m0_wo0_wi0_wa0_i[5].CLK
clk => u0_m0_wo0_wi0_wa0_i[6].CLK
clk => u0_m0_wo0_wi0_wa0_i[7].CLK
clk => u0_m0_wo0_wi0_wa0_i[8].CLK
clk => u0_m0_wo0_wi0_wa0_i[9].CLK
clk => u0_m0_wo0_ca0_eq.CLK
clk => u0_m0_wo0_ca0_i[0].CLK
clk => u0_m0_wo0_ca0_i[1].CLK
clk => u0_m0_wo0_ca0_i[2].CLK
clk => u0_m0_wo0_ca0_i[3].CLK
clk => u0_m0_wo0_ca0_i[4].CLK
clk => u0_m0_wo0_ca0_i[5].CLK
clk => u0_m0_wo0_ca0_i[6].CLK
clk => u0_m0_wo0_ca0_i[7].CLK
clk => u0_m0_wo0_ca0_i[8].CLK
clk => u0_m0_wo0_ca0_i[9].CLK
clk => u0_m0_wo0_aseq_eq.CLK
clk => u0_m0_wo0_aseq_q[0].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11].CLK
clk => u0_m0_wo0_run_count[0].CLK
clk => u0_m0_wo0_run_count[1].CLK
clk => u0_m0_wo0_run_enable_q[0].CLK
clk => u0_m0_wo0_run_q[0].CLK
clk => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0].CLK
clk => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1].CLK
clk => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2].CLK
clk => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3].CLK
clk => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4].CLK
clk => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5].CLK
clk => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6].CLK
clk => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7].CLK
clk => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[8].CLK
clk => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[9].CLK
clk => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10].CLK
clk => dspba_delay:u0_m0_wo0_compute.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_16.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_17.clk
clk => altsyncram:u0_m0_wo0_cm0_lutmem_dmem.clock0
clk => dspba_delay:d_xIn_0_14.clk
clk => dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14.clk
clk => dspba_delay:d_u0_m0_wo0_memread_q_13.clk
clk => altsyncram:u0_m0_wo0_wi0_delayr0_dmem.clock0
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component.CLOCK
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component.CLOCK
areset => dspba_delay:u0_m0_wo0_memread.aclr
areset => u0_m0_wo0_oseq_gated_reg_q[0].ACLR
areset => u0_m0_wo0_oseq_eq.ACLR
areset => u0_m0_wo0_oseq_q[0].ACLR
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[0].ACLR
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[1].ACLR
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[2].ACLR
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[3].PRESET
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[4].ACLR
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[5].PRESET
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[6].PRESET
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[7].PRESET
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[8].PRESET
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[9].PRESET
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[10].ACLR
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[11].ACLR
areset => u0_m0_wo0_accum_o[0].ACLR
areset => u0_m0_wo0_accum_o[1].ACLR
areset => u0_m0_wo0_accum_o[2].ACLR
areset => u0_m0_wo0_accum_o[3].ACLR
areset => u0_m0_wo0_accum_o[4].ACLR
areset => u0_m0_wo0_accum_o[5].ACLR
areset => u0_m0_wo0_accum_o[6].ACLR
areset => u0_m0_wo0_accum_o[7].ACLR
areset => u0_m0_wo0_accum_o[8].ACLR
areset => u0_m0_wo0_accum_o[9].ACLR
areset => u0_m0_wo0_accum_o[10].ACLR
areset => u0_m0_wo0_accum_o[11].ACLR
areset => u0_m0_wo0_accum_o[12].ACLR
areset => u0_m0_wo0_accum_o[13].ACLR
areset => u0_m0_wo0_accum_o[14].ACLR
areset => u0_m0_wo0_accum_o[15].ACLR
areset => u0_m0_wo0_accum_o[16].ACLR
areset => u0_m0_wo0_accum_o[17].ACLR
areset => u0_m0_wo0_accum_o[18].ACLR
areset => u0_m0_wo0_accum_o[19].ACLR
areset => u0_m0_wo0_accum_o[20].ACLR
areset => u0_m0_wo0_accum_o[21].ACLR
areset => u0_m0_wo0_accum_o[22].ACLR
areset => u0_m0_wo0_accum_o[23].ACLR
areset => u0_m0_wo0_accum_o[24].ACLR
areset => u0_m0_wo0_accum_o[25].ACLR
areset => u0_m0_wo0_accum_o[26].ACLR
areset => u0_m0_wo0_accum_o[27].ACLR
areset => u0_m0_wo0_accum_o[28].ACLR
areset => u0_m0_wo0_accum_o[29].ACLR
areset => u0_m0_wo0_accum_o[30].ACLR
areset => u0_m0_wo0_accum_o[31].ACLR
areset => u0_m0_wo0_accum_o[32].ACLR
areset => u0_m0_wo0_accum_o[33].ACLR
areset => u0_m0_wo0_accum_o[34].ACLR
areset => u0_m0_wo0_accum_o[35].ACLR
areset => u0_m0_wo0_accum_o[36].ACLR
areset => u0_m0_wo0_accum_o[37].ACLR
areset => u0_m0_wo0_accum_o[38].ACLR
areset => u0_m0_wo0_accum_o[39].ACLR
areset => u0_m0_wo0_accum_o[40].ACLR
areset => u0_m0_wo0_accum_o[41].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[0].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[1].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[2].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[3].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[4].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[5].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[6].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[7].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[8].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[9].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[10].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[11].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[12].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[13].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[14].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[15].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[16].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[17].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[18].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[19].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[20].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[21].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[22].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[23].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[24].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[25].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[26].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[27].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[28].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[29].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[30].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[31].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[0].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[1].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[4].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[7].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[8].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[9].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[11].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[12].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[13].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[14].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[0].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[1].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[4].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[5].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[7].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[9].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[13].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[14].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[16].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[17].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[18].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[19].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[21].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[22].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[24].ACLR
areset => u0_m0_wo0_wi0_ra0_add_0_0_o[0].ACLR
areset => u0_m0_wo0_wi0_ra0_add_0_0_o[1].ACLR
areset => u0_m0_wo0_wi0_ra0_add_0_0_o[2].ACLR
areset => u0_m0_wo0_wi0_ra0_add_0_0_o[3].ACLR
areset => u0_m0_wo0_wi0_ra0_add_0_0_o[4].ACLR
areset => u0_m0_wo0_wi0_ra0_add_0_0_o[5].ACLR
areset => u0_m0_wo0_wi0_ra0_add_0_0_o[6].ACLR
areset => u0_m0_wo0_wi0_ra0_add_0_0_o[7].ACLR
areset => u0_m0_wo0_wi0_ra0_add_0_0_o[8].ACLR
areset => u0_m0_wo0_wi0_ra0_add_0_0_o[9].ACLR
areset => u0_m0_wo0_wi0_ra0_count0_sc[0].PRESET
areset => u0_m0_wo0_wi0_ra0_count0_sc[1].PRESET
areset => u0_m0_wo0_wi0_ra0_count0_sc[2].PRESET
areset => u0_m0_wo0_wi0_ra0_count0_sc[3].ACLR
areset => u0_m0_wo0_wi0_ra0_count0_sc[4].ACLR
areset => u0_m0_wo0_wi0_ra0_count0_sc[5].PRESET
areset => u0_m0_wo0_wi0_ra0_count0_sc[6].PRESET
areset => u0_m0_wo0_wi0_ra0_count0_sc[7].PRESET
areset => u0_m0_wo0_wi0_ra0_count0_sc[8].PRESET
areset => u0_m0_wo0_wi0_ra0_count0_sc[9].PRESET
areset => u0_m0_wo0_wi0_ra0_count0_sc[10].ACLR
areset => u0_m0_wo0_wi0_ra0_count0_i[3].PRESET
areset => u0_m0_wo0_wi0_ra0_count0_i[4].ACLR
areset => u0_m0_wo0_wi0_ra0_count0_i[5].PRESET
areset => u0_m0_wo0_wi0_ra0_count0_i[6].PRESET
areset => u0_m0_wo0_wi0_ra0_count0_i[7].PRESET
areset => u0_m0_wo0_wi0_ra0_count0_i[8].PRESET
areset => u0_m0_wo0_wi0_ra0_count0_i[9].PRESET
areset => u0_m0_wo0_wi0_ra0_count1_i[0].ACLR
areset => u0_m0_wo0_wi0_ra0_count1_i[1].ACLR
areset => u0_m0_wo0_wi0_ra0_count1_i[2].ACLR
areset => u0_m0_wo0_wi0_ra0_count1_i[3].ACLR
areset => u0_m0_wo0_wi0_ra0_count1_i[4].ACLR
areset => u0_m0_wo0_wi0_ra0_count1_i[5].ACLR
areset => u0_m0_wo0_wi0_ra0_count1_i[6].ACLR
areset => u0_m0_wo0_wi0_ra0_count1_i[7].ACLR
areset => u0_m0_wo0_wi0_ra0_count1_i[8].ACLR
areset => u0_m0_wo0_wi0_ra0_count1_i[9].ACLR
areset => u0_m0_wo0_wi0_wa0_i[0].PRESET
areset => u0_m0_wo0_wi0_wa0_i[1].ACLR
areset => u0_m0_wo0_wi0_wa0_i[2].ACLR
areset => u0_m0_wo0_wi0_wa0_i[3].ACLR
areset => u0_m0_wo0_wi0_wa0_i[4].PRESET
areset => u0_m0_wo0_wi0_wa0_i[5].ACLR
areset => u0_m0_wo0_wi0_wa0_i[6].PRESET
areset => u0_m0_wo0_wi0_wa0_i[7].PRESET
areset => u0_m0_wo0_wi0_wa0_i[8].PRESET
areset => u0_m0_wo0_wi0_wa0_i[9].PRESET
areset => u0_m0_wo0_ca0_eq.ACLR
areset => u0_m0_wo0_ca0_i[0].ACLR
areset => u0_m0_wo0_ca0_i[1].ACLR
areset => u0_m0_wo0_ca0_i[2].ACLR
areset => u0_m0_wo0_ca0_i[3].ACLR
areset => u0_m0_wo0_ca0_i[4].ACLR
areset => u0_m0_wo0_ca0_i[5].ACLR
areset => u0_m0_wo0_ca0_i[6].ACLR
areset => u0_m0_wo0_ca0_i[7].ACLR
areset => u0_m0_wo0_ca0_i[8].ACLR
areset => u0_m0_wo0_ca0_i[9].ACLR
areset => u0_m0_wo0_aseq_eq.ACLR
areset => u0_m0_wo0_aseq_q[0].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11].ACLR
areset => u0_m0_wo0_run_count[0].ACLR
areset => u0_m0_wo0_run_count[1].ACLR
areset => u0_m0_wo0_run_enable_q[0].ACLR
areset => u0_m0_wo0_run_q[0].ACLR
areset => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0].PRESET
areset => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1].PRESET
areset => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2].PRESET
areset => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3].ACLR
areset => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4].ACLR
areset => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5].PRESET
areset => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6].PRESET
areset => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7].PRESET
areset => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[8].PRESET
areset => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[9].PRESET
areset => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10].ACLR
areset => dspba_delay:u0_m0_wo0_compute.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_16.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_17.aclr
areset => altsyncram:u0_m0_wo0_cm0_lutmem_dmem.aclr0
areset => dspba_delay:d_xIn_0_14.aclr
areset => dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14.aclr
areset => dspba_delay:d_u0_m0_wo0_memread_q_13.aclr
areset => altsyncram:u0_m0_wo0_wi0_delayr0_dmem.aclr0
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component.ACLR
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component.ACLR


|top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_17
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_q8s3:auto_generated.data_a[0]
data_a[1] => altsyncram_q8s3:auto_generated.data_a[1]
data_a[2] => altsyncram_q8s3:auto_generated.data_a[2]
data_a[3] => altsyncram_q8s3:auto_generated.data_a[3]
data_a[4] => altsyncram_q8s3:auto_generated.data_a[4]
data_a[5] => altsyncram_q8s3:auto_generated.data_a[5]
data_a[6] => altsyncram_q8s3:auto_generated.data_a[6]
data_a[7] => altsyncram_q8s3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_q8s3:auto_generated.address_a[0]
address_a[1] => altsyncram_q8s3:auto_generated.address_a[1]
address_a[2] => altsyncram_q8s3:auto_generated.address_a[2]
address_a[3] => altsyncram_q8s3:auto_generated.address_a[3]
address_a[4] => altsyncram_q8s3:auto_generated.address_a[4]
address_a[5] => altsyncram_q8s3:auto_generated.address_a[5]
address_a[6] => altsyncram_q8s3:auto_generated.address_a[6]
address_a[7] => altsyncram_q8s3:auto_generated.address_a[7]
address_a[8] => altsyncram_q8s3:auto_generated.address_a[8]
address_a[9] => altsyncram_q8s3:auto_generated.address_a[9]
address_b[0] => altsyncram_q8s3:auto_generated.address_b[0]
address_b[1] => altsyncram_q8s3:auto_generated.address_b[1]
address_b[2] => altsyncram_q8s3:auto_generated.address_b[2]
address_b[3] => altsyncram_q8s3:auto_generated.address_b[3]
address_b[4] => altsyncram_q8s3:auto_generated.address_b[4]
address_b[5] => altsyncram_q8s3:auto_generated.address_b[5]
address_b[6] => altsyncram_q8s3:auto_generated.address_b[6]
address_b[7] => altsyncram_q8s3:auto_generated.address_b[7]
address_b[8] => altsyncram_q8s3:auto_generated.address_b[8]
address_b[9] => altsyncram_q8s3:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_q8s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_q8s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_q8s3:auto_generated.q_b[0]
q_b[1] <= altsyncram_q8s3:auto_generated.q_b[1]
q_b[2] <= altsyncram_q8s3:auto_generated.q_b[2]
q_b[3] <= altsyncram_q8s3:auto_generated.q_b[3]
q_b[4] <= altsyncram_q8s3:auto_generated.q_b[4]
q_b[5] <= altsyncram_q8s3:auto_generated.q_b[5]
q_b[6] <= altsyncram_q8s3:auto_generated.q_b[6]
q_b[7] <= altsyncram_q8s3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT


|top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
clk => delay_signals[1][23].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[2][8].CLK
clk => delay_signals[2][9].CLK
clk => delay_signals[2][10].CLK
clk => delay_signals[2][11].CLK
clk => delay_signals[2][12].CLK
clk => delay_signals[2][13].CLK
clk => delay_signals[2][14].CLK
clk => delay_signals[2][15].CLK
clk => delay_signals[2][16].CLK
clk => delay_signals[2][17].CLK
clk => delay_signals[2][18].CLK
clk => delay_signals[2][19].CLK
clk => delay_signals[2][20].CLK
clk => delay_signals[2][21].CLK
clk => delay_signals[2][22].CLK
clk => delay_signals[2][23].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[3][1].CLK
clk => delay_signals[3][2].CLK
clk => delay_signals[3][3].CLK
clk => delay_signals[3][4].CLK
clk => delay_signals[3][5].CLK
clk => delay_signals[3][6].CLK
clk => delay_signals[3][7].CLK
clk => delay_signals[3][8].CLK
clk => delay_signals[3][9].CLK
clk => delay_signals[3][10].CLK
clk => delay_signals[3][11].CLK
clk => delay_signals[3][12].CLK
clk => delay_signals[3][13].CLK
clk => delay_signals[3][14].CLK
clk => delay_signals[3][15].CLK
clk => delay_signals[3][16].CLK
clk => delay_signals[3][17].CLK
clk => delay_signals[3][18].CLK
clk => delay_signals[3][19].CLK
clk => delay_signals[3][20].CLK
clk => delay_signals[3][21].CLK
clk => delay_signals[3][22].CLK
clk => delay_signals[3][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
aclr => delay_signals[1][23].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[2][8].ACLR
aclr => delay_signals[2][9].ACLR
aclr => delay_signals[2][10].ACLR
aclr => delay_signals[2][11].ACLR
aclr => delay_signals[2][12].ACLR
aclr => delay_signals[2][13].ACLR
aclr => delay_signals[2][14].ACLR
aclr => delay_signals[2][15].ACLR
aclr => delay_signals[2][16].ACLR
aclr => delay_signals[2][17].ACLR
aclr => delay_signals[2][18].ACLR
aclr => delay_signals[2][19].ACLR
aclr => delay_signals[2][20].ACLR
aclr => delay_signals[2][21].ACLR
aclr => delay_signals[2][22].ACLR
aclr => delay_signals[2][23].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[3][1].ACLR
aclr => delay_signals[3][2].ACLR
aclr => delay_signals[3][3].ACLR
aclr => delay_signals[3][4].ACLR
aclr => delay_signals[3][5].ACLR
aclr => delay_signals[3][6].ACLR
aclr => delay_signals[3][7].ACLR
aclr => delay_signals[3][8].ACLR
aclr => delay_signals[3][9].ACLR
aclr => delay_signals[3][10].ACLR
aclr => delay_signals[3][11].ACLR
aclr => delay_signals[3][12].ACLR
aclr => delay_signals[3][13].ACLR
aclr => delay_signals[3][14].ACLR
aclr => delay_signals[3][15].ACLR
aclr => delay_signals[3][16].ACLR
aclr => delay_signals[3][17].ACLR
aclr => delay_signals[3][18].ACLR
aclr => delay_signals[3][19].ACLR
aclr => delay_signals[3][20].ACLR
aclr => delay_signals[3][21].ACLR
aclr => delay_signals[3][22].ACLR
aclr => delay_signals[3][23].ACLR
ena => delay_signals[3][23].ENA
ena => delay_signals[3][22].ENA
ena => delay_signals[3][21].ENA
ena => delay_signals[3][20].ENA
ena => delay_signals[3][19].ENA
ena => delay_signals[3][18].ENA
ena => delay_signals[3][17].ENA
ena => delay_signals[3][16].ENA
ena => delay_signals[3][15].ENA
ena => delay_signals[3][14].ENA
ena => delay_signals[3][13].ENA
ena => delay_signals[3][12].ENA
ena => delay_signals[3][11].ENA
ena => delay_signals[3][10].ENA
ena => delay_signals[3][9].ENA
ena => delay_signals[3][8].ENA
ena => delay_signals[3][7].ENA
ena => delay_signals[3][6].ENA
ena => delay_signals[3][5].ENA
ena => delay_signals[3][4].ENA
ena => delay_signals[3][3].ENA
ena => delay_signals[3][2].ENA
ena => delay_signals[3][1].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][23].ENA
ena => delay_signals[2][22].ENA
ena => delay_signals[2][21].ENA
ena => delay_signals[2][20].ENA
ena => delay_signals[2][19].ENA
ena => delay_signals[2][18].ENA
ena => delay_signals[2][17].ENA
ena => delay_signals[2][16].ENA
ena => delay_signals[2][15].ENA
ena => delay_signals[2][14].ENA
ena => delay_signals[2][13].ENA
ena => delay_signals[2][12].ENA
ena => delay_signals[2][11].ENA
ena => delay_signals[2][10].ENA
ena => delay_signals[2][9].ENA
ena => delay_signals[2][8].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][23].ENA
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xin[1] => delay_signals[3][1].DATAIN
xin[2] => delay_signals[3][2].DATAIN
xin[3] => delay_signals[3][3].DATAIN
xin[4] => delay_signals[3][4].DATAIN
xin[5] => delay_signals[3][5].DATAIN
xin[6] => delay_signals[3][6].DATAIN
xin[7] => delay_signals[3][7].DATAIN
xin[8] => delay_signals[3][8].DATAIN
xin[9] => delay_signals[3][9].DATAIN
xin[10] => delay_signals[3][10].DATAIN
xin[11] => delay_signals[3][11].DATAIN
xin[12] => delay_signals[3][12].DATAIN
xin[13] => delay_signals[3][13].DATAIN
xin[14] => delay_signals[3][14].DATAIN
xin[15] => delay_signals[3][15].DATAIN
xin[16] => delay_signals[3][16].DATAIN
xin[17] => delay_signals[3][17].DATAIN
xin[18] => delay_signals[3][18].DATAIN
xin[19] => delay_signals[3][19].DATAIN
xin[20] => delay_signals[3][20].DATAIN
xin[21] => delay_signals[3][21].DATAIN
xin[22] => delay_signals[3][22].DATAIN
xin[23] => delay_signals[3][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem
wren_a => altsyncram_7do3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_7do3:auto_generated.data_a[0]
data_a[1] => altsyncram_7do3:auto_generated.data_a[1]
data_a[2] => altsyncram_7do3:auto_generated.data_a[2]
data_a[3] => altsyncram_7do3:auto_generated.data_a[3]
data_a[4] => altsyncram_7do3:auto_generated.data_a[4]
data_a[5] => altsyncram_7do3:auto_generated.data_a[5]
data_a[6] => altsyncram_7do3:auto_generated.data_a[6]
data_a[7] => altsyncram_7do3:auto_generated.data_a[7]
data_a[8] => altsyncram_7do3:auto_generated.data_a[8]
data_a[9] => altsyncram_7do3:auto_generated.data_a[9]
data_a[10] => altsyncram_7do3:auto_generated.data_a[10]
data_a[11] => altsyncram_7do3:auto_generated.data_a[11]
data_a[12] => altsyncram_7do3:auto_generated.data_a[12]
data_a[13] => altsyncram_7do3:auto_generated.data_a[13]
data_a[14] => altsyncram_7do3:auto_generated.data_a[14]
data_a[15] => altsyncram_7do3:auto_generated.data_a[15]
data_a[16] => altsyncram_7do3:auto_generated.data_a[16]
data_a[17] => altsyncram_7do3:auto_generated.data_a[17]
data_a[18] => altsyncram_7do3:auto_generated.data_a[18]
data_a[19] => altsyncram_7do3:auto_generated.data_a[19]
data_a[20] => altsyncram_7do3:auto_generated.data_a[20]
data_a[21] => altsyncram_7do3:auto_generated.data_a[21]
data_a[22] => altsyncram_7do3:auto_generated.data_a[22]
data_a[23] => altsyncram_7do3:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
address_a[0] => altsyncram_7do3:auto_generated.address_a[0]
address_a[1] => altsyncram_7do3:auto_generated.address_a[1]
address_a[2] => altsyncram_7do3:auto_generated.address_a[2]
address_a[3] => altsyncram_7do3:auto_generated.address_a[3]
address_a[4] => altsyncram_7do3:auto_generated.address_a[4]
address_a[5] => altsyncram_7do3:auto_generated.address_a[5]
address_a[6] => altsyncram_7do3:auto_generated.address_a[6]
address_a[7] => altsyncram_7do3:auto_generated.address_a[7]
address_a[8] => altsyncram_7do3:auto_generated.address_a[8]
address_a[9] => altsyncram_7do3:auto_generated.address_a[9]
address_b[0] => altsyncram_7do3:auto_generated.address_b[0]
address_b[1] => altsyncram_7do3:auto_generated.address_b[1]
address_b[2] => altsyncram_7do3:auto_generated.address_b[2]
address_b[3] => altsyncram_7do3:auto_generated.address_b[3]
address_b[4] => altsyncram_7do3:auto_generated.address_b[4]
address_b[5] => altsyncram_7do3:auto_generated.address_b[5]
address_b[6] => altsyncram_7do3:auto_generated.address_b[6]
address_b[7] => altsyncram_7do3:auto_generated.address_b[7]
address_b[8] => altsyncram_7do3:auto_generated.address_b[8]
address_b[9] => altsyncram_7do3:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7do3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_7do3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_b[0] <= altsyncram_7do3:auto_generated.q_b[0]
q_b[1] <= altsyncram_7do3:auto_generated.q_b[1]
q_b[2] <= altsyncram_7do3:auto_generated.q_b[2]
q_b[3] <= altsyncram_7do3:auto_generated.q_b[3]
q_b[4] <= altsyncram_7do3:auto_generated.q_b[4]
q_b[5] <= altsyncram_7do3:auto_generated.q_b[5]
q_b[6] <= altsyncram_7do3:auto_generated.q_b[6]
q_b[7] <= altsyncram_7do3:auto_generated.q_b[7]
q_b[8] <= altsyncram_7do3:auto_generated.q_b[8]
q_b[9] <= altsyncram_7do3:auto_generated.q_b[9]
q_b[10] <= altsyncram_7do3:auto_generated.q_b[10]
q_b[11] <= altsyncram_7do3:auto_generated.q_b[11]
q_b[12] <= altsyncram_7do3:auto_generated.q_b[12]
q_b[13] <= altsyncram_7do3:auto_generated.q_b[13]
q_b[14] <= altsyncram_7do3:auto_generated.q_b[14]
q_b[15] <= altsyncram_7do3:auto_generated.q_b[15]
q_b[16] <= altsyncram_7do3:auto_generated.q_b[16]
q_b[17] <= altsyncram_7do3:auto_generated.q_b[17]
q_b[18] <= altsyncram_7do3:auto_generated.q_b[18]
q_b[19] <= altsyncram_7do3:auto_generated.q_b[19]
q_b[20] <= altsyncram_7do3:auto_generated.q_b[20]
q_b[21] <= altsyncram_7do3:auto_generated.q_b[21]
q_b[22] <= altsyncram_7do3:auto_generated.q_b[22]
q_b[23] <= altsyncram_7do3:auto_generated.q_b[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_7do3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component
dataa[0] => mult_hbu:auto_generated.dataa[0]
dataa[1] => mult_hbu:auto_generated.dataa[1]
dataa[2] => mult_hbu:auto_generated.dataa[2]
dataa[3] => mult_hbu:auto_generated.dataa[3]
dataa[4] => mult_hbu:auto_generated.dataa[4]
dataa[5] => mult_hbu:auto_generated.dataa[5]
dataa[6] => mult_hbu:auto_generated.dataa[6]
dataa[7] => mult_hbu:auto_generated.dataa[7]
dataa[8] => mult_hbu:auto_generated.dataa[8]
dataa[9] => mult_hbu:auto_generated.dataa[9]
dataa[10] => mult_hbu:auto_generated.dataa[10]
dataa[11] => mult_hbu:auto_generated.dataa[11]
dataa[12] => mult_hbu:auto_generated.dataa[12]
dataa[13] => mult_hbu:auto_generated.dataa[13]
dataa[14] => mult_hbu:auto_generated.dataa[14]
dataa[15] => mult_hbu:auto_generated.dataa[15]
dataa[16] => mult_hbu:auto_generated.dataa[16]
dataa[17] => mult_hbu:auto_generated.dataa[17]
datab[0] => mult_hbu:auto_generated.datab[0]
datab[1] => mult_hbu:auto_generated.datab[1]
datab[2] => mult_hbu:auto_generated.datab[2]
datab[3] => mult_hbu:auto_generated.datab[3]
datab[4] => mult_hbu:auto_generated.datab[4]
datab[5] => mult_hbu:auto_generated.datab[5]
datab[6] => mult_hbu:auto_generated.datab[6]
datab[7] => mult_hbu:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => mult_hbu:auto_generated.aclr
clock => mult_hbu:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_hbu:auto_generated.result[0]
result[1] <= mult_hbu:auto_generated.result[1]
result[2] <= mult_hbu:auto_generated.result[2]
result[3] <= mult_hbu:auto_generated.result[3]
result[4] <= mult_hbu:auto_generated.result[4]
result[5] <= mult_hbu:auto_generated.result[5]
result[6] <= mult_hbu:auto_generated.result[6]
result[7] <= mult_hbu:auto_generated.result[7]
result[8] <= mult_hbu:auto_generated.result[8]
result[9] <= mult_hbu:auto_generated.result[9]
result[10] <= mult_hbu:auto_generated.result[10]
result[11] <= mult_hbu:auto_generated.result[11]
result[12] <= mult_hbu:auto_generated.result[12]
result[13] <= mult_hbu:auto_generated.result[13]
result[14] <= mult_hbu:auto_generated.result[14]
result[15] <= mult_hbu:auto_generated.result[15]
result[16] <= mult_hbu:auto_generated.result[16]
result[17] <= mult_hbu:auto_generated.result[17]
result[18] <= mult_hbu:auto_generated.result[18]
result[19] <= mult_hbu:auto_generated.result[19]
result[20] <= mult_hbu:auto_generated.result[20]
result[21] <= mult_hbu:auto_generated.result[21]
result[22] <= mult_hbu:auto_generated.result[22]
result[23] <= mult_hbu:auto_generated.result[23]
result[24] <= mult_hbu:auto_generated.result[24]
result[25] <= mult_hbu:auto_generated.result[25]


|top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25


|top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component
dataa[0] => mult_t9u:auto_generated.dataa[0]
dataa[1] => mult_t9u:auto_generated.dataa[1]
dataa[2] => mult_t9u:auto_generated.dataa[2]
dataa[3] => mult_t9u:auto_generated.dataa[3]
dataa[4] => mult_t9u:auto_generated.dataa[4]
dataa[5] => mult_t9u:auto_generated.dataa[5]
dataa[6] => mult_t9u:auto_generated.dataa[6]
datab[0] => mult_t9u:auto_generated.datab[0]
datab[1] => mult_t9u:auto_generated.datab[1]
datab[2] => mult_t9u:auto_generated.datab[2]
datab[3] => mult_t9u:auto_generated.datab[3]
datab[4] => mult_t9u:auto_generated.datab[4]
datab[5] => mult_t9u:auto_generated.datab[5]
datab[6] => mult_t9u:auto_generated.datab[6]
datab[7] => mult_t9u:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => mult_t9u:auto_generated.aclr
clock => mult_t9u:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_t9u:auto_generated.result[0]
result[1] <= mult_t9u:auto_generated.result[1]
result[2] <= mult_t9u:auto_generated.result[2]
result[3] <= mult_t9u:auto_generated.result[3]
result[4] <= mult_t9u:auto_generated.result[4]
result[5] <= mult_t9u:auto_generated.result[5]
result[6] <= mult_t9u:auto_generated.result[6]
result[7] <= mult_t9u:auto_generated.result[7]
result[8] <= mult_t9u:auto_generated.result[8]
result[9] <= mult_t9u:auto_generated.result[9]
result[10] <= mult_t9u:auto_generated.result[10]
result[11] <= mult_t9u:auto_generated.result[11]
result[12] <= mult_t9u:auto_generated.result[12]
result[13] <= mult_t9u:auto_generated.result[13]
result[14] <= mult_t9u:auto_generated.result[14]


|top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14


|top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_roundsat_hpfir:\gen_outp_blk:0:outp_blk
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
enable => valid.DATAIN
datain[0] => ~NO_FANOUT~
datain[1] => ~NO_FANOUT~
datain[2] => ~NO_FANOUT~
datain[3] => ~NO_FANOUT~
datain[4] => ~NO_FANOUT~
datain[5] => ~NO_FANOUT~
datain[6] => ~NO_FANOUT~
datain[7] => ~NO_FANOUT~
datain[8] => ~NO_FANOUT~
datain[9] => ~NO_FANOUT~
datain[10] => ~NO_FANOUT~
datain[11] => ~NO_FANOUT~
datain[12] => ~NO_FANOUT~
datain[13] => ~NO_FANOUT~
datain[14] => ~NO_FANOUT~
datain[15] => ~NO_FANOUT~
datain[16] => ~NO_FANOUT~
datain[17] => ~NO_FANOUT~
datain[18] => dataout[0].DATAIN
datain[19] => dataout[1].DATAIN
datain[20] => dataout[2].DATAIN
datain[21] => dataout[3].DATAIN
datain[22] => dataout[4].DATAIN
datain[23] => dataout[5].DATAIN
datain[24] => dataout[6].DATAIN
datain[25] => dataout[7].DATAIN
datain[26] => dataout[8].DATAIN
datain[27] => dataout[9].DATAIN
datain[28] => dataout[10].DATAIN
datain[29] => dataout[11].DATAIN
datain[30] => dataout[12].DATAIN
datain[31] => dataout[13].DATAIN
datain[32] => dataout[14].DATAIN
datain[33] => dataout[15].DATAIN
datain[34] => dataout[16].DATAIN
datain[35] => dataout[17].DATAIN
datain[36] => dataout[18].DATAIN
datain[37] => dataout[19].DATAIN
datain[38] => dataout[20].DATAIN
datain[39] => dataout[21].DATAIN
datain[40] => dataout[22].DATAIN
datain[41] => dataout[23].DATAIN
valid <= enable.DB_MAX_OUTPUT_PORT_TYPE
dataout[0] <= datain[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= datain[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= datain[20].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= datain[21].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= datain[22].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= datain[23].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= datain[24].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= datain[25].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= datain[26].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= datain[27].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= datain[28].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= datain[29].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= datain[30].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= datain[31].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= datain[32].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= datain[33].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= datain[34].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= datain[35].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= datain[36].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= datain[37].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= datain[38].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= datain[39].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= datain[40].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= datain[41].DB_MAX_OUTPUT_PORT_TYPE


|top|LP1000:fir_r_ports
clk => LP1000_0002:lp1000_inst.clk
reset_n => LP1000_0002:lp1000_inst.reset_n
ast_sink_data[0] => LP1000_0002:lp1000_inst.ast_sink_data[0]
ast_sink_data[1] => LP1000_0002:lp1000_inst.ast_sink_data[1]
ast_sink_data[2] => LP1000_0002:lp1000_inst.ast_sink_data[2]
ast_sink_data[3] => LP1000_0002:lp1000_inst.ast_sink_data[3]
ast_sink_data[4] => LP1000_0002:lp1000_inst.ast_sink_data[4]
ast_sink_data[5] => LP1000_0002:lp1000_inst.ast_sink_data[5]
ast_sink_data[6] => LP1000_0002:lp1000_inst.ast_sink_data[6]
ast_sink_data[7] => LP1000_0002:lp1000_inst.ast_sink_data[7]
ast_sink_data[8] => LP1000_0002:lp1000_inst.ast_sink_data[8]
ast_sink_data[9] => LP1000_0002:lp1000_inst.ast_sink_data[9]
ast_sink_data[10] => LP1000_0002:lp1000_inst.ast_sink_data[10]
ast_sink_data[11] => LP1000_0002:lp1000_inst.ast_sink_data[11]
ast_sink_data[12] => LP1000_0002:lp1000_inst.ast_sink_data[12]
ast_sink_data[13] => LP1000_0002:lp1000_inst.ast_sink_data[13]
ast_sink_data[14] => LP1000_0002:lp1000_inst.ast_sink_data[14]
ast_sink_data[15] => LP1000_0002:lp1000_inst.ast_sink_data[15]
ast_sink_data[16] => LP1000_0002:lp1000_inst.ast_sink_data[16]
ast_sink_data[17] => LP1000_0002:lp1000_inst.ast_sink_data[17]
ast_sink_data[18] => LP1000_0002:lp1000_inst.ast_sink_data[18]
ast_sink_data[19] => LP1000_0002:lp1000_inst.ast_sink_data[19]
ast_sink_data[20] => LP1000_0002:lp1000_inst.ast_sink_data[20]
ast_sink_data[21] => LP1000_0002:lp1000_inst.ast_sink_data[21]
ast_sink_data[22] => LP1000_0002:lp1000_inst.ast_sink_data[22]
ast_sink_data[23] => LP1000_0002:lp1000_inst.ast_sink_data[23]
ast_sink_valid => LP1000_0002:lp1000_inst.ast_sink_valid
ast_sink_error[0] => LP1000_0002:lp1000_inst.ast_sink_error[0]
ast_sink_error[1] => LP1000_0002:lp1000_inst.ast_sink_error[1]
ast_source_data[0] <= LP1000_0002:lp1000_inst.ast_source_data[0]
ast_source_data[1] <= LP1000_0002:lp1000_inst.ast_source_data[1]
ast_source_data[2] <= LP1000_0002:lp1000_inst.ast_source_data[2]
ast_source_data[3] <= LP1000_0002:lp1000_inst.ast_source_data[3]
ast_source_data[4] <= LP1000_0002:lp1000_inst.ast_source_data[4]
ast_source_data[5] <= LP1000_0002:lp1000_inst.ast_source_data[5]
ast_source_data[6] <= LP1000_0002:lp1000_inst.ast_source_data[6]
ast_source_data[7] <= LP1000_0002:lp1000_inst.ast_source_data[7]
ast_source_data[8] <= LP1000_0002:lp1000_inst.ast_source_data[8]
ast_source_data[9] <= LP1000_0002:lp1000_inst.ast_source_data[9]
ast_source_data[10] <= LP1000_0002:lp1000_inst.ast_source_data[10]
ast_source_data[11] <= LP1000_0002:lp1000_inst.ast_source_data[11]
ast_source_data[12] <= LP1000_0002:lp1000_inst.ast_source_data[12]
ast_source_data[13] <= LP1000_0002:lp1000_inst.ast_source_data[13]
ast_source_data[14] <= LP1000_0002:lp1000_inst.ast_source_data[14]
ast_source_data[15] <= LP1000_0002:lp1000_inst.ast_source_data[15]
ast_source_data[16] <= LP1000_0002:lp1000_inst.ast_source_data[16]
ast_source_data[17] <= LP1000_0002:lp1000_inst.ast_source_data[17]
ast_source_data[18] <= LP1000_0002:lp1000_inst.ast_source_data[18]
ast_source_data[19] <= LP1000_0002:lp1000_inst.ast_source_data[19]
ast_source_data[20] <= LP1000_0002:lp1000_inst.ast_source_data[20]
ast_source_data[21] <= LP1000_0002:lp1000_inst.ast_source_data[21]
ast_source_data[22] <= LP1000_0002:lp1000_inst.ast_source_data[22]
ast_source_data[23] <= LP1000_0002:lp1000_inst.ast_source_data[23]
ast_source_valid <= LP1000_0002:lp1000_inst.ast_source_valid
ast_source_error[0] <= LP1000_0002:lp1000_inst.ast_source_error[0]
ast_source_error[1] <= LP1000_0002:lp1000_inst.ast_source_error[1]


|top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst
clk => LP1000_0002_ast:LP1000_0002_ast_inst.clk
reset_n => LP1000_0002_ast:LP1000_0002_ast_inst.reset_n
ast_sink_data[0] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[0]
ast_sink_data[1] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[1]
ast_sink_data[2] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[2]
ast_sink_data[3] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[3]
ast_sink_data[4] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[4]
ast_sink_data[5] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[5]
ast_sink_data[6] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[6]
ast_sink_data[7] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[7]
ast_sink_data[8] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[8]
ast_sink_data[9] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[9]
ast_sink_data[10] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[10]
ast_sink_data[11] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[11]
ast_sink_data[12] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[12]
ast_sink_data[13] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[13]
ast_sink_data[14] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[14]
ast_sink_data[15] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[15]
ast_sink_data[16] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[16]
ast_sink_data[17] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[17]
ast_sink_data[18] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[18]
ast_sink_data[19] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[19]
ast_sink_data[20] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[20]
ast_sink_data[21] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[21]
ast_sink_data[22] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[22]
ast_sink_data[23] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_data[23]
ast_sink_valid => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_valid
ast_sink_error[0] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_error[0]
ast_sink_error[1] => LP1000_0002_ast:LP1000_0002_ast_inst.ast_sink_error[1]
ast_source_data[0] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[0]
ast_source_data[1] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[1]
ast_source_data[2] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[2]
ast_source_data[3] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[3]
ast_source_data[4] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[4]
ast_source_data[5] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[5]
ast_source_data[6] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[6]
ast_source_data[7] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[7]
ast_source_data[8] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[8]
ast_source_data[9] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[9]
ast_source_data[10] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[10]
ast_source_data[11] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[11]
ast_source_data[12] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[12]
ast_source_data[13] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[13]
ast_source_data[14] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[14]
ast_source_data[15] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[15]
ast_source_data[16] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[16]
ast_source_data[17] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[17]
ast_source_data[18] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[18]
ast_source_data[19] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[19]
ast_source_data[20] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[20]
ast_source_data[21] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[21]
ast_source_data[22] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[22]
ast_source_data[23] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_data[23]
ast_source_valid <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_valid
ast_source_error[0] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_error[0]
ast_source_error[1] <= LP1000_0002_ast:LP1000_0002_ast_inst.ast_source_error[1]


|top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst
clk => auk_dspip_avalon_streaming_sink_hpfir:sink.clk
clk => auk_dspip_avalon_streaming_source_hpfir:source.clk
clk => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.clk
clk => LP1000_0002_rtl:hpfircore.clk
clk => auk_dspip_roundsat_hpfir:gen_outp_blk:0:outp_blk.clk
reset_n => auk_dspip_avalon_streaming_sink_hpfir:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_hpfir:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.reset_n
reset_n => auk_dspip_roundsat_hpfir:gen_outp_blk:0:outp_blk.reset_n
ast_sink_ready <= auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[11]
ast_source_data[12] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[12]
ast_source_data[13] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[13]
ast_source_data[14] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[14]
ast_source_data[15] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[15]
ast_source_data[16] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[16]
ast_source_data[17] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[17]
ast_source_data[18] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[18]
ast_source_data[19] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[19]
ast_source_data[20] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[20]
ast_source_data[21] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[21]
ast_source_data[22] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[22]
ast_source_data[23] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[23]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[7]
ast_sink_data[8] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[8]
ast_sink_data[9] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[9]
ast_sink_data[10] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[10]
ast_sink_data[11] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[11]
ast_sink_data[12] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[12]
ast_sink_data[13] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[13]
ast_sink_data[14] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[14]
ast_sink_data[15] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[15]
ast_sink_data[16] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[16]
ast_sink_data[17] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[17]
ast_sink_data[18] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[18]
ast_sink_data[19] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[19]
ast_sink_data[20] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[20]
ast_sink_data[21] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[21]
ast_sink_data[22] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[22]
ast_sink_data[23] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[23]
ast_sink_valid => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_hpfir:source.at_source_ready
ast_source_eop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_eop
ast_source_sop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_sop
ast_source_channel[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_channel[0]
ast_sink_eop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_eop
ast_sink_sop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_sop
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[1]


|top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_state~1.DATAIN
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_state~3.DATAIN
data[0] <= at_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= at_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= at_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= at_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= at_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= at_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= at_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= at_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
data[8] <= at_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
data[9] <= at_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
data[10] <= at_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
data[11] <= at_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
data[12] <= at_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
data[13] <= at_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
data[14] <= at_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
data[15] <= at_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
data[16] <= at_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
data[17] <= at_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
data[18] <= at_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
data[19] <= at_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
data[20] <= at_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
data[21] <= at_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
data[22] <= at_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
data[23] <= at_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
data_valid[0] <= at_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => at_sink_ready.DATAIN
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_sink_ready <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => at_sink_error_int.OUTPUTSELECT
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => data_valid[0].DATAIN
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => data[0].DATAIN
at_sink_data[1] => data[1].DATAIN
at_sink_data[2] => data[2].DATAIN
at_sink_data[3] => data[3].DATAIN
at_sink_data[4] => data[4].DATAIN
at_sink_data[5] => data[5].DATAIN
at_sink_data[6] => data[6].DATAIN
at_sink_data[7] => data[7].DATAIN
at_sink_data[8] => data[8].DATAIN
at_sink_data[9] => data[9].DATAIN
at_sink_data[10] => data[10].DATAIN
at_sink_data[11] => data[11].DATAIN
at_sink_data[12] => data[12].DATAIN
at_sink_data[13] => data[13].DATAIN
at_sink_data[14] => data[14].DATAIN
at_sink_data[15] => data[15].DATAIN
at_sink_data[16] => data[16].DATAIN
at_sink_data[17] => data[17].DATAIN
at_sink_data[18] => data[18].DATAIN
at_sink_data[19] => data[19].DATAIN
at_sink_data[20] => data[20].DATAIN
at_sink_data[21] => data[21].DATAIN
at_sink_data[22] => data[22].DATAIN
at_sink_data[23] => data[23].DATAIN
at_sink_sop => ~NO_FANOUT~
at_sink_eop => ~NO_FANOUT~
at_sink_error[0] => at_sink_error_int.DATAB
at_sink_error[1] => ~NO_FANOUT~


|top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => at_source_error_s[0].CLK
clk => at_source_error_s[1].CLK
clk => data_valid.CLK
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
clk => data_out[16].CLK
clk => data_out[17].CLK
clk => data_out[18].CLK
clk => data_out[19].CLK
clk => data_out[20].CLK
clk => data_out[21].CLK
clk => data_out[22].CLK
clk => data_out[23].CLK
reset_n => at_source_eop_s.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_error_s[0].ACLR
reset_n => at_source_error_s[1].ACLR
reset_n => data_valid.ACLR
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[14].ACLR
reset_n => data_out[15].ACLR
reset_n => data_out[16].ACLR
reset_n => data_out[17].ACLR
reset_n => data_out[18].ACLR
reset_n => data_out[19].ACLR
reset_n => data_out[20].ACLR
reset_n => data_out[21].ACLR
reset_n => data_out[22].ACLR
reset_n => data_out[23].ACLR
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => data_valid.DATAIN
source_stall <= <GND>
packet_error[0] => at_source_error_s[0].DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => ~NO_FANOUT~
at_source_valid <= data_valid.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[21] <= data_out[21].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[22] <= data_out[22].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[23] <= data_out[23].DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl
clk => ~NO_FANOUT~
reset_n => reset_design.DATAIN
sink_packet_error[0] => source_packet_error[0].DATAIN
sink_packet_error[1] => source_packet_error[1].DATAIN
source_stall => stall.DATAIN
source_stall => sink_ready_ctrl.DATAIN
valid => source_valid_ctrl.DATAIN
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= source_stall.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= sink_packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= sink_packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= valid.DB_MAX_OUTPUT_PORT_TYPE
stall <= source_stall.DB_MAX_OUTPUT_PORT_TYPE


|top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore
xIn_v[0] => Mux0.IN9
xIn_v[0] => Mux1.IN9
xIn_v[0] => dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14.xin[0]
xIn_c[0] => ~NO_FANOUT~
xIn_c[1] => ~NO_FANOUT~
xIn_c[2] => ~NO_FANOUT~
xIn_c[3] => ~NO_FANOUT~
xIn_c[4] => ~NO_FANOUT~
xIn_c[5] => ~NO_FANOUT~
xIn_c[6] => ~NO_FANOUT~
xIn_c[7] => ~NO_FANOUT~
xIn_0[0] => dspba_delay:d_xIn_0_14.xin[0]
xIn_0[1] => dspba_delay:d_xIn_0_14.xin[1]
xIn_0[2] => dspba_delay:d_xIn_0_14.xin[2]
xIn_0[3] => dspba_delay:d_xIn_0_14.xin[3]
xIn_0[4] => dspba_delay:d_xIn_0_14.xin[4]
xIn_0[5] => dspba_delay:d_xIn_0_14.xin[5]
xIn_0[6] => dspba_delay:d_xIn_0_14.xin[6]
xIn_0[7] => dspba_delay:d_xIn_0_14.xin[7]
xIn_0[8] => dspba_delay:d_xIn_0_14.xin[8]
xIn_0[9] => dspba_delay:d_xIn_0_14.xin[9]
xIn_0[10] => dspba_delay:d_xIn_0_14.xin[10]
xIn_0[11] => dspba_delay:d_xIn_0_14.xin[11]
xIn_0[12] => dspba_delay:d_xIn_0_14.xin[12]
xIn_0[13] => dspba_delay:d_xIn_0_14.xin[13]
xIn_0[14] => dspba_delay:d_xIn_0_14.xin[14]
xIn_0[15] => dspba_delay:d_xIn_0_14.xin[15]
xIn_0[16] => dspba_delay:d_xIn_0_14.xin[16]
xIn_0[17] => dspba_delay:d_xIn_0_14.xin[17]
xIn_0[18] => dspba_delay:d_xIn_0_14.xin[18]
xIn_0[19] => dspba_delay:d_xIn_0_14.xin[19]
xIn_0[20] => dspba_delay:d_xIn_0_14.xin[20]
xIn_0[21] => dspba_delay:d_xIn_0_14.xin[21]
xIn_0[22] => dspba_delay:d_xIn_0_14.xin[22]
xIn_0[23] => dspba_delay:d_xIn_0_14.xin[23]
xOut_v[0] <= u0_m0_wo0_oseq_gated_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_c[0] <= <GND>
xOut_c[1] <= <GND>
xOut_c[2] <= <GND>
xOut_c[3] <= <GND>
xOut_c[4] <= <GND>
xOut_c[5] <= <GND>
xOut_c[6] <= <GND>
xOut_c[7] <= <GND>
xOut_0[0] <= u0_m0_wo0_accum_o[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[1] <= u0_m0_wo0_accum_o[1].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[2] <= u0_m0_wo0_accum_o[2].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[3] <= u0_m0_wo0_accum_o[3].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[4] <= u0_m0_wo0_accum_o[4].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[5] <= u0_m0_wo0_accum_o[5].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[6] <= u0_m0_wo0_accum_o[6].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[7] <= u0_m0_wo0_accum_o[7].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[8] <= u0_m0_wo0_accum_o[8].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[9] <= u0_m0_wo0_accum_o[9].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[10] <= u0_m0_wo0_accum_o[10].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[11] <= u0_m0_wo0_accum_o[11].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[12] <= u0_m0_wo0_accum_o[12].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[13] <= u0_m0_wo0_accum_o[13].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[14] <= u0_m0_wo0_accum_o[14].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[15] <= u0_m0_wo0_accum_o[15].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[16] <= u0_m0_wo0_accum_o[16].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[17] <= u0_m0_wo0_accum_o[17].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[18] <= u0_m0_wo0_accum_o[18].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[19] <= u0_m0_wo0_accum_o[19].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[20] <= u0_m0_wo0_accum_o[20].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[21] <= u0_m0_wo0_accum_o[21].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[22] <= u0_m0_wo0_accum_o[22].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[23] <= u0_m0_wo0_accum_o[23].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[24] <= u0_m0_wo0_accum_o[24].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[25] <= u0_m0_wo0_accum_o[25].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[26] <= u0_m0_wo0_accum_o[26].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[27] <= u0_m0_wo0_accum_o[27].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[28] <= u0_m0_wo0_accum_o[28].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[29] <= u0_m0_wo0_accum_o[29].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[30] <= u0_m0_wo0_accum_o[30].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[31] <= u0_m0_wo0_accum_o[31].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[32] <= u0_m0_wo0_accum_o[32].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[33] <= u0_m0_wo0_accum_o[33].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[34] <= u0_m0_wo0_accum_o[34].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[35] <= u0_m0_wo0_accum_o[35].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[36] <= u0_m0_wo0_accum_o[36].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[37] <= u0_m0_wo0_accum_o[37].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[38] <= u0_m0_wo0_accum_o[38].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[39] <= u0_m0_wo0_accum_o[39].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[40] <= u0_m0_wo0_accum_o[40].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[41] <= u0_m0_wo0_accum_o[41].DB_MAX_OUTPUT_PORT_TYPE
clk => dspba_delay:u0_m0_wo0_memread.clk
clk => u0_m0_wo0_oseq_gated_reg_q[0].CLK
clk => u0_m0_wo0_oseq_eq.CLK
clk => u0_m0_wo0_oseq_q[0].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[0].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[1].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[2].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[3].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[4].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[5].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[6].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[7].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[8].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[9].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[10].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[11].CLK
clk => u0_m0_wo0_accum_o[0].CLK
clk => u0_m0_wo0_accum_o[1].CLK
clk => u0_m0_wo0_accum_o[2].CLK
clk => u0_m0_wo0_accum_o[3].CLK
clk => u0_m0_wo0_accum_o[4].CLK
clk => u0_m0_wo0_accum_o[5].CLK
clk => u0_m0_wo0_accum_o[6].CLK
clk => u0_m0_wo0_accum_o[7].CLK
clk => u0_m0_wo0_accum_o[8].CLK
clk => u0_m0_wo0_accum_o[9].CLK
clk => u0_m0_wo0_accum_o[10].CLK
clk => u0_m0_wo0_accum_o[11].CLK
clk => u0_m0_wo0_accum_o[12].CLK
clk => u0_m0_wo0_accum_o[13].CLK
clk => u0_m0_wo0_accum_o[14].CLK
clk => u0_m0_wo0_accum_o[15].CLK
clk => u0_m0_wo0_accum_o[16].CLK
clk => u0_m0_wo0_accum_o[17].CLK
clk => u0_m0_wo0_accum_o[18].CLK
clk => u0_m0_wo0_accum_o[19].CLK
clk => u0_m0_wo0_accum_o[20].CLK
clk => u0_m0_wo0_accum_o[21].CLK
clk => u0_m0_wo0_accum_o[22].CLK
clk => u0_m0_wo0_accum_o[23].CLK
clk => u0_m0_wo0_accum_o[24].CLK
clk => u0_m0_wo0_accum_o[25].CLK
clk => u0_m0_wo0_accum_o[26].CLK
clk => u0_m0_wo0_accum_o[27].CLK
clk => u0_m0_wo0_accum_o[28].CLK
clk => u0_m0_wo0_accum_o[29].CLK
clk => u0_m0_wo0_accum_o[30].CLK
clk => u0_m0_wo0_accum_o[31].CLK
clk => u0_m0_wo0_accum_o[32].CLK
clk => u0_m0_wo0_accum_o[33].CLK
clk => u0_m0_wo0_accum_o[34].CLK
clk => u0_m0_wo0_accum_o[35].CLK
clk => u0_m0_wo0_accum_o[36].CLK
clk => u0_m0_wo0_accum_o[37].CLK
clk => u0_m0_wo0_accum_o[38].CLK
clk => u0_m0_wo0_accum_o[39].CLK
clk => u0_m0_wo0_accum_o[40].CLK
clk => u0_m0_wo0_accum_o[41].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[0].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[1].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[2].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[3].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[4].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[5].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[6].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[7].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[8].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[9].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[10].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[11].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[12].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[13].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[14].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[15].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[16].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[17].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[18].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[19].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[20].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[21].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[22].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[23].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[24].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[25].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[26].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[27].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[28].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[29].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[30].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_add_o[31].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[0].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[1].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[4].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[7].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[8].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[9].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[11].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[12].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[13].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[14].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[0].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[1].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[4].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[5].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[7].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[9].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[13].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[14].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[16].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[17].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[18].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[19].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[21].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[22].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23].CLK
clk => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[24].CLK
clk => u0_m0_wo0_wi0_ra0_add_0_0_o[0].CLK
clk => u0_m0_wo0_wi0_ra0_add_0_0_o[1].CLK
clk => u0_m0_wo0_wi0_ra0_add_0_0_o[2].CLK
clk => u0_m0_wo0_wi0_ra0_add_0_0_o[3].CLK
clk => u0_m0_wo0_wi0_ra0_add_0_0_o[4].CLK
clk => u0_m0_wo0_wi0_ra0_add_0_0_o[5].CLK
clk => u0_m0_wo0_wi0_ra0_add_0_0_o[6].CLK
clk => u0_m0_wo0_wi0_ra0_add_0_0_o[7].CLK
clk => u0_m0_wo0_wi0_ra0_add_0_0_o[8].CLK
clk => u0_m0_wo0_wi0_ra0_add_0_0_o[9].CLK
clk => u0_m0_wo0_wi0_ra0_count0_sc[0].CLK
clk => u0_m0_wo0_wi0_ra0_count0_sc[1].CLK
clk => u0_m0_wo0_wi0_ra0_count0_sc[2].CLK
clk => u0_m0_wo0_wi0_ra0_count0_sc[3].CLK
clk => u0_m0_wo0_wi0_ra0_count0_sc[4].CLK
clk => u0_m0_wo0_wi0_ra0_count0_sc[5].CLK
clk => u0_m0_wo0_wi0_ra0_count0_sc[6].CLK
clk => u0_m0_wo0_wi0_ra0_count0_sc[7].CLK
clk => u0_m0_wo0_wi0_ra0_count0_sc[8].CLK
clk => u0_m0_wo0_wi0_ra0_count0_sc[9].CLK
clk => u0_m0_wo0_wi0_ra0_count0_sc[10].CLK
clk => u0_m0_wo0_wi0_ra0_count0_i[3].CLK
clk => u0_m0_wo0_wi0_ra0_count0_i[4].CLK
clk => u0_m0_wo0_wi0_ra0_count0_i[5].CLK
clk => u0_m0_wo0_wi0_ra0_count0_i[6].CLK
clk => u0_m0_wo0_wi0_ra0_count0_i[7].CLK
clk => u0_m0_wo0_wi0_ra0_count0_i[8].CLK
clk => u0_m0_wo0_wi0_ra0_count0_i[9].CLK
clk => u0_m0_wo0_wi0_ra0_count1_i[0].CLK
clk => u0_m0_wo0_wi0_ra0_count1_i[1].CLK
clk => u0_m0_wo0_wi0_ra0_count1_i[2].CLK
clk => u0_m0_wo0_wi0_ra0_count1_i[3].CLK
clk => u0_m0_wo0_wi0_ra0_count1_i[4].CLK
clk => u0_m0_wo0_wi0_ra0_count1_i[5].CLK
clk => u0_m0_wo0_wi0_ra0_count1_i[6].CLK
clk => u0_m0_wo0_wi0_ra0_count1_i[7].CLK
clk => u0_m0_wo0_wi0_ra0_count1_i[8].CLK
clk => u0_m0_wo0_wi0_ra0_count1_i[9].CLK
clk => u0_m0_wo0_wi0_wa0_i[0].CLK
clk => u0_m0_wo0_wi0_wa0_i[1].CLK
clk => u0_m0_wo0_wi0_wa0_i[2].CLK
clk => u0_m0_wo0_wi0_wa0_i[3].CLK
clk => u0_m0_wo0_wi0_wa0_i[4].CLK
clk => u0_m0_wo0_wi0_wa0_i[5].CLK
clk => u0_m0_wo0_wi0_wa0_i[6].CLK
clk => u0_m0_wo0_wi0_wa0_i[7].CLK
clk => u0_m0_wo0_wi0_wa0_i[8].CLK
clk => u0_m0_wo0_wi0_wa0_i[9].CLK
clk => u0_m0_wo0_ca0_eq.CLK
clk => u0_m0_wo0_ca0_i[0].CLK
clk => u0_m0_wo0_ca0_i[1].CLK
clk => u0_m0_wo0_ca0_i[2].CLK
clk => u0_m0_wo0_ca0_i[3].CLK
clk => u0_m0_wo0_ca0_i[4].CLK
clk => u0_m0_wo0_ca0_i[5].CLK
clk => u0_m0_wo0_ca0_i[6].CLK
clk => u0_m0_wo0_ca0_i[7].CLK
clk => u0_m0_wo0_ca0_i[8].CLK
clk => u0_m0_wo0_ca0_i[9].CLK
clk => u0_m0_wo0_aseq_eq.CLK
clk => u0_m0_wo0_aseq_q[0].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11].CLK
clk => u0_m0_wo0_run_count[0].CLK
clk => u0_m0_wo0_run_count[1].CLK
clk => u0_m0_wo0_run_enable_q[0].CLK
clk => u0_m0_wo0_run_q[0].CLK
clk => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0].CLK
clk => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1].CLK
clk => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2].CLK
clk => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3].CLK
clk => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4].CLK
clk => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5].CLK
clk => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6].CLK
clk => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7].CLK
clk => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[8].CLK
clk => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[9].CLK
clk => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10].CLK
clk => dspba_delay:u0_m0_wo0_compute.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_16.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_17.clk
clk => altsyncram:u0_m0_wo0_cm0_lutmem_dmem.clock0
clk => dspba_delay:d_xIn_0_14.clk
clk => dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14.clk
clk => dspba_delay:d_u0_m0_wo0_memread_q_13.clk
clk => altsyncram:u0_m0_wo0_wi0_delayr0_dmem.clock0
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component.CLOCK
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component.CLOCK
areset => dspba_delay:u0_m0_wo0_memread.aclr
areset => u0_m0_wo0_oseq_gated_reg_q[0].ACLR
areset => u0_m0_wo0_oseq_eq.ACLR
areset => u0_m0_wo0_oseq_q[0].ACLR
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[0].ACLR
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[1].ACLR
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[2].ACLR
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[3].PRESET
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[4].ACLR
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[5].PRESET
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[6].PRESET
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[7].PRESET
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[8].PRESET
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[9].PRESET
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[10].ACLR
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[11].ACLR
areset => u0_m0_wo0_accum_o[0].ACLR
areset => u0_m0_wo0_accum_o[1].ACLR
areset => u0_m0_wo0_accum_o[2].ACLR
areset => u0_m0_wo0_accum_o[3].ACLR
areset => u0_m0_wo0_accum_o[4].ACLR
areset => u0_m0_wo0_accum_o[5].ACLR
areset => u0_m0_wo0_accum_o[6].ACLR
areset => u0_m0_wo0_accum_o[7].ACLR
areset => u0_m0_wo0_accum_o[8].ACLR
areset => u0_m0_wo0_accum_o[9].ACLR
areset => u0_m0_wo0_accum_o[10].ACLR
areset => u0_m0_wo0_accum_o[11].ACLR
areset => u0_m0_wo0_accum_o[12].ACLR
areset => u0_m0_wo0_accum_o[13].ACLR
areset => u0_m0_wo0_accum_o[14].ACLR
areset => u0_m0_wo0_accum_o[15].ACLR
areset => u0_m0_wo0_accum_o[16].ACLR
areset => u0_m0_wo0_accum_o[17].ACLR
areset => u0_m0_wo0_accum_o[18].ACLR
areset => u0_m0_wo0_accum_o[19].ACLR
areset => u0_m0_wo0_accum_o[20].ACLR
areset => u0_m0_wo0_accum_o[21].ACLR
areset => u0_m0_wo0_accum_o[22].ACLR
areset => u0_m0_wo0_accum_o[23].ACLR
areset => u0_m0_wo0_accum_o[24].ACLR
areset => u0_m0_wo0_accum_o[25].ACLR
areset => u0_m0_wo0_accum_o[26].ACLR
areset => u0_m0_wo0_accum_o[27].ACLR
areset => u0_m0_wo0_accum_o[28].ACLR
areset => u0_m0_wo0_accum_o[29].ACLR
areset => u0_m0_wo0_accum_o[30].ACLR
areset => u0_m0_wo0_accum_o[31].ACLR
areset => u0_m0_wo0_accum_o[32].ACLR
areset => u0_m0_wo0_accum_o[33].ACLR
areset => u0_m0_wo0_accum_o[34].ACLR
areset => u0_m0_wo0_accum_o[35].ACLR
areset => u0_m0_wo0_accum_o[36].ACLR
areset => u0_m0_wo0_accum_o[37].ACLR
areset => u0_m0_wo0_accum_o[38].ACLR
areset => u0_m0_wo0_accum_o[39].ACLR
areset => u0_m0_wo0_accum_o[40].ACLR
areset => u0_m0_wo0_accum_o[41].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[0].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[1].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[2].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[3].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[4].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[5].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[6].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[7].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[8].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[9].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[10].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[11].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[12].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[13].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[14].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[15].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[16].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[17].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[18].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[19].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[20].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[21].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[22].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[23].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[24].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[25].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[26].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[27].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[28].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[29].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[30].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_add_o[31].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[0].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[1].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[4].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[7].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[8].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[9].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[11].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[12].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[13].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multhi_q[14].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[0].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[1].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[4].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[5].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[7].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[9].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[13].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[14].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[16].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[17].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[18].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[19].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[21].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[22].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23].ACLR
areset => u0_m0_wo0_mtree_mult1_0_replace_multlo_q[24].ACLR
areset => u0_m0_wo0_wi0_ra0_add_0_0_o[0].ACLR
areset => u0_m0_wo0_wi0_ra0_add_0_0_o[1].ACLR
areset => u0_m0_wo0_wi0_ra0_add_0_0_o[2].ACLR
areset => u0_m0_wo0_wi0_ra0_add_0_0_o[3].ACLR
areset => u0_m0_wo0_wi0_ra0_add_0_0_o[4].ACLR
areset => u0_m0_wo0_wi0_ra0_add_0_0_o[5].ACLR
areset => u0_m0_wo0_wi0_ra0_add_0_0_o[6].ACLR
areset => u0_m0_wo0_wi0_ra0_add_0_0_o[7].ACLR
areset => u0_m0_wo0_wi0_ra0_add_0_0_o[8].ACLR
areset => u0_m0_wo0_wi0_ra0_add_0_0_o[9].ACLR
areset => u0_m0_wo0_wi0_ra0_count0_sc[0].PRESET
areset => u0_m0_wo0_wi0_ra0_count0_sc[1].PRESET
areset => u0_m0_wo0_wi0_ra0_count0_sc[2].PRESET
areset => u0_m0_wo0_wi0_ra0_count0_sc[3].ACLR
areset => u0_m0_wo0_wi0_ra0_count0_sc[4].ACLR
areset => u0_m0_wo0_wi0_ra0_count0_sc[5].PRESET
areset => u0_m0_wo0_wi0_ra0_count0_sc[6].PRESET
areset => u0_m0_wo0_wi0_ra0_count0_sc[7].PRESET
areset => u0_m0_wo0_wi0_ra0_count0_sc[8].PRESET
areset => u0_m0_wo0_wi0_ra0_count0_sc[9].PRESET
areset => u0_m0_wo0_wi0_ra0_count0_sc[10].ACLR
areset => u0_m0_wo0_wi0_ra0_count0_i[3].PRESET
areset => u0_m0_wo0_wi0_ra0_count0_i[4].ACLR
areset => u0_m0_wo0_wi0_ra0_count0_i[5].PRESET
areset => u0_m0_wo0_wi0_ra0_count0_i[6].PRESET
areset => u0_m0_wo0_wi0_ra0_count0_i[7].PRESET
areset => u0_m0_wo0_wi0_ra0_count0_i[8].PRESET
areset => u0_m0_wo0_wi0_ra0_count0_i[9].PRESET
areset => u0_m0_wo0_wi0_ra0_count1_i[0].ACLR
areset => u0_m0_wo0_wi0_ra0_count1_i[1].ACLR
areset => u0_m0_wo0_wi0_ra0_count1_i[2].ACLR
areset => u0_m0_wo0_wi0_ra0_count1_i[3].ACLR
areset => u0_m0_wo0_wi0_ra0_count1_i[4].ACLR
areset => u0_m0_wo0_wi0_ra0_count1_i[5].ACLR
areset => u0_m0_wo0_wi0_ra0_count1_i[6].ACLR
areset => u0_m0_wo0_wi0_ra0_count1_i[7].ACLR
areset => u0_m0_wo0_wi0_ra0_count1_i[8].ACLR
areset => u0_m0_wo0_wi0_ra0_count1_i[9].ACLR
areset => u0_m0_wo0_wi0_wa0_i[0].PRESET
areset => u0_m0_wo0_wi0_wa0_i[1].ACLR
areset => u0_m0_wo0_wi0_wa0_i[2].ACLR
areset => u0_m0_wo0_wi0_wa0_i[3].ACLR
areset => u0_m0_wo0_wi0_wa0_i[4].PRESET
areset => u0_m0_wo0_wi0_wa0_i[5].ACLR
areset => u0_m0_wo0_wi0_wa0_i[6].PRESET
areset => u0_m0_wo0_wi0_wa0_i[7].PRESET
areset => u0_m0_wo0_wi0_wa0_i[8].PRESET
areset => u0_m0_wo0_wi0_wa0_i[9].PRESET
areset => u0_m0_wo0_ca0_eq.ACLR
areset => u0_m0_wo0_ca0_i[0].ACLR
areset => u0_m0_wo0_ca0_i[1].ACLR
areset => u0_m0_wo0_ca0_i[2].ACLR
areset => u0_m0_wo0_ca0_i[3].ACLR
areset => u0_m0_wo0_ca0_i[4].ACLR
areset => u0_m0_wo0_ca0_i[5].ACLR
areset => u0_m0_wo0_ca0_i[6].ACLR
areset => u0_m0_wo0_ca0_i[7].ACLR
areset => u0_m0_wo0_ca0_i[8].ACLR
areset => u0_m0_wo0_ca0_i[9].ACLR
areset => u0_m0_wo0_aseq_eq.ACLR
areset => u0_m0_wo0_aseq_q[0].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11].ACLR
areset => u0_m0_wo0_run_count[0].ACLR
areset => u0_m0_wo0_run_count[1].ACLR
areset => u0_m0_wo0_run_enable_q[0].ACLR
areset => u0_m0_wo0_run_q[0].ACLR
areset => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0].PRESET
areset => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1].PRESET
areset => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2].PRESET
areset => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3].ACLR
areset => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4].ACLR
areset => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5].PRESET
areset => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6].PRESET
areset => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7].PRESET
areset => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[8].PRESET
areset => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[9].PRESET
areset => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10].ACLR
areset => dspba_delay:u0_m0_wo0_compute.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_16.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_17.aclr
areset => altsyncram:u0_m0_wo0_cm0_lutmem_dmem.aclr0
areset => dspba_delay:d_xIn_0_14.aclr
areset => dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14.aclr
areset => dspba_delay:d_u0_m0_wo0_memread_q_13.aclr
areset => altsyncram:u0_m0_wo0_wi0_delayr0_dmem.aclr0
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component.ACLR
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component.ACLR


|top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_17
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_q8s3:auto_generated.data_a[0]
data_a[1] => altsyncram_q8s3:auto_generated.data_a[1]
data_a[2] => altsyncram_q8s3:auto_generated.data_a[2]
data_a[3] => altsyncram_q8s3:auto_generated.data_a[3]
data_a[4] => altsyncram_q8s3:auto_generated.data_a[4]
data_a[5] => altsyncram_q8s3:auto_generated.data_a[5]
data_a[6] => altsyncram_q8s3:auto_generated.data_a[6]
data_a[7] => altsyncram_q8s3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_q8s3:auto_generated.address_a[0]
address_a[1] => altsyncram_q8s3:auto_generated.address_a[1]
address_a[2] => altsyncram_q8s3:auto_generated.address_a[2]
address_a[3] => altsyncram_q8s3:auto_generated.address_a[3]
address_a[4] => altsyncram_q8s3:auto_generated.address_a[4]
address_a[5] => altsyncram_q8s3:auto_generated.address_a[5]
address_a[6] => altsyncram_q8s3:auto_generated.address_a[6]
address_a[7] => altsyncram_q8s3:auto_generated.address_a[7]
address_a[8] => altsyncram_q8s3:auto_generated.address_a[8]
address_a[9] => altsyncram_q8s3:auto_generated.address_a[9]
address_b[0] => altsyncram_q8s3:auto_generated.address_b[0]
address_b[1] => altsyncram_q8s3:auto_generated.address_b[1]
address_b[2] => altsyncram_q8s3:auto_generated.address_b[2]
address_b[3] => altsyncram_q8s3:auto_generated.address_b[3]
address_b[4] => altsyncram_q8s3:auto_generated.address_b[4]
address_b[5] => altsyncram_q8s3:auto_generated.address_b[5]
address_b[6] => altsyncram_q8s3:auto_generated.address_b[6]
address_b[7] => altsyncram_q8s3:auto_generated.address_b[7]
address_b[8] => altsyncram_q8s3:auto_generated.address_b[8]
address_b[9] => altsyncram_q8s3:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_q8s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_q8s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_q8s3:auto_generated.q_b[0]
q_b[1] <= altsyncram_q8s3:auto_generated.q_b[1]
q_b[2] <= altsyncram_q8s3:auto_generated.q_b[2]
q_b[3] <= altsyncram_q8s3:auto_generated.q_b[3]
q_b[4] <= altsyncram_q8s3:auto_generated.q_b[4]
q_b[5] <= altsyncram_q8s3:auto_generated.q_b[5]
q_b[6] <= altsyncram_q8s3:auto_generated.q_b[6]
q_b[7] <= altsyncram_q8s3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT


|top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
clk => delay_signals[1][23].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[2][8].CLK
clk => delay_signals[2][9].CLK
clk => delay_signals[2][10].CLK
clk => delay_signals[2][11].CLK
clk => delay_signals[2][12].CLK
clk => delay_signals[2][13].CLK
clk => delay_signals[2][14].CLK
clk => delay_signals[2][15].CLK
clk => delay_signals[2][16].CLK
clk => delay_signals[2][17].CLK
clk => delay_signals[2][18].CLK
clk => delay_signals[2][19].CLK
clk => delay_signals[2][20].CLK
clk => delay_signals[2][21].CLK
clk => delay_signals[2][22].CLK
clk => delay_signals[2][23].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[3][1].CLK
clk => delay_signals[3][2].CLK
clk => delay_signals[3][3].CLK
clk => delay_signals[3][4].CLK
clk => delay_signals[3][5].CLK
clk => delay_signals[3][6].CLK
clk => delay_signals[3][7].CLK
clk => delay_signals[3][8].CLK
clk => delay_signals[3][9].CLK
clk => delay_signals[3][10].CLK
clk => delay_signals[3][11].CLK
clk => delay_signals[3][12].CLK
clk => delay_signals[3][13].CLK
clk => delay_signals[3][14].CLK
clk => delay_signals[3][15].CLK
clk => delay_signals[3][16].CLK
clk => delay_signals[3][17].CLK
clk => delay_signals[3][18].CLK
clk => delay_signals[3][19].CLK
clk => delay_signals[3][20].CLK
clk => delay_signals[3][21].CLK
clk => delay_signals[3][22].CLK
clk => delay_signals[3][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
aclr => delay_signals[1][23].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[2][8].ACLR
aclr => delay_signals[2][9].ACLR
aclr => delay_signals[2][10].ACLR
aclr => delay_signals[2][11].ACLR
aclr => delay_signals[2][12].ACLR
aclr => delay_signals[2][13].ACLR
aclr => delay_signals[2][14].ACLR
aclr => delay_signals[2][15].ACLR
aclr => delay_signals[2][16].ACLR
aclr => delay_signals[2][17].ACLR
aclr => delay_signals[2][18].ACLR
aclr => delay_signals[2][19].ACLR
aclr => delay_signals[2][20].ACLR
aclr => delay_signals[2][21].ACLR
aclr => delay_signals[2][22].ACLR
aclr => delay_signals[2][23].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[3][1].ACLR
aclr => delay_signals[3][2].ACLR
aclr => delay_signals[3][3].ACLR
aclr => delay_signals[3][4].ACLR
aclr => delay_signals[3][5].ACLR
aclr => delay_signals[3][6].ACLR
aclr => delay_signals[3][7].ACLR
aclr => delay_signals[3][8].ACLR
aclr => delay_signals[3][9].ACLR
aclr => delay_signals[3][10].ACLR
aclr => delay_signals[3][11].ACLR
aclr => delay_signals[3][12].ACLR
aclr => delay_signals[3][13].ACLR
aclr => delay_signals[3][14].ACLR
aclr => delay_signals[3][15].ACLR
aclr => delay_signals[3][16].ACLR
aclr => delay_signals[3][17].ACLR
aclr => delay_signals[3][18].ACLR
aclr => delay_signals[3][19].ACLR
aclr => delay_signals[3][20].ACLR
aclr => delay_signals[3][21].ACLR
aclr => delay_signals[3][22].ACLR
aclr => delay_signals[3][23].ACLR
ena => delay_signals[3][23].ENA
ena => delay_signals[3][22].ENA
ena => delay_signals[3][21].ENA
ena => delay_signals[3][20].ENA
ena => delay_signals[3][19].ENA
ena => delay_signals[3][18].ENA
ena => delay_signals[3][17].ENA
ena => delay_signals[3][16].ENA
ena => delay_signals[3][15].ENA
ena => delay_signals[3][14].ENA
ena => delay_signals[3][13].ENA
ena => delay_signals[3][12].ENA
ena => delay_signals[3][11].ENA
ena => delay_signals[3][10].ENA
ena => delay_signals[3][9].ENA
ena => delay_signals[3][8].ENA
ena => delay_signals[3][7].ENA
ena => delay_signals[3][6].ENA
ena => delay_signals[3][5].ENA
ena => delay_signals[3][4].ENA
ena => delay_signals[3][3].ENA
ena => delay_signals[3][2].ENA
ena => delay_signals[3][1].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][23].ENA
ena => delay_signals[2][22].ENA
ena => delay_signals[2][21].ENA
ena => delay_signals[2][20].ENA
ena => delay_signals[2][19].ENA
ena => delay_signals[2][18].ENA
ena => delay_signals[2][17].ENA
ena => delay_signals[2][16].ENA
ena => delay_signals[2][15].ENA
ena => delay_signals[2][14].ENA
ena => delay_signals[2][13].ENA
ena => delay_signals[2][12].ENA
ena => delay_signals[2][11].ENA
ena => delay_signals[2][10].ENA
ena => delay_signals[2][9].ENA
ena => delay_signals[2][8].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][23].ENA
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xin[1] => delay_signals[3][1].DATAIN
xin[2] => delay_signals[3][2].DATAIN
xin[3] => delay_signals[3][3].DATAIN
xin[4] => delay_signals[3][4].DATAIN
xin[5] => delay_signals[3][5].DATAIN
xin[6] => delay_signals[3][6].DATAIN
xin[7] => delay_signals[3][7].DATAIN
xin[8] => delay_signals[3][8].DATAIN
xin[9] => delay_signals[3][9].DATAIN
xin[10] => delay_signals[3][10].DATAIN
xin[11] => delay_signals[3][11].DATAIN
xin[12] => delay_signals[3][12].DATAIN
xin[13] => delay_signals[3][13].DATAIN
xin[14] => delay_signals[3][14].DATAIN
xin[15] => delay_signals[3][15].DATAIN
xin[16] => delay_signals[3][16].DATAIN
xin[17] => delay_signals[3][17].DATAIN
xin[18] => delay_signals[3][18].DATAIN
xin[19] => delay_signals[3][19].DATAIN
xin[20] => delay_signals[3][20].DATAIN
xin[21] => delay_signals[3][21].DATAIN
xin[22] => delay_signals[3][22].DATAIN
xin[23] => delay_signals[3][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem
wren_a => altsyncram_7do3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_7do3:auto_generated.data_a[0]
data_a[1] => altsyncram_7do3:auto_generated.data_a[1]
data_a[2] => altsyncram_7do3:auto_generated.data_a[2]
data_a[3] => altsyncram_7do3:auto_generated.data_a[3]
data_a[4] => altsyncram_7do3:auto_generated.data_a[4]
data_a[5] => altsyncram_7do3:auto_generated.data_a[5]
data_a[6] => altsyncram_7do3:auto_generated.data_a[6]
data_a[7] => altsyncram_7do3:auto_generated.data_a[7]
data_a[8] => altsyncram_7do3:auto_generated.data_a[8]
data_a[9] => altsyncram_7do3:auto_generated.data_a[9]
data_a[10] => altsyncram_7do3:auto_generated.data_a[10]
data_a[11] => altsyncram_7do3:auto_generated.data_a[11]
data_a[12] => altsyncram_7do3:auto_generated.data_a[12]
data_a[13] => altsyncram_7do3:auto_generated.data_a[13]
data_a[14] => altsyncram_7do3:auto_generated.data_a[14]
data_a[15] => altsyncram_7do3:auto_generated.data_a[15]
data_a[16] => altsyncram_7do3:auto_generated.data_a[16]
data_a[17] => altsyncram_7do3:auto_generated.data_a[17]
data_a[18] => altsyncram_7do3:auto_generated.data_a[18]
data_a[19] => altsyncram_7do3:auto_generated.data_a[19]
data_a[20] => altsyncram_7do3:auto_generated.data_a[20]
data_a[21] => altsyncram_7do3:auto_generated.data_a[21]
data_a[22] => altsyncram_7do3:auto_generated.data_a[22]
data_a[23] => altsyncram_7do3:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
address_a[0] => altsyncram_7do3:auto_generated.address_a[0]
address_a[1] => altsyncram_7do3:auto_generated.address_a[1]
address_a[2] => altsyncram_7do3:auto_generated.address_a[2]
address_a[3] => altsyncram_7do3:auto_generated.address_a[3]
address_a[4] => altsyncram_7do3:auto_generated.address_a[4]
address_a[5] => altsyncram_7do3:auto_generated.address_a[5]
address_a[6] => altsyncram_7do3:auto_generated.address_a[6]
address_a[7] => altsyncram_7do3:auto_generated.address_a[7]
address_a[8] => altsyncram_7do3:auto_generated.address_a[8]
address_a[9] => altsyncram_7do3:auto_generated.address_a[9]
address_b[0] => altsyncram_7do3:auto_generated.address_b[0]
address_b[1] => altsyncram_7do3:auto_generated.address_b[1]
address_b[2] => altsyncram_7do3:auto_generated.address_b[2]
address_b[3] => altsyncram_7do3:auto_generated.address_b[3]
address_b[4] => altsyncram_7do3:auto_generated.address_b[4]
address_b[5] => altsyncram_7do3:auto_generated.address_b[5]
address_b[6] => altsyncram_7do3:auto_generated.address_b[6]
address_b[7] => altsyncram_7do3:auto_generated.address_b[7]
address_b[8] => altsyncram_7do3:auto_generated.address_b[8]
address_b[9] => altsyncram_7do3:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7do3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_7do3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_b[0] <= altsyncram_7do3:auto_generated.q_b[0]
q_b[1] <= altsyncram_7do3:auto_generated.q_b[1]
q_b[2] <= altsyncram_7do3:auto_generated.q_b[2]
q_b[3] <= altsyncram_7do3:auto_generated.q_b[3]
q_b[4] <= altsyncram_7do3:auto_generated.q_b[4]
q_b[5] <= altsyncram_7do3:auto_generated.q_b[5]
q_b[6] <= altsyncram_7do3:auto_generated.q_b[6]
q_b[7] <= altsyncram_7do3:auto_generated.q_b[7]
q_b[8] <= altsyncram_7do3:auto_generated.q_b[8]
q_b[9] <= altsyncram_7do3:auto_generated.q_b[9]
q_b[10] <= altsyncram_7do3:auto_generated.q_b[10]
q_b[11] <= altsyncram_7do3:auto_generated.q_b[11]
q_b[12] <= altsyncram_7do3:auto_generated.q_b[12]
q_b[13] <= altsyncram_7do3:auto_generated.q_b[13]
q_b[14] <= altsyncram_7do3:auto_generated.q_b[14]
q_b[15] <= altsyncram_7do3:auto_generated.q_b[15]
q_b[16] <= altsyncram_7do3:auto_generated.q_b[16]
q_b[17] <= altsyncram_7do3:auto_generated.q_b[17]
q_b[18] <= altsyncram_7do3:auto_generated.q_b[18]
q_b[19] <= altsyncram_7do3:auto_generated.q_b[19]
q_b[20] <= altsyncram_7do3:auto_generated.q_b[20]
q_b[21] <= altsyncram_7do3:auto_generated.q_b[21]
q_b[22] <= altsyncram_7do3:auto_generated.q_b[22]
q_b[23] <= altsyncram_7do3:auto_generated.q_b[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_7do3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component
dataa[0] => mult_hbu:auto_generated.dataa[0]
dataa[1] => mult_hbu:auto_generated.dataa[1]
dataa[2] => mult_hbu:auto_generated.dataa[2]
dataa[3] => mult_hbu:auto_generated.dataa[3]
dataa[4] => mult_hbu:auto_generated.dataa[4]
dataa[5] => mult_hbu:auto_generated.dataa[5]
dataa[6] => mult_hbu:auto_generated.dataa[6]
dataa[7] => mult_hbu:auto_generated.dataa[7]
dataa[8] => mult_hbu:auto_generated.dataa[8]
dataa[9] => mult_hbu:auto_generated.dataa[9]
dataa[10] => mult_hbu:auto_generated.dataa[10]
dataa[11] => mult_hbu:auto_generated.dataa[11]
dataa[12] => mult_hbu:auto_generated.dataa[12]
dataa[13] => mult_hbu:auto_generated.dataa[13]
dataa[14] => mult_hbu:auto_generated.dataa[14]
dataa[15] => mult_hbu:auto_generated.dataa[15]
dataa[16] => mult_hbu:auto_generated.dataa[16]
dataa[17] => mult_hbu:auto_generated.dataa[17]
datab[0] => mult_hbu:auto_generated.datab[0]
datab[1] => mult_hbu:auto_generated.datab[1]
datab[2] => mult_hbu:auto_generated.datab[2]
datab[3] => mult_hbu:auto_generated.datab[3]
datab[4] => mult_hbu:auto_generated.datab[4]
datab[5] => mult_hbu:auto_generated.datab[5]
datab[6] => mult_hbu:auto_generated.datab[6]
datab[7] => mult_hbu:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => mult_hbu:auto_generated.aclr
clock => mult_hbu:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_hbu:auto_generated.result[0]
result[1] <= mult_hbu:auto_generated.result[1]
result[2] <= mult_hbu:auto_generated.result[2]
result[3] <= mult_hbu:auto_generated.result[3]
result[4] <= mult_hbu:auto_generated.result[4]
result[5] <= mult_hbu:auto_generated.result[5]
result[6] <= mult_hbu:auto_generated.result[6]
result[7] <= mult_hbu:auto_generated.result[7]
result[8] <= mult_hbu:auto_generated.result[8]
result[9] <= mult_hbu:auto_generated.result[9]
result[10] <= mult_hbu:auto_generated.result[10]
result[11] <= mult_hbu:auto_generated.result[11]
result[12] <= mult_hbu:auto_generated.result[12]
result[13] <= mult_hbu:auto_generated.result[13]
result[14] <= mult_hbu:auto_generated.result[14]
result[15] <= mult_hbu:auto_generated.result[15]
result[16] <= mult_hbu:auto_generated.result[16]
result[17] <= mult_hbu:auto_generated.result[17]
result[18] <= mult_hbu:auto_generated.result[18]
result[19] <= mult_hbu:auto_generated.result[19]
result[20] <= mult_hbu:auto_generated.result[20]
result[21] <= mult_hbu:auto_generated.result[21]
result[22] <= mult_hbu:auto_generated.result[22]
result[23] <= mult_hbu:auto_generated.result[23]
result[24] <= mult_hbu:auto_generated.result[24]
result[25] <= mult_hbu:auto_generated.result[25]


|top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25


|top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component
dataa[0] => mult_t9u:auto_generated.dataa[0]
dataa[1] => mult_t9u:auto_generated.dataa[1]
dataa[2] => mult_t9u:auto_generated.dataa[2]
dataa[3] => mult_t9u:auto_generated.dataa[3]
dataa[4] => mult_t9u:auto_generated.dataa[4]
dataa[5] => mult_t9u:auto_generated.dataa[5]
dataa[6] => mult_t9u:auto_generated.dataa[6]
datab[0] => mult_t9u:auto_generated.datab[0]
datab[1] => mult_t9u:auto_generated.datab[1]
datab[2] => mult_t9u:auto_generated.datab[2]
datab[3] => mult_t9u:auto_generated.datab[3]
datab[4] => mult_t9u:auto_generated.datab[4]
datab[5] => mult_t9u:auto_generated.datab[5]
datab[6] => mult_t9u:auto_generated.datab[6]
datab[7] => mult_t9u:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => mult_t9u:auto_generated.aclr
clock => mult_t9u:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_t9u:auto_generated.result[0]
result[1] <= mult_t9u:auto_generated.result[1]
result[2] <= mult_t9u:auto_generated.result[2]
result[3] <= mult_t9u:auto_generated.result[3]
result[4] <= mult_t9u:auto_generated.result[4]
result[5] <= mult_t9u:auto_generated.result[5]
result[6] <= mult_t9u:auto_generated.result[6]
result[7] <= mult_t9u:auto_generated.result[7]
result[8] <= mult_t9u:auto_generated.result[8]
result[9] <= mult_t9u:auto_generated.result[9]
result[10] <= mult_t9u:auto_generated.result[10]
result[11] <= mult_t9u:auto_generated.result[11]
result[12] <= mult_t9u:auto_generated.result[12]
result[13] <= mult_t9u:auto_generated.result[13]
result[14] <= mult_t9u:auto_generated.result[14]


|top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14


|top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_roundsat_hpfir:\gen_outp_blk:0:outp_blk
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
enable => valid.DATAIN
datain[0] => ~NO_FANOUT~
datain[1] => ~NO_FANOUT~
datain[2] => ~NO_FANOUT~
datain[3] => ~NO_FANOUT~
datain[4] => ~NO_FANOUT~
datain[5] => ~NO_FANOUT~
datain[6] => ~NO_FANOUT~
datain[7] => ~NO_FANOUT~
datain[8] => ~NO_FANOUT~
datain[9] => ~NO_FANOUT~
datain[10] => ~NO_FANOUT~
datain[11] => ~NO_FANOUT~
datain[12] => ~NO_FANOUT~
datain[13] => ~NO_FANOUT~
datain[14] => ~NO_FANOUT~
datain[15] => ~NO_FANOUT~
datain[16] => ~NO_FANOUT~
datain[17] => ~NO_FANOUT~
datain[18] => dataout[0].DATAIN
datain[19] => dataout[1].DATAIN
datain[20] => dataout[2].DATAIN
datain[21] => dataout[3].DATAIN
datain[22] => dataout[4].DATAIN
datain[23] => dataout[5].DATAIN
datain[24] => dataout[6].DATAIN
datain[25] => dataout[7].DATAIN
datain[26] => dataout[8].DATAIN
datain[27] => dataout[9].DATAIN
datain[28] => dataout[10].DATAIN
datain[29] => dataout[11].DATAIN
datain[30] => dataout[12].DATAIN
datain[31] => dataout[13].DATAIN
datain[32] => dataout[14].DATAIN
datain[33] => dataout[15].DATAIN
datain[34] => dataout[16].DATAIN
datain[35] => dataout[17].DATAIN
datain[36] => dataout[18].DATAIN
datain[37] => dataout[19].DATAIN
datain[38] => dataout[20].DATAIN
datain[39] => dataout[21].DATAIN
datain[40] => dataout[22].DATAIN
datain[41] => dataout[23].DATAIN
valid <= enable.DB_MAX_OUTPUT_PORT_TYPE
dataout[0] <= datain[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= datain[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= datain[20].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= datain[21].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= datain[22].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= datain[23].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= datain[24].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= datain[25].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= datain[26].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= datain[27].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= datain[28].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= datain[29].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= datain[30].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= datain[31].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= datain[32].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= datain[33].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= datain[34].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= datain[35].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= datain[36].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= datain[37].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= datain[38].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= datain[39].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= datain[40].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= datain[41].DB_MAX_OUTPUT_PORT_TYPE


