

================================================================
== Vitis HLS Report for 'cnn'
================================================================
* Date:           Tue May 27 03:08:35 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cnn.prj
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.392 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  311007697|  311007697|  1.244 sec|  1.244 sec|  311007697|  311007697|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                          |                               |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_load_weight_S0_fu_428                 |load_weight_S0                 |   102477|   102477|   0.410 ms|   0.410 ms|  102477|  102477|       no|
        |grp_load_output_S0_fu_438                 |load_output_S0                 |    50253|    50253|   0.201 ms|   0.201 ms|   50253|   50253|       no|
        |grp_load_input_S0_fu_478                  |load_input_S0                  |    13074|    13074|  52.296 us|  52.296 us|   13074|   13074|       no|
        |grp_store_output_S0_fu_494                |store_output_S0                |    50252|    50252|   0.201 ms|   0.201 ms|   50252|   50252|       no|
        |grp_cnn_Pipeline_VITIS_LOOP_329_4_fu_534  |cnn_Pipeline_VITIS_LOOP_329_4  |     3872|     3872|  15.488 us|  15.488 us|    3872|    3872|       no|
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        +-----------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |                       |    Latency (cycles)   | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |    min    |    max    |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_304_1     |  311007696|  311007696|  19437981|          -|          -|    16|        no|
        | + VITIS_LOOP_319_2    |   19285248|   19285248|     75333|          -|          -|   256|        no|
        |  ++ VITIS_LOOP_328_3  |      62256|      62256|      3891|          -|          -|    16|        no|
        +-----------------------+-----------+-----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      682|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|  1655|   427612|   221525|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     2490|    -|
|Register             |        -|     -|      915|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|  1656|   428527|   224697|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    72|       54|       57|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    24|       18|       19|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+------+--------+--------+-----+
    |                 Instance                 |             Module            | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
    +------------------------------------------+-------------------------------+---------+------+--------+--------+-----+
    |grp_cnn_Pipeline_VITIS_LOOP_329_4_fu_534  |cnn_Pipeline_VITIS_LOOP_329_4  |        0|  1650|  425504|  217856|    0|
    |grp_load_input_S0_fu_478                  |load_input_S0                  |        0|     2|     331|     779|    0|
    |grp_load_output_S0_fu_438                 |load_output_S0                 |        0|     1|     753|     939|    0|
    |grp_load_weight_S0_fu_428                 |load_weight_S0                 |        0|     1|     275|    1002|    0|
    |grp_store_output_S0_fu_494                |store_output_S0                |        0|     1|     749|     949|    0|
    +------------------------------------------+-------------------------------+---------+------+--------+--------+-----+
    |Total                                     |                               |        0|  1655|  427612|  221525|    0|
    +------------------------------------------+-------------------------------+---------+------+--------+--------+-----+

    * DSP: 
    +------------------------------------+-------------------------------+----------------+
    |              Instance              |             Module            |   Expression   |
    +------------------------------------+-------------------------------+----------------+
    |am_addmul_13ns_9ns_5ns_19_4_1_U817  |am_addmul_13ns_9ns_5ns_19_4_1  |  (i0 + i1) * i2|
    +------------------------------------+-------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln319_fu_636_p2              |         +|   0|  0|  16|           9|           1|
    |add_ln328_fu_661_p2              |         +|   0|  0|  12|           5|           1|
    |add_ln349_1_fu_884_p2            |         +|   0|  0|  24|          17|           5|
    |empty_49_fu_704_p2               |         +|   0|  0|  24|          17|           1|
    |empty_50_fu_714_p2               |         +|   0|  0|  24|          17|           2|
    |empty_51_fu_724_p2               |         +|   0|  0|  24|          17|           2|
    |empty_52_fu_734_p2               |         +|   0|  0|  24|          17|           3|
    |empty_53_fu_744_p2               |         +|   0|  0|  24|          17|           3|
    |empty_54_fu_754_p2               |         +|   0|  0|  24|          17|           3|
    |empty_55_fu_764_p2               |         +|   0|  0|  24|          17|           3|
    |empty_56_fu_774_p2               |         +|   0|  0|  24|          17|           4|
    |empty_57_fu_784_p2               |         +|   0|  0|  24|          17|           4|
    |empty_58_fu_794_p2               |         +|   0|  0|  24|          17|           4|
    |empty_59_fu_804_p2               |         +|   0|  0|  24|          17|           4|
    |empty_60_fu_814_p2               |         +|   0|  0|  24|          17|           4|
    |empty_61_fu_824_p2               |         +|   0|  0|  24|          17|           4|
    |empty_62_fu_834_p2               |         +|   0|  0|  24|          17|           4|
    |empty_63_fu_844_p2               |         +|   0|  0|  24|          17|           4|
    |empty_64_fu_854_p2               |         +|   0|  0|  24|          17|           5|
    |empty_65_fu_864_p2               |         +|   0|  0|  24|          17|           5|
    |empty_66_fu_874_p2               |         +|   0|  0|  24|          17|           5|
    |empty_67_fu_894_p2               |         +|   0|  0|  24|          17|           5|
    |empty_68_fu_904_p2               |         +|   0|  0|  24|          17|           5|
    |empty_69_fu_914_p2               |         +|   0|  0|  24|          17|           5|
    |empty_70_fu_924_p2               |         +|   0|  0|  24|          17|           5|
    |empty_71_fu_934_p2               |         +|   0|  0|  24|          17|           5|
    |i0_2_fu_618_p2                   |         +|   0|  0|  12|           5|           1|
    |empty_fu_691_p2                  |         -|   0|  0|  21|          14|          14|
    |icmp_ln304_fu_612_p2             |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln319_fu_630_p2             |      icmp|   0|  0|  17|           9|          10|
    |icmp_ln328_fu_655_p2             |      icmp|   0|  0|  13|           5|           6|
    |ap_block_state3_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 682|         461|         134|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  129|         26|    1|         26|
    |i0_fu_174                    |    9|          2|    5|         10|
    |i1_reg_417                   |    9|          2|    5|         10|
    |input_0_address0             |   14|          3|   14|         42|
    |input_0_ce0                  |   14|          3|    1|          3|
    |input_0_ce1                  |    9|          2|    1|          2|
    |input_0_ce10                 |    9|          2|    1|          2|
    |input_0_ce11                 |    9|          2|    1|          2|
    |input_0_ce12                 |    9|          2|    1|          2|
    |input_0_ce13                 |    9|          2|    1|          2|
    |input_0_ce14                 |    9|          2|    1|          2|
    |input_0_ce15                 |    9|          2|    1|          2|
    |input_0_ce16                 |    9|          2|    1|          2|
    |input_0_ce2                  |    9|          2|    1|          2|
    |input_0_ce3                  |    9|          2|    1|          2|
    |input_0_ce4                  |    9|          2|    1|          2|
    |input_0_ce5                  |    9|          2|    1|          2|
    |input_0_ce6                  |    9|          2|    1|          2|
    |input_0_ce7                  |    9|          2|    1|          2|
    |input_0_ce8                  |    9|          2|    1|          2|
    |input_0_ce9                  |    9|          2|    1|          2|
    |input_0_we0                  |    9|          2|    1|          2|
    |input_1_address0             |   14|          3|   14|         42|
    |input_1_ce0                  |   14|          3|    1|          3|
    |input_1_ce1                  |    9|          2|    1|          2|
    |input_1_ce10                 |    9|          2|    1|          2|
    |input_1_ce11                 |    9|          2|    1|          2|
    |input_1_ce12                 |    9|          2|    1|          2|
    |input_1_ce13                 |    9|          2|    1|          2|
    |input_1_ce14                 |    9|          2|    1|          2|
    |input_1_ce15                 |    9|          2|    1|          2|
    |input_1_ce16                 |    9|          2|    1|          2|
    |input_1_ce2                  |    9|          2|    1|          2|
    |input_1_ce3                  |    9|          2|    1|          2|
    |input_1_ce4                  |    9|          2|    1|          2|
    |input_1_ce5                  |    9|          2|    1|          2|
    |input_1_ce6                  |    9|          2|    1|          2|
    |input_1_ce7                  |    9|          2|    1|          2|
    |input_1_ce8                  |    9|          2|    1|          2|
    |input_1_ce9                  |    9|          2|    1|          2|
    |input_1_we0                  |    9|          2|    1|          2|
    |input_2_address0             |   14|          3|   14|         42|
    |input_2_ce0                  |   14|          3|    1|          3|
    |input_2_ce1                  |    9|          2|    1|          2|
    |input_2_ce10                 |    9|          2|    1|          2|
    |input_2_ce11                 |    9|          2|    1|          2|
    |input_2_ce12                 |    9|          2|    1|          2|
    |input_2_ce13                 |    9|          2|    1|          2|
    |input_2_ce14                 |    9|          2|    1|          2|
    |input_2_ce15                 |    9|          2|    1|          2|
    |input_2_ce16                 |    9|          2|    1|          2|
    |input_2_ce2                  |    9|          2|    1|          2|
    |input_2_ce3                  |    9|          2|    1|          2|
    |input_2_ce4                  |    9|          2|    1|          2|
    |input_2_ce5                  |    9|          2|    1|          2|
    |input_2_ce6                  |    9|          2|    1|          2|
    |input_2_ce7                  |    9|          2|    1|          2|
    |input_2_ce8                  |    9|          2|    1|          2|
    |input_2_ce9                  |    9|          2|    1|          2|
    |input_2_we0                  |    9|          2|    1|          2|
    |input_3_address0             |   14|          3|   14|         42|
    |input_3_ce0                  |   14|          3|    1|          3|
    |input_3_ce1                  |    9|          2|    1|          2|
    |input_3_ce10                 |    9|          2|    1|          2|
    |input_3_ce11                 |    9|          2|    1|          2|
    |input_3_ce12                 |    9|          2|    1|          2|
    |input_3_ce13                 |    9|          2|    1|          2|
    |input_3_ce14                 |    9|          2|    1|          2|
    |input_3_ce15                 |    9|          2|    1|          2|
    |input_3_ce16                 |    9|          2|    1|          2|
    |input_3_ce2                  |    9|          2|    1|          2|
    |input_3_ce3                  |    9|          2|    1|          2|
    |input_3_ce4                  |    9|          2|    1|          2|
    |input_3_ce5                  |    9|          2|    1|          2|
    |input_3_ce6                  |    9|          2|    1|          2|
    |input_3_ce7                  |    9|          2|    1|          2|
    |input_3_ce8                  |    9|          2|    1|          2|
    |input_3_ce9                  |    9|          2|    1|          2|
    |input_3_we0                  |    9|          2|    1|          2|
    |j_reg_405                    |    9|          2|    9|         18|
    |m_axi_kernel_input_ARVALID   |    9|          2|    1|          2|
    |m_axi_kernel_input_RREADY    |    9|          2|    1|          2|
    |m_axi_kernel_output_ARVALID  |    9|          2|    1|          2|
    |m_axi_kernel_output_AWVALID  |    9|          2|    1|          2|
    |m_axi_kernel_output_BREADY   |    9|          2|    1|          2|
    |m_axi_kernel_output_RREADY   |    9|          2|    1|          2|
    |m_axi_kernel_output_WVALID   |    9|          2|    1|          2|
    |m_axi_kernel_weight_ARVALID  |    9|          2|    1|          2|
    |m_axi_kernel_weight_RREADY   |    9|          2|    1|          2|
    |output_0_address0            |   20|          4|   16|         64|
    |output_0_ce0                 |   20|          4|    1|          4|
    |output_0_ce1                 |    9|          2|    1|          2|
    |output_0_d0                  |   14|          3|   32|         96|
    |output_0_we0                 |   14|          3|    1|          3|
    |output_0_we1                 |    9|          2|    1|          2|
    |output_10_address0           |   20|          4|   16|         64|
    |output_10_ce0                |   20|          4|    1|          4|
    |output_10_ce1                |    9|          2|    1|          2|
    |output_10_d0                 |   14|          3|   32|         96|
    |output_10_we0                |   14|          3|    1|          3|
    |output_10_we1                |    9|          2|    1|          2|
    |output_11_address0           |   20|          4|   16|         64|
    |output_11_ce0                |   20|          4|    1|          4|
    |output_11_ce1                |    9|          2|    1|          2|
    |output_11_d0                 |   14|          3|   32|         96|
    |output_11_we0                |   14|          3|    1|          3|
    |output_11_we1                |    9|          2|    1|          2|
    |output_12_address0           |   20|          4|   16|         64|
    |output_12_ce0                |   20|          4|    1|          4|
    |output_12_ce1                |    9|          2|    1|          2|
    |output_12_d0                 |   14|          3|   32|         96|
    |output_12_we0                |   14|          3|    1|          3|
    |output_12_we1                |    9|          2|    1|          2|
    |output_13_address0           |   20|          4|   16|         64|
    |output_13_ce0                |   20|          4|    1|          4|
    |output_13_ce1                |    9|          2|    1|          2|
    |output_13_d0                 |   14|          3|   32|         96|
    |output_13_we0                |   14|          3|    1|          3|
    |output_13_we1                |    9|          2|    1|          2|
    |output_14_address0           |   20|          4|   16|         64|
    |output_14_ce0                |   20|          4|    1|          4|
    |output_14_ce1                |    9|          2|    1|          2|
    |output_14_d0                 |   14|          3|   32|         96|
    |output_14_we0                |   14|          3|    1|          3|
    |output_14_we1                |    9|          2|    1|          2|
    |output_15_address0           |   20|          4|   16|         64|
    |output_15_ce0                |   20|          4|    1|          4|
    |output_15_ce1                |    9|          2|    1|          2|
    |output_15_d0                 |   14|          3|   32|         96|
    |output_15_we0                |   14|          3|    1|          3|
    |output_15_we1                |    9|          2|    1|          2|
    |output_1_address0            |   20|          4|   16|         64|
    |output_1_ce0                 |   20|          4|    1|          4|
    |output_1_ce1                 |    9|          2|    1|          2|
    |output_1_d0                  |   14|          3|   32|         96|
    |output_1_we0                 |   14|          3|    1|          3|
    |output_1_we1                 |    9|          2|    1|          2|
    |output_2_address0            |   20|          4|   16|         64|
    |output_2_ce0                 |   20|          4|    1|          4|
    |output_2_ce1                 |    9|          2|    1|          2|
    |output_2_d0                  |   14|          3|   32|         96|
    |output_2_we0                 |   14|          3|    1|          3|
    |output_2_we1                 |    9|          2|    1|          2|
    |output_3_address0            |   20|          4|   16|         64|
    |output_3_ce0                 |   20|          4|    1|          4|
    |output_3_ce1                 |    9|          2|    1|          2|
    |output_3_d0                  |   14|          3|   32|         96|
    |output_3_we0                 |   14|          3|    1|          3|
    |output_3_we1                 |    9|          2|    1|          2|
    |output_4_address0            |   20|          4|   16|         64|
    |output_4_ce0                 |   20|          4|    1|          4|
    |output_4_ce1                 |    9|          2|    1|          2|
    |output_4_d0                  |   14|          3|   32|         96|
    |output_4_we0                 |   14|          3|    1|          3|
    |output_4_we1                 |    9|          2|    1|          2|
    |output_5_address0            |   20|          4|   16|         64|
    |output_5_ce0                 |   20|          4|    1|          4|
    |output_5_ce1                 |    9|          2|    1|          2|
    |output_5_d0                  |   14|          3|   32|         96|
    |output_5_we0                 |   14|          3|    1|          3|
    |output_5_we1                 |    9|          2|    1|          2|
    |output_6_address0            |   20|          4|   16|         64|
    |output_6_ce0                 |   20|          4|    1|          4|
    |output_6_ce1                 |    9|          2|    1|          2|
    |output_6_d0                  |   14|          3|   32|         96|
    |output_6_we0                 |   14|          3|    1|          3|
    |output_6_we1                 |    9|          2|    1|          2|
    |output_7_address0            |   20|          4|   16|         64|
    |output_7_ce0                 |   20|          4|    1|          4|
    |output_7_ce1                 |    9|          2|    1|          2|
    |output_7_d0                  |   14|          3|   32|         96|
    |output_7_we0                 |   14|          3|    1|          3|
    |output_7_we1                 |    9|          2|    1|          2|
    |output_8_address0            |   20|          4|   16|         64|
    |output_8_ce0                 |   20|          4|    1|          4|
    |output_8_ce1                 |    9|          2|    1|          2|
    |output_8_d0                  |   14|          3|   32|         96|
    |output_8_we0                 |   14|          3|    1|          3|
    |output_8_we1                 |    9|          2|    1|          2|
    |output_9_address0            |   20|          4|   16|         64|
    |output_9_ce0                 |   20|          4|    1|          4|
    |output_9_ce1                 |    9|          2|    1|          2|
    |output_9_d0                  |   14|          3|   32|         96|
    |output_9_we0                 |   14|          3|    1|          3|
    |output_9_we1                 |    9|          2|    1|          2|
    |weight_address0              |   65|         15|   17|        255|
    |weight_address1              |   65|         13|   17|        221|
    |weight_ce0                   |   14|          3|    1|          3|
    |weight_we0                   |    9|          2|    1|          2|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        | 2490|        531| 1025|       3615|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |add_ln319_reg_994                                      |   9|   0|    9|          0|
    |add_ln328_reg_1012                                     |   5|   0|    5|          0|
    |ap_CS_fsm                                              |  25|   0|   25|          0|
    |empty_reg_1017                                         |   9|   0|   14|          5|
    |grp_cnn_Pipeline_VITIS_LOOP_329_4_fu_534_ap_start_reg  |   1|   0|    1|          0|
    |grp_load_input_S0_fu_478_ap_start_reg                  |   1|   0|    1|          0|
    |grp_load_output_S0_fu_438_ap_start_reg                 |   1|   0|    1|          0|
    |grp_load_weight_S0_fu_428_ap_start_reg                 |   1|   0|    1|          0|
    |grp_store_output_S0_fu_494_ap_start_reg                |   1|   0|    1|          0|
    |i0_2_reg_979                                           |   5|   0|    5|          0|
    |i0_fu_174                                              |   5|   0|    5|          0|
    |i1_reg_417                                             |   5|   0|    5|          0|
    |j_reg_405                                              |   9|   0|    9|          0|
    |trunc_ln304_reg_984                                    |   4|   0|    4|          0|
    |trunc_ln326_reg_999                                    |   8|   0|    8|          0|
    |trunc_ln349_reg_1022                                   |  17|   0|   17|          0|
    |weight_load_10_reg_1165                                |  32|   0|   32|          0|
    |weight_load_11_reg_1180                                |  32|   0|   32|          0|
    |weight_load_12_reg_1185                                |  32|   0|   32|          0|
    |weight_load_13_reg_1200                                |  32|   0|   32|          0|
    |weight_load_14_reg_1205                                |  32|   0|   32|          0|
    |weight_load_15_reg_1220                                |  32|   0|   32|          0|
    |weight_load_16_reg_1225                                |  32|   0|   32|          0|
    |weight_load_17_reg_1240                                |  32|   0|   32|          0|
    |weight_load_18_reg_1245                                |  32|   0|   32|          0|
    |weight_load_19_reg_1260                                |  32|   0|   32|          0|
    |weight_load_1_reg_1080                                 |  32|   0|   32|          0|
    |weight_load_20_reg_1265                                |  32|   0|   32|          0|
    |weight_load_21_reg_1280                                |  32|   0|   32|          0|
    |weight_load_22_reg_1285                                |  32|   0|   32|          0|
    |weight_load_23_reg_1290                                |  32|   0|   32|          0|
    |weight_load_24_reg_1295                                |  32|   0|   32|          0|
    |weight_load_2_reg_1085                                 |  32|   0|   32|          0|
    |weight_load_3_reg_1100                                 |  32|   0|   32|          0|
    |weight_load_4_reg_1105                                 |  32|   0|   32|          0|
    |weight_load_5_reg_1120                                 |  32|   0|   32|          0|
    |weight_load_6_reg_1125                                 |  32|   0|   32|          0|
    |weight_load_7_reg_1140                                 |  32|   0|   32|          0|
    |weight_load_8_reg_1145                                 |  32|   0|   32|          0|
    |weight_load_9_reg_1160                                 |  32|   0|   32|          0|
    |weight_load_reg_1065                                   |  32|   0|   32|          0|
    |zext_ln319_reg_1004                                    |   9|   0|   14|          5|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  | 915|   0|  925|         10|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|            cnn|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|            cnn|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|            cnn|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|            cnn|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|            cnn|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|            cnn|  return value|
|input_0_address0              |  out|   14|   ap_memory|        input_0|         array|
|input_0_ce0                   |  out|    1|   ap_memory|        input_0|         array|
|input_0_we0                   |  out|    1|   ap_memory|        input_0|         array|
|input_0_d0                    |  out|   32|   ap_memory|        input_0|         array|
|input_0_q0                    |   in|   32|   ap_memory|        input_0|         array|
|input_0_address1              |  out|   14|   ap_memory|        input_0|         array|
|input_0_ce1                   |  out|    1|   ap_memory|        input_0|         array|
|input_0_q1                    |   in|   32|   ap_memory|        input_0|         array|
|input_0_address2              |  out|   14|   ap_memory|        input_0|         array|
|input_0_ce2                   |  out|    1|   ap_memory|        input_0|         array|
|input_0_q2                    |   in|   32|   ap_memory|        input_0|         array|
|input_0_address3              |  out|   14|   ap_memory|        input_0|         array|
|input_0_ce3                   |  out|    1|   ap_memory|        input_0|         array|
|input_0_q3                    |   in|   32|   ap_memory|        input_0|         array|
|input_0_address4              |  out|   14|   ap_memory|        input_0|         array|
|input_0_ce4                   |  out|    1|   ap_memory|        input_0|         array|
|input_0_q4                    |   in|   32|   ap_memory|        input_0|         array|
|input_0_address5              |  out|   14|   ap_memory|        input_0|         array|
|input_0_ce5                   |  out|    1|   ap_memory|        input_0|         array|
|input_0_q5                    |   in|   32|   ap_memory|        input_0|         array|
|input_0_address6              |  out|   14|   ap_memory|        input_0|         array|
|input_0_ce6                   |  out|    1|   ap_memory|        input_0|         array|
|input_0_q6                    |   in|   32|   ap_memory|        input_0|         array|
|input_0_address7              |  out|   14|   ap_memory|        input_0|         array|
|input_0_ce7                   |  out|    1|   ap_memory|        input_0|         array|
|input_0_q7                    |   in|   32|   ap_memory|        input_0|         array|
|input_0_address8              |  out|   14|   ap_memory|        input_0|         array|
|input_0_ce8                   |  out|    1|   ap_memory|        input_0|         array|
|input_0_q8                    |   in|   32|   ap_memory|        input_0|         array|
|input_0_address9              |  out|   14|   ap_memory|        input_0|         array|
|input_0_ce9                   |  out|    1|   ap_memory|        input_0|         array|
|input_0_q9                    |   in|   32|   ap_memory|        input_0|         array|
|input_0_address10             |  out|   14|   ap_memory|        input_0|         array|
|input_0_ce10                  |  out|    1|   ap_memory|        input_0|         array|
|input_0_q10                   |   in|   32|   ap_memory|        input_0|         array|
|input_0_address11             |  out|   14|   ap_memory|        input_0|         array|
|input_0_ce11                  |  out|    1|   ap_memory|        input_0|         array|
|input_0_q11                   |   in|   32|   ap_memory|        input_0|         array|
|input_0_address12             |  out|   14|   ap_memory|        input_0|         array|
|input_0_ce12                  |  out|    1|   ap_memory|        input_0|         array|
|input_0_q12                   |   in|   32|   ap_memory|        input_0|         array|
|input_0_address13             |  out|   14|   ap_memory|        input_0|         array|
|input_0_ce13                  |  out|    1|   ap_memory|        input_0|         array|
|input_0_q13                   |   in|   32|   ap_memory|        input_0|         array|
|input_0_address14             |  out|   14|   ap_memory|        input_0|         array|
|input_0_ce14                  |  out|    1|   ap_memory|        input_0|         array|
|input_0_q14                   |   in|   32|   ap_memory|        input_0|         array|
|input_0_address15             |  out|   14|   ap_memory|        input_0|         array|
|input_0_ce15                  |  out|    1|   ap_memory|        input_0|         array|
|input_0_q15                   |   in|   32|   ap_memory|        input_0|         array|
|input_0_address16             |  out|   14|   ap_memory|        input_0|         array|
|input_0_ce16                  |  out|    1|   ap_memory|        input_0|         array|
|input_0_q16                   |   in|   32|   ap_memory|        input_0|         array|
|input_1_address0              |  out|   14|   ap_memory|        input_1|         array|
|input_1_ce0                   |  out|    1|   ap_memory|        input_1|         array|
|input_1_we0                   |  out|    1|   ap_memory|        input_1|         array|
|input_1_d0                    |  out|   32|   ap_memory|        input_1|         array|
|input_1_q0                    |   in|   32|   ap_memory|        input_1|         array|
|input_1_address1              |  out|   14|   ap_memory|        input_1|         array|
|input_1_ce1                   |  out|    1|   ap_memory|        input_1|         array|
|input_1_q1                    |   in|   32|   ap_memory|        input_1|         array|
|input_1_address2              |  out|   14|   ap_memory|        input_1|         array|
|input_1_ce2                   |  out|    1|   ap_memory|        input_1|         array|
|input_1_q2                    |   in|   32|   ap_memory|        input_1|         array|
|input_1_address3              |  out|   14|   ap_memory|        input_1|         array|
|input_1_ce3                   |  out|    1|   ap_memory|        input_1|         array|
|input_1_q3                    |   in|   32|   ap_memory|        input_1|         array|
|input_1_address4              |  out|   14|   ap_memory|        input_1|         array|
|input_1_ce4                   |  out|    1|   ap_memory|        input_1|         array|
|input_1_q4                    |   in|   32|   ap_memory|        input_1|         array|
|input_1_address5              |  out|   14|   ap_memory|        input_1|         array|
|input_1_ce5                   |  out|    1|   ap_memory|        input_1|         array|
|input_1_q5                    |   in|   32|   ap_memory|        input_1|         array|
|input_1_address6              |  out|   14|   ap_memory|        input_1|         array|
|input_1_ce6                   |  out|    1|   ap_memory|        input_1|         array|
|input_1_q6                    |   in|   32|   ap_memory|        input_1|         array|
|input_1_address7              |  out|   14|   ap_memory|        input_1|         array|
|input_1_ce7                   |  out|    1|   ap_memory|        input_1|         array|
|input_1_q7                    |   in|   32|   ap_memory|        input_1|         array|
|input_1_address8              |  out|   14|   ap_memory|        input_1|         array|
|input_1_ce8                   |  out|    1|   ap_memory|        input_1|         array|
|input_1_q8                    |   in|   32|   ap_memory|        input_1|         array|
|input_1_address9              |  out|   14|   ap_memory|        input_1|         array|
|input_1_ce9                   |  out|    1|   ap_memory|        input_1|         array|
|input_1_q9                    |   in|   32|   ap_memory|        input_1|         array|
|input_1_address10             |  out|   14|   ap_memory|        input_1|         array|
|input_1_ce10                  |  out|    1|   ap_memory|        input_1|         array|
|input_1_q10                   |   in|   32|   ap_memory|        input_1|         array|
|input_1_address11             |  out|   14|   ap_memory|        input_1|         array|
|input_1_ce11                  |  out|    1|   ap_memory|        input_1|         array|
|input_1_q11                   |   in|   32|   ap_memory|        input_1|         array|
|input_1_address12             |  out|   14|   ap_memory|        input_1|         array|
|input_1_ce12                  |  out|    1|   ap_memory|        input_1|         array|
|input_1_q12                   |   in|   32|   ap_memory|        input_1|         array|
|input_1_address13             |  out|   14|   ap_memory|        input_1|         array|
|input_1_ce13                  |  out|    1|   ap_memory|        input_1|         array|
|input_1_q13                   |   in|   32|   ap_memory|        input_1|         array|
|input_1_address14             |  out|   14|   ap_memory|        input_1|         array|
|input_1_ce14                  |  out|    1|   ap_memory|        input_1|         array|
|input_1_q14                   |   in|   32|   ap_memory|        input_1|         array|
|input_1_address15             |  out|   14|   ap_memory|        input_1|         array|
|input_1_ce15                  |  out|    1|   ap_memory|        input_1|         array|
|input_1_q15                   |   in|   32|   ap_memory|        input_1|         array|
|input_1_address16             |  out|   14|   ap_memory|        input_1|         array|
|input_1_ce16                  |  out|    1|   ap_memory|        input_1|         array|
|input_1_q16                   |   in|   32|   ap_memory|        input_1|         array|
|input_2_address0              |  out|   14|   ap_memory|        input_2|         array|
|input_2_ce0                   |  out|    1|   ap_memory|        input_2|         array|
|input_2_we0                   |  out|    1|   ap_memory|        input_2|         array|
|input_2_d0                    |  out|   32|   ap_memory|        input_2|         array|
|input_2_q0                    |   in|   32|   ap_memory|        input_2|         array|
|input_2_address1              |  out|   14|   ap_memory|        input_2|         array|
|input_2_ce1                   |  out|    1|   ap_memory|        input_2|         array|
|input_2_q1                    |   in|   32|   ap_memory|        input_2|         array|
|input_2_address2              |  out|   14|   ap_memory|        input_2|         array|
|input_2_ce2                   |  out|    1|   ap_memory|        input_2|         array|
|input_2_q2                    |   in|   32|   ap_memory|        input_2|         array|
|input_2_address3              |  out|   14|   ap_memory|        input_2|         array|
|input_2_ce3                   |  out|    1|   ap_memory|        input_2|         array|
|input_2_q3                    |   in|   32|   ap_memory|        input_2|         array|
|input_2_address4              |  out|   14|   ap_memory|        input_2|         array|
|input_2_ce4                   |  out|    1|   ap_memory|        input_2|         array|
|input_2_q4                    |   in|   32|   ap_memory|        input_2|         array|
|input_2_address5              |  out|   14|   ap_memory|        input_2|         array|
|input_2_ce5                   |  out|    1|   ap_memory|        input_2|         array|
|input_2_q5                    |   in|   32|   ap_memory|        input_2|         array|
|input_2_address6              |  out|   14|   ap_memory|        input_2|         array|
|input_2_ce6                   |  out|    1|   ap_memory|        input_2|         array|
|input_2_q6                    |   in|   32|   ap_memory|        input_2|         array|
|input_2_address7              |  out|   14|   ap_memory|        input_2|         array|
|input_2_ce7                   |  out|    1|   ap_memory|        input_2|         array|
|input_2_q7                    |   in|   32|   ap_memory|        input_2|         array|
|input_2_address8              |  out|   14|   ap_memory|        input_2|         array|
|input_2_ce8                   |  out|    1|   ap_memory|        input_2|         array|
|input_2_q8                    |   in|   32|   ap_memory|        input_2|         array|
|input_2_address9              |  out|   14|   ap_memory|        input_2|         array|
|input_2_ce9                   |  out|    1|   ap_memory|        input_2|         array|
|input_2_q9                    |   in|   32|   ap_memory|        input_2|         array|
|input_2_address10             |  out|   14|   ap_memory|        input_2|         array|
|input_2_ce10                  |  out|    1|   ap_memory|        input_2|         array|
|input_2_q10                   |   in|   32|   ap_memory|        input_2|         array|
|input_2_address11             |  out|   14|   ap_memory|        input_2|         array|
|input_2_ce11                  |  out|    1|   ap_memory|        input_2|         array|
|input_2_q11                   |   in|   32|   ap_memory|        input_2|         array|
|input_2_address12             |  out|   14|   ap_memory|        input_2|         array|
|input_2_ce12                  |  out|    1|   ap_memory|        input_2|         array|
|input_2_q12                   |   in|   32|   ap_memory|        input_2|         array|
|input_2_address13             |  out|   14|   ap_memory|        input_2|         array|
|input_2_ce13                  |  out|    1|   ap_memory|        input_2|         array|
|input_2_q13                   |   in|   32|   ap_memory|        input_2|         array|
|input_2_address14             |  out|   14|   ap_memory|        input_2|         array|
|input_2_ce14                  |  out|    1|   ap_memory|        input_2|         array|
|input_2_q14                   |   in|   32|   ap_memory|        input_2|         array|
|input_2_address15             |  out|   14|   ap_memory|        input_2|         array|
|input_2_ce15                  |  out|    1|   ap_memory|        input_2|         array|
|input_2_q15                   |   in|   32|   ap_memory|        input_2|         array|
|input_2_address16             |  out|   14|   ap_memory|        input_2|         array|
|input_2_ce16                  |  out|    1|   ap_memory|        input_2|         array|
|input_2_q16                   |   in|   32|   ap_memory|        input_2|         array|
|input_3_address0              |  out|   14|   ap_memory|        input_3|         array|
|input_3_ce0                   |  out|    1|   ap_memory|        input_3|         array|
|input_3_we0                   |  out|    1|   ap_memory|        input_3|         array|
|input_3_d0                    |  out|   32|   ap_memory|        input_3|         array|
|input_3_q0                    |   in|   32|   ap_memory|        input_3|         array|
|input_3_address1              |  out|   14|   ap_memory|        input_3|         array|
|input_3_ce1                   |  out|    1|   ap_memory|        input_3|         array|
|input_3_q1                    |   in|   32|   ap_memory|        input_3|         array|
|input_3_address2              |  out|   14|   ap_memory|        input_3|         array|
|input_3_ce2                   |  out|    1|   ap_memory|        input_3|         array|
|input_3_q2                    |   in|   32|   ap_memory|        input_3|         array|
|input_3_address3              |  out|   14|   ap_memory|        input_3|         array|
|input_3_ce3                   |  out|    1|   ap_memory|        input_3|         array|
|input_3_q3                    |   in|   32|   ap_memory|        input_3|         array|
|input_3_address4              |  out|   14|   ap_memory|        input_3|         array|
|input_3_ce4                   |  out|    1|   ap_memory|        input_3|         array|
|input_3_q4                    |   in|   32|   ap_memory|        input_3|         array|
|input_3_address5              |  out|   14|   ap_memory|        input_3|         array|
|input_3_ce5                   |  out|    1|   ap_memory|        input_3|         array|
|input_3_q5                    |   in|   32|   ap_memory|        input_3|         array|
|input_3_address6              |  out|   14|   ap_memory|        input_3|         array|
|input_3_ce6                   |  out|    1|   ap_memory|        input_3|         array|
|input_3_q6                    |   in|   32|   ap_memory|        input_3|         array|
|input_3_address7              |  out|   14|   ap_memory|        input_3|         array|
|input_3_ce7                   |  out|    1|   ap_memory|        input_3|         array|
|input_3_q7                    |   in|   32|   ap_memory|        input_3|         array|
|input_3_address8              |  out|   14|   ap_memory|        input_3|         array|
|input_3_ce8                   |  out|    1|   ap_memory|        input_3|         array|
|input_3_q8                    |   in|   32|   ap_memory|        input_3|         array|
|input_3_address9              |  out|   14|   ap_memory|        input_3|         array|
|input_3_ce9                   |  out|    1|   ap_memory|        input_3|         array|
|input_3_q9                    |   in|   32|   ap_memory|        input_3|         array|
|input_3_address10             |  out|   14|   ap_memory|        input_3|         array|
|input_3_ce10                  |  out|    1|   ap_memory|        input_3|         array|
|input_3_q10                   |   in|   32|   ap_memory|        input_3|         array|
|input_3_address11             |  out|   14|   ap_memory|        input_3|         array|
|input_3_ce11                  |  out|    1|   ap_memory|        input_3|         array|
|input_3_q11                   |   in|   32|   ap_memory|        input_3|         array|
|input_3_address12             |  out|   14|   ap_memory|        input_3|         array|
|input_3_ce12                  |  out|    1|   ap_memory|        input_3|         array|
|input_3_q12                   |   in|   32|   ap_memory|        input_3|         array|
|input_3_address13             |  out|   14|   ap_memory|        input_3|         array|
|input_3_ce13                  |  out|    1|   ap_memory|        input_3|         array|
|input_3_q13                   |   in|   32|   ap_memory|        input_3|         array|
|input_3_address14             |  out|   14|   ap_memory|        input_3|         array|
|input_3_ce14                  |  out|    1|   ap_memory|        input_3|         array|
|input_3_q14                   |   in|   32|   ap_memory|        input_3|         array|
|input_3_address15             |  out|   14|   ap_memory|        input_3|         array|
|input_3_ce15                  |  out|    1|   ap_memory|        input_3|         array|
|input_3_q15                   |   in|   32|   ap_memory|        input_3|         array|
|input_3_address16             |  out|   14|   ap_memory|        input_3|         array|
|input_3_ce16                  |  out|    1|   ap_memory|        input_3|         array|
|input_3_q16                   |   in|   32|   ap_memory|        input_3|         array|
|output_0_address0             |  out|   16|   ap_memory|       output_0|         array|
|output_0_ce0                  |  out|    1|   ap_memory|       output_0|         array|
|output_0_we0                  |  out|    1|   ap_memory|       output_0|         array|
|output_0_d0                   |  out|   32|   ap_memory|       output_0|         array|
|output_0_q0                   |   in|   32|   ap_memory|       output_0|         array|
|output_0_address1             |  out|   16|   ap_memory|       output_0|         array|
|output_0_ce1                  |  out|    1|   ap_memory|       output_0|         array|
|output_0_we1                  |  out|    1|   ap_memory|       output_0|         array|
|output_0_d1                   |  out|   32|   ap_memory|       output_0|         array|
|output_0_q1                   |   in|   32|   ap_memory|       output_0|         array|
|output_1_address0             |  out|   16|   ap_memory|       output_1|         array|
|output_1_ce0                  |  out|    1|   ap_memory|       output_1|         array|
|output_1_we0                  |  out|    1|   ap_memory|       output_1|         array|
|output_1_d0                   |  out|   32|   ap_memory|       output_1|         array|
|output_1_q0                   |   in|   32|   ap_memory|       output_1|         array|
|output_1_address1             |  out|   16|   ap_memory|       output_1|         array|
|output_1_ce1                  |  out|    1|   ap_memory|       output_1|         array|
|output_1_we1                  |  out|    1|   ap_memory|       output_1|         array|
|output_1_d1                   |  out|   32|   ap_memory|       output_1|         array|
|output_1_q1                   |   in|   32|   ap_memory|       output_1|         array|
|output_2_address0             |  out|   16|   ap_memory|       output_2|         array|
|output_2_ce0                  |  out|    1|   ap_memory|       output_2|         array|
|output_2_we0                  |  out|    1|   ap_memory|       output_2|         array|
|output_2_d0                   |  out|   32|   ap_memory|       output_2|         array|
|output_2_q0                   |   in|   32|   ap_memory|       output_2|         array|
|output_2_address1             |  out|   16|   ap_memory|       output_2|         array|
|output_2_ce1                  |  out|    1|   ap_memory|       output_2|         array|
|output_2_we1                  |  out|    1|   ap_memory|       output_2|         array|
|output_2_d1                   |  out|   32|   ap_memory|       output_2|         array|
|output_2_q1                   |   in|   32|   ap_memory|       output_2|         array|
|output_3_address0             |  out|   16|   ap_memory|       output_3|         array|
|output_3_ce0                  |  out|    1|   ap_memory|       output_3|         array|
|output_3_we0                  |  out|    1|   ap_memory|       output_3|         array|
|output_3_d0                   |  out|   32|   ap_memory|       output_3|         array|
|output_3_q0                   |   in|   32|   ap_memory|       output_3|         array|
|output_3_address1             |  out|   16|   ap_memory|       output_3|         array|
|output_3_ce1                  |  out|    1|   ap_memory|       output_3|         array|
|output_3_we1                  |  out|    1|   ap_memory|       output_3|         array|
|output_3_d1                   |  out|   32|   ap_memory|       output_3|         array|
|output_3_q1                   |   in|   32|   ap_memory|       output_3|         array|
|output_4_address0             |  out|   16|   ap_memory|       output_4|         array|
|output_4_ce0                  |  out|    1|   ap_memory|       output_4|         array|
|output_4_we0                  |  out|    1|   ap_memory|       output_4|         array|
|output_4_d0                   |  out|   32|   ap_memory|       output_4|         array|
|output_4_q0                   |   in|   32|   ap_memory|       output_4|         array|
|output_4_address1             |  out|   16|   ap_memory|       output_4|         array|
|output_4_ce1                  |  out|    1|   ap_memory|       output_4|         array|
|output_4_we1                  |  out|    1|   ap_memory|       output_4|         array|
|output_4_d1                   |  out|   32|   ap_memory|       output_4|         array|
|output_4_q1                   |   in|   32|   ap_memory|       output_4|         array|
|output_5_address0             |  out|   16|   ap_memory|       output_5|         array|
|output_5_ce0                  |  out|    1|   ap_memory|       output_5|         array|
|output_5_we0                  |  out|    1|   ap_memory|       output_5|         array|
|output_5_d0                   |  out|   32|   ap_memory|       output_5|         array|
|output_5_q0                   |   in|   32|   ap_memory|       output_5|         array|
|output_5_address1             |  out|   16|   ap_memory|       output_5|         array|
|output_5_ce1                  |  out|    1|   ap_memory|       output_5|         array|
|output_5_we1                  |  out|    1|   ap_memory|       output_5|         array|
|output_5_d1                   |  out|   32|   ap_memory|       output_5|         array|
|output_5_q1                   |   in|   32|   ap_memory|       output_5|         array|
|output_6_address0             |  out|   16|   ap_memory|       output_6|         array|
|output_6_ce0                  |  out|    1|   ap_memory|       output_6|         array|
|output_6_we0                  |  out|    1|   ap_memory|       output_6|         array|
|output_6_d0                   |  out|   32|   ap_memory|       output_6|         array|
|output_6_q0                   |   in|   32|   ap_memory|       output_6|         array|
|output_6_address1             |  out|   16|   ap_memory|       output_6|         array|
|output_6_ce1                  |  out|    1|   ap_memory|       output_6|         array|
|output_6_we1                  |  out|    1|   ap_memory|       output_6|         array|
|output_6_d1                   |  out|   32|   ap_memory|       output_6|         array|
|output_6_q1                   |   in|   32|   ap_memory|       output_6|         array|
|output_7_address0             |  out|   16|   ap_memory|       output_7|         array|
|output_7_ce0                  |  out|    1|   ap_memory|       output_7|         array|
|output_7_we0                  |  out|    1|   ap_memory|       output_7|         array|
|output_7_d0                   |  out|   32|   ap_memory|       output_7|         array|
|output_7_q0                   |   in|   32|   ap_memory|       output_7|         array|
|output_7_address1             |  out|   16|   ap_memory|       output_7|         array|
|output_7_ce1                  |  out|    1|   ap_memory|       output_7|         array|
|output_7_we1                  |  out|    1|   ap_memory|       output_7|         array|
|output_7_d1                   |  out|   32|   ap_memory|       output_7|         array|
|output_7_q1                   |   in|   32|   ap_memory|       output_7|         array|
|output_8_address0             |  out|   16|   ap_memory|       output_8|         array|
|output_8_ce0                  |  out|    1|   ap_memory|       output_8|         array|
|output_8_we0                  |  out|    1|   ap_memory|       output_8|         array|
|output_8_d0                   |  out|   32|   ap_memory|       output_8|         array|
|output_8_q0                   |   in|   32|   ap_memory|       output_8|         array|
|output_8_address1             |  out|   16|   ap_memory|       output_8|         array|
|output_8_ce1                  |  out|    1|   ap_memory|       output_8|         array|
|output_8_we1                  |  out|    1|   ap_memory|       output_8|         array|
|output_8_d1                   |  out|   32|   ap_memory|       output_8|         array|
|output_8_q1                   |   in|   32|   ap_memory|       output_8|         array|
|output_9_address0             |  out|   16|   ap_memory|       output_9|         array|
|output_9_ce0                  |  out|    1|   ap_memory|       output_9|         array|
|output_9_we0                  |  out|    1|   ap_memory|       output_9|         array|
|output_9_d0                   |  out|   32|   ap_memory|       output_9|         array|
|output_9_q0                   |   in|   32|   ap_memory|       output_9|         array|
|output_9_address1             |  out|   16|   ap_memory|       output_9|         array|
|output_9_ce1                  |  out|    1|   ap_memory|       output_9|         array|
|output_9_we1                  |  out|    1|   ap_memory|       output_9|         array|
|output_9_d1                   |  out|   32|   ap_memory|       output_9|         array|
|output_9_q1                   |   in|   32|   ap_memory|       output_9|         array|
|output_10_address0            |  out|   16|   ap_memory|      output_10|         array|
|output_10_ce0                 |  out|    1|   ap_memory|      output_10|         array|
|output_10_we0                 |  out|    1|   ap_memory|      output_10|         array|
|output_10_d0                  |  out|   32|   ap_memory|      output_10|         array|
|output_10_q0                  |   in|   32|   ap_memory|      output_10|         array|
|output_10_address1            |  out|   16|   ap_memory|      output_10|         array|
|output_10_ce1                 |  out|    1|   ap_memory|      output_10|         array|
|output_10_we1                 |  out|    1|   ap_memory|      output_10|         array|
|output_10_d1                  |  out|   32|   ap_memory|      output_10|         array|
|output_10_q1                  |   in|   32|   ap_memory|      output_10|         array|
|output_11_address0            |  out|   16|   ap_memory|      output_11|         array|
|output_11_ce0                 |  out|    1|   ap_memory|      output_11|         array|
|output_11_we0                 |  out|    1|   ap_memory|      output_11|         array|
|output_11_d0                  |  out|   32|   ap_memory|      output_11|         array|
|output_11_q0                  |   in|   32|   ap_memory|      output_11|         array|
|output_11_address1            |  out|   16|   ap_memory|      output_11|         array|
|output_11_ce1                 |  out|    1|   ap_memory|      output_11|         array|
|output_11_we1                 |  out|    1|   ap_memory|      output_11|         array|
|output_11_d1                  |  out|   32|   ap_memory|      output_11|         array|
|output_11_q1                  |   in|   32|   ap_memory|      output_11|         array|
|output_12_address0            |  out|   16|   ap_memory|      output_12|         array|
|output_12_ce0                 |  out|    1|   ap_memory|      output_12|         array|
|output_12_we0                 |  out|    1|   ap_memory|      output_12|         array|
|output_12_d0                  |  out|   32|   ap_memory|      output_12|         array|
|output_12_q0                  |   in|   32|   ap_memory|      output_12|         array|
|output_12_address1            |  out|   16|   ap_memory|      output_12|         array|
|output_12_ce1                 |  out|    1|   ap_memory|      output_12|         array|
|output_12_we1                 |  out|    1|   ap_memory|      output_12|         array|
|output_12_d1                  |  out|   32|   ap_memory|      output_12|         array|
|output_12_q1                  |   in|   32|   ap_memory|      output_12|         array|
|output_13_address0            |  out|   16|   ap_memory|      output_13|         array|
|output_13_ce0                 |  out|    1|   ap_memory|      output_13|         array|
|output_13_we0                 |  out|    1|   ap_memory|      output_13|         array|
|output_13_d0                  |  out|   32|   ap_memory|      output_13|         array|
|output_13_q0                  |   in|   32|   ap_memory|      output_13|         array|
|output_13_address1            |  out|   16|   ap_memory|      output_13|         array|
|output_13_ce1                 |  out|    1|   ap_memory|      output_13|         array|
|output_13_we1                 |  out|    1|   ap_memory|      output_13|         array|
|output_13_d1                  |  out|   32|   ap_memory|      output_13|         array|
|output_13_q1                  |   in|   32|   ap_memory|      output_13|         array|
|output_14_address0            |  out|   16|   ap_memory|      output_14|         array|
|output_14_ce0                 |  out|    1|   ap_memory|      output_14|         array|
|output_14_we0                 |  out|    1|   ap_memory|      output_14|         array|
|output_14_d0                  |  out|   32|   ap_memory|      output_14|         array|
|output_14_q0                  |   in|   32|   ap_memory|      output_14|         array|
|output_14_address1            |  out|   16|   ap_memory|      output_14|         array|
|output_14_ce1                 |  out|    1|   ap_memory|      output_14|         array|
|output_14_we1                 |  out|    1|   ap_memory|      output_14|         array|
|output_14_d1                  |  out|   32|   ap_memory|      output_14|         array|
|output_14_q1                  |   in|   32|   ap_memory|      output_14|         array|
|output_15_address0            |  out|   16|   ap_memory|      output_15|         array|
|output_15_ce0                 |  out|    1|   ap_memory|      output_15|         array|
|output_15_we0                 |  out|    1|   ap_memory|      output_15|         array|
|output_15_d0                  |  out|   32|   ap_memory|      output_15|         array|
|output_15_q0                  |   in|   32|   ap_memory|      output_15|         array|
|output_15_address1            |  out|   16|   ap_memory|      output_15|         array|
|output_15_ce1                 |  out|    1|   ap_memory|      output_15|         array|
|output_15_we1                 |  out|    1|   ap_memory|      output_15|         array|
|output_15_d1                  |  out|   32|   ap_memory|      output_15|         array|
|output_15_q1                  |   in|   32|   ap_memory|      output_15|         array|
|weight_address0               |  out|   17|   ap_memory|         weight|         array|
|weight_ce0                    |  out|    1|   ap_memory|         weight|         array|
|weight_we0                    |  out|    1|   ap_memory|         weight|         array|
|weight_d0                     |  out|   32|   ap_memory|         weight|         array|
|weight_q0                     |   in|   32|   ap_memory|         weight|         array|
|weight_address1               |  out|   17|   ap_memory|         weight|         array|
|weight_ce1                    |  out|    1|   ap_memory|         weight|         array|
|weight_q1                     |   in|   32|   ap_memory|         weight|         array|
|m_axi_kernel_input_AWVALID    |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWREADY    |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWADDR     |  out|   64|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWID       |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWLEN      |  out|   32|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWSIZE     |  out|    3|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWBURST    |  out|    2|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWLOCK     |  out|    2|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWCACHE    |  out|    4|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWPROT     |  out|    3|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWQOS      |  out|    4|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWREGION   |  out|    4|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWUSER     |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_WVALID     |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_WREADY     |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_WDATA      |  out|  128|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_WSTRB      |  out|   16|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_WLAST      |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_WID        |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_WUSER      |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARVALID    |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARREADY    |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARADDR     |  out|   64|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARID       |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARLEN      |  out|   32|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARSIZE     |  out|    3|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARBURST    |  out|    2|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARLOCK     |  out|    2|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARCACHE    |  out|    4|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARPROT     |  out|    3|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARQOS      |  out|    4|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARREGION   |  out|    4|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARUSER     |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RVALID     |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RREADY     |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RDATA      |   in|  128|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RLAST      |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RID        |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RFIFONUM   |   in|    9|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RUSER      |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RRESP      |   in|    2|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_BVALID     |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_BREADY     |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_BRESP      |   in|    2|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_BID        |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_BUSER      |   in|    1|       m_axi|   kernel_input|       pointer|
|vinput                        |   in|   64|     ap_none|         vinput|        scalar|
|m_axi_kernel_weight_AWVALID   |  out|    1|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_AWREADY   |   in|    1|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_AWADDR    |  out|   64|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_AWID      |  out|    1|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_AWLEN     |  out|   32|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_AWSIZE    |  out|    3|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_AWBURST   |  out|    2|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_AWLOCK    |  out|    2|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_AWCACHE   |  out|    4|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_AWPROT    |  out|    3|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_AWQOS     |  out|    4|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_AWREGION  |  out|    4|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_AWUSER    |  out|    1|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_WVALID    |  out|    1|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_WREADY    |   in|    1|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_WDATA     |  out|   32|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_WSTRB     |  out|    4|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_WLAST     |  out|    1|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_WID       |  out|    1|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_WUSER     |  out|    1|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_ARVALID   |  out|    1|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_ARREADY   |   in|    1|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_ARADDR    |  out|   64|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_ARID      |  out|    1|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_ARLEN     |  out|   32|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_ARSIZE    |  out|    3|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_ARBURST   |  out|    2|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_ARLOCK    |  out|    2|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_ARCACHE   |  out|    4|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_ARPROT    |  out|    3|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_ARQOS     |  out|    4|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_ARREGION  |  out|    4|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_ARUSER    |  out|    1|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_RVALID    |   in|    1|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_RREADY    |  out|    1|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_RDATA     |   in|   32|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_RLAST     |   in|    1|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_RID       |   in|    1|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_RFIFONUM  |   in|    9|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_RUSER     |   in|    1|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_RRESP     |   in|    2|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_BVALID    |   in|    1|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_BREADY    |  out|    1|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_BRESP     |   in|    2|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_BID       |   in|    1|       m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_BUSER     |   in|    1|       m_axi|  kernel_weight|       pointer|
|vweight                       |   in|   64|     ap_none|        vweight|        scalar|
|m_axi_kernel_output_AWVALID   |  out|    1|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_AWREADY   |   in|    1|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_AWADDR    |  out|   64|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_AWID      |  out|    1|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_AWLEN     |  out|   32|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_AWSIZE    |  out|    3|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_AWBURST   |  out|    2|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_AWLOCK    |  out|    2|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_AWCACHE   |  out|    4|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_AWPROT    |  out|    3|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_AWQOS     |  out|    4|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_AWREGION  |  out|    4|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_AWUSER    |  out|    1|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_WVALID    |  out|    1|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_WREADY    |   in|    1|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_WDATA     |  out|  512|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_WSTRB     |  out|   64|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_WLAST     |  out|    1|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_WID       |  out|    1|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_WUSER     |  out|    1|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_ARVALID   |  out|    1|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_ARREADY   |   in|    1|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_ARADDR    |  out|   64|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_ARID      |  out|    1|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_ARLEN     |  out|   32|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_ARSIZE    |  out|    3|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_ARBURST   |  out|    2|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_ARLOCK    |  out|    2|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_ARCACHE   |  out|    4|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_ARPROT    |  out|    3|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_ARQOS     |  out|    4|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_ARREGION  |  out|    4|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_ARUSER    |  out|    1|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_RVALID    |   in|    1|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_RREADY    |  out|    1|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_RDATA     |   in|  512|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_RLAST     |   in|    1|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_RID       |   in|    1|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_RFIFONUM  |   in|    9|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_RUSER     |   in|    1|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_RRESP     |   in|    2|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_BVALID    |   in|    1|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_BREADY    |  out|    1|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_BRESP     |   in|    2|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_BID       |   in|    1|       m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_BUSER     |   in|    1|       m_axi|  kernel_output|       pointer|
|voutput                       |   in|   64|     ap_none|        voutput|        scalar|
+------------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 25 
5 --> 6 
6 --> 7 4 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 6 
25 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i0 = alloca i32 1" [cnn.cpp:304]   --->   Operation 26 'alloca' 'i0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %kernel_output, void @empty_16, i32 0, i32 0, void @empty_10, i32 64, i32 0, void @empty_9, void @empty_7, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel_weight, void @empty_16, i32 0, i32 0, void @empty_10, i32 64, i32 0, void @empty_8, void @empty_7, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %kernel_input, void @empty_16, i32 0, i32 0, void @empty_10, i32 64, i32 0, void @empty_6, void @empty_7, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%voutput_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %voutput" [cnn.cpp:300]   --->   Operation 30 'read' 'voutput_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%vweight_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %vweight" [cnn.cpp:300]   --->   Operation 31 'read' 'vweight_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%vinput_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %vinput" [cnn.cpp:300]   --->   Operation 32 'read' 'vinput_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln304 = store i5 0, i5 %i0" [cnn.cpp:304]   --->   Operation 33 'store' 'store_ln304' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln304 = br void %VITIS_LOOP_319_2" [cnn.cpp:304]   --->   Operation 34 'br' 'br_ln304' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.78>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%i0_1 = load i5 %i0" [cnn.cpp:304]   --->   Operation 35 'load' 'i0_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.70ns)   --->   "%icmp_ln304 = icmp_eq  i5 %i0_1, i5 16" [cnn.cpp:304]   --->   Operation 36 'icmp' 'icmp_ln304' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.70ns)   --->   "%i0_2 = add i5 %i0_1, i5 1" [cnn.cpp:304]   --->   Operation 37 'add' 'i0_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln304 = br i1 %icmp_ln304, void %VITIS_LOOP_319_2.split, void %for.end63" [cnn.cpp:304]   --->   Operation 38 'br' 'br_ln304' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln304 = trunc i5 %i0_1" [cnn.cpp:304]   --->   Operation 39 'trunc' 'trunc_ln304' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (1.94ns)   --->   "%call_ln311 = call void @load_weight_S0, i32 %weight, i32 %kernel_weight, i64 %vweight_read, i4 %trunc_ln304" [cnn.cpp:311]   --->   Operation 40 'call' 'call_ln311' <Predicate = (!icmp_ln304)> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 41 [2/2] (2.08ns)   --->   "%call_ln318 = call void @load_output_S0, i32 %output_0, i32 %output_1, i32 %output_2, i32 %output_3, i32 %output_4, i32 %output_5, i32 %output_6, i32 %output_7, i32 %output_8, i32 %output_9, i32 %output_10, i32 %output_11, i32 %output_12, i32 %output_13, i32 %output_14, i32 %output_15, i512 %kernel_output, i64 %voutput_read, i4 %trunc_ln304" [cnn.cpp:318]   --->   Operation 41 'call' 'call_ln318' <Predicate = (!icmp_ln304)> <Delay = 2.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln364 = ret" [cnn.cpp:364]   --->   Operation 42 'ret' 'ret_ln364' <Predicate = (icmp_ln304)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.38>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln304 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [cnn.cpp:304]   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln304 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [cnn.cpp:304]   --->   Operation 44 'specloopname' 'specloopname_ln304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln311 = call void @load_weight_S0, i32 %weight, i32 %kernel_weight, i64 %vweight_read, i4 %trunc_ln304" [cnn.cpp:311]   --->   Operation 45 'call' 'call_ln311' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln318 = call void @load_output_S0, i32 %output_0, i32 %output_1, i32 %output_2, i32 %output_3, i32 %output_4, i32 %output_5, i32 %output_6, i32 %output_7, i32 %output_8, i32 %output_9, i32 %output_10, i32 %output_11, i32 %output_12, i32 %output_13, i32 %output_14, i32 %output_15, i512 %kernel_output, i64 %voutput_read, i4 %trunc_ln304" [cnn.cpp:318]   --->   Operation 46 'call' 'call_ln318' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 47 [1/1] (0.38ns)   --->   "%br_ln319 = br void %VITIS_LOOP_328_3" [cnn.cpp:319]   --->   Operation 47 'br' 'br_ln319' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 2.79>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%j = phi i9 %add_ln319, void %for.inc58, i9 0, void %VITIS_LOOP_319_2.split" [cnn.cpp:319]   --->   Operation 48 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.71ns)   --->   "%icmp_ln319 = icmp_eq  i9 %j, i9 256" [cnn.cpp:319]   --->   Operation 49 'icmp' 'icmp_ln319' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.71ns)   --->   "%add_ln319 = add i9 %j, i9 1" [cnn.cpp:319]   --->   Operation 50 'add' 'add_ln319' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln319 = br i1 %icmp_ln319, void %VITIS_LOOP_328_3.split, void %for.inc61" [cnn.cpp:319]   --->   Operation 51 'br' 'br_ln319' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln326 = trunc i9 %j" [cnn.cpp:326]   --->   Operation 52 'trunc' 'trunc_ln326' <Predicate = (!icmp_ln319)> <Delay = 0.00>
ST_4 : Operation 53 [2/2] (1.92ns)   --->   "%call_ln326 = call void @load_input_S0, i32 %input_0, i32 %input_1, i32 %input_2, i32 %input_3, i128 %kernel_input, i64 %vinput_read, i8 %trunc_ln326" [cnn.cpp:326]   --->   Operation 53 'call' 'call_ln326' <Predicate = (!icmp_ln319)> <Delay = 1.92> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 54 [2/2] (2.08ns)   --->   "%call_ln362 = call void @store_output_S0, i32 %output_0, i32 %output_1, i32 %output_2, i32 %output_3, i32 %output_4, i32 %output_5, i32 %output_6, i32 %output_7, i32 %output_8, i32 %output_9, i32 %output_10, i32 %output_11, i32 %output_12, i32 %output_13, i32 %output_14, i32 %output_15, i512 %kernel_output, i64 %voutput_read, i4 %trunc_ln304" [cnn.cpp:362]   --->   Operation 54 'call' 'call_ln362' <Predicate = (icmp_ln319)> <Delay = 2.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln304 = store i5 %i0_2, i5 %i0" [cnn.cpp:304]   --->   Operation 55 'store' 'store_ln304' <Predicate = (icmp_ln319)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 0.38>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln319 = zext i9 %j" [cnn.cpp:319]   --->   Operation 56 'zext' 'zext_ln319' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%speclooptripcount_ln319 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [cnn.cpp:319]   --->   Operation 57 'speclooptripcount' 'speclooptripcount_ln319' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln319 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [cnn.cpp:319]   --->   Operation 58 'specloopname' 'specloopname_ln319' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln326 = call void @load_input_S0, i32 %input_0, i32 %input_1, i32 %input_2, i32 %input_3, i128 %kernel_input, i64 %vinput_read, i8 %trunc_ln326" [cnn.cpp:326]   --->   Operation 59 'call' 'call_ln326' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 60 [1/1] (0.38ns)   --->   "%br_ln328 = br void %VITIS_LOOP_329_4" [cnn.cpp:328]   --->   Operation 60 'br' 'br_ln328' <Predicate = true> <Delay = 0.38>

State 6 <SV = 5> <Delay = 3.39>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%i1 = phi i5 %add_ln328, void %VITIS_LOOP_329_4.split, i5 0, void %VITIS_LOOP_328_3.split" [cnn.cpp:328]   --->   Operation 61 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.70ns)   --->   "%icmp_ln328 = icmp_eq  i5 %i1, i5 16" [cnn.cpp:328]   --->   Operation 62 'icmp' 'icmp_ln328' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.70ns)   --->   "%add_ln328 = add i5 %i1, i5 1" [cnn.cpp:328]   --->   Operation 63 'add' 'add_ln328' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln328 = br i1 %icmp_ln328, void %VITIS_LOOP_329_4.split, void %for.inc58" [cnn.cpp:328]   --->   Operation 64 'br' 'br_ln328' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %i1, i8 0" [cnn.cpp:328]   --->   Operation 65 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i13 %tmp_9" [cnn.cpp:328]   --->   Operation 66 'zext' 'tmp_9_cast' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i1, i5 0" [cnn.cpp:328]   --->   Operation 67 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i10 %tmp_s" [cnn.cpp:328]   --->   Operation 68 'zext' 'tmp_10_cast' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.75ns)   --->   "%empty = sub i14 %tmp_9_cast, i14 %tmp_10_cast" [cnn.cpp:328]   --->   Operation 69 'sub' 'empty' <Predicate = (!icmp_ln328)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (2.39ns) (grouped into DSP with root node mul_ln349)   --->   "%add_ln349 = add i14 %tmp_9_cast, i14 %zext_ln319" [cnn.cpp:349]   --->   Operation 70 'add' 'add_ln349' <Predicate = (!icmp_ln328)> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 71 [1/1] (0.00ns) (grouped into DSP with root node mul_ln349)   --->   "%zext_ln349 = zext i14 %add_ln349" [cnn.cpp:349]   --->   Operation 71 'zext' 'zext_ln349' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_6 : Operation 72 [4/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln349 = mul i19 %zext_ln349, i19 25" [cnn.cpp:349]   --->   Operation 72 'mul' 'mul_ln349' <Predicate = (!icmp_ln328)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln319 = br void %VITIS_LOOP_328_3" [cnn.cpp:319]   --->   Operation 73 'br' 'br_ln319' <Predicate = (icmp_ln328)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.99>
ST_7 : Operation 74 [3/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln349 = mul i19 %zext_ln349, i19 25" [cnn.cpp:349]   --->   Operation 74 'mul' 'mul_ln349' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 0.99>
ST_8 : Operation 75 [2/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln349 = mul i19 %zext_ln349, i19 25" [cnn.cpp:349]   --->   Operation 75 'mul' 'mul_ln349' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 1.24>
ST_9 : Operation 76 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln349 = mul i19 %zext_ln349, i19 25" [cnn.cpp:349]   --->   Operation 76 'mul' 'mul_ln349' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln349_289 = zext i19 %mul_ln349" [cnn.cpp:349]   --->   Operation 77 'zext' 'zext_ln349_289' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln349 = trunc i19 %mul_ln349" [cnn.cpp:349]   --->   Operation 78 'trunc' 'trunc_ln349' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%weight_addr_1 = getelementptr i32 %weight, i64 0, i64 %zext_ln349_289" [cnn.cpp:349]   --->   Operation 79 'getelementptr' 'weight_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [2/2] (1.24ns)   --->   "%weight_load = load i17 %weight_addr_1" [cnn.cpp:349]   --->   Operation 80 'load' 'weight_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 10 <SV = 9> <Delay = 2.03>
ST_10 : Operation 81 [1/1] (0.79ns)   --->   "%empty_49 = add i17 %trunc_ln349, i17 1" [cnn.cpp:349]   --->   Operation 81 'add' 'empty_49' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%p_cast = zext i17 %empty_49" [cnn.cpp:349]   --->   Operation 82 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%weight_addr_2 = getelementptr i32 %weight, i64 0, i64 %p_cast" [cnn.cpp:349]   --->   Operation 83 'getelementptr' 'weight_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.79ns)   --->   "%empty_50 = add i17 %trunc_ln349, i17 2" [cnn.cpp:349]   --->   Operation 84 'add' 'empty_50' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%p_cast8336 = zext i17 %empty_50" [cnn.cpp:349]   --->   Operation 85 'zext' 'p_cast8336' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%weight_addr_3 = getelementptr i32 %weight, i64 0, i64 %p_cast8336" [cnn.cpp:349]   --->   Operation 86 'getelementptr' 'weight_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/2] (1.24ns)   --->   "%weight_load = load i17 %weight_addr_1" [cnn.cpp:349]   --->   Operation 87 'load' 'weight_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_10 : Operation 88 [2/2] (1.24ns)   --->   "%weight_load_1 = load i17 %weight_addr_2" [cnn.cpp:349]   --->   Operation 88 'load' 'weight_load_1' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_10 : Operation 89 [2/2] (1.24ns)   --->   "%weight_load_2 = load i17 %weight_addr_3" [cnn.cpp:349]   --->   Operation 89 'load' 'weight_load_2' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 11 <SV = 10> <Delay = 2.03>
ST_11 : Operation 90 [1/1] (0.79ns)   --->   "%empty_51 = add i17 %trunc_ln349, i17 3" [cnn.cpp:349]   --->   Operation 90 'add' 'empty_51' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%p_cast8337 = zext i17 %empty_51" [cnn.cpp:349]   --->   Operation 91 'zext' 'p_cast8337' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%weight_addr_4 = getelementptr i32 %weight, i64 0, i64 %p_cast8337" [cnn.cpp:349]   --->   Operation 92 'getelementptr' 'weight_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.79ns)   --->   "%empty_52 = add i17 %trunc_ln349, i17 4" [cnn.cpp:349]   --->   Operation 93 'add' 'empty_52' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%p_cast8338 = zext i17 %empty_52" [cnn.cpp:349]   --->   Operation 94 'zext' 'p_cast8338' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%weight_addr_5 = getelementptr i32 %weight, i64 0, i64 %p_cast8338" [cnn.cpp:349]   --->   Operation 95 'getelementptr' 'weight_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/2] (1.24ns)   --->   "%weight_load_1 = load i17 %weight_addr_2" [cnn.cpp:349]   --->   Operation 96 'load' 'weight_load_1' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_11 : Operation 97 [1/2] (1.24ns)   --->   "%weight_load_2 = load i17 %weight_addr_3" [cnn.cpp:349]   --->   Operation 97 'load' 'weight_load_2' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_11 : Operation 98 [2/2] (1.24ns)   --->   "%weight_load_3 = load i17 %weight_addr_4" [cnn.cpp:349]   --->   Operation 98 'load' 'weight_load_3' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_11 : Operation 99 [2/2] (1.24ns)   --->   "%weight_load_4 = load i17 %weight_addr_5" [cnn.cpp:349]   --->   Operation 99 'load' 'weight_load_4' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 12 <SV = 11> <Delay = 2.03>
ST_12 : Operation 100 [1/1] (0.79ns)   --->   "%empty_53 = add i17 %trunc_ln349, i17 5" [cnn.cpp:349]   --->   Operation 100 'add' 'empty_53' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%p_cast8339 = zext i17 %empty_53" [cnn.cpp:349]   --->   Operation 101 'zext' 'p_cast8339' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%weight_addr_6 = getelementptr i32 %weight, i64 0, i64 %p_cast8339" [cnn.cpp:349]   --->   Operation 102 'getelementptr' 'weight_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.79ns)   --->   "%empty_54 = add i17 %trunc_ln349, i17 6" [cnn.cpp:349]   --->   Operation 103 'add' 'empty_54' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%p_cast8340 = zext i17 %empty_54" [cnn.cpp:349]   --->   Operation 104 'zext' 'p_cast8340' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%weight_addr_7 = getelementptr i32 %weight, i64 0, i64 %p_cast8340" [cnn.cpp:349]   --->   Operation 105 'getelementptr' 'weight_addr_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/2] (1.24ns)   --->   "%weight_load_3 = load i17 %weight_addr_4" [cnn.cpp:349]   --->   Operation 106 'load' 'weight_load_3' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_12 : Operation 107 [1/2] (1.24ns)   --->   "%weight_load_4 = load i17 %weight_addr_5" [cnn.cpp:349]   --->   Operation 107 'load' 'weight_load_4' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_12 : Operation 108 [2/2] (1.24ns)   --->   "%weight_load_5 = load i17 %weight_addr_6" [cnn.cpp:349]   --->   Operation 108 'load' 'weight_load_5' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_12 : Operation 109 [2/2] (1.24ns)   --->   "%weight_load_6 = load i17 %weight_addr_7" [cnn.cpp:349]   --->   Operation 109 'load' 'weight_load_6' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 13 <SV = 12> <Delay = 2.03>
ST_13 : Operation 110 [1/1] (0.79ns)   --->   "%empty_55 = add i17 %trunc_ln349, i17 7" [cnn.cpp:349]   --->   Operation 110 'add' 'empty_55' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%p_cast8341 = zext i17 %empty_55" [cnn.cpp:349]   --->   Operation 111 'zext' 'p_cast8341' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%weight_addr_8 = getelementptr i32 %weight, i64 0, i64 %p_cast8341" [cnn.cpp:349]   --->   Operation 112 'getelementptr' 'weight_addr_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (0.79ns)   --->   "%empty_56 = add i17 %trunc_ln349, i17 8" [cnn.cpp:349]   --->   Operation 113 'add' 'empty_56' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%p_cast8342 = zext i17 %empty_56" [cnn.cpp:349]   --->   Operation 114 'zext' 'p_cast8342' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%weight_addr_9 = getelementptr i32 %weight, i64 0, i64 %p_cast8342" [cnn.cpp:349]   --->   Operation 115 'getelementptr' 'weight_addr_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 116 [1/2] (1.24ns)   --->   "%weight_load_5 = load i17 %weight_addr_6" [cnn.cpp:349]   --->   Operation 116 'load' 'weight_load_5' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_13 : Operation 117 [1/2] (1.24ns)   --->   "%weight_load_6 = load i17 %weight_addr_7" [cnn.cpp:349]   --->   Operation 117 'load' 'weight_load_6' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_13 : Operation 118 [2/2] (1.24ns)   --->   "%weight_load_7 = load i17 %weight_addr_8" [cnn.cpp:349]   --->   Operation 118 'load' 'weight_load_7' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_13 : Operation 119 [2/2] (1.24ns)   --->   "%weight_load_8 = load i17 %weight_addr_9" [cnn.cpp:349]   --->   Operation 119 'load' 'weight_load_8' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 14 <SV = 13> <Delay = 2.03>
ST_14 : Operation 120 [1/1] (0.79ns)   --->   "%empty_57 = add i17 %trunc_ln349, i17 9" [cnn.cpp:349]   --->   Operation 120 'add' 'empty_57' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%p_cast8343 = zext i17 %empty_57" [cnn.cpp:349]   --->   Operation 121 'zext' 'p_cast8343' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%weight_addr_10 = getelementptr i32 %weight, i64 0, i64 %p_cast8343" [cnn.cpp:349]   --->   Operation 122 'getelementptr' 'weight_addr_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.79ns)   --->   "%empty_58 = add i17 %trunc_ln349, i17 10" [cnn.cpp:349]   --->   Operation 123 'add' 'empty_58' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%p_cast8344 = zext i17 %empty_58" [cnn.cpp:349]   --->   Operation 124 'zext' 'p_cast8344' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%weight_addr_11 = getelementptr i32 %weight, i64 0, i64 %p_cast8344" [cnn.cpp:349]   --->   Operation 125 'getelementptr' 'weight_addr_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 126 [1/2] (1.24ns)   --->   "%weight_load_7 = load i17 %weight_addr_8" [cnn.cpp:349]   --->   Operation 126 'load' 'weight_load_7' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_14 : Operation 127 [1/2] (1.24ns)   --->   "%weight_load_8 = load i17 %weight_addr_9" [cnn.cpp:349]   --->   Operation 127 'load' 'weight_load_8' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_14 : Operation 128 [2/2] (1.24ns)   --->   "%weight_load_9 = load i17 %weight_addr_10" [cnn.cpp:349]   --->   Operation 128 'load' 'weight_load_9' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_14 : Operation 129 [2/2] (1.24ns)   --->   "%weight_load_10 = load i17 %weight_addr_11" [cnn.cpp:349]   --->   Operation 129 'load' 'weight_load_10' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 15 <SV = 14> <Delay = 2.03>
ST_15 : Operation 130 [1/1] (0.79ns)   --->   "%empty_59 = add i17 %trunc_ln349, i17 11" [cnn.cpp:349]   --->   Operation 130 'add' 'empty_59' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "%p_cast8345 = zext i17 %empty_59" [cnn.cpp:349]   --->   Operation 131 'zext' 'p_cast8345' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%weight_addr_12 = getelementptr i32 %weight, i64 0, i64 %p_cast8345" [cnn.cpp:349]   --->   Operation 132 'getelementptr' 'weight_addr_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.79ns)   --->   "%empty_60 = add i17 %trunc_ln349, i17 12" [cnn.cpp:349]   --->   Operation 133 'add' 'empty_60' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%p_cast8346 = zext i17 %empty_60" [cnn.cpp:349]   --->   Operation 134 'zext' 'p_cast8346' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%weight_addr_13 = getelementptr i32 %weight, i64 0, i64 %p_cast8346" [cnn.cpp:349]   --->   Operation 135 'getelementptr' 'weight_addr_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 136 [1/2] (1.24ns)   --->   "%weight_load_9 = load i17 %weight_addr_10" [cnn.cpp:349]   --->   Operation 136 'load' 'weight_load_9' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_15 : Operation 137 [1/2] (1.24ns)   --->   "%weight_load_10 = load i17 %weight_addr_11" [cnn.cpp:349]   --->   Operation 137 'load' 'weight_load_10' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_15 : Operation 138 [2/2] (1.24ns)   --->   "%weight_load_11 = load i17 %weight_addr_12" [cnn.cpp:349]   --->   Operation 138 'load' 'weight_load_11' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_15 : Operation 139 [2/2] (1.24ns)   --->   "%weight_load_12 = load i17 %weight_addr_13" [cnn.cpp:349]   --->   Operation 139 'load' 'weight_load_12' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 16 <SV = 15> <Delay = 2.03>
ST_16 : Operation 140 [1/1] (0.79ns)   --->   "%empty_61 = add i17 %trunc_ln349, i17 13" [cnn.cpp:349]   --->   Operation 140 'add' 'empty_61' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%p_cast8347 = zext i17 %empty_61" [cnn.cpp:349]   --->   Operation 141 'zext' 'p_cast8347' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%weight_addr_14 = getelementptr i32 %weight, i64 0, i64 %p_cast8347" [cnn.cpp:349]   --->   Operation 142 'getelementptr' 'weight_addr_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (0.79ns)   --->   "%empty_62 = add i17 %trunc_ln349, i17 14" [cnn.cpp:349]   --->   Operation 143 'add' 'empty_62' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%p_cast8348 = zext i17 %empty_62" [cnn.cpp:349]   --->   Operation 144 'zext' 'p_cast8348' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "%weight_addr_15 = getelementptr i32 %weight, i64 0, i64 %p_cast8348" [cnn.cpp:349]   --->   Operation 145 'getelementptr' 'weight_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 146 [1/2] (1.24ns)   --->   "%weight_load_11 = load i17 %weight_addr_12" [cnn.cpp:349]   --->   Operation 146 'load' 'weight_load_11' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_16 : Operation 147 [1/2] (1.24ns)   --->   "%weight_load_12 = load i17 %weight_addr_13" [cnn.cpp:349]   --->   Operation 147 'load' 'weight_load_12' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_16 : Operation 148 [2/2] (1.24ns)   --->   "%weight_load_13 = load i17 %weight_addr_14" [cnn.cpp:349]   --->   Operation 148 'load' 'weight_load_13' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_16 : Operation 149 [2/2] (1.24ns)   --->   "%weight_load_14 = load i17 %weight_addr_15" [cnn.cpp:349]   --->   Operation 149 'load' 'weight_load_14' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 17 <SV = 16> <Delay = 2.03>
ST_17 : Operation 150 [1/1] (0.79ns)   --->   "%empty_63 = add i17 %trunc_ln349, i17 15" [cnn.cpp:349]   --->   Operation 150 'add' 'empty_63' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 151 [1/1] (0.00ns)   --->   "%p_cast8349 = zext i17 %empty_63" [cnn.cpp:349]   --->   Operation 151 'zext' 'p_cast8349' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 152 [1/1] (0.00ns)   --->   "%weight_addr_16 = getelementptr i32 %weight, i64 0, i64 %p_cast8349" [cnn.cpp:349]   --->   Operation 152 'getelementptr' 'weight_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 153 [1/1] (0.79ns)   --->   "%empty_64 = add i17 %trunc_ln349, i17 16" [cnn.cpp:349]   --->   Operation 153 'add' 'empty_64' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 154 [1/1] (0.00ns)   --->   "%p_cast8350 = zext i17 %empty_64" [cnn.cpp:349]   --->   Operation 154 'zext' 'p_cast8350' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 155 [1/1] (0.00ns)   --->   "%weight_addr_17 = getelementptr i32 %weight, i64 0, i64 %p_cast8350" [cnn.cpp:349]   --->   Operation 155 'getelementptr' 'weight_addr_17' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 156 [1/2] (1.24ns)   --->   "%weight_load_13 = load i17 %weight_addr_14" [cnn.cpp:349]   --->   Operation 156 'load' 'weight_load_13' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_17 : Operation 157 [1/2] (1.24ns)   --->   "%weight_load_14 = load i17 %weight_addr_15" [cnn.cpp:349]   --->   Operation 157 'load' 'weight_load_14' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_17 : Operation 158 [2/2] (1.24ns)   --->   "%weight_load_15 = load i17 %weight_addr_16" [cnn.cpp:349]   --->   Operation 158 'load' 'weight_load_15' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_17 : Operation 159 [2/2] (1.24ns)   --->   "%weight_load_16 = load i17 %weight_addr_17" [cnn.cpp:349]   --->   Operation 159 'load' 'weight_load_16' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 18 <SV = 17> <Delay = 2.03>
ST_18 : Operation 160 [1/1] (0.79ns)   --->   "%empty_65 = add i17 %trunc_ln349, i17 17" [cnn.cpp:349]   --->   Operation 160 'add' 'empty_65' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 161 [1/1] (0.00ns)   --->   "%p_cast8351 = zext i17 %empty_65" [cnn.cpp:349]   --->   Operation 161 'zext' 'p_cast8351' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 162 [1/1] (0.00ns)   --->   "%weight_addr_18 = getelementptr i32 %weight, i64 0, i64 %p_cast8351" [cnn.cpp:349]   --->   Operation 162 'getelementptr' 'weight_addr_18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 163 [1/1] (0.79ns)   --->   "%empty_66 = add i17 %trunc_ln349, i17 18" [cnn.cpp:349]   --->   Operation 163 'add' 'empty_66' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 164 [1/1] (0.00ns)   --->   "%p_cast8352 = zext i17 %empty_66" [cnn.cpp:349]   --->   Operation 164 'zext' 'p_cast8352' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 165 [1/1] (0.00ns)   --->   "%weight_addr_19 = getelementptr i32 %weight, i64 0, i64 %p_cast8352" [cnn.cpp:349]   --->   Operation 165 'getelementptr' 'weight_addr_19' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 166 [1/2] (1.24ns)   --->   "%weight_load_15 = load i17 %weight_addr_16" [cnn.cpp:349]   --->   Operation 166 'load' 'weight_load_15' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_18 : Operation 167 [1/2] (1.24ns)   --->   "%weight_load_16 = load i17 %weight_addr_17" [cnn.cpp:349]   --->   Operation 167 'load' 'weight_load_16' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_18 : Operation 168 [2/2] (1.24ns)   --->   "%weight_load_17 = load i17 %weight_addr_18" [cnn.cpp:349]   --->   Operation 168 'load' 'weight_load_17' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_18 : Operation 169 [2/2] (1.24ns)   --->   "%weight_load_18 = load i17 %weight_addr_19" [cnn.cpp:349]   --->   Operation 169 'load' 'weight_load_18' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 19 <SV = 18> <Delay = 2.03>
ST_19 : Operation 170 [1/1] (0.79ns)   --->   "%add_ln349_1 = add i17 %trunc_ln349, i17 20" [cnn.cpp:349]   --->   Operation 170 'add' 'add_ln349_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln349_290 = zext i17 %add_ln349_1" [cnn.cpp:349]   --->   Operation 171 'zext' 'zext_ln349_290' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 172 [1/1] (0.00ns)   --->   "%weight_addr = getelementptr i32 %weight, i64 0, i64 %zext_ln349_290" [cnn.cpp:349]   --->   Operation 172 'getelementptr' 'weight_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 173 [1/1] (0.79ns)   --->   "%empty_67 = add i17 %trunc_ln349, i17 19" [cnn.cpp:349]   --->   Operation 173 'add' 'empty_67' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 174 [1/1] (0.00ns)   --->   "%p_cast8353 = zext i17 %empty_67" [cnn.cpp:349]   --->   Operation 174 'zext' 'p_cast8353' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 175 [1/1] (0.00ns)   --->   "%weight_addr_20 = getelementptr i32 %weight, i64 0, i64 %p_cast8353" [cnn.cpp:349]   --->   Operation 175 'getelementptr' 'weight_addr_20' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 176 [1/2] (1.24ns)   --->   "%weight_load_17 = load i17 %weight_addr_18" [cnn.cpp:349]   --->   Operation 176 'load' 'weight_load_17' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_19 : Operation 177 [1/2] (1.24ns)   --->   "%weight_load_18 = load i17 %weight_addr_19" [cnn.cpp:349]   --->   Operation 177 'load' 'weight_load_18' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_19 : Operation 178 [2/2] (1.24ns)   --->   "%weight_load_19 = load i17 %weight_addr_20" [cnn.cpp:349]   --->   Operation 178 'load' 'weight_load_19' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_19 : Operation 179 [2/2] (1.24ns)   --->   "%weight_load_20 = load i17 %weight_addr" [cnn.cpp:349]   --->   Operation 179 'load' 'weight_load_20' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 20 <SV = 19> <Delay = 2.03>
ST_20 : Operation 180 [1/1] (0.79ns)   --->   "%empty_68 = add i17 %trunc_ln349, i17 21" [cnn.cpp:349]   --->   Operation 180 'add' 'empty_68' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 181 [1/1] (0.00ns)   --->   "%p_cast8354 = zext i17 %empty_68" [cnn.cpp:349]   --->   Operation 181 'zext' 'p_cast8354' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 182 [1/1] (0.00ns)   --->   "%weight_addr_21 = getelementptr i32 %weight, i64 0, i64 %p_cast8354" [cnn.cpp:349]   --->   Operation 182 'getelementptr' 'weight_addr_21' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 183 [1/1] (0.79ns)   --->   "%empty_69 = add i17 %trunc_ln349, i17 22" [cnn.cpp:349]   --->   Operation 183 'add' 'empty_69' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 184 [1/1] (0.00ns)   --->   "%p_cast8355 = zext i17 %empty_69" [cnn.cpp:349]   --->   Operation 184 'zext' 'p_cast8355' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 185 [1/1] (0.00ns)   --->   "%weight_addr_22 = getelementptr i32 %weight, i64 0, i64 %p_cast8355" [cnn.cpp:349]   --->   Operation 185 'getelementptr' 'weight_addr_22' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 186 [1/2] (1.24ns)   --->   "%weight_load_19 = load i17 %weight_addr_20" [cnn.cpp:349]   --->   Operation 186 'load' 'weight_load_19' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_20 : Operation 187 [1/2] (1.24ns)   --->   "%weight_load_20 = load i17 %weight_addr" [cnn.cpp:349]   --->   Operation 187 'load' 'weight_load_20' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_20 : Operation 188 [2/2] (1.24ns)   --->   "%weight_load_21 = load i17 %weight_addr_21" [cnn.cpp:349]   --->   Operation 188 'load' 'weight_load_21' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_20 : Operation 189 [2/2] (1.24ns)   --->   "%weight_load_22 = load i17 %weight_addr_22" [cnn.cpp:349]   --->   Operation 189 'load' 'weight_load_22' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 21 <SV = 20> <Delay = 2.03>
ST_21 : Operation 190 [1/1] (0.79ns)   --->   "%empty_70 = add i17 %trunc_ln349, i17 23" [cnn.cpp:349]   --->   Operation 190 'add' 'empty_70' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 191 [1/1] (0.00ns)   --->   "%p_cast8356 = zext i17 %empty_70" [cnn.cpp:349]   --->   Operation 191 'zext' 'p_cast8356' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 192 [1/1] (0.00ns)   --->   "%weight_addr_23 = getelementptr i32 %weight, i64 0, i64 %p_cast8356" [cnn.cpp:349]   --->   Operation 192 'getelementptr' 'weight_addr_23' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 193 [1/1] (0.79ns)   --->   "%empty_71 = add i17 %trunc_ln349, i17 24" [cnn.cpp:349]   --->   Operation 193 'add' 'empty_71' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 194 [1/1] (0.00ns)   --->   "%p_cast8357 = zext i17 %empty_71" [cnn.cpp:349]   --->   Operation 194 'zext' 'p_cast8357' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 195 [1/1] (0.00ns)   --->   "%weight_addr_24 = getelementptr i32 %weight, i64 0, i64 %p_cast8357" [cnn.cpp:349]   --->   Operation 195 'getelementptr' 'weight_addr_24' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 196 [1/2] (1.24ns)   --->   "%weight_load_21 = load i17 %weight_addr_21" [cnn.cpp:349]   --->   Operation 196 'load' 'weight_load_21' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_21 : Operation 197 [1/2] (1.24ns)   --->   "%weight_load_22 = load i17 %weight_addr_22" [cnn.cpp:349]   --->   Operation 197 'load' 'weight_load_22' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_21 : Operation 198 [2/2] (1.24ns)   --->   "%weight_load_23 = load i17 %weight_addr_23" [cnn.cpp:349]   --->   Operation 198 'load' 'weight_load_23' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_21 : Operation 199 [2/2] (1.24ns)   --->   "%weight_load_24 = load i17 %weight_addr_24" [cnn.cpp:349]   --->   Operation 199 'load' 'weight_load_24' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 22 <SV = 21> <Delay = 1.24>
ST_22 : Operation 200 [1/2] (1.24ns)   --->   "%weight_load_23 = load i17 %weight_addr_23" [cnn.cpp:349]   --->   Operation 200 'load' 'weight_load_23' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_22 : Operation 201 [1/2] (1.24ns)   --->   "%weight_load_24 = load i17 %weight_addr_24" [cnn.cpp:349]   --->   Operation 201 'load' 'weight_load_24' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 23 <SV = 22> <Delay = 2.79>
ST_23 : Operation 202 [2/2] (2.79ns)   --->   "%call_ln328 = call void @cnn_Pipeline_VITIS_LOOP_329_4, i32 %input_0, i32 %input_1, i32 %input_2, i32 %input_3, i14 %empty, i32 %output_0, i32 %output_1, i32 %output_2, i32 %output_3, i32 %output_4, i32 %output_5, i32 %output_6, i32 %output_7, i32 %output_8, i32 %output_9, i32 %output_10, i32 %output_11, i32 %output_12, i32 %output_13, i32 %output_14, i32 %output_15, i32 %weight_load, i32 %weight_load_1, i32 %weight_load_2, i32 %weight_load_3, i32 %weight_load_4, i32 %weight_load_5, i32 %weight_load_6, i32 %weight_load_7, i32 %weight_load_8, i32 %weight_load_9, i32 %weight_load_10, i32 %weight_load_11, i32 %weight_load_12, i32 %weight_load_13, i32 %weight_load_14, i32 %weight_load_15, i32 %weight_load_16, i32 %weight_load_17, i32 %weight_load_18, i32 %weight_load_19, i32 %weight_load_20, i32 %weight_load_21, i32 %weight_load_22, i32 %weight_load_23, i32 %weight_load_24" [cnn.cpp:328]   --->   Operation 202 'call' 'call_ln328' <Predicate = true> <Delay = 2.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 203 [1/1] (0.00ns)   --->   "%speclooptripcount_ln328 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [cnn.cpp:328]   --->   Operation 203 'speclooptripcount' 'speclooptripcount_ln328' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 204 [1/1] (0.00ns)   --->   "%specloopname_ln328 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [cnn.cpp:328]   --->   Operation 204 'specloopname' 'specloopname_ln328' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 205 [1/2] (0.00ns)   --->   "%call_ln328 = call void @cnn_Pipeline_VITIS_LOOP_329_4, i32 %input_0, i32 %input_1, i32 %input_2, i32 %input_3, i14 %empty, i32 %output_0, i32 %output_1, i32 %output_2, i32 %output_3, i32 %output_4, i32 %output_5, i32 %output_6, i32 %output_7, i32 %output_8, i32 %output_9, i32 %output_10, i32 %output_11, i32 %output_12, i32 %output_13, i32 %output_14, i32 %output_15, i32 %weight_load, i32 %weight_load_1, i32 %weight_load_2, i32 %weight_load_3, i32 %weight_load_4, i32 %weight_load_5, i32 %weight_load_6, i32 %weight_load_7, i32 %weight_load_8, i32 %weight_load_9, i32 %weight_load_10, i32 %weight_load_11, i32 %weight_load_12, i32 %weight_load_13, i32 %weight_load_14, i32 %weight_load_15, i32 %weight_load_16, i32 %weight_load_17, i32 %weight_load_18, i32 %weight_load_19, i32 %weight_load_20, i32 %weight_load_21, i32 %weight_load_22, i32 %weight_load_23, i32 %weight_load_24" [cnn.cpp:328]   --->   Operation 205 'call' 'call_ln328' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln328 = br void %VITIS_LOOP_329_4" [cnn.cpp:328]   --->   Operation 206 'br' 'br_ln328' <Predicate = true> <Delay = 0.00>

State 25 <SV = 4> <Delay = 0.00>
ST_25 : Operation 207 [1/2] (0.00ns)   --->   "%call_ln362 = call void @store_output_S0, i32 %output_0, i32 %output_1, i32 %output_2, i32 %output_3, i32 %output_4, i32 %output_5, i32 %output_6, i32 %output_7, i32 %output_8, i32 %output_9, i32 %output_10, i32 %output_11, i32 %output_12, i32 %output_13, i32 %output_14, i32 %output_15, i512 %kernel_output, i64 %voutput_read, i4 %trunc_ln304" [cnn.cpp:362]   --->   Operation 207 'call' 'call_ln362' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln304 = br void %VITIS_LOOP_319_2" [cnn.cpp:304]   --->   Operation 208 'br' 'br_ln304' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21111111111111111]; IO mode=ap_memory:ce=0
Port [ input_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21111111111111111]; IO mode=ap_memory:ce=0
Port [ input_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21111111111111111]; IO mode=ap_memory:ce=0
Port [ input_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21111111111111111]; IO mode=ap_memory:ce=0
Port [ output_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ output_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ output_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ output_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ output_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ output_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ output_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ output_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ output_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ output_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ output_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ output_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ output_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ output_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ output_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ output_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ weight]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ kernel_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ vinput]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_weight]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ vweight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ voutput]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i0                      (alloca           ) [ 01111111111111111111111111]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000]
voutput_read            (read             ) [ 00111111111111111111111111]
vweight_read            (read             ) [ 00111111111111111111111111]
vinput_read             (read             ) [ 00111111111111111111111111]
store_ln304             (store            ) [ 00000000000000000000000000]
br_ln304                (br               ) [ 00000000000000000000000000]
i0_1                    (load             ) [ 00000000000000000000000000]
icmp_ln304              (icmp             ) [ 00111111111111111111111111]
i0_2                    (add              ) [ 00011111111111111111111110]
br_ln304                (br               ) [ 00000000000000000000000000]
trunc_ln304             (trunc            ) [ 00011111111111111111111111]
ret_ln364               (ret              ) [ 00000000000000000000000000]
speclooptripcount_ln304 (speclooptripcount) [ 00000000000000000000000000]
specloopname_ln304      (specloopname     ) [ 00000000000000000000000000]
call_ln311              (call             ) [ 00000000000000000000000000]
call_ln318              (call             ) [ 00000000000000000000000000]
br_ln319                (br               ) [ 00111111111111111111111111]
j                       (phi              ) [ 00001100000000000000000000]
icmp_ln319              (icmp             ) [ 00111111111111111111111111]
add_ln319               (add              ) [ 00111111111111111111111111]
br_ln319                (br               ) [ 00000000000000000000000000]
trunc_ln326             (trunc            ) [ 00000100000000000000000000]
store_ln304             (store            ) [ 00000000000000000000000000]
zext_ln319              (zext             ) [ 00000011111111111111111110]
speclooptripcount_ln319 (speclooptripcount) [ 00000000000000000000000000]
specloopname_ln319      (specloopname     ) [ 00000000000000000000000000]
call_ln326              (call             ) [ 00000000000000000000000000]
br_ln328                (br               ) [ 00111111111111111111111111]
i1                      (phi              ) [ 00000010000000000000000000]
icmp_ln328              (icmp             ) [ 00111111111111111111111111]
add_ln328               (add              ) [ 00111111111111111111111111]
br_ln328                (br               ) [ 00000000000000000000000000]
tmp_9                   (bitconcatenate   ) [ 00000000000000000000000000]
tmp_9_cast              (zext             ) [ 00000000000000000000000000]
tmp_s                   (bitconcatenate   ) [ 00000000000000000000000000]
tmp_10_cast             (zext             ) [ 00000000000000000000000000]
empty                   (sub              ) [ 00000001111111111111111110]
add_ln349               (add              ) [ 00000000000000000000000000]
zext_ln349              (zext             ) [ 00000001110000000000000000]
br_ln319                (br               ) [ 00111111111111111111111111]
mul_ln349               (mul              ) [ 00000000000000000000000000]
zext_ln349_289          (zext             ) [ 00000000000000000000000000]
trunc_ln349             (trunc            ) [ 00000000001111111111110000]
weight_addr_1           (getelementptr    ) [ 00000000001000000000000000]
empty_49                (add              ) [ 00000000000000000000000000]
p_cast                  (zext             ) [ 00000000000000000000000000]
weight_addr_2           (getelementptr    ) [ 00000000000100000000000000]
empty_50                (add              ) [ 00000000000000000000000000]
p_cast8336              (zext             ) [ 00000000000000000000000000]
weight_addr_3           (getelementptr    ) [ 00000000000100000000000000]
weight_load             (load             ) [ 00000000000111111111111110]
empty_51                (add              ) [ 00000000000000000000000000]
p_cast8337              (zext             ) [ 00000000000000000000000000]
weight_addr_4           (getelementptr    ) [ 00000000000010000000000000]
empty_52                (add              ) [ 00000000000000000000000000]
p_cast8338              (zext             ) [ 00000000000000000000000000]
weight_addr_5           (getelementptr    ) [ 00000000000010000000000000]
weight_load_1           (load             ) [ 00000000000011111111111110]
weight_load_2           (load             ) [ 00000000000011111111111110]
empty_53                (add              ) [ 00000000000000000000000000]
p_cast8339              (zext             ) [ 00000000000000000000000000]
weight_addr_6           (getelementptr    ) [ 00000000000001000000000000]
empty_54                (add              ) [ 00000000000000000000000000]
p_cast8340              (zext             ) [ 00000000000000000000000000]
weight_addr_7           (getelementptr    ) [ 00000000000001000000000000]
weight_load_3           (load             ) [ 00000000000001111111111110]
weight_load_4           (load             ) [ 00000000000001111111111110]
empty_55                (add              ) [ 00000000000000000000000000]
p_cast8341              (zext             ) [ 00000000000000000000000000]
weight_addr_8           (getelementptr    ) [ 00000000000000100000000000]
empty_56                (add              ) [ 00000000000000000000000000]
p_cast8342              (zext             ) [ 00000000000000000000000000]
weight_addr_9           (getelementptr    ) [ 00000000000000100000000000]
weight_load_5           (load             ) [ 00000000000000111111111110]
weight_load_6           (load             ) [ 00000000000000111111111110]
empty_57                (add              ) [ 00000000000000000000000000]
p_cast8343              (zext             ) [ 00000000000000000000000000]
weight_addr_10          (getelementptr    ) [ 00000000000000010000000000]
empty_58                (add              ) [ 00000000000000000000000000]
p_cast8344              (zext             ) [ 00000000000000000000000000]
weight_addr_11          (getelementptr    ) [ 00000000000000010000000000]
weight_load_7           (load             ) [ 00000000000000011111111110]
weight_load_8           (load             ) [ 00000000000000011111111110]
empty_59                (add              ) [ 00000000000000000000000000]
p_cast8345              (zext             ) [ 00000000000000000000000000]
weight_addr_12          (getelementptr    ) [ 00000000000000001000000000]
empty_60                (add              ) [ 00000000000000000000000000]
p_cast8346              (zext             ) [ 00000000000000000000000000]
weight_addr_13          (getelementptr    ) [ 00000000000000001000000000]
weight_load_9           (load             ) [ 00000000000000001111111110]
weight_load_10          (load             ) [ 00000000000000001111111110]
empty_61                (add              ) [ 00000000000000000000000000]
p_cast8347              (zext             ) [ 00000000000000000000000000]
weight_addr_14          (getelementptr    ) [ 00000000000000000100000000]
empty_62                (add              ) [ 00000000000000000000000000]
p_cast8348              (zext             ) [ 00000000000000000000000000]
weight_addr_15          (getelementptr    ) [ 00000000000000000100000000]
weight_load_11          (load             ) [ 00000000000000000111111110]
weight_load_12          (load             ) [ 00000000000000000111111110]
empty_63                (add              ) [ 00000000000000000000000000]
p_cast8349              (zext             ) [ 00000000000000000000000000]
weight_addr_16          (getelementptr    ) [ 00000000000000000010000000]
empty_64                (add              ) [ 00000000000000000000000000]
p_cast8350              (zext             ) [ 00000000000000000000000000]
weight_addr_17          (getelementptr    ) [ 00000000000000000010000000]
weight_load_13          (load             ) [ 00000000000000000011111110]
weight_load_14          (load             ) [ 00000000000000000011111110]
empty_65                (add              ) [ 00000000000000000000000000]
p_cast8351              (zext             ) [ 00000000000000000000000000]
weight_addr_18          (getelementptr    ) [ 00000000000000000001000000]
empty_66                (add              ) [ 00000000000000000000000000]
p_cast8352              (zext             ) [ 00000000000000000000000000]
weight_addr_19          (getelementptr    ) [ 00000000000000000001000000]
weight_load_15          (load             ) [ 00000000000000000001111110]
weight_load_16          (load             ) [ 00000000000000000001111110]
add_ln349_1             (add              ) [ 00000000000000000000000000]
zext_ln349_290          (zext             ) [ 00000000000000000000000000]
weight_addr             (getelementptr    ) [ 00000000000000000000100000]
empty_67                (add              ) [ 00000000000000000000000000]
p_cast8353              (zext             ) [ 00000000000000000000000000]
weight_addr_20          (getelementptr    ) [ 00000000000000000000100000]
weight_load_17          (load             ) [ 00000000000000000000111110]
weight_load_18          (load             ) [ 00000000000000000000111110]
empty_68                (add              ) [ 00000000000000000000000000]
p_cast8354              (zext             ) [ 00000000000000000000000000]
weight_addr_21          (getelementptr    ) [ 00000000000000000000010000]
empty_69                (add              ) [ 00000000000000000000000000]
p_cast8355              (zext             ) [ 00000000000000000000000000]
weight_addr_22          (getelementptr    ) [ 00000000000000000000010000]
weight_load_19          (load             ) [ 00000000000000000000011110]
weight_load_20          (load             ) [ 00000000000000000000011110]
empty_70                (add              ) [ 00000000000000000000000000]
p_cast8356              (zext             ) [ 00000000000000000000000000]
weight_addr_23          (getelementptr    ) [ 00000000000000000000001000]
empty_71                (add              ) [ 00000000000000000000000000]
p_cast8357              (zext             ) [ 00000000000000000000000000]
weight_addr_24          (getelementptr    ) [ 00000000000000000000001000]
weight_load_21          (load             ) [ 00000000000000000000001110]
weight_load_22          (load             ) [ 00000000000000000000001110]
weight_load_23          (load             ) [ 00000000000000000000000110]
weight_load_24          (load             ) [ 00000000000000000000000110]
speclooptripcount_ln328 (speclooptripcount) [ 00000000000000000000000000]
specloopname_ln328      (specloopname     ) [ 00000000000000000000000000]
call_ln328              (call             ) [ 00000000000000000000000000]
br_ln328                (br               ) [ 00111111111111111111111111]
call_ln362              (call             ) [ 00000000000000000000000000]
br_ln304                (br               ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1"/><MemPortTyVec>2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2"/><MemPortTyVec>2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3"/><MemPortTyVec>2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_2"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_3"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_4"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_5"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_6"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_7"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_8">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_8"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_9">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_9"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="output_10">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_10"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="output_11">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_11"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="output_12">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_12"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="output_13">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_13"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="output_14">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_14"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="output_15">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_15"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="weight">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_input">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_input"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="vinput">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vinput"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="kernel_weight">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_weight"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="vweight">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vweight"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="kernel_output">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_output"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="voutput">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="voutput"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_weight_S0"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_output_S0"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_input_S0"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_output_S0"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i5.i8"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_Pipeline_VITIS_LOOP_329_4"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="174" class="1004" name="i0_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i0/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="voutput_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="0"/>
<pin id="181" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="voutput_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="vweight_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="0"/>
<pin id="187" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vweight_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="vinput_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vinput_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="weight_addr_1_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="19" slack="0"/>
<pin id="200" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr_1/9 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="17" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="0" slack="0"/>
<pin id="223" dir="0" index="4" bw="17" slack="2147483647"/>
<pin id="224" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="225" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="32" slack="1"/>
<pin id="226" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_load/9 weight_load_1/10 weight_load_2/10 weight_load_3/11 weight_load_4/11 weight_load_5/12 weight_load_6/12 weight_load_7/13 weight_load_8/13 weight_load_9/14 weight_load_10/14 weight_load_11/15 weight_load_12/15 weight_load_13/16 weight_load_14/16 weight_load_15/17 weight_load_16/17 weight_load_17/18 weight_load_18/18 weight_load_19/19 weight_load_20/19 weight_load_21/20 weight_load_22/20 weight_load_23/21 weight_load_24/21 "/>
</bind>
</comp>

<comp id="209" class="1004" name="weight_addr_2_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="17" slack="0"/>
<pin id="213" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr_2/10 "/>
</bind>
</comp>

<comp id="216" class="1004" name="weight_addr_3_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="17" slack="0"/>
<pin id="220" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr_3/10 "/>
</bind>
</comp>

<comp id="229" class="1004" name="weight_addr_4_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="17" slack="0"/>
<pin id="233" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr_4/11 "/>
</bind>
</comp>

<comp id="236" class="1004" name="weight_addr_5_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="17" slack="0"/>
<pin id="240" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr_5/11 "/>
</bind>
</comp>

<comp id="245" class="1004" name="weight_addr_6_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="17" slack="0"/>
<pin id="249" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr_6/12 "/>
</bind>
</comp>

<comp id="252" class="1004" name="weight_addr_7_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="17" slack="0"/>
<pin id="256" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr_7/12 "/>
</bind>
</comp>

<comp id="261" class="1004" name="weight_addr_8_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="17" slack="0"/>
<pin id="265" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr_8/13 "/>
</bind>
</comp>

<comp id="268" class="1004" name="weight_addr_9_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="17" slack="0"/>
<pin id="272" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr_9/13 "/>
</bind>
</comp>

<comp id="277" class="1004" name="weight_addr_10_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="17" slack="0"/>
<pin id="281" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr_10/14 "/>
</bind>
</comp>

<comp id="284" class="1004" name="weight_addr_11_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="17" slack="0"/>
<pin id="288" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr_11/14 "/>
</bind>
</comp>

<comp id="293" class="1004" name="weight_addr_12_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="17" slack="0"/>
<pin id="297" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr_12/15 "/>
</bind>
</comp>

<comp id="300" class="1004" name="weight_addr_13_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="17" slack="0"/>
<pin id="304" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr_13/15 "/>
</bind>
</comp>

<comp id="309" class="1004" name="weight_addr_14_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="17" slack="0"/>
<pin id="313" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr_14/16 "/>
</bind>
</comp>

<comp id="316" class="1004" name="weight_addr_15_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="17" slack="0"/>
<pin id="320" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr_15/16 "/>
</bind>
</comp>

<comp id="325" class="1004" name="weight_addr_16_gep_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="0" index="2" bw="17" slack="0"/>
<pin id="329" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr_16/17 "/>
</bind>
</comp>

<comp id="332" class="1004" name="weight_addr_17_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="17" slack="0"/>
<pin id="336" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr_17/17 "/>
</bind>
</comp>

<comp id="341" class="1004" name="weight_addr_18_gep_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="17" slack="0"/>
<pin id="345" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr_18/18 "/>
</bind>
</comp>

<comp id="348" class="1004" name="weight_addr_19_gep_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="17" slack="0"/>
<pin id="352" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr_19/18 "/>
</bind>
</comp>

<comp id="357" class="1004" name="weight_addr_gep_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="0" index="2" bw="17" slack="0"/>
<pin id="361" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr/19 "/>
</bind>
</comp>

<comp id="364" class="1004" name="weight_addr_20_gep_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="0" index="2" bw="17" slack="0"/>
<pin id="368" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr_20/19 "/>
</bind>
</comp>

<comp id="373" class="1004" name="weight_addr_21_gep_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="0" index="2" bw="17" slack="0"/>
<pin id="377" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr_21/20 "/>
</bind>
</comp>

<comp id="380" class="1004" name="weight_addr_22_gep_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="0" index="2" bw="17" slack="0"/>
<pin id="384" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr_22/20 "/>
</bind>
</comp>

<comp id="389" class="1004" name="weight_addr_23_gep_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="17" slack="0"/>
<pin id="393" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr_23/21 "/>
</bind>
</comp>

<comp id="396" class="1004" name="weight_addr_24_gep_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="0" index="2" bw="17" slack="0"/>
<pin id="400" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr_24/21 "/>
</bind>
</comp>

<comp id="405" class="1005" name="j_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="9" slack="1"/>
<pin id="407" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="409" class="1004" name="j_phi_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="9" slack="0"/>
<pin id="411" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="412" dir="0" index="2" bw="1" slack="1"/>
<pin id="413" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="414" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="417" class="1005" name="i1_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="5" slack="1"/>
<pin id="419" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="421" class="1004" name="i1_phi_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="5" slack="0"/>
<pin id="423" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="424" dir="0" index="2" bw="1" slack="1"/>
<pin id="425" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="426" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="grp_load_weight_S0_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="0" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="0" index="2" bw="32" slack="0"/>
<pin id="432" dir="0" index="3" bw="64" slack="1"/>
<pin id="433" dir="0" index="4" bw="4" slack="0"/>
<pin id="434" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln311/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="grp_load_output_S0_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="0" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="0"/>
<pin id="441" dir="0" index="2" bw="32" slack="0"/>
<pin id="442" dir="0" index="3" bw="32" slack="0"/>
<pin id="443" dir="0" index="4" bw="32" slack="0"/>
<pin id="444" dir="0" index="5" bw="32" slack="0"/>
<pin id="445" dir="0" index="6" bw="32" slack="0"/>
<pin id="446" dir="0" index="7" bw="32" slack="0"/>
<pin id="447" dir="0" index="8" bw="32" slack="0"/>
<pin id="448" dir="0" index="9" bw="32" slack="0"/>
<pin id="449" dir="0" index="10" bw="32" slack="0"/>
<pin id="450" dir="0" index="11" bw="32" slack="0"/>
<pin id="451" dir="0" index="12" bw="32" slack="0"/>
<pin id="452" dir="0" index="13" bw="32" slack="0"/>
<pin id="453" dir="0" index="14" bw="32" slack="0"/>
<pin id="454" dir="0" index="15" bw="32" slack="0"/>
<pin id="455" dir="0" index="16" bw="32" slack="0"/>
<pin id="456" dir="0" index="17" bw="512" slack="0"/>
<pin id="457" dir="0" index="18" bw="64" slack="1"/>
<pin id="458" dir="0" index="19" bw="4" slack="0"/>
<pin id="459" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln318/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="grp_load_input_S0_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="0" slack="0"/>
<pin id="480" dir="0" index="1" bw="32" slack="0"/>
<pin id="481" dir="0" index="2" bw="32" slack="0"/>
<pin id="482" dir="0" index="3" bw="32" slack="0"/>
<pin id="483" dir="0" index="4" bw="32" slack="0"/>
<pin id="484" dir="0" index="5" bw="128" slack="0"/>
<pin id="485" dir="0" index="6" bw="64" slack="3"/>
<pin id="486" dir="0" index="7" bw="8" slack="0"/>
<pin id="487" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln326/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="grp_store_output_S0_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="0" slack="0"/>
<pin id="496" dir="0" index="1" bw="32" slack="0"/>
<pin id="497" dir="0" index="2" bw="32" slack="0"/>
<pin id="498" dir="0" index="3" bw="32" slack="0"/>
<pin id="499" dir="0" index="4" bw="32" slack="0"/>
<pin id="500" dir="0" index="5" bw="32" slack="0"/>
<pin id="501" dir="0" index="6" bw="32" slack="0"/>
<pin id="502" dir="0" index="7" bw="32" slack="0"/>
<pin id="503" dir="0" index="8" bw="32" slack="0"/>
<pin id="504" dir="0" index="9" bw="32" slack="0"/>
<pin id="505" dir="0" index="10" bw="32" slack="0"/>
<pin id="506" dir="0" index="11" bw="32" slack="0"/>
<pin id="507" dir="0" index="12" bw="32" slack="0"/>
<pin id="508" dir="0" index="13" bw="32" slack="0"/>
<pin id="509" dir="0" index="14" bw="32" slack="0"/>
<pin id="510" dir="0" index="15" bw="32" slack="0"/>
<pin id="511" dir="0" index="16" bw="32" slack="0"/>
<pin id="512" dir="0" index="17" bw="512" slack="0"/>
<pin id="513" dir="0" index="18" bw="64" slack="3"/>
<pin id="514" dir="0" index="19" bw="4" slack="2"/>
<pin id="515" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln362/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="grp_cnn_Pipeline_VITIS_LOOP_329_4_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="0" slack="0"/>
<pin id="536" dir="0" index="1" bw="32" slack="0"/>
<pin id="537" dir="0" index="2" bw="32" slack="0"/>
<pin id="538" dir="0" index="3" bw="32" slack="0"/>
<pin id="539" dir="0" index="4" bw="32" slack="0"/>
<pin id="540" dir="0" index="5" bw="14" slack="17"/>
<pin id="541" dir="0" index="6" bw="32" slack="0"/>
<pin id="542" dir="0" index="7" bw="32" slack="0"/>
<pin id="543" dir="0" index="8" bw="32" slack="0"/>
<pin id="544" dir="0" index="9" bw="32" slack="0"/>
<pin id="545" dir="0" index="10" bw="32" slack="0"/>
<pin id="546" dir="0" index="11" bw="32" slack="0"/>
<pin id="547" dir="0" index="12" bw="32" slack="0"/>
<pin id="548" dir="0" index="13" bw="32" slack="0"/>
<pin id="549" dir="0" index="14" bw="32" slack="0"/>
<pin id="550" dir="0" index="15" bw="32" slack="0"/>
<pin id="551" dir="0" index="16" bw="32" slack="0"/>
<pin id="552" dir="0" index="17" bw="32" slack="0"/>
<pin id="553" dir="0" index="18" bw="32" slack="0"/>
<pin id="554" dir="0" index="19" bw="32" slack="0"/>
<pin id="555" dir="0" index="20" bw="32" slack="0"/>
<pin id="556" dir="0" index="21" bw="32" slack="0"/>
<pin id="557" dir="0" index="22" bw="32" slack="13"/>
<pin id="558" dir="0" index="23" bw="32" slack="12"/>
<pin id="559" dir="0" index="24" bw="32" slack="12"/>
<pin id="560" dir="0" index="25" bw="32" slack="11"/>
<pin id="561" dir="0" index="26" bw="32" slack="11"/>
<pin id="562" dir="0" index="27" bw="32" slack="10"/>
<pin id="563" dir="0" index="28" bw="32" slack="10"/>
<pin id="564" dir="0" index="29" bw="32" slack="9"/>
<pin id="565" dir="0" index="30" bw="32" slack="9"/>
<pin id="566" dir="0" index="31" bw="32" slack="8"/>
<pin id="567" dir="0" index="32" bw="32" slack="8"/>
<pin id="568" dir="0" index="33" bw="32" slack="7"/>
<pin id="569" dir="0" index="34" bw="32" slack="7"/>
<pin id="570" dir="0" index="35" bw="32" slack="6"/>
<pin id="571" dir="0" index="36" bw="32" slack="6"/>
<pin id="572" dir="0" index="37" bw="32" slack="5"/>
<pin id="573" dir="0" index="38" bw="32" slack="5"/>
<pin id="574" dir="0" index="39" bw="32" slack="4"/>
<pin id="575" dir="0" index="40" bw="32" slack="4"/>
<pin id="576" dir="0" index="41" bw="32" slack="3"/>
<pin id="577" dir="0" index="42" bw="32" slack="3"/>
<pin id="578" dir="0" index="43" bw="32" slack="2"/>
<pin id="579" dir="0" index="44" bw="32" slack="2"/>
<pin id="580" dir="0" index="45" bw="32" slack="1"/>
<pin id="581" dir="0" index="46" bw="32" slack="1"/>
<pin id="582" dir="1" index="47" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln328/23 "/>
</bind>
</comp>

<comp id="604" class="1004" name="store_ln304_store_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="5" slack="0"/>
<pin id="607" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln304/1 "/>
</bind>
</comp>

<comp id="609" class="1004" name="i0_1_load_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="5" slack="1"/>
<pin id="611" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i0_1/2 "/>
</bind>
</comp>

<comp id="612" class="1004" name="icmp_ln304_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="5" slack="0"/>
<pin id="614" dir="0" index="1" bw="5" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln304/2 "/>
</bind>
</comp>

<comp id="618" class="1004" name="i0_2_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="5" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i0_2/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="trunc_ln304_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="5" slack="0"/>
<pin id="626" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln304/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="icmp_ln319_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="9" slack="0"/>
<pin id="632" dir="0" index="1" bw="9" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln319/4 "/>
</bind>
</comp>

<comp id="636" class="1004" name="add_ln319_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="9" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln319/4 "/>
</bind>
</comp>

<comp id="642" class="1004" name="trunc_ln326_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="9" slack="0"/>
<pin id="644" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln326/4 "/>
</bind>
</comp>

<comp id="647" class="1004" name="store_ln304_store_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="5" slack="2"/>
<pin id="649" dir="0" index="1" bw="5" slack="3"/>
<pin id="650" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln304/4 "/>
</bind>
</comp>

<comp id="651" class="1004" name="zext_ln319_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="9" slack="1"/>
<pin id="653" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln319/5 "/>
</bind>
</comp>

<comp id="655" class="1004" name="icmp_ln328_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="5" slack="0"/>
<pin id="657" dir="0" index="1" bw="5" slack="0"/>
<pin id="658" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln328/6 "/>
</bind>
</comp>

<comp id="661" class="1004" name="add_ln328_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="5" slack="0"/>
<pin id="663" dir="0" index="1" bw="1" slack="0"/>
<pin id="664" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln328/6 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_9_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="13" slack="0"/>
<pin id="669" dir="0" index="1" bw="5" slack="0"/>
<pin id="670" dir="0" index="2" bw="1" slack="0"/>
<pin id="671" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_9_cast_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="13" slack="0"/>
<pin id="677" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/6 "/>
</bind>
</comp>

<comp id="679" class="1004" name="tmp_s_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="10" slack="0"/>
<pin id="681" dir="0" index="1" bw="5" slack="0"/>
<pin id="682" dir="0" index="2" bw="1" slack="0"/>
<pin id="683" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_10_cast_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="10" slack="0"/>
<pin id="689" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/6 "/>
</bind>
</comp>

<comp id="691" class="1004" name="empty_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="13" slack="0"/>
<pin id="693" dir="0" index="1" bw="10" slack="0"/>
<pin id="694" dir="1" index="2" bw="14" slack="17"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/6 "/>
</bind>
</comp>

<comp id="697" class="1004" name="zext_ln349_289_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="19" slack="0"/>
<pin id="699" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln349_289/9 "/>
</bind>
</comp>

<comp id="701" class="1004" name="trunc_ln349_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="19" slack="0"/>
<pin id="703" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln349/9 "/>
</bind>
</comp>

<comp id="704" class="1004" name="empty_49_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="17" slack="1"/>
<pin id="706" dir="0" index="1" bw="1" slack="0"/>
<pin id="707" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_49/10 "/>
</bind>
</comp>

<comp id="709" class="1004" name="p_cast_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="17" slack="0"/>
<pin id="711" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/10 "/>
</bind>
</comp>

<comp id="714" class="1004" name="empty_50_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="17" slack="1"/>
<pin id="716" dir="0" index="1" bw="3" slack="0"/>
<pin id="717" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_50/10 "/>
</bind>
</comp>

<comp id="719" class="1004" name="p_cast8336_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="17" slack="0"/>
<pin id="721" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8336/10 "/>
</bind>
</comp>

<comp id="724" class="1004" name="empty_51_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="17" slack="2"/>
<pin id="726" dir="0" index="1" bw="3" slack="0"/>
<pin id="727" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_51/11 "/>
</bind>
</comp>

<comp id="729" class="1004" name="p_cast8337_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="17" slack="0"/>
<pin id="731" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8337/11 "/>
</bind>
</comp>

<comp id="734" class="1004" name="empty_52_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="17" slack="2"/>
<pin id="736" dir="0" index="1" bw="4" slack="0"/>
<pin id="737" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_52/11 "/>
</bind>
</comp>

<comp id="739" class="1004" name="p_cast8338_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="17" slack="0"/>
<pin id="741" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8338/11 "/>
</bind>
</comp>

<comp id="744" class="1004" name="empty_53_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="17" slack="3"/>
<pin id="746" dir="0" index="1" bw="4" slack="0"/>
<pin id="747" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_53/12 "/>
</bind>
</comp>

<comp id="749" class="1004" name="p_cast8339_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="17" slack="0"/>
<pin id="751" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8339/12 "/>
</bind>
</comp>

<comp id="754" class="1004" name="empty_54_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="17" slack="3"/>
<pin id="756" dir="0" index="1" bw="4" slack="0"/>
<pin id="757" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_54/12 "/>
</bind>
</comp>

<comp id="759" class="1004" name="p_cast8340_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="17" slack="0"/>
<pin id="761" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8340/12 "/>
</bind>
</comp>

<comp id="764" class="1004" name="empty_55_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="17" slack="4"/>
<pin id="766" dir="0" index="1" bw="4" slack="0"/>
<pin id="767" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_55/13 "/>
</bind>
</comp>

<comp id="769" class="1004" name="p_cast8341_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="17" slack="0"/>
<pin id="771" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8341/13 "/>
</bind>
</comp>

<comp id="774" class="1004" name="empty_56_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="17" slack="4"/>
<pin id="776" dir="0" index="1" bw="5" slack="0"/>
<pin id="777" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_56/13 "/>
</bind>
</comp>

<comp id="779" class="1004" name="p_cast8342_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="17" slack="0"/>
<pin id="781" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8342/13 "/>
</bind>
</comp>

<comp id="784" class="1004" name="empty_57_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="17" slack="5"/>
<pin id="786" dir="0" index="1" bw="5" slack="0"/>
<pin id="787" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_57/14 "/>
</bind>
</comp>

<comp id="789" class="1004" name="p_cast8343_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="17" slack="0"/>
<pin id="791" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8343/14 "/>
</bind>
</comp>

<comp id="794" class="1004" name="empty_58_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="17" slack="5"/>
<pin id="796" dir="0" index="1" bw="5" slack="0"/>
<pin id="797" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_58/14 "/>
</bind>
</comp>

<comp id="799" class="1004" name="p_cast8344_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="17" slack="0"/>
<pin id="801" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8344/14 "/>
</bind>
</comp>

<comp id="804" class="1004" name="empty_59_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="17" slack="6"/>
<pin id="806" dir="0" index="1" bw="5" slack="0"/>
<pin id="807" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_59/15 "/>
</bind>
</comp>

<comp id="809" class="1004" name="p_cast8345_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="17" slack="0"/>
<pin id="811" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8345/15 "/>
</bind>
</comp>

<comp id="814" class="1004" name="empty_60_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="17" slack="6"/>
<pin id="816" dir="0" index="1" bw="5" slack="0"/>
<pin id="817" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_60/15 "/>
</bind>
</comp>

<comp id="819" class="1004" name="p_cast8346_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="17" slack="0"/>
<pin id="821" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8346/15 "/>
</bind>
</comp>

<comp id="824" class="1004" name="empty_61_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="17" slack="7"/>
<pin id="826" dir="0" index="1" bw="5" slack="0"/>
<pin id="827" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_61/16 "/>
</bind>
</comp>

<comp id="829" class="1004" name="p_cast8347_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="17" slack="0"/>
<pin id="831" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8347/16 "/>
</bind>
</comp>

<comp id="834" class="1004" name="empty_62_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="17" slack="7"/>
<pin id="836" dir="0" index="1" bw="5" slack="0"/>
<pin id="837" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_62/16 "/>
</bind>
</comp>

<comp id="839" class="1004" name="p_cast8348_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="17" slack="0"/>
<pin id="841" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8348/16 "/>
</bind>
</comp>

<comp id="844" class="1004" name="empty_63_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="17" slack="8"/>
<pin id="846" dir="0" index="1" bw="5" slack="0"/>
<pin id="847" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_63/17 "/>
</bind>
</comp>

<comp id="849" class="1004" name="p_cast8349_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="17" slack="0"/>
<pin id="851" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8349/17 "/>
</bind>
</comp>

<comp id="854" class="1004" name="empty_64_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="17" slack="8"/>
<pin id="856" dir="0" index="1" bw="6" slack="0"/>
<pin id="857" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_64/17 "/>
</bind>
</comp>

<comp id="859" class="1004" name="p_cast8350_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="17" slack="0"/>
<pin id="861" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8350/17 "/>
</bind>
</comp>

<comp id="864" class="1004" name="empty_65_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="17" slack="9"/>
<pin id="866" dir="0" index="1" bw="6" slack="0"/>
<pin id="867" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_65/18 "/>
</bind>
</comp>

<comp id="869" class="1004" name="p_cast8351_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="17" slack="0"/>
<pin id="871" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8351/18 "/>
</bind>
</comp>

<comp id="874" class="1004" name="empty_66_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="17" slack="9"/>
<pin id="876" dir="0" index="1" bw="6" slack="0"/>
<pin id="877" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_66/18 "/>
</bind>
</comp>

<comp id="879" class="1004" name="p_cast8352_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="17" slack="0"/>
<pin id="881" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8352/18 "/>
</bind>
</comp>

<comp id="884" class="1004" name="add_ln349_1_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="17" slack="10"/>
<pin id="886" dir="0" index="1" bw="6" slack="0"/>
<pin id="887" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln349_1/19 "/>
</bind>
</comp>

<comp id="889" class="1004" name="zext_ln349_290_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="17" slack="0"/>
<pin id="891" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln349_290/19 "/>
</bind>
</comp>

<comp id="894" class="1004" name="empty_67_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="17" slack="10"/>
<pin id="896" dir="0" index="1" bw="6" slack="0"/>
<pin id="897" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_67/19 "/>
</bind>
</comp>

<comp id="899" class="1004" name="p_cast8353_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="17" slack="0"/>
<pin id="901" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8353/19 "/>
</bind>
</comp>

<comp id="904" class="1004" name="empty_68_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="17" slack="11"/>
<pin id="906" dir="0" index="1" bw="6" slack="0"/>
<pin id="907" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_68/20 "/>
</bind>
</comp>

<comp id="909" class="1004" name="p_cast8354_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="17" slack="0"/>
<pin id="911" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8354/20 "/>
</bind>
</comp>

<comp id="914" class="1004" name="empty_69_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="17" slack="11"/>
<pin id="916" dir="0" index="1" bw="6" slack="0"/>
<pin id="917" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_69/20 "/>
</bind>
</comp>

<comp id="919" class="1004" name="p_cast8355_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="17" slack="0"/>
<pin id="921" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8355/20 "/>
</bind>
</comp>

<comp id="924" class="1004" name="empty_70_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="17" slack="12"/>
<pin id="926" dir="0" index="1" bw="6" slack="0"/>
<pin id="927" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_70/21 "/>
</bind>
</comp>

<comp id="929" class="1004" name="p_cast8356_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="17" slack="0"/>
<pin id="931" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8356/21 "/>
</bind>
</comp>

<comp id="934" class="1004" name="empty_71_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="17" slack="12"/>
<pin id="936" dir="0" index="1" bw="6" slack="0"/>
<pin id="937" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_71/21 "/>
</bind>
</comp>

<comp id="939" class="1004" name="p_cast8357_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="17" slack="0"/>
<pin id="941" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8357/21 "/>
</bind>
</comp>

<comp id="944" class="1007" name="grp_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="13" slack="0"/>
<pin id="946" dir="0" index="1" bw="9" slack="1"/>
<pin id="947" dir="0" index="2" bw="5" slack="0"/>
<pin id="948" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="add_ln349/6 zext_ln349/6 mul_ln349/6 "/>
</bind>
</comp>

<comp id="953" class="1005" name="i0_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="5" slack="0"/>
<pin id="955" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i0 "/>
</bind>
</comp>

<comp id="960" class="1005" name="voutput_read_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="64" slack="1"/>
<pin id="962" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="voutput_read "/>
</bind>
</comp>

<comp id="966" class="1005" name="vweight_read_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="64" slack="1"/>
<pin id="968" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="vweight_read "/>
</bind>
</comp>

<comp id="971" class="1005" name="vinput_read_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="64" slack="3"/>
<pin id="973" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="vinput_read "/>
</bind>
</comp>

<comp id="979" class="1005" name="i0_2_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="5" slack="2"/>
<pin id="981" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="i0_2 "/>
</bind>
</comp>

<comp id="984" class="1005" name="trunc_ln304_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="4" slack="1"/>
<pin id="986" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln304 "/>
</bind>
</comp>

<comp id="994" class="1005" name="add_ln319_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="9" slack="0"/>
<pin id="996" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln319 "/>
</bind>
</comp>

<comp id="999" class="1005" name="trunc_ln326_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="8" slack="1"/>
<pin id="1001" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln326 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="zext_ln319_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="14" slack="1"/>
<pin id="1006" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln319 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="add_ln328_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="5" slack="0"/>
<pin id="1014" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln328 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="empty_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="14" slack="17"/>
<pin id="1019" dir="1" index="1" bw="14" slack="17"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1022" class="1005" name="trunc_ln349_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="17" slack="1"/>
<pin id="1024" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln349 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="weight_addr_1_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="17" slack="1"/>
<pin id="1052" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr_1 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="weight_addr_2_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="17" slack="1"/>
<pin id="1057" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr_2 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="weight_addr_3_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="17" slack="1"/>
<pin id="1062" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr_3 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="weight_load_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="32" slack="13"/>
<pin id="1067" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="weight_load "/>
</bind>
</comp>

<comp id="1070" class="1005" name="weight_addr_4_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="17" slack="1"/>
<pin id="1072" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr_4 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="weight_addr_5_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="17" slack="1"/>
<pin id="1077" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr_5 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="weight_load_1_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="32" slack="12"/>
<pin id="1082" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="weight_load_1 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="weight_load_2_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="32" slack="12"/>
<pin id="1087" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="weight_load_2 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="weight_addr_6_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="17" slack="1"/>
<pin id="1092" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr_6 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="weight_addr_7_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="17" slack="1"/>
<pin id="1097" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr_7 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="weight_load_3_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="32" slack="11"/>
<pin id="1102" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="weight_load_3 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="weight_load_4_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="32" slack="11"/>
<pin id="1107" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="weight_load_4 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="weight_addr_8_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="17" slack="1"/>
<pin id="1112" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr_8 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="weight_addr_9_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="17" slack="1"/>
<pin id="1117" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr_9 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="weight_load_5_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="32" slack="10"/>
<pin id="1122" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="weight_load_5 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="weight_load_6_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="32" slack="10"/>
<pin id="1127" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="weight_load_6 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="weight_addr_10_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="17" slack="1"/>
<pin id="1132" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr_10 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="weight_addr_11_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="17" slack="1"/>
<pin id="1137" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr_11 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="weight_load_7_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="32" slack="9"/>
<pin id="1142" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="weight_load_7 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="weight_load_8_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="32" slack="9"/>
<pin id="1147" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="weight_load_8 "/>
</bind>
</comp>

<comp id="1150" class="1005" name="weight_addr_12_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="17" slack="1"/>
<pin id="1152" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr_12 "/>
</bind>
</comp>

<comp id="1155" class="1005" name="weight_addr_13_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="17" slack="1"/>
<pin id="1157" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr_13 "/>
</bind>
</comp>

<comp id="1160" class="1005" name="weight_load_9_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="32" slack="8"/>
<pin id="1162" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="weight_load_9 "/>
</bind>
</comp>

<comp id="1165" class="1005" name="weight_load_10_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="32" slack="8"/>
<pin id="1167" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="weight_load_10 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="weight_addr_14_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="17" slack="1"/>
<pin id="1172" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr_14 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="weight_addr_15_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="17" slack="1"/>
<pin id="1177" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr_15 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="weight_load_11_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="32" slack="7"/>
<pin id="1182" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="weight_load_11 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="weight_load_12_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="32" slack="7"/>
<pin id="1187" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="weight_load_12 "/>
</bind>
</comp>

<comp id="1190" class="1005" name="weight_addr_16_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="17" slack="1"/>
<pin id="1192" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr_16 "/>
</bind>
</comp>

<comp id="1195" class="1005" name="weight_addr_17_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="17" slack="1"/>
<pin id="1197" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr_17 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="weight_load_13_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="32" slack="6"/>
<pin id="1202" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="weight_load_13 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="weight_load_14_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="32" slack="6"/>
<pin id="1207" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="weight_load_14 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="weight_addr_18_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="17" slack="1"/>
<pin id="1212" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr_18 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="weight_addr_19_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="17" slack="1"/>
<pin id="1217" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr_19 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="weight_load_15_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="32" slack="5"/>
<pin id="1222" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="weight_load_15 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="weight_load_16_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="32" slack="5"/>
<pin id="1227" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="weight_load_16 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="weight_addr_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="17" slack="1"/>
<pin id="1232" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr "/>
</bind>
</comp>

<comp id="1235" class="1005" name="weight_addr_20_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="17" slack="1"/>
<pin id="1237" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr_20 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="weight_load_17_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="32" slack="4"/>
<pin id="1242" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="weight_load_17 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="weight_load_18_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="32" slack="4"/>
<pin id="1247" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="weight_load_18 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="weight_addr_21_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="17" slack="1"/>
<pin id="1252" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr_21 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="weight_addr_22_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="17" slack="1"/>
<pin id="1257" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr_22 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="weight_load_19_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="32" slack="3"/>
<pin id="1262" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="weight_load_19 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="weight_load_20_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="32" slack="3"/>
<pin id="1267" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="weight_load_20 "/>
</bind>
</comp>

<comp id="1270" class="1005" name="weight_addr_23_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="17" slack="1"/>
<pin id="1272" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr_23 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="weight_addr_24_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="17" slack="1"/>
<pin id="1277" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr_24 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="weight_load_21_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="32" slack="2"/>
<pin id="1282" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="weight_load_21 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="weight_load_22_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="32" slack="2"/>
<pin id="1287" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="weight_load_22 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="weight_load_23_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="32" slack="1"/>
<pin id="1292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight_load_23 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="weight_load_24_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="32" slack="1"/>
<pin id="1297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight_load_24 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="177"><net_src comp="54" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="78" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="52" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="78" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="48" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="78" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="44" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="40" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="120" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="40" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="120" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="40" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="120" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="209" pin="3"/><net_sink comp="203" pin=2"/></net>

<net id="228"><net_src comp="216" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="234"><net_src comp="40" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="120" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="40" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="120" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="229" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="244"><net_src comp="236" pin="3"/><net_sink comp="203" pin=2"/></net>

<net id="250"><net_src comp="40" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="120" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="40" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="120" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="245" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="260"><net_src comp="252" pin="3"/><net_sink comp="203" pin=2"/></net>

<net id="266"><net_src comp="40" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="120" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="40" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="120" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="261" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="276"><net_src comp="268" pin="3"/><net_sink comp="203" pin=2"/></net>

<net id="282"><net_src comp="40" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="120" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="40" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="120" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="277" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="292"><net_src comp="284" pin="3"/><net_sink comp="203" pin=2"/></net>

<net id="298"><net_src comp="40" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="120" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="305"><net_src comp="40" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="120" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="293" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="308"><net_src comp="300" pin="3"/><net_sink comp="203" pin=2"/></net>

<net id="314"><net_src comp="40" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="120" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="321"><net_src comp="40" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="120" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="309" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="324"><net_src comp="316" pin="3"/><net_sink comp="203" pin=2"/></net>

<net id="330"><net_src comp="40" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="120" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="337"><net_src comp="40" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="120" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="325" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="340"><net_src comp="332" pin="3"/><net_sink comp="203" pin=2"/></net>

<net id="346"><net_src comp="40" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="120" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="353"><net_src comp="40" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="120" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="341" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="356"><net_src comp="348" pin="3"/><net_sink comp="203" pin=2"/></net>

<net id="362"><net_src comp="40" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="120" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="369"><net_src comp="40" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="120" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="364" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="372"><net_src comp="357" pin="3"/><net_sink comp="203" pin=2"/></net>

<net id="378"><net_src comp="40" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="120" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="385"><net_src comp="40" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="120" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="373" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="388"><net_src comp="380" pin="3"/><net_sink comp="203" pin=2"/></net>

<net id="394"><net_src comp="40" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="120" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="401"><net_src comp="40" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="120" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="389" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="404"><net_src comp="396" pin="3"/><net_sink comp="203" pin=2"/></net>

<net id="408"><net_src comp="98" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="415"><net_src comp="405" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="416"><net_src comp="409" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="420"><net_src comp="80" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="427"><net_src comp="417" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="435"><net_src comp="86" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="40" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="437"><net_src comp="46" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="460"><net_src comp="88" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="461"><net_src comp="8" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="462"><net_src comp="10" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="463"><net_src comp="12" pin="0"/><net_sink comp="438" pin=3"/></net>

<net id="464"><net_src comp="14" pin="0"/><net_sink comp="438" pin=4"/></net>

<net id="465"><net_src comp="16" pin="0"/><net_sink comp="438" pin=5"/></net>

<net id="466"><net_src comp="18" pin="0"/><net_sink comp="438" pin=6"/></net>

<net id="467"><net_src comp="20" pin="0"/><net_sink comp="438" pin=7"/></net>

<net id="468"><net_src comp="22" pin="0"/><net_sink comp="438" pin=8"/></net>

<net id="469"><net_src comp="24" pin="0"/><net_sink comp="438" pin=9"/></net>

<net id="470"><net_src comp="26" pin="0"/><net_sink comp="438" pin=10"/></net>

<net id="471"><net_src comp="28" pin="0"/><net_sink comp="438" pin=11"/></net>

<net id="472"><net_src comp="30" pin="0"/><net_sink comp="438" pin=12"/></net>

<net id="473"><net_src comp="32" pin="0"/><net_sink comp="438" pin=13"/></net>

<net id="474"><net_src comp="34" pin="0"/><net_sink comp="438" pin=14"/></net>

<net id="475"><net_src comp="36" pin="0"/><net_sink comp="438" pin=15"/></net>

<net id="476"><net_src comp="38" pin="0"/><net_sink comp="438" pin=16"/></net>

<net id="477"><net_src comp="50" pin="0"/><net_sink comp="438" pin=17"/></net>

<net id="488"><net_src comp="104" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="489"><net_src comp="0" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="490"><net_src comp="2" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="491"><net_src comp="4" pin="0"/><net_sink comp="478" pin=3"/></net>

<net id="492"><net_src comp="6" pin="0"/><net_sink comp="478" pin=4"/></net>

<net id="493"><net_src comp="42" pin="0"/><net_sink comp="478" pin=5"/></net>

<net id="516"><net_src comp="106" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="517"><net_src comp="8" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="518"><net_src comp="10" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="519"><net_src comp="12" pin="0"/><net_sink comp="494" pin=3"/></net>

<net id="520"><net_src comp="14" pin="0"/><net_sink comp="494" pin=4"/></net>

<net id="521"><net_src comp="16" pin="0"/><net_sink comp="494" pin=5"/></net>

<net id="522"><net_src comp="18" pin="0"/><net_sink comp="494" pin=6"/></net>

<net id="523"><net_src comp="20" pin="0"/><net_sink comp="494" pin=7"/></net>

<net id="524"><net_src comp="22" pin="0"/><net_sink comp="494" pin=8"/></net>

<net id="525"><net_src comp="24" pin="0"/><net_sink comp="494" pin=9"/></net>

<net id="526"><net_src comp="26" pin="0"/><net_sink comp="494" pin=10"/></net>

<net id="527"><net_src comp="28" pin="0"/><net_sink comp="494" pin=11"/></net>

<net id="528"><net_src comp="30" pin="0"/><net_sink comp="494" pin=12"/></net>

<net id="529"><net_src comp="32" pin="0"/><net_sink comp="494" pin=13"/></net>

<net id="530"><net_src comp="34" pin="0"/><net_sink comp="494" pin=14"/></net>

<net id="531"><net_src comp="36" pin="0"/><net_sink comp="494" pin=15"/></net>

<net id="532"><net_src comp="38" pin="0"/><net_sink comp="494" pin=16"/></net>

<net id="533"><net_src comp="50" pin="0"/><net_sink comp="494" pin=17"/></net>

<net id="583"><net_src comp="170" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="584"><net_src comp="0" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="585"><net_src comp="2" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="586"><net_src comp="4" pin="0"/><net_sink comp="534" pin=3"/></net>

<net id="587"><net_src comp="6" pin="0"/><net_sink comp="534" pin=4"/></net>

<net id="588"><net_src comp="8" pin="0"/><net_sink comp="534" pin=6"/></net>

<net id="589"><net_src comp="10" pin="0"/><net_sink comp="534" pin=7"/></net>

<net id="590"><net_src comp="12" pin="0"/><net_sink comp="534" pin=8"/></net>

<net id="591"><net_src comp="14" pin="0"/><net_sink comp="534" pin=9"/></net>

<net id="592"><net_src comp="16" pin="0"/><net_sink comp="534" pin=10"/></net>

<net id="593"><net_src comp="18" pin="0"/><net_sink comp="534" pin=11"/></net>

<net id="594"><net_src comp="20" pin="0"/><net_sink comp="534" pin=12"/></net>

<net id="595"><net_src comp="22" pin="0"/><net_sink comp="534" pin=13"/></net>

<net id="596"><net_src comp="24" pin="0"/><net_sink comp="534" pin=14"/></net>

<net id="597"><net_src comp="26" pin="0"/><net_sink comp="534" pin=15"/></net>

<net id="598"><net_src comp="28" pin="0"/><net_sink comp="534" pin=16"/></net>

<net id="599"><net_src comp="30" pin="0"/><net_sink comp="534" pin=17"/></net>

<net id="600"><net_src comp="32" pin="0"/><net_sink comp="534" pin=18"/></net>

<net id="601"><net_src comp="34" pin="0"/><net_sink comp="534" pin=19"/></net>

<net id="602"><net_src comp="36" pin="0"/><net_sink comp="534" pin=20"/></net>

<net id="603"><net_src comp="38" pin="0"/><net_sink comp="534" pin=21"/></net>

<net id="608"><net_src comp="80" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="616"><net_src comp="609" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="82" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="609" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="84" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="627"><net_src comp="609" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="428" pin=4"/></net>

<net id="629"><net_src comp="624" pin="1"/><net_sink comp="438" pin=19"/></net>

<net id="634"><net_src comp="409" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="100" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="409" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="102" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="645"><net_src comp="409" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="478" pin=7"/></net>

<net id="654"><net_src comp="405" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="659"><net_src comp="421" pin="4"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="82" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="665"><net_src comp="421" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="84" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="672"><net_src comp="112" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="421" pin="4"/><net_sink comp="667" pin=1"/></net>

<net id="674"><net_src comp="114" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="678"><net_src comp="667" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="684"><net_src comp="116" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="685"><net_src comp="421" pin="4"/><net_sink comp="679" pin=1"/></net>

<net id="686"><net_src comp="80" pin="0"/><net_sink comp="679" pin=2"/></net>

<net id="690"><net_src comp="679" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="695"><net_src comp="675" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="687" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="700"><net_src comp="697" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="708"><net_src comp="122" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="712"><net_src comp="704" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="718"><net_src comp="124" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="722"><net_src comp="714" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="728"><net_src comp="126" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="732"><net_src comp="724" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="738"><net_src comp="128" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="742"><net_src comp="734" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="748"><net_src comp="130" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="752"><net_src comp="744" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="758"><net_src comp="132" pin="0"/><net_sink comp="754" pin=1"/></net>

<net id="762"><net_src comp="754" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="768"><net_src comp="134" pin="0"/><net_sink comp="764" pin=1"/></net>

<net id="772"><net_src comp="764" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="778"><net_src comp="136" pin="0"/><net_sink comp="774" pin=1"/></net>

<net id="782"><net_src comp="774" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="788"><net_src comp="138" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="792"><net_src comp="784" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="798"><net_src comp="140" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="802"><net_src comp="794" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="808"><net_src comp="142" pin="0"/><net_sink comp="804" pin=1"/></net>

<net id="812"><net_src comp="804" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="818"><net_src comp="144" pin="0"/><net_sink comp="814" pin=1"/></net>

<net id="822"><net_src comp="814" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="828"><net_src comp="146" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="832"><net_src comp="824" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="838"><net_src comp="148" pin="0"/><net_sink comp="834" pin=1"/></net>

<net id="842"><net_src comp="834" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="848"><net_src comp="150" pin="0"/><net_sink comp="844" pin=1"/></net>

<net id="852"><net_src comp="844" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="858"><net_src comp="152" pin="0"/><net_sink comp="854" pin=1"/></net>

<net id="862"><net_src comp="854" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="868"><net_src comp="154" pin="0"/><net_sink comp="864" pin=1"/></net>

<net id="872"><net_src comp="864" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="878"><net_src comp="156" pin="0"/><net_sink comp="874" pin=1"/></net>

<net id="882"><net_src comp="874" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="888"><net_src comp="158" pin="0"/><net_sink comp="884" pin=1"/></net>

<net id="892"><net_src comp="884" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="898"><net_src comp="160" pin="0"/><net_sink comp="894" pin=1"/></net>

<net id="902"><net_src comp="894" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="908"><net_src comp="162" pin="0"/><net_sink comp="904" pin=1"/></net>

<net id="912"><net_src comp="904" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="918"><net_src comp="164" pin="0"/><net_sink comp="914" pin=1"/></net>

<net id="922"><net_src comp="914" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="928"><net_src comp="166" pin="0"/><net_sink comp="924" pin=1"/></net>

<net id="932"><net_src comp="924" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="938"><net_src comp="168" pin="0"/><net_sink comp="934" pin=1"/></net>

<net id="942"><net_src comp="934" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="949"><net_src comp="675" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="950"><net_src comp="118" pin="0"/><net_sink comp="944" pin=2"/></net>

<net id="951"><net_src comp="944" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="952"><net_src comp="944" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="956"><net_src comp="174" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="958"><net_src comp="953" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="959"><net_src comp="953" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="963"><net_src comp="178" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="438" pin=18"/></net>

<net id="965"><net_src comp="960" pin="1"/><net_sink comp="494" pin=18"/></net>

<net id="969"><net_src comp="184" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="428" pin=3"/></net>

<net id="974"><net_src comp="190" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="478" pin=6"/></net>

<net id="982"><net_src comp="618" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="987"><net_src comp="624" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="428" pin=4"/></net>

<net id="989"><net_src comp="984" pin="1"/><net_sink comp="438" pin=19"/></net>

<net id="990"><net_src comp="984" pin="1"/><net_sink comp="494" pin=19"/></net>

<net id="997"><net_src comp="636" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="1002"><net_src comp="642" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="478" pin=7"/></net>

<net id="1007"><net_src comp="651" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="1015"><net_src comp="661" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="1020"><net_src comp="691" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="534" pin=5"/></net>

<net id="1025"><net_src comp="701" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="1027"><net_src comp="1022" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="1028"><net_src comp="1022" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="1029"><net_src comp="1022" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="1030"><net_src comp="1022" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="1031"><net_src comp="1022" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="1032"><net_src comp="1022" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="1033"><net_src comp="1022" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="1034"><net_src comp="1022" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1035"><net_src comp="1022" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="1036"><net_src comp="1022" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="1037"><net_src comp="1022" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="1038"><net_src comp="1022" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1039"><net_src comp="1022" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="1040"><net_src comp="1022" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1041"><net_src comp="1022" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="1042"><net_src comp="1022" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="1043"><net_src comp="1022" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1044"><net_src comp="1022" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="1045"><net_src comp="1022" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1046"><net_src comp="1022" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="1047"><net_src comp="1022" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="1048"><net_src comp="1022" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="1049"><net_src comp="1022" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="1053"><net_src comp="196" pin="3"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1058"><net_src comp="209" pin="3"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="1063"><net_src comp="216" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1068"><net_src comp="203" pin="3"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="534" pin=22"/></net>

<net id="1073"><net_src comp="229" pin="3"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1078"><net_src comp="236" pin="3"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="1083"><net_src comp="203" pin="7"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="534" pin=23"/></net>

<net id="1088"><net_src comp="203" pin="3"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="534" pin=24"/></net>

<net id="1093"><net_src comp="245" pin="3"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1098"><net_src comp="252" pin="3"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="1103"><net_src comp="203" pin="3"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="534" pin=25"/></net>

<net id="1108"><net_src comp="203" pin="7"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="534" pin=26"/></net>

<net id="1113"><net_src comp="261" pin="3"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1118"><net_src comp="268" pin="3"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="1123"><net_src comp="203" pin="3"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="534" pin=27"/></net>

<net id="1128"><net_src comp="203" pin="7"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="534" pin=28"/></net>

<net id="1133"><net_src comp="277" pin="3"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1138"><net_src comp="284" pin="3"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="1143"><net_src comp="203" pin="3"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="534" pin=29"/></net>

<net id="1148"><net_src comp="203" pin="7"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="534" pin=30"/></net>

<net id="1153"><net_src comp="293" pin="3"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1158"><net_src comp="300" pin="3"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="1163"><net_src comp="203" pin="3"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="534" pin=31"/></net>

<net id="1168"><net_src comp="203" pin="7"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="534" pin=32"/></net>

<net id="1173"><net_src comp="309" pin="3"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1178"><net_src comp="316" pin="3"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="1183"><net_src comp="203" pin="3"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="534" pin=33"/></net>

<net id="1188"><net_src comp="203" pin="7"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="534" pin=34"/></net>

<net id="1193"><net_src comp="325" pin="3"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1198"><net_src comp="332" pin="3"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="1203"><net_src comp="203" pin="3"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="534" pin=35"/></net>

<net id="1208"><net_src comp="203" pin="7"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="534" pin=36"/></net>

<net id="1213"><net_src comp="341" pin="3"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1218"><net_src comp="348" pin="3"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="1223"><net_src comp="203" pin="3"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="534" pin=37"/></net>

<net id="1228"><net_src comp="203" pin="7"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="534" pin=38"/></net>

<net id="1233"><net_src comp="357" pin="3"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="1238"><net_src comp="364" pin="3"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1243"><net_src comp="203" pin="3"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="534" pin=39"/></net>

<net id="1248"><net_src comp="203" pin="7"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="534" pin=40"/></net>

<net id="1253"><net_src comp="373" pin="3"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1258"><net_src comp="380" pin="3"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="1263"><net_src comp="203" pin="3"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="534" pin=41"/></net>

<net id="1268"><net_src comp="203" pin="7"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="534" pin=42"/></net>

<net id="1273"><net_src comp="389" pin="3"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1278"><net_src comp="396" pin="3"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="1283"><net_src comp="203" pin="3"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="534" pin=43"/></net>

<net id="1288"><net_src comp="203" pin="7"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="534" pin=44"/></net>

<net id="1293"><net_src comp="203" pin="3"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="534" pin=45"/></net>

<net id="1298"><net_src comp="203" pin="7"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="534" pin=46"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_0 | {4 5 }
	Port: input_1 | {4 5 }
	Port: input_2 | {4 5 }
	Port: input_3 | {4 5 }
	Port: output_0 | {2 3 23 24 }
	Port: output_1 | {2 3 23 24 }
	Port: output_2 | {2 3 23 24 }
	Port: output_3 | {2 3 23 24 }
	Port: output_4 | {2 3 23 24 }
	Port: output_5 | {2 3 23 24 }
	Port: output_6 | {2 3 23 24 }
	Port: output_7 | {2 3 23 24 }
	Port: output_8 | {2 3 23 24 }
	Port: output_9 | {2 3 23 24 }
	Port: output_10 | {2 3 23 24 }
	Port: output_11 | {2 3 23 24 }
	Port: output_12 | {2 3 23 24 }
	Port: output_13 | {2 3 23 24 }
	Port: output_14 | {2 3 23 24 }
	Port: output_15 | {2 3 23 24 }
	Port: weight | {2 3 }
	Port: kernel_input | {}
	Port: kernel_weight | {}
	Port: kernel_output | {4 25 }
 - Input state : 
	Port: cnn : input_0 | {23 24 }
	Port: cnn : input_1 | {23 24 }
	Port: cnn : input_2 | {23 24 }
	Port: cnn : input_3 | {23 24 }
	Port: cnn : output_0 | {4 23 24 25 }
	Port: cnn : output_1 | {4 23 24 25 }
	Port: cnn : output_2 | {4 23 24 25 }
	Port: cnn : output_3 | {4 23 24 25 }
	Port: cnn : output_4 | {4 23 24 25 }
	Port: cnn : output_5 | {4 23 24 25 }
	Port: cnn : output_6 | {4 23 24 25 }
	Port: cnn : output_7 | {4 23 24 25 }
	Port: cnn : output_8 | {4 23 24 25 }
	Port: cnn : output_9 | {4 23 24 25 }
	Port: cnn : output_10 | {4 23 24 25 }
	Port: cnn : output_11 | {4 23 24 25 }
	Port: cnn : output_12 | {4 23 24 25 }
	Port: cnn : output_13 | {4 23 24 25 }
	Port: cnn : output_14 | {4 23 24 25 }
	Port: cnn : output_15 | {4 23 24 25 }
	Port: cnn : weight | {9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: cnn : kernel_input | {4 5 }
	Port: cnn : vinput | {1 }
	Port: cnn : kernel_weight | {2 3 }
	Port: cnn : vweight | {1 }
	Port: cnn : kernel_output | {2 3 }
	Port: cnn : voutput | {1 }
  - Chain level:
	State 1
		store_ln304 : 1
	State 2
		icmp_ln304 : 1
		i0_2 : 1
		br_ln304 : 2
		trunc_ln304 : 1
		call_ln311 : 2
		call_ln318 : 2
	State 3
	State 4
		icmp_ln319 : 1
		add_ln319 : 1
		br_ln319 : 2
		trunc_ln326 : 1
		call_ln326 : 2
	State 5
	State 6
		icmp_ln328 : 1
		add_ln328 : 1
		br_ln328 : 2
		tmp_9 : 1
		tmp_9_cast : 2
		tmp_s : 1
		tmp_10_cast : 2
		empty : 3
		add_ln349 : 3
		zext_ln349 : 4
		mul_ln349 : 5
	State 7
	State 8
	State 9
		zext_ln349_289 : 1
		trunc_ln349 : 1
		weight_addr_1 : 2
		weight_load : 3
	State 10
		p_cast : 1
		weight_addr_2 : 2
		p_cast8336 : 1
		weight_addr_3 : 2
		weight_load_1 : 3
		weight_load_2 : 3
	State 11
		p_cast8337 : 1
		weight_addr_4 : 2
		p_cast8338 : 1
		weight_addr_5 : 2
		weight_load_3 : 3
		weight_load_4 : 3
	State 12
		p_cast8339 : 1
		weight_addr_6 : 2
		p_cast8340 : 1
		weight_addr_7 : 2
		weight_load_5 : 3
		weight_load_6 : 3
	State 13
		p_cast8341 : 1
		weight_addr_8 : 2
		p_cast8342 : 1
		weight_addr_9 : 2
		weight_load_7 : 3
		weight_load_8 : 3
	State 14
		p_cast8343 : 1
		weight_addr_10 : 2
		p_cast8344 : 1
		weight_addr_11 : 2
		weight_load_9 : 3
		weight_load_10 : 3
	State 15
		p_cast8345 : 1
		weight_addr_12 : 2
		p_cast8346 : 1
		weight_addr_13 : 2
		weight_load_11 : 3
		weight_load_12 : 3
	State 16
		p_cast8347 : 1
		weight_addr_14 : 2
		p_cast8348 : 1
		weight_addr_15 : 2
		weight_load_13 : 3
		weight_load_14 : 3
	State 17
		p_cast8349 : 1
		weight_addr_16 : 2
		p_cast8350 : 1
		weight_addr_17 : 2
		weight_load_15 : 3
		weight_load_16 : 3
	State 18
		p_cast8351 : 1
		weight_addr_18 : 2
		p_cast8352 : 1
		weight_addr_19 : 2
		weight_load_17 : 3
		weight_load_18 : 3
	State 19
		zext_ln349_290 : 1
		weight_addr : 2
		p_cast8353 : 1
		weight_addr_20 : 2
		weight_load_19 : 3
		weight_load_20 : 3
	State 20
		p_cast8354 : 1
		weight_addr_21 : 2
		p_cast8355 : 1
		weight_addr_22 : 2
		weight_load_21 : 3
		weight_load_22 : 3
	State 21
		p_cast8356 : 1
		weight_addr_23 : 2
		p_cast8357 : 1
		weight_addr_24 : 2
		weight_load_23 : 3
		weight_load_24 : 3
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|---------|
| Operation|              Functional Unit             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |         grp_load_weight_S0_fu_428        |    1    |  0.387  |   291   |   415   |
|          |         grp_load_output_S0_fu_438        |    1    |  0.387  |   1248  |   360   |
|   call   |         grp_load_input_S0_fu_478         |    2    |  1.161  |   468   |   220   |
|          |        grp_store_output_S0_fu_494        |    1    |  6.966  |   1505  |   504   |
|          | grp_cnn_Pipeline_VITIS_LOOP_329_4_fu_534 |   1650  | 996.055 |  429463 |  207384 |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |                i0_2_fu_618               |    0    |    0    |    0    |    12   |
|          |             add_ln319_fu_636             |    0    |    0    |    0    |    16   |
|          |             add_ln328_fu_661             |    0    |    0    |    0    |    12   |
|          |              empty_49_fu_704             |    0    |    0    |    0    |    24   |
|          |              empty_50_fu_714             |    0    |    0    |    0    |    24   |
|          |              empty_51_fu_724             |    0    |    0    |    0    |    24   |
|          |              empty_52_fu_734             |    0    |    0    |    0    |    24   |
|          |              empty_53_fu_744             |    0    |    0    |    0    |    24   |
|          |              empty_54_fu_754             |    0    |    0    |    0    |    24   |
|          |              empty_55_fu_764             |    0    |    0    |    0    |    24   |
|          |              empty_56_fu_774             |    0    |    0    |    0    |    24   |
|          |              empty_57_fu_784             |    0    |    0    |    0    |    24   |
|          |              empty_58_fu_794             |    0    |    0    |    0    |    24   |
|    add   |              empty_59_fu_804             |    0    |    0    |    0    |    24   |
|          |              empty_60_fu_814             |    0    |    0    |    0    |    24   |
|          |              empty_61_fu_824             |    0    |    0    |    0    |    24   |
|          |              empty_62_fu_834             |    0    |    0    |    0    |    24   |
|          |              empty_63_fu_844             |    0    |    0    |    0    |    24   |
|          |              empty_64_fu_854             |    0    |    0    |    0    |    24   |
|          |              empty_65_fu_864             |    0    |    0    |    0    |    24   |
|          |              empty_66_fu_874             |    0    |    0    |    0    |    24   |
|          |            add_ln349_1_fu_884            |    0    |    0    |    0    |    24   |
|          |              empty_67_fu_894             |    0    |    0    |    0    |    24   |
|          |              empty_68_fu_904             |    0    |    0    |    0    |    24   |
|          |              empty_69_fu_914             |    0    |    0    |    0    |    24   |
|          |              empty_70_fu_924             |    0    |    0    |    0    |    24   |
|          |              empty_71_fu_934             |    0    |    0    |    0    |    24   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             icmp_ln304_fu_612            |    0    |    0    |    0    |    12   |
|   icmp   |             icmp_ln319_fu_630            |    0    |    0    |    0    |    16   |
|          |             icmp_ln328_fu_655            |    0    |    0    |    0    |    12   |
|----------|------------------------------------------|---------|---------|---------|---------|
|    sub   |               empty_fu_691               |    0    |    0    |    0    |    20   |
|----------|------------------------------------------|---------|---------|---------|---------|
|  addmul  |                grp_fu_944                |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |         voutput_read_read_fu_178         |    0    |    0    |    0    |    0    |
|   read   |         vweight_read_read_fu_184         |    0    |    0    |    0    |    0    |
|          |          vinput_read_read_fu_190         |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |            trunc_ln304_fu_624            |    0    |    0    |    0    |    0    |
|   trunc  |            trunc_ln326_fu_642            |    0    |    0    |    0    |    0    |
|          |            trunc_ln349_fu_701            |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             zext_ln319_fu_651            |    0    |    0    |    0    |    0    |
|          |             tmp_9_cast_fu_675            |    0    |    0    |    0    |    0    |
|          |            tmp_10_cast_fu_687            |    0    |    0    |    0    |    0    |
|          |           zext_ln349_289_fu_697          |    0    |    0    |    0    |    0    |
|          |               p_cast_fu_709              |    0    |    0    |    0    |    0    |
|          |             p_cast8336_fu_719            |    0    |    0    |    0    |    0    |
|          |             p_cast8337_fu_729            |    0    |    0    |    0    |    0    |
|          |             p_cast8338_fu_739            |    0    |    0    |    0    |    0    |
|          |             p_cast8339_fu_749            |    0    |    0    |    0    |    0    |
|          |             p_cast8340_fu_759            |    0    |    0    |    0    |    0    |
|          |             p_cast8341_fu_769            |    0    |    0    |    0    |    0    |
|          |             p_cast8342_fu_779            |    0    |    0    |    0    |    0    |
|          |             p_cast8343_fu_789            |    0    |    0    |    0    |    0    |
|   zext   |             p_cast8344_fu_799            |    0    |    0    |    0    |    0    |
|          |             p_cast8345_fu_809            |    0    |    0    |    0    |    0    |
|          |             p_cast8346_fu_819            |    0    |    0    |    0    |    0    |
|          |             p_cast8347_fu_829            |    0    |    0    |    0    |    0    |
|          |             p_cast8348_fu_839            |    0    |    0    |    0    |    0    |
|          |             p_cast8349_fu_849            |    0    |    0    |    0    |    0    |
|          |             p_cast8350_fu_859            |    0    |    0    |    0    |    0    |
|          |             p_cast8351_fu_869            |    0    |    0    |    0    |    0    |
|          |             p_cast8352_fu_879            |    0    |    0    |    0    |    0    |
|          |           zext_ln349_290_fu_889          |    0    |    0    |    0    |    0    |
|          |             p_cast8353_fu_899            |    0    |    0    |    0    |    0    |
|          |             p_cast8354_fu_909            |    0    |    0    |    0    |    0    |
|          |             p_cast8355_fu_919            |    0    |    0    |    0    |    0    |
|          |             p_cast8356_fu_929            |    0    |    0    |    0    |    0    |
|          |             p_cast8357_fu_939            |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|               tmp_9_fu_667               |    0    |    0    |    0    |    0    |
|          |               tmp_s_fu_679               |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   Total  |                                          |   1656  | 1004.96 |  432975 |  209559 |
|----------|------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln319_reg_994   |    9   |
|   add_ln328_reg_1012  |    5   |
|     empty_reg_1017    |   14   |
|      i0_2_reg_979     |    5   |
|       i0_reg_953      |    5   |
|       i1_reg_417      |    5   |
|       j_reg_405       |    9   |
|  trunc_ln304_reg_984  |    4   |
|  trunc_ln326_reg_999  |    8   |
|  trunc_ln349_reg_1022 |   17   |
|  vinput_read_reg_971  |   64   |
|  voutput_read_reg_960 |   64   |
|  vweight_read_reg_966 |   64   |
|weight_addr_10_reg_1130|   17   |
|weight_addr_11_reg_1135|   17   |
|weight_addr_12_reg_1150|   17   |
|weight_addr_13_reg_1155|   17   |
|weight_addr_14_reg_1170|   17   |
|weight_addr_15_reg_1175|   17   |
|weight_addr_16_reg_1190|   17   |
|weight_addr_17_reg_1195|   17   |
|weight_addr_18_reg_1210|   17   |
|weight_addr_19_reg_1215|   17   |
| weight_addr_1_reg_1050|   17   |
|weight_addr_20_reg_1235|   17   |
|weight_addr_21_reg_1250|   17   |
|weight_addr_22_reg_1255|   17   |
|weight_addr_23_reg_1270|   17   |
|weight_addr_24_reg_1275|   17   |
| weight_addr_2_reg_1055|   17   |
| weight_addr_3_reg_1060|   17   |
| weight_addr_4_reg_1070|   17   |
| weight_addr_5_reg_1075|   17   |
| weight_addr_6_reg_1090|   17   |
| weight_addr_7_reg_1095|   17   |
| weight_addr_8_reg_1110|   17   |
| weight_addr_9_reg_1115|   17   |
|  weight_addr_reg_1230 |   17   |
|weight_load_10_reg_1165|   32   |
|weight_load_11_reg_1180|   32   |
|weight_load_12_reg_1185|   32   |
|weight_load_13_reg_1200|   32   |
|weight_load_14_reg_1205|   32   |
|weight_load_15_reg_1220|   32   |
|weight_load_16_reg_1225|   32   |
|weight_load_17_reg_1240|   32   |
|weight_load_18_reg_1245|   32   |
|weight_load_19_reg_1260|   32   |
| weight_load_1_reg_1080|   32   |
|weight_load_20_reg_1265|   32   |
|weight_load_21_reg_1280|   32   |
|weight_load_22_reg_1285|   32   |
|weight_load_23_reg_1290|   32   |
|weight_load_24_reg_1295|   32   |
| weight_load_2_reg_1085|   32   |
| weight_load_3_reg_1100|   32   |
| weight_load_4_reg_1105|   32   |
| weight_load_5_reg_1120|   32   |
| weight_load_6_reg_1125|   32   |
| weight_load_7_reg_1140|   32   |
| weight_load_8_reg_1145|   32   |
| weight_load_9_reg_1160|   32   |
|  weight_load_reg_1065 |   32   |
|  zext_ln319_reg_1004  |   14   |
+-----------------------+--------+
|         Total         |  1512  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_203     |  p0  |  26  |  17  |   442  ||   129   |
|     grp_access_fu_203     |  p2  |  24  |   0  |    0   ||   118   |
|         j_reg_405         |  p0  |   2  |   9  |   18   ||    9    |
| grp_load_weight_S0_fu_428 |  p4  |   2  |   4  |    8   ||    9    |
| grp_load_output_S0_fu_438 |  p19 |   2  |   4  |    8   ||    9    |
|  grp_load_input_S0_fu_478 |  p7  |   2  |   8  |   16   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   492  || 3.05267 ||   283   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |  1656  |  1004  | 432975 | 209559 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   283  |
|  Register |    -   |    -   |  1512  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |  1656  |  1008  | 434487 | 209842 |
+-----------+--------+--------+--------+--------+
