Warning: No PCF file specified; IO pins will be placed automatically

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      163 LCs used as LUT4 only
Info:      142 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      142 LCs used as DFF only
Info: Packing carries..
Info:        4 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        0 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting clk$SB_IO_IN (fanout 284)
Info: promoting rst_n_SB_LUT4_I3_O [reset] (fanout 160)
Info: promoting busy_SB_LUT4_O_I2[1] [reset] (fanout 50)
Info: promoting core_done_pulse [cen] (fanout 50)
Info: promoting busy_SB_LUT4_O_I2_SB_LUT4_I1_O [cen] (fanout 34)
Info: promoting start$SB_IO_IN [cen] (fanout 34)
Info: promoting pipe_valid [cen] (fanout 32)
Info: Constraining chains...
Info:       10 LCs used to legalise carry chains.
Info: Checksum: 0x6edf39d4

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x42cda603

Info: Device utilisation:
Info: 	         ICESTORM_LC:   463/ 7680     6%
Info: 	        ICESTORM_RAM:     0/   32     0%
Info: 	               SB_IO:    71/  256    27%
Info: 	               SB_GB:     7/    8    87%
Info: 	        ICESTORM_PLL:     0/    2     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 0 cells based on constraints.
Info: Creating initial analytic placement for 358 cells, random placement wirelen = 13821.
Info:     at initial placer iter 0, wirelen = 1898
Info:     at initial placer iter 1, wirelen = 1720
Info:     at initial placer iter 2, wirelen = 1643
Info:     at initial placer iter 3, wirelen = 1661
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 1648, spread = 2717, legal = 2985; time = 0.02s
Info:     at iteration #2, type ALL: wirelen solved = 1718, spread = 2822, legal = 3057; time = 0.02s
Info:     at iteration #3, type ALL: wirelen solved = 1792, spread = 2995, legal = 3246; time = 0.02s
Info:     at iteration #4, type ALL: wirelen solved = 1804, spread = 2890, legal = 3167; time = 0.02s
Info:     at iteration #5, type ALL: wirelen solved = 1829, spread = 2729, legal = 3151; time = 0.01s
Info:     at iteration #6, type ALL: wirelen solved = 1891, spread = 2619, legal = 2916; time = 0.19s
Info:     at iteration #7, type ALL: wirelen solved = 1898, spread = 2724, legal = 2965; time = 0.02s
Info:     at iteration #8, type ALL: wirelen solved = 1920, spread = 2719, legal = 3015; time = 0.02s
Info:     at iteration #9, type ALL: wirelen solved = 2015, spread = 3083, legal = 3214; time = 0.01s
Info:     at iteration #10, type ALL: wirelen solved = 2012, spread = 3104, legal = 3202; time = 0.01s
Info:     at iteration #11, type ALL: wirelen solved = 2092, spread = 2971, legal = 3195; time = 0.02s
Info: HeAP Placer Time: 0.41s
Info:   of which solving equations: 0.14s
Info:   of which spreading cells: 0.01s
Info:   of which strict legalisation: 0.21s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 58, wirelen = 2916
Info:   at iteration #5: temp = 0.000000, timing cost = 37, wirelen = 2287
Info:   at iteration #10: temp = 0.000000, timing cost = 30, wirelen = 2123
Info:   at iteration #15: temp = 0.000000, timing cost = 22, wirelen = 2076
Info:   at iteration #19: temp = 0.000000, timing cost = 21, wirelen = 2042 
Info: SA placement time 0.28s

Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 126.26 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                       -> posedge clk$SB_IO_IN_$glb_clk: 7.81 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> <async>                      : 3.44 ns

Info: Slack histogram:
Info:  legend: * represents 2 endpoint(s)
Info:          + represents [1,2) endpoint(s)
Info: [ 75413,  75757) |***********+
Info: [ 75757,  76101) |*****************+
Info: [ 76101,  76445) |*******+
Info: [ 76445,  76789) |******+
Info: [ 76789,  77133) |**************+
Info: [ 77133,  77477) |*******************+
Info: [ 77477,  77821) |******************************+
Info: [ 77821,  78165) |************************************+
Info: [ 78165,  78509) |***************************+
Info: [ 78509,  78853) |**************+
Info: [ 78853,  79197) |*************+
Info: [ 79197,  79541) |***********+
Info: [ 79541,  79885) |***+
Info: [ 79885,  80229) |***********+
Info: [ 80229,  80573) |*****+
Info: [ 80573,  80917) |************+
Info: [ 80917,  81261) |*********************************************+
Info: [ 81261,  81605) |******+
Info: [ 81605,  81949) |************************************************************ 
Info: [ 81949,  82293) |***+
Info: Checksum: 0xb62392ac

Info: Routing..
Info: Setting up routing queue.
Info: Routing 1591 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       91        848 |   91   848 |       731|       0.22       0.22|
Info:       1948 |      260       1599 |  169   751 |         0|       0.33       0.55|
Info: Routing complete.
Info: Router1 time 0.55s
Info: Checksum: 0x602eb4c2

Info: Critical path report for clock 'clk$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source u1.prod_reg_SB_DFFE_Q_5_D_SB_LUT4_O_LC.O
Info:  0.6  1.1    Net w_p1[2] budget 16.184000 ns (7,7) -> (7,6)
Info:                Sink u1.prod_reg_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_LC.I0
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:171.30-171.34
Info:  0.4  1.6  Source u1.prod_reg_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_LC.O
Info:  1.3  2.8    Net u1.prod_reg_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] budget 20.292999 ns (7,6) -> (9,5)
Info:                Sink u1.prod_reg_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  3.2  Source u1.prod_reg_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  0.6  3.8    Net u1.prod_reg_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1] budget 20.292000 ns (9,5) -> (9,5)
Info:                Sink u1.prod_reg_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  4.2  Source u1.prod_reg_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.2  5.4    Net u1.prod_reg_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[1] budget 20.292000 ns (9,5) -> (6,5)
Info:                Sink u1.prod_reg_SB_DFFESR_Q_6_D_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:175.23-175.184
Info:                  ../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60.47-60.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3  5.7  Source u1.prod_reg_SB_DFFESR_Q_6_D_SB_LUT4_O_LC.COUT
Info:  0.0  5.7    Net u1.prod_reg_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[3] budget 0.000000 ns (6,5) -> (6,5)
Info:                Sink u1.prod_reg_SB_DFFESR_Q_5_D_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:175.23-175.184
Info:                  ../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60.47-60.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  5.8  Source u1.prod_reg_SB_DFFESR_Q_5_D_SB_LUT4_O_LC.COUT
Info:  0.0  5.8    Net u1.prod_reg_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[3] budget 0.000000 ns (6,5) -> (6,5)
Info:                Sink u1.prod_reg_SB_DFFESR_Q_4_D_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:175.23-175.184
Info:                  ../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60.47-60.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  5.9  Source u1.prod_reg_SB_DFFESR_Q_4_D_SB_LUT4_O_LC.COUT
Info:  0.2  6.1    Net u1.prod_reg_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[3] budget 0.190000 ns (6,5) -> (6,6)
Info:                Sink u1.prod_reg_SB_DFFESR_Q_3_D_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:175.23-175.184
Info:                  ../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60.47-60.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  6.2  Source u1.prod_reg_SB_DFFESR_Q_3_D_SB_LUT4_O_LC.COUT
Info:  0.0  6.2    Net u1.prod_reg_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[3] budget 0.000000 ns (6,6) -> (6,6)
Info:                Sink u1.prod_reg_SB_DFFESR_Q_2_D_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:175.23-175.184
Info:                  ../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60.47-60.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  6.4  Source u1.prod_reg_SB_DFFESR_Q_2_D_SB_LUT4_O_LC.COUT
Info:  0.0  6.4    Net u1.prod_reg_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[3] budget 0.000000 ns (6,6) -> (6,6)
Info:                Sink u1.prod_reg_SB_DFFESR_Q_1_D_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:175.23-175.184
Info:                  ../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60.47-60.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  6.5  Source u1.prod_reg_SB_DFFESR_Q_1_D_SB_LUT4_O_LC.COUT
Info:  0.3  6.8    Net u1.prod_reg_SB_DFFESR_Q_D_SB_LUT4_O_I1[3] budget 0.260000 ns (6,6) -> (6,6)
Info:                Sink u1.prod_reg_SB_DFFESR_Q_D_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:175.23-175.184
Info:                  ../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60.47-60.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3  7.1  Setup u1.prod_reg_SB_DFFESR_Q_D_SB_LUT4_O_LC.I3
Info: 3.0 ns logic, 4.1 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source start$sb_io.D_IN_0
Info:  1.9  1.9    Net start$SB_IO_IN budget 41.307999 ns (0,16) -> (33,16)
Info:                Sink $gbuf_start$SB_IO_IN_$glb_ce.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:85.41-85.46
Info:  0.6  2.6  Source $gbuf_start$SB_IO_IN_$glb_ce.GLOBAL_BUFFER_OUTPUT
Info:  0.6  3.2    Net start$SB_IO_IN_$glb_ce budget 41.307999 ns (33,16) -> (2,13)
Info:                Sink r_mcand_in_SB_DFFER_Q_DFFLC.CEN
Info:  0.1  3.3  Setup r_mcand_in_SB_DFFER_Q_DFFLC.CEN
Info: 0.7 ns logic, 2.6 ns routing

Info: Critical path report for cross-domain path 'posedge clk$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source product_SB_DFFER_Q_D_SB_LUT4_O_2_LC.O
Info:  3.0  3.6    Net product[16]$SB_IO_OUT budget 82.792999 ns (7,9) -> (6,33)
Info:                Sink product[16]$sb_io.D_OUT_0
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:89.41-89.48
Info: 0.5 ns logic, 3.0 ns routing

Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 141.00 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                       -> posedge clk$SB_IO_IN_$glb_clk: 3.27 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> <async>                      : 3.57 ns

Info: Slack histogram:
Info:  legend: * represents 3 endpoint(s)
Info:          + represents [1,3) endpoint(s)
Info: [ 76241,  76543) |*+
Info: [ 76543,  76845) |**+
Info: [ 76845,  77147) |*****+
Info: [ 77147,  77449) |****+
Info: [ 77449,  77751) |************+
Info: [ 77751,  78053) |***********************************+
Info: [ 78053,  78355) |********+
Info: [ 78355,  78657) |***********************+
Info: [ 78657,  78959) |*************+
Info: [ 78959,  79261) |********+
Info: [ 79261,  79563) |****+
Info: [ 79563,  79865) |***+
Info: [ 79865,  80167) |**************+
Info: [ 80167,  80469) |***+
Info: [ 80469,  80771) |*******+
Info: [ 80771,  81073) |************************************************************ 
Info: [ 81073,  81375) |***********************************+
Info: [ 81375,  81677) |***************+
Info: [ 81677,  81979) |*****************************************************+
Info: [ 81979,  82281) |**+
1 warning, 0 errors

Info: Program finished normally.
