// Seed: 533576888
module module_0 (
    output wire id_0,
    input  tri0 id_1,
    input  wire id_2
);
  assign id_0 = id_2 || -1 - -1;
  wire id_4;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    input supply1 id_2,
    input wor id_3,
    output wand id_4,
    input supply1 id_5,
    input wor id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2;
  parameter id_1 = ~1;
  reg id_2;
  always @(posedge -1) begin : LABEL_0
    id_2 = id_1;
    assert (id_2);
  end
  wire id_3;
endmodule
