

================================================================
== Vivado HLS Report for 'subconv_3x3_32_strid'
================================================================
* Date:           Sun Dec 16 04:35:50 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       optimize_conv1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  394033|  394033|  394033|  394033|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  394032|  394032|     16418|          -|          -|    24|    no    |
        | + Loop 1.1              |   16416|   16416|      1026|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1          |    1024|    1024|        64|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1      |      60|      60|        20|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      18|      18|         6|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|     706|    488|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     150|     45|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    128|
|Register         |        -|      -|     230|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    1086|    661|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       1|      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+-----+----+
    |          Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +----------------------------+----------------------+---------+-------+-----+----+
    |ShuffleNetV2_mux_jbC_x_U43  |ShuffleNetV2_mux_jbC  |        0|      0|  150|  45|
    +----------------------------+----------------------+---------+-------+-----+----+
    |Total                       |                      |        0|      0|  150|  45|
    +----------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+----+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |p_Val2_3_fu_701_p2              |     *    |      0|   0|  62|           8|           8|
    |co_4_fu_334_p2                  |     +    |      0|  20|  10|           5|           1|
    |h_4_fu_508_p2                   |     +    |      0|  20|  10|           5|           1|
    |m_4_fu_520_p2                   |     +    |      0|  11|   8|           2|           1|
    |n_4_fu_618_p2                   |     +    |      0|  11|   8|           2|           1|
    |p_Val2_26_fu_931_p2             |     +    |      0|  32|  14|           9|           9|
    |p_Val2_29_fu_727_p2             |     +    |      0|  53|  21|          16|          16|
    |p_Val2_31_fu_761_p2             |     +    |      0|  29|  13|           8|           8|
    |result_V_fu_945_p2              |     +    |      0|  29|  13|           8|           8|
    |tmp_100_fu_395_p2               |     +    |      0|  35|  15|          10|          10|
    |tmp_104_fu_439_p2               |     +    |      0|  29|  13|           8|           8|
    |tmp_105_fu_463_p2               |     +    |      0|  35|  15|          10|          10|
    |tmp_107_fu_488_p2               |     +    |      0|  47|  19|          14|          14|
    |tmp_108_fu_601_p2               |     +    |      0|  47|  19|          14|          14|
    |tmp_109_fu_530_p2               |     +    |      0|  32|  14|           9|           9|
    |tmp_112_fu_566_p2               |     +    |      0|  29|  13|           8|           8|
    |tmp_114_fu_591_p2               |     +    |      0|  44|  18|          13|          13|
    |tmp_115_fu_628_p2               |     +    |      0|  32|  14|           9|           9|
    |tmp_116_fu_657_p2               |     +    |      0|  44|  18|          13|          13|
    |tmp_67_fu_557_p2                |     +    |      0|  23|  11|           6|           6|
    |tmp_70_fu_648_p2                |     +    |      0|  23|  11|           6|           6|
    |w_4_fu_606_p2                   |     +    |      0|  20|  10|           5|           1|
    |tmp_111_fu_541_p2               |     -    |      0|  32|  14|           9|           9|
    |tmp_97_fu_361_p2                |     -    |      0|  29|  13|           8|           8|
    |brmerge40_demorgan_i_fu_866_p2  |    and   |      0|   0|   2|           1|           1|
    |carry_fu_781_p2                 |    and   |      0|   0|   2|           1|           1|
    |overflow_fu_860_p2              |    and   |      0|   0|   2|           1|           1|
    |p_38_i_i_fu_839_p2              |    and   |      0|   0|   2|           1|           1|
    |p_41_i_i_fu_827_p2              |    and   |      0|   0|   2|           1|           1|
    |underflow_5_fu_964_p2           |    and   |      0|   0|   2|           1|           1|
    |underflow_fu_883_p2             |    and   |      0|   0|   2|           1|           1|
    |Range1_all_ones_fu_804_p2       |   icmp   |      0|   0|   1|           2|           2|
    |Range1_all_zeros_fu_809_p2      |   icmp   |      0|   0|   1|           2|           1|
    |exitcond4_fu_328_p2             |   icmp   |      0|   0|   2|           5|           5|
    |exitcond5_fu_445_p2             |   icmp   |      0|   0|   2|           5|           5|
    |exitcond6_fu_494_p2             |   icmp   |      0|   0|   2|           5|           5|
    |exitcond7_fu_514_p2             |   icmp   |      0|   0|   1|           2|           2|
    |exitcond_fu_612_p2              |   icmp   |      0|   0|   1|           2|           2|
    |brmerge9_fu_978_p2              |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i4_fu_850_p2          |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i_i_fu_888_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp4_demorgan_fu_871_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp5_fu_894_p2                  |    or    |      0|   0|   2|           1|           1|
    |underflow_not_fu_898_p2         |    or    |      0|   0|   2|           1|           1|
    |deleted_ones_fu_832_p3          |  select  |      0|   0|   2|           1|           1|
    |deleted_zeros_fu_814_p3         |  select  |      0|   0|   2|           1|           1|
    |output_V_d0                     |  select  |      0|   0|   8|           1|           8|
    |p_Val2_32_mux_fu_903_p3         |  select  |      0|   0|   8|           1|           7|
    |p_Val2_s_45_fu_909_p3           |  select  |      0|   0|   9|           1|           9|
    |p_result_V_fu_990_p3            |  select  |      0|   0|   9|           1|           9|
    |result_V_mux_fu_983_p3          |  select  |      0|   0|   8|           1|           7|
    |sum_V_fu_915_p3                 |  select  |      0|   0|   8|           1|           8|
    |brmerge_i_i_fu_969_p2           |    xor   |      0|   0|   2|           1|           1|
    |isneg_not_fu_973_p2             |    xor   |      0|   0|   2|           1|           2|
    |p_not_i_i_fu_844_p2             |    xor   |      0|   0|   2|           1|           2|
    |tmp2_fu_547_p2                  |    xor   |      0|   0|   3|           2|           3|
    |tmp3_fu_638_p2                  |    xor   |      0|   0|   3|           2|           3|
    |tmp4_fu_877_p2                  |    xor   |      0|   0|   2|           1|           2|
    |tmp_64_fu_959_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_74_fu_775_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_76_fu_821_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_77_fu_855_p2                |    xor   |      0|   0|   2|           1|           2|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |Total                           |          |      0| 706| 488|         261|         297|
    +--------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  65|         14|    1|         14|
    |co_reg_247         |   9|          2|    5|         10|
    |h_reg_258          |   9|          2|    5|         10|
    |m_reg_294          |   9|          2|    2|          4|
    |n_reg_317          |   9|          2|    2|          4|
    |p_Val2_28_reg_305  |   9|          2|    8|         16|
    |p_Val2_s_reg_282   |   9|          2|    8|         16|
    |w_reg_270          |   9|          2|    5|         10|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 128|         28|   36|         84|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  13|   0|   13|          0|
    |bias_V_addr_reg_1038           |   5|   0|    5|          0|
    |brmerge40_demorgan_i_reg_1217  |   1|   0|    1|          0|
    |brmerge_i_i_i_reg_1227         |   1|   0|    1|          0|
    |carry_reg_1194                 |   1|   0|    1|          0|
    |co_4_reg_1013                  |   5|   0|    5|          0|
    |co_reg_247                     |   5|   0|    5|          0|
    |h_reg_258                      |   5|   0|    5|          0|
    |isneg_reg_1237                 |   1|   0|    1|          0|
    |m_4_reg_1072                   |   2|   0|    2|          0|
    |m_reg_294                      |   2|   0|    2|          0|
    |n_4_reg_1100                   |   2|   0|    2|          0|
    |n_reg_317                      |   2|   0|    2|          0|
    |newsignbit_5_reg_1250          |   1|   0|    1|          0|
    |newsignbit_reg_1188            |   1|   0|    1|          0|
    |p_38_i_i_reg_1207              |   1|   0|    1|          0|
    |p_Val2_28_reg_305              |   8|   0|    8|          0|
    |p_Val2_29_reg_1170             |  16|   0|   16|          0|
    |p_Val2_31_reg_1182             |   8|   0|    8|          0|
    |p_Val2_3_reg_1160              |  16|   0|   16|          0|
    |p_Val2_s_reg_282               |   8|   0|    8|          0|
    |result_V_reg_1244              |   8|   0|    8|          0|
    |signbit_reg_1175               |   1|   0|    1|          0|
    |tmp_100_reg_1023               |   9|   0|   10|          1|
    |tmp_101_reg_1028               |   3|   0|    3|          0|
    |tmp_104_reg_1033               |   7|   0|    8|          1|
    |tmp_107_reg_1051               |  13|   0|   14|          1|
    |tmp_108_reg_1087               |  14|   0|   14|          0|
    |tmp_109_cast_reg_1018          |   9|   0|    9|          0|
    |tmp_111_reg_1077               |   9|   0|    9|          0|
    |tmp_114_reg_1082               |  12|   0|   13|          1|
    |tmp_118_reg_1165               |   1|   0|    1|          0|
    |tmp_59_reg_1155                |   8|   0|    8|          0|
    |tmp_61_reg_1059                |   5|   0|    6|          1|
    |tmp_75_reg_1201                |   2|   0|    2|          0|
    |tmp_77_reg_1212                |   1|   0|    1|          0|
    |tmp_s_reg_1046                 |   5|   0|    6|          1|
    |underflow_reg_1222             |   1|   0|    1|          0|
    |w_4_reg_1092                   |   5|   0|    5|          0|
    |w_reg_270                      |   5|   0|    5|          0|
    |weight_V_load_reg_1150         |   8|   0|    8|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 230|   0|  236|          6|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------+-----+-----+------------+----------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_start            |  in |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_done             | out |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_idle             | out |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_ready            | out |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|input_0_V_address0  | out |   12|  ap_memory |       input_0_V      |     array    |
|input_0_V_ce0       | out |    1|  ap_memory |       input_0_V      |     array    |
|input_0_V_q0        |  in |    8|  ap_memory |       input_0_V      |     array    |
|input_1_V_address0  | out |   12|  ap_memory |       input_1_V      |     array    |
|input_1_V_ce0       | out |    1|  ap_memory |       input_1_V      |     array    |
|input_1_V_q0        |  in |    8|  ap_memory |       input_1_V      |     array    |
|input_2_V_address0  | out |   12|  ap_memory |       input_2_V      |     array    |
|input_2_V_ce0       | out |    1|  ap_memory |       input_2_V      |     array    |
|input_2_V_q0        |  in |    8|  ap_memory |       input_2_V      |     array    |
|input_3_V_address0  | out |   12|  ap_memory |       input_3_V      |     array    |
|input_3_V_ce0       | out |    1|  ap_memory |       input_3_V      |     array    |
|input_3_V_q0        |  in |    8|  ap_memory |       input_3_V      |     array    |
|input_4_V_address0  | out |   12|  ap_memory |       input_4_V      |     array    |
|input_4_V_ce0       | out |    1|  ap_memory |       input_4_V      |     array    |
|input_4_V_q0        |  in |    8|  ap_memory |       input_4_V      |     array    |
|input_5_V_address0  | out |   12|  ap_memory |       input_5_V      |     array    |
|input_5_V_ce0       | out |    1|  ap_memory |       input_5_V      |     array    |
|input_5_V_q0        |  in |    8|  ap_memory |       input_5_V      |     array    |
|input_6_V_address0  | out |   12|  ap_memory |       input_6_V      |     array    |
|input_6_V_ce0       | out |    1|  ap_memory |       input_6_V      |     array    |
|input_6_V_q0        |  in |    8|  ap_memory |       input_6_V      |     array    |
|input_7_V_address0  | out |   12|  ap_memory |       input_7_V      |     array    |
|input_7_V_ce0       | out |    1|  ap_memory |       input_7_V      |     array    |
|input_7_V_q0        |  in |    8|  ap_memory |       input_7_V      |     array    |
|weight_V_address0   | out |    8|  ap_memory |       weight_V       |     array    |
|weight_V_ce0        | out |    1|  ap_memory |       weight_V       |     array    |
|weight_V_q0         |  in |    8|  ap_memory |       weight_V       |     array    |
|bias_V_address0     | out |    5|  ap_memory |        bias_V        |     array    |
|bias_V_ce0          | out |    1|  ap_memory |        bias_V        |     array    |
|bias_V_q0           |  in |    8|  ap_memory |        bias_V        |     array    |
|output_V_address0   | out |   13|  ap_memory |       output_V       |     array    |
|output_V_ce0        | out |    1|  ap_memory |       output_V       |     array    |
|output_V_we0        | out |    1|  ap_memory |       output_V       |     array    |
|output_V_d0         | out |    8|  ap_memory |       output_V       |     array    |
+--------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 13
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / (!exitcond5)
	2  / (exitcond5)
4 --> 
	5  / (!exitcond6)
	3  / (exitcond6)
5 --> 
	12  / (exitcond7)
	6  / (!exitcond7)
6 --> 
	7  / (!exitcond)
	5  / (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	6  / true
12 --> 
	13  / true
13 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_14 (12)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:217
:0  br label %.loopexit10


 <State 2>: 3.31ns
ST_2: co (14)  [1/1] 0.00ns
.loopexit10:0  %co = phi i5 [ 0, %0 ], [ %co_4, %.loopexit10.loopexit ]

ST_2: exitcond4 (15)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:217
.loopexit10:1  %exitcond4 = icmp eq i5 %co, -8

ST_2: empty (16)  [1/1] 0.00ns
.loopexit10:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_2: co_4 (17)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:217
.loopexit10:3  %co_4 = add i5 %co, 1

ST_2: StgValue_19 (18)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:217
.loopexit10:4  br i1 %exitcond4, label %2, label %.preheader47.preheader

ST_2: tmp (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223
.preheader47.preheader:0  %tmp = zext i5 %co to i64

ST_2: tmp_cast (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:217
.preheader47.preheader:1  %tmp_cast = zext i5 %co to i8

ST_2: tmp_96 (22)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:217
.preheader47.preheader:2  %tmp_96 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %co, i2 0)

ST_2: p_shl4_cast (23)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223
.preheader47.preheader:3  %p_shl4_cast = zext i7 %tmp_96 to i8

ST_2: tmp_97 (24)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:223
.preheader47.preheader:4  %tmp_97 = sub i8 %p_shl4_cast, %tmp_cast

ST_2: tmp_109_cast (25)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223
.preheader47.preheader:5  %tmp_109_cast = sext i8 %tmp_97 to i9

ST_2: tmp_98 (26)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:217
.preheader47.preheader:6  %tmp_98 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co, i4 0)

ST_2: p_shl2_cast (27)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:217
.preheader47.preheader:7  %p_shl2_cast = zext i9 %tmp_98 to i10

ST_2: tmp_99 (28)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:217
.preheader47.preheader:8  %tmp_99 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co, i1 false)

ST_2: p_shl3_cast (29)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:227
.preheader47.preheader:9  %p_shl3_cast = zext i6 %tmp_99 to i10

ST_2: tmp_100 (30)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:227
.preheader47.preheader:10  %tmp_100 = add i10 %p_shl2_cast, %p_shl3_cast

ST_2: tmp_101 (31)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:217
.preheader47.preheader:11  %tmp_101 = trunc i5 %co to i3

ST_2: newIndex (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:217
.preheader47.preheader:12  %newIndex = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %co, i32 3, i32 4)

ST_2: tmp_102 (33)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:217
.preheader47.preheader:13  %tmp_102 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %newIndex, i5 0)

ST_2: p_shl_cast (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:217
.preheader47.preheader:14  %p_shl_cast = zext i7 %tmp_102 to i8

ST_2: tmp_103 (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:217
.preheader47.preheader:15  %tmp_103 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %newIndex, i1 false)

ST_2: p_shl1_cast (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:217
.preheader47.preheader:16  %p_shl1_cast = zext i3 %tmp_103 to i8

ST_2: tmp_104 (37)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:217
.preheader47.preheader:17  %tmp_104 = add i8 %p_shl_cast, %p_shl1_cast

ST_2: bias_V_addr (38)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:226
.preheader47.preheader:18  %bias_V_addr = getelementptr [24 x i8]* %bias_V, i64 0, i64 %tmp

ST_2: StgValue_39 (39)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:218
.preheader47.preheader:19  br label %.preheader47

ST_2: StgValue_40 (190)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:233
:0  ret void


 <State 3>: 4.67ns
ST_3: h (41)  [1/1] 0.00ns
.preheader47:0  %h = phi i5 [ %h_4, %1 ], [ 1, %.preheader47.preheader ]

ST_3: exitcond5 (42)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:218
.preheader47:1  %exitcond5 = icmp eq i5 %h, -15

ST_3: empty_41 (43)  [1/1] 0.00ns
.preheader47:2  %empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_3: StgValue_44 (44)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:218
.preheader47:3  br i1 %exitcond5, label %.loopexit10.loopexit, label %.preheader46.preheader

ST_3: tmp_s (46)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223
.preheader46.preheader:0  %tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h, i1 false)

ST_3: tmp_60_cast (47)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:227
.preheader46.preheader:1  %tmp_60_cast = zext i5 %h to i10

ST_3: tmp_105 (48)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:227
.preheader46.preheader:2  %tmp_105 = add i10 %tmp_100, %tmp_60_cast

ST_3: p_shl5_cast (49)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:227
.preheader46.preheader:3  %p_shl5_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_105, i4 0)

ST_3: tmp_106 (50)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:227
.preheader46.preheader:4  %tmp_106 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_105, i1 false)

ST_3: p_shl6_cast (51)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:227
.preheader46.preheader:5  %p_shl6_cast = zext i11 %tmp_106 to i14

ST_3: tmp_107 (52)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:227
.preheader46.preheader:6  %tmp_107 = add i14 %p_shl6_cast, %p_shl5_cast

ST_3: StgValue_52 (53)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader46.preheader:7  br label %.preheader46

ST_3: StgValue_53 (188)  [1/1] 0.00ns
.loopexit10.loopexit:0  br label %.loopexit10


 <State 4>: 3.31ns
ST_4: w (55)  [1/1] 0.00ns
.preheader46:0  %w = phi i5 [ %w_4, %_ifconv1 ], [ 1, %.preheader46.preheader ]

ST_4: exitcond6 (56)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader46:1  %exitcond6 = icmp eq i5 %w, -15

ST_4: empty_42 (57)  [1/1] 0.00ns
.preheader46:2  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_4: StgValue_57 (58)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader46:3  br i1 %exitcond6, label %1, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i

ST_4: tmp_61 (60)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  %tmp_61 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %w, i1 false)

ST_4: StgValue_59 (61)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:221
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:1  br label %.loopexit

ST_4: h_4 (185)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:218
:0  %h_4 = add i5 %h, 1

ST_4: StgValue_61 (186)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:218
:1  br label %.preheader47


 <State 5>: 6.97ns
ST_5: p_Val2_s (63)  [1/1] 0.00ns
.loopexit:0  %p_Val2_s = phi i8 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i ], [ %p_Val2_28, %.loopexit.loopexit ]

ST_5: m (64)  [1/1] 0.00ns
.loopexit:1  %m = phi i2 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i ], [ %m_4, %.loopexit.loopexit ]

ST_5: exitcond7 (65)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.loopexit:2  %exitcond7 = icmp eq i2 %m, -1

ST_5: empty_43 (66)  [1/1] 0.00ns
.loopexit:3  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_4 (67)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:221
.loopexit:4  %m_4 = add i2 %m, 1

ST_5: StgValue_67 (68)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.loopexit:5  br i1 %exitcond7, label %_ifconv1, label %.preheader.preheader

ST_5: tmp_66_cast (70)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223
.preheader.preheader:0  %tmp_66_cast = zext i2 %m to i9

ST_5: tmp_109 (71)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:223
.preheader.preheader:1  %tmp_109 = add i9 %tmp_109_cast, %tmp_66_cast

ST_5: tmp_110 (72)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223 (grouped into LUT with out node tmp_111)
.preheader.preheader:2  %tmp_110 = shl i9 %tmp_109, 2

ST_5: tmp_111 (73)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:223 (out node of the LUT)
.preheader.preheader:3  %tmp_111 = sub i9 %tmp_110, %tmp_109

ST_5: tmp2 (74)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223 (grouped into LUT with out node tmp_67)
.preheader.preheader:4  %tmp2 = xor i2 %m, -2

ST_5: tmp2_cast (75)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223 (grouped into LUT with out node tmp_67)
.preheader.preheader:5  %tmp2_cast = sext i2 %tmp2 to i6

ST_5: tmp_67 (76)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:223 (out node of the LUT)
.preheader.preheader:6  %tmp_67 = add i6 %tmp_s, %tmp2_cast

ST_5: tmp_68_cast (77)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223
.preheader.preheader:7  %tmp_68_cast = zext i6 %tmp_67 to i8

ST_5: tmp_112 (78)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:217
.preheader.preheader:8  %tmp_112 = add i8 %tmp_104, %tmp_68_cast

ST_5: p_shl7_cast (79)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:217
.preheader.preheader:9  %p_shl7_cast = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_112, i5 0)

ST_5: tmp_113 (80)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:217
.preheader.preheader:10  %tmp_113 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_112, i1 false)

ST_5: p_shl8_cast (81)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:217
.preheader.preheader:11  %p_shl8_cast = zext i9 %tmp_113 to i13

ST_5: tmp_114 (82)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:217
.preheader.preheader:12  %tmp_114 = add i13 %p_shl8_cast, %p_shl7_cast

ST_5: StgValue_81 (83)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader.preheader:13  br label %.preheader

ST_5: p_Val2_25 (163)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:226
_ifconv1:1  %p_Val2_25 = load i8* %bias_V_addr, align 1

ST_5: tmp_65_cast (177)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:227
_ifconv1:15  %tmp_65_cast = zext i5 %w to i14

ST_5: tmp_108 (178)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:227
_ifconv1:16  %tmp_108 = add i14 %tmp_107, %tmp_65_cast

ST_5: w_4 (182)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:219
_ifconv1:20  %w_4 = add i5 %w, 1


 <State 6>: 7.90ns
ST_6: p_Val2_28 (85)  [1/1] 0.00ns
.preheader:0  %p_Val2_28 = phi i8 [ %p_Val2_s, %.preheader.preheader ], [ %sum_V, %_ifconv ]

ST_6: n (86)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ 0, %.preheader.preheader ], [ %n_4, %_ifconv ]

ST_6: exitcond (87)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader:2  %exitcond = icmp eq i2 %n, -1

ST_6: empty_44 (88)  [1/1] 0.00ns
.preheader:3  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_6: n_4 (89)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader:4  %n_4 = add i2 %n, 1

ST_6: StgValue_91 (90)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader:5  br i1 %exitcond, label %.loopexit.loopexit, label %_ifconv

ST_6: tmp_69_cast (92)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:0  %tmp_69_cast = zext i2 %n to i9

ST_6: tmp_115 (93)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:1  %tmp_115 = add i9 %tmp_69_cast, %tmp_111

ST_6: tmp_128_cast (94)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:2  %tmp_128_cast = zext i9 %tmp_115 to i64

ST_6: weight_V_addr (95)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:3  %weight_V_addr = getelementptr [216 x i8]* %weight_V, i64 0, i64 %tmp_128_cast

ST_6: tmp3 (96)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223 (grouped into LUT with out node tmp_70)
_ifconv:4  %tmp3 = xor i2 %n, -2

ST_6: tmp3_cast (97)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223 (grouped into LUT with out node tmp_70)
_ifconv:5  %tmp3_cast = sext i2 %tmp3 to i6

ST_6: tmp_70 (98)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:223 (out node of the LUT)
_ifconv:6  %tmp_70 = add i6 %tmp3_cast, %tmp_61

ST_6: tmp_71_cast (99)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:7  %tmp_71_cast = zext i6 %tmp_70 to i13

ST_6: tmp_116 (100)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:8  %tmp_116 = add i13 %tmp_71_cast, %tmp_114

ST_6: tmp_129_cast (101)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:9  %tmp_129_cast = zext i13 %tmp_116 to i64

ST_6: input_0_V_addr (102)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:10  %input_0_V_addr = getelementptr [3468 x i8]* %input_0_V, i64 0, i64 %tmp_129_cast

ST_6: input_1_V_addr (103)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:11  %input_1_V_addr = getelementptr [3468 x i8]* %input_1_V, i64 0, i64 %tmp_129_cast

ST_6: input_2_V_addr (104)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:12  %input_2_V_addr = getelementptr [3468 x i8]* %input_2_V, i64 0, i64 %tmp_129_cast

ST_6: input_3_V_addr (105)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:13  %input_3_V_addr = getelementptr [3468 x i8]* %input_3_V, i64 0, i64 %tmp_129_cast

ST_6: input_4_V_addr (106)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:14  %input_4_V_addr = getelementptr [3468 x i8]* %input_4_V, i64 0, i64 %tmp_129_cast

ST_6: input_5_V_addr (107)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:15  %input_5_V_addr = getelementptr [3468 x i8]* %input_5_V, i64 0, i64 %tmp_129_cast

ST_6: input_6_V_addr (108)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:16  %input_6_V_addr = getelementptr [3468 x i8]* %input_6_V, i64 0, i64 %tmp_129_cast

ST_6: input_7_V_addr (109)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:17  %input_7_V_addr = getelementptr [3468 x i8]* %input_7_V, i64 0, i64 %tmp_129_cast

ST_6: weight_V_load (110)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:18  %weight_V_load = load i8* %weight_V_addr, align 1

ST_6: input_0_V_load (112)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:20  %input_0_V_load = load i8* %input_0_V_addr, align 1

ST_6: input_1_V_load (113)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:21  %input_1_V_load = load i8* %input_1_V_addr, align 1

ST_6: input_2_V_load (114)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:22  %input_2_V_load = load i8* %input_2_V_addr, align 1

ST_6: input_3_V_load (115)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:23  %input_3_V_load = load i8* %input_3_V_addr, align 1

ST_6: input_4_V_load (116)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:24  %input_4_V_load = load i8* %input_4_V_addr, align 1

ST_6: input_5_V_load (117)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:25  %input_5_V_load = load i8* %input_5_V_addr, align 1

ST_6: input_6_V_load (118)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:26  %input_6_V_load = load i8* %input_6_V_addr, align 1

ST_6: input_7_V_load (119)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:27  %input_7_V_load = load i8* %input_7_V_addr, align 1

ST_6: StgValue_119 (160)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 7>: 5.73ns
ST_7: weight_V_load (110)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:18  %weight_V_load = load i8* %weight_V_addr, align 1

ST_7: input_0_V_load (112)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:20  %input_0_V_load = load i8* %input_0_V_addr, align 1

ST_7: input_1_V_load (113)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:21  %input_1_V_load = load i8* %input_1_V_addr, align 1

ST_7: input_2_V_load (114)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:22  %input_2_V_load = load i8* %input_2_V_addr, align 1

ST_7: input_3_V_load (115)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:23  %input_3_V_load = load i8* %input_3_V_addr, align 1

ST_7: input_4_V_load (116)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:24  %input_4_V_load = load i8* %input_4_V_addr, align 1

ST_7: input_5_V_load (117)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:25  %input_5_V_load = load i8* %input_5_V_addr, align 1

ST_7: input_6_V_load (118)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:26  %input_6_V_load = load i8* %input_6_V_addr, align 1

ST_7: input_7_V_load (119)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:27  %input_7_V_load = load i8* %input_7_V_addr, align 1

ST_7: tmp_59 (120)  [1/1] 2.48ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:28  %tmp_59 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %input_0_V_load, i8 %input_1_V_load, i8 %input_2_V_load, i8 %input_3_V_load, i8 %input_4_V_load, i8 %input_5_V_load, i8 %input_6_V_load, i8 %input_7_V_load, i3 %tmp_101)


 <State 8>: 6.43ns
ST_8: OP1_V (111)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:19  %OP1_V = sext i8 %weight_V_load to i16

ST_8: OP2_V (121)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:29  %OP2_V = sext i8 %tmp_59 to i16

ST_8: p_Val2_3 (122)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:30  %p_Val2_3 = mul i16 %OP1_V, %OP2_V

ST_8: tmp_118 (128)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:36  %tmp_118 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_3, i32 5)


 <State 9>: 6.78ns
ST_9: tmp_72 (123)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:31  %tmp_72 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_28, i6 0)

ST_9: tmp_89_cast (124)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:32  %tmp_89_cast = sext i14 %tmp_72 to i16

ST_9: p_Val2_29 (125)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:33  %p_Val2_29 = add i16 %tmp_89_cast, %p_Val2_3

ST_9: signbit (126)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:34  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_29, i32 15)

ST_9: p_Val2_30 (127)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:35  %p_Val2_30 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_29, i32 6, i32 13)

ST_9: tmp_73 (129)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:37  %tmp_73 = zext i1 %tmp_118 to i8

ST_9: tmp_119 (130)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223 (grouped into LUT with out node carry)
_ifconv:38  %tmp_119 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_29, i32 13)

ST_9: p_Val2_31 (131)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:39  %p_Val2_31 = add i8 %p_Val2_30, %tmp_73

ST_9: newsignbit (132)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:40  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_31, i32 7)

ST_9: tmp_74 (133)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223 (grouped into LUT with out node carry)
_ifconv:41  %tmp_74 = xor i1 %newsignbit, true

ST_9: carry (134)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:223 (out node of the LUT)
_ifconv:42  %carry = and i1 %tmp_119, %tmp_74

ST_9: tmp_75 (136)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:44  %tmp_75 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_29, i32 14, i32 15)


 <State 10>: 8.28ns
ST_10: tmp_121 (135)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:43  %tmp_121 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_29, i32 14)

ST_10: Range1_all_ones (137)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:45  %Range1_all_ones = icmp eq i2 %tmp_75, -1

ST_10: Range1_all_zeros (138)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:46  %Range1_all_zeros = icmp eq i2 %tmp_75, 0

ST_10: deleted_zeros (139)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:47  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_10: tmp_76 (140)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:48  %tmp_76 = xor i1 %tmp_121, true

ST_10: p_41_i_i (141)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:49  %p_41_i_i = and i1 %signbit, %tmp_76

ST_10: deleted_ones (142)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:50  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_10: p_38_i_i (143)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:51  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_10: p_not_i_i (144)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:52  %p_not_i_i = xor i1 %deleted_zeros, true

ST_10: brmerge_i_i4 (145)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:53  %brmerge_i_i4 = or i1 %newsignbit, %p_not_i_i

ST_10: tmp_77 (146)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:223
_ifconv:54  %tmp_77 = xor i1 %signbit, true

ST_10: overflow (147)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:55  %overflow = and i1 %brmerge_i_i4, %tmp_77

ST_10: brmerge40_demorgan_i (148)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:223 (out node of the LUT)
_ifconv:56  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_10: tmp4_demorgan (149)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223 (grouped into LUT with out node underflow)
_ifconv:57  %tmp4_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_10: tmp4 (150)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223 (grouped into LUT with out node underflow)
_ifconv:58  %tmp4 = xor i1 %tmp4_demorgan, true

ST_10: underflow (151)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:223 (out node of the LUT)
_ifconv:59  %underflow = and i1 %signbit, %tmp4

ST_10: brmerge_i_i_i (152)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:223 (out node of the LUT)
_ifconv:60  %brmerge_i_i_i = or i1 %underflow, %overflow


 <State 11>: 4.14ns
ST_11: tmp5 (153)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223 (grouped into LUT with out node sum_V)
_ifconv:61  %tmp5 = or i1 %brmerge40_demorgan_i, %tmp_77

ST_11: underflow_not (154)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223 (grouped into LUT with out node sum_V)
_ifconv:62  %underflow_not = or i1 %tmp5, %p_38_i_i

ST_11: p_Val2_32_mux (155)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:223 (out node of the LUT)
_ifconv:63  %p_Val2_32_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_31

ST_11: p_Val2_s_45 (156)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:223 (grouped into LUT with out node sum_V)
_ifconv:64  %p_Val2_s_45 = select i1 %underflow, i8 -128, i8 %p_Val2_31

ST_11: sum_V (157)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:223 (out node of the LUT)
_ifconv:65  %sum_V = select i1 %underflow_not, i8 %p_Val2_32_mux, i8 %p_Val2_s_45

ST_11: StgValue_168 (158)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
_ifconv:66  br label %.preheader


 <State 12>: 4.64ns
ST_12: tmp_62 (162)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:226
_ifconv1:0  %tmp_62 = sext i8 %p_Val2_s to i9

ST_12: p_Val2_25 (163)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:226
_ifconv1:1  %p_Val2_25 = load i8* %bias_V_addr, align 1

ST_12: tmp_63 (164)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:226
_ifconv1:2  %tmp_63 = sext i8 %p_Val2_25 to i9

ST_12: p_Val2_26 (165)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:226
_ifconv1:3  %p_Val2_26 = add i9 %tmp_62, %tmp_63

ST_12: isneg (166)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:226
_ifconv1:4  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_26, i32 8)

ST_12: result_V (167)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:226
_ifconv1:5  %result_V = add i8 %p_Val2_s, %p_Val2_25

ST_12: newsignbit_5 (168)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:226
_ifconv1:6  %newsignbit_5 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)


 <State 13>: 7.39ns
ST_13: tmp_64 (169)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:226 (grouped into LUT with out node p_result_V)
_ifconv1:7  %tmp_64 = xor i1 %newsignbit_5, true

ST_13: underflow_5 (170)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:226 (grouped into LUT with out node p_result_V)
_ifconv1:8  %underflow_5 = and i1 %isneg, %tmp_64

ST_13: brmerge_i_i (171)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:226 (grouped into LUT with out node result_1)
_ifconv1:9  %brmerge_i_i = xor i1 %isneg, %newsignbit_5

ST_13: isneg_not (172)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:226 (grouped into LUT with out node result_1)
_ifconv1:10  %isneg_not = xor i1 %isneg, true

ST_13: brmerge9 (173)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:226 (grouped into LUT with out node result_1)
_ifconv1:11  %brmerge9 = or i1 %newsignbit_5, %isneg_not

ST_13: result_V_mux (174)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:226 (grouped into LUT with out node result_1)
_ifconv1:12  %result_V_mux = select i1 %brmerge_i_i, i8 127, i8 %result_V

ST_13: p_result_V (175)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:226 (out node of the LUT)
_ifconv1:13  %p_result_V = select i1 %underflow_5, i8 -128, i8 %result_V

ST_13: result_1 (176)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:226 (out node of the LUT)
_ifconv1:14  %result_1 = select i1 %brmerge9, i8 %result_V_mux, i8 %p_result_V

ST_13: tmp_120_cast (179)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:227
_ifconv1:17  %tmp_120_cast = zext i14 %tmp_108 to i64

ST_13: output_V_addr (180)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:227
_ifconv1:18  %output_V_addr = getelementptr [7776 x i8]* %output_V, i64 0, i64 %tmp_120_cast

ST_13: StgValue_186 (181)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:227
_ifconv1:19  store i8 %result_1, i8* %output_V_addr, align 1

ST_13: StgValue_187 (183)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:219
_ifconv1:21  br label %.preheader46



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_14          (br               ) [ 01111111111111]
co                   (phi              ) [ 00100000000000]
exitcond4            (icmp             ) [ 00111111111111]
empty                (speclooptripcount) [ 00000000000000]
co_4                 (add              ) [ 01111111111111]
StgValue_19          (br               ) [ 00000000000000]
tmp                  (zext             ) [ 00000000000000]
tmp_cast             (zext             ) [ 00000000000000]
tmp_96               (bitconcatenate   ) [ 00000000000000]
p_shl4_cast          (zext             ) [ 00000000000000]
tmp_97               (sub              ) [ 00000000000000]
tmp_109_cast         (sext             ) [ 00011111111111]
tmp_98               (bitconcatenate   ) [ 00000000000000]
p_shl2_cast          (zext             ) [ 00000000000000]
tmp_99               (bitconcatenate   ) [ 00000000000000]
p_shl3_cast          (zext             ) [ 00000000000000]
tmp_100              (add              ) [ 00011111111111]
tmp_101              (trunc            ) [ 00011111111111]
newIndex             (partselect       ) [ 00000000000000]
tmp_102              (bitconcatenate   ) [ 00000000000000]
p_shl_cast           (zext             ) [ 00000000000000]
tmp_103              (bitconcatenate   ) [ 00000000000000]
p_shl1_cast          (zext             ) [ 00000000000000]
tmp_104              (add              ) [ 00011111111111]
bias_V_addr          (getelementptr    ) [ 00011111111111]
StgValue_39          (br               ) [ 00111111111111]
StgValue_40          (ret              ) [ 00000000000000]
h                    (phi              ) [ 00011111111111]
exitcond5            (icmp             ) [ 00111111111111]
empty_41             (speclooptripcount) [ 00000000000000]
StgValue_44          (br               ) [ 00000000000000]
tmp_s                (bitconcatenate   ) [ 00001111111111]
tmp_60_cast          (zext             ) [ 00000000000000]
tmp_105              (add              ) [ 00000000000000]
p_shl5_cast          (bitconcatenate   ) [ 00000000000000]
tmp_106              (bitconcatenate   ) [ 00000000000000]
p_shl6_cast          (zext             ) [ 00000000000000]
tmp_107              (add              ) [ 00001111111111]
StgValue_52          (br               ) [ 00111111111111]
StgValue_53          (br               ) [ 01111111111111]
w                    (phi              ) [ 00001111111100]
exitcond6            (icmp             ) [ 00111111111111]
empty_42             (speclooptripcount) [ 00000000000000]
StgValue_57          (br               ) [ 00000000000000]
tmp_61               (bitconcatenate   ) [ 00000111111100]
StgValue_59          (br               ) [ 00111111111111]
h_4                  (add              ) [ 00111111111111]
StgValue_61          (br               ) [ 00111111111111]
p_Val2_s             (phi              ) [ 00000111111110]
m                    (phi              ) [ 00000100000000]
exitcond7            (icmp             ) [ 00111111111111]
empty_43             (speclooptripcount) [ 00000000000000]
m_4                  (add              ) [ 00111111111111]
StgValue_67          (br               ) [ 00000000000000]
tmp_66_cast          (zext             ) [ 00000000000000]
tmp_109              (add              ) [ 00000000000000]
tmp_110              (shl              ) [ 00000000000000]
tmp_111              (sub              ) [ 00000011111100]
tmp2                 (xor              ) [ 00000000000000]
tmp2_cast            (sext             ) [ 00000000000000]
tmp_67               (add              ) [ 00000000000000]
tmp_68_cast          (zext             ) [ 00000000000000]
tmp_112              (add              ) [ 00000000000000]
p_shl7_cast          (bitconcatenate   ) [ 00000000000000]
tmp_113              (bitconcatenate   ) [ 00000000000000]
p_shl8_cast          (zext             ) [ 00000000000000]
tmp_114              (add              ) [ 00000011111100]
StgValue_81          (br               ) [ 00111111111111]
tmp_65_cast          (zext             ) [ 00000000000000]
tmp_108              (add              ) [ 00000000000011]
w_4                  (add              ) [ 00111000000011]
p_Val2_28            (phi              ) [ 00111111110011]
n                    (phi              ) [ 00000010000000]
exitcond             (icmp             ) [ 00111111111111]
empty_44             (speclooptripcount) [ 00000000000000]
n_4                  (add              ) [ 00111111111111]
StgValue_91          (br               ) [ 00000000000000]
tmp_69_cast          (zext             ) [ 00000000000000]
tmp_115              (add              ) [ 00000000000000]
tmp_128_cast         (zext             ) [ 00000000000000]
weight_V_addr        (getelementptr    ) [ 00000001000000]
tmp3                 (xor              ) [ 00000000000000]
tmp3_cast            (sext             ) [ 00000000000000]
tmp_70               (add              ) [ 00000000000000]
tmp_71_cast          (zext             ) [ 00000000000000]
tmp_116              (add              ) [ 00000000000000]
tmp_129_cast         (zext             ) [ 00000000000000]
input_0_V_addr       (getelementptr    ) [ 00000001000000]
input_1_V_addr       (getelementptr    ) [ 00000001000000]
input_2_V_addr       (getelementptr    ) [ 00000001000000]
input_3_V_addr       (getelementptr    ) [ 00000001000000]
input_4_V_addr       (getelementptr    ) [ 00000001000000]
input_5_V_addr       (getelementptr    ) [ 00000001000000]
input_6_V_addr       (getelementptr    ) [ 00000001000000]
input_7_V_addr       (getelementptr    ) [ 00000001000000]
StgValue_119         (br               ) [ 00111111111111]
weight_V_load        (load             ) [ 00000000100000]
input_0_V_load       (load             ) [ 00000000000000]
input_1_V_load       (load             ) [ 00000000000000]
input_2_V_load       (load             ) [ 00000000000000]
input_3_V_load       (load             ) [ 00000000000000]
input_4_V_load       (load             ) [ 00000000000000]
input_5_V_load       (load             ) [ 00000000000000]
input_6_V_load       (load             ) [ 00000000000000]
input_7_V_load       (load             ) [ 00000000000000]
tmp_59               (mux              ) [ 00000000100000]
OP1_V                (sext             ) [ 00000000000000]
OP2_V                (sext             ) [ 00000000000000]
p_Val2_3             (mul              ) [ 00000000010000]
tmp_118              (bitselect        ) [ 00000000010000]
tmp_72               (bitconcatenate   ) [ 00000000000000]
tmp_89_cast          (sext             ) [ 00000000000000]
p_Val2_29            (add              ) [ 00000000001000]
signbit              (bitselect        ) [ 00000000001000]
p_Val2_30            (partselect       ) [ 00000000000000]
tmp_73               (zext             ) [ 00000000000000]
tmp_119              (bitselect        ) [ 00000000000000]
p_Val2_31            (add              ) [ 00000000001100]
newsignbit           (bitselect        ) [ 00000000001000]
tmp_74               (xor              ) [ 00000000000000]
carry                (and              ) [ 00000000001000]
tmp_75               (partselect       ) [ 00000000001000]
tmp_121              (bitselect        ) [ 00000000000000]
Range1_all_ones      (icmp             ) [ 00000000000000]
Range1_all_zeros     (icmp             ) [ 00000000000000]
deleted_zeros        (select           ) [ 00000000000000]
tmp_76               (xor              ) [ 00000000000000]
p_41_i_i             (and              ) [ 00000000000000]
deleted_ones         (select           ) [ 00000000000000]
p_38_i_i             (and              ) [ 00000000000100]
p_not_i_i            (xor              ) [ 00000000000000]
brmerge_i_i4         (or               ) [ 00000000000000]
tmp_77               (xor              ) [ 00000000000100]
overflow             (and              ) [ 00000000000000]
brmerge40_demorgan_i (and              ) [ 00000000000100]
tmp4_demorgan        (or               ) [ 00000000000000]
tmp4                 (xor              ) [ 00000000000000]
underflow            (and              ) [ 00000000000100]
brmerge_i_i_i        (or               ) [ 00000000000100]
tmp5                 (or               ) [ 00000000000000]
underflow_not        (or               ) [ 00000000000000]
p_Val2_32_mux        (select           ) [ 00000000000000]
p_Val2_s_45          (select           ) [ 00000000000000]
sum_V                (select           ) [ 00111111111111]
StgValue_168         (br               ) [ 00111111111111]
tmp_62               (sext             ) [ 00000000000000]
p_Val2_25            (load             ) [ 00000000000000]
tmp_63               (sext             ) [ 00000000000000]
p_Val2_26            (add              ) [ 00000000000000]
isneg                (bitselect        ) [ 00000000000001]
result_V             (add              ) [ 00000000000001]
newsignbit_5         (bitselect        ) [ 00000000000001]
tmp_64               (xor              ) [ 00000000000000]
underflow_5          (and              ) [ 00000000000000]
brmerge_i_i          (xor              ) [ 00000000000000]
isneg_not            (xor              ) [ 00000000000000]
brmerge9             (or               ) [ 00000000000000]
result_V_mux         (select           ) [ 00000000000000]
p_result_V           (select           ) [ 00000000000000]
result_1             (select           ) [ 00000000000000]
tmp_120_cast         (zext             ) [ 00000000000000]
output_V_addr        (getelementptr    ) [ 00000000000000]
StgValue_186         (store            ) [ 00000000000000]
StgValue_187         (br               ) [ 00111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_4_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_5_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_6_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_7_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weight_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="bias_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i8.i3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="bias_V_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="5" slack="0"/>
<pin id="120" dir="1" index="3" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_addr/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="5" slack="3"/>
<pin id="125" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="126" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_25/5 "/>
</bind>
</comp>

<comp id="127" class="1004" name="weight_V_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="9" slack="0"/>
<pin id="131" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_addr/6 "/>
</bind>
</comp>

<comp id="134" class="1004" name="input_0_V_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="13" slack="0"/>
<pin id="138" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_V_addr/6 "/>
</bind>
</comp>

<comp id="141" class="1004" name="input_1_V_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="13" slack="0"/>
<pin id="145" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_V_addr/6 "/>
</bind>
</comp>

<comp id="148" class="1004" name="input_2_V_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="13" slack="0"/>
<pin id="152" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_V_addr/6 "/>
</bind>
</comp>

<comp id="155" class="1004" name="input_3_V_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="13" slack="0"/>
<pin id="159" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_3_V_addr/6 "/>
</bind>
</comp>

<comp id="162" class="1004" name="input_4_V_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="13" slack="0"/>
<pin id="166" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_4_V_addr/6 "/>
</bind>
</comp>

<comp id="169" class="1004" name="input_5_V_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="13" slack="0"/>
<pin id="173" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_5_V_addr/6 "/>
</bind>
</comp>

<comp id="176" class="1004" name="input_6_V_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="13" slack="0"/>
<pin id="180" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_6_V_addr/6 "/>
</bind>
</comp>

<comp id="183" class="1004" name="input_7_V_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="13" slack="0"/>
<pin id="187" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_7_V_addr/6 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="193" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_V_load/6 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="12" slack="0"/>
<pin id="197" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="198" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_V_load/6 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="12" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="203" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_1_V_load/6 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="12" slack="0"/>
<pin id="207" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="208" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_2_V_load/6 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="12" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="213" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_3_V_load/6 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="12" slack="0"/>
<pin id="217" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="218" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_4_V_load/6 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="12" slack="0"/>
<pin id="222" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="223" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_5_V_load/6 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="12" slack="0"/>
<pin id="227" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="228" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_6_V_load/6 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="12" slack="0"/>
<pin id="232" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="233" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_7_V_load/6 "/>
</bind>
</comp>

<comp id="235" class="1004" name="output_V_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="14" slack="0"/>
<pin id="239" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/13 "/>
</bind>
</comp>

<comp id="242" class="1004" name="StgValue_186_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="13" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="0"/>
<pin id="245" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_186/13 "/>
</bind>
</comp>

<comp id="247" class="1005" name="co_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="5" slack="1"/>
<pin id="249" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="co_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="5" slack="0"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="258" class="1005" name="h_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="1"/>
<pin id="260" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="h_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="1"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="1" slack="1"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="270" class="1005" name="w_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="5" slack="1"/>
<pin id="272" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="w_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="1"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="1" slack="1"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="282" class="1005" name="p_Val2_s_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="1"/>
<pin id="284" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="p_Val2_s_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="8" slack="1"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="294" class="1005" name="m_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="2" slack="1"/>
<pin id="296" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="m_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="1"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="2" slack="0"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="305" class="1005" name="p_Val2_28_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="1"/>
<pin id="307" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_28 (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="p_Val2_28_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="1"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="8" slack="1"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_28/6 "/>
</bind>
</comp>

<comp id="317" class="1005" name="n_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="2" slack="1"/>
<pin id="319" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="321" class="1004" name="n_phi_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="1"/>
<pin id="323" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="2" slack="0"/>
<pin id="325" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/6 "/>
</bind>
</comp>

<comp id="328" class="1004" name="exitcond4_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="0"/>
<pin id="330" dir="0" index="1" bw="5" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="co_4_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="5" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_4/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_cast_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="5" slack="0"/>
<pin id="347" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_96_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="7" slack="0"/>
<pin id="351" dir="0" index="1" bw="5" slack="0"/>
<pin id="352" dir="0" index="2" bw="1" slack="0"/>
<pin id="353" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_96/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="p_shl4_cast_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="7" slack="0"/>
<pin id="359" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_97_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="7" slack="0"/>
<pin id="363" dir="0" index="1" bw="5" slack="0"/>
<pin id="364" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_97/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_109_cast_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_109_cast/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_98_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="9" slack="0"/>
<pin id="373" dir="0" index="1" bw="5" slack="0"/>
<pin id="374" dir="0" index="2" bw="1" slack="0"/>
<pin id="375" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_98/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="p_shl2_cast_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="9" slack="0"/>
<pin id="381" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_99_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="6" slack="0"/>
<pin id="385" dir="0" index="1" bw="5" slack="0"/>
<pin id="386" dir="0" index="2" bw="1" slack="0"/>
<pin id="387" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_99/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="p_shl3_cast_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="6" slack="0"/>
<pin id="393" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_100_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="9" slack="0"/>
<pin id="397" dir="0" index="1" bw="6" slack="0"/>
<pin id="398" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_100/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_101_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="0"/>
<pin id="403" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_101/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="newIndex_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="2" slack="0"/>
<pin id="407" dir="0" index="1" bw="5" slack="0"/>
<pin id="408" dir="0" index="2" bw="3" slack="0"/>
<pin id="409" dir="0" index="3" bw="4" slack="0"/>
<pin id="410" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="newIndex/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_102_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="7" slack="0"/>
<pin id="417" dir="0" index="1" bw="2" slack="0"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_102/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="p_shl_cast_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="7" slack="0"/>
<pin id="425" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_103_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="3" slack="0"/>
<pin id="429" dir="0" index="1" bw="2" slack="0"/>
<pin id="430" dir="0" index="2" bw="1" slack="0"/>
<pin id="431" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_103/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="p_shl1_cast_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="3" slack="0"/>
<pin id="437" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_104_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="7" slack="0"/>
<pin id="441" dir="0" index="1" bw="3" slack="0"/>
<pin id="442" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_104/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="exitcond5_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="5" slack="0"/>
<pin id="447" dir="0" index="1" bw="5" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_s_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="6" slack="0"/>
<pin id="453" dir="0" index="1" bw="5" slack="0"/>
<pin id="454" dir="0" index="2" bw="1" slack="0"/>
<pin id="455" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_60_cast_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="5" slack="0"/>
<pin id="461" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_60_cast/3 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_105_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="10" slack="1"/>
<pin id="465" dir="0" index="1" bw="5" slack="0"/>
<pin id="466" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_105/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="p_shl5_cast_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="14" slack="0"/>
<pin id="470" dir="0" index="1" bw="10" slack="0"/>
<pin id="471" dir="0" index="2" bw="1" slack="0"/>
<pin id="472" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_106_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="11" slack="0"/>
<pin id="478" dir="0" index="1" bw="10" slack="0"/>
<pin id="479" dir="0" index="2" bw="1" slack="0"/>
<pin id="480" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_106/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="p_shl6_cast_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="11" slack="0"/>
<pin id="486" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_107_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="11" slack="0"/>
<pin id="490" dir="0" index="1" bw="14" slack="0"/>
<pin id="491" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_107/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="exitcond6_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="5" slack="0"/>
<pin id="496" dir="0" index="1" bw="5" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/4 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_61_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="6" slack="0"/>
<pin id="502" dir="0" index="1" bw="5" slack="0"/>
<pin id="503" dir="0" index="2" bw="1" slack="0"/>
<pin id="504" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_61/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="h_4_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="5" slack="1"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_4/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="exitcond7_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="2" slack="0"/>
<pin id="516" dir="0" index="1" bw="2" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/5 "/>
</bind>
</comp>

<comp id="520" class="1004" name="m_4_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="2" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_4/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_66_cast_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="2" slack="0"/>
<pin id="528" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_66_cast/5 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_109_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="3"/>
<pin id="532" dir="0" index="1" bw="2" slack="0"/>
<pin id="533" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_109/5 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_110_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="9" slack="0"/>
<pin id="537" dir="0" index="1" bw="3" slack="0"/>
<pin id="538" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_110/5 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_111_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="9" slack="0"/>
<pin id="543" dir="0" index="1" bw="9" slack="0"/>
<pin id="544" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_111/5 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp2_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="2" slack="0"/>
<pin id="549" dir="0" index="1" bw="2" slack="0"/>
<pin id="550" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp2_cast_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="2" slack="0"/>
<pin id="555" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/5 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_67_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="6" slack="2"/>
<pin id="559" dir="0" index="1" bw="2" slack="0"/>
<pin id="560" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_67/5 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_68_cast_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="6" slack="0"/>
<pin id="564" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_68_cast/5 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_112_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="3"/>
<pin id="568" dir="0" index="1" bw="6" slack="0"/>
<pin id="569" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_112/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="p_shl7_cast_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="13" slack="0"/>
<pin id="573" dir="0" index="1" bw="8" slack="0"/>
<pin id="574" dir="0" index="2" bw="1" slack="0"/>
<pin id="575" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7_cast/5 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_113_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="9" slack="0"/>
<pin id="581" dir="0" index="1" bw="8" slack="0"/>
<pin id="582" dir="0" index="2" bw="1" slack="0"/>
<pin id="583" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_113/5 "/>
</bind>
</comp>

<comp id="587" class="1004" name="p_shl8_cast_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="9" slack="0"/>
<pin id="589" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8_cast/5 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_114_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="9" slack="0"/>
<pin id="593" dir="0" index="1" bw="13" slack="0"/>
<pin id="594" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_114/5 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_65_cast_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="5" slack="1"/>
<pin id="599" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_65_cast/5 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_108_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="14" slack="2"/>
<pin id="603" dir="0" index="1" bw="5" slack="0"/>
<pin id="604" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_108/5 "/>
</bind>
</comp>

<comp id="606" class="1004" name="w_4_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="5" slack="1"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_4/5 "/>
</bind>
</comp>

<comp id="612" class="1004" name="exitcond_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="2" slack="0"/>
<pin id="614" dir="0" index="1" bw="2" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="618" class="1004" name="n_4_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="2" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_4/6 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_69_cast_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="2" slack="0"/>
<pin id="626" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_69_cast/6 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_115_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="2" slack="0"/>
<pin id="630" dir="0" index="1" bw="9" slack="1"/>
<pin id="631" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_115/6 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_128_cast_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="9" slack="0"/>
<pin id="635" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_128_cast/6 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp3_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="2" slack="0"/>
<pin id="640" dir="0" index="1" bw="2" slack="0"/>
<pin id="641" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp3/6 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp3_cast_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="2" slack="0"/>
<pin id="646" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast/6 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_70_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="2" slack="0"/>
<pin id="650" dir="0" index="1" bw="6" slack="2"/>
<pin id="651" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_70/6 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_71_cast_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="6" slack="0"/>
<pin id="655" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_71_cast/6 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_116_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="6" slack="0"/>
<pin id="659" dir="0" index="1" bw="13" slack="1"/>
<pin id="660" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_116/6 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_129_cast_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="13" slack="0"/>
<pin id="664" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_129_cast/6 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_59_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="8" slack="0"/>
<pin id="676" dir="0" index="1" bw="8" slack="0"/>
<pin id="677" dir="0" index="2" bw="8" slack="0"/>
<pin id="678" dir="0" index="3" bw="8" slack="0"/>
<pin id="679" dir="0" index="4" bw="8" slack="0"/>
<pin id="680" dir="0" index="5" bw="8" slack="0"/>
<pin id="681" dir="0" index="6" bw="8" slack="0"/>
<pin id="682" dir="0" index="7" bw="8" slack="0"/>
<pin id="683" dir="0" index="8" bw="8" slack="0"/>
<pin id="684" dir="0" index="9" bw="3" slack="5"/>
<pin id="685" dir="1" index="10" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_59/7 "/>
</bind>
</comp>

<comp id="695" class="1004" name="OP1_V_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="8" slack="1"/>
<pin id="697" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/8 "/>
</bind>
</comp>

<comp id="698" class="1004" name="OP2_V_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="8" slack="1"/>
<pin id="700" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/8 "/>
</bind>
</comp>

<comp id="701" class="1004" name="p_Val2_3_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="0"/>
<pin id="703" dir="0" index="1" bw="8" slack="0"/>
<pin id="704" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_3/8 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_118_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="16" slack="0"/>
<pin id="710" dir="0" index="2" bw="4" slack="0"/>
<pin id="711" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_118/8 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_72_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="14" slack="0"/>
<pin id="717" dir="0" index="1" bw="8" slack="3"/>
<pin id="718" dir="0" index="2" bw="1" slack="0"/>
<pin id="719" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_72/9 "/>
</bind>
</comp>

<comp id="723" class="1004" name="tmp_89_cast_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="14" slack="0"/>
<pin id="725" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_89_cast/9 "/>
</bind>
</comp>

<comp id="727" class="1004" name="p_Val2_29_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="14" slack="0"/>
<pin id="729" dir="0" index="1" bw="16" slack="1"/>
<pin id="730" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_29/9 "/>
</bind>
</comp>

<comp id="732" class="1004" name="signbit_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="16" slack="0"/>
<pin id="735" dir="0" index="2" bw="5" slack="0"/>
<pin id="736" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit/9 "/>
</bind>
</comp>

<comp id="740" class="1004" name="p_Val2_30_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="8" slack="0"/>
<pin id="742" dir="0" index="1" bw="16" slack="0"/>
<pin id="743" dir="0" index="2" bw="4" slack="0"/>
<pin id="744" dir="0" index="3" bw="5" slack="0"/>
<pin id="745" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_30/9 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp_73_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="1"/>
<pin id="752" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_73/9 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp_119_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="0"/>
<pin id="755" dir="0" index="1" bw="16" slack="0"/>
<pin id="756" dir="0" index="2" bw="5" slack="0"/>
<pin id="757" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_119/9 "/>
</bind>
</comp>

<comp id="761" class="1004" name="p_Val2_31_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="8" slack="0"/>
<pin id="763" dir="0" index="1" bw="1" slack="0"/>
<pin id="764" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_31/9 "/>
</bind>
</comp>

<comp id="767" class="1004" name="newsignbit_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="0"/>
<pin id="769" dir="0" index="1" bw="8" slack="0"/>
<pin id="770" dir="0" index="2" bw="4" slack="0"/>
<pin id="771" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/9 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_74_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="1" slack="0"/>
<pin id="778" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_74/9 "/>
</bind>
</comp>

<comp id="781" class="1004" name="carry_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="0"/>
<pin id="783" dir="0" index="1" bw="1" slack="0"/>
<pin id="784" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry/9 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_75_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="2" slack="0"/>
<pin id="789" dir="0" index="1" bw="16" slack="0"/>
<pin id="790" dir="0" index="2" bw="5" slack="0"/>
<pin id="791" dir="0" index="3" bw="5" slack="0"/>
<pin id="792" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_75/9 "/>
</bind>
</comp>

<comp id="797" class="1004" name="tmp_121_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="0"/>
<pin id="799" dir="0" index="1" bw="16" slack="1"/>
<pin id="800" dir="0" index="2" bw="5" slack="0"/>
<pin id="801" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_121/10 "/>
</bind>
</comp>

<comp id="804" class="1004" name="Range1_all_ones_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="2" slack="1"/>
<pin id="806" dir="0" index="1" bw="2" slack="0"/>
<pin id="807" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/10 "/>
</bind>
</comp>

<comp id="809" class="1004" name="Range1_all_zeros_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="2" slack="1"/>
<pin id="811" dir="0" index="1" bw="2" slack="0"/>
<pin id="812" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/10 "/>
</bind>
</comp>

<comp id="814" class="1004" name="deleted_zeros_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="1"/>
<pin id="816" dir="0" index="1" bw="1" slack="0"/>
<pin id="817" dir="0" index="2" bw="1" slack="0"/>
<pin id="818" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/10 "/>
</bind>
</comp>

<comp id="821" class="1004" name="tmp_76_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="0"/>
<pin id="823" dir="0" index="1" bw="1" slack="0"/>
<pin id="824" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_76/10 "/>
</bind>
</comp>

<comp id="827" class="1004" name="p_41_i_i_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="1"/>
<pin id="829" dir="0" index="1" bw="1" slack="0"/>
<pin id="830" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_41_i_i/10 "/>
</bind>
</comp>

<comp id="832" class="1004" name="deleted_ones_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="1"/>
<pin id="834" dir="0" index="1" bw="1" slack="0"/>
<pin id="835" dir="0" index="2" bw="1" slack="0"/>
<pin id="836" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/10 "/>
</bind>
</comp>

<comp id="839" class="1004" name="p_38_i_i_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="1"/>
<pin id="841" dir="0" index="1" bw="1" slack="0"/>
<pin id="842" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_38_i_i/10 "/>
</bind>
</comp>

<comp id="844" class="1004" name="p_not_i_i_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="0"/>
<pin id="846" dir="0" index="1" bw="1" slack="0"/>
<pin id="847" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not_i_i/10 "/>
</bind>
</comp>

<comp id="850" class="1004" name="brmerge_i_i4_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="1"/>
<pin id="852" dir="0" index="1" bw="1" slack="0"/>
<pin id="853" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i4/10 "/>
</bind>
</comp>

<comp id="855" class="1004" name="tmp_77_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="1" slack="1"/>
<pin id="857" dir="0" index="1" bw="1" slack="0"/>
<pin id="858" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_77/10 "/>
</bind>
</comp>

<comp id="860" class="1004" name="overflow_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="0"/>
<pin id="862" dir="0" index="1" bw="1" slack="0"/>
<pin id="863" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/10 "/>
</bind>
</comp>

<comp id="866" class="1004" name="brmerge40_demorgan_i_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="1"/>
<pin id="868" dir="0" index="1" bw="1" slack="0"/>
<pin id="869" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge40_demorgan_i/10 "/>
</bind>
</comp>

<comp id="871" class="1004" name="tmp4_demorgan_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="1" slack="0"/>
<pin id="873" dir="0" index="1" bw="1" slack="0"/>
<pin id="874" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp4_demorgan/10 "/>
</bind>
</comp>

<comp id="877" class="1004" name="tmp4_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="0"/>
<pin id="879" dir="0" index="1" bw="1" slack="0"/>
<pin id="880" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp4/10 "/>
</bind>
</comp>

<comp id="883" class="1004" name="underflow_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="1"/>
<pin id="885" dir="0" index="1" bw="1" slack="0"/>
<pin id="886" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/10 "/>
</bind>
</comp>

<comp id="888" class="1004" name="brmerge_i_i_i_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="0"/>
<pin id="890" dir="0" index="1" bw="1" slack="0"/>
<pin id="891" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i_i/10 "/>
</bind>
</comp>

<comp id="894" class="1004" name="tmp5_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="1"/>
<pin id="896" dir="0" index="1" bw="1" slack="1"/>
<pin id="897" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp5/11 "/>
</bind>
</comp>

<comp id="898" class="1004" name="underflow_not_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="0"/>
<pin id="900" dir="0" index="1" bw="1" slack="1"/>
<pin id="901" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="underflow_not/11 "/>
</bind>
</comp>

<comp id="903" class="1004" name="p_Val2_32_mux_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="1"/>
<pin id="905" dir="0" index="1" bw="8" slack="0"/>
<pin id="906" dir="0" index="2" bw="8" slack="2"/>
<pin id="907" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_32_mux/11 "/>
</bind>
</comp>

<comp id="909" class="1004" name="p_Val2_s_45_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="1"/>
<pin id="911" dir="0" index="1" bw="8" slack="0"/>
<pin id="912" dir="0" index="2" bw="8" slack="2"/>
<pin id="913" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s_45/11 "/>
</bind>
</comp>

<comp id="915" class="1004" name="sum_V_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="0"/>
<pin id="917" dir="0" index="1" bw="8" slack="0"/>
<pin id="918" dir="0" index="2" bw="8" slack="0"/>
<pin id="919" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_V/11 "/>
</bind>
</comp>

<comp id="923" class="1004" name="tmp_62_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="8" slack="1"/>
<pin id="925" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_62/12 "/>
</bind>
</comp>

<comp id="927" class="1004" name="tmp_63_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="8" slack="0"/>
<pin id="929" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_63/12 "/>
</bind>
</comp>

<comp id="931" class="1004" name="p_Val2_26_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="8" slack="0"/>
<pin id="933" dir="0" index="1" bw="8" slack="0"/>
<pin id="934" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_26/12 "/>
</bind>
</comp>

<comp id="937" class="1004" name="isneg_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="0"/>
<pin id="939" dir="0" index="1" bw="9" slack="0"/>
<pin id="940" dir="0" index="2" bw="5" slack="0"/>
<pin id="941" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/12 "/>
</bind>
</comp>

<comp id="945" class="1004" name="result_V_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="8" slack="1"/>
<pin id="947" dir="0" index="1" bw="8" slack="0"/>
<pin id="948" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_V/12 "/>
</bind>
</comp>

<comp id="951" class="1004" name="newsignbit_5_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="0"/>
<pin id="953" dir="0" index="1" bw="8" slack="0"/>
<pin id="954" dir="0" index="2" bw="4" slack="0"/>
<pin id="955" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit_5/12 "/>
</bind>
</comp>

<comp id="959" class="1004" name="tmp_64_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="1"/>
<pin id="961" dir="0" index="1" bw="1" slack="0"/>
<pin id="962" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_64/13 "/>
</bind>
</comp>

<comp id="964" class="1004" name="underflow_5_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="1" slack="1"/>
<pin id="966" dir="0" index="1" bw="1" slack="0"/>
<pin id="967" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_5/13 "/>
</bind>
</comp>

<comp id="969" class="1004" name="brmerge_i_i_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="1" slack="1"/>
<pin id="971" dir="0" index="1" bw="1" slack="1"/>
<pin id="972" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge_i_i/13 "/>
</bind>
</comp>

<comp id="973" class="1004" name="isneg_not_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="1" slack="1"/>
<pin id="975" dir="0" index="1" bw="1" slack="0"/>
<pin id="976" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="isneg_not/13 "/>
</bind>
</comp>

<comp id="978" class="1004" name="brmerge9_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="1" slack="1"/>
<pin id="980" dir="0" index="1" bw="1" slack="0"/>
<pin id="981" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge9/13 "/>
</bind>
</comp>

<comp id="983" class="1004" name="result_V_mux_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="1" slack="0"/>
<pin id="985" dir="0" index="1" bw="8" slack="0"/>
<pin id="986" dir="0" index="2" bw="8" slack="1"/>
<pin id="987" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_mux/13 "/>
</bind>
</comp>

<comp id="990" class="1004" name="p_result_V_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="0"/>
<pin id="992" dir="0" index="1" bw="8" slack="0"/>
<pin id="993" dir="0" index="2" bw="8" slack="1"/>
<pin id="994" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_result_V/13 "/>
</bind>
</comp>

<comp id="997" class="1004" name="result_1_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="1" slack="0"/>
<pin id="999" dir="0" index="1" bw="8" slack="0"/>
<pin id="1000" dir="0" index="2" bw="8" slack="0"/>
<pin id="1001" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_1/13 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="tmp_120_cast_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="14" slack="2"/>
<pin id="1008" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_120_cast/13 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="co_4_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="5" slack="0"/>
<pin id="1015" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="co_4 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="tmp_109_cast_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="9" slack="3"/>
<pin id="1020" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="tmp_109_cast "/>
</bind>
</comp>

<comp id="1023" class="1005" name="tmp_100_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="10" slack="1"/>
<pin id="1025" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_100 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="tmp_101_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="3" slack="5"/>
<pin id="1030" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="tmp_101 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="tmp_104_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="8" slack="3"/>
<pin id="1035" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp_104 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="bias_V_addr_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="5" slack="3"/>
<pin id="1040" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="bias_V_addr "/>
</bind>
</comp>

<comp id="1046" class="1005" name="tmp_s_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="6" slack="2"/>
<pin id="1048" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1051" class="1005" name="tmp_107_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="14" slack="2"/>
<pin id="1053" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="tmp_107 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="tmp_61_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="6" slack="2"/>
<pin id="1061" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp_61 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="h_4_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="5" slack="1"/>
<pin id="1066" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h_4 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="m_4_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="2" slack="0"/>
<pin id="1074" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_4 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="tmp_111_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="9" slack="1"/>
<pin id="1079" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_111 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="tmp_114_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="13" slack="1"/>
<pin id="1084" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_114 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="tmp_108_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="14" slack="2"/>
<pin id="1089" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="tmp_108 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="w_4_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="5" slack="1"/>
<pin id="1094" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_4 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="n_4_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="2" slack="0"/>
<pin id="1102" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_4 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="weight_V_addr_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="8" slack="1"/>
<pin id="1107" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_addr "/>
</bind>
</comp>

<comp id="1110" class="1005" name="input_0_V_addr_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="12" slack="1"/>
<pin id="1112" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_0_V_addr "/>
</bind>
</comp>

<comp id="1115" class="1005" name="input_1_V_addr_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="12" slack="1"/>
<pin id="1117" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_1_V_addr "/>
</bind>
</comp>

<comp id="1120" class="1005" name="input_2_V_addr_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="12" slack="1"/>
<pin id="1122" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_2_V_addr "/>
</bind>
</comp>

<comp id="1125" class="1005" name="input_3_V_addr_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="12" slack="1"/>
<pin id="1127" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_3_V_addr "/>
</bind>
</comp>

<comp id="1130" class="1005" name="input_4_V_addr_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="12" slack="1"/>
<pin id="1132" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_4_V_addr "/>
</bind>
</comp>

<comp id="1135" class="1005" name="input_5_V_addr_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="12" slack="1"/>
<pin id="1137" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_5_V_addr "/>
</bind>
</comp>

<comp id="1140" class="1005" name="input_6_V_addr_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="12" slack="1"/>
<pin id="1142" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_6_V_addr "/>
</bind>
</comp>

<comp id="1145" class="1005" name="input_7_V_addr_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="12" slack="1"/>
<pin id="1147" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_7_V_addr "/>
</bind>
</comp>

<comp id="1150" class="1005" name="weight_V_load_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="8" slack="1"/>
<pin id="1152" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_load "/>
</bind>
</comp>

<comp id="1155" class="1005" name="tmp_59_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="8" slack="1"/>
<pin id="1157" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_59 "/>
</bind>
</comp>

<comp id="1160" class="1005" name="p_Val2_3_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="16" slack="1"/>
<pin id="1162" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="1165" class="1005" name="tmp_118_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="1" slack="1"/>
<pin id="1167" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_118 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="p_Val2_29_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="16" slack="1"/>
<pin id="1172" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_29 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="signbit_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="1" slack="1"/>
<pin id="1177" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="signbit "/>
</bind>
</comp>

<comp id="1182" class="1005" name="p_Val2_31_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="8" slack="2"/>
<pin id="1184" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_31 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="newsignbit_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="1" slack="1"/>
<pin id="1190" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit "/>
</bind>
</comp>

<comp id="1194" class="1005" name="carry_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="1" slack="1"/>
<pin id="1196" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry "/>
</bind>
</comp>

<comp id="1201" class="1005" name="tmp_75_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="2" slack="1"/>
<pin id="1203" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_75 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="p_38_i_i_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="1" slack="1"/>
<pin id="1209" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_38_i_i "/>
</bind>
</comp>

<comp id="1212" class="1005" name="tmp_77_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="1" slack="1"/>
<pin id="1214" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_77 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="brmerge40_demorgan_i_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="1" slack="1"/>
<pin id="1219" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge40_demorgan_i "/>
</bind>
</comp>

<comp id="1222" class="1005" name="underflow_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="1" slack="1"/>
<pin id="1224" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow "/>
</bind>
</comp>

<comp id="1227" class="1005" name="brmerge_i_i_i_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="1" slack="1"/>
<pin id="1229" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge_i_i_i "/>
</bind>
</comp>

<comp id="1232" class="1005" name="sum_V_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="8" slack="1"/>
<pin id="1234" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="1237" class="1005" name="isneg_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="1" slack="1"/>
<pin id="1239" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="1244" class="1005" name="result_V_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="8" slack="1"/>
<pin id="1246" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="1250" class="1005" name="newsignbit_5_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="1" slack="1"/>
<pin id="1252" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="54" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="54" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="54" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="2" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="54" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="54" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="6" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="54" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="54" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="10" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="54" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="54" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="14" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="54" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="194"><net_src comp="127" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="134" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="141" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="148" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="155" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="162" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="169" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="176" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="183" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="20" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="54" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="246"><net_src comp="235" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="22" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="30" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="269"><net_src comp="262" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="273"><net_src comp="30" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="281"><net_src comp="274" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="285"><net_src comp="64" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="286" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="297"><net_src comp="34" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="305" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="315"><net_src comp="282" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="309" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="320"><net_src comp="34" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="317" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="332"><net_src comp="251" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="24" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="251" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="30" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="251" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="348"><net_src comp="251" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="32" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="251" pin="4"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="34" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="360"><net_src comp="349" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="357" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="345" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="361" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="36" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="251" pin="4"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="38" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="382"><net_src comp="371" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="388"><net_src comp="40" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="251" pin="4"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="42" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="394"><net_src comp="383" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="379" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="391" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="404"><net_src comp="251" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="411"><net_src comp="44" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="251" pin="4"/><net_sink comp="405" pin=1"/></net>

<net id="413"><net_src comp="46" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="414"><net_src comp="48" pin="0"/><net_sink comp="405" pin=3"/></net>

<net id="420"><net_src comp="50" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="405" pin="4"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="22" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="426"><net_src comp="415" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="432"><net_src comp="52" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="405" pin="4"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="42" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="438"><net_src comp="427" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="423" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="435" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="262" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="56" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="456"><net_src comp="40" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="262" pin="4"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="42" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="462"><net_src comp="262" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="459" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="60" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="463" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="38" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="481"><net_src comp="62" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="463" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="42" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="487"><net_src comp="476" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="484" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="468" pin="3"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="274" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="56" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="505"><net_src comp="40" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="274" pin="4"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="42" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="512"><net_src comp="258" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="30" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="298" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="66" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="298" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="70" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="529"><net_src comp="298" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="526" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="539"><net_src comp="530" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="72" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="535" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="530" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="298" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="74" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="556"><net_src comp="547" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="561"><net_src comp="553" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="565"><net_src comp="557" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="570"><net_src comp="562" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="76" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="566" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="22" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="584"><net_src comp="78" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="566" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="586"><net_src comp="42" pin="0"/><net_sink comp="579" pin=2"/></net>

<net id="590"><net_src comp="579" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="587" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="571" pin="3"/><net_sink comp="591" pin=1"/></net>

<net id="600"><net_src comp="270" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="605"><net_src comp="597" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="610"><net_src comp="270" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="30" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="321" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="66" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="321" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="70" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="627"><net_src comp="321" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="632"><net_src comp="624" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="636"><net_src comp="628" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="642"><net_src comp="321" pin="4"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="74" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="647"><net_src comp="638" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="652"><net_src comp="644" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="656"><net_src comp="648" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="661"><net_src comp="653" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="665"><net_src comp="657" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="668"><net_src comp="662" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="669"><net_src comp="662" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="670"><net_src comp="662" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="671"><net_src comp="662" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="672"><net_src comp="662" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="673"><net_src comp="662" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="686"><net_src comp="80" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="687"><net_src comp="195" pin="2"/><net_sink comp="674" pin=1"/></net>

<net id="688"><net_src comp="200" pin="2"/><net_sink comp="674" pin=2"/></net>

<net id="689"><net_src comp="205" pin="2"/><net_sink comp="674" pin=3"/></net>

<net id="690"><net_src comp="210" pin="2"/><net_sink comp="674" pin=4"/></net>

<net id="691"><net_src comp="215" pin="2"/><net_sink comp="674" pin=5"/></net>

<net id="692"><net_src comp="220" pin="2"/><net_sink comp="674" pin=6"/></net>

<net id="693"><net_src comp="225" pin="2"/><net_sink comp="674" pin=7"/></net>

<net id="694"><net_src comp="230" pin="2"/><net_sink comp="674" pin=8"/></net>

<net id="705"><net_src comp="695" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="698" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="712"><net_src comp="82" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="713"><net_src comp="701" pin="2"/><net_sink comp="707" pin=1"/></net>

<net id="714"><net_src comp="84" pin="0"/><net_sink comp="707" pin=2"/></net>

<net id="720"><net_src comp="86" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="721"><net_src comp="305" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="722"><net_src comp="88" pin="0"/><net_sink comp="715" pin=2"/></net>

<net id="726"><net_src comp="715" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="731"><net_src comp="723" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="737"><net_src comp="82" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="738"><net_src comp="727" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="739"><net_src comp="90" pin="0"/><net_sink comp="732" pin=2"/></net>

<net id="746"><net_src comp="92" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="747"><net_src comp="727" pin="2"/><net_sink comp="740" pin=1"/></net>

<net id="748"><net_src comp="94" pin="0"/><net_sink comp="740" pin=2"/></net>

<net id="749"><net_src comp="96" pin="0"/><net_sink comp="740" pin=3"/></net>

<net id="758"><net_src comp="82" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="759"><net_src comp="727" pin="2"/><net_sink comp="753" pin=1"/></net>

<net id="760"><net_src comp="96" pin="0"/><net_sink comp="753" pin=2"/></net>

<net id="765"><net_src comp="740" pin="4"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="750" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="772"><net_src comp="98" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="773"><net_src comp="761" pin="2"/><net_sink comp="767" pin=1"/></net>

<net id="774"><net_src comp="100" pin="0"/><net_sink comp="767" pin=2"/></net>

<net id="779"><net_src comp="767" pin="3"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="102" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="785"><net_src comp="753" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="775" pin="2"/><net_sink comp="781" pin=1"/></net>

<net id="793"><net_src comp="104" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="794"><net_src comp="727" pin="2"/><net_sink comp="787" pin=1"/></net>

<net id="795"><net_src comp="106" pin="0"/><net_sink comp="787" pin=2"/></net>

<net id="796"><net_src comp="90" pin="0"/><net_sink comp="787" pin=3"/></net>

<net id="802"><net_src comp="82" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="803"><net_src comp="106" pin="0"/><net_sink comp="797" pin=2"/></net>

<net id="808"><net_src comp="66" pin="0"/><net_sink comp="804" pin=1"/></net>

<net id="813"><net_src comp="34" pin="0"/><net_sink comp="809" pin=1"/></net>

<net id="819"><net_src comp="804" pin="2"/><net_sink comp="814" pin=1"/></net>

<net id="820"><net_src comp="809" pin="2"/><net_sink comp="814" pin=2"/></net>

<net id="825"><net_src comp="797" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="102" pin="0"/><net_sink comp="821" pin=1"/></net>

<net id="831"><net_src comp="821" pin="2"/><net_sink comp="827" pin=1"/></net>

<net id="837"><net_src comp="827" pin="2"/><net_sink comp="832" pin=1"/></net>

<net id="838"><net_src comp="804" pin="2"/><net_sink comp="832" pin=2"/></net>

<net id="843"><net_src comp="804" pin="2"/><net_sink comp="839" pin=1"/></net>

<net id="848"><net_src comp="814" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="102" pin="0"/><net_sink comp="844" pin=1"/></net>

<net id="854"><net_src comp="844" pin="2"/><net_sink comp="850" pin=1"/></net>

<net id="859"><net_src comp="102" pin="0"/><net_sink comp="855" pin=1"/></net>

<net id="864"><net_src comp="850" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="855" pin="2"/><net_sink comp="860" pin=1"/></net>

<net id="870"><net_src comp="832" pin="3"/><net_sink comp="866" pin=1"/></net>

<net id="875"><net_src comp="839" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="876"><net_src comp="866" pin="2"/><net_sink comp="871" pin=1"/></net>

<net id="881"><net_src comp="871" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="102" pin="0"/><net_sink comp="877" pin=1"/></net>

<net id="887"><net_src comp="877" pin="2"/><net_sink comp="883" pin=1"/></net>

<net id="892"><net_src comp="883" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="860" pin="2"/><net_sink comp="888" pin=1"/></net>

<net id="902"><net_src comp="894" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="908"><net_src comp="108" pin="0"/><net_sink comp="903" pin=1"/></net>

<net id="914"><net_src comp="110" pin="0"/><net_sink comp="909" pin=1"/></net>

<net id="920"><net_src comp="898" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="921"><net_src comp="903" pin="3"/><net_sink comp="915" pin=1"/></net>

<net id="922"><net_src comp="909" pin="3"/><net_sink comp="915" pin=2"/></net>

<net id="926"><net_src comp="282" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="930"><net_src comp="123" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="935"><net_src comp="923" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="927" pin="1"/><net_sink comp="931" pin=1"/></net>

<net id="942"><net_src comp="112" pin="0"/><net_sink comp="937" pin=0"/></net>

<net id="943"><net_src comp="931" pin="2"/><net_sink comp="937" pin=1"/></net>

<net id="944"><net_src comp="114" pin="0"/><net_sink comp="937" pin=2"/></net>

<net id="949"><net_src comp="282" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="950"><net_src comp="123" pin="2"/><net_sink comp="945" pin=1"/></net>

<net id="956"><net_src comp="98" pin="0"/><net_sink comp="951" pin=0"/></net>

<net id="957"><net_src comp="945" pin="2"/><net_sink comp="951" pin=1"/></net>

<net id="958"><net_src comp="100" pin="0"/><net_sink comp="951" pin=2"/></net>

<net id="963"><net_src comp="102" pin="0"/><net_sink comp="959" pin=1"/></net>

<net id="968"><net_src comp="959" pin="2"/><net_sink comp="964" pin=1"/></net>

<net id="977"><net_src comp="102" pin="0"/><net_sink comp="973" pin=1"/></net>

<net id="982"><net_src comp="973" pin="2"/><net_sink comp="978" pin=1"/></net>

<net id="988"><net_src comp="969" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="989"><net_src comp="108" pin="0"/><net_sink comp="983" pin=1"/></net>

<net id="995"><net_src comp="964" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="996"><net_src comp="110" pin="0"/><net_sink comp="990" pin=1"/></net>

<net id="1002"><net_src comp="978" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1003"><net_src comp="983" pin="3"/><net_sink comp="997" pin=1"/></net>

<net id="1004"><net_src comp="990" pin="3"/><net_sink comp="997" pin=2"/></net>

<net id="1005"><net_src comp="997" pin="3"/><net_sink comp="242" pin=1"/></net>

<net id="1009"><net_src comp="1006" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="1016"><net_src comp="334" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="1021"><net_src comp="367" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="1026"><net_src comp="395" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="1031"><net_src comp="401" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="674" pin=9"/></net>

<net id="1036"><net_src comp="439" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="1041"><net_src comp="116" pin="3"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="1049"><net_src comp="451" pin="3"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="1054"><net_src comp="488" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="1062"><net_src comp="500" pin="3"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="1067"><net_src comp="508" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="1075"><net_src comp="520" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="1080"><net_src comp="541" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="1085"><net_src comp="591" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="1090"><net_src comp="601" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1095"><net_src comp="606" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="1103"><net_src comp="618" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="1108"><net_src comp="127" pin="3"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="1113"><net_src comp="134" pin="3"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="1118"><net_src comp="141" pin="3"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="1123"><net_src comp="148" pin="3"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="1128"><net_src comp="155" pin="3"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="1133"><net_src comp="162" pin="3"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="1138"><net_src comp="169" pin="3"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="1143"><net_src comp="176" pin="3"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="1148"><net_src comp="183" pin="3"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="1153"><net_src comp="190" pin="2"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="1158"><net_src comp="674" pin="10"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="1163"><net_src comp="701" pin="2"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="1168"><net_src comp="707" pin="3"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1173"><net_src comp="727" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="1178"><net_src comp="732" pin="3"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1180"><net_src comp="1175" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="1181"><net_src comp="1175" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="1185"><net_src comp="761" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="903" pin=2"/></net>

<net id="1187"><net_src comp="1182" pin="1"/><net_sink comp="909" pin=2"/></net>

<net id="1191"><net_src comp="767" pin="3"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="1193"><net_src comp="1188" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="1197"><net_src comp="781" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="1199"><net_src comp="1194" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1200"><net_src comp="1194" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1204"><net_src comp="787" pin="4"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="1206"><net_src comp="1201" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1210"><net_src comp="839" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="1215"><net_src comp="855" pin="2"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="894" pin=1"/></net>

<net id="1220"><net_src comp="866" pin="2"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1225"><net_src comp="883" pin="2"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="1230"><net_src comp="888" pin="2"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="1235"><net_src comp="915" pin="3"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="1240"><net_src comp="937" pin="3"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="1242"><net_src comp="1237" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="1243"><net_src comp="1237" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="1247"><net_src comp="945" pin="2"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="983" pin=2"/></net>

<net id="1249"><net_src comp="1244" pin="1"/><net_sink comp="990" pin=2"/></net>

<net id="1253"><net_src comp="951" pin="3"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="1255"><net_src comp="1250" pin="1"/><net_sink comp="969" pin=1"/></net>

<net id="1256"><net_src comp="1250" pin="1"/><net_sink comp="978" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_0_V | {}
	Port: input_1_V | {}
	Port: input_2_V | {}
	Port: input_3_V | {}
	Port: input_4_V | {}
	Port: input_5_V | {}
	Port: input_6_V | {}
	Port: input_7_V | {}
	Port: weight_V | {}
	Port: bias_V | {}
	Port: output_V | {13 }
 - Input state : 
	Port: subconv_3x3_32_strid : input_0_V | {6 7 }
	Port: subconv_3x3_32_strid : input_1_V | {6 7 }
	Port: subconv_3x3_32_strid : input_2_V | {6 7 }
	Port: subconv_3x3_32_strid : input_3_V | {6 7 }
	Port: subconv_3x3_32_strid : input_4_V | {6 7 }
	Port: subconv_3x3_32_strid : input_5_V | {6 7 }
	Port: subconv_3x3_32_strid : input_6_V | {6 7 }
	Port: subconv_3x3_32_strid : input_7_V | {6 7 }
	Port: subconv_3x3_32_strid : weight_V | {6 7 }
	Port: subconv_3x3_32_strid : bias_V | {5 12 }
	Port: subconv_3x3_32_strid : output_V | {}
  - Chain level:
	State 1
	State 2
		exitcond4 : 1
		co_4 : 1
		StgValue_19 : 2
		tmp : 1
		tmp_cast : 1
		tmp_96 : 1
		p_shl4_cast : 2
		tmp_97 : 3
		tmp_109_cast : 4
		tmp_98 : 1
		p_shl2_cast : 2
		tmp_99 : 1
		p_shl3_cast : 2
		tmp_100 : 3
		tmp_101 : 1
		newIndex : 1
		tmp_102 : 2
		p_shl_cast : 3
		tmp_103 : 2
		p_shl1_cast : 3
		tmp_104 : 4
		bias_V_addr : 2
	State 3
		exitcond5 : 1
		StgValue_44 : 2
		tmp_s : 1
		tmp_60_cast : 1
		tmp_105 : 2
		p_shl5_cast : 3
		tmp_106 : 3
		p_shl6_cast : 4
		tmp_107 : 5
	State 4
		exitcond6 : 1
		StgValue_57 : 2
		tmp_61 : 1
	State 5
		exitcond7 : 1
		m_4 : 1
		StgValue_67 : 2
		tmp_66_cast : 1
		tmp_109 : 2
		tmp_110 : 3
		tmp_111 : 3
		tmp2 : 1
		tmp2_cast : 1
		tmp_67 : 2
		tmp_68_cast : 3
		tmp_112 : 4
		p_shl7_cast : 5
		tmp_113 : 5
		p_shl8_cast : 6
		tmp_114 : 7
		tmp_108 : 1
	State 6
		exitcond : 1
		n_4 : 1
		StgValue_91 : 2
		tmp_69_cast : 1
		tmp_115 : 2
		tmp_128_cast : 3
		weight_V_addr : 4
		tmp3 : 1
		tmp3_cast : 1
		tmp_70 : 2
		tmp_71_cast : 3
		tmp_116 : 4
		tmp_129_cast : 5
		input_0_V_addr : 6
		input_1_V_addr : 6
		input_2_V_addr : 6
		input_3_V_addr : 6
		input_4_V_addr : 6
		input_5_V_addr : 6
		input_6_V_addr : 6
		input_7_V_addr : 6
		weight_V_load : 5
		input_0_V_load : 7
		input_1_V_load : 7
		input_2_V_load : 7
		input_3_V_load : 7
		input_4_V_load : 7
		input_5_V_load : 7
		input_6_V_load : 7
		input_7_V_load : 7
	State 7
		tmp_59 : 1
	State 8
		p_Val2_3 : 1
		tmp_118 : 2
	State 9
		tmp_89_cast : 1
		p_Val2_29 : 2
		signbit : 3
		p_Val2_30 : 3
		tmp_119 : 3
		p_Val2_31 : 4
		newsignbit : 5
		tmp_74 : 6
		carry : 6
		tmp_75 : 3
	State 10
		deleted_zeros : 1
		tmp_76 : 1
		p_41_i_i : 1
		deleted_ones : 1
		p_38_i_i : 1
		p_not_i_i : 2
		brmerge_i_i4 : 2
		overflow : 2
		brmerge40_demorgan_i : 2
		tmp4_demorgan : 2
		tmp4 : 2
		underflow : 2
		brmerge_i_i_i : 2
	State 11
	State 12
		tmp_63 : 1
		p_Val2_26 : 2
		isneg : 3
		result_V : 1
		newsignbit_5 : 2
	State 13
		result_1 : 1
		output_V_addr : 1
		StgValue_186 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |         co_4_fu_334         |    0    |    20   |    10   |
|          |        tmp_100_fu_395       |    0    |    32   |    14   |
|          |        tmp_104_fu_439       |    0    |    26   |    12   |
|          |        tmp_105_fu_463       |    0    |    35   |    15   |
|          |        tmp_107_fu_488       |    0    |    47   |    19   |
|          |          h_4_fu_508         |    0    |    20   |    10   |
|          |          m_4_fu_520         |    0    |    11   |    8    |
|          |        tmp_109_fu_530       |    0    |    29   |    13   |
|          |        tmp_67_fu_557        |    0    |    23   |    11   |
|          |        tmp_112_fu_566       |    0    |    29   |    13   |
|    add   |        tmp_114_fu_591       |    0    |    44   |    18   |
|          |        tmp_108_fu_601       |    0    |    47   |    19   |
|          |          w_4_fu_606         |    0    |    20   |    10   |
|          |          n_4_fu_618         |    0    |    11   |    8    |
|          |        tmp_115_fu_628       |    0    |    32   |    14   |
|          |        tmp_70_fu_648        |    0    |    23   |    11   |
|          |        tmp_116_fu_657       |    0    |    44   |    18   |
|          |       p_Val2_29_fu_727      |    0    |    53   |    21   |
|          |       p_Val2_31_fu_761      |    0    |    29   |    13   |
|          |       p_Val2_26_fu_931      |    0    |    29   |    13   |
|          |       result_V_fu_945       |    0    |    29   |    13   |
|----------|-----------------------------|---------|---------|---------|
|    mux   |        tmp_59_fu_674        |    0    |   150   |    45   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |        tmp_97_fu_361        |    0    |    26   |    12   |
|          |        tmp_111_fu_541       |    0    |    32   |    14   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |       p_Val2_3_fu_701       |    0    |    0    |    62   |
|----------|-----------------------------|---------|---------|---------|
|          |     deleted_zeros_fu_814    |    0    |    0    |    2    |
|          |     deleted_ones_fu_832     |    0    |    0    |    2    |
|          |     p_Val2_32_mux_fu_903    |    0    |    0    |    8    |
|  select  |      p_Val2_s_45_fu_909     |    0    |    0    |    8    |
|          |         sum_V_fu_915        |    0    |    0    |    8    |
|          |     result_V_mux_fu_983     |    0    |    0    |    8    |
|          |      p_result_V_fu_990      |    0    |    0    |    8    |
|          |       result_1_fu_997       |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp2_fu_547         |    0    |    0    |    2    |
|          |         tmp3_fu_638         |    0    |    0    |    2    |
|          |        tmp_74_fu_775        |    0    |    0    |    2    |
|          |        tmp_76_fu_821        |    0    |    0    |    2    |
|    xor   |       p_not_i_i_fu_844      |    0    |    0    |    2    |
|          |        tmp_77_fu_855        |    0    |    0    |    2    |
|          |         tmp4_fu_877         |    0    |    0    |    2    |
|          |        tmp_64_fu_959        |    0    |    0    |    2    |
|          |      brmerge_i_i_fu_969     |    0    |    0    |    2    |
|          |       isneg_not_fu_973      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |         carry_fu_781        |    0    |    0    |    2    |
|          |       p_41_i_i_fu_827       |    0    |    0    |    2    |
|          |       p_38_i_i_fu_839       |    0    |    0    |    2    |
|    and   |       overflow_fu_860       |    0    |    0    |    2    |
|          | brmerge40_demorgan_i_fu_866 |    0    |    0    |    2    |
|          |       underflow_fu_883      |    0    |    0    |    2    |
|          |      underflow_5_fu_964     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |     brmerge_i_i4_fu_850     |    0    |    0    |    2    |
|          |     tmp4_demorgan_fu_871    |    0    |    0    |    2    |
|    or    |     brmerge_i_i_i_fu_888    |    0    |    0    |    2    |
|          |         tmp5_fu_894         |    0    |    0    |    2    |
|          |     underflow_not_fu_898    |    0    |    0    |    2    |
|          |       brmerge9_fu_978       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |       exitcond4_fu_328      |    0    |    0    |    2    |
|          |       exitcond5_fu_445      |    0    |    0    |    2    |
|          |       exitcond6_fu_494      |    0    |    0    |    2    |
|   icmp   |       exitcond7_fu_514      |    0    |    0    |    1    |
|          |       exitcond_fu_612       |    0    |    0    |    1    |
|          |    Range1_all_ones_fu_804   |    0    |    0    |    1    |
|          |   Range1_all_zeros_fu_809   |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_340         |    0    |    0    |    0    |
|          |       tmp_cast_fu_345       |    0    |    0    |    0    |
|          |      p_shl4_cast_fu_357     |    0    |    0    |    0    |
|          |      p_shl2_cast_fu_379     |    0    |    0    |    0    |
|          |      p_shl3_cast_fu_391     |    0    |    0    |    0    |
|          |      p_shl_cast_fu_423      |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_435     |    0    |    0    |    0    |
|          |      tmp_60_cast_fu_459     |    0    |    0    |    0    |
|          |      p_shl6_cast_fu_484     |    0    |    0    |    0    |
|   zext   |      tmp_66_cast_fu_526     |    0    |    0    |    0    |
|          |      tmp_68_cast_fu_562     |    0    |    0    |    0    |
|          |      p_shl8_cast_fu_587     |    0    |    0    |    0    |
|          |      tmp_65_cast_fu_597     |    0    |    0    |    0    |
|          |      tmp_69_cast_fu_624     |    0    |    0    |    0    |
|          |     tmp_128_cast_fu_633     |    0    |    0    |    0    |
|          |      tmp_71_cast_fu_653     |    0    |    0    |    0    |
|          |     tmp_129_cast_fu_662     |    0    |    0    |    0    |
|          |        tmp_73_fu_750        |    0    |    0    |    0    |
|          |     tmp_120_cast_fu_1006    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_96_fu_349        |    0    |    0    |    0    |
|          |        tmp_98_fu_371        |    0    |    0    |    0    |
|          |        tmp_99_fu_383        |    0    |    0    |    0    |
|          |        tmp_102_fu_415       |    0    |    0    |    0    |
|          |        tmp_103_fu_427       |    0    |    0    |    0    |
|bitconcatenate|         tmp_s_fu_451        |    0    |    0    |    0    |
|          |      p_shl5_cast_fu_468     |    0    |    0    |    0    |
|          |        tmp_106_fu_476       |    0    |    0    |    0    |
|          |        tmp_61_fu_500        |    0    |    0    |    0    |
|          |      p_shl7_cast_fu_571     |    0    |    0    |    0    |
|          |        tmp_113_fu_579       |    0    |    0    |    0    |
|          |        tmp_72_fu_715        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |     tmp_109_cast_fu_367     |    0    |    0    |    0    |
|          |       tmp2_cast_fu_553      |    0    |    0    |    0    |
|          |       tmp3_cast_fu_644      |    0    |    0    |    0    |
|   sext   |         OP1_V_fu_695        |    0    |    0    |    0    |
|          |         OP2_V_fu_698        |    0    |    0    |    0    |
|          |      tmp_89_cast_fu_723     |    0    |    0    |    0    |
|          |        tmp_62_fu_923        |    0    |    0    |    0    |
|          |        tmp_63_fu_927        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |        tmp_101_fu_401       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       newIndex_fu_405       |    0    |    0    |    0    |
|partselect|       p_Val2_30_fu_740      |    0    |    0    |    0    |
|          |        tmp_75_fu_787        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    shl   |        tmp_110_fu_535       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_118_fu_707       |    0    |    0    |    0    |
|          |        signbit_fu_732       |    0    |    0    |    0    |
|          |        tmp_119_fu_753       |    0    |    0    |    0    |
| bitselect|      newsignbit_fu_767      |    0    |    0    |    0    |
|          |        tmp_121_fu_797       |    0    |    0    |    0    |
|          |         isneg_fu_937        |    0    |    0    |    0    |
|          |     newsignbit_5_fu_951     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |   841   |   524   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     bias_V_addr_reg_1038    |    5   |
|brmerge40_demorgan_i_reg_1217|    1   |
|    brmerge_i_i_i_reg_1227   |    1   |
|        carry_reg_1194       |    1   |
|        co_4_reg_1013        |    5   |
|          co_reg_247         |    5   |
|         h_4_reg_1064        |    5   |
|          h_reg_258          |    5   |
|   input_0_V_addr_reg_1110   |   12   |
|   input_1_V_addr_reg_1115   |   12   |
|   input_2_V_addr_reg_1120   |   12   |
|   input_3_V_addr_reg_1125   |   12   |
|   input_4_V_addr_reg_1130   |   12   |
|   input_5_V_addr_reg_1135   |   12   |
|   input_6_V_addr_reg_1140   |   12   |
|   input_7_V_addr_reg_1145   |   12   |
|        isneg_reg_1237       |    1   |
|         m_4_reg_1072        |    2   |
|          m_reg_294          |    2   |
|         n_4_reg_1100        |    2   |
|          n_reg_317          |    2   |
|    newsignbit_5_reg_1250    |    1   |
|     newsignbit_reg_1188     |    1   |
|      p_38_i_i_reg_1207      |    1   |
|      p_Val2_28_reg_305      |    8   |
|      p_Val2_29_reg_1170     |   16   |
|      p_Val2_31_reg_1182     |    8   |
|      p_Val2_3_reg_1160      |   16   |
|       p_Val2_s_reg_282      |    8   |
|      result_V_reg_1244      |    8   |
|       signbit_reg_1175      |    1   |
|        sum_V_reg_1232       |    8   |
|       tmp_100_reg_1023      |   10   |
|       tmp_101_reg_1028      |    3   |
|       tmp_104_reg_1033      |    8   |
|       tmp_107_reg_1051      |   14   |
|       tmp_108_reg_1087      |   14   |
|    tmp_109_cast_reg_1018    |    9   |
|       tmp_111_reg_1077      |    9   |
|       tmp_114_reg_1082      |   13   |
|       tmp_118_reg_1165      |    1   |
|       tmp_59_reg_1155       |    8   |
|       tmp_61_reg_1059       |    6   |
|       tmp_75_reg_1201       |    2   |
|       tmp_77_reg_1212       |    1   |
|        tmp_s_reg_1046       |    6   |
|      underflow_reg_1222     |    1   |
|         w_4_reg_1092        |    5   |
|          w_reg_270          |    5   |
|    weight_V_addr_reg_1105   |    8   |
|    weight_V_load_reg_1150   |    8   |
+-----------------------------+--------+
|            Total            |   340  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_190 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_195 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_200 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_205 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_210 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_215 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_220 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_225 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_230 |  p0  |   2  |  12  |   24   ||    9    |
|     h_reg_258     |  p0  |   2  |   5  |   10   ||    9    |
|     w_reg_270     |  p0  |   2  |   5  |   10   ||    9    |
|  p_Val2_s_reg_282 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   244  ||  19.056 ||   108   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   841  |   524  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   19   |    -   |   108  |
|  Register |    -   |    -   |   340  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   19   |  1181  |   632  |
+-----------+--------+--------+--------+--------+
