# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../slow_signal_test.srcs/sources_1/imports/Documents/slow_sig.v" \
"../../../../slow_signal_test.srcs/sim_1/imports/Documents/tb_slow_sig.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
