// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_82 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
input  [17:0] p_read21;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_402_p2;
reg   [0:0] icmp_ln86_reg_1400;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1400_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1400_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1400_pp0_iter3_reg;
wire   [0:0] icmp_ln86_477_fu_408_p2;
reg   [0:0] icmp_ln86_477_reg_1411;
wire   [0:0] icmp_ln86_478_fu_414_p2;
reg   [0:0] icmp_ln86_478_reg_1416;
reg   [0:0] icmp_ln86_478_reg_1416_pp0_iter1_reg;
reg   [0:0] icmp_ln86_478_reg_1416_pp0_iter2_reg;
wire   [0:0] icmp_ln86_479_fu_420_p2;
reg   [0:0] icmp_ln86_479_reg_1422;
wire   [0:0] icmp_ln86_480_fu_426_p2;
reg   [0:0] icmp_ln86_480_reg_1428;
reg   [0:0] icmp_ln86_480_reg_1428_pp0_iter1_reg;
wire   [0:0] icmp_ln86_481_fu_432_p2;
reg   [0:0] icmp_ln86_481_reg_1434;
reg   [0:0] icmp_ln86_481_reg_1434_pp0_iter1_reg;
reg   [0:0] icmp_ln86_481_reg_1434_pp0_iter2_reg;
reg   [0:0] icmp_ln86_481_reg_1434_pp0_iter3_reg;
wire   [0:0] icmp_ln86_482_fu_438_p2;
reg   [0:0] icmp_ln86_482_reg_1440;
reg   [0:0] icmp_ln86_482_reg_1440_pp0_iter1_reg;
reg   [0:0] icmp_ln86_482_reg_1440_pp0_iter2_reg;
reg   [0:0] icmp_ln86_482_reg_1440_pp0_iter3_reg;
wire   [0:0] icmp_ln86_483_fu_444_p2;
reg   [0:0] icmp_ln86_483_reg_1446;
wire   [0:0] icmp_ln86_484_fu_450_p2;
reg   [0:0] icmp_ln86_484_reg_1452;
reg   [0:0] icmp_ln86_484_reg_1452_pp0_iter1_reg;
wire   [0:0] icmp_ln86_485_fu_456_p2;
reg   [0:0] icmp_ln86_485_reg_1458;
reg   [0:0] icmp_ln86_485_reg_1458_pp0_iter1_reg;
reg   [0:0] icmp_ln86_485_reg_1458_pp0_iter2_reg;
wire   [0:0] icmp_ln86_486_fu_462_p2;
reg   [0:0] icmp_ln86_486_reg_1464;
reg   [0:0] icmp_ln86_486_reg_1464_pp0_iter1_reg;
reg   [0:0] icmp_ln86_486_reg_1464_pp0_iter2_reg;
reg   [0:0] icmp_ln86_486_reg_1464_pp0_iter3_reg;
wire   [0:0] icmp_ln86_487_fu_468_p2;
reg   [0:0] icmp_ln86_487_reg_1470;
reg   [0:0] icmp_ln86_487_reg_1470_pp0_iter1_reg;
reg   [0:0] icmp_ln86_487_reg_1470_pp0_iter2_reg;
reg   [0:0] icmp_ln86_487_reg_1470_pp0_iter3_reg;
wire   [0:0] icmp_ln86_488_fu_474_p2;
reg   [0:0] icmp_ln86_488_reg_1476;
reg   [0:0] icmp_ln86_488_reg_1476_pp0_iter1_reg;
reg   [0:0] icmp_ln86_488_reg_1476_pp0_iter2_reg;
reg   [0:0] icmp_ln86_488_reg_1476_pp0_iter3_reg;
reg   [0:0] icmp_ln86_488_reg_1476_pp0_iter4_reg;
wire   [0:0] icmp_ln86_489_fu_480_p2;
reg   [0:0] icmp_ln86_489_reg_1482;
reg   [0:0] icmp_ln86_489_reg_1482_pp0_iter1_reg;
reg   [0:0] icmp_ln86_489_reg_1482_pp0_iter2_reg;
reg   [0:0] icmp_ln86_489_reg_1482_pp0_iter3_reg;
reg   [0:0] icmp_ln86_489_reg_1482_pp0_iter4_reg;
reg   [0:0] icmp_ln86_489_reg_1482_pp0_iter5_reg;
wire   [0:0] icmp_ln86_490_fu_486_p2;
reg   [0:0] icmp_ln86_490_reg_1488;
reg   [0:0] icmp_ln86_490_reg_1488_pp0_iter1_reg;
reg   [0:0] icmp_ln86_490_reg_1488_pp0_iter2_reg;
reg   [0:0] icmp_ln86_490_reg_1488_pp0_iter3_reg;
reg   [0:0] icmp_ln86_490_reg_1488_pp0_iter4_reg;
reg   [0:0] icmp_ln86_490_reg_1488_pp0_iter5_reg;
reg   [0:0] icmp_ln86_490_reg_1488_pp0_iter6_reg;
wire   [0:0] icmp_ln86_491_fu_492_p2;
reg   [0:0] icmp_ln86_491_reg_1494;
reg   [0:0] icmp_ln86_491_reg_1494_pp0_iter1_reg;
wire   [0:0] icmp_ln86_492_fu_508_p2;
reg   [0:0] icmp_ln86_492_reg_1499;
wire   [0:0] icmp_ln86_493_fu_514_p2;
reg   [0:0] icmp_ln86_493_reg_1504;
reg   [0:0] icmp_ln86_493_reg_1504_pp0_iter1_reg;
wire   [0:0] icmp_ln86_494_fu_520_p2;
reg   [0:0] icmp_ln86_494_reg_1509;
reg   [0:0] icmp_ln86_494_reg_1509_pp0_iter1_reg;
wire   [0:0] icmp_ln86_495_fu_526_p2;
reg   [0:0] icmp_ln86_495_reg_1514;
reg   [0:0] icmp_ln86_495_reg_1514_pp0_iter1_reg;
reg   [0:0] icmp_ln86_495_reg_1514_pp0_iter2_reg;
wire   [0:0] icmp_ln86_496_fu_532_p2;
reg   [0:0] icmp_ln86_496_reg_1519;
reg   [0:0] icmp_ln86_496_reg_1519_pp0_iter1_reg;
reg   [0:0] icmp_ln86_496_reg_1519_pp0_iter2_reg;
wire   [0:0] icmp_ln86_497_fu_538_p2;
reg   [0:0] icmp_ln86_497_reg_1524;
reg   [0:0] icmp_ln86_497_reg_1524_pp0_iter1_reg;
reg   [0:0] icmp_ln86_497_reg_1524_pp0_iter2_reg;
wire   [0:0] icmp_ln86_498_fu_544_p2;
reg   [0:0] icmp_ln86_498_reg_1529;
reg   [0:0] icmp_ln86_498_reg_1529_pp0_iter1_reg;
reg   [0:0] icmp_ln86_498_reg_1529_pp0_iter2_reg;
reg   [0:0] icmp_ln86_498_reg_1529_pp0_iter3_reg;
wire   [0:0] icmp_ln86_499_fu_550_p2;
reg   [0:0] icmp_ln86_499_reg_1534;
reg   [0:0] icmp_ln86_499_reg_1534_pp0_iter1_reg;
reg   [0:0] icmp_ln86_499_reg_1534_pp0_iter2_reg;
reg   [0:0] icmp_ln86_499_reg_1534_pp0_iter3_reg;
wire   [0:0] icmp_ln86_500_fu_556_p2;
reg   [0:0] icmp_ln86_500_reg_1539;
reg   [0:0] icmp_ln86_500_reg_1539_pp0_iter1_reg;
reg   [0:0] icmp_ln86_500_reg_1539_pp0_iter2_reg;
reg   [0:0] icmp_ln86_500_reg_1539_pp0_iter3_reg;
wire   [0:0] icmp_ln86_501_fu_562_p2;
reg   [0:0] icmp_ln86_501_reg_1544;
reg   [0:0] icmp_ln86_501_reg_1544_pp0_iter1_reg;
reg   [0:0] icmp_ln86_501_reg_1544_pp0_iter2_reg;
reg   [0:0] icmp_ln86_501_reg_1544_pp0_iter3_reg;
reg   [0:0] icmp_ln86_501_reg_1544_pp0_iter4_reg;
wire   [0:0] icmp_ln86_502_fu_568_p2;
reg   [0:0] icmp_ln86_502_reg_1549;
reg   [0:0] icmp_ln86_502_reg_1549_pp0_iter1_reg;
reg   [0:0] icmp_ln86_502_reg_1549_pp0_iter2_reg;
reg   [0:0] icmp_ln86_502_reg_1549_pp0_iter3_reg;
reg   [0:0] icmp_ln86_502_reg_1549_pp0_iter4_reg;
wire   [0:0] icmp_ln86_503_fu_574_p2;
reg   [0:0] icmp_ln86_503_reg_1554;
reg   [0:0] icmp_ln86_503_reg_1554_pp0_iter1_reg;
reg   [0:0] icmp_ln86_503_reg_1554_pp0_iter2_reg;
reg   [0:0] icmp_ln86_503_reg_1554_pp0_iter3_reg;
reg   [0:0] icmp_ln86_503_reg_1554_pp0_iter4_reg;
wire   [0:0] icmp_ln86_504_fu_580_p2;
reg   [0:0] icmp_ln86_504_reg_1559;
reg   [0:0] icmp_ln86_504_reg_1559_pp0_iter1_reg;
reg   [0:0] icmp_ln86_504_reg_1559_pp0_iter2_reg;
reg   [0:0] icmp_ln86_504_reg_1559_pp0_iter3_reg;
reg   [0:0] icmp_ln86_504_reg_1559_pp0_iter4_reg;
reg   [0:0] icmp_ln86_504_reg_1559_pp0_iter5_reg;
wire   [0:0] icmp_ln86_505_fu_586_p2;
reg   [0:0] icmp_ln86_505_reg_1564;
reg   [0:0] icmp_ln86_505_reg_1564_pp0_iter1_reg;
reg   [0:0] icmp_ln86_505_reg_1564_pp0_iter2_reg;
reg   [0:0] icmp_ln86_505_reg_1564_pp0_iter3_reg;
reg   [0:0] icmp_ln86_505_reg_1564_pp0_iter4_reg;
reg   [0:0] icmp_ln86_505_reg_1564_pp0_iter5_reg;
wire   [0:0] icmp_ln86_506_fu_592_p2;
reg   [0:0] icmp_ln86_506_reg_1569;
reg   [0:0] icmp_ln86_506_reg_1569_pp0_iter1_reg;
reg   [0:0] icmp_ln86_506_reg_1569_pp0_iter2_reg;
reg   [0:0] icmp_ln86_506_reg_1569_pp0_iter3_reg;
reg   [0:0] icmp_ln86_506_reg_1569_pp0_iter4_reg;
reg   [0:0] icmp_ln86_506_reg_1569_pp0_iter5_reg;
reg   [0:0] icmp_ln86_506_reg_1569_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_598_p2;
reg   [0:0] and_ln102_reg_1574;
reg   [0:0] and_ln102_reg_1574_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1574_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_609_p2;
reg   [0:0] and_ln104_reg_1584;
wire   [0:0] and_ln102_587_fu_614_p2;
reg   [0:0] and_ln102_587_reg_1590;
wire   [0:0] and_ln104_85_fu_623_p2;
reg   [0:0] and_ln104_85_reg_1597;
wire   [0:0] and_ln102_591_fu_628_p2;
reg   [0:0] and_ln102_591_reg_1602;
wire   [0:0] and_ln102_592_fu_638_p2;
reg   [0:0] and_ln102_592_reg_1608;
wire   [0:0] or_ln117_fu_654_p2;
reg   [0:0] or_ln117_reg_1614;
wire   [0:0] xor_ln104_fu_660_p2;
reg   [0:0] xor_ln104_reg_1619;
wire   [0:0] and_ln102_588_fu_665_p2;
reg   [0:0] and_ln102_588_reg_1625;
wire   [0:0] and_ln104_86_fu_674_p2;
reg   [0:0] and_ln104_86_reg_1631;
reg   [0:0] and_ln104_86_reg_1631_pp0_iter3_reg;
wire   [0:0] and_ln102_593_fu_684_p2;
reg   [0:0] and_ln102_593_reg_1637;
wire   [3:0] select_ln117_468_fu_785_p3;
reg   [3:0] select_ln117_468_reg_1642;
wire   [0:0] or_ln117_423_fu_792_p2;
reg   [0:0] or_ln117_423_reg_1647;
wire   [0:0] and_ln102_586_fu_797_p2;
reg   [0:0] and_ln102_586_reg_1653;
wire   [0:0] and_ln104_84_fu_806_p2;
reg   [0:0] and_ln104_84_reg_1659;
wire   [0:0] and_ln102_589_fu_811_p2;
reg   [0:0] and_ln102_589_reg_1665;
wire   [0:0] and_ln102_595_fu_825_p2;
reg   [0:0] and_ln102_595_reg_1671;
wire   [0:0] or_ln117_427_fu_899_p2;
reg   [0:0] or_ln117_427_reg_1677;
wire   [3:0] select_ln117_474_fu_913_p3;
reg   [3:0] select_ln117_474_reg_1682;
wire   [0:0] and_ln104_87_fu_926_p2;
reg   [0:0] and_ln104_87_reg_1687;
wire   [0:0] and_ln102_590_fu_931_p2;
reg   [0:0] and_ln102_590_reg_1692;
reg   [0:0] and_ln102_590_reg_1692_pp0_iter5_reg;
wire   [0:0] and_ln104_88_fu_940_p2;
reg   [0:0] and_ln104_88_reg_1699;
reg   [0:0] and_ln104_88_reg_1699_pp0_iter5_reg;
reg   [0:0] and_ln104_88_reg_1699_pp0_iter6_reg;
wire   [0:0] and_ln102_596_fu_955_p2;
reg   [0:0] and_ln102_596_reg_1705;
wire   [0:0] or_ln117_432_fu_1038_p2;
reg   [0:0] or_ln117_432_reg_1710;
wire   [4:0] select_ln117_480_fu_1050_p3;
reg   [4:0] select_ln117_480_reg_1715;
wire   [0:0] or_ln117_434_fu_1058_p2;
reg   [0:0] or_ln117_434_reg_1720;
wire   [0:0] or_ln117_436_fu_1064_p2;
reg   [0:0] or_ln117_436_reg_1726;
reg   [0:0] or_ln117_436_reg_1726_pp0_iter5_reg;
wire   [0:0] or_ln117_438_fu_1140_p2;
reg   [0:0] or_ln117_438_reg_1734;
wire   [4:0] select_ln117_486_fu_1153_p3;
reg   [4:0] select_ln117_486_reg_1739;
wire   [0:0] or_ln117_442_fu_1215_p2;
reg   [0:0] or_ln117_442_reg_1744;
wire   [4:0] select_ln117_490_fu_1229_p3;
reg   [4:0] select_ln117_490_reg_1749;
wire    ap_block_pp0_stage0;
wire   [16:0] tmp_fu_498_p4;
wire   [0:0] xor_ln104_225_fu_604_p2;
wire   [0:0] xor_ln104_227_fu_618_p2;
wire   [0:0] xor_ln104_231_fu_633_p2;
wire   [0:0] and_ln102_600_fu_643_p2;
wire   [0:0] and_ln102_601_fu_648_p2;
wire   [0:0] xor_ln104_228_fu_669_p2;
wire   [0:0] xor_ln104_232_fu_679_p2;
wire   [0:0] and_ln102_603_fu_697_p2;
wire   [0:0] and_ln102_599_fu_689_p2;
wire   [0:0] xor_ln117_fu_707_p2;
wire   [1:0] zext_ln117_fu_713_p1;
wire   [1:0] select_ln117_fu_717_p3;
wire   [1:0] select_ln117_463_fu_724_p3;
wire   [0:0] and_ln102_602_fu_693_p2;
wire   [2:0] zext_ln117_52_fu_731_p1;
wire   [0:0] or_ln117_419_fu_735_p2;
wire   [2:0] select_ln117_464_fu_740_p3;
wire   [0:0] or_ln117_420_fu_747_p2;
wire   [0:0] and_ln102_604_fu_702_p2;
wire   [2:0] select_ln117_465_fu_751_p3;
wire   [0:0] or_ln117_421_fu_759_p2;
wire   [2:0] select_ln117_466_fu_765_p3;
wire   [2:0] select_ln117_467_fu_773_p3;
wire   [3:0] zext_ln117_53_fu_781_p1;
wire   [0:0] xor_ln104_226_fu_801_p2;
wire   [0:0] xor_ln104_233_fu_816_p2;
wire   [0:0] and_ln102_606_fu_834_p2;
wire   [0:0] and_ln102_594_fu_821_p2;
wire   [0:0] and_ln102_605_fu_830_p2;
wire   [0:0] or_ln117_422_fu_849_p2;
wire   [0:0] and_ln102_607_fu_839_p2;
wire   [3:0] select_ln117_469_fu_854_p3;
wire   [0:0] or_ln117_424_fu_861_p2;
wire   [3:0] select_ln117_470_fu_866_p3;
wire   [0:0] or_ln117_425_fu_873_p2;
wire   [0:0] and_ln102_608_fu_844_p2;
wire   [3:0] select_ln117_471_fu_877_p3;
wire   [0:0] or_ln117_426_fu_885_p2;
wire   [3:0] select_ln117_472_fu_891_p3;
wire   [3:0] select_ln117_473_fu_905_p3;
wire   [0:0] xor_ln104_229_fu_921_p2;
wire   [0:0] xor_ln104_230_fu_935_p2;
wire   [0:0] xor_ln104_234_fu_945_p2;
wire   [0:0] and_ln102_609_fu_960_p2;
wire   [0:0] xor_ln104_235_fu_950_p2;
wire   [0:0] and_ln102_612_fu_974_p2;
wire   [0:0] and_ln102_610_fu_965_p2;
wire   [0:0] or_ln117_428_fu_984_p2;
wire   [3:0] select_ln117_475_fu_989_p3;
wire   [0:0] and_ln102_611_fu_970_p2;
wire   [4:0] zext_ln117_54_fu_996_p1;
wire   [0:0] or_ln117_429_fu_1000_p2;
wire   [4:0] select_ln117_476_fu_1005_p3;
wire   [0:0] or_ln117_430_fu_1012_p2;
wire   [0:0] and_ln102_613_fu_979_p2;
wire   [4:0] select_ln117_477_fu_1016_p3;
wire   [0:0] or_ln117_431_fu_1024_p2;
wire   [4:0] select_ln117_478_fu_1030_p3;
wire   [4:0] select_ln117_479_fu_1042_p3;
wire   [0:0] xor_ln104_236_fu_1068_p2;
wire   [0:0] and_ln102_615_fu_1081_p2;
wire   [0:0] and_ln102_597_fu_1073_p2;
wire   [0:0] and_ln102_614_fu_1077_p2;
wire   [0:0] or_ln117_433_fu_1096_p2;
wire   [0:0] and_ln102_616_fu_1086_p2;
wire   [4:0] select_ln117_481_fu_1101_p3;
wire   [0:0] or_ln117_435_fu_1108_p2;
wire   [4:0] select_ln117_482_fu_1113_p3;
wire   [0:0] and_ln102_617_fu_1091_p2;
wire   [4:0] select_ln117_483_fu_1120_p3;
wire   [0:0] or_ln117_437_fu_1128_p2;
wire   [4:0] select_ln117_484_fu_1133_p3;
wire   [4:0] select_ln117_485_fu_1145_p3;
wire   [0:0] xor_ln104_237_fu_1161_p2;
wire   [0:0] and_ln102_618_fu_1170_p2;
wire   [0:0] and_ln102_598_fu_1166_p2;
wire   [0:0] and_ln102_619_fu_1175_p2;
wire   [0:0] or_ln117_439_fu_1185_p2;
wire   [0:0] or_ln117_440_fu_1190_p2;
wire   [0:0] and_ln102_620_fu_1180_p2;
wire   [4:0] select_ln117_487_fu_1194_p3;
wire   [0:0] or_ln117_441_fu_1201_p2;
wire   [4:0] select_ln117_488_fu_1207_p3;
wire   [4:0] select_ln117_489_fu_1221_p3;
wire   [0:0] xor_ln104_238_fu_1237_p2;
wire   [0:0] and_ln102_621_fu_1242_p2;
wire   [0:0] and_ln102_622_fu_1247_p2;
wire   [0:0] or_ln117_443_fu_1252_p2;
wire   [11:0] agg_result_fu_1264_p65;
wire   [4:0] agg_result_fu_1264_p66;
wire   [11:0] agg_result_fu_1264_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
reg   [17:0] p_read21_int_reg;
wire   [4:0] agg_result_fu_1264_p1;
wire   [4:0] agg_result_fu_1264_p3;
wire   [4:0] agg_result_fu_1264_p5;
wire   [4:0] agg_result_fu_1264_p7;
wire   [4:0] agg_result_fu_1264_p9;
wire   [4:0] agg_result_fu_1264_p11;
wire   [4:0] agg_result_fu_1264_p13;
wire   [4:0] agg_result_fu_1264_p15;
wire   [4:0] agg_result_fu_1264_p17;
wire   [4:0] agg_result_fu_1264_p19;
wire   [4:0] agg_result_fu_1264_p21;
wire   [4:0] agg_result_fu_1264_p23;
wire   [4:0] agg_result_fu_1264_p25;
wire   [4:0] agg_result_fu_1264_p27;
wire   [4:0] agg_result_fu_1264_p29;
wire   [4:0] agg_result_fu_1264_p31;
wire  signed [4:0] agg_result_fu_1264_p33;
wire  signed [4:0] agg_result_fu_1264_p35;
wire  signed [4:0] agg_result_fu_1264_p37;
wire  signed [4:0] agg_result_fu_1264_p39;
wire  signed [4:0] agg_result_fu_1264_p41;
wire  signed [4:0] agg_result_fu_1264_p43;
wire  signed [4:0] agg_result_fu_1264_p45;
wire  signed [4:0] agg_result_fu_1264_p47;
wire  signed [4:0] agg_result_fu_1264_p49;
wire  signed [4:0] agg_result_fu_1264_p51;
wire  signed [4:0] agg_result_fu_1264_p53;
wire  signed [4:0] agg_result_fu_1264_p55;
wire  signed [4:0] agg_result_fu_1264_p57;
wire  signed [4:0] agg_result_fu_1264_p59;
wire  signed [4:0] agg_result_fu_1264_p61;
wire  signed [4:0] agg_result_fu_1264_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_12_1_1_x9 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x9_U629(
    .din0(12'd3642),
    .din1(12'd3875),
    .din2(12'd4073),
    .din3(12'd1196),
    .din4(12'd4078),
    .din5(12'd3692),
    .din6(12'd269),
    .din7(12'd4040),
    .din8(12'd3642),
    .din9(12'd476),
    .din10(12'd3803),
    .din11(12'd440),
    .din12(12'd838),
    .din13(12'd3771),
    .din14(12'd85),
    .din15(12'd3773),
    .din16(12'd7),
    .din17(12'd168),
    .din18(12'd3949),
    .din19(12'd148),
    .din20(12'd452),
    .din21(12'd3587),
    .din22(12'd151),
    .din23(12'd3695),
    .din24(12'd36),
    .din25(12'd3913),
    .din26(12'd327),
    .din27(12'd3951),
    .din28(12'd168),
    .din29(12'd3767),
    .din30(12'd635),
    .din31(12'd192),
    .def(agg_result_fu_1264_p65),
    .sel(agg_result_fu_1264_p66),
    .dout(agg_result_fu_1264_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_586_reg_1653 <= and_ln102_586_fu_797_p2;
        and_ln102_587_reg_1590 <= and_ln102_587_fu_614_p2;
        and_ln102_588_reg_1625 <= and_ln102_588_fu_665_p2;
        and_ln102_589_reg_1665 <= and_ln102_589_fu_811_p2;
        and_ln102_590_reg_1692 <= and_ln102_590_fu_931_p2;
        and_ln102_590_reg_1692_pp0_iter5_reg <= and_ln102_590_reg_1692;
        and_ln102_591_reg_1602 <= and_ln102_591_fu_628_p2;
        and_ln102_592_reg_1608 <= and_ln102_592_fu_638_p2;
        and_ln102_593_reg_1637 <= and_ln102_593_fu_684_p2;
        and_ln102_595_reg_1671 <= and_ln102_595_fu_825_p2;
        and_ln102_596_reg_1705 <= and_ln102_596_fu_955_p2;
        and_ln102_reg_1574 <= and_ln102_fu_598_p2;
        and_ln102_reg_1574_pp0_iter1_reg <= and_ln102_reg_1574;
        and_ln102_reg_1574_pp0_iter2_reg <= and_ln102_reg_1574_pp0_iter1_reg;
        and_ln104_84_reg_1659 <= and_ln104_84_fu_806_p2;
        and_ln104_85_reg_1597 <= and_ln104_85_fu_623_p2;
        and_ln104_86_reg_1631 <= and_ln104_86_fu_674_p2;
        and_ln104_86_reg_1631_pp0_iter3_reg <= and_ln104_86_reg_1631;
        and_ln104_87_reg_1687 <= and_ln104_87_fu_926_p2;
        and_ln104_88_reg_1699 <= and_ln104_88_fu_940_p2;
        and_ln104_88_reg_1699_pp0_iter5_reg <= and_ln104_88_reg_1699;
        and_ln104_88_reg_1699_pp0_iter6_reg <= and_ln104_88_reg_1699_pp0_iter5_reg;
        and_ln104_reg_1584 <= and_ln104_fu_609_p2;
        icmp_ln86_477_reg_1411 <= icmp_ln86_477_fu_408_p2;
        icmp_ln86_478_reg_1416 <= icmp_ln86_478_fu_414_p2;
        icmp_ln86_478_reg_1416_pp0_iter1_reg <= icmp_ln86_478_reg_1416;
        icmp_ln86_478_reg_1416_pp0_iter2_reg <= icmp_ln86_478_reg_1416_pp0_iter1_reg;
        icmp_ln86_479_reg_1422 <= icmp_ln86_479_fu_420_p2;
        icmp_ln86_480_reg_1428 <= icmp_ln86_480_fu_426_p2;
        icmp_ln86_480_reg_1428_pp0_iter1_reg <= icmp_ln86_480_reg_1428;
        icmp_ln86_481_reg_1434 <= icmp_ln86_481_fu_432_p2;
        icmp_ln86_481_reg_1434_pp0_iter1_reg <= icmp_ln86_481_reg_1434;
        icmp_ln86_481_reg_1434_pp0_iter2_reg <= icmp_ln86_481_reg_1434_pp0_iter1_reg;
        icmp_ln86_481_reg_1434_pp0_iter3_reg <= icmp_ln86_481_reg_1434_pp0_iter2_reg;
        icmp_ln86_482_reg_1440 <= icmp_ln86_482_fu_438_p2;
        icmp_ln86_482_reg_1440_pp0_iter1_reg <= icmp_ln86_482_reg_1440;
        icmp_ln86_482_reg_1440_pp0_iter2_reg <= icmp_ln86_482_reg_1440_pp0_iter1_reg;
        icmp_ln86_482_reg_1440_pp0_iter3_reg <= icmp_ln86_482_reg_1440_pp0_iter2_reg;
        icmp_ln86_483_reg_1446 <= icmp_ln86_483_fu_444_p2;
        icmp_ln86_484_reg_1452 <= icmp_ln86_484_fu_450_p2;
        icmp_ln86_484_reg_1452_pp0_iter1_reg <= icmp_ln86_484_reg_1452;
        icmp_ln86_485_reg_1458 <= icmp_ln86_485_fu_456_p2;
        icmp_ln86_485_reg_1458_pp0_iter1_reg <= icmp_ln86_485_reg_1458;
        icmp_ln86_485_reg_1458_pp0_iter2_reg <= icmp_ln86_485_reg_1458_pp0_iter1_reg;
        icmp_ln86_486_reg_1464 <= icmp_ln86_486_fu_462_p2;
        icmp_ln86_486_reg_1464_pp0_iter1_reg <= icmp_ln86_486_reg_1464;
        icmp_ln86_486_reg_1464_pp0_iter2_reg <= icmp_ln86_486_reg_1464_pp0_iter1_reg;
        icmp_ln86_486_reg_1464_pp0_iter3_reg <= icmp_ln86_486_reg_1464_pp0_iter2_reg;
        icmp_ln86_487_reg_1470 <= icmp_ln86_487_fu_468_p2;
        icmp_ln86_487_reg_1470_pp0_iter1_reg <= icmp_ln86_487_reg_1470;
        icmp_ln86_487_reg_1470_pp0_iter2_reg <= icmp_ln86_487_reg_1470_pp0_iter1_reg;
        icmp_ln86_487_reg_1470_pp0_iter3_reg <= icmp_ln86_487_reg_1470_pp0_iter2_reg;
        icmp_ln86_488_reg_1476 <= icmp_ln86_488_fu_474_p2;
        icmp_ln86_488_reg_1476_pp0_iter1_reg <= icmp_ln86_488_reg_1476;
        icmp_ln86_488_reg_1476_pp0_iter2_reg <= icmp_ln86_488_reg_1476_pp0_iter1_reg;
        icmp_ln86_488_reg_1476_pp0_iter3_reg <= icmp_ln86_488_reg_1476_pp0_iter2_reg;
        icmp_ln86_488_reg_1476_pp0_iter4_reg <= icmp_ln86_488_reg_1476_pp0_iter3_reg;
        icmp_ln86_489_reg_1482 <= icmp_ln86_489_fu_480_p2;
        icmp_ln86_489_reg_1482_pp0_iter1_reg <= icmp_ln86_489_reg_1482;
        icmp_ln86_489_reg_1482_pp0_iter2_reg <= icmp_ln86_489_reg_1482_pp0_iter1_reg;
        icmp_ln86_489_reg_1482_pp0_iter3_reg <= icmp_ln86_489_reg_1482_pp0_iter2_reg;
        icmp_ln86_489_reg_1482_pp0_iter4_reg <= icmp_ln86_489_reg_1482_pp0_iter3_reg;
        icmp_ln86_489_reg_1482_pp0_iter5_reg <= icmp_ln86_489_reg_1482_pp0_iter4_reg;
        icmp_ln86_490_reg_1488 <= icmp_ln86_490_fu_486_p2;
        icmp_ln86_490_reg_1488_pp0_iter1_reg <= icmp_ln86_490_reg_1488;
        icmp_ln86_490_reg_1488_pp0_iter2_reg <= icmp_ln86_490_reg_1488_pp0_iter1_reg;
        icmp_ln86_490_reg_1488_pp0_iter3_reg <= icmp_ln86_490_reg_1488_pp0_iter2_reg;
        icmp_ln86_490_reg_1488_pp0_iter4_reg <= icmp_ln86_490_reg_1488_pp0_iter3_reg;
        icmp_ln86_490_reg_1488_pp0_iter5_reg <= icmp_ln86_490_reg_1488_pp0_iter4_reg;
        icmp_ln86_490_reg_1488_pp0_iter6_reg <= icmp_ln86_490_reg_1488_pp0_iter5_reg;
        icmp_ln86_491_reg_1494 <= icmp_ln86_491_fu_492_p2;
        icmp_ln86_491_reg_1494_pp0_iter1_reg <= icmp_ln86_491_reg_1494;
        icmp_ln86_492_reg_1499 <= icmp_ln86_492_fu_508_p2;
        icmp_ln86_493_reg_1504 <= icmp_ln86_493_fu_514_p2;
        icmp_ln86_493_reg_1504_pp0_iter1_reg <= icmp_ln86_493_reg_1504;
        icmp_ln86_494_reg_1509 <= icmp_ln86_494_fu_520_p2;
        icmp_ln86_494_reg_1509_pp0_iter1_reg <= icmp_ln86_494_reg_1509;
        icmp_ln86_495_reg_1514 <= icmp_ln86_495_fu_526_p2;
        icmp_ln86_495_reg_1514_pp0_iter1_reg <= icmp_ln86_495_reg_1514;
        icmp_ln86_495_reg_1514_pp0_iter2_reg <= icmp_ln86_495_reg_1514_pp0_iter1_reg;
        icmp_ln86_496_reg_1519 <= icmp_ln86_496_fu_532_p2;
        icmp_ln86_496_reg_1519_pp0_iter1_reg <= icmp_ln86_496_reg_1519;
        icmp_ln86_496_reg_1519_pp0_iter2_reg <= icmp_ln86_496_reg_1519_pp0_iter1_reg;
        icmp_ln86_497_reg_1524 <= icmp_ln86_497_fu_538_p2;
        icmp_ln86_497_reg_1524_pp0_iter1_reg <= icmp_ln86_497_reg_1524;
        icmp_ln86_497_reg_1524_pp0_iter2_reg <= icmp_ln86_497_reg_1524_pp0_iter1_reg;
        icmp_ln86_498_reg_1529 <= icmp_ln86_498_fu_544_p2;
        icmp_ln86_498_reg_1529_pp0_iter1_reg <= icmp_ln86_498_reg_1529;
        icmp_ln86_498_reg_1529_pp0_iter2_reg <= icmp_ln86_498_reg_1529_pp0_iter1_reg;
        icmp_ln86_498_reg_1529_pp0_iter3_reg <= icmp_ln86_498_reg_1529_pp0_iter2_reg;
        icmp_ln86_499_reg_1534 <= icmp_ln86_499_fu_550_p2;
        icmp_ln86_499_reg_1534_pp0_iter1_reg <= icmp_ln86_499_reg_1534;
        icmp_ln86_499_reg_1534_pp0_iter2_reg <= icmp_ln86_499_reg_1534_pp0_iter1_reg;
        icmp_ln86_499_reg_1534_pp0_iter3_reg <= icmp_ln86_499_reg_1534_pp0_iter2_reg;
        icmp_ln86_500_reg_1539 <= icmp_ln86_500_fu_556_p2;
        icmp_ln86_500_reg_1539_pp0_iter1_reg <= icmp_ln86_500_reg_1539;
        icmp_ln86_500_reg_1539_pp0_iter2_reg <= icmp_ln86_500_reg_1539_pp0_iter1_reg;
        icmp_ln86_500_reg_1539_pp0_iter3_reg <= icmp_ln86_500_reg_1539_pp0_iter2_reg;
        icmp_ln86_501_reg_1544 <= icmp_ln86_501_fu_562_p2;
        icmp_ln86_501_reg_1544_pp0_iter1_reg <= icmp_ln86_501_reg_1544;
        icmp_ln86_501_reg_1544_pp0_iter2_reg <= icmp_ln86_501_reg_1544_pp0_iter1_reg;
        icmp_ln86_501_reg_1544_pp0_iter3_reg <= icmp_ln86_501_reg_1544_pp0_iter2_reg;
        icmp_ln86_501_reg_1544_pp0_iter4_reg <= icmp_ln86_501_reg_1544_pp0_iter3_reg;
        icmp_ln86_502_reg_1549 <= icmp_ln86_502_fu_568_p2;
        icmp_ln86_502_reg_1549_pp0_iter1_reg <= icmp_ln86_502_reg_1549;
        icmp_ln86_502_reg_1549_pp0_iter2_reg <= icmp_ln86_502_reg_1549_pp0_iter1_reg;
        icmp_ln86_502_reg_1549_pp0_iter3_reg <= icmp_ln86_502_reg_1549_pp0_iter2_reg;
        icmp_ln86_502_reg_1549_pp0_iter4_reg <= icmp_ln86_502_reg_1549_pp0_iter3_reg;
        icmp_ln86_503_reg_1554 <= icmp_ln86_503_fu_574_p2;
        icmp_ln86_503_reg_1554_pp0_iter1_reg <= icmp_ln86_503_reg_1554;
        icmp_ln86_503_reg_1554_pp0_iter2_reg <= icmp_ln86_503_reg_1554_pp0_iter1_reg;
        icmp_ln86_503_reg_1554_pp0_iter3_reg <= icmp_ln86_503_reg_1554_pp0_iter2_reg;
        icmp_ln86_503_reg_1554_pp0_iter4_reg <= icmp_ln86_503_reg_1554_pp0_iter3_reg;
        icmp_ln86_504_reg_1559 <= icmp_ln86_504_fu_580_p2;
        icmp_ln86_504_reg_1559_pp0_iter1_reg <= icmp_ln86_504_reg_1559;
        icmp_ln86_504_reg_1559_pp0_iter2_reg <= icmp_ln86_504_reg_1559_pp0_iter1_reg;
        icmp_ln86_504_reg_1559_pp0_iter3_reg <= icmp_ln86_504_reg_1559_pp0_iter2_reg;
        icmp_ln86_504_reg_1559_pp0_iter4_reg <= icmp_ln86_504_reg_1559_pp0_iter3_reg;
        icmp_ln86_504_reg_1559_pp0_iter5_reg <= icmp_ln86_504_reg_1559_pp0_iter4_reg;
        icmp_ln86_505_reg_1564 <= icmp_ln86_505_fu_586_p2;
        icmp_ln86_505_reg_1564_pp0_iter1_reg <= icmp_ln86_505_reg_1564;
        icmp_ln86_505_reg_1564_pp0_iter2_reg <= icmp_ln86_505_reg_1564_pp0_iter1_reg;
        icmp_ln86_505_reg_1564_pp0_iter3_reg <= icmp_ln86_505_reg_1564_pp0_iter2_reg;
        icmp_ln86_505_reg_1564_pp0_iter4_reg <= icmp_ln86_505_reg_1564_pp0_iter3_reg;
        icmp_ln86_505_reg_1564_pp0_iter5_reg <= icmp_ln86_505_reg_1564_pp0_iter4_reg;
        icmp_ln86_506_reg_1569 <= icmp_ln86_506_fu_592_p2;
        icmp_ln86_506_reg_1569_pp0_iter1_reg <= icmp_ln86_506_reg_1569;
        icmp_ln86_506_reg_1569_pp0_iter2_reg <= icmp_ln86_506_reg_1569_pp0_iter1_reg;
        icmp_ln86_506_reg_1569_pp0_iter3_reg <= icmp_ln86_506_reg_1569_pp0_iter2_reg;
        icmp_ln86_506_reg_1569_pp0_iter4_reg <= icmp_ln86_506_reg_1569_pp0_iter3_reg;
        icmp_ln86_506_reg_1569_pp0_iter5_reg <= icmp_ln86_506_reg_1569_pp0_iter4_reg;
        icmp_ln86_506_reg_1569_pp0_iter6_reg <= icmp_ln86_506_reg_1569_pp0_iter5_reg;
        icmp_ln86_reg_1400 <= icmp_ln86_fu_402_p2;
        icmp_ln86_reg_1400_pp0_iter1_reg <= icmp_ln86_reg_1400;
        icmp_ln86_reg_1400_pp0_iter2_reg <= icmp_ln86_reg_1400_pp0_iter1_reg;
        icmp_ln86_reg_1400_pp0_iter3_reg <= icmp_ln86_reg_1400_pp0_iter2_reg;
        or_ln117_423_reg_1647 <= or_ln117_423_fu_792_p2;
        or_ln117_427_reg_1677 <= or_ln117_427_fu_899_p2;
        or_ln117_432_reg_1710 <= or_ln117_432_fu_1038_p2;
        or_ln117_434_reg_1720 <= or_ln117_434_fu_1058_p2;
        or_ln117_436_reg_1726 <= or_ln117_436_fu_1064_p2;
        or_ln117_436_reg_1726_pp0_iter5_reg <= or_ln117_436_reg_1726;
        or_ln117_438_reg_1734 <= or_ln117_438_fu_1140_p2;
        or_ln117_442_reg_1744 <= or_ln117_442_fu_1215_p2;
        or_ln117_reg_1614 <= or_ln117_fu_654_p2;
        select_ln117_468_reg_1642 <= select_ln117_468_fu_785_p3;
        select_ln117_474_reg_1682 <= select_ln117_474_fu_913_p3;
        select_ln117_480_reg_1715 <= select_ln117_480_fu_1050_p3;
        select_ln117_486_reg_1739 <= select_ln117_486_fu_1153_p3;
        select_ln117_490_reg_1749 <= select_ln117_490_fu_1229_p3;
        xor_ln104_reg_1619 <= xor_ln104_fu_660_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read21_int_reg <= p_read21;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1264_p65 = 'bx;

assign agg_result_fu_1264_p66 = ((or_ln117_443_fu_1252_p2[0:0] == 1'b1) ? select_ln117_490_reg_1749 : 5'd31);

assign and_ln102_586_fu_797_p2 = (xor_ln104_reg_1619 & icmp_ln86_478_reg_1416_pp0_iter2_reg);

assign and_ln102_587_fu_614_p2 = (icmp_ln86_479_reg_1422 & and_ln102_reg_1574);

assign and_ln102_588_fu_665_p2 = (icmp_ln86_480_reg_1428_pp0_iter1_reg & and_ln104_reg_1584);

assign and_ln102_589_fu_811_p2 = (icmp_ln86_481_reg_1434_pp0_iter2_reg & and_ln102_586_fu_797_p2);

assign and_ln102_590_fu_931_p2 = (icmp_ln86_482_reg_1440_pp0_iter3_reg & and_ln104_84_reg_1659);

assign and_ln102_591_fu_628_p2 = (icmp_ln86_483_reg_1446 & and_ln102_587_fu_614_p2);

assign and_ln102_592_fu_638_p2 = (icmp_ln86_484_reg_1452 & and_ln104_85_fu_623_p2);

assign and_ln102_593_fu_684_p2 = (icmp_ln86_485_reg_1458_pp0_iter1_reg & and_ln102_588_fu_665_p2);

assign and_ln102_594_fu_821_p2 = (icmp_ln86_486_reg_1464_pp0_iter2_reg & and_ln104_86_reg_1631);

assign and_ln102_595_fu_825_p2 = (icmp_ln86_487_reg_1470_pp0_iter2_reg & and_ln102_589_fu_811_p2);

assign and_ln102_596_fu_955_p2 = (icmp_ln86_488_reg_1476_pp0_iter3_reg & and_ln104_87_fu_926_p2);

assign and_ln102_597_fu_1073_p2 = (icmp_ln86_489_reg_1482_pp0_iter4_reg & and_ln102_590_reg_1692);

assign and_ln102_598_fu_1166_p2 = (icmp_ln86_490_reg_1488_pp0_iter5_reg & and_ln104_88_reg_1699_pp0_iter5_reg);

assign and_ln102_599_fu_689_p2 = (icmp_ln86_491_reg_1494_pp0_iter1_reg & and_ln102_591_reg_1602);

assign and_ln102_600_fu_643_p2 = (xor_ln104_231_fu_633_p2 & icmp_ln86_492_reg_1499);

assign and_ln102_601_fu_648_p2 = (and_ln102_600_fu_643_p2 & and_ln102_587_fu_614_p2);

assign and_ln102_602_fu_693_p2 = (icmp_ln86_493_reg_1504_pp0_iter1_reg & and_ln102_592_reg_1608);

assign and_ln102_603_fu_697_p2 = (xor_ln104_232_fu_679_p2 & icmp_ln86_494_reg_1509_pp0_iter1_reg);

assign and_ln102_604_fu_702_p2 = (and_ln104_85_reg_1597 & and_ln102_603_fu_697_p2);

assign and_ln102_605_fu_830_p2 = (icmp_ln86_495_reg_1514_pp0_iter2_reg & and_ln102_593_reg_1637);

assign and_ln102_606_fu_834_p2 = (xor_ln104_233_fu_816_p2 & icmp_ln86_496_reg_1519_pp0_iter2_reg);

assign and_ln102_607_fu_839_p2 = (and_ln102_606_fu_834_p2 & and_ln102_588_reg_1625);

assign and_ln102_608_fu_844_p2 = (icmp_ln86_497_reg_1524_pp0_iter2_reg & and_ln102_594_fu_821_p2);

assign and_ln102_609_fu_960_p2 = (xor_ln104_234_fu_945_p2 & icmp_ln86_498_reg_1529_pp0_iter3_reg);

assign and_ln102_610_fu_965_p2 = (and_ln104_86_reg_1631_pp0_iter3_reg & and_ln102_609_fu_960_p2);

assign and_ln102_611_fu_970_p2 = (icmp_ln86_499_reg_1534_pp0_iter3_reg & and_ln102_595_reg_1671);

assign and_ln102_612_fu_974_p2 = (xor_ln104_235_fu_950_p2 & icmp_ln86_500_reg_1539_pp0_iter3_reg);

assign and_ln102_613_fu_979_p2 = (and_ln102_612_fu_974_p2 & and_ln102_589_reg_1665);

assign and_ln102_614_fu_1077_p2 = (icmp_ln86_501_reg_1544_pp0_iter4_reg & and_ln102_596_reg_1705);

assign and_ln102_615_fu_1081_p2 = (xor_ln104_236_fu_1068_p2 & icmp_ln86_502_reg_1549_pp0_iter4_reg);

assign and_ln102_616_fu_1086_p2 = (and_ln104_87_reg_1687 & and_ln102_615_fu_1081_p2);

assign and_ln102_617_fu_1091_p2 = (icmp_ln86_503_reg_1554_pp0_iter4_reg & and_ln102_597_fu_1073_p2);

assign and_ln102_618_fu_1170_p2 = (xor_ln104_237_fu_1161_p2 & icmp_ln86_504_reg_1559_pp0_iter5_reg);

assign and_ln102_619_fu_1175_p2 = (and_ln102_618_fu_1170_p2 & and_ln102_590_reg_1692_pp0_iter5_reg);

assign and_ln102_620_fu_1180_p2 = (icmp_ln86_505_reg_1564_pp0_iter5_reg & and_ln102_598_fu_1166_p2);

assign and_ln102_621_fu_1242_p2 = (xor_ln104_238_fu_1237_p2 & icmp_ln86_506_reg_1569_pp0_iter6_reg);

assign and_ln102_622_fu_1247_p2 = (and_ln104_88_reg_1699_pp0_iter6_reg & and_ln102_621_fu_1242_p2);

assign and_ln102_fu_598_p2 = (icmp_ln86_fu_402_p2 & icmp_ln86_477_fu_408_p2);

assign and_ln104_84_fu_806_p2 = (xor_ln104_reg_1619 & xor_ln104_226_fu_801_p2);

assign and_ln104_85_fu_623_p2 = (xor_ln104_227_fu_618_p2 & and_ln102_reg_1574);

assign and_ln104_86_fu_674_p2 = (xor_ln104_228_fu_669_p2 & and_ln104_reg_1584);

assign and_ln104_87_fu_926_p2 = (xor_ln104_229_fu_921_p2 & and_ln102_586_reg_1653);

assign and_ln104_88_fu_940_p2 = (xor_ln104_230_fu_935_p2 & and_ln104_84_reg_1659);

assign and_ln104_fu_609_p2 = (xor_ln104_225_fu_604_p2 & icmp_ln86_reg_1400);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1264_p67;

assign icmp_ln86_477_fu_408_p2 = (($signed(p_read1_int_reg) < $signed(18'd214395)) ? 1'b1 : 1'b0);

assign icmp_ln86_478_fu_414_p2 = (($signed(p_read1_int_reg) < $signed(18'd241750)) ? 1'b1 : 1'b0);

assign icmp_ln86_479_fu_420_p2 = (($signed(p_read4_int_reg) < $signed(18'd791)) ? 1'b1 : 1'b0);

assign icmp_ln86_480_fu_426_p2 = (($signed(p_read3_int_reg) < $signed(18'd20622)) ? 1'b1 : 1'b0);

assign icmp_ln86_481_fu_432_p2 = (($signed(p_read15_int_reg) < $signed(18'd36)) ? 1'b1 : 1'b0);

assign icmp_ln86_482_fu_438_p2 = (($signed(p_read1_int_reg) < $signed(18'd81223)) ? 1'b1 : 1'b0);

assign icmp_ln86_483_fu_444_p2 = (($signed(p_read14_int_reg) < $signed(18'd473)) ? 1'b1 : 1'b0);

assign icmp_ln86_484_fu_450_p2 = (($signed(p_read14_int_reg) < $signed(18'd386)) ? 1'b1 : 1'b0);

assign icmp_ln86_485_fu_456_p2 = (($signed(p_read11_int_reg) < $signed(18'd125)) ? 1'b1 : 1'b0);

assign icmp_ln86_486_fu_462_p2 = (($signed(p_read7_int_reg) < $signed(18'd944)) ? 1'b1 : 1'b0);

assign icmp_ln86_487_fu_468_p2 = (($signed(p_read16_int_reg) < $signed(18'd1436)) ? 1'b1 : 1'b0);

assign icmp_ln86_488_fu_474_p2 = (($signed(p_read13_int_reg) < $signed(18'd64960)) ? 1'b1 : 1'b0);

assign icmp_ln86_489_fu_480_p2 = (($signed(p_read17_int_reg) < $signed(18'd172785)) ? 1'b1 : 1'b0);

assign icmp_ln86_490_fu_486_p2 = (($signed(p_read5_int_reg) < $signed(18'd4196)) ? 1'b1 : 1'b0);

assign icmp_ln86_491_fu_492_p2 = (($signed(p_read2_int_reg) < $signed(18'd261681)) ? 1'b1 : 1'b0);

assign icmp_ln86_492_fu_508_p2 = (($signed(tmp_fu_498_p4) < $signed(17'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_493_fu_514_p2 = (($signed(p_read15_int_reg) < $signed(18'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_494_fu_520_p2 = (($signed(p_read21_int_reg) < $signed(18'd52737)) ? 1'b1 : 1'b0);

assign icmp_ln86_495_fu_526_p2 = (($signed(p_read1_int_reg) < $signed(18'd20839)) ? 1'b1 : 1'b0);

assign icmp_ln86_496_fu_532_p2 = (($signed(p_read18_int_reg) < $signed(18'd5014)) ? 1'b1 : 1'b0);

assign icmp_ln86_497_fu_538_p2 = (($signed(p_read20_int_reg) < $signed(18'd262106)) ? 1'b1 : 1'b0);

assign icmp_ln86_498_fu_544_p2 = (($signed(p_read8_int_reg) < $signed(18'd259691)) ? 1'b1 : 1'b0);

assign icmp_ln86_499_fu_550_p2 = (($signed(p_read18_int_reg) < $signed(18'd76736)) ? 1'b1 : 1'b0);

assign icmp_ln86_500_fu_556_p2 = (($signed(p_read12_int_reg) < $signed(18'd31)) ? 1'b1 : 1'b0);

assign icmp_ln86_501_fu_562_p2 = (($signed(p_read6_int_reg) < $signed(18'd422)) ? 1'b1 : 1'b0);

assign icmp_ln86_502_fu_568_p2 = (($signed(p_read9_int_reg) < $signed(18'd497)) ? 1'b1 : 1'b0);

assign icmp_ln86_503_fu_574_p2 = (($signed(p_read17_int_reg) < $signed(18'd90754)) ? 1'b1 : 1'b0);

assign icmp_ln86_504_fu_580_p2 = (($signed(p_read19_int_reg) < $signed(18'd182248)) ? 1'b1 : 1'b0);

assign icmp_ln86_505_fu_586_p2 = (($signed(p_read19_int_reg) < $signed(18'd184008)) ? 1'b1 : 1'b0);

assign icmp_ln86_506_fu_592_p2 = (($signed(p_read21_int_reg) < $signed(18'd104961)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_402_p2 = (($signed(p_read10_int_reg) < $signed(18'd29)) ? 1'b1 : 1'b0);

assign or_ln117_419_fu_735_p2 = (and_ln102_602_fu_693_p2 | and_ln102_587_reg_1590);

assign or_ln117_420_fu_747_p2 = (and_ln102_592_reg_1608 | and_ln102_587_reg_1590);

assign or_ln117_421_fu_759_p2 = (or_ln117_420_fu_747_p2 | and_ln102_604_fu_702_p2);

assign or_ln117_422_fu_849_p2 = (and_ln102_reg_1574_pp0_iter2_reg | and_ln102_605_fu_830_p2);

assign or_ln117_423_fu_792_p2 = (and_ln102_reg_1574_pp0_iter1_reg | and_ln102_593_fu_684_p2);

assign or_ln117_424_fu_861_p2 = (or_ln117_423_reg_1647 | and_ln102_607_fu_839_p2);

assign or_ln117_425_fu_873_p2 = (and_ln102_reg_1574_pp0_iter2_reg | and_ln102_588_reg_1625);

assign or_ln117_426_fu_885_p2 = (or_ln117_425_fu_873_p2 | and_ln102_608_fu_844_p2);

assign or_ln117_427_fu_899_p2 = (or_ln117_425_fu_873_p2 | and_ln102_594_fu_821_p2);

assign or_ln117_428_fu_984_p2 = (or_ln117_427_reg_1677 | and_ln102_610_fu_965_p2);

assign or_ln117_429_fu_1000_p2 = (icmp_ln86_reg_1400_pp0_iter3_reg | and_ln102_611_fu_970_p2);

assign or_ln117_430_fu_1012_p2 = (icmp_ln86_reg_1400_pp0_iter3_reg | and_ln102_595_reg_1671);

assign or_ln117_431_fu_1024_p2 = (or_ln117_430_fu_1012_p2 | and_ln102_613_fu_979_p2);

assign or_ln117_432_fu_1038_p2 = (icmp_ln86_reg_1400_pp0_iter3_reg | and_ln102_589_reg_1665);

assign or_ln117_433_fu_1096_p2 = (or_ln117_432_reg_1710 | and_ln102_614_fu_1077_p2);

assign or_ln117_434_fu_1058_p2 = (or_ln117_432_fu_1038_p2 | and_ln102_596_fu_955_p2);

assign or_ln117_435_fu_1108_p2 = (or_ln117_434_reg_1720 | and_ln102_616_fu_1086_p2);

assign or_ln117_436_fu_1064_p2 = (icmp_ln86_reg_1400_pp0_iter3_reg | and_ln102_586_reg_1653);

assign or_ln117_437_fu_1128_p2 = (or_ln117_436_reg_1726 | and_ln102_617_fu_1091_p2);

assign or_ln117_438_fu_1140_p2 = (or_ln117_436_reg_1726 | and_ln102_597_fu_1073_p2);

assign or_ln117_439_fu_1185_p2 = (or_ln117_438_reg_1734 | and_ln102_619_fu_1175_p2);

assign or_ln117_440_fu_1190_p2 = (or_ln117_436_reg_1726_pp0_iter5_reg | and_ln102_590_reg_1692_pp0_iter5_reg);

assign or_ln117_441_fu_1201_p2 = (or_ln117_440_fu_1190_p2 | and_ln102_620_fu_1180_p2);

assign or_ln117_442_fu_1215_p2 = (or_ln117_440_fu_1190_p2 | and_ln102_598_fu_1166_p2);

assign or_ln117_443_fu_1252_p2 = (or_ln117_442_reg_1744 | and_ln102_622_fu_1247_p2);

assign or_ln117_fu_654_p2 = (and_ln102_601_fu_648_p2 | and_ln102_591_fu_628_p2);

assign select_ln117_463_fu_724_p3 = ((or_ln117_reg_1614[0:0] == 1'b1) ? select_ln117_fu_717_p3 : 2'd3);

assign select_ln117_464_fu_740_p3 = ((and_ln102_587_reg_1590[0:0] == 1'b1) ? zext_ln117_52_fu_731_p1 : 3'd4);

assign select_ln117_465_fu_751_p3 = ((or_ln117_419_fu_735_p2[0:0] == 1'b1) ? select_ln117_464_fu_740_p3 : 3'd5);

assign select_ln117_466_fu_765_p3 = ((or_ln117_420_fu_747_p2[0:0] == 1'b1) ? select_ln117_465_fu_751_p3 : 3'd6);

assign select_ln117_467_fu_773_p3 = ((or_ln117_421_fu_759_p2[0:0] == 1'b1) ? select_ln117_466_fu_765_p3 : 3'd7);

assign select_ln117_468_fu_785_p3 = ((and_ln102_reg_1574_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_53_fu_781_p1 : 4'd8);

assign select_ln117_469_fu_854_p3 = ((or_ln117_422_fu_849_p2[0:0] == 1'b1) ? select_ln117_468_reg_1642 : 4'd9);

assign select_ln117_470_fu_866_p3 = ((or_ln117_423_reg_1647[0:0] == 1'b1) ? select_ln117_469_fu_854_p3 : 4'd10);

assign select_ln117_471_fu_877_p3 = ((or_ln117_424_fu_861_p2[0:0] == 1'b1) ? select_ln117_470_fu_866_p3 : 4'd11);

assign select_ln117_472_fu_891_p3 = ((or_ln117_425_fu_873_p2[0:0] == 1'b1) ? select_ln117_471_fu_877_p3 : 4'd12);

assign select_ln117_473_fu_905_p3 = ((or_ln117_426_fu_885_p2[0:0] == 1'b1) ? select_ln117_472_fu_891_p3 : 4'd13);

assign select_ln117_474_fu_913_p3 = ((or_ln117_427_fu_899_p2[0:0] == 1'b1) ? select_ln117_473_fu_905_p3 : 4'd14);

assign select_ln117_475_fu_989_p3 = ((or_ln117_428_fu_984_p2[0:0] == 1'b1) ? select_ln117_474_reg_1682 : 4'd15);

assign select_ln117_476_fu_1005_p3 = ((icmp_ln86_reg_1400_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_54_fu_996_p1 : 5'd16);

assign select_ln117_477_fu_1016_p3 = ((or_ln117_429_fu_1000_p2[0:0] == 1'b1) ? select_ln117_476_fu_1005_p3 : 5'd17);

assign select_ln117_478_fu_1030_p3 = ((or_ln117_430_fu_1012_p2[0:0] == 1'b1) ? select_ln117_477_fu_1016_p3 : 5'd18);

assign select_ln117_479_fu_1042_p3 = ((or_ln117_431_fu_1024_p2[0:0] == 1'b1) ? select_ln117_478_fu_1030_p3 : 5'd19);

assign select_ln117_480_fu_1050_p3 = ((or_ln117_432_fu_1038_p2[0:0] == 1'b1) ? select_ln117_479_fu_1042_p3 : 5'd20);

assign select_ln117_481_fu_1101_p3 = ((or_ln117_433_fu_1096_p2[0:0] == 1'b1) ? select_ln117_480_reg_1715 : 5'd21);

assign select_ln117_482_fu_1113_p3 = ((or_ln117_434_reg_1720[0:0] == 1'b1) ? select_ln117_481_fu_1101_p3 : 5'd22);

assign select_ln117_483_fu_1120_p3 = ((or_ln117_435_fu_1108_p2[0:0] == 1'b1) ? select_ln117_482_fu_1113_p3 : 5'd23);

assign select_ln117_484_fu_1133_p3 = ((or_ln117_436_reg_1726[0:0] == 1'b1) ? select_ln117_483_fu_1120_p3 : 5'd24);

assign select_ln117_485_fu_1145_p3 = ((or_ln117_437_fu_1128_p2[0:0] == 1'b1) ? select_ln117_484_fu_1133_p3 : 5'd25);

assign select_ln117_486_fu_1153_p3 = ((or_ln117_438_fu_1140_p2[0:0] == 1'b1) ? select_ln117_485_fu_1145_p3 : 5'd26);

assign select_ln117_487_fu_1194_p3 = ((or_ln117_439_fu_1185_p2[0:0] == 1'b1) ? select_ln117_486_reg_1739 : 5'd27);

assign select_ln117_488_fu_1207_p3 = ((or_ln117_440_fu_1190_p2[0:0] == 1'b1) ? select_ln117_487_fu_1194_p3 : 5'd28);

assign select_ln117_489_fu_1221_p3 = ((or_ln117_441_fu_1201_p2[0:0] == 1'b1) ? select_ln117_488_fu_1207_p3 : 5'd29);

assign select_ln117_490_fu_1229_p3 = ((or_ln117_442_fu_1215_p2[0:0] == 1'b1) ? select_ln117_489_fu_1221_p3 : 5'd30);

assign select_ln117_fu_717_p3 = ((and_ln102_591_reg_1602[0:0] == 1'b1) ? zext_ln117_fu_713_p1 : 2'd2);

assign tmp_fu_498_p4 = {{p_read15_int_reg[17:1]}};

assign xor_ln104_225_fu_604_p2 = (icmp_ln86_477_reg_1411 ^ 1'd1);

assign xor_ln104_226_fu_801_p2 = (icmp_ln86_478_reg_1416_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_227_fu_618_p2 = (icmp_ln86_479_reg_1422 ^ 1'd1);

assign xor_ln104_228_fu_669_p2 = (icmp_ln86_480_reg_1428_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_229_fu_921_p2 = (icmp_ln86_481_reg_1434_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_230_fu_935_p2 = (icmp_ln86_482_reg_1440_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_231_fu_633_p2 = (icmp_ln86_483_reg_1446 ^ 1'd1);

assign xor_ln104_232_fu_679_p2 = (icmp_ln86_484_reg_1452_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_233_fu_816_p2 = (icmp_ln86_485_reg_1458_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_234_fu_945_p2 = (icmp_ln86_486_reg_1464_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_235_fu_950_p2 = (icmp_ln86_487_reg_1470_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_236_fu_1068_p2 = (icmp_ln86_488_reg_1476_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_237_fu_1161_p2 = (icmp_ln86_489_reg_1482_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_238_fu_1237_p2 = (icmp_ln86_490_reg_1488_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_660_p2 = (icmp_ln86_reg_1400_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_707_p2 = (1'd1 ^ and_ln102_599_fu_689_p2);

assign zext_ln117_52_fu_731_p1 = select_ln117_463_fu_724_p3;

assign zext_ln117_53_fu_781_p1 = select_ln117_467_fu_773_p3;

assign zext_ln117_54_fu_996_p1 = select_ln117_475_fu_989_p3;

assign zext_ln117_fu_713_p1 = xor_ln117_fu_707_p2;

endmodule //conifer_jettag_accelerator_decision_function_82
