<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln28_fu_365_p2" SOURCE="edge_detect.cpp:28" VARIABLE="icmp_ln28" MODULE="edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1" LOOP="gauss_loop_VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln27_fu_370_p2" SOURCE="edge_detect.cpp:27" VARIABLE="icmp_ln27" MODULE="edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1" LOOP="gauss_loop_VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_3_fu_375_p2" SOURCE="edge_detect.cpp:27" VARIABLE="add_ln27_3" MODULE="edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1" LOOP="gauss_loop_VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_1_fu_390_p2" SOURCE="edge_detect.cpp:27" VARIABLE="add_ln27_1" MODULE="edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1" LOOP="gauss_loop_VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_2_fu_396_p2" SOURCE="edge_detect.cpp:27" VARIABLE="add_ln27_2" MODULE="edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1" LOOP="gauss_loop_VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_fu_402_p3" SOURCE="edge_detect.cpp:27" VARIABLE="select_ln27" MODULE="edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1" LOOP="gauss_loop_VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_1_fu_492_p3" SOURCE="edge_detect.cpp:27" VARIABLE="select_ln27_1" MODULE="edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1" LOOP="gauss_loop_VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_2_fu_410_p3" SOURCE="edge_detect.cpp:27" VARIABLE="select_ln27_2" MODULE="edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1" LOOP="gauss_loop_VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_3_fu_418_p3" SOURCE="edge_detect.cpp:27" VARIABLE="select_ln27_3" MODULE="edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1" LOOP="gauss_loop_VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_33ns_63_1_1_U1" SOURCE="edge_detect.cpp:27" VARIABLE="mul_ln27_1" MODULE="edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1" LOOP="gauss_loop_VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="34" OPTYPE="urem" PRAGMA="" RTLNAME="urem_31ns_3ns_2_35_1_U2" SOURCE="edge_detect.cpp:27" VARIABLE="urem_ln27" MODULE="edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1" LOOP="gauss_loop_VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_33ns_63_1_1_U1" SOURCE="edge_detect.cpp:28" VARIABLE="mul_ln28" MODULE="edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1" LOOP="gauss_loop_VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="34" OPTYPE="urem" PRAGMA="" RTLNAME="urem_31ns_3ns_2_35_1_U3" SOURCE="edge_detect.cpp:28" VARIABLE="urem_ln28" MODULE="edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1" LOOP="gauss_loop_VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_460_p2" SOURCE="edge_detect.cpp:27" VARIABLE="empty" MODULE="edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1" LOOP="gauss_loop_VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_fu_487_p2" SOURCE="edge_detect.cpp:27" VARIABLE="tmp1" MODULE="edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1" LOOP="gauss_loop_VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_fu_531_p2" SOURCE="edge_detect.cpp:28" VARIABLE="tmp2" MODULE="edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1" LOOP="gauss_loop_VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_25_fu_541_p2" SOURCE="edge_detect.cpp:28" VARIABLE="empty_25" MODULE="edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1" LOOP="gauss_loop_VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp4_fu_552_p2" SOURCE="edge_detect.cpp:28" VARIABLE="tmp4" MODULE="edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1" LOOP="gauss_loop_VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_27_fu_562_p2" SOURCE="edge_detect.cpp:28" VARIABLE="empty_27" MODULE="edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1" LOOP="gauss_loop_VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp8_fu_651_p2" SOURCE="edge_detect.cpp:32" VARIABLE="tmp8" MODULE="edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1" LOOP="gauss_loop_VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp9_fu_670_p2" SOURCE="edge_detect.cpp:32" VARIABLE="tmp9" MODULE="edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1" LOOP="gauss_loop_VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp41_fu_680_p2" SOURCE="edge_detect.cpp:32" VARIABLE="tmp41" MODULE="edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1" LOOP="gauss_loop_VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_698_p2" SOURCE="edge_detect.cpp:32" VARIABLE="add_ln32" MODULE="edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1" LOOP="gauss_loop_VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_2_fu_731_p2" SOURCE="edge_detect.cpp:32" VARIABLE="add_ln32_2" MODULE="edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1" LOOP="gauss_loop_VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_3_fu_741_p2" SOURCE="edge_detect.cpp:32" VARIABLE="add_ln32_3" MODULE="edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1" LOOP="gauss_loop_VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_612_p2" SOURCE="edge_detect.cpp:28" VARIABLE="add_ln28" MODULE="edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1" LOOP="gauss_loop_VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_1_fu_617_p2" SOURCE="edge_detect.cpp:28" VARIABLE="add_ln28_1" MODULE="edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1" LOOP="gauss_loop_VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln42_fu_998_p2" SOURCE="edge_detect.cpp:42" VARIABLE="icmp_ln42" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln41_fu_1003_p2" SOURCE="edge_detect.cpp:41" VARIABLE="icmp_ln41" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_1008_p2" SOURCE="edge_detect.cpp:41" VARIABLE="add_ln41" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln41_fu_1017_p3" SOURCE="edge_detect.cpp:41" VARIABLE="select_ln41" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_1_fu_1025_p2" SOURCE="edge_detect.cpp:41" VARIABLE="add_ln41_1" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_2_fu_1031_p2" SOURCE="edge_detect.cpp:41" VARIABLE="add_ln41_2" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln41_1_fu_1118_p3" SOURCE="edge_detect.cpp:41" VARIABLE="select_ln41_1" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln41_2_fu_1037_p3" SOURCE="edge_detect.cpp:41" VARIABLE="select_ln41_2" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_33ns_63_1_1_U20" SOURCE="edge_detect.cpp:41" VARIABLE="mul_ln41" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_1_fu_1216_p2" SOURCE="edge_detect.cpp:46" VARIABLE="add_ln46_1" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="34" OPTYPE="urem" PRAGMA="" RTLNAME="urem_31ns_3ns_2_35_1_U34" SOURCE="edge_detect.cpp:41" VARIABLE="urem_ln41" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_1091_p2" SOURCE="edge_detect.cpp:42" VARIABLE="add_ln42" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_33ns_63_1_1_U21" SOURCE="edge_detect.cpp:42" VARIABLE="mul_ln42" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="34" OPTYPE="urem" PRAGMA="" RTLNAME="urem_31ns_3ns_2_35_1_U35" SOURCE="edge_detect.cpp:42" VARIABLE="urem_ln42" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_1192_p2" SOURCE="edge_detect.cpp:41" VARIABLE="empty" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_33ns_63_1_1_U22" SOURCE="edge_detect.cpp:46" VARIABLE="mul_ln46" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_2_fu_1310_p2" SOURCE="edge_detect.cpp:46" VARIABLE="add_ln46_2" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_3_fu_1316_p2" SOURCE="edge_detect.cpp:46" VARIABLE="add_ln46_3" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_1197_p2" SOURCE="edge_detect.cpp:46" VARIABLE="add_ln46" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_33ns_63_1_1_U23" SOURCE="edge_detect.cpp:46" VARIABLE="mul_ln46_1" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_4_fu_1334_p2" SOURCE="edge_detect.cpp:46" VARIABLE="add_ln46_4" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_5_fu_1352_p2" SOURCE="edge_detect.cpp:46" VARIABLE="add_ln46_5" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U25" SOURCE="edge_detect.cpp:46" VARIABLE="tmp_1" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U26" SOURCE="edge_detect.cpp:46" VARIABLE="tmp_2" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U27" SOURCE="edge_detect.cpp:46" VARIABLE="tmp_3" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U36" SOURCE="edge_detect.cpp:46" VARIABLE="v" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U28" SOURCE="edge_detect.cpp:46" VARIABLE="tmp_5" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U29" SOURCE="edge_detect.cpp:46" VARIABLE="tmp_6" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U30" SOURCE="edge_detect.cpp:46" VARIABLE="tmp_7" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U37" SOURCE="edge_detect.cpp:46" VARIABLE="v_1" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_33ns_63_1_1_U24" SOURCE="edge_detect.cpp:46" VARIABLE="mul_ln46_2" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_6_fu_1369_p2" SOURCE="edge_detect.cpp:46" VARIABLE="add_ln46_6" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_7_fu_1387_p2" SOURCE="edge_detect.cpp:46" VARIABLE="add_ln46_7" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U31" SOURCE="edge_detect.cpp:46" VARIABLE="tmp_9" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U32" SOURCE="edge_detect.cpp:46" VARIABLE="tmp_s" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U33" SOURCE="edge_detect.cpp:46" VARIABLE="tmp_4" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U38" SOURCE="edge_detect.cpp:46" VARIABLE="v_2" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U25" SOURCE="edge_detect.cpp:46" VARIABLE="tmp_8" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U26" SOURCE="edge_detect.cpp:46" VARIABLE="tmp_10" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U27" SOURCE="edge_detect.cpp:46" VARIABLE="tmp_11" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U39" SOURCE="edge_detect.cpp:46" VARIABLE="v_3" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U31" SOURCE="edge_detect.cpp:46" VARIABLE="tmp_12" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U32" SOURCE="edge_detect.cpp:46" VARIABLE="tmp_13" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U33" SOURCE="edge_detect.cpp:46" VARIABLE="tmp_14" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U40" SOURCE="edge_detect.cpp:46" VARIABLE="v_4" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_33ns_63_1_1_U19" SOURCE="edge_detect.cpp:43" VARIABLE="mul_ln43" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_8_fu_1162_p2" SOURCE="edge_detect.cpp:46" VARIABLE="add_ln46_8" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_9_fu_1404_p2" SOURCE="edge_detect.cpp:46" VARIABLE="add_ln46_9" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_10_fu_1421_p2" SOURCE="edge_detect.cpp:46" VARIABLE="add_ln46_10" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_11_fu_1438_p2" SOURCE="edge_detect.cpp:46" VARIABLE="add_ln46_11" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U25" SOURCE="edge_detect.cpp:46" VARIABLE="tmp_15" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U26" SOURCE="edge_detect.cpp:46" VARIABLE="tmp_16" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U27" SOURCE="edge_detect.cpp:46" VARIABLE="tmp_17" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U41" SOURCE="edge_detect.cpp:46" VARIABLE="v_5" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U28" SOURCE="edge_detect.cpp:46" VARIABLE="tmp_18" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U29" SOURCE="edge_detect.cpp:46" VARIABLE="tmp_19" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U30" SOURCE="edge_detect.cpp:46" VARIABLE="tmp_20" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U42" SOURCE="edge_detect.cpp:46" VARIABLE="v_6" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U31" SOURCE="edge_detect.cpp:46" VARIABLE="tmp_21" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U32" SOURCE="edge_detect.cpp:46" VARIABLE="tmp_22" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U33" SOURCE="edge_detect.cpp:46" VARIABLE="tmp_23" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U43" SOURCE="edge_detect.cpp:46" VARIABLE="v_7" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln47_fu_1631_p2" SOURCE="edge_detect.cpp:47" VARIABLE="sub_ln47" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp65_fu_1637_p2" SOURCE="edge_detect.cpp:46" VARIABLE="tmp65" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_1655_p2" SOURCE="edge_detect.cpp:47" VARIABLE="add_ln47" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln48_fu_1673_p2" SOURCE="edge_detect.cpp:48" VARIABLE="sub_ln48" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln48_1_fu_1695_p2" SOURCE="edge_detect.cpp:48" VARIABLE="sub_ln48_1" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_1701_p2" SOURCE="edge_detect.cpp:48" VARIABLE="add_ln48" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln161_fu_1750_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:161" VARIABLE="sub_ln161" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln163_fu_1778_p3" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:163" VARIABLE="select_ln163" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln161_1_fu_1786_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:161" VARIABLE="sub_ln161_1" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln163_1_fu_1814_p3" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:163" VARIABLE="select_ln163_1" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grad_mag_d0" SOURCE="edge_detect.cpp:51" VARIABLE="add_ln51" MODULE="edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4" LOOP="sobel_loop_VITIS_LOOP_42_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln58_fu_206_p2" SOURCE="edge_detect.cpp:58" VARIABLE="icmp_ln58" MODULE="edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7" LOOP="thresh_loop_VITIS_LOOP_58_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln57_fu_211_p2" SOURCE="edge_detect.cpp:57" VARIABLE="icmp_ln57" MODULE="edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7" LOOP="thresh_loop_VITIS_LOOP_58_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_1_fu_216_p2" SOURCE="edge_detect.cpp:57" VARIABLE="add_ln57_1" MODULE="edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7" LOOP="thresh_loop_VITIS_LOOP_58_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_225_p2" SOURCE="edge_detect.cpp:57" VARIABLE="add_ln57" MODULE="edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7" LOOP="thresh_loop_VITIS_LOOP_58_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln57_fu_231_p3" SOURCE="edge_detect.cpp:57" VARIABLE="select_ln57" MODULE="edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7" LOOP="thresh_loop_VITIS_LOOP_58_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln57_1_fu_239_p3" SOURCE="edge_detect.cpp:57" VARIABLE="select_ln57_1" MODULE="edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7" LOOP="thresh_loop_VITIS_LOOP_58_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln59_fu_320_p2" SOURCE="edge_detect.cpp:59" VARIABLE="sub_ln59" MODULE="edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7" LOOP="thresh_loop_VITIS_LOOP_58_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln60_fu_362_p2" SOURCE="edge_detect.cpp:60" VARIABLE="icmp_ln60" MODULE="edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7" LOOP="thresh_loop_VITIS_LOOP_58_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln62_fu_367_p2" SOURCE="edge_detect.cpp:62" VARIABLE="icmp_ln62" MODULE="edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7" LOOP="thresh_loop_VITIS_LOOP_58_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_fu_372_p2" SOURCE="edge_detect.cpp:62" VARIABLE="xor_ln62" MODULE="edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7" LOOP="thresh_loop_VITIS_LOOP_58_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln62_cast_cast_cast_cast_fu_377_p3" SOURCE="edge_detect.cpp:62" VARIABLE="select_ln62_cast_cast_cast_cast" MODULE="edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7" LOOP="thresh_loop_VITIS_LOOP_58_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_341_p2" SOURCE="edge_detect.cpp:58" VARIABLE="add_ln58" MODULE="edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7" LOOP="thresh_loop_VITIS_LOOP_58_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="blur_U" SOURCE="edge_detect.cpp:22" VARIABLE="blur" MODULE="edge_detect" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="28" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 57600 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="blur_1_U" SOURCE="edge_detect.cpp:22" VARIABLE="blur_1" MODULE="edge_detect" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="28" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 57600 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="blur_2_U" SOURCE="edge_detect.cpp:22" VARIABLE="blur_2" MODULE="edge_detect" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="28" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 57600 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="blur_3_U" SOURCE="edge_detect.cpp:22" VARIABLE="blur_3" MODULE="edge_detect" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="28" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 57600 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="blur_4_U" SOURCE="edge_detect.cpp:22" VARIABLE="blur_4" MODULE="edge_detect" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="28" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 57600 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="blur_5_U" SOURCE="edge_detect.cpp:22" VARIABLE="blur_5" MODULE="edge_detect" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="28" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 57600 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="blur_6_U" SOURCE="edge_detect.cpp:22" VARIABLE="blur_6" MODULE="edge_detect" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="28" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 57600 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="blur_7_U" SOURCE="edge_detect.cpp:22" VARIABLE="blur_7" MODULE="edge_detect" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="28" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 57600 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="blur_8_U" SOURCE="edge_detect.cpp:22" VARIABLE="blur_8" MODULE="edge_detect" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="28" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 57600 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="grad_mag_U" SOURCE="edge_detect.cpp:23" VARIABLE="grad_mag" MODULE="edge_detect" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1013" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 518400 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_206_p2" SOURCE="" VARIABLE="sub" MODULE="edge_detect" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln27_fu_222_p2" SOURCE="edge_detect.cpp:27" VARIABLE="icmp_ln27" MODULE="edge_detect" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_228_p2" SOURCE="edge_detect.cpp:27" VARIABLE="add_ln27" MODULE="edge_detect" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_3_fu_238_p2" SOURCE="edge_detect.cpp:27" VARIABLE="add_ln27_3" MODULE="edge_detect" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp58_fu_254_p2" SOURCE="edge_detect.cpp:27" VARIABLE="icmp58" MODULE="edge_detect" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_4_fu_260_p2" SOURCE="edge_detect.cpp:27" VARIABLE="add_ln27_4" MODULE="edge_detect" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_fu_266_p3" SOURCE="edge_detect.cpp:27" VARIABLE="select_ln27" MODULE="edge_detect" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_32ns_63_1_1_U66" SOURCE="edge_detect.cpp:27" VARIABLE="mul_ln27" MODULE="edge_detect" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="edge_detect" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="s_axilite" STORAGESIZE=""/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="control_r_s_axi_U" SOURCE="" VARIABLE="" MODULE="edge_detect" LOOP="" BUNDLEDNAME="control_r" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="s_axilite" STORAGESIZE=""/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="gmem_m_axi_U" SOURCE="" VARIABLE="" MODULE="edge_detect" LOOP="" BUNDLEDNAME="gmem" DSP="0" BRAM="2" URAM="0" USAGE="interface" STORAGESUBTYPE="m_axi" STORAGESIZE=""/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="no" RTLNAME="" SOURCE="" VARIABLE="gmem" MODULE="edge_detect" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="8 0 1"/>
</BindInfo>
