# Copyright 2022 ETH Zurich and University of Bologna.
# Solderpad Hardware License, Version 0.51, see LICENSE for details.
# SPDX-License-Identifier: SHL-0.51
#
# Nicole Narr <narrn@student.ethz.ch>
# Christopher Reinwardt <creinwar@student.ethz.ch>


package:
  name: cheshire
  authors:
    - "Nicole Narr <narrn@student.ethz.ch>"
    - "Christopher Reinwardt <creinwar@student.ethz.ch>"

dependencies:
  ariane: { git: "git@github.com:pulp-platform/cva6", rev: cheshire }
  axi: { git: "git@github.com:pulp-platform/axi.git", version: 0.39.0-beta.1 }
  apb: { git: "git@github.com:pulp-platform/apb.git", version: 0.2.1 }
  register_interface: { git: "git@github.com:pulp-platform/register_interface.git", rev: 8aab37d575d3ca29b640fa0058dd1811bab68876 }
  serial_link: { git: "git@github.com:pulp-platform/serial_link.git", rev: d4072df77065513d247862f7e9246a9c248fe43a }
  apb_uart: { git: "git@github.com:pulp-platform/apb_uart.git", rev: feature/reg_uart_wrap }
  opentitan_peripherals: { git: "git@github.com:pulp-platform/opentitan_peripherals.git", rev: fix/spi_host_non_word_reads }
  clint: { git: "git@github.com:pulp-platform/clint.git", version: 0.1.0 }
  tech_cells_generic: { git: "git@github.com:pulp-platform/tech_cells_generic.git", rev: master }
  axi-vga: { git: "git@github.com:pulp-platform/axi_vga", rev: main }
  common_cells: { git: "git@github.com:pulp-platform/common_cells", version: 1.25.0 }
  riscv-dbg: { git: "git@github.com:pulp-platform/riscv-dbg.git", version: 0.7.0 }
  iDMA: { git: "git@github.com:pulp-platform/iDMA.git", version: 0.3.1 }
  axi_riscv_atomics: { git: "git@github.com:pulp-platform/axi_riscv_atomics.git", version: 0.6.0 }

sources:
  - src/cheshire_pkg.sv
  - src/regs/cheshire_register_file_reg_pkg.sv
  - src/regs/cheshire_register_file_reg_top.sv
  - src/cheshire_soc.sv

  - target: sim
    files:
      - src/bootrom/bootrom.sv
      - test/models/spi/S25fs512s/model/s25fs512s.v
      - test/models/i2c/M24FC1025.v
      - test/models/uart_tb_rx.sv
      - test/cheshire_soc_fixture.sv
      - test/tb_cheshire_soc.sv

  - target: fpga
    files:
      - vivado/bootrom/bootrom.sv
      - src/fan_ctrl.sv
      - src/cheshire_top_xilinx.sv
