

================================================================
== Vivado HLS Report for 'LDPC_Div'
================================================================
* Date:           Fri Mar 15 13:26:12 2019

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        LDPC_CLK_DIV
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.78|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     100|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      34|
|Register         |        -|      -|      39|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      39|     134|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |count_load_op_fu_158_p2         |     +    |      0|  0|  16|          16|           1|
    |tmp_5_fu_191_p2                 |     +    |      0|  0|  16|          16|           1|
    |or_cond_fu_185_p2               |    and   |      0|  0|   1|           1|           1|
    |tmp_1_fu_138_p2                 |   icmp   |      0|  0|   1|           2|           1|
    |tmp_3_fu_173_p2                 |   icmp   |      0|  0|   6|          16|          16|
    |tmp_4_fu_179_p2                 |   icmp   |      0|  0|   6|          16|          16|
    |tmp_fu_111_p2                   |   icmp   |      0|  0|   6|          16|          16|
    |or_cond3_fu_117_p2              |    or    |      0|  0|   1|           1|           1|
    |out_count_load_s_fu_130_p3      |  select  |      0|  0|  16|           1|          16|
    |storemerge_cast_cast_fu_144_p3  |  select  |      0|  0|  13|           1|          11|
    |tmp_2_fu_164_p3                 |  select  |      0|  0|  16|           1|          16|
    |not_or_cond3_fu_123_p2          |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 100|          88|          98|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |count_new_phi_fu_92_p4         |  16|          3|   16|         48|
    |out_count_flag_1_phi_fu_72_p4  |   1|          3|    1|          3|
    |out_count_new_1_phi_fu_82_p4   |  16|          3|   16|         48|
    |rd_clk_out                     |   1|          3|    1|          3|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  34|         12|   34|        102|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+----+----+-----+-----------+
    |    Name   | FF | LUT| Bits| Const Bits|
    +-----------+----+----+-----+-----------+
    |ap_CS_fsm  |   1|   0|    1|          0|
    |count      |  16|   0|   16|          0|
    |max        |   6|   0|   16|         10|
    |out_count  |  16|   0|   16|          0|
    +-----------+----+----+-----+-----------+
    |Total      |  39|   0|   49|         10|
    +-----------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   LDPC_Div   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   LDPC_Div   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   LDPC_Div   | return value |
|ap_done            | out |    1| ap_ctrl_hs |   LDPC_Div   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   LDPC_Div   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   LDPC_Div   | return value |
|reset              |  in |    1|   ap_none  |     reset    |    scalar    |
|rd_clk_out         | out |    1|   ap_vld   |  rd_clk_out  |    pointer   |
|rd_clk_out_ap_vld  | out |    1|   ap_vld   |  rd_clk_out  |    pointer   |
|clk_div            |  in |   16|   ap_none  |    clk_div   |    scalar    |
|block_V            |  in |    2|   ap_none  |    block_V   |    scalar    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 5.78ns
ST_1: StgValue_2 (8)  [1/1] 0.00ns
._crit_edge:0  call void (...)* @_ssdm_op_SpecBitsMap(i1 %reset), !map !35

ST_1: StgValue_3 (9)  [1/1] 0.00ns
._crit_edge:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %rd_clk_out), !map !41

ST_1: StgValue_4 (10)  [1/1] 0.00ns
._crit_edge:2  call void (...)* @_ssdm_op_SpecBitsMap(i16 %clk_div), !map !45

ST_1: StgValue_5 (11)  [1/1] 0.00ns
._crit_edge:3  call void (...)* @_ssdm_op_SpecBitsMap(i2 %block_V), !map !49

ST_1: StgValue_6 (12)  [1/1] 0.00ns
._crit_edge:4  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @LDPC_Div_str) nounwind

ST_1: block_V_read (13)  [1/1] 0.00ns
._crit_edge:5  %block_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %block_V)

ST_1: clk_div_read (14)  [1/1] 0.00ns
._crit_edge:6  %clk_div_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %clk_div)

ST_1: reset_read (15)  [1/1] 0.00ns
._crit_edge:7  %reset_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %reset)

ST_1: out_count_load (16)  [1/1] 0.00ns  loc: LDPC_CLK_DIV/LDPC_Div.cpp:21
._crit_edge:8  %out_count_load = load i16* @out_count, align 2

ST_1: count_load (17)  [1/1] 0.00ns  loc: LDPC_CLK_DIV/LDPC_Div.cpp:32
._crit_edge:9  %count_load = load i16* @count, align 2

ST_1: max_load (18)  [1/1] 0.00ns  loc: LDPC_CLK_DIV/LDPC_Div.cpp:21
._crit_edge:10  %max_load = load i16* @max, align 2

ST_1: tmp (19)  [1/1] 1.55ns  loc: LDPC_CLK_DIV/LDPC_Div.cpp:21
._crit_edge:11  %tmp = icmp slt i16 %out_count_load, %max_load

ST_1: or_cond3 (20)  [1/1] 0.84ns  loc: LDPC_CLK_DIV/LDPC_Div.cpp:21
._crit_edge:12  %or_cond3 = or i1 %tmp, %reset_read

ST_1: not_or_cond3 (21)  [1/1] 0.84ns  loc: LDPC_CLK_DIV/LDPC_Div.cpp:21
._crit_edge:13  %not_or_cond3 = xor i1 %or_cond3, true

ST_1: out_count_load_s (22)  [1/1] 0.84ns  loc: LDPC_CLK_DIV/LDPC_Div.cpp:21
._crit_edge:14  %out_count_load_s = select i1 %or_cond3, i16 %out_count_load, i16 0

ST_1: tmp_1 (23)  [1/1] 0.85ns  loc: LDPC_CLK_DIV/LDPC_Div.cpp:27
._crit_edge:15  %tmp_1 = icmp eq i2 %block_V_read, 1

ST_1: storemerge_cast_cast (24)  [1/1] 0.84ns  loc: LDPC_CLK_DIV/LDPC_Div.cpp:27
._crit_edge:16  %storemerge_cast_cast = select i1 %tmp_1, i16 1024, i16 4096

ST_1: StgValue_19 (25)  [1/1] 0.00ns  loc: LDPC_CLK_DIV/LDPC_Div.cpp:28
._crit_edge:17  store i16 %storemerge_cast_cast, i16* @max, align 2

ST_1: count_load_op (26)  [1/1] 1.46ns  loc: LDPC_CLK_DIV/LDPC_Div.cpp:32
._crit_edge:18  %count_load_op = add i16 %count_load, 1

ST_1: tmp_2 (27)  [1/1] 0.84ns  loc: LDPC_CLK_DIV/LDPC_Div.cpp:32
._crit_edge:19  %tmp_2 = select i1 %or_cond3, i16 %count_load_op, i16 1

ST_1: tmp_3 (28)  [1/1] 1.55ns  loc: LDPC_CLK_DIV/LDPC_Div.cpp:34
._crit_edge:20  %tmp_3 = icmp eq i16 %tmp_2, %clk_div_read

ST_1: tmp_4 (29)  [1/1] 1.55ns  loc: LDPC_CLK_DIV/LDPC_Div.cpp:34
._crit_edge:21  %tmp_4 = icmp slt i16 %out_count_load_s, %storemerge_cast_cast

ST_1: or_cond (30)  [1/1] 0.84ns  loc: LDPC_CLK_DIV/LDPC_Div.cpp:34
._crit_edge:22  %or_cond = and i1 %tmp_3, %tmp_4

ST_1: StgValue_25 (31)  [1/1] 0.00ns  loc: LDPC_CLK_DIV/LDPC_Div.cpp:34
._crit_edge:23  br i1 %or_cond, label %0, label %._crit_edge5

ST_1: StgValue_26 (33)  [1/1] 0.00ns  loc: LDPC_CLK_DIV/LDPC_Div.cpp:41
._crit_edge5:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %rd_clk_out, i1 false)

ST_1: StgValue_27 (34)  [1/1] 1.09ns
._crit_edge5:1  br label %mergeST1

ST_1: StgValue_28 (36)  [1/1] 0.00ns  loc: LDPC_CLK_DIV/LDPC_Div.cpp:36
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %rd_clk_out, i1 true)

ST_1: tmp_5 (37)  [1/1] 1.46ns  loc: LDPC_CLK_DIV/LDPC_Div.cpp:38
:1  %tmp_5 = add i16 %out_count_load_s, 1

ST_1: StgValue_30 (38)  [1/1] 1.09ns  loc: LDPC_CLK_DIV/LDPC_Div.cpp:39
:2  br label %mergeST1

ST_1: out_count_flag_1 (40)  [1/1] 0.00ns  loc: LDPC_CLK_DIV/LDPC_Div.cpp:21
mergeST1:0  %out_count_flag_1 = phi i1 [ true, %0 ], [ %not_or_cond3, %._crit_edge5 ]

ST_1: out_count_new_1 (41)  [1/1] 0.00ns  loc: LDPC_CLK_DIV/LDPC_Div.cpp:38
mergeST1:1  %out_count_new_1 = phi i16 [ %tmp_5, %0 ], [ 0, %._crit_edge5 ]

ST_1: count_new (42)  [1/1] 0.00ns  loc: LDPC_CLK_DIV/LDPC_Div.cpp:32
mergeST1:2  %count_new = phi i16 [ 0, %0 ], [ %tmp_2, %._crit_edge5 ]

ST_1: StgValue_34 (43)  [1/1] 0.00ns  loc: LDPC_CLK_DIV/LDPC_Div.cpp:24
mergeST1:3  store i16 %count_new, i16* @count, align 2

ST_1: StgValue_35 (44)  [1/1] 0.00ns  loc: LDPC_CLK_DIV/LDPC_Div.cpp:21
mergeST1:4  br i1 %out_count_flag_1, label %mergeST, label %.new

ST_1: StgValue_36 (46)  [1/1] 0.00ns  loc: LDPC_CLK_DIV/LDPC_Div.cpp:23
mergeST:0  store i16 %out_count_new_1, i16* @out_count, align 2

ST_1: StgValue_37 (47)  [1/1] 0.00ns
mergeST:1  br label %.new

ST_1: StgValue_38 (49)  [1/1] 0.00ns  loc: LDPC_CLK_DIV/LDPC_Div.cpp:44
.new:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rd_clk_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ clk_div]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ block_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_count]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ count]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ max]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_2           (specbitsmap  ) [ 00]
StgValue_3           (specbitsmap  ) [ 00]
StgValue_4           (specbitsmap  ) [ 00]
StgValue_5           (specbitsmap  ) [ 00]
StgValue_6           (spectopmodule) [ 00]
block_V_read         (read         ) [ 00]
clk_div_read         (read         ) [ 00]
reset_read           (read         ) [ 00]
out_count_load       (load         ) [ 00]
count_load           (load         ) [ 00]
max_load             (load         ) [ 00]
tmp                  (icmp         ) [ 00]
or_cond3             (or           ) [ 01]
not_or_cond3         (xor          ) [ 00]
out_count_load_s     (select       ) [ 00]
tmp_1                (icmp         ) [ 00]
storemerge_cast_cast (select       ) [ 00]
StgValue_19          (store        ) [ 00]
count_load_op        (add          ) [ 00]
tmp_2                (select       ) [ 00]
tmp_3                (icmp         ) [ 00]
tmp_4                (icmp         ) [ 00]
or_cond              (and          ) [ 01]
StgValue_25          (br           ) [ 00]
StgValue_26          (write        ) [ 00]
StgValue_27          (br           ) [ 00]
StgValue_28          (write        ) [ 00]
tmp_5                (add          ) [ 00]
StgValue_30          (br           ) [ 00]
out_count_flag_1     (phi          ) [ 01]
out_count_new_1      (phi          ) [ 00]
count_new            (phi          ) [ 00]
StgValue_34          (store        ) [ 00]
StgValue_35          (br           ) [ 00]
StgValue_36          (store        ) [ 00]
StgValue_37          (br           ) [ 00]
StgValue_38          (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reset">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rd_clk_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rd_clk_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="clk_div">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk_div"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="block_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_count">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_count"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="count">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="max">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LDPC_Div_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="block_V_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="2" slack="0"/>
<pin id="44" dir="0" index="1" bw="2" slack="0"/>
<pin id="45" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_V_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="clk_div_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="0" index="1" bw="16" slack="0"/>
<pin id="51" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="clk_div_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="reset_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reset_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="1" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_26/1 StgValue_28/1 "/>
</bind>
</comp>

<comp id="69" class="1005" name="out_count_flag_1_reg_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="71" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="out_count_flag_1 (phireg) "/>
</bind>
</comp>

<comp id="72" class="1004" name="out_count_flag_1_phi_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_count_flag_1/1 "/>
</bind>
</comp>

<comp id="79" class="1005" name="out_count_new_1_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="81" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="out_count_new_1 (phireg) "/>
</bind>
</comp>

<comp id="82" class="1004" name="out_count_new_1_phi_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_count_new_1/1 "/>
</bind>
</comp>

<comp id="89" class="1005" name="count_new_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="91" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="count_new (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="count_new_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="16" slack="0"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count_new/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="out_count_load_load_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="16" slack="0"/>
<pin id="101" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_count_load/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="count_load_load_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="16" slack="0"/>
<pin id="105" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_load/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="max_load_load_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="16" slack="0"/>
<pin id="109" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_load/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="tmp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="16" slack="0"/>
<pin id="113" dir="0" index="1" bw="16" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="or_cond3_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond3/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="not_or_cond3_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_or_cond3/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="out_count_load_s_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="0" index="2" bw="16" slack="0"/>
<pin id="134" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_count_load_s/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="0"/>
<pin id="140" dir="0" index="1" bw="2" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="storemerge_cast_cast_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="0" index="2" bw="16" slack="0"/>
<pin id="148" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge_cast_cast/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="StgValue_19_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="14" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_19/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="count_load_op_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_load_op/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_2_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="0" index="2" bw="16" slack="0"/>
<pin id="168" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_3_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="0"/>
<pin id="175" dir="0" index="1" bw="16" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_4_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="0"/>
<pin id="181" dir="0" index="1" bw="16" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="or_cond_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_5_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="16" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="StgValue_34_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_34/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="StgValue_36_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_36/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="20" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="22" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="24" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="38" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="40" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="68"><net_src comp="26" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="78"><net_src comp="26" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="88"><net_src comp="28" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="98"><net_src comp="28" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="8" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="99" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="107" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="111" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="54" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="117" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="26" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="129"><net_src comp="123" pin="2"/><net_sink comp="72" pin=2"/></net>

<net id="135"><net_src comp="117" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="99" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="142"><net_src comp="42" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="30" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="138" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="32" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="34" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="103" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="117" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="158" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="36" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="172"><net_src comp="164" pin="3"/><net_sink comp="92" pin=2"/></net>

<net id="177"><net_src comp="164" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="48" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="130" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="144" pin="3"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="173" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="179" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="130" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="36" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="197"><net_src comp="191" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="202"><net_src comp="92" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="10" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="82" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="8" pin="0"/><net_sink comp="204" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rd_clk_out | {1 }
	Port: out_count | {1 }
	Port: count | {1 }
	Port: max | {1 }
 - Input state : 
	Port: LDPC_Div : reset | {1 }
	Port: LDPC_Div : clk_div | {1 }
	Port: LDPC_Div : block_V | {1 }
	Port: LDPC_Div : out_count | {1 }
	Port: LDPC_Div : count | {1 }
	Port: LDPC_Div : max | {1 }
  - Chain level:
	State 1
		tmp : 1
		or_cond3 : 2
		not_or_cond3 : 2
		out_count_load_s : 2
		storemerge_cast_cast : 1
		StgValue_19 : 2
		count_load_op : 1
		tmp_2 : 2
		tmp_3 : 3
		tmp_4 : 3
		or_cond : 4
		StgValue_25 : 4
		tmp_5 : 3
		out_count_flag_1 : 2
		out_count_new_1 : 4
		count_new : 3
		StgValue_34 : 4
		StgValue_35 : 3
		StgValue_36 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |   out_count_load_s_fu_130   |    0    |    16   |
|  select  | storemerge_cast_cast_fu_144 |    0    |    16   |
|          |         tmp_2_fu_164        |    0    |    16   |
|----------|-----------------------------|---------|---------|
|    add   |     count_load_op_fu_158    |    0    |    16   |
|          |         tmp_5_fu_191        |    0    |    16   |
|----------|-----------------------------|---------|---------|
|          |          tmp_fu_111         |    0    |    6    |
|   icmp   |         tmp_1_fu_138        |    0    |    1    |
|          |         tmp_3_fu_173        |    0    |    6    |
|          |         tmp_4_fu_179        |    0    |    6    |
|----------|-----------------------------|---------|---------|
|    or    |       or_cond3_fu_117       |    0    |    1    |
|----------|-----------------------------|---------|---------|
|    xor   |     not_or_cond3_fu_123     |    0    |    1    |
|----------|-----------------------------|---------|---------|
|    and   |        or_cond_fu_185       |    0    |    1    |
|----------|-----------------------------|---------|---------|
|          |   block_V_read_read_fu_42   |    0    |    0    |
|   read   |   clk_div_read_read_fu_48   |    0    |    0    |
|          |    reset_read_read_fu_54    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |       grp_write_fu_60       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   102   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    count_new_reg_89   |   16   |
|out_count_flag_1_reg_69|    1   |
| out_count_new_1_reg_79|   16   |
+-----------------------+--------+
|         Total         |   33   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  |
|-----------------|------|------|------|--------||---------|
| grp_write_fu_60 |  p2  |   2  |   1  |    2   |
|-----------------|------|------|------|--------||---------|
|      Total      |      |      |      |    2   ||  1.085  |
|-----------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   102  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    -   |
|  Register |    -   |   33   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   33   |   102  |
+-----------+--------+--------+--------+
