/********************************************************************
* Copyright (C) 2003-2008 Texas Instruments Incorporated.
 * 
 *  Redistribution and use in source and binary forms, with or without 
 *  modification, are permitted provided that the following conditions 
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright 
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the 
 *    documentation and/or other materials provided with the   
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
*/
#ifndef _CSLR_TPCC_H_
#define _CSLR_TPCC_H_

/* CSL Modification:
 *  The file has been modified from the AUTOGEN file for the following
 *  reasons:-
 *      a) Modified Registers TPCC_DCHMAP0-TPCC_DCHMAP63 to an array of TPCC_DCHMAP[64]
 *      b) Modified Registers TPCC_QCHMAP0-TPCC_QCHMAP7 to an array of TPCC_QCHMAP[8]
 *      c) Modified Registers TPCC_DMAQNUM0-TPCC_DMAQNUM7 to an array of TPCC_DMAQNUM[8]
 *      d) Replaced TPCC_DRAE0/TPCC_DRAEH0 to TPCC_DRAE7/TPCC_DRAEH7 with an array of
 *         this CSL_EDMA3_TPCC_DRA structure
 *      e) Modified Registers TPCC_QRAE0-TPCC_QRAE6 to an array of TPCC_QRAE[8]
 *      f) Modified Registers TPCC_Q0E0-TPCC_Q7E15 to an array of TPCC_QE[8]
 *      g) Modified Registers TPCC_MPPA0-TPCC_MPPA7 to an array of TPCC_MPPA[8]
 *      h) Added Register Overlay structure for the PaRAM-Set 
 *      i) Added Register Overlay structure for SHADOW
 *      j) Appended the SHADOW and PARAM SET to the CC Register Overlay structure.
 *      k) Modified registers TPCC_QSTAT0-TPCC_QSTAT3 to an array TPCC_QSTAT[4]
 *      l) Modified header file includes as per the RTSC specification
 */

#include <cslr.h>
#include <tistdtypes.h>

/* Minimum unit = 1 byte */
//DMA region access enable register
typedef struct CSL_EDMA3_TPCC_DRA
{
    volatile Uint32 DRAE;
    volatile Uint32 DRAEH;
}CSL_EDMA3_TPCC_DRA;


/**************************************************************************\
* Register Overlay Structure for SHADOW 
\**************************************************************************/
typedef struct  {
    volatile Uint32 ER;
    volatile Uint32 ERH;
    volatile Uint32 ECR;
    volatile Uint32 ECRH;
    volatile Uint32 ESR;
    volatile Uint32 ESRH;
    volatile Uint32 CER;
    volatile Uint32 CERH;
    volatile Uint32 EER;
    volatile Uint32 EERH;
    volatile Uint32 EECR;
    volatile Uint32 EECRH;
    volatile Uint32 EESR;
    volatile Uint32 EESRH;
    volatile Uint32 SER;
    volatile Uint32 SERH;
    volatile Uint32 SECR;
    volatile Uint32 TPCC_SECRH;
    volatile Uint8 RSVD0[8];
    volatile Uint32 IER;
    volatile Uint32 IERH;
    volatile Uint32 IECR;
    volatile Uint32 IECRH;
    volatile Uint32 IESR;
    volatile Uint32 IESRH;
    volatile Uint32 IPR;
    volatile Uint32 IPRH;
    volatile Uint32 ICR;
    volatile Uint32 ICRH;
    volatile Uint32 IEVAL;
    volatile Uint8 RSVD1[4];
    //0x80
    volatile Uint32 QER;
    volatile Uint32 QEER;
    volatile Uint32 QEECR;
    volatile Uint32 QEESR;
    volatile Uint32 QSER;
    volatile Uint32 QSECR;
    volatile Uint8 RSVD2[360];
} CSL_TPCC_ShadowRegs;

/**************************************************************************\
* Register Overlay Structure for PARAMSET 
\**************************************************************************/
typedef struct{
    volatile Uint32 OPT;
    volatile Uint32 SRC;
    volatile Uint32 A_B_CNT;
    volatile Uint32 DST;
    volatile Uint32 SRC_DST_BIDX;
    volatile Uint32 LINK_BCNTRLD;
    volatile Uint32 SRC_DST_CIDX;
    volatile Uint32 CCNT;
} CSL_TPCC_ParamsetRegs;

/**************************************************************************\
* Register Overlay Structure
\**************************************************************************/
typedef struct{
    volatile Uint32 DMALCPID;
    volatile Uint32 DMALCCFG;
    volatile Uint8 RSVD0[248];
    //0x100
    volatile Uint32 DCHMAP[64];
    volatile Uint32 QCHMAP[8];
    volatile Uint8 RSVD1[32];
    //0x240
    volatile Uint32 DMAQNUM[8];
    volatile Uint32 QDMAQNUM;
    volatile Uint8 RSVD2[28];
    volatile Uint32 QUETCMAP;
    volatile Uint32 QUEPRI;
    volatile Uint8 RSVD3[120];
    //0x300
    volatile Uint32 EMR;
    volatile Uint32 EMRH;
    volatile Uint32 EMCR;
    volatile Uint32 EMCRH;
    volatile Uint32 QEMR;
    volatile Uint32 QEMCR;
    volatile Uint32 LCERR;
    volatile Uint32 LCERRCLR;
    volatile Uint32 EEVAL;
    volatile Uint8 RSVD4[28];
    CSL_EDMA3_TPCC_DRA  DRA[8];
    volatile Uint32 QRAE[8];   
    volatile Uint8 RSVD5[96];
    //0x400
    volatile Uint32 Q0E[16];
    volatile Uint32 Q1E[16];
    volatile Uint32 Q2E[16];
    volatile Uint32 Q3E[16];
    volatile Uint8 RSVD6[256];
    //0x600
    volatile Uint32 QSTAT[4];
    volatile Uint8 RSVD7[16];
    //0x620
    volatile Uint32 QWMTHRA;
    volatile Uint8 RSVD8[28];
    //0x640
    volatile Uint32 DMALCSTAT;
    volatile Uint8 RSVD9[444];
    //0x800
    volatile Uint32 MPFAR;
    volatile Uint32 MPFSR;
    volatile Uint32 MPFCR;
    volatile Uint32 MPPAG;
    volatile Uint32 MPPA[8];
    volatile Uint8 RSVD10[2000];
    //0x1000
    volatile Uint32 ER;
    volatile Uint32 ERH;
    volatile Uint32 ECR;
    volatile Uint32 ECRH;
    volatile Uint32 ESR;
    volatile Uint32 ESRH;
    volatile Uint32 CER;
    volatile Uint32 CERH;
    volatile Uint32 EER;
    volatile Uint32 EERH;
    volatile Uint32 EECR;
    volatile Uint32 EECRH;
    volatile Uint32 EESR;
    volatile Uint32 EESRH;
    volatile Uint32 SER;
    volatile Uint32 SERH;
    volatile Uint32 SECR;
    volatile Uint32 SECRH;
    volatile Uint8 RSVD11[8];
    volatile Uint32 IER;
    volatile Uint32 IERH;
    volatile Uint32 IECR;
    volatile Uint32 IECRH;
    volatile Uint32 IESR;
    volatile Uint32 IESRH;
    volatile Uint32 IPR;
    volatile Uint32 IPRH;
    volatile Uint32 ICR;
    volatile Uint32 ICRH;
    volatile Uint32 IEVAL;
    volatile Uint8 RSVD12[4];
    //0x1080
    volatile Uint32 QER;
    volatile Uint32 QEER;
    volatile Uint32 QEECR;
    volatile Uint32 QEESR;
    volatile Uint32 QSER;
    volatile Uint32 QSECR;
    volatile Uint8 RSVD13[3944];
    //0x2000
    CSL_TPCC_ShadowRegs SHADOW[8];
    //0x3000
    volatile Uint8 RSVD14[4096];
    //0x4000
    CSL_TPCC_ParamsetRegs PARAMSET[512];//CC0 only 128 CC1 & CC2 have 512
} CSL_TpccRegs;

/**************************************************************************\
* Field Definition Macros
\**************************************************************************/

/* TPCC_PID */
#define CSL_TPCC_DMALCPID_PID0_MASK			(0x0000FFFFu)
#define CSL_TPCC_DMALCPID_PID0_SHIFT		(0x00000000u)

#define CSL_TPCC_DMALCPID_PID1_MASK			(0xFFFF0000u)
#define CSL_TPCC_DMALCPID_PID1_SHIFT		(0x00000010u)

/* TPCC_CFG */

#define CSL_TPCC_DMALCCFG_MPEN_MASK  		(0x02000000u)
#define CSL_TPCC_DMALCCFG_MPEN_SHIFT 		(0x00000019u)

#define CSL_TPCC_DMALCCFG_CHMAPEN_MASK 		(0x01000000u)
#define CSL_TPCC_DMALCCFG_CHMAPEN_SHIFT 	(0x00000018u)

#define CSL_TPCC_DMALCCFG_NSREG_MASK  		(0x00300000u)
#define CSL_TPCC_DMALCCFG_NSREG_SHIFT 		(0x00000014u)

#define CSL_TPCC_DMALCCFG_NTCH_MASK  		(0x00070000u)
#define CSL_TPCC_DMALCCFG_NTCH_SHIFT 		(0x00000010u)

#define CSL_TPCC_DMALCCFG_NPAET_MASK  		(0x00007000u)
#define CSL_TPCC_DMALCCFG_NPAET_SHIFT 		(0x0000000Cu)

#define CSL_TPCC_DMALCCFG_NICH_MASK  		(0x00000700u)
#define CSL_TPCC_DMALCCFG_NICH_SHIFT 		(0x00000008u)

#define CSL_TPCC_DMALCCFG_NQLCH_MASK  		(0x00000070u)
#define CSL_TPCC_DMALCCFG_NQLCH_SHIFT 		(0x0000004u)

#define CSL_TPCC_DMALCCFG_NLCH_MASK  		(0x00000007u)
#define CSL_TPCC_DMALCCFG_NLCH_SHIFT 		(0x00000000u)

/* TPCC_DCHMAPn */

#define CSL_TPCC_DCHMAP_PAENTRY_MASK 		(0x00003FE0u)
#define CSL_TPCC_DCHMAP_PAENTRY_SHIFT 		(0x00000005u)
#define CSL_TPCC_DCHMAP_PAENTRY_RESETVAL 	(0x00000000u)


/* TPCC_QCHMAPn */

#define CSL_TPCC_QCHMAP_PAENTRY_MASK (0x00003FE0u)
#define CSL_TPCC_QCHMAP_PAENTRY_SHIFT (0x00000005u)

#define CSL_TPCC_QCHMAP_TRWORD_MASK (0x0000001Cu)
#define CSL_TPCC_QCHMAP_TRWORD_SHIFT (0x00000002u)

/* TPCC_DMAQNUM0 */

#define CSL_TPCC_DMAQNUM_E0_MASK   (0x00000007u)
#define CSL_TPCC_DMAQNUM_E0_SHIFT  (0x00000000u)
#define CSL_TPCC_DMAQNUM_E0_RESETVAL (0x00000000u)

#define CSL_TPCC_DMAQNUM_E1_MASK   (0x00000070u)
#define CSL_TPCC_DMAQNUM_E1_SHIFT  (0x00000004u)
#define CSL_TPCC_DMAQNUM_E1_RESETVAL (0x00000000u)

#define CSL_TPCC_DMAQNUM_E2_MASK   (0x00000700u)
#define CSL_TPCC_DMAQNUM_E2_SHIFT  (0x00000008u)
#define CSL_TPCC_DMAQNUM_E2_RESETVAL (0x00000000u)

#define CSL_TPCC_DMAQNUM_E3_MASK   (0x00007000u)
#define CSL_TPCC_DMAQNUM_E3_SHIFT  (0x0000000Cu)
#define CSL_TPCC_DMAQNUM_E3_RESETVAL (0x00000000u)

#define CSL_TPCC_DMAQNUM_E4_MASK   (0x00070000u)
#define CSL_TPCC_DMAQNUM_E4_SHIFT  (0x00000010u)
#define CSL_TPCC_DMAQNUM_E4_RESETVAL (0x00000000u)

#define CSL_TPCC_DMAQNUM_E5_MASK   (0x00700000u)
#define CSL_TPCC_DMAQNUM_E5_SHIFT  (0x00000014u)
#define CSL_TPCC_DMAQNUM_E5_RESETVAL (0x00000000u)

#define CSL_TPCC_DMAQNUM_E6_MASK   (0x07000000u)
#define CSL_TPCC_DMAQNUM_E6_SHIFT  (0x00000018u)
#define CSL_TPCC_DMAQNUM_E6_RESETVAL (0x00000000u)

#define CSL_TPCC_DMAQNUM_E7_MASK   (0x70000000u)
#define CSL_TPCC_DMAQNUM_E7_SHIFT  (0x0000001Cu)
#define CSL_TPCC_DMAQNUM_E7_RESETVAL (0x00000000u)

#define CSL_TPCC_DMAQNUM0_RESETVAL  (0x00000000u)

/* TPCC_QDMAQNUM */

#define CSL_TPCC_QDMAQNUM_E0_MASK   (0x00000007u)
#define CSL_TPCC_QDMAQNUM_E0_SHIFT  (0x00000000u)
#define CSL_TPCC_QDMAQNUM_E0_RESETVAL (0x00000000u)

#define CSL_TPCC_QDMAQNUM_E1_MASK   (0x00000070u)
#define CSL_TPCC_QDMAQNUM_E1_SHIFT  (0x00000004u)
#define CSL_TPCC_QDMAQNUM_E1_RESETVAL (0x00000000u)

#define CSL_TPCC_QDMAQNUM_E2_MASK   (0x00000700u)
#define CSL_TPCC_QDMAQNUM_E2_SHIFT  (0x00000008u)
#define CSL_TPCC_QDMAQNUM_E2_RESETVAL (0x00000000u)

#define CSL_TPCC_QDMAQNUM_E3_MASK   (0x00007000u)
#define CSL_TPCC_QDMAQNUM_E3_SHIFT  (0x0000000Cu)
#define CSL_TPCC_QDMAQNUM_E3_RESETVAL (0x00000000u)

#define CSL_TPCC_QDMAQNUM_E4_MASK   (0x00070000u)
#define CSL_TPCC_QDMAQNUM_E4_SHIFT  (0x00000010u)
#define CSL_TPCC_QDMAQNUM_E4_RESETVAL (0x00000000u)

#define CSL_TPCC_QDMAQNUM_E5_MASK   (0x00700000u)
#define CSL_TPCC_QDMAQNUM_E5_SHIFT  (0x00000014u)
#define CSL_TPCC_QDMAQNUM_E5_RESETVAL (0x00000000u)

#define CSL_TPCC_QDMAQNUM_E6_MASK   (0x07000000u)
#define CSL_TPCC_QDMAQNUM_E6_SHIFT  (0x00000018u)
#define CSL_TPCC_QDMAQNUM_E6_RESETVAL (0x00000000u)

#define CSL_TPCC_QDMAQNUM_E7_MASK   (0x70000000u)
#define CSL_TPCC_QDMAQNUM_E7_SHIFT  (0x0000001Cu)
#define CSL_TPCC_QDMAQNUM_E7_RESETVAL (0x00000000u)

#define CSL_TPCC_QDMAQNUM_RESETVAL  (0x00000000u)

/* TPCC_QUETCMAP */

#define CSL_TPCC_QUETCMAP_TCNUMQ0_MASK (0x00000007u)
#define CSL_TPCC_QUETCMAP_TCNUMQ0_SHIFT (0x00000000u)
#define CSL_TPCC_QUETCMAP_TCNUMQ0_RESETVAL (0x00000000u)

#define CSL_TPCC_QUETCMAP_TCNUMQ1_MASK (0x00000070u)
#define CSL_TPCC_QUETCMAP_TCNUMQ1_SHIFT (0x00000004u)
#define CSL_TPCC_QUETCMAP_TCNUMQ1_RESETVAL (0x00000000u)

#define CSL_TPCC_QUETCMAP_TCNUMQ2_MASK (0x00000700u)
#define CSL_TPCC_QUETCMAP_TCNUMQ2_SHIFT (0x00000008u)
#define CSL_TPCC_QUETCMAP_TCNUMQ2_RESETVAL (0x00000000u)

#define CSL_TPCC_QUETCMAP_TCNUMQ3_MASK (0x00007000u)
#define CSL_TPCC_QUETCMAP_TCNUMQ3_SHIFT (0x0000000Cu)
#define CSL_TPCC_QUETCMAP_TCNUMQ3_RESETVAL (0x00000000u)

#define CSL_TPCC_QUETCMAP_RESETVAL  (0x00000000u)

/* TPCC_QUEPRI */

#define CSL_TPCC_QUEPRI_PRIQ0_MASK  (0x00000007u)
#define CSL_TPCC_QUEPRI_PRIQ0_SHIFT (0x00000000u)
#define CSL_TPCC_QUEPRI_PRIQ0_RESETVAL (0x00000000u)

#define CSL_TPCC_QUEPRI_PRIQ1_MASK  (0x00000070u)
#define CSL_TPCC_QUEPRI_PRIQ1_SHIFT (0x00000004u)
#define CSL_TPCC_QUEPRI_PRIQ1_RESETVAL (0x00000000u)

#define CSL_TPCC_QUEPRI_PRIQ2_MASK  (0x00000700u)
#define CSL_TPCC_QUEPRI_PRIQ2_SHIFT (0x00000008u)
#define CSL_TPCC_QUEPRI_PRIQ2_RESETVAL (0x00000000u)

#define CSL_TPCC_QUEPRI_PRIQ3_MASK  (0x00007000u)
#define CSL_TPCC_QUEPRI_PRIQ3_SHIFT (0x0000000Cu)
#define CSL_TPCC_QUEPRI_PRIQ3_RESETVAL (0x00000000u)

#define CSL_TPCC_QUEPRI_RESETVAL    (0x00000000u)

/* TPCC_EMR */

#define CSL_TPCC_EMR_MASK      (0xFFFFFFFFu)
#define CSL_TPCC_EMR_SHIFT     (0x00000000u)
#define CSL_TPCC_EMR_RESETVAL  (0x00000000u)

/* TPCC_EMRH */

#define CSL_TPCC_EMRH_MASK    (0xFFFFFFFFu)
#define CSL_TPCC_EMRH_SHIFT   (0x00000000u)
#define CSL_TPCC_EMRH_RESETVAL (0x00000000u)

/* TPCC_EMCR */

#define CSL_TPCC_EMCR_MASK    (0xFFFFFFFFu)
#define CSL_TPCC_EMCR_SHIFT   (0x00000000u)
#define CSL_TPCC_EMCR_RESETVAL (0x00000000u)

/* TPCC_EMCRH */

#define CSL_TPCC_EMCRH_MASK  (0xFFFFFFFFu)
#define CSL_TPCC_EMCRH_SHIFT (0x00000000u)
#define CSL_TPCC_EMCRH_RESETVAL (0x00000000u)


/* TPCC_QEMR */

#define CSL_TPCC_QEMR_MASK    (0x000000FFu)
#define CSL_TPCC_QEMR_SHIFT   (0x00000000u)
#define CSL_TPCC_QEMR_RESETVAL (0x00000000u)


/* TPCC_QEMCR */

#define CSL_TPCC_QEMCR_MASK  (0x000000FFu)
#define CSL_TPCC_QEMCR_SHIFT (0x00000000u)
#define CSL_TPCC_QEMCR_RESETVAL (0x00000000u)

/* TPCC_CCERR */

#define CSL_TPCC_LCERR_QTHRXCD0_MASK (0x00000001u)
#define CSL_TPCC_LCERR_QTHRXCD0_SHIFT (0x00000000u)
#define CSL_TPCC_LCERR_QTHRXCD0_RESETVAL (0x00000000u)

#define CSL_TPCC_LCERR_QTHRXCD1_MASK (0x00000002u)
#define CSL_TPCC_LCERR_QTHRXCD1_SHIFT (0x00000001u)
#define CSL_TPCC_LCERR_QTHRXCD1_RESETVAL (0x00000000u)

#define CSL_TPCC_LCERR_QTHRXCD2_MASK (0x00000004u)
#define CSL_TPCC_LCERR_QTHRXCD2_SHIFT (0x00000002u)
#define CSL_TPCC_LCERR_QTHRXCD2_RESETVAL (0x00000000u)

#define CSL_TPCC_LCERR_QTHRXCD3_MASK (0x00000008u)
#define CSL_TPCC_LCERR_QTHRXCD3_SHIFT (0x00000003u)
#define CSL_TPCC_LCERR_QTHRXCD3_RESETVAL (0x00000000u)

#define CSL_TPCC_LCERR_TCCERR_MASK  (0x00010000u)
#define CSL_TPCC_LCERR_TCCERR_SHIFT (0x00000010u)
#define CSL_TPCC_LCERR_TCCERR_RESETVAL (0x00000000u)

#define CSL_TPCC_LCERR_RESETVAL     (0x00000000u)

/* TPCC_CCERRCLR */

#define CSL_TPCC_LCERRCLR_QTHRXCC0_MASK (0x00000001u)
#define CSL_TPCC_LCERRCLR_QTHRXCC0_SHIFT (0x00000000u)
#define CSL_TPCC_LCERRCLR_QTHRXCC0_RESETVAL (0x00000000u)

#define CSL_TPCC_LCERRCLR_QTHRXCC1_MASK (0x00000002u)
#define CSL_TPCC_LCERRCLR_QTHRXCC1_SHIFT (0x00000001u)
#define CSL_TPCC_LCERRCLR_QTHRXCC1_RESETVAL (0x00000000u)

#define CSL_TPCC_LCERRCLR_QTHRXCC2_MASK (0x00000004u)
#define CSL_TPCC_LCERRCLR_QTHRXCC2_SHIFT (0x00000002u)
#define CSL_TPCC_LCERRCLR_QTHRXCC2_RESETVAL (0x00000000u)

#define CSL_TPCC_LCERRCLR_QTHRXCC3_MASK (0x00000008u)
#define CSL_TPCC_LCERRCLR_QTHRXCC3_SHIFT (0x00000003u)
#define CSL_TPCC_LCERRCLR_QTHRXCC3_RESETVAL (0x00000000u)

#define CSL_TPCC_LCERRCLR_TCCERRC_MASK (0x00010000u)
#define CSL_TPCC_LCERRCLR_TCCERRC_SHIFT (0x00000010u)
#define CSL_TPCC_LCERRCLR_TCCERRC_RESETVAL (0x00000000u)

#define CSL_TPCC_LCERRCLR_RESETVAL  (0x00000000u)

/* TPCC_EEVAL */

#define CSL_TPCC_EEVAL_EVAL_MASK    (0x00000001u)
#define CSL_TPCC_EEVAL_EVAL_SHIFT   (0x00000000u)
#define CSL_TPCC_EEVAL_EVAL_RESETVAL (0x00000000u)

#define CSL_TPCC_EEVAL_RESETVAL     (0x00000000u)

/* TPCC_DRAE */

#define CSL_TPCC_DRAE_MASK (0xFFFFFFFFu)
#define CSL_TPCC_DRAE_SHIFT (0x00000000u)
#define CSL_TPCC_DRAE_RESETVAL (0x00000000u)


/* TPCC_DRAEH */

#define CSL_TPCC_DRAEH_MASK (0xFFFFFFFFu)
#define CSL_TPCC_DRAEH_SHIFT (0x00000000u)
#define CSL_TPCC_DRAEH_RESETVAL (0x00000000u)

/* TPCC_QE */

#define CSL_TPCC_QE_ENUM_MASK     (0x0000003Fu)
#define CSL_TPCC_QE_ENUM_SHIFT    (0x00000000u)
#define CSL_TPCC_QE_ENUM_RESETVAL (0x00000000u)

#define CSL_TPCC_QE_ETYPE_MASK    (0x000000C0u)
#define CSL_TPCC_QE_ETYPE_SHIFT   (0x00000006u)
#define CSL_TPCC_QE_ETYPE_RESETVAL (0x00000000u)

#define CSL_TPCC_QE_RESETVAL      (0x00000000u)

/* TPCC_QSTAT0 */

#define CSL_TPCC_QSTAT_STRTPTR_MASK (0x0000000Fu)
#define CSL_TPCC_QSTAT_STRTPTR_SHIFT (0x00000000u)
#define CSL_TPCC_QSTAT_STRTPTR_RESETVAL (0x00000000u)

#define CSL_TPCC_QSTAT_NUMVAL_MASK (0x00001F00u)
#define CSL_TPCC_QSTAT_NUMVAL_SHIFT (0x00000008u)
#define CSL_TPCC_QSTAT_NUMVAL_RESETVAL (0x00000000u)

#define CSL_TPCC_QSTAT_WM_MASK     (0x001F0000u)
#define CSL_TPCC_QSTAT_WM_SHIFT    (0x00000010u)
#define CSL_TPCC_QSTAT_WM_RESETVAL (0x00000000u)

#define CSL_TPCC_QSTAT_THRXCD_MASK (0x01000000u)
#define CSL_TPCC_QSTAT_THRXCD_SHIFT (0x00000018u)
#define CSL_TPCC_QSTAT_THRXCD_RESETVAL (0x00000000u)

#define CSL_TPCC_QSTAT_RESETVAL    (0x00000000u)

/* TPCC_QWMTHRA */

#define CSL_TPCC_TPCC_QWMTHRA_Q0_MASK    (0x0000001Fu)
#define CSL_TPCC_TPCC_QWMTHRA_Q0_SHIFT   (0x00000000u)
#define CSL_TPCC_TPCC_QWMTHRA_Q0_RESETVAL (0x00000010u)

#define CSL_TPCC_TPCC_QWMTHRA_Q1_MASK    (0x00001F00u)
#define CSL_TPCC_TPCC_QWMTHRA_Q1_SHIFT   (0x00000008u)
#define CSL_TPCC_TPCC_QWMTHRA_Q1_RESETVAL (0x00000010u)

#define CSL_TPCC_TPCC_QWMTHRA_Q2_MASK    (0x001F0000u)
#define CSL_TPCC_TPCC_QWMTHRA_Q2_SHIFT   (0x00000010u)
#define CSL_TPCC_TPCC_QWMTHRA_Q2_RESETVAL (0x00000010u)

#define CSL_TPCC_TPCC_QWMTHRA_Q3_MASK    (0x1F000000u)
#define CSL_TPCC_TPCC_QWMTHRA_Q3_SHIFT   (0x00000018u)
#define CSL_TPCC_TPCC_QWMTHRA_Q3_RESETVAL (0x00000010u)

#define CSL_TPCC_TPCC_QWMTHRA_RESETVAL   (0x10101010u)

/* TPCC_CCSTAT */

#define CSL_TPCC_DMALCSTAT_EVTACTV_MASK (0x00000001u)
#define CSL_TPCC_DMALCSTAT_EVTACTV_SHIFT (0x00000000u)
#define CSL_TPCC_DMALCSTAT_EVTACTV_RESETVAL (0x00000000u)

#define CSL_TPCC_DMALCSTAT_QEVTACTV_MASK (0x00000002u)
#define CSL_TPCC_DMALCSTAT_QEVTACTV_SHIFT (0x00000001u)
#define CSL_TPCC_DMALCSTAT_QEVTACTV_RESETVAL (0x00000000u)

#define CSL_TPCC_DMALCSTAT_TRACTV_MASK (0x00000004u)
#define CSL_TPCC_DMALCSTAT_TRACTV_SHIFT (0x00000002u)
#define CSL_TPCC_DMALCSTAT_TRACTV_RESETVAL (0x00000000u)

#define CSL_TPCC_DMALCSTAT_WSTATACTV_MASK (0x00000008u)
#define CSL_TPCC_DMALCSTAT_WSTATACTV_SHIFT (0x00000003u)
#define CSL_TPCC_DMALCSTAT_WSTATACTV_RESETVAL (0x00000000u)

#define CSL_TPCC_DMALCSTAT_ACTV_MASK   (0x00000010u)
#define CSL_TPCC_DMALCSTAT_ACTV_SHIFT  (0x00000004u)
#define CSL_TPCC_DMALCSTAT_ACTV_RESETVAL (0x00000000u)

#define CSL_TPCC_DMALCSTAT_COMPACTV_MASK (0x00003F00u)
#define CSL_TPCC_DMALCSTAT_COMPACTV_SHIFT (0x00000008u)
#define CSL_TPCC_DMALCSTAT_COMPACTV_RESETVAL (0x00000000u)

#define CSL_TPCC_DMALCSTAT_QUEACTV0_MASK (0x00010000u)
#define CSL_TPCC_DMALCSTAT_QUEACTV0_SHIFT (0x00000010u)
#define CSL_TPCC_DMALCSTAT_QUEACTV0_RESETVAL (0x00000000u)

#define CSL_TPCC_DMALCSTAT_QUEACTV1_MASK (0x00020000u)
#define CSL_TPCC_DMALCSTAT_QUEACTV1_SHIFT (0x00000011u)
#define CSL_TPCC_DMALCSTAT_QUEACTV1_RESETVAL (0x00000000u)

#define CSL_TPCC_DMALCSTAT_QUEACTV2_MASK (0x00040000u)
#define CSL_TPCC_DMALCSTAT_QUEACTV2_SHIFT (0x00000012u)
#define CSL_TPCC_DMALCSTAT_QUEACTV2_RESETVAL (0x00000000u)

#define CSL_TPCC_DMALCSTAT_QUEACTV3_MASK (0x00080000u)
#define CSL_TPCC_DMALCSTAT_QUEACTV3_SHIFT (0x00000013u)
#define CSL_TPCC_DMALCSTAT_QUEACTV3_RESETVAL (0x00000000u)

#define CSL_TPCC_DMALCSTAT_RESETVAL    (0x00000000u)

/* TPCC_MPFAR */

#define CSL_TPCC_MPFAR_FADDR_MASK   (0xFFFFFFFFu)
#define CSL_TPCC_MPFAR_FADDR_SHIFT  (0x00000000u)


/* TPCC_MPFSR */

#define CSL_TPCC_MPFSR_UXE_MASK     (0x00000001u)
#define CSL_TPCC_MPFSR_UXE_SHIFT    (0x00000000u)
#define CSL_TPCC_MPFSR_UXE_RESETVAL (0x00000000u)

#define CSL_TPCC_MPFSR_UWE_MASK     (0x00000002u)
#define CSL_TPCC_MPFSR_UWE_SHIFT    (0x00000001u)
#define CSL_TPCC_MPFSR_UWE_RESETVAL (0x00000000u)

#define CSL_TPCC_MPFSR_URE_MASK     (0x00000004u)
#define CSL_TPCC_MPFSR_URE_SHIFT    (0x00000002u)
#define CSL_TPCC_MPFSR_URE_RESETVAL (0x00000000u)

#define CSL_TPCC_MPFSR_SXE_MASK     (0x00000008u)
#define CSL_TPCC_MPFSR_SXE_SHIFT    (0x00000003u)
#define CSL_TPCC_MPFSR_SXE_RESETVAL (0x00000000u)

#define CSL_TPCC_MPFSR_SWE_MASK     (0x00000010u)
#define CSL_TPCC_MPFSR_SWE_SHIFT    (0x00000004u)
#define CSL_TPCC_MPFSR_SWE_RESETVAL (0x00000000u)

#define CSL_TPCC_MPFSR_SRE_MASK     (0x00000020u)
#define CSL_TPCC_MPFSR_SRE_SHIFT    (0x00000005u)
#define CSL_TPCC_MPFSR_SRE_RESETVAL (0x00000000u)

#define CSL_TPCC_MPFSR_FID_MASK     (0x00001E00u)
#define CSL_TPCC_MPFSR_FID_SHIFT    (0x00000009u)
#define CSL_TPCC_MPFSR_FID_RESETVAL (0x00000000u)

#define CSL_TPCC_MPFSR_RESETVAL     (0x00000000u)

/* TPCC_MPFCR */

#define CSL_TPCC_MPFCR_MPFCLR_MASK  (0x00000001u)
#define CSL_TPCC_MPFCR_MPFCLR_SHIFT (0x00000000u)
#define CSL_TPCC_MPFCR_MPFCLR_RESETVAL (0x00000000u)

#define CSL_TPCC_TPCC_MPFCR_RESETVAL     (0x00000000u)

/* TPCC_MPPAG */

#define CSL_TPCC_MPPAG_UX_MASK      (0x00000001u)
#define CSL_TPCC_MPPAG_UX_SHIFT     (0x00000000u)
#define CSL_TPCC_MPPAG_UX_RESETVAL  (0x00000000u)

#define CSL_TPCC_MPPAG_UW_MASK      (0x00000002u)
#define CSL_TPCC_MPPAG_UW_SHIFT     (0x00000001u)
#define CSL_TPCC_MPPAG_UW_RESETVAL  (0x00000000u)

#define CSL_TPCC_MPPAG_UR_MASK      (0x00000004u)
#define CSL_TPCC_MPPAG_UR_SHIFT     (0x00000002u)
#define CSL_TPCC_MPPAG_UR_RESETVAL  (0x00000000u)

#define CSL_TPCC_MPPAG_SX_MASK      (0x00000008u)
#define CSL_TPCC_MPPAG_SX_SHIFT     (0x00000003u)
#define CSL_TPCC_MPPAG_SX_RESETVAL  (0x00000000u)

#define CSL_TPCC_MPPAG_SW_MASK      (0x00000010u)
#define CSL_TPCC_MPPAG_SW_SHIFT     (0x00000004u)
#define CSL_TPCC_MPPAG_SW_RESETVAL  (0x00000000u)

#define CSL_TPCC_MPPAG_SR_MASK      (0x00000020u)
#define CSL_TPCC_MPPAG_SR_SHIFT     (0x00000005u)
#define CSL_TPCC_MPPAG_SR_RESETVAL  (0x00000000u)

#define CSL_TPCC_MPPAG_EXT_MASK     (0x00000200u)
#define CSL_TPCC_MPPAG_EXT_SHIFT    (0x00000009u)
#define CSL_TPCC_MPPAG_EXT_RESETVAL (0x00000000u)

#define CSL_TPCC_MPPAG_AID0_MASK    (0x00000400u)
#define CSL_TPCC_MPPAG_AID0_SHIFT   (0x0000000Au)
#define CSL_TPCC_MPPAG_AID0_RESETVAL (0x00000000u)

#define CSL_TPCC_MPPAG_AID1_MASK    (0x00000800u)
#define CSL_TPCC_MPPAG_AID1_SHIFT   (0x0000000Bu)
#define CSL_TPCC_MPPAG_AID1_RESETVAL (0x00000000u)

#define CSL_TPCC_MPPAG_AID2_MASK    (0x00001000u)
#define CSL_TPCC_MPPAG_AID2_SHIFT   (0x0000000Cu)
#define CSL_TPCC_MPPAG_AID2_RESETVAL (0x00000000u)

#define CSL_TPCC_MPPAG_AID3_MASK    (0x00002000u)
#define CSL_TPCC_MPPAG_AID3_SHIFT   (0x0000000Du)
#define CSL_TPCC_MPPAG_AID3_RESETVAL (0x00000000u)

#define CSL_TPCC_MPPAG_AID4_MASK    (0x00004000u)
#define CSL_TPCC_MPPAG_AID4_SHIFT   (0x0000000Eu)
#define CSL_TPCC_MPPAG_AID4_RESETVAL (0x00000000u)

#define CSL_TPCC_MPPAG_AID5_MASK    (0x00008000u)
#define CSL_TPCC_MPPAG_AID5_SHIFT   (0x0000000Fu)
#define CSL_TPCC_MPPAG_AID5_RESETVAL (0x00000000u)

#define CSL_TPCC_MPPAG_RESETVAL     (0x00000000u)

/* TPCC_MPPAn */

#define CSL_TPCC_MPPA_UX_MASK      (0x00000001u)
#define CSL_TPCC_MPPA_UX_SHIFT     (0x00000000u)
#define CSL_TPCC_MPPA_UX_RESETVAL  (0x00000000u)

#define CSL_TPCC_MPPA_UW_MASK      (0x00000002u)
#define CSL_TPCC_MPPA_UW_SHIFT     (0x00000001u)
#define CSL_TPCC_MPPA_UW_RESETVAL  (0x00000000u)

#define CSL_TPCC_MPPA_UR_MASK      (0x00000004u)
#define CSL_TPCC_MPPA_UR_SHIFT     (0x00000002u)
#define CSL_TPCC_MPPA_UR_RESETVAL  (0x00000000u)

#define CSL_TPCC_MPPA_SX_MASK      (0x00000008u)
#define CSL_TPCC_MPPA_SX_SHIFT     (0x00000003u)
#define CSL_TPCC_MPPA_SX_RESETVAL  (0x00000000u)

#define CSL_TPCC_MPPA_SW_MASK      (0x00000010u)
#define CSL_TPCC_MPPA_SW_SHIFT     (0x00000004u)
#define CSL_TPCC_MPPA_SW_RESETVAL  (0x00000000u)

#define CSL_TPCC_MPPA_SR_MASK      (0x00000020u)
#define CSL_TPCC_MPPA_SR_SHIFT     (0x00000005u)
#define CSL_TPCC_MPPA_SR_RESETVAL  (0x00000000u)

#define CSL_TPCC_MPPA_EXT_MASK     (0x00000200u)
#define CSL_TPCC_MPPA_EXT_SHIFT    (0x00000009u)
#define CSL_TPCC_MPPA_EXT_RESETVAL (0x00000000u)

#define CSL_TPCC_MPPA_AID0_MASK    (0x00000400u)
#define CSL_TPCC_MPPA_AID0_SHIFT   (0x0000000Au)
#define CSL_TPCC_MPPA_AID0_RESETVAL (0x00000000u)

#define CSL_TPCC_MPPA_AID1_MASK    (0x00000800u)
#define CSL_TPCC_MPPA_AID1_SHIFT   (0x0000000Bu)
#define CSL_TPCC_MPPA_AID1_RESETVAL (0x00000000u)

#define CSL_TPCC_MPPA_AID2_MASK    (0x00001000u)
#define CSL_TPCC_MPPA_AID2_SHIFT   (0x0000000Cu)
#define CSL_TPCC_MPPA_AID2_RESETVAL (0x00000000u)

#define CSL_TPCC_MPPA_AID3_MASK    (0x00002000u)
#define CSL_TPCC_MPPA_AID3_SHIFT   (0x0000000Du)
#define CSL_TPCC_MPPA_AID3_RESETVAL (0x00000000u)

#define CSL_TPCC_MPPA_AID4_MASK    (0x00004000u)
#define CSL_TPCC_MPPA_AID4_SHIFT   (0x0000000Eu)
#define CSL_TPCC_MPPA_AID4_RESETVAL (0x00000000u)

#define CSL_TPCC_MPPA_AID5_MASK    (0x00008000u)
#define CSL_TPCC_MPPA_AID5_SHIFT   (0x0000000Fu)
#define CSL_TPCC_MPPA_AID5_RESETVAL (0x00000000u)

#define CSL_TPCC_MPPA_RESETVAL     (0x00000000u)

/* TPCC_ER */

#define CSL_TPCC_ER_MASK         (0xFFFFFFFFu)
#define CSL_TPCC_ER_SHIFT        (0x00000000u)
#define CSL_TPCC_ER_RESETVAL     (0x00000000u)

/* TPCC_ERH */

#define CSL_TPCC_ERH_MASK         (0xFFFFFFFFu)
#define CSL_TPCC_ERH_SHIFT        (0x00000000u)
#define CSL_TPCC_ERH_RESETVAL     (0x00000000u)


/* TPCC_ECR */

#define CSL_TPCC_ECR_MASK        (0xFFFFFFFFu)
#define CSL_TPCC_ECR_SHIFT       (0x00000000u)
#define CSL_TPCC_ECR_RESETVAL    (0x00000000u)

/* TPCC_ECR */

#define CSL_TPCC_ECRH_MASK        (0xFFFFFFFFu)
#define CSL_TPCC_ECRH_SHIFT       (0x00000000u)
#define CSL_TPCC_ECRH_RESETVAL    (0x00000000u)



/* TPCC_ESR */

#define CSL_TPCC_ESR_MASK        (0xFFFFFFFFu)
#define CSL_TPCC_ESR_SHIFT       (0x00000000u)
#define CSL_TPCC_ESR_RESETVAL    (0x00000000u)

/* TPCC_ESRH */

#define CSL_TPCC_ESRH_MASK        (0xFFFFFFFFu)
#define CSL_TPCC_ESRH_SHIFT       (0x00000000u)
#define CSL_TPCC_ESRH_RESETVAL    (0x00000000u)


/* TPCC_CER */

#define CSL_TPCC_CER_MASK        (0xFFFFFFFFu)
#define CSL_TPCC_CER_SHIFT       (0x00000000u)
#define CSL_TPCC_CER_RESETVAL    (0x00000000u)

/* TPCC_CER */

#define CSL_TPCC_CERH_MASK        (0xFFFFFFFFu)
#define CSL_TPCC_CERH_SHIFT       (0x00000000u)
#define CSL_TPCC_CERH_RESETVAL    (0x00000000u)


/* TPCC_EER */

#define CSL_TPCC_EER_MASK        (0xFFFFFFFFu)
#define CSL_TPCC_EER_SHIFT       (0x00000000u)
#define CSL_TPCC_EER_RESETVAL    (0x00000000u)

/* TPCC_EERH */

#define CSL_TPCC_EERH_MASK        (0xFFFFFFFFu)
#define CSL_TPCC_EERH_SHIFT       (0x00000000u)
#define CSL_TPCC_EERH_RESETVAL    (0x00000000u)

/* TPCC_EECR */

#define CSL_TPCC_EECR_MASK       (0xFFFFFFFFu)
#define CSL_TPCC_EECR_SHIFT      (0x00000000u)
#define CSL_TPCC_EECR_RESETVAL   (0x00000000u)

/* TPCC_EECRH */

#define CSL_TPCC_EECRH_MASK       (0xFFFFFFFFu)
#define CSL_TPCC_EECRH_SHIFT      (0x00000000u)
#define CSL_TPCC_EECRH_RESETVAL   (0x00000000u)

/* TPCC_EESR */

#define CSL_TPCC_EESR_MASK       (0xFFFFFFFFu)
#define CSL_TPCC_EESR_SHIFT      (0x00000000u)
#define CSL_TPCC_EESR_RESETVAL   (0x00000000u)

/* TPCC_EESRH */

#define CSL_TPCC_EESRH_MASK       (0xFFFFFFFFu)
#define CSL_TPCC_EESRH_SHIFT      (0x00000000u)
#define CSL_TPCC_EESRH_RESETVAL   (0x00000000u)

/* TPCC_SER */

#define CSL_TPCC_SER_MASK      (0xFFFFFFFFu)
#define CSL_TPCC_SER_SHIFT     (0x00000000u)
#define CSL_TPCC_SER_RESETVAL  (0x00000000u)

/* TPCC_SERH */

#define CSL_TPCC_SERH_MASK      (0xFFFFFFFFu)
#define CSL_TPCC_SERH_SHIFT     (0x00000000u)
#define CSL_TPCC_SERH_RESETVAL  (0x00000000u)


/* TPCC_SECR */

#define CSL_TPCC_SECR_MASK    (0xFFFFFFFFu)
#define CSL_TPCC_SECR_SHIFT   (0x00000000u)
#define CSL_TPCC_SECR_RESETVAL (0x00000000u)

/* TPCC_SECRH */

#define CSL_TPCC_SECRH_MASK    (0xFFFFFFFFu)
#define CSL_TPCC_SECRH_SHIFT   (0x00000000u)
#define CSL_TPCC_SECRH_RESETVAL (0x00000000u)


/* TPCC_IER */

#define CSL_TPCC_IER_MASK      (0xFFFFFFFFu)
#define CSL_TPCC_IER_SHIFT     (0x00000000u)
#define CSL_TPCC_IER_RESETVAL  (0x00000000u)

/* TPCC_IERH */

#define CSL_TPCC_IERH_MASK      (0xFFFFFFFFu)
#define CSL_TPCC_IERH_SHIFT     (0x00000000u)
#define CSL_TPCC_IERH_RESETVAL  (0x00000000u)


/* TPCC_IECR */

#define CSL_TPCC_IECR_MASK    (0xFFFFFFFFu)
#define CSL_TPCC_IECR_SHIFT   (0x00000000u)
#define CSL_TPCC_IECR_RESETVAL (0x00000000u)

/* TPCC_IECRH */

#define CSL_TPCC_IECRH_MASK    (0xFFFFFFFFu)
#define CSL_TPCC_IECRH_SHIFT   (0x00000000u)
#define CSL_TPCC_IECRH_RESETVAL (0x00000000u)

/* TPCC_IESR */

#define CSL_TPCC_IESR_MASK    (0xFFFFFFFFu)
#define CSL_TPCC_IESR_SHIFT   (0x00000000u)
#define CSL_TPCC_IESR_RESETVAL (0x00000000u)

/* TPCC_IESRH */

#define CSL_TPCC_IESRH_MASK    (0xFFFFFFFFu)
#define CSL_TPCC_IESRH_SHIFT   (0x00000000u)
#define CSL_TPCC_IESRH_RESETVAL (0x00000000u)


/* TPCC_IPR */

#define CSL_TPCC_IPR_MASK      (0xFFFFFFFFu)
#define CSL_TPCC_IPR_SHIFT     (0x00000000u)
#define CSL_TPCC_IPR_RESETVAL  (0x00000000u)

/* TPCC_IPRH */

#define CSL_TPCC_IPRH_MASK      (0xFFFFFFFFu)
#define CSL_TPCC_IPRH_SHIFT     (0x00000000u)
#define CSL_TPCC_IPRH_RESETVAL  (0x00000000u)


/* TPCC_ICR */

#define CSL_TPCC_ICR_MASK      (0xFFFFFFFFu)
#define CSL_TPCC_ICR_SHIFT     (0x00000000u)
#define CSL_TPCC_ICR_RESETVAL  (0x00000000u)

/* TPCC_ICRH */

#define CSL_TPCC_ICRH_MASK      (0xFFFFFFFFu)
#define CSL_TPCC_ICRH_SHIFT     (0x00000000u)
#define CSL_TPCC_ICRH_RESETVAL  (0x00000000u)

/* TPCC_IEVAL */

#define CSL_TPCC_IEVAL_MASK    (0x00000001u)
#define CSL_TPCC_IEVAL_SHIFT   (0x00000000u)
#define CSL_TPCC_IEVAL_RESETVAL (0x00000000u)

#define CSL_TPCC_IEVAL_RESETVAL     (0x00000000u)

/* TPCC_QER */

#define CSL_TPCC_QER_QER0_MASK      (0x00000001u)
#define CSL_TPCC_QER_QER0_SHIFT     (0x00000000u)
#define CSL_TPCC_QER_QER0_RESETVAL  (0x00000000u)

#define CSL_TPCC_QER_QER1_MASK      (0x00000002u)
#define CSL_TPCC_QER_QER1_SHIFT     (0x00000001u)
#define CSL_TPCC_QER_QER1_RESETVAL  (0x00000000u)

#define CSL_TPCC_QER_QER2_MASK      (0x00000004u)
#define CSL_TPCC_QER_QER2_SHIFT     (0x00000002u)
#define CSL_TPCC_QER_QER2_RESETVAL  (0x00000000u)

#define CSL_TPCC_QER_QER3_MASK      (0x00000008u)
#define CSL_TPCC_QER_QER3_SHIFT     (0x00000003u)
#define CSL_TPCC_QER_QER3_RESETVAL  (0x00000000u)

#define CSL_TPCC_QER_QER4_MASK      (0x00000010u)
#define CSL_TPCC_QER_QER4_SHIFT     (0x00000004u)
#define CSL_TPCC_QER_QER4_RESETVAL  (0x00000000u)

#define CSL_TPCC_QER_QER5_MASK      (0x00000020u)
#define CSL_TPCC_QER_QER5_SHIFT     (0x00000005u)
#define CSL_TPCC_QER_QER5_RESETVAL  (0x00000000u)

#define CSL_TPCC_QER_QER6_MASK      (0x00000040u)
#define CSL_TPCC_QER_QER6_SHIFT     (0x00000006u)
#define CSL_TPCC_QER_QER6_RESETVAL  (0x00000000u)

#define CSL_TPCC_QER_QER7_MASK      (0x00000080u)
#define CSL_TPCC_QER_QER7_SHIFT     (0x00000007u)
#define CSL_TPCC_QER_QER7_RESETVAL  (0x00000000u)

#define CSL_TPCC_QER_RESETVAL       (0x00000000u)

/* TPCC_QEER */

#define CSL_TPCC_QEER_QEER0_MASK    (0x00000001u)
#define CSL_TPCC_QEER_QEER0_SHIFT   (0x00000000u)
#define CSL_TPCC_QEER_QEER0_RESETVAL (0x00000000u)

#define CSL_TPCC_QEER_QEER1_MASK    (0x00000002u)
#define CSL_TPCC_QEER_QEER1_SHIFT   (0x00000001u)
#define CSL_TPCC_QEER_QEER1_RESETVAL (0x00000000u)

#define CSL_TPCC_QEER_QEER2_MASK    (0x00000004u)
#define CSL_TPCC_QEER_QEER2_SHIFT   (0x00000002u)
#define CSL_TPCC_QEER_QEER2_RESETVAL (0x00000000u)

#define CSL_TPCC_QEER_QEER3_MASK    (0x00000008u)
#define CSL_TPCC_QEER_QEER3_SHIFT   (0x00000003u)
#define CSL_TPCC_QEER_QEER3_RESETVAL (0x00000000u)

#define CSL_TPCC_QEER_QEER4_MASK    (0x00000010u)
#define CSL_TPCC_QEER_QEER4_SHIFT   (0x00000004u)
#define CSL_TPCC_QEER_QEER4_RESETVAL (0x00000000u)

#define CSL_TPCC_QEER_QEER5_MASK    (0x00000020u)
#define CSL_TPCC_QEER_QEER5_SHIFT   (0x00000005u)
#define CSL_TPCC_QEER_QEER5_RESETVAL (0x00000000u)

#define CSL_TPCC_QEER_QEER6_MASK    (0x00000040u)
#define CSL_TPCC_QEER_QEER6_SHIFT   (0x00000006u)
#define CSL_TPCC_QEER_QEER6_RESETVAL (0x00000000u)

#define CSL_TPCC_QEER_QEER7_MASK    (0x00000080u)
#define CSL_TPCC_QEER_QEER7_SHIFT   (0x00000007u)
#define CSL_TPCC_QEER_QEER7_RESETVAL (0x00000000u)

#define CSL_TPCC_QEER_RESETVAL      (0x00000000u)

/* TPCC_QEECR */

#define CSL_TPCC_QEECR_QEECR0_MASK  (0x00000001u)
#define CSL_TPCC_QEECR_QEECR0_SHIFT (0x00000000u)
#define CSL_TPCC_QEECR_QEECR0_RESETVAL (0x00000000u)

#define CSL_TPCC_QEECR_QEECR1_MASK  (0x00000002u)
#define CSL_TPCC_QEECR_QEECR1_SHIFT (0x00000001u)
#define CSL_TPCC_QEECR_QEECR1_RESETVAL (0x00000000u)

#define CSL_TPCC_QEECR_QEECR2_MASK  (0x00000004u)
#define CSL_TPCC_QEECR_QEECR2_SHIFT (0x00000002u)
#define CSL_TPCC_QEECR_QEECR2_RESETVAL (0x00000000u)

#define CSL_TPCC_QEECR_QEECR3_MASK  (0x00000008u)
#define CSL_TPCC_QEECR_QEECR3_SHIFT (0x00000003u)
#define CSL_TPCC_QEECR_QEECR3_RESETVAL (0x00000000u)

#define CSL_TPCC_QEECR_QEECR4_MASK  (0x00000010u)
#define CSL_TPCC_QEECR_QEECR4_SHIFT (0x00000004u)
#define CSL_TPCC_QEECR_QEECR4_RESETVAL (0x00000000u)

#define CSL_TPCC_QEECR_QEECR5_MASK  (0x00000020u)
#define CSL_TPCC_QEECR_QEECR5_SHIFT (0x00000005u)
#define CSL_TPCC_QEECR_QEECR5_RESETVAL (0x00000000u)

#define CSL_TPCC_QEECR_QEECR6_MASK  (0x00000040u)
#define CSL_TPCC_QEECR_QEECR6_SHIFT (0x00000006u)
#define CSL_TPCC_QEECR_QEECR6_RESETVAL (0x00000000u)

#define CSL_TPCC_QEECR_QEECR7_MASK  (0x00000080u)
#define CSL_TPCC_QEECR_QEECR7_SHIFT (0x00000007u)
#define CSL_TPCC_QEECR_QEECR7_RESETVAL (0x00000000u)

#define CSL_TPCC_QEECR_RESETVAL     (0x00000000u)

/* TPCC_QEESR */

#define CSL_TPCC_QEESR_QEESR0_MASK  (0x00000001u)
#define CSL_TPCC_QEESR_QEESR0_SHIFT (0x00000000u)
#define CSL_TPCC_QEESR_QEESR0_RESETVAL (0x00000000u)

#define CSL_TPCC_QEESR_QEESR1_MASK  (0x00000002u)
#define CSL_TPCC_QEESR_QEESR1_SHIFT (0x00000001u)
#define CSL_TPCC_QEESR_QEESR1_RESETVAL (0x00000000u)

#define CSL_TPCC_QEESR_QEESR2_MASK  (0x00000004u)
#define CSL_TPCC_QEESR_QEESR2_SHIFT (0x00000002u)
#define CSL_TPCC_QEESR_QEESR2_RESETVAL (0x00000000u)

#define CSL_TPCC_QEESR_QEESR3_MASK  (0x00000008u)
#define CSL_TPCC_QEESR_QEESR3_SHIFT (0x00000003u)
#define CSL_TPCC_QEESR_QEESR3_RESETVAL (0x00000000u)

#define CSL_TPCC_QEESR_QEESR4_MASK  (0x00000010u)
#define CSL_TPCC_QEESR_QEESR4_SHIFT (0x00000004u)
#define CSL_TPCC_QEESR_QEESR4_RESETVAL (0x00000000u)

#define CSL_TPCC_QEESR_QEESR5_MASK  (0x00000020u)
#define CSL_TPCC_QEESR_QEESR5_SHIFT (0x00000005u)
#define CSL_TPCC_QEESR_QEESR5_RESETVAL (0x00000000u)

#define CSL_TPCC_QEESR_QEESR6_MASK  (0x00000040u)
#define CSL_TPCC_QEESR_QEESR6_SHIFT (0x00000006u)
#define CSL_TPCC_QEESR_QEESR6_RESETVAL (0x00000000u)

#define CSL_TPCC_QEESR_QEESR7_MASK  (0x00000080u)
#define CSL_TPCC_QEESR_QEESR7_SHIFT (0x00000007u)
#define CSL_TPCC_QEESR_QEESR7_RESETVAL (0x00000000u)

#define CSL_TPCC_QEESR_RESETVAL     (0x00000000u)

/* TPCC_QSER */

#define CSL_TPCC_QSER_QSER0_MASK    (0x00000001u)
#define CSL_TPCC_QSER_QSER0_SHIFT   (0x00000000u)
#define CSL_TPCC_QSER_QSER0_RESETVAL (0x00000000u)

#define CSL_TPCC_QSER_QSER1_MASK    (0x00000002u)
#define CSL_TPCC_QSER_QSER1_SHIFT   (0x00000001u)
#define CSL_TPCC_QSER_QSER1_RESETVAL (0x00000000u)

#define CSL_TPCC_QSER_QSER2_MASK    (0x00000004u)
#define CSL_TPCC_QSER_QSER2_SHIFT   (0x00000002u)
#define CSL_TPCC_QSER_QSER2_RESETVAL (0x00000000u)

#define CSL_TPCC_QSER_QSER3_MASK    (0x00000008u)
#define CSL_TPCC_QSER_QSER3_SHIFT   (0x00000003u)
#define CSL_TPCC_QSER_QSER3_RESETVAL (0x00000000u)

#define CSL_TPCC_QSER_QSER4_MASK    (0x00000010u)
#define CSL_TPCC_QSER_QSER4_SHIFT   (0x00000004u)
#define CSL_TPCC_QSER_QSER4_RESETVAL (0x00000000u)

#define CSL_TPCC_QSER_QSER5_MASK    (0x00000020u)
#define CSL_TPCC_QSER_QSER5_SHIFT   (0x00000005u)
#define CSL_TPCC_QSER_QSER5_RESETVAL (0x00000000u)

#define CSL_TPCC_QSER_QSER6_MASK    (0x00000040u)
#define CSL_TPCC_QSER_QSER6_SHIFT   (0x00000006u)
#define CSL_TPCC_QSER_QSER6_RESETVAL (0x00000000u)

#define CSL_TPCC_QSER_QSER7_MASK    (0x00000080u)
#define CSL_TPCC_QSER_QSER7_SHIFT   (0x00000007u)
#define CSL_TPCC_QSER_QSER7_RESETVAL (0x00000000u)

#define CSL_TPCC_QSER_RESETVAL      (0x00000000u)

/* TPCC_QSECR */

#define CSL_TPCC_QSECR_QSECR0_MASK  (0x00000001u)
#define CSL_TPCC_QSECR_QSECR0_SHIFT (0x00000000u)
#define CSL_TPCC_QSECR_QSECR0_RESETVAL (0x00000000u)

#define CSL_TPCC_QSECR_QSECR1_MASK  (0x00000002u)
#define CSL_TPCC_QSECR_QSECR1_SHIFT (0x00000001u)
#define CSL_TPCC_QSECR_QSECR1_RESETVAL (0x00000000u)

#define CSL_TPCC_QSECR_QSECR2_MASK  (0x00000004u)
#define CSL_TPCC_QSECR_QSECR2_SHIFT (0x00000002u)
#define CSL_TPCC_QSECR_QSECR2_RESETVAL (0x00000000u)

#define CSL_TPCC_QSECR_QSECR3_MASK  (0x00000008u)
#define CSL_TPCC_QSECR_QSECR3_SHIFT (0x00000003u)
#define CSL_TPCC_QSECR_QSECR3_RESETVAL (0x00000000u)

#define CSL_TPCC_QSECR_QSECR4_MASK  (0x00000010u)
#define CSL_TPCC_QSECR_QSECR4_SHIFT (0x00000004u)
#define CSL_TPCC_QSECR_QSECR4_RESETVAL (0x00000000u)

#define CSL_TPCC_QSECR_QSECR5_MASK  (0x00000020u)
#define CSL_TPCC_QSECR_QSECR5_SHIFT (0x00000005u)
#define CSL_TPCC_QSECR_QSECR5_RESETVAL (0x00000000u)

#define CSL_TPCC_QSECR_QSECR6_MASK  (0x00000040u)
#define CSL_TPCC_QSECR_QSECR6_SHIFT (0x00000006u)
#define CSL_TPCC_QSECR_QSECR6_RESETVAL (0x00000000u)

#define CSL_TPCC_QSECR_QSECR7_MASK  (0x00000080u)
#define CSL_TPCC_QSECR_QSECR7_SHIFT (0x00000007u)
#define CSL_TPCC_QSECR_QSECR7_RESETVAL (0x00000000u)

#define CSL_TPCC_QSECR_RESETVAL     (0x00000000u)


/* Adding Custom Bit Mask Definitions for Param
 * Set Configuration.
 *
 * NOT AUTO_GENERATED.
 */

/* OPT */
#define CSL_TPCC_PARAM_OPT_PRIV_MASK        (0x80000000u)
#define CSL_TPCC_PARAM_OPT_PRIV_SHIFT       (0x0000001Fu)
#define CSL_TPCC_PARAM_OPT_PRIV_RESETVAL    (0x00000000u)

/*----PRIV Tokens----*/
#define CSL_TPCC_PARAM_OPT_PRIV_USER        (0x00000000u)
#define CSL_TPCC_PARAM_OPT_PRIV_SUPERVISOR  (0x00000001u)

#define CSL_TPCC_PARAM_OPT_PRIVID_MASK      (0x0F000000u)
#define CSL_TPCC_PARAM_OPT_PRIVID_SHIFT     (0x00000018u)
#define CSL_TPCC_PARAM_OPT_PRIVID_RESETVAL  (0x00000000u)

#define CSL_TPCC_PARAM_OPT_ITCCHEN_MASK     (0x00800000u)
#define CSL_TPCC_PARAM_OPT_ITCCHEN_SHIFT    (0x00000017u)
#define CSL_TPCC_PARAM_OPT_ITCCHEN_RESETVAL (0x00000000u)

/*----ITCCHEN Tokens----*/
#define CSL_TPCC_PARAM_OPT_ITCCHEN_DISABLE  (0x00000000u)
#define CSL_TPCC_PARAM_OPT_ITCCHEN_ENABLE   (0x00000001u)

#define CSL_TPCC_PARAM_OPT_TCCHEN_MASK      (0x00400000u)
#define CSL_TPCC_PARAM_OPT_TCCHEN_SHIFT     (0x00000016u)
#define CSL_TPCC_PARAM_OPT_TCCHEN_RESETVAL  (0x00000000u)

/*----TCCHEN Tokens----*/
#define CSL_TPCC_PARAM_OPT_TCCHEN_DISABLE   (0x00000000u)
#define CSL_TPCC_PARAM_OPT_TCCHEN_ENABLE    (0x00000001u)

#define CSL_TPCC_PARAM_OPT_ITCINTEN_MASK    (0x00200000u)
#define CSL_TPCC_PARAM_OPT_ITCINTEN_SHIFT   (0x00000015u)
#define CSL_TPCC_PARAM_OPT_ITCINTEN_RESETVAL (0x00000000u)

/*----ITCINTEN Tokens----*/
#define CSL_TPCC_PARAM_OPT_ITCINTEN_DISABLE (0x00000000u)
#define CSL_TPCC_PARAM_OPT_ITCINTEN_ENABLE  (0x00000001u)

#define CSL_TPCC_PARAM_OPT_TCINTEN_MASK     (0x00100000u)
#define CSL_TPCC_PARAM_OPT_TCINTEN_SHIFT    (0x00000014u)
#define CSL_TPCC_PARAM_OPT_TCINTEN_RESETVAL (0x00000000u)

/*----TCINTEN Tokens----*/
#define CSL_TPCC_PARAM_OPT_TCINTEN_DISABLE  (0x00000000u)
#define CSL_TPCC_PARAM_OPT_TCINTEN_ENABLE   (0x00000001u)

#define CSL_TPCC_PARAM_OPT_TCC_MASK         (0x0003F000u)
#define CSL_TPCC_PARAM_OPT_TCC_SHIFT        (0x0000000Cu)
#define CSL_TPCC_PARAM_OPT_TCC_RESETVAL     (0x00000000u)

#define CSL_TPCC_PARAM_OPT_TCCMOD_MASK      (0x00000800u)
#define CSL_TPCC_PARAM_OPT_TCCMOD_SHIFT     (0x0000000Bu)
#define CSL_TPCC_PARAM_OPT_TCCMOD_RESETVAL  (0x00000000u)

/*----TCCMODE Tokens----*/
#define CSL_TPCC_PARAM_OPT_TCCMOD_NORMAL    (0x00000000u)
#define CSL_TPCC_PARAM_OPT_TCCMOD_EARLY     (0x00000001u)

#define CSL_TPCC_PARAM_OPT_FWID_MASK        (0x00000700u)
#define CSL_TPCC_PARAM_OPT_FWID_SHIFT       (0x00000008u)
#define CSL_TPCC_PARAM_OPT_FWID_RESETVAL    (0x00000000u)

/*----FWID Tokens----*/
#define CSL_TPCC_PARAM_OPT_FWID_8           (0x00000000u)
#define CSL_TPCC_PARAM_OPT_FWID_16          (0x00000001u)
#define CSL_TPCC_PARAM_OPT_FWID_32          (0x00000002u)
#define CSL_TPCC_PARAM_OPT_FWID_64          (0x00000003u)
#define CSL_TPCC_PARAM_OPT_FWID_128         (0x00000004u)
#define CSL_TPCC_PARAM_OPT_FWID_256         (0x00000005u)

#define CSL_TPCC_PARAM_OPT_STATIC_MASK      (0x00000008u)
#define CSL_TPCC_PARAM_OPT_STATIC_SHIFT     (0x00000003u)
#define CSL_TPCC_PARAM_OPT_STATIC_RESETVAL  (0x00000000u)

/*----STATIC Tokens----*/
#define CSL_TPCC_PARAM_OPT_STATIC_NORMAL    (0x00000000u)
#define CSL_TPCC_PARAM_OPT_STATIC_STATIC    (0x00000001u)

#define CSL_TPCC_PARAM_OPT_SYNCDIM_MASK     (0x00000004u)
#define CSL_TPCC_PARAM_OPT_SYNCDIM_SHIFT    (0x00000002u)
#define CSL_TPCC_PARAM_OPT_SYNCDIM_RESETVAL (0x00000000u)

/*----SYNCDIM Tokens----*/
#define CSL_TPCC_PARAM_OPT_SYNCDIM_ASYNC    (0x00000000u)
#define CSL_TPCC_PARAM_OPT_SYNCDIM_ABSYNC   (0x00000001u)

#define CSL_TPCC_PARAM_OPT_DAM_MASK         (0x00000002u)
#define CSL_TPCC_PARAM_OPT_DAM_SHIFT        (0x00000001u)
#define CSL_TPCC_PARAM_OPT_DAM_RESETVAL     (0x00000000u)

/*----DAM Tokens----*/
#define CSL_TPCC_PARAM_OPT_DAM_INCR         (0x00000000u)
#define CSL_TPCC_PARAM_OPT_DAM_FIFO         (0x00000001u)

#define CSL_TPCC_PARAM_OPT_SAM_MASK         (0x00000001u)
#define CSL_TPCC_PARAM_OPT_SAM_SHIFT        (0x00000000u)
#define CSL_TPCC_PARAM_OPT_SAM_RESETVAL     (0x00000000u)

/*----SAM Tokens----*/
#define CSL_TPCC_PARAM_OPT_SAM_INCR         (0x00000000u)
#define CSL_TPCC_PARAM_OPT_SAM_FIFO         (0x00000001u)

#define CSL_TPCC_PARAM_OPT_RESETVAL         (0x00000000u)

/* SRC */

#define CSL_TPCC_PARAM_SRC_SRC_MASK         (0xFFFFFFFFu)
#define CSL_TPCC_PARAM_SRC_SRC_SHIFT        (0x00000000u)
#define CSL_TPCC_PARAM_SRC_SRC_RESETVAL     (0x00000000u)

#define CSL_TPCC_PARAM_SRC_RESETVAL         (0x00000000u)

/* A_B_CNT */

#define CSL_TPCC_PARAM_A_B_CNT_BCNT_MASK    (0xFFFF0000u)
#define CSL_TPCC_PARAM_A_B_CNT_BCNT_SHIFT   (0x00000010u)
#define CSL_TPCC_PARAM_A_B_CNT_BCNT_RESETVAL (0x00000000u)

#define CSL_TPCC_PARAM_A_B_CNT_ACNT_MASK    (0x0000FFFFu)
#define CSL_TPCC_PARAM_A_B_CNT_ACNT_SHIFT   (0x00000000u)
#define CSL_TPCC_PARAM_A_B_CNT_ACNT_RESETVAL (0x00000000u)

#define CSL_TPCC_PARAM_A_B_CNT_RESETVAL     (0x00000000u)

/* DST */

#define CSL_TPCC_PARAM_DST_DST_MASK         (0xFFFFFFFFu)
#define CSL_TPCC_PARAM_DST_DST_SHIFT        (0x00000000u)
#define CSL_TPCC_PARAM_DST_DST_RESETVAL     (0x00000000u)

#define CSL_TPCC_PARAM_DST_RESETVAL         (0x00000000u)

/* SRC_DST_BIDX */

#define CSL_TPCC_PARAM_SRC_DST_BIDX_DSTBIDX_MASK (0xFFFF0000u)
#define CSL_TPCC_PARAM_SRC_DST_BIDX_DSTBIDX_SHIFT (0x00000010u)
#define CSL_TPCC_PARAM_SRC_DST_BIDX_DSTBIDX_RESETVAL (0x00000000u)

#define CSL_TPCC_PARAM_SRC_DST_BIDX_SRCBIDX_MASK (0x0000FFFFu)
#define CSL_TPCC_PARAM_SRC_DST_BIDX_SRCBIDX_SHIFT (0x00000000u)
#define CSL_TPCC_PARAM_SRC_DST_BIDX_SRCBIDX_RESETVAL (0x00000000u)

#define CSL_TPCC_PARAM_SRC_DST_BIDX_RESETVAL (0x00000000u)

/* LINK_BCNTRLD */

#define CSL_TPCC_PARAM_LINK_BCNTRLD_BCNTRLD_MASK (0xFFFF0000u)
#define CSL_TPCC_PARAM_LINK_BCNTRLD_BCNTRLD_SHIFT (0x00000010u)
#define CSL_TPCC_PARAM_LINK_BCNTRLD_BCNTRLD_RESETVAL (0x00000000u)

#define CSL_TPCC_PARAM_LINK_BCNTRLD_LINK_MASK (0x0000FFFFu)
#define CSL_TPCC_PARAM_LINK_BCNTRLD_LINK_SHIFT (0x00000000u)
#define CSL_TPCC_PARAM_LINK_BCNTRLD_LINK_RESETVAL (0x00000000u)

#define CSL_TPCC_PARAM_LINK_BCNTRLD_RESETVAL (0x00000000u)

/* SRC_DST_CIDX */

#define CSL_TPCC_PARAM_SRC_DST_CIDX_DSTCIDX_MASK (0xFFFF0000u)
#define CSL_TPCC_PARAM_SRC_DST_CIDX_DSTCIDX_SHIFT (0x00000010u)
#define CSL_TPCC_PARAM_SRC_DST_CIDX_DSTCIDX_RESETVAL (0x00000000u)

#define CSL_TPCC_PARAM_SRC_DST_CIDX_SRCCIDX_MASK (0x0000FFFFu)
#define CSL_TPCC_PARAM_SRC_DST_CIDX_SRCCIDX_SHIFT (0x00000000u)
#define CSL_TPCC_PARAM_SRC_DST_CIDX_SRCCIDX_RESETVAL (0x00000000u)

#define CSL_TPCC_PARAM_SRC_DST_CIDX_RESETVAL (0x00000000u)

/* CCNT */

#define CSL_TPCC_PARAM_CCNT_CCNT_MASK       (0x0000FFFFu)
#define CSL_TPCC_PARAM_CCNT_CCNT_SHIFT      (0x00000000u)
#define CSL_TPCC_PARAM_CCNT_CCNT_RESETVAL   (0x00000000u)

#define CSL_TPCC_PARAM_CCNT_RESETVAL        (0x00000000u)

#endif


