of_clk_add_provider	,	F_26
sunxi_divider_clk_setup	,	F_30
parent	,	V_85
mult	,	V_100
freq_mhz	,	V_7
DIV_ROUND_UP	,	F_5
shift	,	V_45
clk_onecell_data	,	V_68
CLK_SET_RATE_NO_REPARENT	,	V_57
clk_mux_match	,	V_114
hw	,	V_17
output	,	V_15
nclocks	,	V_110
clk_lock	,	V_44
__clk_get_hw	,	F_13
of_clk_src_simple_get	,	V_55
sun4i_a10_init_clocks	,	F_53
composite	,	V_19
enable	,	V_42
calcm	,	V_11
lock	,	V_25
clk_parent	,	V_60
divs_data	,	V_84
calcp	,	V_12
id	,	V_65
clk_fixed_factor_ops	,	V_101
ARRAY_SIZE	,	F_54
SUNXI_DIVISOR_WIDTH	,	V_102
clk	,	V_13
SUNXI_MAX_PARENTS	,	V_39
round_freq_6	,	V_9
sun4i_a10_critical_clocks	,	V_116
sunxi_gates_reset_deassert	,	F_35
sun6i_a31_get_pll6_factors	,	F_6
rcdev	,	V_64
clk_fixed_factor	,	V_89
__clk_get_name	,	F_46
clocks	,	V_109
node	,	V_27
clk_factors_ops	,	V_53
of_clk_get_parent_name	,	F_20
sunxi_gates_reset_ops	,	V_82
sun6i_critical_clocks	,	V_118
of_node	,	V_83
GFP_KERNEL	,	V_41
"clock-output-names"	,	L_1
clkflags	,	V_93
kfree	,	F_23
sun5i_init_clocks	,	F_55
SUNXI_MUX_GATE_WIDTH	,	V_58
freq	,	V_1
flags	,	V_23
"ahb_sdram"	,	L_2
device_node	,	V_26
clk_factors_match	,	V_111
sunxi_mux_clk_setup	,	F_28
clk_div_match	,	V_112
rate_hw	,	V_20
for_each_set_bit	,	F_39
bit_idx	,	V_43
clk_mux	,	V_32
round_freq_16	,	V_10
fix_factor	,	V_90
table	,	V_49
clk_prepare_enable	,	F_52
clk_hw	,	V_16
get_factors	,	V_50
u8	,	T_2
sun4i_get_apb1_factors	,	F_7
clk_factors	,	V_21
to_clk_composite	,	F_11
i	,	V_40
j	,	V_72
k	,	V_4
m	,	V_5
sample	,	V_14
n	,	V_3
p	,	V_6
clk_ops	,	V_87
clk_gate_ops	,	V_54
CLK_SET_RATE_PARENT	,	V_96
mux_hw	,	V_35
free_clkdata	,	V_95
setup_function	,	F_48
__init	,	T_4
of_iomap	,	F_19
width	,	V_61
SUNXI_GATES_MAX_SIZE	,	V_74
of_clk_src_onecell_get	,	V_78
config	,	V_48
gates_data	,	V_67
sunxi_gates_clk_setup	,	F_36
getter	,	V_51
data	,	V_29
pclk	,	V_86
for_each_matching_node_and_match	,	F_49
parent_freq_mhz	,	V_8
CLK_DIVIDER_POWER_OF_TWO	,	V_62
gates_reset_data	,	V_66
clk_num	,	V_77
clk_data	,	V_69
clk_match	,	V_105
u32	,	T_1
reg	,	V_24
clk_register_clkdev	,	F_27
reset_data	,	V_70
function	,	V_106
free_gate	,	V_99
sun6i_init_clocks	,	F_56
to_clk_factors	,	F_12
clk_divider	,	V_91
clk_register_composite	,	F_24
free_clks	,	V_97
sunxi_factors_clk_setup	,	F_18
clk_mux_ops	,	V_52
clk_composite	,	V_18
factors_data	,	V_28
_hw	,	T_3
SUNXI_FACTORS_MUX_MASK	,	V_47
SUNXI_DIVS_MAX_QTY	,	V_94
clk_sunxi_mmc_phase_control	,	F_10
spin_unlock_irqrestore	,	F_17
div_data	,	V_59
clk_name	,	V_36
ops	,	V_81
of_sunxi_table_clock_setup	,	F_47
clk_gates_match	,	V_115
nr_resets	,	V_80
spin_lock_irqsave	,	F_14
of_property_read_string_index	,	F_40
clk_register_mux	,	F_29
sunxi_gates_reset_assert	,	F_32
qty	,	V_71
name	,	V_37
CLK_IGNORE_UNUSED	,	V_76
gate_hw	,	V_34
of_property_read_string	,	F_21
fixed	,	V_98
parents	,	V_38
clks	,	V_75
sun6i_a31_get_pll1_factors	,	F_2
np	,	V_107
sun5i_critical_clocks	,	V_117
clk_register_divider	,	F_31
reset_mask	,	V_79
mux	,	V_33
parent_rate	,	V_2
kzalloc	,	F_22
clk_register_gate	,	F_41
divider	,	V_92
sun4i_get_mod0_factors	,	F_8
reset_controller_dev	,	V_63
kmalloc	,	F_38
sunxi_divs_clk_setup	,	F_45
ignore	,	V_73
find_last_bit	,	F_37
of_device_id	,	V_104
clk_divider_ops	,	V_103
clk_get	,	F_51
mask	,	V_46
readl	,	F_15
rate_ops	,	V_88
sun4i_get_pll5_factors	,	F_4
writel	,	F_16
match	,	V_108
clk_divs_match	,	V_113
WARN_ON	,	F_42
__fls	,	F_43
BIT	,	F_34
sun4i_get_pll1_factors	,	F_1
sunxi_init_clocks	,	F_50
factors	,	V_22
mux_data	,	V_56
container_of	,	F_33
round_down	,	F_3
"pll5"	,	L_3
sun7i_a20_get_out_factors	,	F_9
gate	,	V_31
reset_controller_register	,	F_44
clk_gate	,	V_30
IS_ERR	,	F_25
