// Seed: 1219798456
`define pp_7 0
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input logic id_1,
    output id_2,
    output id_3,
    input logic id_4,
    output logic id_5,
    input id_6
);
  assign id_2 = id_4;
endmodule
