
Nucleo-F446RE_contactor_and_model.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ab84  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0003306c  0800ad60  0800ad60  0001ad60  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0803ddcc  0803ddcc  00050dd8  2**0
                  CONTENTS
  4 .ARM          00000008  0803ddcc  0803ddcc  0004ddcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0803ddd4  0803ddd4  00050dd8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0803ddd4  0803ddd4  0004ddd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0803ddd8  0803ddd8  0004ddd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000dd8  20000000  0803dddc  00050000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000aa0  20000dd8  0803ebb4  00050dd8  2**2
                  ALLOC
 10 ._user_heap_stack 00001000  20001878  0803ebb4  00051878  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00050dd8  2**0
                  CONTENTS, READONLY
 12 .comment      00000093  00000000  00000000  00050e08  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001aa81  00000000  00000000  00050e9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004743  00000000  00000000  0006b91c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00008199  00000000  00000000  0007005f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000c48  00000000  00000000  000781f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000d7b  00000000  00000000  00078e40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000275ec  00000000  00000000  00079bbb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00018d14  00000000  00000000  000a11a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000f0298  00000000  00000000  000b9ebb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00003588  00000000  00000000  001aa154  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000a5  00000000  00000000  001ad6dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000dd8 	.word	0x20000dd8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800ad3c 	.word	0x0800ad3c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000ddc 	.word	0x20000ddc
 800020c:	0800ad3c 	.word	0x0800ad3c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b98e 	b.w	8000f1c <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f824 	bl	8000c54 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2ulz>:
 8000c18:	b5d0      	push	{r4, r6, r7, lr}
 8000c1a:	4b0c      	ldr	r3, [pc, #48]	; (8000c4c <__aeabi_d2ulz+0x34>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	4606      	mov	r6, r0
 8000c20:	460f      	mov	r7, r1
 8000c22:	f7ff fd09 	bl	8000638 <__aeabi_dmul>
 8000c26:	f000 f97b 	bl	8000f20 <__aeabi_d2uiz>
 8000c2a:	4604      	mov	r4, r0
 8000c2c:	f7ff fc8a 	bl	8000544 <__aeabi_ui2d>
 8000c30:	4b07      	ldr	r3, [pc, #28]	; (8000c50 <__aeabi_d2ulz+0x38>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	f7ff fd00 	bl	8000638 <__aeabi_dmul>
 8000c38:	4602      	mov	r2, r0
 8000c3a:	460b      	mov	r3, r1
 8000c3c:	4630      	mov	r0, r6
 8000c3e:	4639      	mov	r1, r7
 8000c40:	f7ff fb42 	bl	80002c8 <__aeabi_dsub>
 8000c44:	f000 f96c 	bl	8000f20 <__aeabi_d2uiz>
 8000c48:	4621      	mov	r1, r4
 8000c4a:	bdd0      	pop	{r4, r6, r7, pc}
 8000c4c:	3df00000 	.word	0x3df00000
 8000c50:	41f00000 	.word	0x41f00000

08000c54 <__udivmoddi4>:
 8000c54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c58:	9e08      	ldr	r6, [sp, #32]
 8000c5a:	460d      	mov	r5, r1
 8000c5c:	4604      	mov	r4, r0
 8000c5e:	460f      	mov	r7, r1
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d14a      	bne.n	8000cfa <__udivmoddi4+0xa6>
 8000c64:	428a      	cmp	r2, r1
 8000c66:	4694      	mov	ip, r2
 8000c68:	d965      	bls.n	8000d36 <__udivmoddi4+0xe2>
 8000c6a:	fab2 f382 	clz	r3, r2
 8000c6e:	b143      	cbz	r3, 8000c82 <__udivmoddi4+0x2e>
 8000c70:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c74:	f1c3 0220 	rsb	r2, r3, #32
 8000c78:	409f      	lsls	r7, r3
 8000c7a:	fa20 f202 	lsr.w	r2, r0, r2
 8000c7e:	4317      	orrs	r7, r2
 8000c80:	409c      	lsls	r4, r3
 8000c82:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c86:	fa1f f58c 	uxth.w	r5, ip
 8000c8a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c8e:	0c22      	lsrs	r2, r4, #16
 8000c90:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c94:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c98:	fb01 f005 	mul.w	r0, r1, r5
 8000c9c:	4290      	cmp	r0, r2
 8000c9e:	d90a      	bls.n	8000cb6 <__udivmoddi4+0x62>
 8000ca0:	eb1c 0202 	adds.w	r2, ip, r2
 8000ca4:	f101 37ff 	add.w	r7, r1, #4294967295
 8000ca8:	f080 811c 	bcs.w	8000ee4 <__udivmoddi4+0x290>
 8000cac:	4290      	cmp	r0, r2
 8000cae:	f240 8119 	bls.w	8000ee4 <__udivmoddi4+0x290>
 8000cb2:	3902      	subs	r1, #2
 8000cb4:	4462      	add	r2, ip
 8000cb6:	1a12      	subs	r2, r2, r0
 8000cb8:	b2a4      	uxth	r4, r4
 8000cba:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cbe:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cc2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cc6:	fb00 f505 	mul.w	r5, r0, r5
 8000cca:	42a5      	cmp	r5, r4
 8000ccc:	d90a      	bls.n	8000ce4 <__udivmoddi4+0x90>
 8000cce:	eb1c 0404 	adds.w	r4, ip, r4
 8000cd2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cd6:	f080 8107 	bcs.w	8000ee8 <__udivmoddi4+0x294>
 8000cda:	42a5      	cmp	r5, r4
 8000cdc:	f240 8104 	bls.w	8000ee8 <__udivmoddi4+0x294>
 8000ce0:	4464      	add	r4, ip
 8000ce2:	3802      	subs	r0, #2
 8000ce4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000ce8:	1b64      	subs	r4, r4, r5
 8000cea:	2100      	movs	r1, #0
 8000cec:	b11e      	cbz	r6, 8000cf6 <__udivmoddi4+0xa2>
 8000cee:	40dc      	lsrs	r4, r3
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	e9c6 4300 	strd	r4, r3, [r6]
 8000cf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cfa:	428b      	cmp	r3, r1
 8000cfc:	d908      	bls.n	8000d10 <__udivmoddi4+0xbc>
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	f000 80ed 	beq.w	8000ede <__udivmoddi4+0x28a>
 8000d04:	2100      	movs	r1, #0
 8000d06:	e9c6 0500 	strd	r0, r5, [r6]
 8000d0a:	4608      	mov	r0, r1
 8000d0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d10:	fab3 f183 	clz	r1, r3
 8000d14:	2900      	cmp	r1, #0
 8000d16:	d149      	bne.n	8000dac <__udivmoddi4+0x158>
 8000d18:	42ab      	cmp	r3, r5
 8000d1a:	d302      	bcc.n	8000d22 <__udivmoddi4+0xce>
 8000d1c:	4282      	cmp	r2, r0
 8000d1e:	f200 80f8 	bhi.w	8000f12 <__udivmoddi4+0x2be>
 8000d22:	1a84      	subs	r4, r0, r2
 8000d24:	eb65 0203 	sbc.w	r2, r5, r3
 8000d28:	2001      	movs	r0, #1
 8000d2a:	4617      	mov	r7, r2
 8000d2c:	2e00      	cmp	r6, #0
 8000d2e:	d0e2      	beq.n	8000cf6 <__udivmoddi4+0xa2>
 8000d30:	e9c6 4700 	strd	r4, r7, [r6]
 8000d34:	e7df      	b.n	8000cf6 <__udivmoddi4+0xa2>
 8000d36:	b902      	cbnz	r2, 8000d3a <__udivmoddi4+0xe6>
 8000d38:	deff      	udf	#255	; 0xff
 8000d3a:	fab2 f382 	clz	r3, r2
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	f040 8090 	bne.w	8000e64 <__udivmoddi4+0x210>
 8000d44:	1a8a      	subs	r2, r1, r2
 8000d46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d4a:	fa1f fe8c 	uxth.w	lr, ip
 8000d4e:	2101      	movs	r1, #1
 8000d50:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d54:	fb07 2015 	mls	r0, r7, r5, r2
 8000d58:	0c22      	lsrs	r2, r4, #16
 8000d5a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d5e:	fb0e f005 	mul.w	r0, lr, r5
 8000d62:	4290      	cmp	r0, r2
 8000d64:	d908      	bls.n	8000d78 <__udivmoddi4+0x124>
 8000d66:	eb1c 0202 	adds.w	r2, ip, r2
 8000d6a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d6e:	d202      	bcs.n	8000d76 <__udivmoddi4+0x122>
 8000d70:	4290      	cmp	r0, r2
 8000d72:	f200 80cb 	bhi.w	8000f0c <__udivmoddi4+0x2b8>
 8000d76:	4645      	mov	r5, r8
 8000d78:	1a12      	subs	r2, r2, r0
 8000d7a:	b2a4      	uxth	r4, r4
 8000d7c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d80:	fb07 2210 	mls	r2, r7, r0, r2
 8000d84:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d88:	fb0e fe00 	mul.w	lr, lr, r0
 8000d8c:	45a6      	cmp	lr, r4
 8000d8e:	d908      	bls.n	8000da2 <__udivmoddi4+0x14e>
 8000d90:	eb1c 0404 	adds.w	r4, ip, r4
 8000d94:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d98:	d202      	bcs.n	8000da0 <__udivmoddi4+0x14c>
 8000d9a:	45a6      	cmp	lr, r4
 8000d9c:	f200 80bb 	bhi.w	8000f16 <__udivmoddi4+0x2c2>
 8000da0:	4610      	mov	r0, r2
 8000da2:	eba4 040e 	sub.w	r4, r4, lr
 8000da6:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000daa:	e79f      	b.n	8000cec <__udivmoddi4+0x98>
 8000dac:	f1c1 0720 	rsb	r7, r1, #32
 8000db0:	408b      	lsls	r3, r1
 8000db2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000db6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dba:	fa05 f401 	lsl.w	r4, r5, r1
 8000dbe:	fa20 f307 	lsr.w	r3, r0, r7
 8000dc2:	40fd      	lsrs	r5, r7
 8000dc4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dc8:	4323      	orrs	r3, r4
 8000dca:	fbb5 f8f9 	udiv	r8, r5, r9
 8000dce:	fa1f fe8c 	uxth.w	lr, ip
 8000dd2:	fb09 5518 	mls	r5, r9, r8, r5
 8000dd6:	0c1c      	lsrs	r4, r3, #16
 8000dd8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ddc:	fb08 f50e 	mul.w	r5, r8, lr
 8000de0:	42a5      	cmp	r5, r4
 8000de2:	fa02 f201 	lsl.w	r2, r2, r1
 8000de6:	fa00 f001 	lsl.w	r0, r0, r1
 8000dea:	d90b      	bls.n	8000e04 <__udivmoddi4+0x1b0>
 8000dec:	eb1c 0404 	adds.w	r4, ip, r4
 8000df0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000df4:	f080 8088 	bcs.w	8000f08 <__udivmoddi4+0x2b4>
 8000df8:	42a5      	cmp	r5, r4
 8000dfa:	f240 8085 	bls.w	8000f08 <__udivmoddi4+0x2b4>
 8000dfe:	f1a8 0802 	sub.w	r8, r8, #2
 8000e02:	4464      	add	r4, ip
 8000e04:	1b64      	subs	r4, r4, r5
 8000e06:	b29d      	uxth	r5, r3
 8000e08:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e0c:	fb09 4413 	mls	r4, r9, r3, r4
 8000e10:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e14:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e18:	45a6      	cmp	lr, r4
 8000e1a:	d908      	bls.n	8000e2e <__udivmoddi4+0x1da>
 8000e1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e20:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e24:	d26c      	bcs.n	8000f00 <__udivmoddi4+0x2ac>
 8000e26:	45a6      	cmp	lr, r4
 8000e28:	d96a      	bls.n	8000f00 <__udivmoddi4+0x2ac>
 8000e2a:	3b02      	subs	r3, #2
 8000e2c:	4464      	add	r4, ip
 8000e2e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e32:	fba3 9502 	umull	r9, r5, r3, r2
 8000e36:	eba4 040e 	sub.w	r4, r4, lr
 8000e3a:	42ac      	cmp	r4, r5
 8000e3c:	46c8      	mov	r8, r9
 8000e3e:	46ae      	mov	lr, r5
 8000e40:	d356      	bcc.n	8000ef0 <__udivmoddi4+0x29c>
 8000e42:	d053      	beq.n	8000eec <__udivmoddi4+0x298>
 8000e44:	b156      	cbz	r6, 8000e5c <__udivmoddi4+0x208>
 8000e46:	ebb0 0208 	subs.w	r2, r0, r8
 8000e4a:	eb64 040e 	sbc.w	r4, r4, lr
 8000e4e:	fa04 f707 	lsl.w	r7, r4, r7
 8000e52:	40ca      	lsrs	r2, r1
 8000e54:	40cc      	lsrs	r4, r1
 8000e56:	4317      	orrs	r7, r2
 8000e58:	e9c6 7400 	strd	r7, r4, [r6]
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	2100      	movs	r1, #0
 8000e60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e64:	f1c3 0120 	rsb	r1, r3, #32
 8000e68:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e6c:	fa20 f201 	lsr.w	r2, r0, r1
 8000e70:	fa25 f101 	lsr.w	r1, r5, r1
 8000e74:	409d      	lsls	r5, r3
 8000e76:	432a      	orrs	r2, r5
 8000e78:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e7c:	fa1f fe8c 	uxth.w	lr, ip
 8000e80:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e84:	fb07 1510 	mls	r5, r7, r0, r1
 8000e88:	0c11      	lsrs	r1, r2, #16
 8000e8a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e8e:	fb00 f50e 	mul.w	r5, r0, lr
 8000e92:	428d      	cmp	r5, r1
 8000e94:	fa04 f403 	lsl.w	r4, r4, r3
 8000e98:	d908      	bls.n	8000eac <__udivmoddi4+0x258>
 8000e9a:	eb1c 0101 	adds.w	r1, ip, r1
 8000e9e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ea2:	d22f      	bcs.n	8000f04 <__udivmoddi4+0x2b0>
 8000ea4:	428d      	cmp	r5, r1
 8000ea6:	d92d      	bls.n	8000f04 <__udivmoddi4+0x2b0>
 8000ea8:	3802      	subs	r0, #2
 8000eaa:	4461      	add	r1, ip
 8000eac:	1b49      	subs	r1, r1, r5
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	fbb1 f5f7 	udiv	r5, r1, r7
 8000eb4:	fb07 1115 	mls	r1, r7, r5, r1
 8000eb8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ebc:	fb05 f10e 	mul.w	r1, r5, lr
 8000ec0:	4291      	cmp	r1, r2
 8000ec2:	d908      	bls.n	8000ed6 <__udivmoddi4+0x282>
 8000ec4:	eb1c 0202 	adds.w	r2, ip, r2
 8000ec8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ecc:	d216      	bcs.n	8000efc <__udivmoddi4+0x2a8>
 8000ece:	4291      	cmp	r1, r2
 8000ed0:	d914      	bls.n	8000efc <__udivmoddi4+0x2a8>
 8000ed2:	3d02      	subs	r5, #2
 8000ed4:	4462      	add	r2, ip
 8000ed6:	1a52      	subs	r2, r2, r1
 8000ed8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000edc:	e738      	b.n	8000d50 <__udivmoddi4+0xfc>
 8000ede:	4631      	mov	r1, r6
 8000ee0:	4630      	mov	r0, r6
 8000ee2:	e708      	b.n	8000cf6 <__udivmoddi4+0xa2>
 8000ee4:	4639      	mov	r1, r7
 8000ee6:	e6e6      	b.n	8000cb6 <__udivmoddi4+0x62>
 8000ee8:	4610      	mov	r0, r2
 8000eea:	e6fb      	b.n	8000ce4 <__udivmoddi4+0x90>
 8000eec:	4548      	cmp	r0, r9
 8000eee:	d2a9      	bcs.n	8000e44 <__udivmoddi4+0x1f0>
 8000ef0:	ebb9 0802 	subs.w	r8, r9, r2
 8000ef4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ef8:	3b01      	subs	r3, #1
 8000efa:	e7a3      	b.n	8000e44 <__udivmoddi4+0x1f0>
 8000efc:	4645      	mov	r5, r8
 8000efe:	e7ea      	b.n	8000ed6 <__udivmoddi4+0x282>
 8000f00:	462b      	mov	r3, r5
 8000f02:	e794      	b.n	8000e2e <__udivmoddi4+0x1da>
 8000f04:	4640      	mov	r0, r8
 8000f06:	e7d1      	b.n	8000eac <__udivmoddi4+0x258>
 8000f08:	46d0      	mov	r8, sl
 8000f0a:	e77b      	b.n	8000e04 <__udivmoddi4+0x1b0>
 8000f0c:	3d02      	subs	r5, #2
 8000f0e:	4462      	add	r2, ip
 8000f10:	e732      	b.n	8000d78 <__udivmoddi4+0x124>
 8000f12:	4608      	mov	r0, r1
 8000f14:	e70a      	b.n	8000d2c <__udivmoddi4+0xd8>
 8000f16:	4464      	add	r4, ip
 8000f18:	3802      	subs	r0, #2
 8000f1a:	e742      	b.n	8000da2 <__udivmoddi4+0x14e>

08000f1c <__aeabi_idiv0>:
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop

08000f20 <__aeabi_d2uiz>:
 8000f20:	004a      	lsls	r2, r1, #1
 8000f22:	d211      	bcs.n	8000f48 <__aeabi_d2uiz+0x28>
 8000f24:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000f28:	d211      	bcs.n	8000f4e <__aeabi_d2uiz+0x2e>
 8000f2a:	d50d      	bpl.n	8000f48 <__aeabi_d2uiz+0x28>
 8000f2c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000f30:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000f34:	d40e      	bmi.n	8000f54 <__aeabi_d2uiz+0x34>
 8000f36:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000f3a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000f3e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000f42:	fa23 f002 	lsr.w	r0, r3, r2
 8000f46:	4770      	bx	lr
 8000f48:	f04f 0000 	mov.w	r0, #0
 8000f4c:	4770      	bx	lr
 8000f4e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000f52:	d102      	bne.n	8000f5a <__aeabi_d2uiz+0x3a>
 8000f54:	f04f 30ff 	mov.w	r0, #4294967295
 8000f58:	4770      	bx	lr
 8000f5a:	f04f 0000 	mov.w	r0, #0
 8000f5e:	4770      	bx	lr

08000f60 <getCellFaults>:
    // Get the lower 4 bits of module and cell
    result |= (cell->module & 0x0F) << 12;
    result |= (cell->cell & 0x0F) << 8;

    // Concatenate all the booleans
    result |= (cell->power_rail & 0x01) << 7;
 8000f60:	7f02      	ldrb	r2, [r0, #28]
    result |= (cell->module & 0x0F) << 12;
 8000f62:	7803      	ldrb	r3, [r0, #0]
    result |= (cell->power_rail & 0x01) << 7;
 8000f64:	01d2      	lsls	r2, r2, #7
    result |= (cell->over_voltage & 0x01) << 5;
    result |= (cell->under_voltage & 0x01) << 4;
    result |= (cell->over_temp & 0x01) << 3;
    result |= (cell->under_temp & 0x01) << 2;
    result |= (cell->over_current & 0x01) << 1;
    result |= (cell->under_current & 0x01);
 8000f66:	ea42 3203 	orr.w	r2, r2, r3, lsl #12
 8000f6a:	f890 3023 	ldrb.w	r3, [r0, #35]	; 0x23
 8000f6e:	4313      	orrs	r3, r2
    result |= (cell->comm & 0x01) << 6;
 8000f70:	7f42      	ldrb	r2, [r0, #29]
    result |= (cell->under_current & 0x01);
 8000f72:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
    result |= (cell->over_voltage & 0x01) << 5;
 8000f76:	7f82      	ldrb	r2, [r0, #30]
    result |= (cell->under_current & 0x01);
 8000f78:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
    result |= (cell->under_voltage & 0x01) << 4;
 8000f7c:	7fc2      	ldrb	r2, [r0, #31]
    result |= (cell->under_current & 0x01);
 8000f7e:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
    result |= (cell->over_temp & 0x01) << 3;
 8000f82:	f890 2020 	ldrb.w	r2, [r0, #32]
    result |= (cell->under_current & 0x01);
 8000f86:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
    result |= (cell->under_temp & 0x01) << 2;
 8000f8a:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
    result |= (cell->under_current & 0x01);
 8000f8e:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
    result |= (cell->over_current & 0x01) << 1;
 8000f92:	f890 2022 	ldrb.w	r2, [r0, #34]	; 0x22
    result |= (cell->under_current & 0x01);
 8000f96:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
    result |= (cell->cell & 0x0F) << 8;
 8000f9a:	7842      	ldrb	r2, [r0, #1]
 8000f9c:	0212      	lsls	r2, r2, #8
 8000f9e:	f402 6270 	and.w	r2, r2, #3840	; 0xf00
    result |= (cell->under_current & 0x01);
 8000fa2:	ea43 0002 	orr.w	r0, r3, r2

    return result;
}
 8000fa6:	b280      	uxth	r0, r0
 8000fa8:	4770      	bx	lr
	...

08000fac <startupSequence>:
float thermistor_resistance; // Calculated unknown resistance from checkVIT
float cell_vref; 			 // measurement voltage for vref
float soc; 					 // State of Charge
float sop; 					 // State of Power

int startupSequence(void){
 8000fac:	b5f0      	push	{r4, r5, r6, r7, lr}
	//
	// Negative Contactor Enable
	//

	// Send high Signal to NEG_LSD_OUTPUT
	HAL_GPIO_WritePin(NEG_LSD_OUTPUT_GPIO, NEG_LSD_OUTPUT_PIN, 1);
 8000fae:	486c      	ldr	r0, [pc, #432]	; (8001160 <startupSequence+0x1b4>)
int startupSequence(void){
 8000fb0:	b085      	sub	sp, #20
	HAL_GPIO_WritePin(NEG_LSD_OUTPUT_GPIO, NEG_LSD_OUTPUT_PIN, 1);
 8000fb2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	f001 ff04 	bl	8002dc4 <HAL_GPIO_WritePin>

	// Read NEG_LSD_INPUT
		// If high, proceed, else EPO/return -1
		if (!HAL_GPIO_ReadPin(NEG_LSD_INPUT_GPIO, NEG_LSD_INPUT_PIN)){ return -1; }
 8000fbc:	4868      	ldr	r0, [pc, #416]	; (8001160 <startupSequence+0x1b4>)
 8000fbe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fc2:	f001 fef9 	bl	8002db8 <HAL_GPIO_ReadPin>
 8000fc6:	b918      	cbnz	r0, 8000fd0 <startupSequence+0x24>
 8000fc8:	f04f 30ff 	mov.w	r0, #4294967295
		// If connected (low for nand, high for and, between HSD and LSD), proceed, else EPO/return 0
		if (!HAL_GPIO_ReadPin(PRE_CON_INPUT_GPIO, PRE_CON_INPUT_PIN)){ return -1; }

	// Start-up Sequence Concluded Successfully
	return 0;
}
 8000fcc:	b005      	add	sp, #20
 8000fce:	bdf0      	pop	{r4, r5, r6, r7, pc}
	HAL_GPIO_WritePin(NEG_HSD_OUTPUT_GPIO, NEG_HSD_OUTPUT_PIN, 1);
 8000fd0:	4864      	ldr	r0, [pc, #400]	; (8001164 <startupSequence+0x1b8>)
 8000fd2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fd6:	2201      	movs	r2, #1
 8000fd8:	f001 fef4 	bl	8002dc4 <HAL_GPIO_WritePin>
		if (!HAL_GPIO_ReadPin(NEG_LSD_INPUT_GPIO, NEG_LSD_INPUT_PIN)){ return -1; }
 8000fdc:	4860      	ldr	r0, [pc, #384]	; (8001160 <startupSequence+0x1b4>)
 8000fde:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fe2:	f001 fee9 	bl	8002db8 <HAL_GPIO_ReadPin>
 8000fe6:	2800      	cmp	r0, #0
 8000fe8:	d0ee      	beq.n	8000fc8 <startupSequence+0x1c>
		if (HAL_GPIO_ReadPin(NEG_CON_INPUT_GPIO, NEG_CON_INPUT_PIN)){ return -1; }
 8000fea:	485f      	ldr	r0, [pc, #380]	; (8001168 <startupSequence+0x1bc>)
 8000fec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ff0:	f001 fee2 	bl	8002db8 <HAL_GPIO_ReadPin>
 8000ff4:	2800      	cmp	r0, #0
 8000ff6:	d1e7      	bne.n	8000fc8 <startupSequence+0x1c>
	HAL_GPIO_WritePin(PRE_LSD_OUTPUT_GPIO, PRE_LSD_OUTPUT_PIN, 1);
 8000ff8:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8000ffc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001000:	f500 3002 	add.w	r0, r0, #133120	; 0x20800
 8001004:	2201      	movs	r2, #1
 8001006:	f001 fedd 	bl	8002dc4 <HAL_GPIO_WritePin>
		if (!HAL_GPIO_ReadPin(PRE_LSD_INPUT_GPIO, PRE_LSD_INPUT_PIN)){ return -1; }
 800100a:	4858      	ldr	r0, [pc, #352]	; (800116c <startupSequence+0x1c0>)
 800100c:	2104      	movs	r1, #4
 800100e:	f001 fed3 	bl	8002db8 <HAL_GPIO_ReadPin>
 8001012:	2800      	cmp	r0, #0
 8001014:	d0d8      	beq.n	8000fc8 <startupSequence+0x1c>
	HAL_GPIO_WritePin(PRE_HSD_OUTPUT_GPIO, PRE_HSD_OUTPUT_PIN, 1);
 8001016:	4853      	ldr	r0, [pc, #332]	; (8001164 <startupSequence+0x1b8>)
 8001018:	2120      	movs	r1, #32
 800101a:	2201      	movs	r2, #1
 800101c:	f001 fed2 	bl	8002dc4 <HAL_GPIO_WritePin>
		if (!HAL_GPIO_ReadPin(PRE_HSD_INPUT_GPIO, PRE_HSD_INPUT_PIN)){ return -1; }
 8001020:	4850      	ldr	r0, [pc, #320]	; (8001164 <startupSequence+0x1b8>)
 8001022:	2110      	movs	r1, #16
 8001024:	f001 fec8 	bl	8002db8 <HAL_GPIO_ReadPin>
 8001028:	2800      	cmp	r0, #0
 800102a:	d0cd      	beq.n	8000fc8 <startupSequence+0x1c>
		if (HAL_GPIO_ReadPin(PRE_CON_INPUT_GPIO, PRE_CON_INPUT_PIN)){ return -1; }
 800102c:	484c      	ldr	r0, [pc, #304]	; (8001160 <startupSequence+0x1b4>)
 800102e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001032:	f001 fec1 	bl	8002db8 <HAL_GPIO_ReadPin>
 8001036:	2800      	cmp	r0, #0
 8001038:	d1c6      	bne.n	8000fc8 <startupSequence+0x1c>
		while (pre_charge_voltage < PRE_CHG_PACK_VOLT) {
 800103a:	4d4d      	ldr	r5, [pc, #308]	; (8001170 <startupSequence+0x1c4>)
		    HAL_ADC_Start_DMA(&hadc1,(uint32_t *) cell_analog_values, 3); // Start Analog to Digital conversion
 800103c:	4f4d      	ldr	r7, [pc, #308]	; (8001174 <startupSequence+0x1c8>)
 800103e:	4e4e      	ldr	r6, [pc, #312]	; (8001178 <startupSequence+0x1cc>)
		while (pre_charge_voltage < PRE_CHG_PACK_VOLT) {
 8001040:	ed95 7a00 	vldr	s14, [r5]
 8001044:	eef0 7a08 	vmov.f32	s15, #8	; 0x40400000  3.0
 8001048:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800104c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001050:	d43f      	bmi.n	80010d2 <startupSequence+0x126>
	HAL_GPIO_WritePin(POS_LSD_OUTPUT_GPIO, POS_LSD_OUTPUT_PIN, 1);
 8001052:	2201      	movs	r2, #1
 8001054:	4843      	ldr	r0, [pc, #268]	; (8001164 <startupSequence+0x1b8>)
 8001056:	4611      	mov	r1, r2
 8001058:	f001 feb4 	bl	8002dc4 <HAL_GPIO_WritePin>
		if (!HAL_GPIO_ReadPin(POS_LSD_INPUT_GPIO, POS_LSD_INPUT_PIN)){ return -1; }
 800105c:	4840      	ldr	r0, [pc, #256]	; (8001160 <startupSequence+0x1b4>)
 800105e:	2102      	movs	r1, #2
 8001060:	f001 feaa 	bl	8002db8 <HAL_GPIO_ReadPin>
 8001064:	2800      	cmp	r0, #0
 8001066:	d0af      	beq.n	8000fc8 <startupSequence+0x1c>
	HAL_GPIO_WritePin(POS_HSD_OUTPUT_GPIO, POS_HSD_OUTPUT_PIN, 1);
 8001068:	483d      	ldr	r0, [pc, #244]	; (8001160 <startupSequence+0x1b4>)
 800106a:	2108      	movs	r1, #8
 800106c:	2201      	movs	r2, #1
 800106e:	f001 fea9 	bl	8002dc4 <HAL_GPIO_WritePin>
		if (!HAL_GPIO_ReadPin(POS_HSD_INPUT_GPIO, POS_HSD_INPUT_PIN)){ return -1; }
 8001072:	483b      	ldr	r0, [pc, #236]	; (8001160 <startupSequence+0x1b4>)
 8001074:	2104      	movs	r1, #4
 8001076:	f001 fe9f 	bl	8002db8 <HAL_GPIO_ReadPin>
 800107a:	2800      	cmp	r0, #0
 800107c:	d0a4      	beq.n	8000fc8 <startupSequence+0x1c>
		if (HAL_GPIO_ReadPin(POS_CON_INPUT_GPIO, POS_CON_INPUT_PIN)){ return -1; }
 800107e:	4838      	ldr	r0, [pc, #224]	; (8001160 <startupSequence+0x1b4>)
 8001080:	2101      	movs	r1, #1
 8001082:	f001 fe99 	bl	8002db8 <HAL_GPIO_ReadPin>
 8001086:	4602      	mov	r2, r0
 8001088:	2800      	cmp	r0, #0
 800108a:	d19d      	bne.n	8000fc8 <startupSequence+0x1c>
	HAL_GPIO_WritePin(PRE_HSD_OUTPUT_GPIO, PRE_HSD_OUTPUT_PIN, 0);
 800108c:	4835      	ldr	r0, [pc, #212]	; (8001164 <startupSequence+0x1b8>)
 800108e:	2120      	movs	r1, #32
 8001090:	f001 fe98 	bl	8002dc4 <HAL_GPIO_WritePin>
		if (HAL_GPIO_ReadPin(PRE_HSD_INPUT_GPIO, PRE_HSD_INPUT_PIN)){ return -1; }
 8001094:	4833      	ldr	r0, [pc, #204]	; (8001164 <startupSequence+0x1b8>)
 8001096:	2110      	movs	r1, #16
 8001098:	f001 fe8e 	bl	8002db8 <HAL_GPIO_ReadPin>
 800109c:	4602      	mov	r2, r0
 800109e:	2800      	cmp	r0, #0
 80010a0:	d192      	bne.n	8000fc8 <startupSequence+0x1c>
	HAL_GPIO_WritePin(PRE_LSD_OUTPUT_GPIO, PRE_LSD_OUTPUT_PIN, 0);
 80010a2:	482f      	ldr	r0, [pc, #188]	; (8001160 <startupSequence+0x1b4>)
 80010a4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010a8:	f001 fe8c 	bl	8002dc4 <HAL_GPIO_WritePin>
		if (HAL_GPIO_ReadPin(PRE_LSD_INPUT_GPIO, PRE_LSD_INPUT_PIN)){ return -1; }
 80010ac:	482f      	ldr	r0, [pc, #188]	; (800116c <startupSequence+0x1c0>)
 80010ae:	2104      	movs	r1, #4
 80010b0:	f001 fe82 	bl	8002db8 <HAL_GPIO_ReadPin>
 80010b4:	2800      	cmp	r0, #0
 80010b6:	d187      	bne.n	8000fc8 <startupSequence+0x1c>
		if (!HAL_GPIO_ReadPin(PRE_CON_INPUT_GPIO, PRE_CON_INPUT_PIN)){ return -1; }
 80010b8:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80010bc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010c0:	f500 3002 	add.w	r0, r0, #133120	; 0x20800
 80010c4:	f001 fe78 	bl	8002db8 <HAL_GPIO_ReadPin>
 80010c8:	fab0 f080 	clz	r0, r0
 80010cc:	0940      	lsrs	r0, r0, #5
 80010ce:	4240      	negs	r0, r0
 80010d0:	e77c      	b.n	8000fcc <startupSequence+0x20>
		    HAL_ADC_Start_DMA(&hadc1,(uint32_t *) cell_analog_values, 3); // Start Analog to Digital conversion
 80010d2:	2203      	movs	r2, #3
 80010d4:	4927      	ldr	r1, [pc, #156]	; (8001174 <startupSequence+0x1c8>)
 80010d6:	4630      	mov	r0, r6
 80010d8:	f000 ff6e 	bl	8001fb8 <HAL_ADC_Start_DMA>
		    HAL_ADC_PollForConversion(&hadc1, 1000);					 // Poll Value Read
 80010dc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80010e0:	4630      	mov	r0, r6
 80010e2:	f000 ff15 	bl	8001f10 <HAL_ADC_PollForConversion>
		    pre_charge_voltage = (float)cell_analog_values[0]/1000;   // Store Value in (mV) form (V)
 80010e6:	883b      	ldrh	r3, [r7, #0]
 80010e8:	eddf 6a24 	vldr	s13, [pc, #144]	; 800117c <startupSequence+0x1d0>
		    sprintf(IntPartStr, "%02X", intPart);
 80010ec:	4924      	ldr	r1, [pc, #144]	; (8001180 <startupSequence+0x1d4>)
		    pre_charge_voltage = (float)cell_analog_values[0]/1000;   // Store Value in (mV) form (V)
 80010ee:	ee07 3a10 	vmov	s14, r3
 80010f2:	eeb8 7a47 	vcvt.f32.u32	s14, s14
		    sprintf(IntPartStr, "%02X", intPart);
 80010f6:	4668      	mov	r0, sp
		    pre_charge_voltage = (float)cell_analog_values[0]/1000;   // Store Value in (mV) form (V)
 80010f8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010fc:	edc5 7a00 	vstr	s15, [r5]
		    uint16_t intPart = (uint16_t)pre_charge_voltage;
 8001100:	eefc 7ae7 	vcvt.u32.f32	s15, s15
		    sprintf(IntPartStr, "%02X", intPart);
 8001104:	ee17 3a90 	vmov	r3, s15
 8001108:	b29c      	uxth	r4, r3
 800110a:	4622      	mov	r2, r4
 800110c:	f007 fada 	bl	80086c4 <siprintf>
		    uint16_t fracPart = (uint16_t)((pre_charge_voltage - intPart) * 100);
 8001110:	ee07 4a90 	vmov	s15, r4
 8001114:	ed95 7a00 	vldr	s14, [r5]
		    sprintf(FracPartStr, "%02X", fracPart);
 8001118:	4919      	ldr	r1, [pc, #100]	; (8001180 <startupSequence+0x1d4>)
		    uint16_t fracPart = (uint16_t)((pre_charge_voltage - intPart) * 100);
 800111a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		    sprintf(FracPartStr, "%02X", fracPart);
 800111e:	a801      	add	r0, sp, #4
		    uint16_t fracPart = (uint16_t)((pre_charge_voltage - intPart) * 100);
 8001120:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001124:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8001184 <startupSequence+0x1d8>
 8001128:	ee67 7a87 	vmul.f32	s15, s15, s14
 800112c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
		    sprintf(FracPartStr, "%02X", fracPart);
 8001130:	ee17 3a90 	vmov	r3, s15
 8001134:	b29a      	uxth	r2, r3
 8001136:	f007 fac5 	bl	80086c4 <siprintf>
		    sprintf(ResultStr, "%s.%s\r\n", IntPartStr, FracPartStr);
 800113a:	ab01      	add	r3, sp, #4
 800113c:	466a      	mov	r2, sp
 800113e:	4912      	ldr	r1, [pc, #72]	; (8001188 <startupSequence+0x1dc>)
 8001140:	a802      	add	r0, sp, #8
 8001142:	f007 fabf 	bl	80086c4 <siprintf>
		    HAL_UART_Transmit(&huart2, (uint8_t*)ResultStr, sizeof(ResultStr), 100);
 8001146:	2208      	movs	r2, #8
 8001148:	2364      	movs	r3, #100	; 0x64
 800114a:	eb0d 0102 	add.w	r1, sp, r2
 800114e:	480f      	ldr	r0, [pc, #60]	; (800118c <startupSequence+0x1e0>)
 8001150:	f002 fa39 	bl	80035c6 <HAL_UART_Transmit>
		    HAL_Delay(1000);
 8001154:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001158:	f000 fe0e 	bl	8001d78 <HAL_Delay>
 800115c:	e770      	b.n	8001040 <startupSequence+0x94>
 800115e:	bf00      	nop
 8001160:	40020800 	.word	0x40020800
 8001164:	40020400 	.word	0x40020400
 8001168:	40020000 	.word	0x40020000
 800116c:	40020c00 	.word	0x40020c00
 8001170:	20001664 	.word	0x20001664
 8001174:	2000152c 	.word	0x2000152c
 8001178:	20001540 	.word	0x20001540
 800117c:	447a0000 	.word	0x447a0000
 8001180:	0800b274 	.word	0x0800b274
 8001184:	42c80000 	.word	0x42c80000
 8001188:	0800b28d 	.word	0x0800b28d
 800118c:	20001618 	.word	0x20001618

08001190 <checkStatusTransmit>:

void checkStatusTransmit(Cell* cell){
 8001190:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001194:	ed2d 8b02 	vpush	{d8}

	// append id, mod and cell number to sensor reading
    HAL_ADC_Start_DMA(&hadc1,(uint32_t *) cell_analog_values, 3); // Start Analog to Digital conversion
 8001198:	4db1      	ldr	r5, [pc, #708]	; (8001460 <checkStatusTransmit+0x2d0>)
	HAL_ADC_PollForConversion(&hadc1, 1000);					 // Poll Value Read
	cell_voltage = (float)cell_analog_values[1]/1000;   // Store Value in (mV) form (V)
 800119a:	f8df 831c 	ldr.w	r8, [pc, #796]	; 80014b8 <checkStatusTransmit+0x328>
	cell_vref = (float)cell_analog_values[2]/1000;

	// calculate I = cell_voltage / known R
	cell_current = cell_voltage / known_resistance;
 800119e:	4fb1      	ldr	r7, [pc, #708]	; (8001464 <checkStatusTransmit+0x2d4>)

	// calculate thermistor R = (Vref - V) /I
	thermistor_resistance = (cell_vref - cell_voltage) / cell_current;
 80011a0:	f8df 9318 	ldr.w	r9, [pc, #792]	; 80014bc <checkStatusTransmit+0x32c>
	uint16_t intPart = (uint16_t)cell_voltage;
	char IntPartStr[3];
	sprintf(IntPartStr, "%02X", intPart);

	// Convert the fractional part to a hexadecimal string
	uint16_t fracPart = (uint16_t)((cell_voltage - intPart) * 100);
 80011a4:	ed9f 8ab0 	vldr	s16, [pc, #704]	; 8001468 <checkStatusTransmit+0x2d8>
void checkStatusTransmit(Cell* cell){
 80011a8:	b08f      	sub	sp, #60	; 0x3c
 80011aa:	4604      	mov	r4, r0
    HAL_ADC_Start_DMA(&hadc1,(uint32_t *) cell_analog_values, 3); // Start Analog to Digital conversion
 80011ac:	2203      	movs	r2, #3
 80011ae:	4629      	mov	r1, r5
 80011b0:	48ae      	ldr	r0, [pc, #696]	; (800146c <checkStatusTransmit+0x2dc>)
 80011b2:	f000 ff01 	bl	8001fb8 <HAL_ADC_Start_DMA>
	HAL_ADC_PollForConversion(&hadc1, 1000);					 // Poll Value Read
 80011b6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80011ba:	48ac      	ldr	r0, [pc, #688]	; (800146c <checkStatusTransmit+0x2dc>)
 80011bc:	f000 fea8 	bl	8001f10 <HAL_ADC_PollForConversion>
	cell_voltage = (float)cell_analog_values[1]/1000;   // Store Value in (mV) form (V)
 80011c0:	886b      	ldrh	r3, [r5, #2]
 80011c2:	ed9f 6aab 	vldr	s12, [pc, #684]	; 8001470 <checkStatusTransmit+0x2e0>
	sprintf(mod_numStr, "%1X", mod_num);
 80011c6:	49ab      	ldr	r1, [pc, #684]	; (8001474 <checkStatusTransmit+0x2e4>)
	cell_voltage = (float)cell_analog_values[1]/1000;   // Store Value in (mV) form (V)
 80011c8:	ee07 3a90 	vmov	s15, r3
 80011cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
	cell_vref = (float)cell_analog_values[2]/1000;
 80011d0:	88ab      	ldrh	r3, [r5, #4]
	cell_voltage = (float)cell_analog_values[1]/1000;   // Store Value in (mV) form (V)
 80011d2:	ee87 7a86 	vdiv.f32	s14, s15, s12
	sprintf(mod_numStr, "%1X", mod_num);
 80011d6:	a803      	add	r0, sp, #12
	sprintf(IntPartStr, "%02X", intPart);
 80011d8:	ad05      	add	r5, sp, #20
	char FracPartStr[3];
	sprintf(FracPartStr, "%02X", fracPart);
 80011da:	ae06      	add	r6, sp, #24
	cell_vref = (float)cell_analog_values[2]/1000;
 80011dc:	ee06 3a90 	vmov	s13, r3
 80011e0:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80011e4:	4ba4      	ldr	r3, [pc, #656]	; (8001478 <checkStatusTransmit+0x2e8>)
	cell_voltage = (float)cell_analog_values[1]/1000;   // Store Value in (mV) form (V)
 80011e6:	ed88 7a00 	vstr	s14, [r8]
	cell_vref = (float)cell_analog_values[2]/1000;
 80011ea:	eec6 7a86 	vdiv.f32	s15, s13, s12
	cell_current = cell_voltage / known_resistance;
 80011ee:	ed9f 6aa3 	vldr	s12, [pc, #652]	; 800147c <checkStatusTransmit+0x2ec>
	cell_vref = (float)cell_analog_values[2]/1000;
 80011f2:	edc3 7a00 	vstr	s15, [r3]
	cell_current = cell_voltage / known_resistance;
 80011f6:	eec7 6a06 	vdiv.f32	s13, s14, s12
	thermistor_resistance = (cell_vref - cell_voltage) / cell_current;
 80011fa:	ee77 7ac7 	vsub.f32	s15, s15, s14
	cell_current = cell_voltage / known_resistance;
 80011fe:	edc7 6a00 	vstr	s13, [r7]
	thermistor_resistance = (cell_vref - cell_voltage) / cell_current;
 8001202:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001206:	ed89 7a00 	vstr	s14, [r9]
	sprintf(mod_numStr, "%1X", mod_num);
 800120a:	7822      	ldrb	r2, [r4, #0]
 800120c:	f007 fa5a 	bl	80086c4 <siprintf>
	sprintf(cell_numStr, "%1X", cell_num);
 8001210:	7862      	ldrb	r2, [r4, #1]
 8001212:	4998      	ldr	r1, [pc, #608]	; (8001474 <checkStatusTransmit+0x2e4>)
 8001214:	a804      	add	r0, sp, #16
 8001216:	f007 fa55 	bl	80086c4 <siprintf>
    Fault = getCellFaults(cell);
 800121a:	4620      	mov	r0, r4
 800121c:	f7ff fea0 	bl	8000f60 <getCellFaults>
    sprintf(FaultStr, "%04X", Fault);
 8001220:	4997      	ldr	r1, [pc, #604]	; (8001480 <checkStatusTransmit+0x2f0>)
    Fault = getCellFaults(cell);
 8001222:	4602      	mov	r2, r0
    sprintf(FaultStr, "%04X", Fault);
 8001224:	a807      	add	r0, sp, #28
 8001226:	f007 fa4d 	bl	80086c4 <siprintf>
	sprintf(FaultResultStr, "7%s\r\n", FaultStr);
 800122a:	4996      	ldr	r1, [pc, #600]	; (8001484 <checkStatusTransmit+0x2f4>)
 800122c:	aa07      	add	r2, sp, #28
 800122e:	a809      	add	r0, sp, #36	; 0x24
 8001230:	f007 fa48 	bl	80086c4 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)FaultResultStr, sizeof(FaultResultStr), 100);
 8001234:	2364      	movs	r3, #100	; 0x64
 8001236:	2207      	movs	r2, #7
 8001238:	a909      	add	r1, sp, #36	; 0x24
 800123a:	4893      	ldr	r0, [pc, #588]	; (8001488 <checkStatusTransmit+0x2f8>)
 800123c:	f002 f9c3 	bl	80035c6 <HAL_UART_Transmit>
	uint16_t intPart = (uint16_t)cell_voltage;
 8001240:	edd8 7a00 	vldr	s15, [r8]
	sprintf(IntPartStr, "%02X", intPart);
 8001244:	4991      	ldr	r1, [pc, #580]	; (800148c <checkStatusTransmit+0x2fc>)
	uint16_t intPart = (uint16_t)cell_voltage;
 8001246:	eefc 7ae7 	vcvt.u32.f32	s15, s15
	sprintf(IntPartStr, "%02X", intPart);
 800124a:	4628      	mov	r0, r5
 800124c:	ee17 3a90 	vmov	r3, s15
 8001250:	b29c      	uxth	r4, r3
 8001252:	4622      	mov	r2, r4
 8001254:	f007 fa36 	bl	80086c4 <siprintf>
	uint16_t fracPart = (uint16_t)((cell_voltage - intPart) * 100);
 8001258:	ee07 4a90 	vmov	s15, r4
 800125c:	ed98 7a00 	vldr	s14, [r8]
	sprintf(FracPartStr, "%02X", fracPart);
 8001260:	498a      	ldr	r1, [pc, #552]	; (800148c <checkStatusTransmit+0x2fc>)
	uint16_t fracPart = (uint16_t)((cell_voltage - intPart) * 100);
 8001262:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	sprintf(FracPartStr, "%02X", fracPart);
 8001266:	4630      	mov	r0, r6
	uint16_t fracPart = (uint16_t)((cell_voltage - intPart) * 100);
 8001268:	ee77 7a67 	vsub.f32	s15, s14, s15
 800126c:	ee67 7a88 	vmul.f32	s15, s15, s16
 8001270:	eefc 7ae7 	vcvt.u32.f32	s15, s15
	sprintf(FracPartStr, "%02X", fracPart);
 8001274:	ee17 3a90 	vmov	r3, s15
 8001278:	b29a      	uxth	r2, r3
 800127a:	f007 fa23 	bl	80086c4 <siprintf>

	// Write to UART
	char ResultStr[11];
	sprintf(ResultStr, "1%s%s%s.%s\r\n", mod_numStr, cell_numStr, IntPartStr, FracPartStr);
 800127e:	4984      	ldr	r1, [pc, #528]	; (8001490 <checkStatusTransmit+0x300>)
 8001280:	ab04      	add	r3, sp, #16
 8001282:	aa03      	add	r2, sp, #12
 8001284:	e9cd 5600 	strd	r5, r6, [sp]
 8001288:	a80b      	add	r0, sp, #44	; 0x2c
 800128a:	f007 fa1b 	bl	80086c4 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)ResultStr, sizeof(ResultStr), 100);
 800128e:	2364      	movs	r3, #100	; 0x64
 8001290:	220b      	movs	r2, #11
 8001292:	a90b      	add	r1, sp, #44	; 0x2c
 8001294:	487c      	ldr	r0, [pc, #496]	; (8001488 <checkStatusTransmit+0x2f8>)
 8001296:	f002 f996 	bl	80035c6 <HAL_UART_Transmit>

	// Convert the integer part to a hexadecimal string
	intPart = (uint16_t)cell_current;
 800129a:	edd7 7a00 	vldr	s15, [r7]
	sprintf(IntPartStr, "%02X", intPart);
 800129e:	497b      	ldr	r1, [pc, #492]	; (800148c <checkStatusTransmit+0x2fc>)
	intPart = (uint16_t)cell_current;
 80012a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
	sprintf(IntPartStr, "%02X", intPart);
 80012a4:	4628      	mov	r0, r5
 80012a6:	ee17 3a90 	vmov	r3, s15
 80012aa:	b29c      	uxth	r4, r3
 80012ac:	4622      	mov	r2, r4
 80012ae:	f007 fa09 	bl	80086c4 <siprintf>

	// Convert the fractional part to a hexadecimal string
	fracPart = (uint16_t)((cell_current - intPart) * 100);
 80012b2:	ee07 4a90 	vmov	s15, r4
 80012b6:	ed97 7a00 	vldr	s14, [r7]
	sprintf(FracPartStr, "%02X", fracPart);
 80012ba:	4974      	ldr	r1, [pc, #464]	; (800148c <checkStatusTransmit+0x2fc>)
	fracPart = (uint16_t)((cell_current - intPart) * 100);
 80012bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	sprintf(FracPartStr, "%02X", fracPart);
 80012c0:	4630      	mov	r0, r6
	fracPart = (uint16_t)((cell_current - intPart) * 100);
 80012c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012c6:	ee67 7a88 	vmul.f32	s15, s15, s16
 80012ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
	sprintf(FracPartStr, "%02X", fracPart);
 80012ce:	ee17 3a90 	vmov	r3, s15
 80012d2:	b29a      	uxth	r2, r3
 80012d4:	f007 f9f6 	bl	80086c4 <siprintf>

	// Write to UART
	sprintf(ResultStr, "2%s%s%s.%s\r\n", mod_numStr, cell_numStr, IntPartStr, FracPartStr);
 80012d8:	496e      	ldr	r1, [pc, #440]	; (8001494 <checkStatusTransmit+0x304>)
 80012da:	ab04      	add	r3, sp, #16
 80012dc:	aa03      	add	r2, sp, #12
 80012de:	e9cd 5600 	strd	r5, r6, [sp]
 80012e2:	a80b      	add	r0, sp, #44	; 0x2c
 80012e4:	f007 f9ee 	bl	80086c4 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)ResultStr, sizeof(ResultStr), 100);
 80012e8:	2364      	movs	r3, #100	; 0x64
 80012ea:	220b      	movs	r2, #11
 80012ec:	a90b      	add	r1, sp, #44	; 0x2c
 80012ee:	4866      	ldr	r0, [pc, #408]	; (8001488 <checkStatusTransmit+0x2f8>)
 80012f0:	f002 f969 	bl	80035c6 <HAL_UART_Transmit>

	// TODO: determine temp based off linear eq of degrees vs ohms
	// Convert the integer part to a hexadecimal string
	intPart = (uint16_t)thermistor_resistance;
 80012f4:	edd9 7a00 	vldr	s15, [r9]
	sprintf(IntPartStr, "%02X", intPart);
 80012f8:	4964      	ldr	r1, [pc, #400]	; (800148c <checkStatusTransmit+0x2fc>)
	intPart = (uint16_t)thermistor_resistance;
 80012fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
	sprintf(IntPartStr, "%02X", intPart);
 80012fe:	4628      	mov	r0, r5
 8001300:	ee17 3a90 	vmov	r3, s15
 8001304:	b29c      	uxth	r4, r3
 8001306:	4622      	mov	r2, r4
 8001308:	f007 f9dc 	bl	80086c4 <siprintf>

	// Convert the fractional part to a hexadecimal string
	fracPart = (uint16_t)((thermistor_resistance - intPart) * 100);
 800130c:	ee07 4a90 	vmov	s15, r4
 8001310:	ed99 7a00 	vldr	s14, [r9]
	sprintf(FracPartStr, "%02X", fracPart);
 8001314:	495d      	ldr	r1, [pc, #372]	; (800148c <checkStatusTransmit+0x2fc>)

	// Update IO handlers with the data payload
	ai_input[0].data = AI_HANDLE_PTR(pIn);
	ai_output[0].data = AI_HANDLE_PTR(pOut);

	batch = ai_network_run(network, ai_input, ai_output);
 8001316:	f8df 91a8 	ldr.w	r9, [pc, #424]	; 80014c0 <checkStatusTransmit+0x330>
	ai_output[0].data = AI_HANDLE_PTR(pOut);
 800131a:	4c5f      	ldr	r4, [pc, #380]	; (8001498 <checkStatusTransmit+0x308>)
	fracPart = (uint16_t)((thermistor_resistance - intPart) * 100);
 800131c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	sprintf(FracPartStr, "%02X", fracPart);
 8001320:	4630      	mov	r0, r6
	fracPart = (uint16_t)((thermistor_resistance - intPart) * 100);
 8001322:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001326:	ee67 7a88 	vmul.f32	s15, s15, s16
 800132a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
	sprintf(FracPartStr, "%02X", fracPart);
 800132e:	ee17 3a90 	vmov	r3, s15
 8001332:	b29a      	uxth	r2, r3
 8001334:	f007 f9c6 	bl	80086c4 <siprintf>
	sprintf(ResultStr, "3%s%s%s.%s\r\n", mod_numStr, cell_numStr, IntPartStr, FracPartStr);
 8001338:	4958      	ldr	r1, [pc, #352]	; (800149c <checkStatusTransmit+0x30c>)
 800133a:	ab04      	add	r3, sp, #16
 800133c:	aa03      	add	r2, sp, #12
 800133e:	e9cd 5600 	strd	r5, r6, [sp]
 8001342:	a80b      	add	r0, sp, #44	; 0x2c
 8001344:	f007 f9be 	bl	80086c4 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)ResultStr, sizeof(ResultStr), 100);
 8001348:	2364      	movs	r3, #100	; 0x64
 800134a:	220b      	movs	r2, #11
 800134c:	a90b      	add	r1, sp, #44	; 0x2c
 800134e:	484e      	ldr	r0, [pc, #312]	; (8001488 <checkStatusTransmit+0x2f8>)
 8001350:	f002 f939 	bl	80035c6 <HAL_UART_Transmit>
	aiInData[0] = cell_voltage;
 8001354:	4b52      	ldr	r3, [pc, #328]	; (80014a0 <checkStatusTransmit+0x310>)
 8001356:	f8d8 2000 	ldr.w	r2, [r8]
 800135a:	601a      	str	r2, [r3, #0]
	aiInData[1] = cell_current;
 800135c:	683a      	ldr	r2, [r7, #0]
 800135e:	605a      	str	r2, [r3, #4]
	ai_input[0].data = AI_HANDLE_PTR(pIn);
 8001360:	4a50      	ldr	r2, [pc, #320]	; (80014a4 <checkStatusTransmit+0x314>)
	batch = ai_network_run(network, ai_input, ai_output);
 8001362:	f8d9 0000 	ldr.w	r0, [r9]
	ai_input[0].data = AI_HANDLE_PTR(pIn);
 8001366:	6811      	ldr	r1, [r2, #0]
 8001368:	604b      	str	r3, [r1, #4]
	ai_output[0].data = AI_HANDLE_PTR(pOut);
 800136a:	4b4f      	ldr	r3, [pc, #316]	; (80014a8 <checkStatusTransmit+0x318>)
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	6054      	str	r4, [r2, #4]
	batch = ai_network_run(network, ai_input, ai_output);
 8001370:	f002 ffa5 	bl	80042be <ai_network_run>
	if (batch != 1){
 8001374:	2801      	cmp	r0, #1
 8001376:	d005      	beq.n	8001384 <checkStatusTransmit+0x1f4>
		err = ai_network_get_error(network);
 8001378:	f8d9 0000 	ldr.w	r0, [r9]
 800137c:	f002 fe16 	bl	8003fac <ai_network_get_error>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001380:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001382:	e7fe      	b.n	8001382 <checkStatusTransmit+0x1f2>
    soc = aiOutData[0];
 8001384:	edd4 7a00 	vldr	s15, [r4]
 8001388:	f8df 9138 	ldr.w	r9, [pc, #312]	; 80014c4 <checkStatusTransmit+0x334>
	sprintf(IntPartStr, "%02X", intPart);
 800138c:	493f      	ldr	r1, [pc, #252]	; (800148c <checkStatusTransmit+0x2fc>)
    soc = aiOutData[0];
 800138e:	edc9 7a00 	vstr	s15, [r9]
	intPart = (uint16_t)soc;
 8001392:	eefc 7ae7 	vcvt.u32.f32	s15, s15
	sprintf(IntPartStr, "%02X", intPart);
 8001396:	4628      	mov	r0, r5
 8001398:	ee17 3a90 	vmov	r3, s15
 800139c:	b29c      	uxth	r4, r3
 800139e:	4622      	mov	r2, r4
 80013a0:	f007 f990 	bl	80086c4 <siprintf>
	fracPart = (uint16_t)((soc - intPart) * 100);
 80013a4:	ee07 4a90 	vmov	s15, r4
 80013a8:	ed99 7a00 	vldr	s14, [r9]
	sprintf(FracPartStr, "%02X", fracPart);
 80013ac:	4937      	ldr	r1, [pc, #220]	; (800148c <checkStatusTransmit+0x2fc>)
	fracPart = (uint16_t)((soc - intPart) * 100);
 80013ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	sprintf(FracPartStr, "%02X", fracPart);
 80013b2:	4630      	mov	r0, r6
	fracPart = (uint16_t)((soc - intPart) * 100);
 80013b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013b8:	ee67 7a88 	vmul.f32	s15, s15, s16
 80013bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
	sprintf(FracPartStr, "%02X", fracPart);
 80013c0:	ee17 3a90 	vmov	r3, s15
 80013c4:	b29a      	uxth	r2, r3
 80013c6:	f007 f97d 	bl	80086c4 <siprintf>
	sprintf(ResultStr, "5%s%s%s.%s\r\n", mod_numStr, cell_numStr, IntPartStr, FracPartStr);
 80013ca:	ab04      	add	r3, sp, #16
 80013cc:	aa03      	add	r2, sp, #12
 80013ce:	e9cd 5600 	strd	r5, r6, [sp]
 80013d2:	4936      	ldr	r1, [pc, #216]	; (80014ac <checkStatusTransmit+0x31c>)
 80013d4:	a80b      	add	r0, sp, #44	; 0x2c
 80013d6:	f007 f975 	bl	80086c4 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)ResultStr, sizeof(ResultStr), 100);
 80013da:	a90b      	add	r1, sp, #44	; 0x2c
 80013dc:	2364      	movs	r3, #100	; 0x64
 80013de:	220b      	movs	r2, #11
 80013e0:	4829      	ldr	r0, [pc, #164]	; (8001488 <checkStatusTransmit+0x2f8>)
 80013e2:	f002 f8f0 	bl	80035c6 <HAL_UART_Transmit>
	sop = cell_voltage * cell_current;
 80013e6:	ed97 7a00 	vldr	s14, [r7]
 80013ea:	edd8 7a00 	vldr	s15, [r8]
 80013ee:	4f30      	ldr	r7, [pc, #192]	; (80014b0 <checkStatusTransmit+0x320>)
	sprintf(IntPartStr, "%02X", intPart);
 80013f0:	4926      	ldr	r1, [pc, #152]	; (800148c <checkStatusTransmit+0x2fc>)
	sop = cell_voltage * cell_current;
 80013f2:	ee67 7a87 	vmul.f32	s15, s15, s14
	sprintf(IntPartStr, "%02X", intPart);
 80013f6:	4628      	mov	r0, r5
	sop = cell_voltage * cell_current;
 80013f8:	edc7 7a00 	vstr	s15, [r7]
	intPart = (uint16_t)sop;
 80013fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
	sprintf(IntPartStr, "%02X", intPart);
 8001400:	ee17 3a90 	vmov	r3, s15
 8001404:	b29c      	uxth	r4, r3
 8001406:	4622      	mov	r2, r4
 8001408:	f007 f95c 	bl	80086c4 <siprintf>
	fracPart = (uint16_t)((sop - intPart) * 100);
 800140c:	ee07 4a90 	vmov	s15, r4
 8001410:	ed97 7a00 	vldr	s14, [r7]
	sprintf(FracPartStr, "%02X", fracPart);
 8001414:	491d      	ldr	r1, [pc, #116]	; (800148c <checkStatusTransmit+0x2fc>)
	fracPart = (uint16_t)((sop - intPart) * 100);
 8001416:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	sprintf(FracPartStr, "%02X", fracPart);
 800141a:	4630      	mov	r0, r6
	fracPart = (uint16_t)((sop - intPart) * 100);
 800141c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001420:	ee67 7a88 	vmul.f32	s15, s15, s16
 8001424:	eefc 7ae7 	vcvt.u32.f32	s15, s15
	sprintf(FracPartStr, "%02X", fracPart);
 8001428:	ee17 3a90 	vmov	r3, s15
 800142c:	b29a      	uxth	r2, r3
 800142e:	f007 f949 	bl	80086c4 <siprintf>
	sprintf(ResultStr, "6%s%s%s.%s\r\n", mod_numStr, cell_numStr, IntPartStr, FracPartStr);
 8001432:	ab04      	add	r3, sp, #16
 8001434:	aa03      	add	r2, sp, #12
 8001436:	e9cd 5600 	strd	r5, r6, [sp]
 800143a:	491e      	ldr	r1, [pc, #120]	; (80014b4 <checkStatusTransmit+0x324>)
 800143c:	a80b      	add	r0, sp, #44	; 0x2c
 800143e:	f007 f941 	bl	80086c4 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)ResultStr, sizeof(ResultStr), 100);
 8001442:	2364      	movs	r3, #100	; 0x64
 8001444:	220b      	movs	r2, #11
 8001446:	a90b      	add	r1, sp, #44	; 0x2c
 8001448:	480f      	ldr	r0, [pc, #60]	; (8001488 <checkStatusTransmit+0x2f8>)
 800144a:	f002 f8bc 	bl	80035c6 <HAL_UART_Transmit>
	HAL_Delay(1000);
 800144e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001452:	f000 fc91 	bl	8001d78 <HAL_Delay>
}
 8001456:	b00f      	add	sp, #60	; 0x3c
 8001458:	ecbd 8b02 	vpop	{d8}
 800145c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001460:	2000152c 	.word	0x2000152c
 8001464:	20001534 	.word	0x20001534
 8001468:	42c80000 	.word	0x42c80000
 800146c:	20001540 	.word	0x20001540
 8001470:	447a0000 	.word	0x447a0000
 8001474:	0800b279 	.word	0x0800b279
 8001478:	2000153c 	.word	0x2000153c
 800147c:	435c0000 	.word	0x435c0000
 8001480:	0800b27d 	.word	0x0800b27d
 8001484:	0800b282 	.word	0x0800b282
 8001488:	20001618 	.word	0x20001618
 800148c:	0800b274 	.word	0x0800b274
 8001490:	0800b288 	.word	0x0800b288
 8001494:	0800b295 	.word	0x0800b295
 8001498:	20001520 	.word	0x20001520
 800149c:	0800b2a2 	.word	0x0800b2a2
 80014a0:	20001518 	.word	0x20001518
 80014a4:	20001524 	.word	0x20001524
 80014a8:	20001528 	.word	0x20001528
 80014ac:	0800b2af 	.word	0x0800b2af
 80014b0:	2000166c 	.word	0x2000166c
 80014b4:	0800b2bc 	.word	0x0800b2bc
 80014b8:	20001538 	.word	0x20001538
 80014bc:	20001670 	.word	0x20001670
 80014c0:	20001660 	.word	0x20001660
 80014c4:	20001668 	.word	0x20001668

080014c8 <SystemClock_Config>:
{
 80014c8:	b510      	push	{r4, lr}
 80014ca:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014cc:	2214      	movs	r2, #20
 80014ce:	2100      	movs	r1, #0
 80014d0:	a808      	add	r0, sp, #32
 80014d2:	f007 f95a 	bl	800878a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014d6:	2214      	movs	r2, #20
 80014d8:	2100      	movs	r1, #0
 80014da:	a802      	add	r0, sp, #8
 80014dc:	f007 f955 	bl	800878a <memset>
  __HAL_RCC_PWR_CLK_ENABLE();
 80014e0:	2300      	movs	r3, #0
 80014e2:	4a21      	ldr	r2, [pc, #132]	; (8001568 <SystemClock_Config+0xa0>)
 80014e4:	9300      	str	r3, [sp, #0]
 80014e6:	6c11      	ldr	r1, [r2, #64]	; 0x40
 80014e8:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 80014ec:	6411      	str	r1, [r2, #64]	; 0x40
 80014ee:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80014f0:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 80014f4:	9200      	str	r2, [sp, #0]
 80014f6:	9a00      	ldr	r2, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014f8:	4a1c      	ldr	r2, [pc, #112]	; (800156c <SystemClock_Config+0xa4>)
 80014fa:	9301      	str	r3, [sp, #4]
 80014fc:	6811      	ldr	r1, [r2, #0]
 80014fe:	f441 4140 	orr.w	r1, r1, #49152	; 0xc000
 8001502:	6011      	str	r1, [r2, #0]
 8001504:	6812      	ldr	r2, [r2, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001506:	2402      	movs	r4, #2
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001508:	f402 4240 	and.w	r2, r2, #49152	; 0xc000
  RCC_OscInitStruct.PLL.PLLN = 180;
 800150c:	2008      	movs	r0, #8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800150e:	e9cd 430d 	strd	r4, r3, [sp, #52]	; 0x34
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001512:	9201      	str	r2, [sp, #4]
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001514:	23b4      	movs	r3, #180	; 0xb4
 8001516:	e9cd 030f 	strd	r0, r3, [sp, #60]	; 0x3c
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800151a:	9a01      	ldr	r2, [sp, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800151c:	9407      	str	r4, [sp, #28]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800151e:	2101      	movs	r1, #1
 8001520:	2210      	movs	r2, #16
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001522:	a807      	add	r0, sp, #28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001524:	e9cd 120a 	strd	r1, r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001528:	e9cd 4411 	strd	r4, r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLR = 2;
 800152c:	9413      	str	r4, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800152e:	f001 fd91 	bl	8003054 <HAL_RCC_OscConfig>
 8001532:	b108      	cbz	r0, 8001538 <SystemClock_Config+0x70>
 8001534:	b672      	cpsid	i
  while (1)
 8001536:	e7fe      	b.n	8001536 <SystemClock_Config+0x6e>
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001538:	f001 fc4a 	bl	8002dd0 <HAL_PWREx_EnableOverDrive>
 800153c:	b108      	cbz	r0, 8001542 <SystemClock_Config+0x7a>
 800153e:	b672      	cpsid	i
  while (1)
 8001540:	e7fe      	b.n	8001540 <SystemClock_Config+0x78>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001542:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001544:	e9cd 3402 	strd	r3, r4, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001548:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800154a:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 800154e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001552:	2105      	movs	r1, #5
 8001554:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001556:	e9cd 2305 	strd	r2, r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800155a:	f001 fc73 	bl	8002e44 <HAL_RCC_ClockConfig>
 800155e:	b108      	cbz	r0, 8001564 <SystemClock_Config+0x9c>
 8001560:	b672      	cpsid	i
  while (1)
 8001562:	e7fe      	b.n	8001562 <SystemClock_Config+0x9a>
}
 8001564:	b014      	add	sp, #80	; 0x50
 8001566:	bd10      	pop	{r4, pc}
 8001568:	40023800 	.word	0x40023800
 800156c:	40007000 	.word	0x40007000

08001570 <main>:
{
 8001570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001574:	b09b      	sub	sp, #108	; 0x6c
  HAL_Init();
 8001576:	f000 fbd3 	bl	8001d20 <HAL_Init>
  Cell cell0 = {
 800157a:	2224      	movs	r2, #36	; 0x24
 800157c:	2100      	movs	r1, #0
 800157e:	a807      	add	r0, sp, #28
 8001580:	f007 f903 	bl	800878a <memset>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001584:	2714      	movs	r7, #20
  Cell cell0 = {
 8001586:	f240 2301 	movw	r3, #513	; 0x201
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800158a:	2400      	movs	r4, #0
 800158c:	4d9d      	ldr	r5, [pc, #628]	; (8001804 <main+0x294>)
  Cell cell0 = {
 800158e:	f8ad 301c 	strh.w	r3, [sp, #28]
  SystemClock_Config();
 8001592:	f7ff ff99 	bl	80014c8 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001596:	463a      	mov	r2, r7
 8001598:	2100      	movs	r1, #0
 800159a:	a810      	add	r0, sp, #64	; 0x40
 800159c:	f007 f8f5 	bl	800878a <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015a0:	9402      	str	r4, [sp, #8]
 80015a2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 80015a4:	4898      	ldr	r0, [pc, #608]	; (8001808 <main+0x298>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015a6:	f043 0304 	orr.w	r3, r3, #4
 80015aa:	632b      	str	r3, [r5, #48]	; 0x30
 80015ac:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80015ae:	f003 0304 	and.w	r3, r3, #4
 80015b2:	9302      	str	r3, [sp, #8]
 80015b4:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80015b6:	9403      	str	r4, [sp, #12]
 80015b8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80015ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80015be:	632b      	str	r3, [r5, #48]	; 0x30
 80015c0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80015c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015c6:	9303      	str	r3, [sp, #12]
 80015c8:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ca:	9404      	str	r4, [sp, #16]
 80015cc:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80015ce:	f043 0301 	orr.w	r3, r3, #1
 80015d2:	632b      	str	r3, [r5, #48]	; 0x30
 80015d4:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80015d6:	f003 0301 	and.w	r3, r3, #1
 80015da:	9304      	str	r3, [sp, #16]
 80015dc:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015de:	9405      	str	r4, [sp, #20]
 80015e0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80015e2:	f043 0302 	orr.w	r3, r3, #2
 80015e6:	632b      	str	r3, [r5, #48]	; 0x30
 80015e8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80015ea:	f003 0302 	and.w	r3, r3, #2
 80015ee:	9305      	str	r3, [sp, #20]
 80015f0:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015f2:	9406      	str	r4, [sp, #24]
 80015f4:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80015f6:	f043 0308 	orr.w	r3, r3, #8
 80015fa:	632b      	str	r3, [r5, #48]	; 0x30
 80015fc:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80015fe:	f003 0308 	and.w	r3, r3, #8
 8001602:	9306      	str	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8001604:	4622      	mov	r2, r4
 8001606:	f641 0108 	movw	r1, #6152	; 0x1808
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800160a:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 800160c:	f001 fbda 	bl	8002dc4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8001610:	487e      	ldr	r0, [pc, #504]	; (800180c <main+0x29c>)
 8001612:	4622      	mov	r2, r4
 8001614:	21e0      	movs	r1, #224	; 0xe0
 8001616:	f001 fbd5 	bl	8002dc4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_8, GPIO_PIN_RESET);
 800161a:	487d      	ldr	r0, [pc, #500]	; (8001810 <main+0x2a0>)
 800161c:	4622      	mov	r2, r4
 800161e:	f240 1121 	movw	r1, #289	; 0x121
 8001622:	f001 fbcf 	bl	8002dc4 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001626:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800162a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800162e:	4876      	ldr	r0, [pc, #472]	; (8001808 <main+0x298>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001630:	9412      	str	r4, [sp, #72]	; 0x48
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001632:	a910      	add	r1, sp, #64	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001634:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001638:	f001 faea 	bl	8002c10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_9
 800163c:	f240 6307 	movw	r3, #1543	; 0x607
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001640:	4871      	ldr	r0, [pc, #452]	; (8001808 <main+0x298>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001642:	9412      	str	r4, [sp, #72]	; 0x48
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001644:	a910      	add	r1, sp, #64	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001646:	2601      	movs	r6, #1
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001648:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800164c:	f001 fae0 	bl	8002c10 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001650:	f641 0308 	movw	r3, #6152	; 0x1808
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001654:	486c      	ldr	r0, [pc, #432]	; (8001808 <main+0x298>)
 8001656:	a910      	add	r1, sp, #64	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001658:	e9cd 3610 	strd	r3, r6, [sp, #64]	; 0x40
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800165c:	e9cd 4412 	strd	r4, r4, [sp, #72]	; 0x48
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001660:	f001 fad6 	bl	8002c10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_6|GPIO_PIN_7;
 8001664:	23e0      	movs	r3, #224	; 0xe0
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001666:	4869      	ldr	r0, [pc, #420]	; (800180c <main+0x29c>)
 8001668:	a910      	add	r1, sp, #64	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800166a:	e9cd 3610 	strd	r3, r6, [sp, #64]	; 0x40
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800166e:	e9cd 4412 	strd	r4, r4, [sp, #72]	; 0x48
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001672:	f001 facd 	bl	8002c10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_8;
 8001676:	f240 1321 	movw	r3, #289	; 0x121
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800167a:	4865      	ldr	r0, [pc, #404]	; (8001810 <main+0x2a0>)
 800167c:	a910      	add	r1, sp, #64	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800167e:	e9cd 3610 	strd	r3, r6, [sp, #64]	; 0x40
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001682:	e9cd 4412 	strd	r4, r4, [sp, #72]	; 0x48
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001686:	f001 fac3 	bl	8002c10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_15;
 800168a:	f44f 4303 	mov.w	r3, #33536	; 0x8300
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800168e:	485f      	ldr	r0, [pc, #380]	; (800180c <main+0x29c>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001690:	9412      	str	r4, [sp, #72]	; 0x48
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001692:	a910      	add	r1, sp, #64	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001694:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001698:	f04f 0a04 	mov.w	sl, #4
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800169c:	f001 fab8 	bl	8002c10 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016a0:	485c      	ldr	r0, [pc, #368]	; (8001814 <main+0x2a4>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a2:	9412      	str	r4, [sp, #72]	; 0x48
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016a4:	a910      	add	r1, sp, #64	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016a6:	e9cd a410 	strd	sl, r4, [sp, #64]	; 0x40
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016aa:	f001 fab1 	bl	8002c10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_9;
 80016ae:	f44f 7304 	mov.w	r3, #528	; 0x210
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016b2:	4857      	ldr	r0, [pc, #348]	; (8001810 <main+0x2a0>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b4:	9412      	str	r4, [sp, #72]	; 0x48
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016b6:	a910      	add	r1, sp, #64	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016b8:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016bc:	f001 faa8 	bl	8002c10 <HAL_GPIO_Init>
  __HAL_RCC_DMA2_CLK_ENABLE();
 80016c0:	9401      	str	r4, [sp, #4]
 80016c2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80016c4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80016c8:	632b      	str	r3, [r5, #48]	; 0x30
 80016ca:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  hadc1.Instance = ADC1;
 80016cc:	4d52      	ldr	r5, [pc, #328]	; (8001818 <main+0x2a8>)
  __HAL_RCC_DMA2_CLK_ENABLE();
 80016ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80016d2:	4622      	mov	r2, r4
 80016d4:	4621      	mov	r1, r4
  __HAL_RCC_DMA2_CLK_ENABLE();
 80016d6:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80016d8:	2038      	movs	r0, #56	; 0x38
  __HAL_RCC_DMA2_CLK_ENABLE();
 80016da:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80016dc:	f001 f8a8 	bl	8002830 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80016e0:	2038      	movs	r0, #56	; 0x38
 80016e2:	f001 f8d7 	bl	8002894 <HAL_NVIC_EnableIRQ>
  ADC_ChannelConfTypeDef sConfig = {0};
 80016e6:	2210      	movs	r2, #16
 80016e8:	4621      	mov	r1, r4
 80016ea:	a810      	add	r0, sp, #64	; 0x40
 80016ec:	f007 f84d 	bl	800878a <memset>
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80016f0:	4b4a      	ldr	r3, [pc, #296]	; (800181c <main+0x2ac>)
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80016f2:	60ac      	str	r4, [r5, #8]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80016f4:	f44f 3980 	mov.w	r9, #65536	; 0x10000
 80016f8:	e9c5 3900 	strd	r3, r9, [r5]
  hadc1.Init.NbrOfConversion = 3;
 80016fc:	f04f 0b03 	mov.w	fp, #3
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001700:	4b47      	ldr	r3, [pc, #284]	; (8001820 <main+0x2b0>)
  hadc1.Init.ScanConvMode = ENABLE;
 8001702:	612e      	str	r6, [r5, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001704:	4628      	mov	r0, r5
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001706:	762c      	strb	r4, [r5, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001708:	f885 4020 	strb.w	r4, [r5, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800170c:	62ec      	str	r4, [r5, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800170e:	62ab      	str	r3, [r5, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001710:	60ec      	str	r4, [r5, #12]
  hadc1.Init.NbrOfConversion = 3;
 8001712:	f8c5 b01c 	str.w	fp, [r5, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001716:	f885 4030 	strb.w	r4, [r5, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800171a:	616e      	str	r6, [r5, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800171c:	f000 fb52 	bl	8001dc4 <HAL_ADC_Init>
 8001720:	b108      	cbz	r0, 8001726 <main+0x1b6>
 8001722:	b672      	cpsid	i
  while (1)
 8001724:	e7fe      	b.n	8001724 <main+0x1b4>
  sConfig.Rank = 1;
 8001726:	e9cd 0610 	strd	r0, r6, [sp, #64]	; 0x40
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800172a:	9012      	str	r0, [sp, #72]	; 0x48
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800172c:	a910      	add	r1, sp, #64	; 0x40
 800172e:	4628      	mov	r0, r5
 8001730:	f000 fd3a 	bl	80021a8 <HAL_ADC_ConfigChannel>
 8001734:	b108      	cbz	r0, 800173a <main+0x1ca>
 8001736:	b672      	cpsid	i
  while (1)
 8001738:	e7fe      	b.n	8001738 <main+0x1c8>
  sConfig.Rank = 2;
 800173a:	f04f 0802 	mov.w	r8, #2
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800173e:	a910      	add	r1, sp, #64	; 0x40
 8001740:	4628      	mov	r0, r5
  sConfig.Channel = ADC_CHANNEL_1;
 8001742:	9610      	str	r6, [sp, #64]	; 0x40
  sConfig.Rank = 2;
 8001744:	f8cd 8044 	str.w	r8, [sp, #68]	; 0x44
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001748:	f000 fd2e 	bl	80021a8 <HAL_ADC_ConfigChannel>
 800174c:	b108      	cbz	r0, 8001752 <main+0x1e2>
 800174e:	b672      	cpsid	i
  while (1)
 8001750:	e7fe      	b.n	8001750 <main+0x1e0>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001752:	a910      	add	r1, sp, #64	; 0x40
 8001754:	4628      	mov	r0, r5
  sConfig.Rank = 3;
 8001756:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800175a:	f000 fd25 	bl	80021a8 <HAL_ADC_ConfigChannel>
 800175e:	b108      	cbz	r0, 8001764 <main+0x1f4>
 8001760:	b672      	cpsid	i
  while (1)
 8001762:	e7fe      	b.n	8001762 <main+0x1f2>
  hcan1.Instance = CAN1;
 8001764:	4c2f      	ldr	r4, [pc, #188]	; (8001824 <main+0x2b4>)
  hcan1.Init.Prescaler = 18;
 8001766:	4b30      	ldr	r3, [pc, #192]	; (8001828 <main+0x2b8>)
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001768:	83a0      	strh	r0, [r4, #28]
  hcan1.Init.Prescaler = 18;
 800176a:	2512      	movs	r5, #18
 800176c:	e9c4 3500 	strd	r3, r5, [r4]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001770:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001774:	e9c4 0002 	strd	r0, r0, [r4, #8]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001778:	e9c4 3005 	strd	r3, r0, [r4, #20]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800177c:	4620      	mov	r0, r4
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 800177e:	f8c4 9010 	str.w	r9, [r4, #16]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001782:	f000 fdab 	bl	80022dc <HAL_CAN_Init>
 8001786:	b108      	cbz	r0, 800178c <main+0x21c>
 8001788:	b672      	cpsid	i
  while (1)
 800178a:	e7fe      	b.n	800178a <main+0x21a>
  canfilterconfig.FilterIdHigh = 0x103<<5; // ID of external ECU
 800178c:	f242 0360 	movw	r3, #8288	; 0x2060
  canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001790:	e9cd 0514 	strd	r0, r5, [sp, #80]	; 0x50
  canfilterconfig.FilterIdLow = 0;
 8001794:	e9cd 3010 	strd	r3, r0, [sp, #64]	; 0x40
  canfilterconfig.FilterMaskIdLow = 0x0000;
 8001798:	e9cd 3012 	strd	r3, r0, [sp, #72]	; 0x48
  canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800179c:	e9cd 0616 	strd	r0, r6, [sp, #88]	; 0x58
  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig);
 80017a0:	a910      	add	r1, sp, #64	; 0x40
 80017a2:	4620      	mov	r0, r4
  canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 80017a4:	9618      	str	r6, [sp, #96]	; 0x60
  canfilterconfig.SlaveStartFilterBank = 20;  // how many filters to assign to the CAN1 (master can)
 80017a6:	9719      	str	r7, [sp, #100]	; 0x64
  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig);
 80017a8:	f000 fe14 	bl	80023d4 <HAL_CAN_ConfigFilter>
  hcrc.Instance = CRC;
 80017ac:	481f      	ldr	r0, [pc, #124]	; (800182c <main+0x2bc>)
 80017ae:	4b20      	ldr	r3, [pc, #128]	; (8001830 <main+0x2c0>)
 80017b0:	6003      	str	r3, [r0, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80017b2:	f001 f891 	bl	80028d8 <HAL_CRC_Init>
 80017b6:	4605      	mov	r5, r0
 80017b8:	b108      	cbz	r0, 80017be <main+0x24e>
 80017ba:	b672      	cpsid	i
  while (1)
 80017bc:	e7fe      	b.n	80017bc <main+0x24c>
	err = ai_network_create_and_init(&network, act_addr, NULL);
 80017be:	4f1d      	ldr	r7, [pc, #116]	; (8001834 <main+0x2c4>)
  MX_X_CUBE_AI_Init();
 80017c0:	f002 f904 	bl	80039cc <MX_X_CUBE_AI_Init>
	const ai_handle act_addr[] = { activations };
 80017c4:	4b1c      	ldr	r3, [pc, #112]	; (8001838 <main+0x2c8>)
 80017c6:	9310      	str	r3, [sp, #64]	; 0x40
	err = ai_network_create_and_init(&network, act_addr, NULL);
 80017c8:	462a      	mov	r2, r5
 80017ca:	a910      	add	r1, sp, #64	; 0x40
 80017cc:	4638      	mov	r0, r7
 80017ce:	f002 fd2f 	bl	8004230 <ai_network_create_and_init>
	if (err.type != AI_ERROR_NONE){
 80017d2:	f010 05ff 	ands.w	r5, r0, #255	; 0xff
 80017d6:	d001      	beq.n	80017dc <main+0x26c>
 80017d8:	b672      	cpsid	i
  while (1)
 80017da:	e7fe      	b.n	80017da <main+0x26a>
	ai_input = ai_network_inputs_get(network, NULL);
 80017dc:	4629      	mov	r1, r5
 80017de:	6838      	ldr	r0, [r7, #0]
 80017e0:	f8df 905c 	ldr.w	r9, [pc, #92]	; 8001840 <main+0x2d0>
 80017e4:	f002 fbf2 	bl	8003fcc <ai_network_inputs_get>
	ai_output = ai_network_outputs_get(network, NULL);
 80017e8:	4629      	mov	r1, r5
	ai_input = ai_network_inputs_get(network, NULL);
 80017ea:	f8c9 0000 	str.w	r0, [r9]
	ai_output = ai_network_outputs_get(network, NULL);
 80017ee:	6838      	ldr	r0, [r7, #0]
 80017f0:	f002 fbf6 	bl	8003fe0 <ai_network_outputs_get>
 80017f4:	4b11      	ldr	r3, [pc, #68]	; (800183c <main+0x2cc>)
 80017f6:	6018      	str	r0, [r3, #0]
	if (ai_input == NULL || ai_output == NULL) {
 80017f8:	f8d9 3000 	ldr.w	r3, [r9]
 80017fc:	b103      	cbz	r3, 8001800 <main+0x290>
 80017fe:	bb08      	cbnz	r0, 8001844 <main+0x2d4>
 8001800:	b672      	cpsid	i
  while (1)
 8001802:	e7fe      	b.n	8001802 <main+0x292>
 8001804:	40023800 	.word	0x40023800
 8001808:	40020800 	.word	0x40020800
 800180c:	40020000 	.word	0x40020000
 8001810:	40020400 	.word	0x40020400
 8001814:	40020c00 	.word	0x40020c00
 8001818:	20001540 	.word	0x20001540
 800181c:	40012000 	.word	0x40012000
 8001820:	0f000001 	.word	0x0f000001
 8001824:	20001588 	.word	0x20001588
 8001828:	40006400 	.word	0x40006400
 800182c:	200015b0 	.word	0x200015b0
 8001830:	40023000 	.word	0x40023000
 8001834:	20001660 	.word	0x20001660
 8001838:	20000e10 	.word	0x20000e10
 800183c:	20001528 	.word	0x20001528
 8001840:	20001524 	.word	0x20001524
  HAL_CAN_Start(&hcan1);
 8001844:	4620      	mov	r0, r4
 8001846:	f000 fe4b 	bl	80024e0 <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 800184a:	4641      	mov	r1, r8
 800184c:	4620      	mov	r0, r4
 800184e:	f000 fec1 	bl	80025d4 <HAL_CAN_ActivateNotification>
  TxHeader.DLC = 2; // data length
 8001852:	4b41      	ldr	r3, [pc, #260]	; (8001958 <main+0x3e8>)
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1);
 8001854:	4841      	ldr	r0, [pc, #260]	; (800195c <main+0x3ec>)
  TxHeader.DLC = 2; // data length
 8001856:	f8c3 8010 	str.w	r8, [r3, #16]
  TxHeader.StdId = 0x446; // ID
 800185a:	f240 4246 	movw	r2, #1094	; 0x446
 800185e:	601a      	str	r2, [r3, #0]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1);
 8001860:	2120      	movs	r1, #32
 8001862:	4632      	mov	r2, r6
  TxHeader.RTR = CAN_RTR_DATA;
 8001864:	e9c3 5502 	strd	r5, r5, [r3, #8]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1);
 8001868:	f001 faac 	bl	8002dc4 <HAL_GPIO_WritePin>
  HAL_Delay(1000);
 800186c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001870:	f000 fa82 	bl	8001d78 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0);
 8001874:	4839      	ldr	r0, [pc, #228]	; (800195c <main+0x3ec>)
 8001876:	462a      	mov	r2, r5
 8001878:	2120      	movs	r1, #32
 800187a:	f001 faa3 	bl	8002dc4 <HAL_GPIO_WritePin>
  success = startupSequence();
 800187e:	f7ff fb95 	bl	8000fac <startupSequence>
  if (success == -1) { HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1); }
 8001882:	3001      	adds	r0, #1
 8001884:	d104      	bne.n	8001890 <main+0x320>
 8001886:	4835      	ldr	r0, [pc, #212]	; (800195c <main+0x3ec>)
 8001888:	2201      	movs	r2, #1
 800188a:	2120      	movs	r1, #32
 800188c:	f001 fa9a 	bl	8002dc4 <HAL_GPIO_WritePin>
	  if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9) && !HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8)){
 8001890:	4c32      	ldr	r4, [pc, #200]	; (800195c <main+0x3ec>)
		  sprintf(FaultStr, "%05X", Fault);
 8001892:	4f33      	ldr	r7, [pc, #204]	; (8001960 <main+0x3f0>)
		  HAL_CAN_AddTxMessage(&hcan1, &TxHeader, FaultStr, &TxMailbox);
 8001894:	4e33      	ldr	r6, [pc, #204]	; (8001964 <main+0x3f4>)
	  checkStatusTransmit(&cell0);
 8001896:	a807      	add	r0, sp, #28
 8001898:	f7ff fc7a 	bl	8001190 <checkStatusTransmit>
	  if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9) && !HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8)){
 800189c:	f44f 7100 	mov.w	r1, #512	; 0x200
 80018a0:	4620      	mov	r0, r4
 80018a2:	f001 fa89 	bl	8002db8 <HAL_GPIO_ReadPin>
 80018a6:	b330      	cbz	r0, 80018f6 <main+0x386>
 80018a8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80018ac:	4620      	mov	r0, r4
 80018ae:	f001 fa83 	bl	8002db8 <HAL_GPIO_ReadPin>
 80018b2:	4605      	mov	r5, r0
 80018b4:	b9f8      	cbnz	r0, 80018f6 <main+0x386>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 1);
 80018b6:	2201      	movs	r2, #1
 80018b8:	2140      	movs	r1, #64	; 0x40
 80018ba:	4620      	mov	r0, r4
 80018bc:	f001 fa82 	bl	8002dc4 <HAL_GPIO_WritePin>
		  HAL_Delay(100);
 80018c0:	2064      	movs	r0, #100	; 0x64
 80018c2:	f000 fa59 	bl	8001d78 <HAL_Delay>
    if (value & OVER_TEMP_FAULT) cell->over_temp = true;
 80018c6:	2301      	movs	r3, #1
		  Fault = getCellFaults(&cell0);
 80018c8:	a807      	add	r0, sp, #28
    if (value & OVER_TEMP_FAULT) cell->over_temp = true;
 80018ca:	f88d 303c 	strb.w	r3, [sp, #60]	; 0x3c
		  Fault = getCellFaults(&cell0);
 80018ce:	f7ff fb47 	bl	8000f60 <getCellFaults>
		  sprintf(FaultStr, "%05X", Fault);
 80018d2:	4639      	mov	r1, r7
		  Fault = getCellFaults(&cell0);
 80018d4:	4602      	mov	r2, r0
		  sprintf(FaultStr, "%05X", Fault);
 80018d6:	a810      	add	r0, sp, #64	; 0x40
 80018d8:	f006 fef4 	bl	80086c4 <siprintf>
		  HAL_CAN_AddTxMessage(&hcan1, &TxHeader, FaultStr, &TxMailbox);
 80018dc:	491e      	ldr	r1, [pc, #120]	; (8001958 <main+0x3e8>)
 80018de:	4822      	ldr	r0, [pc, #136]	; (8001968 <main+0x3f8>)
 80018e0:	aa10      	add	r2, sp, #64	; 0x40
 80018e2:	4633      	mov	r3, r6
 80018e4:	f000 fe2a 	bl	800253c <HAL_CAN_AddTxMessage>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 0);
 80018e8:	462a      	mov	r2, r5
 80018ea:	2140      	movs	r1, #64	; 0x40
 80018ec:	4620      	mov	r0, r4
            cell->over_current = false;
 80018ee:	f88d 503e 	strb.w	r5, [sp, #62]	; 0x3e
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 0);
 80018f2:	f001 fa67 	bl	8002dc4 <HAL_GPIO_WritePin>
	  if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8) && !HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9)){
 80018f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80018fa:	4620      	mov	r0, r4
 80018fc:	f001 fa5c 	bl	8002db8 <HAL_GPIO_ReadPin>
 8001900:	2800      	cmp	r0, #0
 8001902:	d0c8      	beq.n	8001896 <main+0x326>
 8001904:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001908:	4620      	mov	r0, r4
 800190a:	f001 fa55 	bl	8002db8 <HAL_GPIO_ReadPin>
 800190e:	4605      	mov	r5, r0
 8001910:	2800      	cmp	r0, #0
 8001912:	d1c0      	bne.n	8001896 <main+0x326>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, 1);
 8001914:	2201      	movs	r2, #1
 8001916:	2180      	movs	r1, #128	; 0x80
 8001918:	4620      	mov	r0, r4
 800191a:	f001 fa53 	bl	8002dc4 <HAL_GPIO_WritePin>
		  HAL_Delay(100);
 800191e:	2064      	movs	r0, #100	; 0x64
 8001920:	f000 fa2a 	bl	8001d78 <HAL_Delay>
    if (value & OVER_CURRENT_FAULT) cell->over_current = true;
 8001924:	2301      	movs	r3, #1
		  Fault = getCellFaults(&cell0);
 8001926:	a807      	add	r0, sp, #28
    if (value & OVER_CURRENT_FAULT) cell->over_current = true;
 8001928:	f88d 303e 	strb.w	r3, [sp, #62]	; 0x3e
		  Fault = getCellFaults(&cell0);
 800192c:	f7ff fb18 	bl	8000f60 <getCellFaults>
		  sprintf(FaultStr, "%05X", Fault);
 8001930:	4639      	mov	r1, r7
		  Fault = getCellFaults(&cell0);
 8001932:	4602      	mov	r2, r0
		  sprintf(FaultStr, "%05X", Fault);
 8001934:	a810      	add	r0, sp, #64	; 0x40
 8001936:	f006 fec5 	bl	80086c4 <siprintf>
		  HAL_CAN_AddTxMessage(&hcan1, &TxHeader, FaultStr, &TxMailbox);
 800193a:	aa10      	add	r2, sp, #64	; 0x40
 800193c:	4906      	ldr	r1, [pc, #24]	; (8001958 <main+0x3e8>)
 800193e:	480a      	ldr	r0, [pc, #40]	; (8001968 <main+0x3f8>)
 8001940:	4633      	mov	r3, r6
 8001942:	f000 fdfb 	bl	800253c <HAL_CAN_AddTxMessage>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, 0);
 8001946:	462a      	mov	r2, r5
 8001948:	2180      	movs	r1, #128	; 0x80
 800194a:	4620      	mov	r0, r4
            cell->over_temp = false;
 800194c:	f88d 503c 	strb.w	r5, [sp, #60]	; 0x3c
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, 0);
 8001950:	f001 fa38 	bl	8002dc4 <HAL_GPIO_WritePin>
 8001954:	e79f      	b.n	8001896 <main+0x326>
 8001956:	bf00      	nop
 8001958:	20000df4 	.word	0x20000df4
 800195c:	40020000 	.word	0x40020000
 8001960:	0800b2c9 	.word	0x0800b2c9
 8001964:	20000e0c 	.word	0x20000e0c
 8001968:	20001588 	.word	0x20001588

0800196c <MX_USART2_UART_Init>:
  huart2.Instance = USART2;
 800196c:	480a      	ldr	r0, [pc, #40]	; (8001998 <MX_USART2_UART_Init+0x2c>)
  huart2.Init.BaudRate = 9600;
 800196e:	4a0b      	ldr	r2, [pc, #44]	; (800199c <MX_USART2_UART_Init+0x30>)
{
 8001970:	b508      	push	{r3, lr}
  huart2.Init.BaudRate = 9600;
 8001972:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8001976:	e9c0 2300 	strd	r2, r3, [r0]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800197a:	2300      	movs	r3, #0
  huart2.Init.Mode = UART_MODE_TX_RX;
 800197c:	220c      	movs	r2, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 800197e:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001982:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001986:	6103      	str	r3, [r0, #16]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001988:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800198a:	f001 fded 	bl	8003568 <HAL_UART_Init>
 800198e:	b108      	cbz	r0, 8001994 <MX_USART2_UART_Init+0x28>
 8001990:	b672      	cpsid	i
  while (1)
 8001992:	e7fe      	b.n	8001992 <MX_USART2_UART_Init+0x26>
}
 8001994:	bd08      	pop	{r3, pc}
 8001996:	bf00      	nop
 8001998:	20001618 	.word	0x20001618
 800199c:	40004400 	.word	0x40004400

080019a0 <Error_Handler>:
 80019a0:	b672      	cpsid	i
  while (1)
 80019a2:	e7fe      	b.n	80019a2 <Error_Handler+0x2>

080019a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019a4:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019a6:	4b0d      	ldr	r3, [pc, #52]	; (80019dc <HAL_MspInit+0x38>)
 80019a8:	2100      	movs	r1, #0
 80019aa:	9100      	str	r1, [sp, #0]
 80019ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80019ae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80019b2:	645a      	str	r2, [r3, #68]	; 0x44
 80019b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80019b6:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80019ba:	9200      	str	r2, [sp, #0]
 80019bc:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019be:	9101      	str	r1, [sp, #4]
 80019c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80019c2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80019c6:	641a      	str	r2, [r3, #64]	; 0x40
 80019c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019ce:	9301      	str	r3, [sp, #4]
 80019d0:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80019d2:	2007      	movs	r0, #7
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019d4:	b002      	add	sp, #8
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80019d6:	f000 bf19 	b.w	800280c <HAL_NVIC_SetPriorityGrouping>
 80019da:	bf00      	nop
 80019dc:	40023800 	.word	0x40023800

080019e0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80019e0:	b570      	push	{r4, r5, r6, lr}
 80019e2:	4606      	mov	r6, r0
 80019e4:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019e6:	2214      	movs	r2, #20
 80019e8:	2100      	movs	r1, #0
 80019ea:	a803      	add	r0, sp, #12
 80019ec:	f006 fecd 	bl	800878a <memset>
  if(hadc->Instance==ADC1)
 80019f0:	6832      	ldr	r2, [r6, #0]
 80019f2:	4b20      	ldr	r3, [pc, #128]	; (8001a74 <HAL_ADC_MspInit+0x94>)
 80019f4:	429a      	cmp	r2, r3
 80019f6:	d13a      	bne.n	8001a6e <HAL_ADC_MspInit+0x8e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80019f8:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 80019fc:	2500      	movs	r5, #0
 80019fe:	9501      	str	r5, [sp, #4]
 8001a00:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a02:	481d      	ldr	r0, [pc, #116]	; (8001a78 <HAL_ADC_MspInit+0x98>)

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001a04:	4c1d      	ldr	r4, [pc, #116]	; (8001a7c <HAL_ADC_MspInit+0x9c>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001a06:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001a0a:	645a      	str	r2, [r3, #68]	; 0x44
 8001a0c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001a0e:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8001a12:	9201      	str	r2, [sp, #4]
 8001a14:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a16:	9502      	str	r5, [sp, #8]
 8001a18:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a1a:	f042 0201 	orr.w	r2, r2, #1
 8001a1e:	631a      	str	r2, [r3, #48]	; 0x30
 8001a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a22:	f003 0301 	and.w	r3, r3, #1
 8001a26:	9302      	str	r3, [sp, #8]
 8001a28:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a2a:	2213      	movs	r2, #19
 8001a2c:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a2e:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a30:	e9cd 2303 	strd	r2, r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a34:	f001 f8ec 	bl	8002c10 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream0;
 8001a38:	4b11      	ldr	r3, [pc, #68]	; (8001a80 <HAL_ADC_MspInit+0xa0>)
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001a3a:	f44f 6180 	mov.w	r1, #1024	; 0x400
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001a3e:	e9c4 3500 	strd	r3, r5, [r4]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001a42:	f44f 6300 	mov.w	r3, #2048	; 0x800
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001a46:	f44f 5000 	mov.w	r0, #8192	; 0x2000
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001a4a:	e9c4 1304 	strd	r1, r3, [r4, #16]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001a4e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a52:	e9c4 0306 	strd	r0, r3, [r4, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001a56:	4620      	mov	r0, r4
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a58:	e9c4 5502 	strd	r5, r5, [r4, #8]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a5c:	e9c4 5508 	strd	r5, r5, [r4, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001a60:	f000 ff60 	bl	8002924 <HAL_DMA_Init>
 8001a64:	b108      	cbz	r0, 8001a6a <HAL_ADC_MspInit+0x8a>
    {
      Error_Handler();
 8001a66:	f7ff ff9b 	bl	80019a0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001a6a:	63b4      	str	r4, [r6, #56]	; 0x38
 8001a6c:	63a6      	str	r6, [r4, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001a6e:	b008      	add	sp, #32
 8001a70:	bd70      	pop	{r4, r5, r6, pc}
 8001a72:	bf00      	nop
 8001a74:	40012000 	.word	0x40012000
 8001a78:	40020000 	.word	0x40020000
 8001a7c:	200015b8 	.word	0x200015b8
 8001a80:	40026410 	.word	0x40026410

08001a84 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001a84:	b510      	push	{r4, lr}
 8001a86:	4604      	mov	r4, r0
 8001a88:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a8a:	2214      	movs	r2, #20
 8001a8c:	2100      	movs	r1, #0
 8001a8e:	a803      	add	r0, sp, #12
 8001a90:	f006 fe7b 	bl	800878a <memset>
  if(hcan->Instance==CAN1)
 8001a94:	6822      	ldr	r2, [r4, #0]
 8001a96:	4b18      	ldr	r3, [pc, #96]	; (8001af8 <HAL_CAN_MspInit+0x74>)
 8001a98:	429a      	cmp	r2, r3
 8001a9a:	d12b      	bne.n	8001af4 <HAL_CAN_MspInit+0x70>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001a9c:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8001aa0:	2400      	movs	r4, #0
 8001aa2:	9401      	str	r4, [sp, #4]
 8001aa4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aa6:	4815      	ldr	r0, [pc, #84]	; (8001afc <HAL_CAN_MspInit+0x78>)
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001aa8:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8001aac:	641a      	str	r2, [r3, #64]	; 0x40
 8001aae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ab0:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 8001ab4:	9201      	str	r2, [sp, #4]
 8001ab6:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ab8:	9402      	str	r4, [sp, #8]
 8001aba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001abc:	f042 0201 	orr.w	r2, r2, #1
 8001ac0:	631a      	str	r2, [r3, #48]	; 0x30
 8001ac2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ac4:	f003 0301 	and.w	r3, r3, #1
 8001ac8:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aca:	f44f 52c0 	mov.w	r2, #6144	; 0x1800
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ace:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ad0:	2302      	movs	r3, #2
 8001ad2:	e9cd 2303 	strd	r2, r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001ad6:	2103      	movs	r1, #3
 8001ad8:	2309      	movs	r3, #9
 8001ada:	e9cd 1306 	strd	r1, r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ade:	a903      	add	r1, sp, #12
 8001ae0:	f001 f896 	bl	8002c10 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001ae4:	2014      	movs	r0, #20
 8001ae6:	4622      	mov	r2, r4
 8001ae8:	4621      	mov	r1, r4
 8001aea:	f000 fea1 	bl	8002830 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001aee:	2014      	movs	r0, #20
 8001af0:	f000 fed0 	bl	8002894 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001af4:	b008      	add	sp, #32
 8001af6:	bd10      	pop	{r4, pc}
 8001af8:	40006400 	.word	0x40006400
 8001afc:	40020000 	.word	0x40020000

08001b00 <HAL_CRC_MspInit>:
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
  if(hcrc->Instance==CRC)
 8001b00:	6802      	ldr	r2, [r0, #0]
 8001b02:	4b09      	ldr	r3, [pc, #36]	; (8001b28 <HAL_CRC_MspInit+0x28>)
 8001b04:	429a      	cmp	r2, r3
{
 8001b06:	b082      	sub	sp, #8
  if(hcrc->Instance==CRC)
 8001b08:	d10b      	bne.n	8001b22 <HAL_CRC_MspInit+0x22>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	9301      	str	r3, [sp, #4]
 8001b0e:	4b07      	ldr	r3, [pc, #28]	; (8001b2c <HAL_CRC_MspInit+0x2c>)
 8001b10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b12:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001b16:	631a      	str	r2, [r3, #48]	; 0x30
 8001b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b1a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b1e:	9301      	str	r3, [sp, #4]
 8001b20:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8001b22:	b002      	add	sp, #8
 8001b24:	4770      	bx	lr
 8001b26:	bf00      	nop
 8001b28:	40023000 	.word	0x40023000
 8001b2c:	40023800 	.word	0x40023800

08001b30 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b30:	b570      	push	{r4, r5, r6, lr}
 8001b32:	4604      	mov	r4, r0
 8001b34:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b36:	2214      	movs	r2, #20
 8001b38:	2100      	movs	r1, #0
 8001b3a:	a803      	add	r0, sp, #12
 8001b3c:	f006 fe25 	bl	800878a <memset>
  if(huart->Instance==USART2)
 8001b40:	6822      	ldr	r2, [r4, #0]
 8001b42:	4b19      	ldr	r3, [pc, #100]	; (8001ba8 <HAL_UART_MspInit+0x78>)
 8001b44:	429a      	cmp	r2, r3
 8001b46:	d12d      	bne.n	8001ba4 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b48:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8001b4c:	2100      	movs	r1, #0
 8001b4e:	9101      	str	r1, [sp, #4]
 8001b50:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = USART_TX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(USART_TX_GPIO_Port, &GPIO_InitStruct);
 8001b52:	4816      	ldr	r0, [pc, #88]	; (8001bac <HAL_UART_MspInit+0x7c>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b54:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001b58:	641a      	str	r2, [r3, #64]	; 0x40
 8001b5a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b5c:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8001b60:	9201      	str	r2, [sp, #4]
 8001b62:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b64:	9102      	str	r1, [sp, #8]
 8001b66:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b68:	f042 0201 	orr.w	r2, r2, #1
 8001b6c:	631a      	str	r2, [r3, #48]	; 0x30
 8001b6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b70:	f003 0301 	and.w	r3, r3, #1
 8001b74:	9302      	str	r3, [sp, #8]
 8001b76:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b78:	2602      	movs	r6, #2
 8001b7a:	2304      	movs	r3, #4
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b7c:	2503      	movs	r5, #3
 8001b7e:	2407      	movs	r4, #7
    HAL_GPIO_Init(USART_TX_GPIO_Port, &GPIO_InitStruct);
 8001b80:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b82:	e9cd 3603 	strd	r3, r6, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b86:	e9cd 5406 	strd	r5, r4, [sp, #24]
    HAL_GPIO_Init(USART_TX_GPIO_Port, &GPIO_InitStruct);
 8001b8a:	f001 f841 	bl	8002c10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USART_RX_Pin;
 8001b8e:	2308      	movs	r3, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b90:	e9cd 3603 	strd	r3, r6, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(USART_RX_GPIO_Port, &GPIO_InitStruct);
 8001b94:	4805      	ldr	r0, [pc, #20]	; (8001bac <HAL_UART_MspInit+0x7c>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b96:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b98:	2301      	movs	r3, #1
    HAL_GPIO_Init(USART_RX_GPIO_Port, &GPIO_InitStruct);
 8001b9a:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b9c:	e9cd 3505 	strd	r3, r5, [sp, #20]
    HAL_GPIO_Init(USART_RX_GPIO_Port, &GPIO_InitStruct);
 8001ba0:	f001 f836 	bl	8002c10 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001ba4:	b008      	add	sp, #32
 8001ba6:	bd70      	pop	{r4, r5, r6, pc}
 8001ba8:	40004400 	.word	0x40004400
 8001bac:	40020000 	.word	0x40020000

08001bb0 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001bb0:	e7fe      	b.n	8001bb0 <NMI_Handler>

08001bb2 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bb2:	e7fe      	b.n	8001bb2 <HardFault_Handler>

08001bb4 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bb4:	e7fe      	b.n	8001bb4 <MemManage_Handler>

08001bb6 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bb6:	e7fe      	b.n	8001bb6 <BusFault_Handler>

08001bb8 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bb8:	e7fe      	b.n	8001bb8 <UsageFault_Handler>

08001bba <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bba:	4770      	bx	lr

08001bbc <DebugMon_Handler>:
 8001bbc:	4770      	bx	lr

08001bbe <PendSV_Handler>:
 8001bbe:	4770      	bx	lr

08001bc0 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bc0:	f000 b8c8 	b.w	8001d54 <HAL_IncTick>

08001bc4 <CAN1_RX0_IRQHandler>:
void CAN1_RX0_IRQHandler(void)
{
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001bc4:	4801      	ldr	r0, [pc, #4]	; (8001bcc <CAN1_RX0_IRQHandler+0x8>)
 8001bc6:	f000 bd23 	b.w	8002610 <HAL_CAN_IRQHandler>
 8001bca:	bf00      	nop
 8001bcc:	20001588 	.word	0x20001588

08001bd0 <DMA2_Stream0_IRQHandler>:
void DMA2_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001bd0:	4801      	ldr	r0, [pc, #4]	; (8001bd8 <DMA2_Stream0_IRQHandler+0x8>)
 8001bd2:	f000 bf5f 	b.w	8002a94 <HAL_DMA_IRQHandler>
 8001bd6:	bf00      	nop
 8001bd8:	200015b8 	.word	0x200015b8

08001bdc <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8001bdc:	2001      	movs	r0, #1
 8001bde:	4770      	bx	lr

08001be0 <_kill>:

int _kill(int pid, int sig)
{
 8001be0:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001be2:	f006 fe35 	bl	8008850 <__errno>
 8001be6:	2316      	movs	r3, #22
 8001be8:	6003      	str	r3, [r0, #0]
  return -1;
}
 8001bea:	f04f 30ff 	mov.w	r0, #4294967295
 8001bee:	bd08      	pop	{r3, pc}

08001bf0 <_exit>:

void _exit (int status)
{
 8001bf0:	b508      	push	{r3, lr}
  errno = EINVAL;
 8001bf2:	f006 fe2d 	bl	8008850 <__errno>
 8001bf6:	2316      	movs	r3, #22
 8001bf8:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 8001bfa:	e7fe      	b.n	8001bfa <_exit+0xa>

08001bfc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bfc:	b570      	push	{r4, r5, r6, lr}
 8001bfe:	460d      	mov	r5, r1
 8001c00:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c02:	460e      	mov	r6, r1
 8001c04:	1b73      	subs	r3, r6, r5
 8001c06:	429c      	cmp	r4, r3
 8001c08:	dc01      	bgt.n	8001c0e <_read+0x12>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 8001c0a:	4620      	mov	r0, r4
 8001c0c:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 8001c0e:	f3af 8000 	nop.w
 8001c12:	f806 0b01 	strb.w	r0, [r6], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c16:	e7f5      	b.n	8001c04 <_read+0x8>

08001c18 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8001c18:	f04f 30ff 	mov.w	r0, #4294967295
 8001c1c:	4770      	bx	lr

08001c1e <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8001c1e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c22:	604b      	str	r3, [r1, #4]
  return 0;
}
 8001c24:	2000      	movs	r0, #0
 8001c26:	4770      	bx	lr

08001c28 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8001c28:	2001      	movs	r0, #1
 8001c2a:	4770      	bx	lr

08001c2c <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8001c2c:	2000      	movs	r0, #0
 8001c2e:	4770      	bx	lr

08001c30 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c30:	4a0b      	ldr	r2, [pc, #44]	; (8001c60 <_sbrk+0x30>)
 8001c32:	6811      	ldr	r1, [r2, #0]
{
 8001c34:	b510      	push	{r4, lr}
 8001c36:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 8001c38:	b909      	cbnz	r1, 8001c3e <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 8001c3a:	490a      	ldr	r1, [pc, #40]	; (8001c64 <_sbrk+0x34>)
 8001c3c:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c3e:	6810      	ldr	r0, [r2, #0]
 8001c40:	4909      	ldr	r1, [pc, #36]	; (8001c68 <_sbrk+0x38>)
 8001c42:	4c0a      	ldr	r4, [pc, #40]	; (8001c6c <_sbrk+0x3c>)
 8001c44:	4403      	add	r3, r0
 8001c46:	1b09      	subs	r1, r1, r4
 8001c48:	428b      	cmp	r3, r1
 8001c4a:	d906      	bls.n	8001c5a <_sbrk+0x2a>
  {
    errno = ENOMEM;
 8001c4c:	f006 fe00 	bl	8008850 <__errno>
 8001c50:	230c      	movs	r3, #12
 8001c52:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8001c54:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8001c58:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8001c5a:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8001c5c:	e7fc      	b.n	8001c58 <_sbrk+0x28>
 8001c5e:	bf00      	nop
 8001c60:	20001674 	.word	0x20001674
 8001c64:	20001878 	.word	0x20001878
 8001c68:	20020000 	.word	0x20020000
 8001c6c:	00000800 	.word	0x00000800

08001c70 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c70:	4a03      	ldr	r2, [pc, #12]	; (8001c80 <SystemInit+0x10>)
 8001c72:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001c76:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c7a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c7e:	4770      	bx	lr
 8001c80:	e000ed00 	.word	0xe000ed00

08001c84 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001c84:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001cbc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001c88:	f7ff fff2 	bl	8001c70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c8c:	480c      	ldr	r0, [pc, #48]	; (8001cc0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001c8e:	490d      	ldr	r1, [pc, #52]	; (8001cc4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001c90:	4a0d      	ldr	r2, [pc, #52]	; (8001cc8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001c92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c94:	e002      	b.n	8001c9c <LoopCopyDataInit>

08001c96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c9a:	3304      	adds	r3, #4

08001c9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ca0:	d3f9      	bcc.n	8001c96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ca2:	4a0a      	ldr	r2, [pc, #40]	; (8001ccc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ca4:	4c0a      	ldr	r4, [pc, #40]	; (8001cd0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001ca6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ca8:	e001      	b.n	8001cae <LoopFillZerobss>

08001caa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001caa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cac:	3204      	adds	r2, #4

08001cae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cb0:	d3fb      	bcc.n	8001caa <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001cb2:	f006 fdd3 	bl	800885c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001cb6:	f7ff fc5b 	bl	8001570 <main>
  bx  lr    
 8001cba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001cbc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001cc0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cc4:	20000dd8 	.word	0x20000dd8
  ldr r2, =_sidata
 8001cc8:	0803dddc 	.word	0x0803dddc
  ldr r2, =_sbss
 8001ccc:	20000dd8 	.word	0x20000dd8
  ldr r4, =_ebss
 8001cd0:	20001878 	.word	0x20001878

08001cd4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001cd4:	e7fe      	b.n	8001cd4 <ADC_IRQHandler>
	...

08001cd8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cd8:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001cda:	4b0e      	ldr	r3, [pc, #56]	; (8001d14 <HAL_InitTick+0x3c>)
 8001cdc:	781a      	ldrb	r2, [r3, #0]
 8001cde:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ce2:	fbb3 f3f2 	udiv	r3, r3, r2
 8001ce6:	4a0c      	ldr	r2, [pc, #48]	; (8001d18 <HAL_InitTick+0x40>)
{
 8001ce8:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001cea:	6810      	ldr	r0, [r2, #0]
 8001cec:	fbb0 f0f3 	udiv	r0, r0, r3
 8001cf0:	f000 fdde 	bl	80028b0 <HAL_SYSTICK_Config>
 8001cf4:	4604      	mov	r4, r0
 8001cf6:	b958      	cbnz	r0, 8001d10 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cf8:	2d0f      	cmp	r5, #15
 8001cfa:	d809      	bhi.n	8001d10 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cfc:	4602      	mov	r2, r0
 8001cfe:	4629      	mov	r1, r5
 8001d00:	f04f 30ff 	mov.w	r0, #4294967295
 8001d04:	f000 fd94 	bl	8002830 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d08:	4b04      	ldr	r3, [pc, #16]	; (8001d1c <HAL_InitTick+0x44>)
 8001d0a:	4620      	mov	r0, r4
 8001d0c:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8001d0e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001d10:	2001      	movs	r0, #1
 8001d12:	e7fc      	b.n	8001d0e <HAL_InitTick+0x36>
 8001d14:	20000004 	.word	0x20000004
 8001d18:	20000000 	.word	0x20000000
 8001d1c:	20000008 	.word	0x20000008

08001d20 <HAL_Init>:
{
 8001d20:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d22:	4b0b      	ldr	r3, [pc, #44]	; (8001d50 <HAL_Init+0x30>)
 8001d24:	681a      	ldr	r2, [r3, #0]
 8001d26:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001d2a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d2c:	681a      	ldr	r2, [r3, #0]
 8001d2e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001d32:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d34:	681a      	ldr	r2, [r3, #0]
 8001d36:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001d3a:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d3c:	2003      	movs	r0, #3
 8001d3e:	f000 fd65 	bl	800280c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d42:	2000      	movs	r0, #0
 8001d44:	f7ff ffc8 	bl	8001cd8 <HAL_InitTick>
  HAL_MspInit();
 8001d48:	f7ff fe2c 	bl	80019a4 <HAL_MspInit>
}
 8001d4c:	2000      	movs	r0, #0
 8001d4e:	bd08      	pop	{r3, pc}
 8001d50:	40023c00 	.word	0x40023c00

08001d54 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001d54:	4a03      	ldr	r2, [pc, #12]	; (8001d64 <HAL_IncTick+0x10>)
 8001d56:	4b04      	ldr	r3, [pc, #16]	; (8001d68 <HAL_IncTick+0x14>)
 8001d58:	6811      	ldr	r1, [r2, #0]
 8001d5a:	781b      	ldrb	r3, [r3, #0]
 8001d5c:	440b      	add	r3, r1
 8001d5e:	6013      	str	r3, [r2, #0]
}
 8001d60:	4770      	bx	lr
 8001d62:	bf00      	nop
 8001d64:	20001678 	.word	0x20001678
 8001d68:	20000004 	.word	0x20000004

08001d6c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001d6c:	4b01      	ldr	r3, [pc, #4]	; (8001d74 <HAL_GetTick+0x8>)
 8001d6e:	6818      	ldr	r0, [r3, #0]
}
 8001d70:	4770      	bx	lr
 8001d72:	bf00      	nop
 8001d74:	20001678 	.word	0x20001678

08001d78 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d78:	b538      	push	{r3, r4, r5, lr}
 8001d7a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001d7c:	f7ff fff6 	bl	8001d6c <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d80:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8001d82:	bf1c      	itt	ne
 8001d84:	4b05      	ldrne	r3, [pc, #20]	; (8001d9c <HAL_Delay+0x24>)
 8001d86:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8001d88:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8001d8a:	bf18      	it	ne
 8001d8c:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d8e:	f7ff ffed 	bl	8001d6c <HAL_GetTick>
 8001d92:	1b43      	subs	r3, r0, r5
 8001d94:	42a3      	cmp	r3, r4
 8001d96:	d3fa      	bcc.n	8001d8e <HAL_Delay+0x16>
  {
  }
}
 8001d98:	bd38      	pop	{r3, r4, r5, pc}
 8001d9a:	bf00      	nop
 8001d9c:	20000004 	.word	0x20000004

08001da0 <HAL_GetHalVersion>:
  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
  return __STM32F4xx_HAL_VERSION;
}
 8001da0:	4800      	ldr	r0, [pc, #0]	; (8001da4 <HAL_GetHalVersion+0x4>)
 8001da2:	4770      	bx	lr
 8001da4:	01080200 	.word	0x01080200

08001da8 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
  return((DBGMCU->IDCODE) >> 16U);
 8001da8:	4b01      	ldr	r3, [pc, #4]	; (8001db0 <HAL_GetREVID+0x8>)
 8001daa:	6818      	ldr	r0, [r3, #0]
}
 8001dac:	0c00      	lsrs	r0, r0, #16
 8001dae:	4770      	bx	lr
 8001db0:	e0042000 	.word	0xe0042000

08001db4 <HAL_GetDEVID>:
  * @brief  Returns the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
  return((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 8001db4:	4b02      	ldr	r3, [pc, #8]	; (8001dc0 <HAL_GetDEVID+0xc>)
 8001db6:	6818      	ldr	r0, [r3, #0]
}
 8001db8:	f3c0 000b 	ubfx	r0, r0, #0, #12
 8001dbc:	4770      	bx	lr
 8001dbe:	bf00      	nop
 8001dc0:	e0042000 	.word	0xe0042000

08001dc4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001dc4:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;

  /* Check ADC handle */
  if (hadc == NULL)
 8001dc6:	4604      	mov	r4, r0
 8001dc8:	2800      	cmp	r0, #0
 8001dca:	f000 809b 	beq.w	8001f04 <HAL_ADC_Init+0x140>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001dce:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8001dd0:	b925      	cbnz	r5, 8001ddc <HAL_ADC_Init+0x18>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001dd2:	f7ff fe05 	bl	80019e0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001dd6:	6465      	str	r5, [r4, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001dd8:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001ddc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001dde:	06db      	lsls	r3, r3, #27
 8001de0:	f100 808e 	bmi.w	8001f00 <HAL_ADC_Init+0x13c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001de4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001de6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001dea:	f023 0302 	bic.w	r3, r3, #2
 8001dee:	f043 0302 	orr.w	r3, r3, #2
 8001df2:	6423      	str	r3, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001df4:	4b44      	ldr	r3, [pc, #272]	; (8001f08 <HAL_ADC_Init+0x144>)
 8001df6:	685a      	ldr	r2, [r3, #4]
 8001df8:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8001dfc:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001dfe:	685a      	ldr	r2, [r3, #4]
 8001e00:	6861      	ldr	r1, [r4, #4]
 8001e02:	430a      	orrs	r2, r1
 8001e04:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001e06:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001e08:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001e0a:	685a      	ldr	r2, [r3, #4]
 8001e0c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001e10:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001e12:	685a      	ldr	r2, [r3, #4]
 8001e14:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001e18:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001e1a:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001e1c:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001e1e:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001e22:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001e24:	685a      	ldr	r2, [r3, #4]
 8001e26:	430a      	orrs	r2, r1
 8001e28:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001e2a:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001e2c:	68e1      	ldr	r1, [r4, #12]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001e2e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001e32:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001e34:	689a      	ldr	r2, [r3, #8]
 8001e36:	430a      	orrs	r2, r1
 8001e38:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001e3a:	4934      	ldr	r1, [pc, #208]	; (8001f0c <HAL_ADC_Init+0x148>)
 8001e3c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001e3e:	428a      	cmp	r2, r1
 8001e40:	d052      	beq.n	8001ee8 <HAL_ADC_Init+0x124>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001e42:	6899      	ldr	r1, [r3, #8]
 8001e44:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 8001e48:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001e4a:	6899      	ldr	r1, [r3, #8]
 8001e4c:	430a      	orrs	r2, r1
 8001e4e:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001e50:	689a      	ldr	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001e52:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001e54:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001e58:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001e5a:	689a      	ldr	r2, [r3, #8]
 8001e5c:	430a      	orrs	r2, r1
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001e5e:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001e60:	689a      	ldr	r2, [r3, #8]
 8001e62:	f022 0202 	bic.w	r2, r2, #2
 8001e66:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001e68:	689a      	ldr	r2, [r3, #8]
 8001e6a:	7e21      	ldrb	r1, [r4, #24]
 8001e6c:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8001e70:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001e72:	f894 2020 	ldrb.w	r2, [r4, #32]
 8001e76:	2a00      	cmp	r2, #0
 8001e78:	d03e      	beq.n	8001ef8 <HAL_ADC_Init+0x134>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001e7a:	685a      	ldr	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001e7c:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001e7e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001e82:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001e84:	685a      	ldr	r2, [r3, #4]
 8001e86:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001e8a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001e8c:	685a      	ldr	r2, [r3, #4]
 8001e8e:	3901      	subs	r1, #1
 8001e90:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001e94:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001e96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001e98:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001e9a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001e9e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001ea0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ea2:	3901      	subs	r1, #1
 8001ea4:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 8001ea8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001eaa:	689a      	ldr	r2, [r3, #8]
 8001eac:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001eb0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001eb2:	689a      	ldr	r2, [r3, #8]
 8001eb4:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
 8001eb8:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 8001ebc:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001ebe:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001ec0:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001ec2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001ec6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001ec8:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8001eca:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001ecc:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 8001ed0:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8001ed2:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8001ed4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001ed6:	f023 0303 	bic.w	r3, r3, #3
 8001eda:	f043 0301 	orr.w	r3, r3, #1
 8001ede:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8001ee6:	bd38      	pop	{r3, r4, r5, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001ee8:	689a      	ldr	r2, [r3, #8]
 8001eea:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001eee:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001ef0:	689a      	ldr	r2, [r3, #8]
 8001ef2:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001ef6:	e7b2      	b.n	8001e5e <HAL_ADC_Init+0x9a>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001ef8:	685a      	ldr	r2, [r3, #4]
 8001efa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001efe:	e7c9      	b.n	8001e94 <HAL_ADC_Init+0xd0>
    tmp_hal_status = HAL_ERROR;
 8001f00:	2001      	movs	r0, #1
 8001f02:	e7ed      	b.n	8001ee0 <HAL_ADC_Init+0x11c>
    return HAL_ERROR;
 8001f04:	2001      	movs	r0, #1
 8001f06:	e7ee      	b.n	8001ee6 <HAL_ADC_Init+0x122>
 8001f08:	40012300 	.word	0x40012300
 8001f0c:	0f000001 	.word	0x0f000001

08001f10 <HAL_ADC_PollForConversion>:
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001f10:	6803      	ldr	r3, [r0, #0]
 8001f12:	689a      	ldr	r2, [r3, #8]
 8001f14:	0552      	lsls	r2, r2, #21
{
 8001f16:	b570      	push	{r4, r5, r6, lr}
 8001f18:	4604      	mov	r4, r0
 8001f1a:	460d      	mov	r5, r1
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001f1c:	d50b      	bpl.n	8001f36 <HAL_ADC_PollForConversion+0x26>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001f1e:	689b      	ldr	r3, [r3, #8]
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001f20:	05de      	lsls	r6, r3, #23
 8001f22:	d508      	bpl.n	8001f36 <HAL_ADC_PollForConversion+0x26>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f24:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001f26:	f043 0320 	orr.w	r3, r3, #32
 8001f2a:	6403      	str	r3, [r0, #64]	; 0x40
    __HAL_UNLOCK(hadc);
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    return HAL_ERROR;
 8001f32:	2001      	movs	r0, #1
}
 8001f34:	bd70      	pop	{r4, r5, r6, pc}
  tickstart = HAL_GetTick();
 8001f36:	f7ff ff19 	bl	8001d6c <HAL_GetTick>
 8001f3a:	4606      	mov	r6, r0
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001f3c:	6823      	ldr	r3, [r4, #0]
 8001f3e:	681a      	ldr	r2, [r3, #0]
 8001f40:	0791      	lsls	r1, r2, #30
 8001f42:	d50c      	bpl.n	8001f5e <HAL_ADC_PollForConversion+0x4e>
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001f44:	f06f 0212 	mvn.w	r2, #18
 8001f48:	601a      	str	r2, [r3, #0]
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f4a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001f4c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001f50:	6422      	str	r2, [r4, #64]	; 0x40
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f52:	689a      	ldr	r2, [r3, #8]
 8001f54:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 8001f58:	d017      	beq.n	8001f8a <HAL_ADC_PollForConversion+0x7a>
  return HAL_OK;
 8001f5a:	2000      	movs	r0, #0
 8001f5c:	e7ea      	b.n	8001f34 <HAL_ADC_PollForConversion+0x24>
    if (Timeout != HAL_MAX_DELAY)
 8001f5e:	1c68      	adds	r0, r5, #1
 8001f60:	d0ed      	beq.n	8001f3e <HAL_ADC_PollForConversion+0x2e>
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001f62:	b965      	cbnz	r5, 8001f7e <HAL_ADC_PollForConversion+0x6e>
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001f64:	6823      	ldr	r3, [r4, #0]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f013 0302 	ands.w	r3, r3, #2
 8001f6c:	d1e6      	bne.n	8001f3c <HAL_ADC_PollForConversion+0x2c>
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001f6e:	6c22      	ldr	r2, [r4, #64]	; 0x40
          __HAL_UNLOCK(hadc);
 8001f70:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001f74:	f042 0204 	orr.w	r2, r2, #4
 8001f78:	6422      	str	r2, [r4, #64]	; 0x40
          return HAL_TIMEOUT;
 8001f7a:	2003      	movs	r0, #3
 8001f7c:	e7da      	b.n	8001f34 <HAL_ADC_PollForConversion+0x24>
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001f7e:	f7ff fef5 	bl	8001d6c <HAL_GetTick>
 8001f82:	1b80      	subs	r0, r0, r6
 8001f84:	42a8      	cmp	r0, r5
 8001f86:	d8ed      	bhi.n	8001f64 <HAL_ADC_PollForConversion+0x54>
 8001f88:	e7d8      	b.n	8001f3c <HAL_ADC_PollForConversion+0x2c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f8a:	7e20      	ldrb	r0, [r4, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f8c:	2800      	cmp	r0, #0
 8001f8e:	d1e4      	bne.n	8001f5a <HAL_ADC_PollForConversion+0x4a>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001f90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f92:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 8001f96:	d002      	beq.n	8001f9e <HAL_ADC_PollForConversion+0x8e>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001f98:	689b      	ldr	r3, [r3, #8]
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001f9a:	055a      	lsls	r2, r3, #21
 8001f9c:	d4dd      	bmi.n	8001f5a <HAL_ADC_PollForConversion+0x4a>
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001f9e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001fa0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001fa4:	6423      	str	r3, [r4, #64]	; 0x40
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001fa6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001fa8:	04db      	lsls	r3, r3, #19
 8001faa:	d4d6      	bmi.n	8001f5a <HAL_ADC_PollForConversion+0x4a>
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001fac:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001fae:	f043 0301 	orr.w	r3, r3, #1
 8001fb2:	6423      	str	r3, [r4, #64]	; 0x40
 8001fb4:	e7be      	b.n	8001f34 <HAL_ADC_PollForConversion+0x24>
	...

08001fb8 <HAL_ADC_Start_DMA>:
{
 8001fb8:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8001fba:	4613      	mov	r3, r2
  __IO uint32_t counter = 0U;
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8001fc0:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 8001fc4:	2a01      	cmp	r2, #1
{
 8001fc6:	4605      	mov	r5, r0
  __HAL_LOCK(hadc);
 8001fc8:	f000 8092 	beq.w	80020f0 <HAL_ADC_Start_DMA+0x138>
 8001fcc:	2201      	movs	r2, #1
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001fce:	6806      	ldr	r6, [r0, #0]
  __HAL_LOCK(hadc);
 8001fd0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001fd4:	68b2      	ldr	r2, [r6, #8]
 8001fd6:	07d4      	lsls	r4, r2, #31
 8001fd8:	d554      	bpl.n	8002084 <HAL_ADC_Start_DMA+0xcc>
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001fda:	68b2      	ldr	r2, [r6, #8]
 8001fdc:	05d0      	lsls	r0, r2, #23
 8001fde:	d464      	bmi.n	80020aa <HAL_ADC_Start_DMA+0xf2>
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001fe0:	68b4      	ldr	r4, [r6, #8]
 8001fe2:	f014 0401 	ands.w	r4, r4, #1
 8001fe6:	d079      	beq.n	80020dc <HAL_ADC_Start_DMA+0x124>
    ADC_STATE_CLR_SET(hadc->State,
 8001fe8:	6c28      	ldr	r0, [r5, #64]	; 0x40
 8001fea:	f420 60e0 	bic.w	r0, r0, #1792	; 0x700
 8001fee:	f020 0001 	bic.w	r0, r0, #1
 8001ff2:	f440 7080 	orr.w	r0, r0, #256	; 0x100
 8001ff6:	6428      	str	r0, [r5, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001ff8:	6872      	ldr	r2, [r6, #4]
 8001ffa:	0552      	lsls	r2, r2, #21
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001ffc:	bf41      	itttt	mi
 8001ffe:	6c28      	ldrmi	r0, [r5, #64]	; 0x40
 8002000:	f420 5040 	bicmi.w	r0, r0, #12288	; 0x3000
 8002004:	f440 5080 	orrmi.w	r0, r0, #4096	; 0x1000
 8002008:	6428      	strmi	r0, [r5, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800200a:	6c2a      	ldr	r2, [r5, #64]	; 0x40
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800200c:	6ba8      	ldr	r0, [r5, #56]	; 0x38
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800200e:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002012:	bf1c      	itt	ne
 8002014:	6c6a      	ldrne	r2, [r5, #68]	; 0x44
 8002016:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 800201a:	646a      	str	r2, [r5, #68]	; 0x44
    __HAL_UNLOCK(hadc);
 800201c:	2400      	movs	r4, #0
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800201e:	4a35      	ldr	r2, [pc, #212]	; (80020f4 <HAL_ADC_Start_DMA+0x13c>)
    __HAL_UNLOCK(hadc);
 8002020:	f885 403c 	strb.w	r4, [r5, #60]	; 0x3c
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002024:	63c2      	str	r2, [r0, #60]	; 0x3c
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002026:	4a34      	ldr	r2, [pc, #208]	; (80020f8 <HAL_ADC_Start_DMA+0x140>)
 8002028:	6402      	str	r2, [r0, #64]	; 0x40
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800202a:	4a34      	ldr	r2, [pc, #208]	; (80020fc <HAL_ADC_Start_DMA+0x144>)
 800202c:	64c2      	str	r2, [r0, #76]	; 0x4c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800202e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002032:	6032      	str	r2, [r6, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002034:	6872      	ldr	r2, [r6, #4]
 8002036:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800203a:	6072      	str	r2, [r6, #4]
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800203c:	68b2      	ldr	r2, [r6, #8]
 800203e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002042:	60b2      	str	r2, [r6, #8]
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002044:	460a      	mov	r2, r1
 8002046:	f106 014c 	add.w	r1, r6, #76	; 0x4c
 800204a:	f000 fce9 	bl	8002a20 <HAL_DMA_Start_IT>
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800204e:	492c      	ldr	r1, [pc, #176]	; (8002100 <HAL_ADC_Start_DMA+0x148>)
 8002050:	682b      	ldr	r3, [r5, #0]
 8002052:	684a      	ldr	r2, [r1, #4]
 8002054:	482b      	ldr	r0, [pc, #172]	; (8002104 <HAL_ADC_Start_DMA+0x14c>)
 8002056:	f012 021f 	ands.w	r2, r2, #31
 800205a:	d132      	bne.n	80020c2 <HAL_ADC_Start_DMA+0x10a>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800205c:	4283      	cmp	r3, r0
 800205e:	d007      	beq.n	8002070 <HAL_ADC_Start_DMA+0xb8>
 8002060:	f500 7080 	add.w	r0, r0, #256	; 0x100
 8002064:	4283      	cmp	r3, r0
 8002066:	d125      	bne.n	80020b4 <HAL_ADC_Start_DMA+0xfc>
 8002068:	6849      	ldr	r1, [r1, #4]
 800206a:	f011 0f1f 	tst.w	r1, #31
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800206e:	d132      	bne.n	80020d6 <HAL_ADC_Start_DMA+0x11e>
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002070:	6898      	ldr	r0, [r3, #8]
 8002072:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 8002076:	d103      	bne.n	8002080 <HAL_ADC_Start_DMA+0xc8>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002078:	689a      	ldr	r2, [r3, #8]
 800207a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800207e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8002080:	2200      	movs	r2, #0
 8002082:	e028      	b.n	80020d6 <HAL_ADC_Start_DMA+0x11e>
    __HAL_ADC_ENABLE(hadc);
 8002084:	68b2      	ldr	r2, [r6, #8]
 8002086:	f042 0201 	orr.w	r2, r2, #1
 800208a:	60b2      	str	r2, [r6, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800208c:	4a1e      	ldr	r2, [pc, #120]	; (8002108 <HAL_ADC_Start_DMA+0x150>)
 800208e:	6810      	ldr	r0, [r2, #0]
 8002090:	4a1e      	ldr	r2, [pc, #120]	; (800210c <HAL_ADC_Start_DMA+0x154>)
 8002092:	fbb0 f0f2 	udiv	r0, r0, r2
 8002096:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800209a:	9001      	str	r0, [sp, #4]
    while (counter != 0U)
 800209c:	9a01      	ldr	r2, [sp, #4]
 800209e:	2a00      	cmp	r2, #0
 80020a0:	d09b      	beq.n	8001fda <HAL_ADC_Start_DMA+0x22>
      counter--;
 80020a2:	9a01      	ldr	r2, [sp, #4]
 80020a4:	3a01      	subs	r2, #1
 80020a6:	9201      	str	r2, [sp, #4]
 80020a8:	e7f8      	b.n	800209c <HAL_ADC_Start_DMA+0xe4>
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80020aa:	68b2      	ldr	r2, [r6, #8]
 80020ac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80020b0:	60b2      	str	r2, [r6, #8]
 80020b2:	e795      	b.n	8001fe0 <HAL_ADC_Start_DMA+0x28>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80020b4:	4816      	ldr	r0, [pc, #88]	; (8002110 <HAL_ADC_Start_DMA+0x158>)
 80020b6:	4283      	cmp	r3, r0
 80020b8:	d10d      	bne.n	80020d6 <HAL_ADC_Start_DMA+0x11e>
 80020ba:	6849      	ldr	r1, [r1, #4]
 80020bc:	f011 0f10 	tst.w	r1, #16
 80020c0:	e7d5      	b.n	800206e <HAL_ADC_Start_DMA+0xb6>
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80020c2:	4283      	cmp	r3, r0
 80020c4:	d1dc      	bne.n	8002080 <HAL_ADC_Start_DMA+0xc8>
 80020c6:	689a      	ldr	r2, [r3, #8]
 80020c8:	f012 5240 	ands.w	r2, r2, #805306368	; 0x30000000
 80020cc:	d10e      	bne.n	80020ec <HAL_ADC_Start_DMA+0x134>
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80020ce:	6899      	ldr	r1, [r3, #8]
 80020d0:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 80020d4:	6099      	str	r1, [r3, #8]
}
 80020d6:	4610      	mov	r0, r2
 80020d8:	b002      	add	sp, #8
 80020da:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020dc:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 80020de:	f043 0310 	orr.w	r3, r3, #16
 80020e2:	642b      	str	r3, [r5, #64]	; 0x40
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020e4:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 80020e6:	f043 0301 	orr.w	r3, r3, #1
 80020ea:	646b      	str	r3, [r5, #68]	; 0x44
  return HAL_OK;
 80020ec:	4622      	mov	r2, r4
 80020ee:	e7f2      	b.n	80020d6 <HAL_ADC_Start_DMA+0x11e>
  __HAL_LOCK(hadc);
 80020f0:	2202      	movs	r2, #2
 80020f2:	e7f0      	b.n	80020d6 <HAL_ADC_Start_DMA+0x11e>
 80020f4:	0800213b 	.word	0x0800213b
 80020f8:	08002119 	.word	0x08002119
 80020fc:	08002125 	.word	0x08002125
 8002100:	40012300 	.word	0x40012300
 8002104:	40012000 	.word	0x40012000
 8002108:	20000000 	.word	0x20000000
 800210c:	000f4240 	.word	0x000f4240
 8002110:	40012200 	.word	0x40012200

08002114 <HAL_ADC_ConvCpltCallback>:
 8002114:	4770      	bx	lr

08002116 <HAL_ADC_ConvHalfCpltCallback>:
 8002116:	4770      	bx	lr

08002118 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002118:	b508      	push	{r3, lr}
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800211a:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800211c:	f7ff fffb 	bl	8002116 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002120:	bd08      	pop	{r3, pc}

08002122 <HAL_ADC_ErrorCallback>:
 8002122:	4770      	bx	lr

08002124 <ADC_DMAError>:
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002124:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8002126:	b508      	push	{r3, lr}
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8002128:	2340      	movs	r3, #64	; 0x40
 800212a:	6403      	str	r3, [r0, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800212c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800212e:	f043 0304 	orr.w	r3, r3, #4
 8002132:	6443      	str	r3, [r0, #68]	; 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002134:	f7ff fff5 	bl	8002122 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002138:	bd08      	pop	{r3, pc}

0800213a <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800213a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800213c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800213e:	f012 0f50 	tst.w	r2, #80	; 0x50
{
 8002142:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002144:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002146:	d123      	bne.n	8002190 <ADC_DMAConvCplt+0x56>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002148:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800214c:	641a      	str	r2, [r3, #64]	; 0x40
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	6891      	ldr	r1, [r2, #8]
 8002152:	f011 5f40 	tst.w	r1, #805306368	; 0x30000000
 8002156:	d117      	bne.n	8002188 <ADC_DMAConvCplt+0x4e>
 8002158:	7e19      	ldrb	r1, [r3, #24]
 800215a:	b9a9      	cbnz	r1, 8002188 <ADC_DMAConvCplt+0x4e>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800215c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800215e:	f411 0f70 	tst.w	r1, #15728640	; 0xf00000
 8002162:	d002      	beq.n	800216a <ADC_DMAConvCplt+0x30>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002164:	6891      	ldr	r1, [r2, #8]
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002166:	0548      	lsls	r0, r1, #21
 8002168:	d40e      	bmi.n	8002188 <ADC_DMAConvCplt+0x4e>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800216a:	6851      	ldr	r1, [r2, #4]
 800216c:	f021 0120 	bic.w	r1, r1, #32
 8002170:	6051      	str	r1, [r2, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002172:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002174:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002178:	641a      	str	r2, [r3, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800217a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800217c:	04d1      	lsls	r1, r2, #19
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800217e:	bf5e      	ittt	pl
 8002180:	6c1a      	ldrpl	r2, [r3, #64]	; 0x40
 8002182:	f042 0201 	orrpl.w	r2, r2, #1
 8002186:	641a      	strpl	r2, [r3, #64]	; 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 8002188:	4618      	mov	r0, r3
 800218a:	f7ff ffc3 	bl	8002114 <HAL_ADC_ConvCpltCallback>
}
 800218e:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002190:	06d2      	lsls	r2, r2, #27
 8002192:	d503      	bpl.n	800219c <ADC_DMAConvCplt+0x62>
      HAL_ADC_ErrorCallback(hadc);
 8002194:	4618      	mov	r0, r3
 8002196:	f7ff ffc4 	bl	8002122 <HAL_ADC_ErrorCallback>
 800219a:	e7f8      	b.n	800218e <ADC_DMAConvCplt+0x54>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800219c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 800219e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80021a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021a4:	4718      	bx	r3
	...

080021a8 <HAL_ADC_ConfigChannel>:
{
 80021a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0U;
 80021aa:	2300      	movs	r3, #0
 80021ac:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 80021ae:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80021b2:	2b01      	cmp	r3, #1
 80021b4:	d067      	beq.n	8002286 <HAL_ADC_ConfigChannel+0xde>
 80021b6:	2301      	movs	r3, #1
 80021b8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 80021bc:	680d      	ldr	r5, [r1, #0]
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80021be:	6803      	ldr	r3, [r0, #0]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80021c0:	688e      	ldr	r6, [r1, #8]
  if (sConfig->Channel > ADC_CHANNEL_9)
 80021c2:	2d09      	cmp	r5, #9
 80021c4:	b2ac      	uxth	r4, r5
 80021c6:	d934      	bls.n	8002232 <HAL_ADC_ConfigChannel+0x8a>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80021c8:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 80021cc:	68df      	ldr	r7, [r3, #12]
 80021ce:	3a1e      	subs	r2, #30
 80021d0:	f04f 0c07 	mov.w	ip, #7
 80021d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80021d8:	ea27 070c 	bic.w	r7, r7, ip
 80021dc:	60df      	str	r7, [r3, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80021de:	68df      	ldr	r7, [r3, #12]
 80021e0:	fa06 f202 	lsl.w	r2, r6, r2
 80021e4:	433a      	orrs	r2, r7
 80021e6:	60da      	str	r2, [r3, #12]
  if (sConfig->Rank < 7U)
 80021e8:	6849      	ldr	r1, [r1, #4]
 80021ea:	2906      	cmp	r1, #6
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80021ec:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  if (sConfig->Rank < 7U)
 80021f0:	d82e      	bhi.n	8002250 <HAL_ADC_ConfigChannel+0xa8>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80021f2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80021f4:	3a05      	subs	r2, #5
 80021f6:	261f      	movs	r6, #31
 80021f8:	4096      	lsls	r6, r2
 80021fa:	ea21 0106 	bic.w	r1, r1, r6
 80021fe:	6359      	str	r1, [r3, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002200:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002202:	fa04 f202 	lsl.w	r2, r4, r2
 8002206:	430a      	orrs	r2, r1
 8002208:	635a      	str	r2, [r3, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800220a:	4a2f      	ldr	r2, [pc, #188]	; (80022c8 <HAL_ADC_ConfigChannel+0x120>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d10a      	bne.n	8002226 <HAL_ADC_ConfigChannel+0x7e>
 8002210:	2d12      	cmp	r5, #18
 8002212:	d13a      	bne.n	800228a <HAL_ADC_ConfigChannel+0xe2>
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002214:	4b2d      	ldr	r3, [pc, #180]	; (80022cc <HAL_ADC_ConfigChannel+0x124>)
 8002216:	685a      	ldr	r2, [r3, #4]
 8002218:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 800221c:	605a      	str	r2, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800221e:	685a      	ldr	r2, [r3, #4]
 8002220:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8002224:	605a      	str	r2, [r3, #4]
  __HAL_UNLOCK(hadc);
 8002226:	2300      	movs	r3, #0
 8002228:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 800222c:	4618      	mov	r0, r3
}
 800222e:	b003      	add	sp, #12
 8002230:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002232:	691a      	ldr	r2, [r3, #16]
 8002234:	eb05 0c45 	add.w	ip, r5, r5, lsl #1
 8002238:	2707      	movs	r7, #7
 800223a:	fa07 f70c 	lsl.w	r7, r7, ip
 800223e:	ea22 0207 	bic.w	r2, r2, r7
 8002242:	611a      	str	r2, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002244:	691a      	ldr	r2, [r3, #16]
 8002246:	fa06 f60c 	lsl.w	r6, r6, ip
 800224a:	4316      	orrs	r6, r2
 800224c:	611e      	str	r6, [r3, #16]
 800224e:	e7cb      	b.n	80021e8 <HAL_ADC_ConfigChannel+0x40>
  else if (sConfig->Rank < 13U)
 8002250:	290c      	cmp	r1, #12
 8002252:	f04f 011f 	mov.w	r1, #31
 8002256:	d80b      	bhi.n	8002270 <HAL_ADC_ConfigChannel+0xc8>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002258:	6b1e      	ldr	r6, [r3, #48]	; 0x30
 800225a:	3a23      	subs	r2, #35	; 0x23
 800225c:	4091      	lsls	r1, r2
 800225e:	ea26 0101 	bic.w	r1, r6, r1
 8002262:	6319      	str	r1, [r3, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002264:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002266:	fa04 f202 	lsl.w	r2, r4, r2
 800226a:	430a      	orrs	r2, r1
 800226c:	631a      	str	r2, [r3, #48]	; 0x30
 800226e:	e7cc      	b.n	800220a <HAL_ADC_ConfigChannel+0x62>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002270:	6ade      	ldr	r6, [r3, #44]	; 0x2c
 8002272:	3a41      	subs	r2, #65	; 0x41
 8002274:	4091      	lsls	r1, r2
 8002276:	ea26 0101 	bic.w	r1, r6, r1
 800227a:	62d9      	str	r1, [r3, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800227c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800227e:	4094      	lsls	r4, r2
 8002280:	430c      	orrs	r4, r1
 8002282:	62dc      	str	r4, [r3, #44]	; 0x2c
 8002284:	e7c1      	b.n	800220a <HAL_ADC_ConfigChannel+0x62>
  __HAL_LOCK(hadc);
 8002286:	2002      	movs	r0, #2
 8002288:	e7d1      	b.n	800222e <HAL_ADC_ConfigChannel+0x86>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800228a:	4b11      	ldr	r3, [pc, #68]	; (80022d0 <HAL_ADC_ConfigChannel+0x128>)
 800228c:	429d      	cmp	r5, r3
 800228e:	d001      	beq.n	8002294 <HAL_ADC_ConfigChannel+0xec>
 8002290:	2d11      	cmp	r5, #17
 8002292:	d1c8      	bne.n	8002226 <HAL_ADC_ConfigChannel+0x7e>
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002294:	4b0d      	ldr	r3, [pc, #52]	; (80022cc <HAL_ADC_ConfigChannel+0x124>)
 8002296:	685a      	ldr	r2, [r3, #4]
 8002298:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 800229c:	605a      	str	r2, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800229e:	685a      	ldr	r2, [r3, #4]
 80022a0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80022a4:	605a      	str	r2, [r3, #4]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80022a6:	4b0a      	ldr	r3, [pc, #40]	; (80022d0 <HAL_ADC_ConfigChannel+0x128>)
 80022a8:	429d      	cmp	r5, r3
 80022aa:	d1bc      	bne.n	8002226 <HAL_ADC_ConfigChannel+0x7e>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80022ac:	4b09      	ldr	r3, [pc, #36]	; (80022d4 <HAL_ADC_ConfigChannel+0x12c>)
 80022ae:	4a0a      	ldr	r2, [pc, #40]	; (80022d8 <HAL_ADC_ConfigChannel+0x130>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	fbb3 f3f2 	udiv	r3, r3, r2
 80022b6:	220a      	movs	r2, #10
 80022b8:	4353      	muls	r3, r2
        counter--;
 80022ba:	9301      	str	r3, [sp, #4]
      while (counter != 0U)
 80022bc:	9b01      	ldr	r3, [sp, #4]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d0b1      	beq.n	8002226 <HAL_ADC_ConfigChannel+0x7e>
        counter--;
 80022c2:	9b01      	ldr	r3, [sp, #4]
 80022c4:	3b01      	subs	r3, #1
 80022c6:	e7f8      	b.n	80022ba <HAL_ADC_ConfigChannel+0x112>
 80022c8:	40012000 	.word	0x40012000
 80022cc:	40012300 	.word	0x40012300
 80022d0:	10000012 	.word	0x10000012
 80022d4:	20000000 	.word	0x20000000
 80022d8:	000f4240 	.word	0x000f4240

080022dc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80022dc:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80022de:	4604      	mov	r4, r0
 80022e0:	2800      	cmp	r0, #0
 80022e2:	d06e      	beq.n	80023c2 <HAL_CAN_Init+0xe6>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80022e4:	f890 3020 	ldrb.w	r3, [r0, #32]
 80022e8:	b90b      	cbnz	r3, 80022ee <HAL_CAN_Init+0x12>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80022ea:	f7ff fbcb 	bl	8001a84 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80022ee:	6822      	ldr	r2, [r4, #0]
 80022f0:	6813      	ldr	r3, [r2, #0]
 80022f2:	f043 0301 	orr.w	r3, r3, #1
 80022f6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80022f8:	f7ff fd38 	bl	8001d6c <HAL_GetTick>
 80022fc:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80022fe:	6823      	ldr	r3, [r4, #0]
 8002300:	685a      	ldr	r2, [r3, #4]
 8002302:	07d1      	lsls	r1, r2, #31
 8002304:	d551      	bpl.n	80023aa <HAL_CAN_Init+0xce>
      return HAL_ERROR;
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002306:	681a      	ldr	r2, [r3, #0]
 8002308:	f022 0202 	bic.w	r2, r2, #2
 800230c:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800230e:	f7ff fd2d 	bl	8001d6c <HAL_GetTick>
 8002312:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002314:	6823      	ldr	r3, [r4, #0]
 8002316:	685a      	ldr	r2, [r3, #4]
 8002318:	0792      	lsls	r2, r2, #30
 800231a:	d454      	bmi.n	80023c6 <HAL_CAN_Init+0xea>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800231c:	7e22      	ldrb	r2, [r4, #24]
 800231e:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002320:	681a      	ldr	r2, [r3, #0]
 8002322:	bf0c      	ite	eq
 8002324:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002328:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 800232c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800232e:	7e62      	ldrb	r2, [r4, #25]
 8002330:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002332:	681a      	ldr	r2, [r3, #0]
 8002334:	bf0c      	ite	eq
 8002336:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800233a:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 800233e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002340:	7ea2      	ldrb	r2, [r4, #26]
 8002342:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002344:	681a      	ldr	r2, [r3, #0]
 8002346:	bf0c      	ite	eq
 8002348:	f042 0220 	orreq.w	r2, r2, #32
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800234c:	f022 0220 	bicne.w	r2, r2, #32
 8002350:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002352:	7ee2      	ldrb	r2, [r4, #27]
 8002354:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002356:	681a      	ldr	r2, [r3, #0]
 8002358:	bf0c      	ite	eq
 800235a:	f022 0210 	biceq.w	r2, r2, #16
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800235e:	f042 0210 	orrne.w	r2, r2, #16
 8002362:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002364:	7f22      	ldrb	r2, [r4, #28]
 8002366:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002368:	681a      	ldr	r2, [r3, #0]
 800236a:	bf0c      	ite	eq
 800236c:	f042 0208 	orreq.w	r2, r2, #8
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002370:	f022 0208 	bicne.w	r2, r2, #8
 8002374:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002376:	7f62      	ldrb	r2, [r4, #29]
 8002378:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800237a:	681a      	ldr	r2, [r3, #0]
 800237c:	bf0c      	ite	eq
 800237e:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002382:	f022 0204 	bicne.w	r2, r2, #4
 8002386:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002388:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800238c:	430a      	orrs	r2, r1
 800238e:	6921      	ldr	r1, [r4, #16]
 8002390:	430a      	orrs	r2, r1
 8002392:	6961      	ldr	r1, [r4, #20]
 8002394:	430a      	orrs	r2, r1
 8002396:	6861      	ldr	r1, [r4, #4]
 8002398:	3901      	subs	r1, #1
 800239a:	430a      	orrs	r2, r1
 800239c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800239e:	2000      	movs	r0, #0

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80023a0:	2301      	movs	r3, #1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80023a2:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 80023a4:	f884 3020 	strb.w	r3, [r4, #32]

  /* Return function status */
  return HAL_OK;
}
 80023a8:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80023aa:	f7ff fcdf 	bl	8001d6c <HAL_GetTick>
 80023ae:	1b40      	subs	r0, r0, r5
 80023b0:	280a      	cmp	r0, #10
 80023b2:	d9a4      	bls.n	80022fe <HAL_CAN_Init+0x22>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80023b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80023b6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023ba:	6263      	str	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 80023bc:	2305      	movs	r3, #5
 80023be:	f884 3020 	strb.w	r3, [r4, #32]
    return HAL_ERROR;
 80023c2:	2001      	movs	r0, #1
 80023c4:	e7f0      	b.n	80023a8 <HAL_CAN_Init+0xcc>
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80023c6:	f7ff fcd1 	bl	8001d6c <HAL_GetTick>
 80023ca:	1b40      	subs	r0, r0, r5
 80023cc:	280a      	cmp	r0, #10
 80023ce:	d9a1      	bls.n	8002314 <HAL_CAN_Init+0x38>
 80023d0:	e7f0      	b.n	80023b4 <HAL_CAN_Init+0xd8>
	...

080023d4 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80023d4:	b530      	push	{r4, r5, lr}
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
  HAL_CAN_StateTypeDef state = hcan->State;
 80023d6:	f890 3020 	ldrb.w	r3, [r0, #32]

  if ((state == HAL_CAN_STATE_READY) ||
 80023da:	3b01      	subs	r3, #1
 80023dc:	2b01      	cmp	r3, #1
 80023de:	d877      	bhi.n	80024d0 <HAL_CAN_ConfigFilter+0xfc>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80023e0:	4b3e      	ldr	r3, [pc, #248]	; (80024dc <HAL_CAN_ConfigFilter+0x108>)
 80023e2:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80023e6:	f042 0201 	orr.w	r2, r2, #1
 80023ea:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80023ee:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80023f2:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 80023f6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80023fa:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80023fe:	6a48      	ldr	r0, [r1, #36]	; 0x24
 8002400:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8002404:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002408:	694a      	ldr	r2, [r1, #20]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800240a:	f8d3 521c 	ldr.w	r5, [r3, #540]	; 0x21c
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800240e:	f002 041f 	and.w	r4, r2, #31
 8002412:	2001      	movs	r0, #1
 8002414:	40a0      	lsls	r0, r4
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002416:	ea25 0500 	bic.w	r5, r5, r0
 800241a:	f8c3 521c 	str.w	r5, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800241e:	69cd      	ldr	r5, [r1, #28]
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002420:	43c4      	mvns	r4, r0
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002422:	2d00      	cmp	r5, #0
 8002424:	d135      	bne.n	8002492 <HAL_CAN_ConfigFilter+0xbe>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002426:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
 800242a:	4025      	ands	r5, r4
 800242c:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002430:	68cb      	ldr	r3, [r1, #12]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002432:	888d      	ldrh	r5, [r1, #4]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002434:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8002438:	00d3      	lsls	r3, r2, #3
 800243a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800243e:	f503 43c8 	add.w	r3, r3, #25600	; 0x6400

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002442:	880a      	ldrh	r2, [r1, #0]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002444:	f8c3 5240 	str.w	r5, [r3, #576]	; 0x240
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002448:	688d      	ldr	r5, [r1, #8]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800244a:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800244e:	f8c3 2244 	str.w	r2, [r3, #580]	; 0x244
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002452:	698a      	ldr	r2, [r1, #24]
 8002454:	4b21      	ldr	r3, [pc, #132]	; (80024dc <HAL_CAN_ConfigFilter+0x108>)
 8002456:	bb8a      	cbnz	r2, 80024bc <HAL_CAN_ConfigFilter+0xe8>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002458:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800245c:	4022      	ands	r2, r4
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800245e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002462:	690a      	ldr	r2, [r1, #16]
 8002464:	bb72      	cbnz	r2, 80024c4 <HAL_CAN_ConfigFilter+0xf0>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002466:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800246a:	4014      	ands	r4, r2
 800246c:	f8c3 4214 	str.w	r4, [r3, #532]	; 0x214
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002470:	6a0b      	ldr	r3, [r1, #32]
 8002472:	2b01      	cmp	r3, #1
 8002474:	4b19      	ldr	r3, [pc, #100]	; (80024dc <HAL_CAN_ConfigFilter+0x108>)
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002476:	bf02      	ittt	eq
 8002478:	f8d3 221c 	ldreq.w	r2, [r3, #540]	; 0x21c
 800247c:	4302      	orreq	r2, r0
 800247e:	f8c3 221c 	streq.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002482:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002486:	f022 0201 	bic.w	r2, r2, #1
 800248a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800248e:	2000      	movs	r0, #0
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;

    return HAL_ERROR;
  }
}
 8002490:	bd30      	pop	{r4, r5, pc}
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002492:	2d01      	cmp	r5, #1
 8002494:	d1dd      	bne.n	8002452 <HAL_CAN_ConfigFilter+0x7e>
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002496:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
 800249a:	4305      	orrs	r5, r0
 800249c:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80024a0:	680b      	ldr	r3, [r1, #0]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80024a2:	888d      	ldrh	r5, [r1, #4]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80024a4:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80024a8:	00d3      	lsls	r3, r2, #3
 80024aa:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80024ae:	f503 43c8 	add.w	r3, r3, #25600	; 0x6400
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80024b2:	898a      	ldrh	r2, [r1, #12]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80024b4:	f8c3 5240 	str.w	r5, [r3, #576]	; 0x240
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80024b8:	688d      	ldr	r5, [r1, #8]
 80024ba:	e7c6      	b.n	800244a <HAL_CAN_ConfigFilter+0x76>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80024bc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80024c0:	4302      	orrs	r2, r0
 80024c2:	e7cc      	b.n	800245e <HAL_CAN_ConfigFilter+0x8a>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80024c4:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80024c8:	4302      	orrs	r2, r0
 80024ca:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80024ce:	e7cf      	b.n	8002470 <HAL_CAN_ConfigFilter+0x9c>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80024d0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80024d2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80024d6:	6243      	str	r3, [r0, #36]	; 0x24
    return HAL_ERROR;
 80024d8:	2001      	movs	r0, #1
 80024da:	e7d9      	b.n	8002490 <HAL_CAN_ConfigFilter+0xbc>
 80024dc:	40006400 	.word	0x40006400

080024e0 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80024e0:	b570      	push	{r4, r5, r6, lr}
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80024e2:	f890 3020 	ldrb.w	r3, [r0, #32]
 80024e6:	2b01      	cmp	r3, #1
{
 80024e8:	4604      	mov	r4, r0
  if (hcan->State == HAL_CAN_STATE_READY)
 80024ea:	b2dd      	uxtb	r5, r3
 80024ec:	d120      	bne.n	8002530 <HAL_CAN_Start+0x50>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80024ee:	6802      	ldr	r2, [r0, #0]
    hcan->State = HAL_CAN_STATE_LISTENING;
 80024f0:	2302      	movs	r3, #2
 80024f2:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80024f6:	6813      	ldr	r3, [r2, #0]
 80024f8:	f023 0301 	bic.w	r3, r3, #1
 80024fc:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80024fe:	f7ff fc35 	bl	8001d6c <HAL_GetTick>
 8002502:	4606      	mov	r6, r0

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002504:	6823      	ldr	r3, [r4, #0]
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	f013 0301 	ands.w	r3, r3, #1
 800250c:	d102      	bne.n	8002514 <HAL_CAN_Start+0x34>
        return HAL_ERROR;
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800250e:	6263      	str	r3, [r4, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8002510:	461d      	mov	r5, r3
 8002512:	e00b      	b.n	800252c <HAL_CAN_Start+0x4c>
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002514:	f7ff fc2a 	bl	8001d6c <HAL_GetTick>
 8002518:	1b80      	subs	r0, r0, r6
 800251a:	280a      	cmp	r0, #10
 800251c:	d9f2      	bls.n	8002504 <HAL_CAN_Start+0x24>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800251e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002520:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002524:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 8002526:	2305      	movs	r3, #5
 8002528:	f884 3020 	strb.w	r3, [r4, #32]
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;

    return HAL_ERROR;
  }
}
 800252c:	4628      	mov	r0, r5
 800252e:	bd70      	pop	{r4, r5, r6, pc}
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002530:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002532:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002536:	6243      	str	r3, [r0, #36]	; 0x24
    return HAL_ERROR;
 8002538:	2501      	movs	r5, #1
 800253a:	e7f7      	b.n	800252c <HAL_CAN_Start+0x4c>

0800253c <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 800253c:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800253e:	f890 5020 	ldrb.w	r5, [r0, #32]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002542:	6806      	ldr	r6, [r0, #0]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002544:	3d01      	subs	r5, #1
 8002546:	2d01      	cmp	r5, #1
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002548:	68b4      	ldr	r4, [r6, #8]
  if ((state == HAL_CAN_STATE_READY) ||
 800254a:	d83f      	bhi.n	80025cc <HAL_CAN_AddTxMessage+0x90>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800254c:	f014 5fe0 	tst.w	r4, #469762048	; 0x1c000000
 8002550:	f04f 0501 	mov.w	r5, #1
 8002554:	d034      	beq.n	80025c0 <HAL_CAN_AddTxMessage+0x84>
        ((tsr & CAN_TSR_TME1) != 0U) ||
        ((tsr & CAN_TSR_TME2) != 0U))
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002556:	f3c4 6401 	ubfx	r4, r4, #24, #2

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800255a:	40a5      	lsls	r5, r4
 800255c:	601d      	str	r5, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800255e:	e9d1 0702 	ldrd	r0, r7, [r1, #8]
 8002562:	f104 0318 	add.w	r3, r4, #24
 8002566:	bb20      	cbnz	r0, 80025b2 <HAL_CAN_AddTxMessage+0x76>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002568:	6808      	ldr	r0, [r1, #0]
 800256a:	011b      	lsls	r3, r3, #4
 800256c:	ea47 5740 	orr.w	r7, r7, r0, lsl #21
 8002570:	50f7      	str	r7, [r6, r3]
                                                           pHeader->IDE |
                                                           pHeader->RTR);
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002572:	eb06 1304 	add.w	r3, r6, r4, lsl #4
 8002576:	690d      	ldr	r5, [r1, #16]
 8002578:	f8c3 5184 	str.w	r5, [r3, #388]	; 0x184

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800257c:	7d09      	ldrb	r1, [r1, #20]
 800257e:	2901      	cmp	r1, #1
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002580:	bf08      	it	eq
 8002582:	f8d3 1184 	ldreq.w	r1, [r3, #388]	; 0x184
 8002586:	ea4f 1004 	mov.w	r0, r4, lsl #4
 800258a:	bf04      	itt	eq
 800258c:	f441 7180 	orreq.w	r1, r1, #256	; 0x100
 8002590:	f8c3 1184 	streq.w	r1, [r3, #388]	; 0x184
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002594:	4406      	add	r6, r0
 8002596:	6851      	ldr	r1, [r2, #4]
 8002598:	f8c6 118c 	str.w	r1, [r6, #396]	; 0x18c
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800259c:	6812      	ldr	r2, [r2, #0]
 800259e:	f8c6 2188 	str.w	r2, [r6, #392]	; 0x188
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80025a2:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 80025a6:	f042 0201 	orr.w	r2, r2, #1
 80025aa:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180

      /* Return function status */
      return HAL_OK;
 80025ae:	2000      	movs	r0, #0
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;

    return HAL_ERROR;
  }
}
 80025b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80025b2:	684d      	ldr	r5, [r1, #4]
                                                           pHeader->IDE |
 80025b4:	4338      	orrs	r0, r7
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80025b6:	011b      	lsls	r3, r3, #4
                                                           pHeader->IDE |
 80025b8:	ea40 00c5 	orr.w	r0, r0, r5, lsl #3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80025bc:	50f0      	str	r0, [r6, r3]
 80025be:	e7d8      	b.n	8002572 <HAL_CAN_AddTxMessage+0x36>
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80025c0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80025c2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80025c6:	6243      	str	r3, [r0, #36]	; 0x24
    return HAL_ERROR;
 80025c8:	2001      	movs	r0, #1
 80025ca:	e7f1      	b.n	80025b0 <HAL_CAN_AddTxMessage+0x74>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80025cc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80025ce:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025d2:	e7f8      	b.n	80025c6 <HAL_CAN_AddTxMessage+0x8a>

080025d4 <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 80025d4:	f890 3020 	ldrb.w	r3, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80025d8:	3b01      	subs	r3, #1
 80025da:	2b01      	cmp	r3, #1
 80025dc:	d805      	bhi.n	80025ea <HAL_CAN_ActivateNotification+0x16>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80025de:	6802      	ldr	r2, [r0, #0]
 80025e0:	6953      	ldr	r3, [r2, #20]
 80025e2:	4319      	orrs	r1, r3
 80025e4:	6151      	str	r1, [r2, #20]

    /* Return function status */
    return HAL_OK;
 80025e6:	2000      	movs	r0, #0
 80025e8:	4770      	bx	lr
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80025ea:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80025ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025f0:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80025f2:	2001      	movs	r0, #1
  }
}
 80025f4:	4770      	bx	lr

080025f6 <HAL_CAN_TxMailbox0CompleteCallback>:
 80025f6:	4770      	bx	lr

080025f8 <HAL_CAN_TxMailbox1CompleteCallback>:
 80025f8:	4770      	bx	lr

080025fa <HAL_CAN_TxMailbox2CompleteCallback>:
 80025fa:	4770      	bx	lr

080025fc <HAL_CAN_TxMailbox0AbortCallback>:
 80025fc:	4770      	bx	lr

080025fe <HAL_CAN_TxMailbox1AbortCallback>:
 80025fe:	4770      	bx	lr

08002600 <HAL_CAN_TxMailbox2AbortCallback>:
 8002600:	4770      	bx	lr

08002602 <HAL_CAN_RxFifo0MsgPendingCallback>:
 8002602:	4770      	bx	lr

08002604 <HAL_CAN_RxFifo0FullCallback>:
 8002604:	4770      	bx	lr

08002606 <HAL_CAN_RxFifo1MsgPendingCallback>:
 8002606:	4770      	bx	lr

08002608 <HAL_CAN_RxFifo1FullCallback>:
 8002608:	4770      	bx	lr

0800260a <HAL_CAN_SleepCallback>:
 800260a:	4770      	bx	lr

0800260c <HAL_CAN_WakeUpFromRxMsgCallback>:
 800260c:	4770      	bx	lr

0800260e <HAL_CAN_ErrorCallback>:
 800260e:	4770      	bx	lr

08002610 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002610:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002614:	6803      	ldr	r3, [r0, #0]
 8002616:	695e      	ldr	r6, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002618:	f8d3 9004 	ldr.w	r9, [r3, #4]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800261c:	689f      	ldr	r7, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800261e:	f8d3 b00c 	ldr.w	fp, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002622:	f8d3 a010 	ldr.w	sl, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002626:	f8d3 8018 	ldr.w	r8, [r3, #24]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800262a:	f016 0401 	ands.w	r4, r6, #1
{
 800262e:	4605      	mov	r5, r0
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002630:	d022      	beq.n	8002678 <HAL_CAN_IRQHandler+0x68>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002632:	f017 0401 	ands.w	r4, r7, #1
 8002636:	d007      	beq.n	8002648 <HAL_CAN_IRQHandler+0x38>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002638:	2201      	movs	r2, #1

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800263a:	07b9      	lsls	r1, r7, #30
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800263c:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800263e:	f140 80a5 	bpl.w	800278c <HAL_CAN_IRQHandler+0x17c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002642:	f7ff ffd8 	bl	80025f6 <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002646:	2400      	movs	r4, #0
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002648:	05fb      	lsls	r3, r7, #23
 800264a:	d509      	bpl.n	8002660 <HAL_CAN_IRQHandler+0x50>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800264c:	682b      	ldr	r3, [r5, #0]
 800264e:	f44f 7280 	mov.w	r2, #256	; 0x100

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002652:	05b8      	lsls	r0, r7, #22
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002654:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002656:	f140 80a7 	bpl.w	80027a8 <HAL_CAN_IRQHandler+0x198>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800265a:	4628      	mov	r0, r5
 800265c:	f7ff ffcc 	bl	80025f8 <HAL_CAN_TxMailbox1CompleteCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002660:	03fb      	lsls	r3, r7, #15
 8002662:	d509      	bpl.n	8002678 <HAL_CAN_IRQHandler+0x68>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002664:	682b      	ldr	r3, [r5, #0]
 8002666:	f44f 3280 	mov.w	r2, #65536	; 0x10000

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800266a:	03b8      	lsls	r0, r7, #14
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800266c:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800266e:	f140 80a9 	bpl.w	80027c4 <HAL_CAN_IRQHandler+0x1b4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002672:	4628      	mov	r0, r5
 8002674:	f7ff ffc1 	bl	80025fa <HAL_CAN_TxMailbox2CompleteCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002678:	0733      	lsls	r3, r6, #28
 800267a:	d507      	bpl.n	800268c <HAL_CAN_IRQHandler+0x7c>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800267c:	f01b 0f10 	tst.w	fp, #16
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002680:	bf1f      	itttt	ne
 8002682:	682b      	ldrne	r3, [r5, #0]
 8002684:	2210      	movne	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002686:	f444 7400 	orrne.w	r4, r4, #512	; 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800268a:	60da      	strne	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800268c:	0777      	lsls	r7, r6, #29
 800268e:	d508      	bpl.n	80026a2 <HAL_CAN_IRQHandler+0x92>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002690:	f01b 0f08 	tst.w	fp, #8
 8002694:	d005      	beq.n	80026a2 <HAL_CAN_IRQHandler+0x92>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002696:	682b      	ldr	r3, [r5, #0]
 8002698:	2208      	movs	r2, #8
 800269a:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800269c:	4628      	mov	r0, r5
 800269e:	f7ff ffb1 	bl	8002604 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80026a2:	07b0      	lsls	r0, r6, #30
 80026a4:	d506      	bpl.n	80026b4 <HAL_CAN_IRQHandler+0xa4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80026a6:	682b      	ldr	r3, [r5, #0]
 80026a8:	68db      	ldr	r3, [r3, #12]
 80026aa:	0799      	lsls	r1, r3, #30
 80026ac:	d002      	beq.n	80026b4 <HAL_CAN_IRQHandler+0xa4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80026ae:	4628      	mov	r0, r5
 80026b0:	f7ff ffa7 	bl	8002602 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80026b4:	0672      	lsls	r2, r6, #25
 80026b6:	d507      	bpl.n	80026c8 <HAL_CAN_IRQHandler+0xb8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80026b8:	f01a 0f10 	tst.w	sl, #16
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80026bc:	bf1f      	itttt	ne
 80026be:	682b      	ldrne	r3, [r5, #0]
 80026c0:	2210      	movne	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80026c2:	f444 6480 	orrne.w	r4, r4, #1024	; 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80026c6:	611a      	strne	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80026c8:	06b3      	lsls	r3, r6, #26
 80026ca:	d508      	bpl.n	80026de <HAL_CAN_IRQHandler+0xce>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80026cc:	f01a 0f08 	tst.w	sl, #8
 80026d0:	d005      	beq.n	80026de <HAL_CAN_IRQHandler+0xce>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80026d2:	682b      	ldr	r3, [r5, #0]
 80026d4:	2208      	movs	r2, #8
 80026d6:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80026d8:	4628      	mov	r0, r5
 80026da:	f7ff ff95 	bl	8002608 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80026de:	06f7      	lsls	r7, r6, #27
 80026e0:	d506      	bpl.n	80026f0 <HAL_CAN_IRQHandler+0xe0>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80026e2:	682b      	ldr	r3, [r5, #0]
 80026e4:	691b      	ldr	r3, [r3, #16]
 80026e6:	0798      	lsls	r0, r3, #30
 80026e8:	d002      	beq.n	80026f0 <HAL_CAN_IRQHandler+0xe0>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80026ea:	4628      	mov	r0, r5
 80026ec:	f7ff ff8b 	bl	8002606 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80026f0:	03b1      	lsls	r1, r6, #14
 80026f2:	d508      	bpl.n	8002706 <HAL_CAN_IRQHandler+0xf6>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80026f4:	f019 0f10 	tst.w	r9, #16
 80026f8:	d005      	beq.n	8002706 <HAL_CAN_IRQHandler+0xf6>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80026fa:	682b      	ldr	r3, [r5, #0]
 80026fc:	2210      	movs	r2, #16
 80026fe:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002700:	4628      	mov	r0, r5
 8002702:	f7ff ff82 	bl	800260a <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002706:	03f2      	lsls	r2, r6, #15
 8002708:	d508      	bpl.n	800271c <HAL_CAN_IRQHandler+0x10c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800270a:	f019 0f08 	tst.w	r9, #8
 800270e:	d005      	beq.n	800271c <HAL_CAN_IRQHandler+0x10c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002710:	682b      	ldr	r3, [r5, #0]
 8002712:	2208      	movs	r2, #8
 8002714:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002716:	4628      	mov	r0, r5
 8002718:	f7ff ff78 	bl	800260c <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800271c:	0433      	lsls	r3, r6, #16
 800271e:	d52c      	bpl.n	800277a <HAL_CAN_IRQHandler+0x16a>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002720:	f019 0f04 	tst.w	r9, #4
 8002724:	682a      	ldr	r2, [r5, #0]
 8002726:	d026      	beq.n	8002776 <HAL_CAN_IRQHandler+0x166>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002728:	05f7      	lsls	r7, r6, #23
 800272a:	d504      	bpl.n	8002736 <HAL_CAN_IRQHandler+0x126>
 800272c:	f018 0f01 	tst.w	r8, #1
          ((esrflags & CAN_ESR_EWGF) != 0U))
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002730:	bf18      	it	ne
 8002732:	f044 0401 	orrne.w	r4, r4, #1

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002736:	05b0      	lsls	r0, r6, #22
 8002738:	d504      	bpl.n	8002744 <HAL_CAN_IRQHandler+0x134>
 800273a:	f018 0f02 	tst.w	r8, #2
          ((esrflags & CAN_ESR_EPVF) != 0U))
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800273e:	bf18      	it	ne
 8002740:	f044 0402 	orrne.w	r4, r4, #2

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002744:	0571      	lsls	r1, r6, #21
 8002746:	d504      	bpl.n	8002752 <HAL_CAN_IRQHandler+0x142>
 8002748:	f018 0f04 	tst.w	r8, #4
          ((esrflags & CAN_ESR_BOFF) != 0U))
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800274c:	bf18      	it	ne
 800274e:	f044 0404 	orrne.w	r4, r4, #4

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002752:	0533      	lsls	r3, r6, #20
 8002754:	d50f      	bpl.n	8002776 <HAL_CAN_IRQHandler+0x166>
 8002756:	f018 0370 	ands.w	r3, r8, #112	; 0x70
 800275a:	d00c      	beq.n	8002776 <HAL_CAN_IRQHandler+0x166>
          ((esrflags & CAN_ESR_LEC) != 0U))
      {
        switch (esrflags & CAN_ESR_LEC)
 800275c:	2b40      	cmp	r3, #64	; 0x40
 800275e:	d04f      	beq.n	8002800 <HAL_CAN_IRQHandler+0x1f0>
 8002760:	d83e      	bhi.n	80027e0 <HAL_CAN_IRQHandler+0x1d0>
 8002762:	2b20      	cmp	r3, #32
 8002764:	d046      	beq.n	80027f4 <HAL_CAN_IRQHandler+0x1e4>
 8002766:	2b30      	cmp	r3, #48	; 0x30
 8002768:	d047      	beq.n	80027fa <HAL_CAN_IRQHandler+0x1ea>
 800276a:	2b10      	cmp	r3, #16
 800276c:	d03f      	beq.n	80027ee <HAL_CAN_IRQHandler+0x1de>
          default:
            break;
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800276e:	6993      	ldr	r3, [r2, #24]
 8002770:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002774:	6193      	str	r3, [r2, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002776:	2304      	movs	r3, #4
 8002778:	6053      	str	r3, [r2, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800277a:	b12c      	cbz	r4, 8002788 <HAL_CAN_IRQHandler+0x178>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800277c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800277e:	4323      	orrs	r3, r4
 8002780:	626b      	str	r3, [r5, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002782:	4628      	mov	r0, r5
 8002784:	f7ff ff43 	bl	800260e <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002788:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800278c:	077a      	lsls	r2, r7, #29
 800278e:	d405      	bmi.n	800279c <HAL_CAN_IRQHandler+0x18c>
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002790:	f017 0408 	ands.w	r4, r7, #8
 8002794:	d105      	bne.n	80027a2 <HAL_CAN_IRQHandler+0x192>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002796:	f7ff ff31 	bl	80025fc <HAL_CAN_TxMailbox0AbortCallback>
 800279a:	e755      	b.n	8002648 <HAL_CAN_IRQHandler+0x38>
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800279c:	f44f 6400 	mov.w	r4, #2048	; 0x800
 80027a0:	e752      	b.n	8002648 <HAL_CAN_IRQHandler+0x38>
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80027a2:	f44f 5480 	mov.w	r4, #4096	; 0x1000
 80027a6:	e74f      	b.n	8002648 <HAL_CAN_IRQHandler+0x38>
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80027a8:	0579      	lsls	r1, r7, #21
 80027aa:	d502      	bpl.n	80027b2 <HAL_CAN_IRQHandler+0x1a2>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80027ac:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
 80027b0:	e756      	b.n	8002660 <HAL_CAN_IRQHandler+0x50>
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80027b2:	053a      	lsls	r2, r7, #20
 80027b4:	d502      	bpl.n	80027bc <HAL_CAN_IRQHandler+0x1ac>
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80027b6:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 80027ba:	e751      	b.n	8002660 <HAL_CAN_IRQHandler+0x50>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80027bc:	4628      	mov	r0, r5
 80027be:	f7ff ff1e 	bl	80025fe <HAL_CAN_TxMailbox1AbortCallback>
 80027c2:	e74d      	b.n	8002660 <HAL_CAN_IRQHandler+0x50>
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80027c4:	0379      	lsls	r1, r7, #13
 80027c6:	d502      	bpl.n	80027ce <HAL_CAN_IRQHandler+0x1be>
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80027c8:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
 80027cc:	e754      	b.n	8002678 <HAL_CAN_IRQHandler+0x68>
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80027ce:	033a      	lsls	r2, r7, #12
 80027d0:	d502      	bpl.n	80027d8 <HAL_CAN_IRQHandler+0x1c8>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80027d2:	f444 3480 	orr.w	r4, r4, #65536	; 0x10000
 80027d6:	e74f      	b.n	8002678 <HAL_CAN_IRQHandler+0x68>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80027d8:	4628      	mov	r0, r5
 80027da:	f7ff ff11 	bl	8002600 <HAL_CAN_TxMailbox2AbortCallback>
 80027de:	e74b      	b.n	8002678 <HAL_CAN_IRQHandler+0x68>
        switch (esrflags & CAN_ESR_LEC)
 80027e0:	2b50      	cmp	r3, #80	; 0x50
 80027e2:	d010      	beq.n	8002806 <HAL_CAN_IRQHandler+0x1f6>
 80027e4:	2b60      	cmp	r3, #96	; 0x60
 80027e6:	d1c2      	bne.n	800276e <HAL_CAN_IRQHandler+0x15e>
            errorcode |= HAL_CAN_ERROR_CRC;
 80027e8:	f444 7480 	orr.w	r4, r4, #256	; 0x100
            break;
 80027ec:	e7bf      	b.n	800276e <HAL_CAN_IRQHandler+0x15e>
            errorcode |= HAL_CAN_ERROR_STF;
 80027ee:	f044 0408 	orr.w	r4, r4, #8
            break;
 80027f2:	e7bc      	b.n	800276e <HAL_CAN_IRQHandler+0x15e>
            errorcode |= HAL_CAN_ERROR_FOR;
 80027f4:	f044 0410 	orr.w	r4, r4, #16
            break;
 80027f8:	e7b9      	b.n	800276e <HAL_CAN_IRQHandler+0x15e>
            errorcode |= HAL_CAN_ERROR_ACK;
 80027fa:	f044 0420 	orr.w	r4, r4, #32
            break;
 80027fe:	e7b6      	b.n	800276e <HAL_CAN_IRQHandler+0x15e>
            errorcode |= HAL_CAN_ERROR_BR;
 8002800:	f044 0440 	orr.w	r4, r4, #64	; 0x40
            break;
 8002804:	e7b3      	b.n	800276e <HAL_CAN_IRQHandler+0x15e>
            errorcode |= HAL_CAN_ERROR_BD;
 8002806:	f044 0480 	orr.w	r4, r4, #128	; 0x80
            break;
 800280a:	e7b0      	b.n	800276e <HAL_CAN_IRQHandler+0x15e>

0800280c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800280c:	4907      	ldr	r1, [pc, #28]	; (800282c <HAL_NVIC_SetPriorityGrouping+0x20>)
 800280e:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002810:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002814:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002816:	0412      	lsls	r2, r2, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002818:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800281c:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800281e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002820:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002824:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8002828:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800282a:	4770      	bx	lr
 800282c:	e000ed00 	.word	0xe000ed00

08002830 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002830:	4b16      	ldr	r3, [pc, #88]	; (800288c <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002832:	b530      	push	{r4, r5, lr}
 8002834:	68dc      	ldr	r4, [r3, #12]
 8002836:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800283a:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800283e:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002840:	2b04      	cmp	r3, #4
 8002842:	bf28      	it	cs
 8002844:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002846:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002848:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800284c:	bf8c      	ite	hi
 800284e:	3c03      	subhi	r4, #3
 8002850:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002852:	fa05 f303 	lsl.w	r3, r5, r3
 8002856:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800285a:	40a5      	lsls	r5, r4
 800285c:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002860:	40a3      	lsls	r3, r4
  if ((int32_t)(IRQn) >= 0)
 8002862:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002864:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002868:	bfac      	ite	ge
 800286a:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800286e:	4a08      	ldrlt	r2, [pc, #32]	; (8002890 <HAL_NVIC_SetPriority+0x60>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002870:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002874:	bfb8      	it	lt
 8002876:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800287a:	b2db      	uxtb	r3, r3
 800287c:	bfaa      	itet	ge
 800287e:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002882:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002884:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002888:	bd30      	pop	{r4, r5, pc}
 800288a:	bf00      	nop
 800288c:	e000ed00 	.word	0xe000ed00
 8002890:	e000ed14 	.word	0xe000ed14

08002894 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002894:	2800      	cmp	r0, #0
 8002896:	db07      	blt.n	80028a8 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002898:	4a04      	ldr	r2, [pc, #16]	; (80028ac <HAL_NVIC_EnableIRQ+0x18>)
 800289a:	0941      	lsrs	r1, r0, #5
 800289c:	2301      	movs	r3, #1
 800289e:	f000 001f 	and.w	r0, r0, #31
 80028a2:	4083      	lsls	r3, r0
 80028a4:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80028a8:	4770      	bx	lr
 80028aa:	bf00      	nop
 80028ac:	e000e100 	.word	0xe000e100

080028b0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028b0:	3801      	subs	r0, #1
 80028b2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80028b6:	d20b      	bcs.n	80028d0 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028b8:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028bc:	4a05      	ldr	r2, [pc, #20]	; (80028d4 <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028be:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028c0:	21f0      	movs	r1, #240	; 0xf0
 80028c2:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028c6:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028c8:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028ca:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028cc:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028ce:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80028d0:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80028d2:	4770      	bx	lr
 80028d4:	e000ed00 	.word	0xe000ed00

080028d8 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80028d8:	b510      	push	{r4, lr}
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80028da:	4604      	mov	r4, r0
 80028dc:	b150      	cbz	r0, 80028f4 <HAL_CRC_Init+0x1c>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80028de:	7943      	ldrb	r3, [r0, #5]
 80028e0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80028e4:	b913      	cbnz	r3, 80028ec <HAL_CRC_Init+0x14>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80028e6:	7102      	strb	r2, [r0, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80028e8:	f7ff f90a 	bl	8001b00 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80028ec:	2301      	movs	r3, #1
 80028ee:	7163      	strb	r3, [r4, #5]

  /* Return function status */
  return HAL_OK;
 80028f0:	2000      	movs	r0, #0
}
 80028f2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80028f4:	2001      	movs	r0, #1
 80028f6:	e7fc      	b.n	80028f2 <HAL_CRC_Init+0x1a>

080028f8 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80028f8:	6803      	ldr	r3, [r0, #0]
{
 80028fa:	b510      	push	{r4, lr}
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80028fc:	b2da      	uxtb	r2, r3
 80028fe:	3a10      	subs	r2, #16
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002900:	4c07      	ldr	r4, [pc, #28]	; (8002920 <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002902:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002906:	f023 0303 	bic.w	r3, r3, #3
  if (stream_number > 3U)
 800290a:	2a5f      	cmp	r2, #95	; 0x5f
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800290c:	bf88      	it	hi
 800290e:	3304      	addhi	r3, #4
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002910:	2118      	movs	r1, #24
 8002912:	fbb2 f1f1 	udiv	r1, r2, r1
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002916:	5c61      	ldrb	r1, [r4, r1]
 8002918:	65c1      	str	r1, [r0, #92]	; 0x5c
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800291a:	6583      	str	r3, [r0, #88]	; 0x58
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 800291c:	4618      	mov	r0, r3
 800291e:	bd10      	pop	{r4, pc}
 8002920:	0800b2e6 	.word	0x0800b2e6

08002924 <HAL_DMA_Init>:
{
 8002924:	b570      	push	{r4, r5, r6, lr}
 8002926:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002928:	f7ff fa20 	bl	8001d6c <HAL_GetTick>
 800292c:	4605      	mov	r5, r0
  if(hdma == NULL)
 800292e:	2c00      	cmp	r4, #0
 8002930:	d071      	beq.n	8002a16 <HAL_DMA_Init+0xf2>
  hdma->State = HAL_DMA_STATE_BUSY;
 8002932:	2302      	movs	r3, #2
 8002934:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 8002938:	6822      	ldr	r2, [r4, #0]
  __HAL_UNLOCK(hdma);
 800293a:	2300      	movs	r3, #0
 800293c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 8002940:	6813      	ldr	r3, [r2, #0]
 8002942:	f023 0301 	bic.w	r3, r3, #1
 8002946:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002948:	6822      	ldr	r2, [r4, #0]
 800294a:	6813      	ldr	r3, [r2, #0]
 800294c:	07d8      	lsls	r0, r3, #31
 800294e:	d42e      	bmi.n	80029ae <HAL_DMA_Init+0x8a>
  tmp = hdma->Instance->CR;
 8002950:	6813      	ldr	r3, [r2, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002952:	4832      	ldr	r0, [pc, #200]	; (8002a1c <HAL_DMA_Init+0xf8>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002954:	69a1      	ldr	r1, [r4, #24]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002956:	4018      	ands	r0, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002958:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800295c:	432b      	orrs	r3, r5
 800295e:	68e5      	ldr	r5, [r4, #12]
 8002960:	432b      	orrs	r3, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002962:	6925      	ldr	r5, [r4, #16]
 8002964:	432b      	orrs	r3, r5
 8002966:	6965      	ldr	r5, [r4, #20]
 8002968:	432b      	orrs	r3, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800296a:	69e5      	ldr	r5, [r4, #28]
 800296c:	430b      	orrs	r3, r1
 800296e:	432b      	orrs	r3, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 8002970:	6a25      	ldr	r5, [r4, #32]
 8002972:	432b      	orrs	r3, r5
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002974:	4303      	orrs	r3, r0
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002976:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8002978:	2804      	cmp	r0, #4
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800297a:	bf02      	ittt	eq
 800297c:	e9d4 560b 	ldrdeq	r5, r6, [r4, #44]	; 0x2c
 8002980:	4335      	orreq	r5, r6
 8002982:	432b      	orreq	r3, r5
  hdma->Instance->CR = tmp;  
 8002984:	6013      	str	r3, [r2, #0]
  tmp = hdma->Instance->FCR;
 8002986:	6953      	ldr	r3, [r2, #20]
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002988:	2804      	cmp	r0, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800298a:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 800298e:	ea43 0300 	orr.w	r3, r3, r0
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002992:	d132      	bne.n	80029fa <HAL_DMA_Init+0xd6>
    tmp |= hdma->Init.FIFOThreshold;
 8002994:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002996:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 8002998:	4303      	orrs	r3, r0
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800299a:	b375      	cbz	r5, 80029fa <HAL_DMA_Init+0xd6>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800299c:	b991      	cbnz	r1, 80029c4 <HAL_DMA_Init+0xa0>
  {
    switch (tmp)
 800299e:	2801      	cmp	r0, #1
 80029a0:	d020      	beq.n	80029e4 <HAL_DMA_Init+0xc0>
 80029a2:	f030 0102 	bics.w	r1, r0, #2
 80029a6:	d128      	bne.n	80029fa <HAL_DMA_Init+0xd6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80029a8:	01e9      	lsls	r1, r5, #7
 80029aa:	d526      	bpl.n	80029fa <HAL_DMA_Init+0xd6>
 80029ac:	e01d      	b.n	80029ea <HAL_DMA_Init+0xc6>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80029ae:	f7ff f9dd 	bl	8001d6c <HAL_GetTick>
 80029b2:	1b40      	subs	r0, r0, r5
 80029b4:	2805      	cmp	r0, #5
 80029b6:	d9c7      	bls.n	8002948 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80029b8:	2320      	movs	r3, #32
 80029ba:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80029bc:	2003      	movs	r0, #3
        hdma->State = HAL_DMA_STATE_READY;
 80029be:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 80029c2:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80029c4:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 80029c8:	d113      	bne.n	80029f2 <HAL_DMA_Init+0xce>
    switch (tmp)
 80029ca:	2803      	cmp	r0, #3
 80029cc:	d815      	bhi.n	80029fa <HAL_DMA_Init+0xd6>
 80029ce:	a101      	add	r1, pc, #4	; (adr r1, 80029d4 <HAL_DMA_Init+0xb0>)
 80029d0:	f851 f020 	ldr.w	pc, [r1, r0, lsl #2]
 80029d4:	080029eb 	.word	0x080029eb
 80029d8:	080029a9 	.word	0x080029a9
 80029dc:	080029eb 	.word	0x080029eb
 80029e0:	080029e5 	.word	0x080029e5
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80029e4:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 80029e8:	d107      	bne.n	80029fa <HAL_DMA_Init+0xd6>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80029ea:	2340      	movs	r3, #64	; 0x40
 80029ec:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 80029ee:	2001      	movs	r0, #1
 80029f0:	e7e5      	b.n	80029be <HAL_DMA_Init+0x9a>
    switch (tmp)
 80029f2:	2802      	cmp	r0, #2
 80029f4:	d9f9      	bls.n	80029ea <HAL_DMA_Init+0xc6>
 80029f6:	2803      	cmp	r0, #3
 80029f8:	d0d6      	beq.n	80029a8 <HAL_DMA_Init+0x84>
  hdma->Instance->FCR = tmp;
 80029fa:	6153      	str	r3, [r2, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80029fc:	4620      	mov	r0, r4
 80029fe:	f7ff ff7b 	bl	80028f8 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a02:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002a04:	233f      	movs	r3, #63	; 0x3f
 8002a06:	4093      	lsls	r3, r2
 8002a08:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a0a:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8002a0c:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a0e:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8002a10:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8002a14:	e7d5      	b.n	80029c2 <HAL_DMA_Init+0x9e>
    return HAL_ERROR;
 8002a16:	2001      	movs	r0, #1
 8002a18:	e7d3      	b.n	80029c2 <HAL_DMA_Init+0x9e>
 8002a1a:	bf00      	nop
 8002a1c:	f010803f 	.word	0xf010803f

08002a20 <HAL_DMA_Start_IT>:
{
 8002a20:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 8002a22:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a26:	6d86      	ldr	r6, [r0, #88]	; 0x58
  __HAL_LOCK(hdma);
 8002a28:	2c01      	cmp	r4, #1
 8002a2a:	d031      	beq.n	8002a90 <HAL_DMA_Start_IT+0x70>
 8002a2c:	2401      	movs	r4, #1
 8002a2e:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8002a32:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
 8002a36:	2c01      	cmp	r4, #1
 8002a38:	f04f 0500 	mov.w	r5, #0
 8002a3c:	f04f 0402 	mov.w	r4, #2
 8002a40:	d124      	bne.n	8002a8c <HAL_DMA_Start_IT+0x6c>
    hdma->State = HAL_DMA_STATE_BUSY;
 8002a42:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002a46:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a48:	6545      	str	r5, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002a4a:	6825      	ldr	r5, [r4, #0]
 8002a4c:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 8002a50:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 8002a52:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002a54:	6883      	ldr	r3, [r0, #8]
 8002a56:	2b40      	cmp	r3, #64	; 0x40
    hdma->Instance->PAR = DstAddress;
 8002a58:	bf0e      	itee	eq
 8002a5a:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 8002a5c:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 8002a5e:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a60:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
    hdma->Instance->M0AR = SrcAddress;
 8002a62:	bf08      	it	eq
 8002a64:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a66:	233f      	movs	r3, #63	; 0x3f
 8002a68:	4093      	lsls	r3, r2
 8002a6a:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002a6c:	6823      	ldr	r3, [r4, #0]
 8002a6e:	f043 0316 	orr.w	r3, r3, #22
 8002a72:	6023      	str	r3, [r4, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 8002a74:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002a76:	b11b      	cbz	r3, 8002a80 <HAL_DMA_Start_IT+0x60>
      hdma->Instance->CR  |= DMA_IT_HT;
 8002a78:	6823      	ldr	r3, [r4, #0]
 8002a7a:	f043 0308 	orr.w	r3, r3, #8
 8002a7e:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8002a80:	6823      	ldr	r3, [r4, #0]
 8002a82:	f043 0301 	orr.w	r3, r3, #1
 8002a86:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002a88:	2000      	movs	r0, #0
}
 8002a8a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UNLOCK(hdma);	  
 8002a8c:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  __HAL_LOCK(hdma);
 8002a90:	2002      	movs	r0, #2
 8002a92:	e7fa      	b.n	8002a8a <HAL_DMA_Start_IT+0x6a>

08002a94 <HAL_DMA_IRQHandler>:
{
 8002a94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 8002a96:	2300      	movs	r3, #0
 8002a98:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002a9a:	4b5c      	ldr	r3, [pc, #368]	; (8002c0c <HAL_DMA_IRQHandler+0x178>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a9c:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 8002a9e:	681f      	ldr	r7, [r3, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002aa0:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 8002aa2:	682e      	ldr	r6, [r5, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002aa4:	2208      	movs	r2, #8
 8002aa6:	409a      	lsls	r2, r3
 8002aa8:	4232      	tst	r2, r6
{
 8002aaa:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002aac:	d00c      	beq.n	8002ac8 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002aae:	6801      	ldr	r1, [r0, #0]
 8002ab0:	6808      	ldr	r0, [r1, #0]
 8002ab2:	0740      	lsls	r0, r0, #29
 8002ab4:	d508      	bpl.n	8002ac8 <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002ab6:	6808      	ldr	r0, [r1, #0]
 8002ab8:	f020 0004 	bic.w	r0, r0, #4
 8002abc:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002abe:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002ac0:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002ac2:	f042 0201 	orr.w	r2, r2, #1
 8002ac6:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ac8:	2201      	movs	r2, #1
 8002aca:	409a      	lsls	r2, r3
 8002acc:	4232      	tst	r2, r6
 8002ace:	d008      	beq.n	8002ae2 <HAL_DMA_IRQHandler+0x4e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002ad0:	6821      	ldr	r1, [r4, #0]
 8002ad2:	6949      	ldr	r1, [r1, #20]
 8002ad4:	0609      	lsls	r1, r1, #24
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002ad6:	bf41      	itttt	mi
 8002ad8:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002ada:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8002adc:	f042 0202 	orrmi.w	r2, r2, #2
 8002ae0:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ae2:	2204      	movs	r2, #4
 8002ae4:	409a      	lsls	r2, r3
 8002ae6:	4232      	tst	r2, r6
 8002ae8:	d008      	beq.n	8002afc <HAL_DMA_IRQHandler+0x68>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002aea:	6821      	ldr	r1, [r4, #0]
 8002aec:	6809      	ldr	r1, [r1, #0]
 8002aee:	0788      	lsls	r0, r1, #30
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002af0:	bf41      	itttt	mi
 8002af2:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002af4:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8002af6:	f042 0204 	orrmi.w	r2, r2, #4
 8002afa:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002afc:	2210      	movs	r2, #16
 8002afe:	409a      	lsls	r2, r3
 8002b00:	4232      	tst	r2, r6
 8002b02:	d010      	beq.n	8002b26 <HAL_DMA_IRQHandler+0x92>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002b04:	6823      	ldr	r3, [r4, #0]
 8002b06:	6819      	ldr	r1, [r3, #0]
 8002b08:	0709      	lsls	r1, r1, #28
 8002b0a:	d50c      	bpl.n	8002b26 <HAL_DMA_IRQHandler+0x92>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002b0c:	60aa      	str	r2, [r5, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b0e:	681a      	ldr	r2, [r3, #0]
 8002b10:	0350      	lsls	r0, r2, #13
 8002b12:	d537      	bpl.n	8002b84 <HAL_DMA_IRQHandler+0xf0>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	0319      	lsls	r1, r3, #12
 8002b18:	d401      	bmi.n	8002b1e <HAL_DMA_IRQHandler+0x8a>
        if(hdma->XferHalfCpltCallback != NULL)
 8002b1a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002b1c:	e000      	b.n	8002b20 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002b1e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        if(hdma->XferHalfCpltCallback != NULL)
 8002b20:	b10b      	cbz	r3, 8002b26 <HAL_DMA_IRQHandler+0x92>
          hdma->XferHalfCpltCallback(hdma);
 8002b22:	4620      	mov	r0, r4
 8002b24:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002b26:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8002b28:	2220      	movs	r2, #32
 8002b2a:	408a      	lsls	r2, r1
 8002b2c:	4232      	tst	r2, r6
 8002b2e:	d03a      	beq.n	8002ba6 <HAL_DMA_IRQHandler+0x112>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002b30:	6823      	ldr	r3, [r4, #0]
 8002b32:	6818      	ldr	r0, [r3, #0]
 8002b34:	06c6      	lsls	r6, r0, #27
 8002b36:	d536      	bpl.n	8002ba6 <HAL_DMA_IRQHandler+0x112>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002b38:	60aa      	str	r2, [r5, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002b3a:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8002b3e:	2a05      	cmp	r2, #5
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002b40:	681a      	ldr	r2, [r3, #0]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002b42:	d127      	bne.n	8002b94 <HAL_DMA_IRQHandler+0x100>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002b44:	f022 0216 	bic.w	r2, r2, #22
 8002b48:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002b4a:	695a      	ldr	r2, [r3, #20]
 8002b4c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b50:	615a      	str	r2, [r3, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002b52:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002b54:	b90a      	cbnz	r2, 8002b5a <HAL_DMA_IRQHandler+0xc6>
 8002b56:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8002b58:	b11a      	cbz	r2, 8002b62 <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b5a:	681a      	ldr	r2, [r3, #0]
 8002b5c:	f022 0208 	bic.w	r2, r2, #8
 8002b60:	601a      	str	r2, [r3, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b62:	233f      	movs	r3, #63	; 0x3f
 8002b64:	408b      	lsls	r3, r1
 8002b66:	60ab      	str	r3, [r5, #8]
        hdma->State = HAL_DMA_STATE_READY;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 8002b6e:	2300      	movs	r3, #0
 8002b70:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        if(hdma->XferAbortCallback != NULL)
 8002b74:	6d23      	ldr	r3, [r4, #80]	; 0x50
    if(hdma->XferErrorCallback != NULL)
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d045      	beq.n	8002c06 <HAL_DMA_IRQHandler+0x172>
      hdma->XferErrorCallback(hdma);
 8002b7a:	4620      	mov	r0, r4
}
 8002b7c:	b003      	add	sp, #12
 8002b7e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      hdma->XferErrorCallback(hdma);
 8002b82:	4718      	bx	r3
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b84:	681a      	ldr	r2, [r3, #0]
 8002b86:	05d2      	lsls	r2, r2, #23
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b88:	bf5e      	ittt	pl
 8002b8a:	681a      	ldrpl	r2, [r3, #0]
 8002b8c:	f022 0208 	bicpl.w	r2, r2, #8
 8002b90:	601a      	strpl	r2, [r3, #0]
 8002b92:	e7c2      	b.n	8002b1a <HAL_DMA_IRQHandler+0x86>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b94:	0350      	lsls	r0, r2, #13
 8002b96:	d527      	bpl.n	8002be8 <HAL_DMA_IRQHandler+0x154>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	0319      	lsls	r1, r3, #12
 8002b9c:	d431      	bmi.n	8002c02 <HAL_DMA_IRQHandler+0x16e>
          if(hdma->XferM1CpltCallback != NULL)
 8002b9e:	6c63      	ldr	r3, [r4, #68]	; 0x44
        if(hdma->XferCpltCallback != NULL)
 8002ba0:	b10b      	cbz	r3, 8002ba6 <HAL_DMA_IRQHandler+0x112>
          hdma->XferCpltCallback(hdma);
 8002ba2:	4620      	mov	r0, r4
 8002ba4:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002ba6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002ba8:	b36b      	cbz	r3, 8002c06 <HAL_DMA_IRQHandler+0x172>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002baa:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002bac:	07da      	lsls	r2, r3, #31
 8002bae:	d519      	bpl.n	8002be4 <HAL_DMA_IRQHandler+0x150>
      __HAL_DMA_DISABLE(hdma);
 8002bb0:	6822      	ldr	r2, [r4, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002bb2:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8002bb6:	fbb7 f7f3 	udiv	r7, r7, r3
      hdma->State = HAL_DMA_STATE_ABORT;
 8002bba:	2305      	movs	r3, #5
 8002bbc:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8002bc0:	6813      	ldr	r3, [r2, #0]
 8002bc2:	f023 0301 	bic.w	r3, r3, #1
 8002bc6:	6013      	str	r3, [r2, #0]
        if (++count > timeout)
 8002bc8:	9b01      	ldr	r3, [sp, #4]
 8002bca:	3301      	adds	r3, #1
 8002bcc:	42bb      	cmp	r3, r7
 8002bce:	9301      	str	r3, [sp, #4]
 8002bd0:	d802      	bhi.n	8002bd8 <HAL_DMA_IRQHandler+0x144>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002bd2:	6813      	ldr	r3, [r2, #0]
 8002bd4:	07db      	lsls	r3, r3, #31
 8002bd6:	d4f7      	bmi.n	8002bc8 <HAL_DMA_IRQHandler+0x134>
      hdma->State = HAL_DMA_STATE_READY;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_UNLOCK(hdma);
 8002bde:	2300      	movs	r3, #0
 8002be0:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    if(hdma->XferErrorCallback != NULL)
 8002be4:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8002be6:	e7c6      	b.n	8002b76 <HAL_DMA_IRQHandler+0xe2>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002be8:	681a      	ldr	r2, [r3, #0]
 8002bea:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 8002bee:	d108      	bne.n	8002c02 <HAL_DMA_IRQHandler+0x16e>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002bf0:	6819      	ldr	r1, [r3, #0]
 8002bf2:	f021 0110 	bic.w	r1, r1, #16
 8002bf6:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 8002bfe:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
        if(hdma->XferCpltCallback != NULL)
 8002c02:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002c04:	e7cc      	b.n	8002ba0 <HAL_DMA_IRQHandler+0x10c>
}
 8002c06:	b003      	add	sp, #12
 8002c08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c0a:	bf00      	nop
 8002c0c:	20000000 	.word	0x20000000

08002c10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c14:	f8df 919c 	ldr.w	r9, [pc, #412]	; 8002db4 <HAL_GPIO_Init+0x1a4>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c18:	4a64      	ldr	r2, [pc, #400]	; (8002dac <HAL_GPIO_Init+0x19c>)
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c1a:	2300      	movs	r3, #0
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c1c:	680d      	ldr	r5, [r1, #0]
    ioposition = 0x01U << position;
 8002c1e:	2401      	movs	r4, #1
 8002c20:	409c      	lsls	r4, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c22:	ea04 0c05 	and.w	ip, r4, r5
    if(iocurrent == ioposition)
 8002c26:	43ac      	bics	r4, r5
 8002c28:	f040 80ad 	bne.w	8002d86 <HAL_GPIO_Init+0x176>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c2c:	684d      	ldr	r5, [r1, #4]
 8002c2e:	f005 0403 	and.w	r4, r5, #3
 8002c32:	ea4f 0843 	mov.w	r8, r3, lsl #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c36:	2603      	movs	r6, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c38:	1e67      	subs	r7, r4, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c3a:	fa06 f608 	lsl.w	r6, r6, r8
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c3e:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c40:	ea6f 0606 	mvn.w	r6, r6
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c44:	d834      	bhi.n	8002cb0 <HAL_GPIO_Init+0xa0>
        temp = GPIOx->OSPEEDR; 
 8002c46:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c48:	ea07 0e06 	and.w	lr, r7, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c4c:	68cf      	ldr	r7, [r1, #12]
 8002c4e:	fa07 f708 	lsl.w	r7, r7, r8
 8002c52:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OSPEEDR = temp;
 8002c56:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8002c58:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c5a:	ea27 0e0c 	bic.w	lr, r7, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c5e:	f3c5 1700 	ubfx	r7, r5, #4, #1
 8002c62:	409f      	lsls	r7, r3
 8002c64:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8002c68:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 8002c6a:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002c6c:	ea07 0e06 	and.w	lr, r7, r6
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002c70:	688f      	ldr	r7, [r1, #8]
 8002c72:	fa07 f708 	lsl.w	r7, r7, r8
 8002c76:	ea47 070e 	orr.w	r7, r7, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c7a:	2c02      	cmp	r4, #2
        GPIOx->PUPDR = temp;
 8002c7c:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c7e:	d119      	bne.n	8002cb4 <HAL_GPIO_Init+0xa4>
        temp = GPIOx->AFR[position >> 3U];
 8002c80:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8002c84:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002c88:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8002c8c:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002c90:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8002c94:	f04f 0e0f 	mov.w	lr, #15
 8002c98:	fa0e fe0b 	lsl.w	lr, lr, fp
 8002c9c:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002ca0:	690f      	ldr	r7, [r1, #16]
 8002ca2:	fa07 f70b 	lsl.w	r7, r7, fp
 8002ca6:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->AFR[position >> 3U] = temp;
 8002caa:	f8ca 7020 	str.w	r7, [sl, #32]
 8002cae:	e001      	b.n	8002cb4 <HAL_GPIO_Init+0xa4>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002cb0:	2c03      	cmp	r4, #3
 8002cb2:	d1da      	bne.n	8002c6a <HAL_GPIO_Init+0x5a>
      temp = GPIOx->MODER;
 8002cb4:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002cb6:	fa04 f408 	lsl.w	r4, r4, r8
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002cba:	4037      	ands	r7, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002cbc:	433c      	orrs	r4, r7
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002cbe:	f415 3f40 	tst.w	r5, #196608	; 0x30000
      GPIOx->MODER = temp;
 8002cc2:	6004      	str	r4, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002cc4:	d05f      	beq.n	8002d86 <HAL_GPIO_Init+0x176>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cc6:	f04f 0a00 	mov.w	sl, #0
 8002cca:	f8cd a004 	str.w	sl, [sp, #4]
 8002cce:	f8d9 6044 	ldr.w	r6, [r9, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002cd2:	4c37      	ldr	r4, [pc, #220]	; (8002db0 <HAL_GPIO_Init+0x1a0>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cd4:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
 8002cd8:	f8c9 6044 	str.w	r6, [r9, #68]	; 0x44
 8002cdc:	f8d9 6044 	ldr.w	r6, [r9, #68]	; 0x44
 8002ce0:	f406 4680 	and.w	r6, r6, #16384	; 0x4000
 8002ce4:	9601      	str	r6, [sp, #4]
 8002ce6:	9e01      	ldr	r6, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8002ce8:	f023 0603 	bic.w	r6, r3, #3
 8002cec:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8002cf0:	f506 369c 	add.w	r6, r6, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002cf4:	f003 0e03 	and.w	lr, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8002cf8:	f8d6 8008 	ldr.w	r8, [r6, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002cfc:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8002d00:	270f      	movs	r7, #15
 8002d02:	fa07 f70e 	lsl.w	r7, r7, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002d06:	42a0      	cmp	r0, r4
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002d08:	ea28 0707 	bic.w	r7, r8, r7
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002d0c:	d042      	beq.n	8002d94 <HAL_GPIO_Init+0x184>
 8002d0e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002d12:	42a0      	cmp	r0, r4
 8002d14:	d040      	beq.n	8002d98 <HAL_GPIO_Init+0x188>
 8002d16:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002d1a:	42a0      	cmp	r0, r4
 8002d1c:	d03e      	beq.n	8002d9c <HAL_GPIO_Init+0x18c>
 8002d1e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002d22:	42a0      	cmp	r0, r4
 8002d24:	d03c      	beq.n	8002da0 <HAL_GPIO_Init+0x190>
 8002d26:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002d2a:	42a0      	cmp	r0, r4
 8002d2c:	d03a      	beq.n	8002da4 <HAL_GPIO_Init+0x194>
 8002d2e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002d32:	42a0      	cmp	r0, r4
 8002d34:	d038      	beq.n	8002da8 <HAL_GPIO_Init+0x198>
 8002d36:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002d3a:	42a0      	cmp	r0, r4
 8002d3c:	bf0c      	ite	eq
 8002d3e:	2406      	moveq	r4, #6
 8002d40:	2407      	movne	r4, #7
 8002d42:	fa04 f40e 	lsl.w	r4, r4, lr
 8002d46:	433c      	orrs	r4, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d48:	60b4      	str	r4, [r6, #8]
        temp = EXTI->RTSR;
 8002d4a:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8002d4c:	ea6f 060c 	mvn.w	r6, ip
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d50:	02ef      	lsls	r7, r5, #11
        temp &= ~((uint32_t)iocurrent);
 8002d52:	bf54      	ite	pl
 8002d54:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 8002d56:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->RTSR = temp;
 8002d5a:	6094      	str	r4, [r2, #8]

        temp = EXTI->FTSR;
 8002d5c:	68d4      	ldr	r4, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d5e:	02af      	lsls	r7, r5, #10
        temp &= ~((uint32_t)iocurrent);
 8002d60:	bf54      	ite	pl
 8002d62:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 8002d64:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->FTSR = temp;
 8002d68:	60d4      	str	r4, [r2, #12]

        temp = EXTI->EMR;
 8002d6a:	6854      	ldr	r4, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d6c:	03af      	lsls	r7, r5, #14
        temp &= ~((uint32_t)iocurrent);
 8002d6e:	bf54      	ite	pl
 8002d70:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 8002d72:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->EMR = temp;
 8002d76:	6054      	str	r4, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d78:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d7a:	03ed      	lsls	r5, r5, #15
        temp &= ~((uint32_t)iocurrent);
 8002d7c:	bf54      	ite	pl
 8002d7e:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 8002d80:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->IMR = temp;
 8002d84:	6014      	str	r4, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d86:	3301      	adds	r3, #1
 8002d88:	2b10      	cmp	r3, #16
 8002d8a:	f47f af47 	bne.w	8002c1c <HAL_GPIO_Init+0xc>
      }
    }
  }
}
 8002d8e:	b003      	add	sp, #12
 8002d90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002d94:	4654      	mov	r4, sl
 8002d96:	e7d4      	b.n	8002d42 <HAL_GPIO_Init+0x132>
 8002d98:	2401      	movs	r4, #1
 8002d9a:	e7d2      	b.n	8002d42 <HAL_GPIO_Init+0x132>
 8002d9c:	2402      	movs	r4, #2
 8002d9e:	e7d0      	b.n	8002d42 <HAL_GPIO_Init+0x132>
 8002da0:	2403      	movs	r4, #3
 8002da2:	e7ce      	b.n	8002d42 <HAL_GPIO_Init+0x132>
 8002da4:	2404      	movs	r4, #4
 8002da6:	e7cc      	b.n	8002d42 <HAL_GPIO_Init+0x132>
 8002da8:	2405      	movs	r4, #5
 8002daa:	e7ca      	b.n	8002d42 <HAL_GPIO_Init+0x132>
 8002dac:	40013c00 	.word	0x40013c00
 8002db0:	40020000 	.word	0x40020000
 8002db4:	40023800 	.word	0x40023800

08002db8 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002db8:	6903      	ldr	r3, [r0, #16]
 8002dba:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8002dbc:	bf14      	ite	ne
 8002dbe:	2001      	movne	r0, #1
 8002dc0:	2000      	moveq	r0, #0
 8002dc2:	4770      	bx	lr

08002dc4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002dc4:	b10a      	cbz	r2, 8002dca <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002dc6:	6181      	str	r1, [r0, #24]
  }
}
 8002dc8:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002dca:	0409      	lsls	r1, r1, #16
 8002dcc:	e7fb      	b.n	8002dc6 <HAL_GPIO_WritePin+0x2>
	...

08002dd0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002dd0:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t tickstart = 0U;

  __HAL_RCC_PWR_CLK_ENABLE();
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	9301      	str	r3, [sp, #4]
 8002dd6:	4b18      	ldr	r3, [pc, #96]	; (8002e38 <HAL_PWREx_EnableOverDrive+0x68>)
  __HAL_PWR_OVERDRIVE_ENABLE();

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002dd8:	4d18      	ldr	r5, [pc, #96]	; (8002e3c <HAL_PWREx_EnableOverDrive+0x6c>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8002dda:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ddc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002de0:	641a      	str	r2, [r3, #64]	; 0x40
 8002de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002de8:	9301      	str	r3, [sp, #4]
 8002dea:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002dec:	4b14      	ldr	r3, [pc, #80]	; (8002e40 <HAL_PWREx_EnableOverDrive+0x70>)
 8002dee:	2201      	movs	r2, #1
 8002df0:	641a      	str	r2, [r3, #64]	; 0x40
  tickstart = HAL_GetTick();
 8002df2:	f7fe ffbb 	bl	8001d6c <HAL_GetTick>
 8002df6:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002df8:	686b      	ldr	r3, [r5, #4]
 8002dfa:	03da      	lsls	r2, r3, #15
 8002dfc:	d50b      	bpl.n	8002e16 <HAL_PWREx_EnableOverDrive+0x46>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002dfe:	4b10      	ldr	r3, [pc, #64]	; (8002e40 <HAL_PWREx_EnableOverDrive+0x70>)

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002e00:	4d0e      	ldr	r5, [pc, #56]	; (8002e3c <HAL_PWREx_EnableOverDrive+0x6c>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002e02:	2201      	movs	r2, #1
 8002e04:	645a      	str	r2, [r3, #68]	; 0x44
  tickstart = HAL_GetTick();
 8002e06:	f7fe ffb1 	bl	8001d6c <HAL_GetTick>
 8002e0a:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002e0c:	686b      	ldr	r3, [r5, #4]
 8002e0e:	039b      	lsls	r3, r3, #14
 8002e10:	d50a      	bpl.n	8002e28 <HAL_PWREx_EnableOverDrive+0x58>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 8002e12:	2000      	movs	r0, #0
 8002e14:	e006      	b.n	8002e24 <HAL_PWREx_EnableOverDrive+0x54>
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002e16:	f7fe ffa9 	bl	8001d6c <HAL_GetTick>
 8002e1a:	1b00      	subs	r0, r0, r4
 8002e1c:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8002e20:	d9ea      	bls.n	8002df8 <HAL_PWREx_EnableOverDrive+0x28>
      return HAL_TIMEOUT;
 8002e22:	2003      	movs	r0, #3
}
 8002e24:	b003      	add	sp, #12
 8002e26:	bd30      	pop	{r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002e28:	f7fe ffa0 	bl	8001d6c <HAL_GetTick>
 8002e2c:	1b00      	subs	r0, r0, r4
 8002e2e:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8002e32:	d9eb      	bls.n	8002e0c <HAL_PWREx_EnableOverDrive+0x3c>
 8002e34:	e7f5      	b.n	8002e22 <HAL_PWREx_EnableOverDrive+0x52>
 8002e36:	bf00      	nop
 8002e38:	40023800 	.word	0x40023800
 8002e3c:	40007000 	.word	0x40007000
 8002e40:	420e0000 	.word	0x420e0000

08002e44 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002e48:	460d      	mov	r5, r1
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002e4a:	4604      	mov	r4, r0
 8002e4c:	b910      	cbnz	r0, 8002e54 <HAL_RCC_ClockConfig+0x10>
  {
    return HAL_ERROR;
 8002e4e:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);

  return HAL_OK;
}
 8002e50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002e54:	4b43      	ldr	r3, [pc, #268]	; (8002f64 <HAL_RCC_ClockConfig+0x120>)
 8002e56:	681a      	ldr	r2, [r3, #0]
 8002e58:	f002 020f 	and.w	r2, r2, #15
 8002e5c:	428a      	cmp	r2, r1
 8002e5e:	d328      	bcc.n	8002eb2 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e60:	6821      	ldr	r1, [r4, #0]
 8002e62:	078f      	lsls	r7, r1, #30
 8002e64:	d42d      	bmi.n	8002ec2 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e66:	07c8      	lsls	r0, r1, #31
 8002e68:	d440      	bmi.n	8002eec <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002e6a:	4b3e      	ldr	r3, [pc, #248]	; (8002f64 <HAL_RCC_ClockConfig+0x120>)
 8002e6c:	681a      	ldr	r2, [r3, #0]
 8002e6e:	f002 020f 	and.w	r2, r2, #15
 8002e72:	42aa      	cmp	r2, r5
 8002e74:	d865      	bhi.n	8002f42 <HAL_RCC_ClockConfig+0xfe>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e76:	6822      	ldr	r2, [r4, #0]
 8002e78:	0751      	lsls	r1, r2, #29
 8002e7a:	d46b      	bmi.n	8002f54 <HAL_RCC_ClockConfig+0x110>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e7c:	0713      	lsls	r3, r2, #28
 8002e7e:	d507      	bpl.n	8002e90 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002e80:	4a39      	ldr	r2, [pc, #228]	; (8002f68 <HAL_RCC_ClockConfig+0x124>)
 8002e82:	6921      	ldr	r1, [r4, #16]
 8002e84:	6893      	ldr	r3, [r2, #8]
 8002e86:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002e8a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002e8e:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002e90:	f000 f898 	bl	8002fc4 <HAL_RCC_GetSysClockFreq>
 8002e94:	4b34      	ldr	r3, [pc, #208]	; (8002f68 <HAL_RCC_ClockConfig+0x124>)
 8002e96:	4a35      	ldr	r2, [pc, #212]	; (8002f6c <HAL_RCC_ClockConfig+0x128>)
 8002e98:	689b      	ldr	r3, [r3, #8]
 8002e9a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002e9e:	5cd3      	ldrb	r3, [r2, r3]
 8002ea0:	40d8      	lsrs	r0, r3
 8002ea2:	4b33      	ldr	r3, [pc, #204]	; (8002f70 <HAL_RCC_ClockConfig+0x12c>)
 8002ea4:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 8002ea6:	4b33      	ldr	r3, [pc, #204]	; (8002f74 <HAL_RCC_ClockConfig+0x130>)
 8002ea8:	6818      	ldr	r0, [r3, #0]
 8002eaa:	f7fe ff15 	bl	8001cd8 <HAL_InitTick>
  return HAL_OK;
 8002eae:	2000      	movs	r0, #0
 8002eb0:	e7ce      	b.n	8002e50 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002eb2:	b2ca      	uxtb	r2, r1
 8002eb4:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f003 030f 	and.w	r3, r3, #15
 8002ebc:	428b      	cmp	r3, r1
 8002ebe:	d1c6      	bne.n	8002e4e <HAL_RCC_ClockConfig+0xa>
 8002ec0:	e7ce      	b.n	8002e60 <HAL_RCC_ClockConfig+0x1c>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ec2:	4b29      	ldr	r3, [pc, #164]	; (8002f68 <HAL_RCC_ClockConfig+0x124>)
 8002ec4:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ec8:	bf1e      	ittt	ne
 8002eca:	689a      	ldrne	r2, [r3, #8]
 8002ecc:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8002ed0:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ed2:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ed4:	bf42      	ittt	mi
 8002ed6:	689a      	ldrmi	r2, [r3, #8]
 8002ed8:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8002edc:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ede:	689a      	ldr	r2, [r3, #8]
 8002ee0:	68a0      	ldr	r0, [r4, #8]
 8002ee2:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002ee6:	4302      	orrs	r2, r0
 8002ee8:	609a      	str	r2, [r3, #8]
 8002eea:	e7bc      	b.n	8002e66 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002eec:	6862      	ldr	r2, [r4, #4]
 8002eee:	4b1e      	ldr	r3, [pc, #120]	; (8002f68 <HAL_RCC_ClockConfig+0x124>)
 8002ef0:	2a01      	cmp	r2, #1
 8002ef2:	d11c      	bne.n	8002f2e <HAL_RCC_ClockConfig+0xea>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002efa:	d0a8      	beq.n	8002e4e <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002efc:	4e1a      	ldr	r6, [pc, #104]	; (8002f68 <HAL_RCC_ClockConfig+0x124>)
 8002efe:	68b3      	ldr	r3, [r6, #8]
 8002f00:	f023 0303 	bic.w	r3, r3, #3
 8002f04:	4313      	orrs	r3, r2
 8002f06:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8002f08:	f7fe ff30 	bl	8001d6c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f0c:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8002f10:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f12:	68b3      	ldr	r3, [r6, #8]
 8002f14:	6862      	ldr	r2, [r4, #4]
 8002f16:	f003 030c 	and.w	r3, r3, #12
 8002f1a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002f1e:	d0a4      	beq.n	8002e6a <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f20:	f7fe ff24 	bl	8001d6c <HAL_GetTick>
 8002f24:	1bc0      	subs	r0, r0, r7
 8002f26:	4540      	cmp	r0, r8
 8002f28:	d9f3      	bls.n	8002f12 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8002f2a:	2003      	movs	r0, #3
 8002f2c:	e790      	b.n	8002e50 <HAL_RCC_ClockConfig+0xc>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f2e:	1e91      	subs	r1, r2, #2
 8002f30:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f32:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f34:	d802      	bhi.n	8002f3c <HAL_RCC_ClockConfig+0xf8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f36:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002f3a:	e7de      	b.n	8002efa <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f3c:	f013 0f02 	tst.w	r3, #2
 8002f40:	e7db      	b.n	8002efa <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f42:	b2ea      	uxtb	r2, r5
 8002f44:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f003 030f 	and.w	r3, r3, #15
 8002f4c:	42ab      	cmp	r3, r5
 8002f4e:	f47f af7e 	bne.w	8002e4e <HAL_RCC_ClockConfig+0xa>
 8002f52:	e790      	b.n	8002e76 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f54:	4904      	ldr	r1, [pc, #16]	; (8002f68 <HAL_RCC_ClockConfig+0x124>)
 8002f56:	68e0      	ldr	r0, [r4, #12]
 8002f58:	688b      	ldr	r3, [r1, #8]
 8002f5a:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8002f5e:	4303      	orrs	r3, r0
 8002f60:	608b      	str	r3, [r1, #8]
 8002f62:	e78b      	b.n	8002e7c <HAL_RCC_ClockConfig+0x38>
 8002f64:	40023c00 	.word	0x40023c00
 8002f68:	40023800 	.word	0x40023800
 8002f6c:	0800b2ce 	.word	0x0800b2ce
 8002f70:	20000000 	.word	0x20000000
 8002f74:	20000008 	.word	0x20000008

08002f78 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8002f78:	4b01      	ldr	r3, [pc, #4]	; (8002f80 <HAL_RCC_GetHCLKFreq+0x8>)
 8002f7a:	6818      	ldr	r0, [r3, #0]
 8002f7c:	4770      	bx	lr
 8002f7e:	bf00      	nop
 8002f80:	20000000 	.word	0x20000000

08002f84 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002f84:	4b04      	ldr	r3, [pc, #16]	; (8002f98 <HAL_RCC_GetPCLK1Freq+0x14>)
 8002f86:	4a05      	ldr	r2, [pc, #20]	; (8002f9c <HAL_RCC_GetPCLK1Freq+0x18>)
 8002f88:	689b      	ldr	r3, [r3, #8]
 8002f8a:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8002f8e:	5cd3      	ldrb	r3, [r2, r3]
 8002f90:	4a03      	ldr	r2, [pc, #12]	; (8002fa0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002f92:	6810      	ldr	r0, [r2, #0]
}
 8002f94:	40d8      	lsrs	r0, r3
 8002f96:	4770      	bx	lr
 8002f98:	40023800 	.word	0x40023800
 8002f9c:	0800b2de 	.word	0x0800b2de
 8002fa0:	20000000 	.word	0x20000000

08002fa4 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002fa4:	4b04      	ldr	r3, [pc, #16]	; (8002fb8 <HAL_RCC_GetPCLK2Freq+0x14>)
 8002fa6:	4a05      	ldr	r2, [pc, #20]	; (8002fbc <HAL_RCC_GetPCLK2Freq+0x18>)
 8002fa8:	689b      	ldr	r3, [r3, #8]
 8002faa:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8002fae:	5cd3      	ldrb	r3, [r2, r3]
 8002fb0:	4a03      	ldr	r2, [pc, #12]	; (8002fc0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002fb2:	6810      	ldr	r0, [r2, #0]
}
 8002fb4:	40d8      	lsrs	r0, r3
 8002fb6:	4770      	bx	lr
 8002fb8:	40023800 	.word	0x40023800
 8002fbc:	0800b2de 	.word	0x0800b2de
 8002fc0:	20000000 	.word	0x20000000

08002fc4 <HAL_RCC_GetSysClockFreq>:
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002fc4:	4920      	ldr	r1, [pc, #128]	; (8003048 <HAL_RCC_GetSysClockFreq+0x84>)
{
 8002fc6:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002fc8:	688b      	ldr	r3, [r1, #8]
 8002fca:	f003 030c 	and.w	r3, r3, #12
 8002fce:	2b08      	cmp	r3, #8
 8002fd0:	d007      	beq.n	8002fe2 <HAL_RCC_GetSysClockFreq+0x1e>
 8002fd2:	2b0c      	cmp	r3, #12
 8002fd4:	d020      	beq.n	8003018 <HAL_RCC_GetSysClockFreq+0x54>
 8002fd6:	481d      	ldr	r0, [pc, #116]	; (800304c <HAL_RCC_GetSysClockFreq+0x88>)
 8002fd8:	4a1d      	ldr	r2, [pc, #116]	; (8003050 <HAL_RCC_GetSysClockFreq+0x8c>)
 8002fda:	2b04      	cmp	r3, #4
 8002fdc:	bf08      	it	eq
 8002fde:	4610      	moveq	r0, r2
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002fe0:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002fe2:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002fe4:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002fe6:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002fe8:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002fec:	bf14      	ite	ne
 8002fee:	4818      	ldrne	r0, [pc, #96]	; (8003050 <HAL_RCC_GetSysClockFreq+0x8c>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ff0:	4816      	ldreq	r0, [pc, #88]	; (800304c <HAL_RCC_GetSysClockFreq+0x88>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ff2:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002ff6:	bf18      	it	ne
 8002ff8:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ffa:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ffe:	fba1 0100 	umull	r0, r1, r1, r0
 8003002:	f7fd fdf1 	bl	8000be8 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003006:	4b10      	ldr	r3, [pc, #64]	; (8003048 <HAL_RCC_GetSysClockFreq+0x84>)
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800300e:	3301      	adds	r3, #1
 8003010:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllr;
 8003012:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8003016:	e7e3      	b.n	8002fe0 <HAL_RCC_GetSysClockFreq+0x1c>
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003018:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800301a:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800301c:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800301e:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003022:	bf14      	ite	ne
 8003024:	480a      	ldrne	r0, [pc, #40]	; (8003050 <HAL_RCC_GetSysClockFreq+0x8c>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003026:	4809      	ldreq	r0, [pc, #36]	; (800304c <HAL_RCC_GetSysClockFreq+0x88>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003028:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800302c:	bf18      	it	ne
 800302e:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003030:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003034:	fba1 0100 	umull	r0, r1, r1, r0
 8003038:	f7fd fdd6 	bl	8000be8 <__aeabi_uldivmod>
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800303c:	4b02      	ldr	r3, [pc, #8]	; (8003048 <HAL_RCC_GetSysClockFreq+0x84>)
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	f3c3 7302 	ubfx	r3, r3, #28, #3
 8003044:	e7e5      	b.n	8003012 <HAL_RCC_GetSysClockFreq+0x4e>
 8003046:	bf00      	nop
 8003048:	40023800 	.word	0x40023800
 800304c:	00f42400 	.word	0x00f42400
 8003050:	007a1200 	.word	0x007a1200

08003054 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003054:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003058:	4604      	mov	r4, r0
 800305a:	2800      	cmp	r0, #0
 800305c:	d031      	beq.n	80030c2 <HAL_RCC_OscConfig+0x6e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800305e:	6803      	ldr	r3, [r0, #0]
 8003060:	07df      	lsls	r7, r3, #31
 8003062:	d410      	bmi.n	8003086 <HAL_RCC_OscConfig+0x32>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003064:	6823      	ldr	r3, [r4, #0]
 8003066:	079e      	lsls	r6, r3, #30
 8003068:	d467      	bmi.n	800313a <HAL_RCC_OscConfig+0xe6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800306a:	6823      	ldr	r3, [r4, #0]
 800306c:	071a      	lsls	r2, r3, #28
 800306e:	f100 80b2 	bmi.w	80031d6 <HAL_RCC_OscConfig+0x182>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003072:	6823      	ldr	r3, [r4, #0]
 8003074:	075b      	lsls	r3, r3, #29
 8003076:	f100 80d2 	bmi.w	800321e <HAL_RCC_OscConfig+0x1ca>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800307a:	69a0      	ldr	r0, [r4, #24]
 800307c:	2800      	cmp	r0, #0
 800307e:	f040 8139 	bne.w	80032f4 <HAL_RCC_OscConfig+0x2a0>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8003082:	2000      	movs	r0, #0
 8003084:	e034      	b.n	80030f0 <HAL_RCC_OscConfig+0x9c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003086:	4b98      	ldr	r3, [pc, #608]	; (80032e8 <HAL_RCC_OscConfig+0x294>)
 8003088:	689a      	ldr	r2, [r3, #8]
 800308a:	f002 020c 	and.w	r2, r2, #12
 800308e:	2a04      	cmp	r2, #4
 8003090:	d010      	beq.n	80030b4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003092:	689a      	ldr	r2, [r3, #8]
 8003094:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003098:	2a08      	cmp	r2, #8
 800309a:	d102      	bne.n	80030a2 <HAL_RCC_OscConfig+0x4e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800309c:	685b      	ldr	r3, [r3, #4]
 800309e:	025d      	lsls	r5, r3, #9
 80030a0:	d408      	bmi.n	80030b4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030a2:	4b91      	ldr	r3, [pc, #580]	; (80032e8 <HAL_RCC_OscConfig+0x294>)
 80030a4:	689a      	ldr	r2, [r3, #8]
 80030a6:	f002 020c 	and.w	r2, r2, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80030aa:	2a0c      	cmp	r2, #12
 80030ac:	d10b      	bne.n	80030c6 <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030ae:	685a      	ldr	r2, [r3, #4]
 80030b0:	0250      	lsls	r0, r2, #9
 80030b2:	d508      	bpl.n	80030c6 <HAL_RCC_OscConfig+0x72>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030b4:	4b8c      	ldr	r3, [pc, #560]	; (80032e8 <HAL_RCC_OscConfig+0x294>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	0399      	lsls	r1, r3, #14
 80030ba:	d5d3      	bpl.n	8003064 <HAL_RCC_OscConfig+0x10>
 80030bc:	6863      	ldr	r3, [r4, #4]
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d1d0      	bne.n	8003064 <HAL_RCC_OscConfig+0x10>
          return HAL_ERROR;
 80030c2:	2001      	movs	r0, #1
 80030c4:	e014      	b.n	80030f0 <HAL_RCC_OscConfig+0x9c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030c6:	6862      	ldr	r2, [r4, #4]
 80030c8:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80030cc:	d113      	bne.n	80030f6 <HAL_RCC_OscConfig+0xa2>
 80030ce:	681a      	ldr	r2, [r3, #0]
 80030d0:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80030d4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80030d6:	f7fe fe49 	bl	8001d6c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030da:	4e83      	ldr	r6, [pc, #524]	; (80032e8 <HAL_RCC_OscConfig+0x294>)
        tickstart = HAL_GetTick();
 80030dc:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030de:	6833      	ldr	r3, [r6, #0]
 80030e0:	039a      	lsls	r2, r3, #14
 80030e2:	d4bf      	bmi.n	8003064 <HAL_RCC_OscConfig+0x10>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80030e4:	f7fe fe42 	bl	8001d6c <HAL_GetTick>
 80030e8:	1b40      	subs	r0, r0, r5
 80030ea:	2864      	cmp	r0, #100	; 0x64
 80030ec:	d9f7      	bls.n	80030de <HAL_RCC_OscConfig+0x8a>
            return HAL_TIMEOUT;
 80030ee:	2003      	movs	r0, #3
}
 80030f0:	b002      	add	sp, #8
 80030f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030f6:	4d7c      	ldr	r5, [pc, #496]	; (80032e8 <HAL_RCC_OscConfig+0x294>)
 80030f8:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 80030fc:	682b      	ldr	r3, [r5, #0]
 80030fe:	d107      	bne.n	8003110 <HAL_RCC_OscConfig+0xbc>
 8003100:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003104:	602b      	str	r3, [r5, #0]
 8003106:	682b      	ldr	r3, [r5, #0]
 8003108:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800310c:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800310e:	e7e2      	b.n	80030d6 <HAL_RCC_OscConfig+0x82>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003110:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003114:	602b      	str	r3, [r5, #0]
 8003116:	682b      	ldr	r3, [r5, #0]
 8003118:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800311c:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800311e:	2a00      	cmp	r2, #0
 8003120:	d1d9      	bne.n	80030d6 <HAL_RCC_OscConfig+0x82>
        tickstart = HAL_GetTick();
 8003122:	f7fe fe23 	bl	8001d6c <HAL_GetTick>
 8003126:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003128:	682b      	ldr	r3, [r5, #0]
 800312a:	039b      	lsls	r3, r3, #14
 800312c:	d59a      	bpl.n	8003064 <HAL_RCC_OscConfig+0x10>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800312e:	f7fe fe1d 	bl	8001d6c <HAL_GetTick>
 8003132:	1b80      	subs	r0, r0, r6
 8003134:	2864      	cmp	r0, #100	; 0x64
 8003136:	d9f7      	bls.n	8003128 <HAL_RCC_OscConfig+0xd4>
 8003138:	e7d9      	b.n	80030ee <HAL_RCC_OscConfig+0x9a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800313a:	4b6b      	ldr	r3, [pc, #428]	; (80032e8 <HAL_RCC_OscConfig+0x294>)
 800313c:	689a      	ldr	r2, [r3, #8]
 800313e:	f012 0f0c 	tst.w	r2, #12
 8003142:	d010      	beq.n	8003166 <HAL_RCC_OscConfig+0x112>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003144:	689a      	ldr	r2, [r3, #8]
 8003146:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800314a:	2a08      	cmp	r2, #8
 800314c:	d102      	bne.n	8003154 <HAL_RCC_OscConfig+0x100>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	025f      	lsls	r7, r3, #9
 8003152:	d508      	bpl.n	8003166 <HAL_RCC_OscConfig+0x112>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003154:	4a64      	ldr	r2, [pc, #400]	; (80032e8 <HAL_RCC_OscConfig+0x294>)
 8003156:	6893      	ldr	r3, [r2, #8]
 8003158:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800315c:	2b0c      	cmp	r3, #12
 800315e:	d111      	bne.n	8003184 <HAL_RCC_OscConfig+0x130>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003160:	6853      	ldr	r3, [r2, #4]
 8003162:	025e      	lsls	r6, r3, #9
 8003164:	d40e      	bmi.n	8003184 <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003166:	4a60      	ldr	r2, [pc, #384]	; (80032e8 <HAL_RCC_OscConfig+0x294>)
 8003168:	6813      	ldr	r3, [r2, #0]
 800316a:	079d      	lsls	r5, r3, #30
 800316c:	d502      	bpl.n	8003174 <HAL_RCC_OscConfig+0x120>
 800316e:	68e3      	ldr	r3, [r4, #12]
 8003170:	2b01      	cmp	r3, #1
 8003172:	d1a6      	bne.n	80030c2 <HAL_RCC_OscConfig+0x6e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003174:	6813      	ldr	r3, [r2, #0]
 8003176:	6921      	ldr	r1, [r4, #16]
 8003178:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800317c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003180:	6013      	str	r3, [r2, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003182:	e772      	b.n	800306a <HAL_RCC_OscConfig+0x16>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003184:	68e2      	ldr	r2, [r4, #12]
 8003186:	4b59      	ldr	r3, [pc, #356]	; (80032ec <HAL_RCC_OscConfig+0x298>)
 8003188:	b1b2      	cbz	r2, 80031b8 <HAL_RCC_OscConfig+0x164>
        __HAL_RCC_HSI_ENABLE();
 800318a:	2201      	movs	r2, #1
 800318c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800318e:	f7fe fded 	bl	8001d6c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003192:	4d55      	ldr	r5, [pc, #340]	; (80032e8 <HAL_RCC_OscConfig+0x294>)
        tickstart = HAL_GetTick();
 8003194:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003196:	682b      	ldr	r3, [r5, #0]
 8003198:	0798      	lsls	r0, r3, #30
 800319a:	d507      	bpl.n	80031ac <HAL_RCC_OscConfig+0x158>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800319c:	682b      	ldr	r3, [r5, #0]
 800319e:	6922      	ldr	r2, [r4, #16]
 80031a0:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80031a4:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80031a8:	602b      	str	r3, [r5, #0]
 80031aa:	e75e      	b.n	800306a <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80031ac:	f7fe fdde 	bl	8001d6c <HAL_GetTick>
 80031b0:	1b80      	subs	r0, r0, r6
 80031b2:	2802      	cmp	r0, #2
 80031b4:	d9ef      	bls.n	8003196 <HAL_RCC_OscConfig+0x142>
 80031b6:	e79a      	b.n	80030ee <HAL_RCC_OscConfig+0x9a>
        __HAL_RCC_HSI_DISABLE();
 80031b8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80031ba:	f7fe fdd7 	bl	8001d6c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031be:	4e4a      	ldr	r6, [pc, #296]	; (80032e8 <HAL_RCC_OscConfig+0x294>)
        tickstart = HAL_GetTick();
 80031c0:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031c2:	6833      	ldr	r3, [r6, #0]
 80031c4:	0799      	lsls	r1, r3, #30
 80031c6:	f57f af50 	bpl.w	800306a <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80031ca:	f7fe fdcf 	bl	8001d6c <HAL_GetTick>
 80031ce:	1b40      	subs	r0, r0, r5
 80031d0:	2802      	cmp	r0, #2
 80031d2:	d9f6      	bls.n	80031c2 <HAL_RCC_OscConfig+0x16e>
 80031d4:	e78b      	b.n	80030ee <HAL_RCC_OscConfig+0x9a>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80031d6:	6962      	ldr	r2, [r4, #20]
 80031d8:	4b44      	ldr	r3, [pc, #272]	; (80032ec <HAL_RCC_OscConfig+0x298>)
 80031da:	b182      	cbz	r2, 80031fe <HAL_RCC_OscConfig+0x1aa>
      __HAL_RCC_LSI_ENABLE();
 80031dc:	2201      	movs	r2, #1
 80031de:	f8c3 2e80 	str.w	r2, [r3, #3712]	; 0xe80
      tickstart = HAL_GetTick();
 80031e2:	f7fe fdc3 	bl	8001d6c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031e6:	4e40      	ldr	r6, [pc, #256]	; (80032e8 <HAL_RCC_OscConfig+0x294>)
      tickstart = HAL_GetTick();
 80031e8:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031ea:	6f73      	ldr	r3, [r6, #116]	; 0x74
 80031ec:	079f      	lsls	r7, r3, #30
 80031ee:	f53f af40 	bmi.w	8003072 <HAL_RCC_OscConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80031f2:	f7fe fdbb 	bl	8001d6c <HAL_GetTick>
 80031f6:	1b40      	subs	r0, r0, r5
 80031f8:	2802      	cmp	r0, #2
 80031fa:	d9f6      	bls.n	80031ea <HAL_RCC_OscConfig+0x196>
 80031fc:	e777      	b.n	80030ee <HAL_RCC_OscConfig+0x9a>
      __HAL_RCC_LSI_DISABLE();
 80031fe:	f8c3 2e80 	str.w	r2, [r3, #3712]	; 0xe80
      tickstart = HAL_GetTick();
 8003202:	f7fe fdb3 	bl	8001d6c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003206:	4e38      	ldr	r6, [pc, #224]	; (80032e8 <HAL_RCC_OscConfig+0x294>)
      tickstart = HAL_GetTick();
 8003208:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800320a:	6f73      	ldr	r3, [r6, #116]	; 0x74
 800320c:	0798      	lsls	r0, r3, #30
 800320e:	f57f af30 	bpl.w	8003072 <HAL_RCC_OscConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003212:	f7fe fdab 	bl	8001d6c <HAL_GetTick>
 8003216:	1b40      	subs	r0, r0, r5
 8003218:	2802      	cmp	r0, #2
 800321a:	d9f6      	bls.n	800320a <HAL_RCC_OscConfig+0x1b6>
 800321c:	e767      	b.n	80030ee <HAL_RCC_OscConfig+0x9a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800321e:	4b32      	ldr	r3, [pc, #200]	; (80032e8 <HAL_RCC_OscConfig+0x294>)
 8003220:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003222:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8003226:	d128      	bne.n	800327a <HAL_RCC_OscConfig+0x226>
      __HAL_RCC_PWR_CLK_ENABLE();
 8003228:	9201      	str	r2, [sp, #4]
 800322a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800322c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003230:	641a      	str	r2, [r3, #64]	; 0x40
 8003232:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003234:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003238:	9301      	str	r3, [sp, #4]
 800323a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800323c:	2701      	movs	r7, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800323e:	4d2c      	ldr	r5, [pc, #176]	; (80032f0 <HAL_RCC_OscConfig+0x29c>)
 8003240:	682b      	ldr	r3, [r5, #0]
 8003242:	05d9      	lsls	r1, r3, #23
 8003244:	d51b      	bpl.n	800327e <HAL_RCC_OscConfig+0x22a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003246:	68a3      	ldr	r3, [r4, #8]
 8003248:	4d27      	ldr	r5, [pc, #156]	; (80032e8 <HAL_RCC_OscConfig+0x294>)
 800324a:	2b01      	cmp	r3, #1
 800324c:	d127      	bne.n	800329e <HAL_RCC_OscConfig+0x24a>
 800324e:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8003250:	f043 0301 	orr.w	r3, r3, #1
 8003254:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8003256:	f7fe fd89 	bl	8001d6c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800325a:	4e23      	ldr	r6, [pc, #140]	; (80032e8 <HAL_RCC_OscConfig+0x294>)
      tickstart = HAL_GetTick();
 800325c:	4605      	mov	r5, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800325e:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003262:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8003264:	079b      	lsls	r3, r3, #30
 8003266:	d539      	bpl.n	80032dc <HAL_RCC_OscConfig+0x288>
    if(pwrclkchanged == SET)
 8003268:	2f00      	cmp	r7, #0
 800326a:	f43f af06 	beq.w	800307a <HAL_RCC_OscConfig+0x26>
      __HAL_RCC_PWR_CLK_DISABLE();
 800326e:	4a1e      	ldr	r2, [pc, #120]	; (80032e8 <HAL_RCC_OscConfig+0x294>)
 8003270:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8003272:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003276:	6413      	str	r3, [r2, #64]	; 0x40
 8003278:	e6ff      	b.n	800307a <HAL_RCC_OscConfig+0x26>
    FlagStatus       pwrclkchanged = RESET;
 800327a:	2700      	movs	r7, #0
 800327c:	e7df      	b.n	800323e <HAL_RCC_OscConfig+0x1ea>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800327e:	682b      	ldr	r3, [r5, #0]
 8003280:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003284:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8003286:	f7fe fd71 	bl	8001d6c <HAL_GetTick>
 800328a:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800328c:	682b      	ldr	r3, [r5, #0]
 800328e:	05da      	lsls	r2, r3, #23
 8003290:	d4d9      	bmi.n	8003246 <HAL_RCC_OscConfig+0x1f2>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003292:	f7fe fd6b 	bl	8001d6c <HAL_GetTick>
 8003296:	1b80      	subs	r0, r0, r6
 8003298:	2802      	cmp	r0, #2
 800329a:	d9f7      	bls.n	800328c <HAL_RCC_OscConfig+0x238>
 800329c:	e727      	b.n	80030ee <HAL_RCC_OscConfig+0x9a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800329e:	2b05      	cmp	r3, #5
 80032a0:	d104      	bne.n	80032ac <HAL_RCC_OscConfig+0x258>
 80032a2:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80032a4:	f043 0304 	orr.w	r3, r3, #4
 80032a8:	672b      	str	r3, [r5, #112]	; 0x70
 80032aa:	e7d0      	b.n	800324e <HAL_RCC_OscConfig+0x1fa>
 80032ac:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80032ae:	f022 0201 	bic.w	r2, r2, #1
 80032b2:	672a      	str	r2, [r5, #112]	; 0x70
 80032b4:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80032b6:	f022 0204 	bic.w	r2, r2, #4
 80032ba:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d1ca      	bne.n	8003256 <HAL_RCC_OscConfig+0x202>
      tickstart = HAL_GetTick();
 80032c0:	f7fe fd54 	bl	8001d6c <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032c4:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80032c8:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032ca:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80032cc:	0798      	lsls	r0, r3, #30
 80032ce:	d5cb      	bpl.n	8003268 <HAL_RCC_OscConfig+0x214>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032d0:	f7fe fd4c 	bl	8001d6c <HAL_GetTick>
 80032d4:	1b80      	subs	r0, r0, r6
 80032d6:	4540      	cmp	r0, r8
 80032d8:	d9f7      	bls.n	80032ca <HAL_RCC_OscConfig+0x276>
 80032da:	e708      	b.n	80030ee <HAL_RCC_OscConfig+0x9a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032dc:	f7fe fd46 	bl	8001d6c <HAL_GetTick>
 80032e0:	1b40      	subs	r0, r0, r5
 80032e2:	4540      	cmp	r0, r8
 80032e4:	d9bd      	bls.n	8003262 <HAL_RCC_OscConfig+0x20e>
 80032e6:	e702      	b.n	80030ee <HAL_RCC_OscConfig+0x9a>
 80032e8:	40023800 	.word	0x40023800
 80032ec:	42470000 	.word	0x42470000
 80032f0:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80032f4:	4d3b      	ldr	r5, [pc, #236]	; (80033e4 <HAL_RCC_OscConfig+0x390>)
 80032f6:	68ab      	ldr	r3, [r5, #8]
 80032f8:	f003 030c 	and.w	r3, r3, #12
 80032fc:	2b08      	cmp	r3, #8
 80032fe:	d040      	beq.n	8003382 <HAL_RCC_OscConfig+0x32e>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003300:	4b39      	ldr	r3, [pc, #228]	; (80033e8 <HAL_RCC_OscConfig+0x394>)
 8003302:	2200      	movs	r2, #0
 8003304:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8003306:	661a      	str	r2, [r3, #96]	; 0x60
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003308:	d12e      	bne.n	8003368 <HAL_RCC_OscConfig+0x314>
        tickstart = HAL_GetTick();
 800330a:	f7fe fd2f 	bl	8001d6c <HAL_GetTick>
 800330e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003310:	682b      	ldr	r3, [r5, #0]
 8003312:	0199      	lsls	r1, r3, #6
 8003314:	d422      	bmi.n	800335c <HAL_RCC_OscConfig+0x308>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003316:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
 800331a:	4313      	orrs	r3, r2
 800331c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800331e:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8003322:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003324:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8003328:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800332a:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 800332e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8003330:	0852      	lsrs	r2, r2, #1
 8003332:	3a01      	subs	r2, #1
 8003334:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003338:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 800333a:	4b2b      	ldr	r3, [pc, #172]	; (80033e8 <HAL_RCC_OscConfig+0x394>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800333c:	4d29      	ldr	r5, [pc, #164]	; (80033e4 <HAL_RCC_OscConfig+0x390>)
        __HAL_RCC_PLL_ENABLE();
 800333e:	2201      	movs	r2, #1
 8003340:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 8003342:	f7fe fd13 	bl	8001d6c <HAL_GetTick>
 8003346:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003348:	682b      	ldr	r3, [r5, #0]
 800334a:	019a      	lsls	r2, r3, #6
 800334c:	f53f ae99 	bmi.w	8003082 <HAL_RCC_OscConfig+0x2e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003350:	f7fe fd0c 	bl	8001d6c <HAL_GetTick>
 8003354:	1b00      	subs	r0, r0, r4
 8003356:	2802      	cmp	r0, #2
 8003358:	d9f6      	bls.n	8003348 <HAL_RCC_OscConfig+0x2f4>
 800335a:	e6c8      	b.n	80030ee <HAL_RCC_OscConfig+0x9a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800335c:	f7fe fd06 	bl	8001d6c <HAL_GetTick>
 8003360:	1b80      	subs	r0, r0, r6
 8003362:	2802      	cmp	r0, #2
 8003364:	d9d4      	bls.n	8003310 <HAL_RCC_OscConfig+0x2bc>
 8003366:	e6c2      	b.n	80030ee <HAL_RCC_OscConfig+0x9a>
        tickstart = HAL_GetTick();
 8003368:	f7fe fd00 	bl	8001d6c <HAL_GetTick>
 800336c:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800336e:	682b      	ldr	r3, [r5, #0]
 8003370:	019b      	lsls	r3, r3, #6
 8003372:	f57f ae86 	bpl.w	8003082 <HAL_RCC_OscConfig+0x2e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003376:	f7fe fcf9 	bl	8001d6c <HAL_GetTick>
 800337a:	1b00      	subs	r0, r0, r4
 800337c:	2802      	cmp	r0, #2
 800337e:	d9f6      	bls.n	800336e <HAL_RCC_OscConfig+0x31a>
 8003380:	e6b5      	b.n	80030ee <HAL_RCC_OscConfig+0x9a>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003382:	2801      	cmp	r0, #1
 8003384:	f43f aeb4 	beq.w	80030f0 <HAL_RCC_OscConfig+0x9c>
        pll_config = RCC->PLLCFGR;
 8003388:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800338a:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800338c:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003390:	4291      	cmp	r1, r2
 8003392:	f47f ae96 	bne.w	80030c2 <HAL_RCC_OscConfig+0x6e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003396:	6a21      	ldr	r1, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003398:	f003 023f 	and.w	r2, r3, #63	; 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800339c:	428a      	cmp	r2, r1
 800339e:	f47f ae90 	bne.w	80030c2 <HAL_RCC_OscConfig+0x6e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80033a2:	6a61      	ldr	r1, [r4, #36]	; 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80033a4:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 80033a8:	401a      	ands	r2, r3
 80033aa:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 80033ae:	f47f ae88 	bne.w	80030c2 <HAL_RCC_OscConfig+0x6e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80033b2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80033b4:	0852      	lsrs	r2, r2, #1
 80033b6:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
 80033ba:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80033bc:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 80033c0:	f47f ae7f 	bne.w	80030c2 <HAL_RCC_OscConfig+0x6e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80033c4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80033c6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80033ca:	ebb2 6f01 	cmp.w	r2, r1, lsl #24
 80033ce:	f47f ae78 	bne.w	80030c2 <HAL_RCC_OscConfig+0x6e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80033d2:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80033d4:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80033d8:	ebb3 7f02 	cmp.w	r3, r2, lsl #28
 80033dc:	f43f ae51 	beq.w	8003082 <HAL_RCC_OscConfig+0x2e>
 80033e0:	e66f      	b.n	80030c2 <HAL_RCC_OscConfig+0x6e>
 80033e2:	bf00      	nop
 80033e4:	40023800 	.word	0x40023800
 80033e8:	42470000 	.word	0x42470000

080033ec <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80033ec:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033ee:	f102 030c 	add.w	r3, r2, #12
 80033f2:	e853 3f00 	ldrex	r3, [r3]
 80033f6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033fa:	320c      	adds	r2, #12
 80033fc:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8003400:	6802      	ldr	r2, [r0, #0]
 8003402:	2900      	cmp	r1, #0
 8003404:	d1f2      	bne.n	80033ec <UART_EndRxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003406:	f102 0314 	add.w	r3, r2, #20
 800340a:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800340e:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003412:	f102 0c14 	add.w	ip, r2, #20
 8003416:	e84c 3100 	strex	r1, r3, [ip]
 800341a:	2900      	cmp	r1, #0
 800341c:	d1f3      	bne.n	8003406 <UART_EndRxTransfer+0x1a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800341e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8003420:	2b01      	cmp	r3, #1
 8003422:	d10b      	bne.n	800343c <UART_EndRxTransfer+0x50>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003424:	f102 030c 	add.w	r3, r2, #12
 8003428:	e853 3f00 	ldrex	r3, [r3]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800342c:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003430:	f102 0c0c 	add.w	ip, r2, #12
 8003434:	e84c 3100 	strex	r1, r3, [ip]
 8003438:	2900      	cmp	r1, #0
 800343a:	d1f3      	bne.n	8003424 <UART_EndRxTransfer+0x38>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800343c:	2320      	movs	r3, #32
 800343e:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003442:	2300      	movs	r3, #0
 8003444:	6303      	str	r3, [r0, #48]	; 0x30
}
 8003446:	4770      	bx	lr

08003448 <UART_SetConfig>:
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003448:	6802      	ldr	r2, [r0, #0]
 800344a:	68c1      	ldr	r1, [r0, #12]
 800344c:	6913      	ldr	r3, [r2, #16]
 800344e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003452:	430b      	orrs	r3, r1
{
 8003454:	b570      	push	{r4, r5, r6, lr}
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003456:	6113      	str	r3, [r2, #16]
{
 8003458:	4605      	mov	r5, r0
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800345a:	6883      	ldr	r3, [r0, #8]
 800345c:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 800345e:	68d1      	ldr	r1, [r2, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003460:	4303      	orrs	r3, r0
 8003462:	6968      	ldr	r0, [r5, #20]
 8003464:	4303      	orrs	r3, r0
 8003466:	69e8      	ldr	r0, [r5, #28]
  MODIFY_REG(huart->Instance->CR1,
 8003468:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
 800346c:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003470:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 8003472:	430b      	orrs	r3, r1
 8003474:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003476:	6953      	ldr	r3, [r2, #20]
 8003478:	69a9      	ldr	r1, [r5, #24]
 800347a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800347e:	430b      	orrs	r3, r1
 8003480:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003482:	4b1f      	ldr	r3, [pc, #124]	; (8003500 <UART_SetConfig+0xb8>)
 8003484:	429a      	cmp	r2, r3
 8003486:	d003      	beq.n	8003490 <UART_SetConfig+0x48>
 8003488:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800348c:	429a      	cmp	r2, r3
 800348e:	d123      	bne.n	80034d8 <UART_SetConfig+0x90>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003490:	f7ff fd88 	bl	8002fa4 <HAL_RCC_GetPCLK2Freq>
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003494:	69eb      	ldr	r3, [r5, #28]
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003496:	2119      	movs	r1, #25
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003498:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800349c:	e9d5 4600 	ldrd	r4, r6, [r5]
 80034a0:	fba0 0101 	umull	r0, r1, r0, r1
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80034a4:	d11b      	bne.n	80034de <UART_SetConfig+0x96>
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80034a6:	19b2      	adds	r2, r6, r6
 80034a8:	f04f 0300 	mov.w	r3, #0
 80034ac:	415b      	adcs	r3, r3
 80034ae:	f7fd fb9b 	bl	8000be8 <__aeabi_uldivmod>
 80034b2:	2264      	movs	r2, #100	; 0x64
 80034b4:	fbb0 f1f2 	udiv	r1, r0, r2
 80034b8:	fb02 0311 	mls	r3, r2, r1, r0
 80034bc:	00db      	lsls	r3, r3, #3
 80034be:	3332      	adds	r3, #50	; 0x32
 80034c0:	fbb3 f3f2 	udiv	r3, r3, r2
 80034c4:	f003 0207 	and.w	r2, r3, #7
 80034c8:	005b      	lsls	r3, r3, #1
 80034ca:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 80034ce:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80034d2:	4413      	add	r3, r2
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80034d4:	60a3      	str	r3, [r4, #8]
  }
}
 80034d6:	bd70      	pop	{r4, r5, r6, pc}
      pclk = HAL_RCC_GetPCLK1Freq();
 80034d8:	f7ff fd54 	bl	8002f84 <HAL_RCC_GetPCLK1Freq>
 80034dc:	e7da      	b.n	8003494 <UART_SetConfig+0x4c>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80034de:	00b2      	lsls	r2, r6, #2
 80034e0:	0fb3      	lsrs	r3, r6, #30
 80034e2:	f7fd fb81 	bl	8000be8 <__aeabi_uldivmod>
 80034e6:	2264      	movs	r2, #100	; 0x64
 80034e8:	fbb0 f1f2 	udiv	r1, r0, r2
 80034ec:	fb02 0311 	mls	r3, r2, r1, r0
 80034f0:	011b      	lsls	r3, r3, #4
 80034f2:	3332      	adds	r3, #50	; 0x32
 80034f4:	fbb3 f3f2 	udiv	r3, r3, r2
 80034f8:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 80034fc:	e7ea      	b.n	80034d4 <UART_SetConfig+0x8c>
 80034fe:	bf00      	nop
 8003500:	40011000 	.word	0x40011000

08003504 <UART_WaitOnFlagUntilTimeout.constprop.0>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
 8003504:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003506:	4605      	mov	r5, r0
 8003508:	460c      	mov	r4, r1
 800350a:	4617      	mov	r7, r2
 800350c:	461e      	mov	r6, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800350e:	682a      	ldr	r2, [r5, #0]
 8003510:	6813      	ldr	r3, [r2, #0]
 8003512:	ea34 0303 	bics.w	r3, r4, r3
 8003516:	d101      	bne.n	800351c <UART_WaitOnFlagUntilTimeout.constprop.0+0x18>
  return HAL_OK;
 8003518:	2000      	movs	r0, #0
 800351a:	e021      	b.n	8003560 <UART_WaitOnFlagUntilTimeout.constprop.0+0x5c>
    if (Timeout != HAL_MAX_DELAY)
 800351c:	1c70      	adds	r0, r6, #1
 800351e:	d0f7      	beq.n	8003510 <UART_WaitOnFlagUntilTimeout.constprop.0+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003520:	f7fe fc24 	bl	8001d6c <HAL_GetTick>
 8003524:	1bc0      	subs	r0, r0, r7
 8003526:	4286      	cmp	r6, r0
 8003528:	d31c      	bcc.n	8003564 <UART_WaitOnFlagUntilTimeout.constprop.0+0x60>
 800352a:	b1de      	cbz	r6, 8003564 <UART_WaitOnFlagUntilTimeout.constprop.0+0x60>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800352c:	682b      	ldr	r3, [r5, #0]
 800352e:	68da      	ldr	r2, [r3, #12]
 8003530:	0751      	lsls	r1, r2, #29
 8003532:	d5ec      	bpl.n	800350e <UART_WaitOnFlagUntilTimeout.constprop.0+0xa>
 8003534:	2c80      	cmp	r4, #128	; 0x80
 8003536:	d0ea      	beq.n	800350e <UART_WaitOnFlagUntilTimeout.constprop.0+0xa>
 8003538:	2c40      	cmp	r4, #64	; 0x40
 800353a:	d0e8      	beq.n	800350e <UART_WaitOnFlagUntilTimeout.constprop.0+0xa>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800353c:	681a      	ldr	r2, [r3, #0]
 800353e:	0712      	lsls	r2, r2, #28
 8003540:	d5e5      	bpl.n	800350e <UART_WaitOnFlagUntilTimeout.constprop.0+0xa>
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003542:	2400      	movs	r4, #0
 8003544:	9401      	str	r4, [sp, #4]
 8003546:	681a      	ldr	r2, [r3, #0]
 8003548:	9201      	str	r2, [sp, #4]
 800354a:	685b      	ldr	r3, [r3, #4]
 800354c:	9301      	str	r3, [sp, #4]
          UART_EndRxTransfer(huart);
 800354e:	4628      	mov	r0, r5
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003550:	9b01      	ldr	r3, [sp, #4]
          UART_EndRxTransfer(huart);
 8003552:	f7ff ff4b 	bl	80033ec <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003556:	2308      	movs	r3, #8
 8003558:	646b      	str	r3, [r5, #68]	; 0x44
          __HAL_UNLOCK(huart);
 800355a:	f885 4040 	strb.w	r4, [r5, #64]	; 0x40
          return HAL_ERROR;
 800355e:	2001      	movs	r0, #1
}
 8003560:	b003      	add	sp, #12
 8003562:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8003564:	2003      	movs	r0, #3
 8003566:	e7fb      	b.n	8003560 <UART_WaitOnFlagUntilTimeout.constprop.0+0x5c>

08003568 <HAL_UART_Init>:
{
 8003568:	b510      	push	{r4, lr}
  if (huart == NULL)
 800356a:	4604      	mov	r4, r0
 800356c:	b348      	cbz	r0, 80035c2 <HAL_UART_Init+0x5a>
  if (huart->gState == HAL_UART_STATE_RESET)
 800356e:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8003572:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003576:	b91b      	cbnz	r3, 8003580 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8003578:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_UART_MspInit(huart);
 800357c:	f7fe fad8 	bl	8001b30 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8003580:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003582:	2324      	movs	r3, #36	; 0x24
 8003584:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_UART_DISABLE(huart);
 8003588:	68d3      	ldr	r3, [r2, #12]
 800358a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800358e:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8003590:	4620      	mov	r0, r4
 8003592:	f7ff ff59 	bl	8003448 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003596:	6823      	ldr	r3, [r4, #0]
 8003598:	691a      	ldr	r2, [r3, #16]
 800359a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800359e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80035a0:	695a      	ldr	r2, [r3, #20]
 80035a2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80035a6:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 80035a8:	68da      	ldr	r2, [r3, #12]
 80035aa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80035ae:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035b0:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 80035b2:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035b4:	6460      	str	r0, [r4, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80035b6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80035ba:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80035be:	6360      	str	r0, [r4, #52]	; 0x34
}
 80035c0:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80035c2:	2001      	movs	r0, #1
 80035c4:	e7fc      	b.n	80035c0 <HAL_UART_Init+0x58>

080035c6 <HAL_UART_Transmit>:
{
 80035c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80035c8:	4617      	mov	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 80035ca:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
{
 80035ce:	9300      	str	r3, [sp, #0]
  if (huart->gState == HAL_UART_STATE_READY)
 80035d0:	2a20      	cmp	r2, #32
{
 80035d2:	4604      	mov	r4, r0
 80035d4:	460e      	mov	r6, r1
  if (huart->gState == HAL_UART_STATE_READY)
 80035d6:	d140      	bne.n	800365a <HAL_UART_Transmit+0x94>
    if ((pData == NULL) || (Size == 0U))
 80035d8:	2900      	cmp	r1, #0
 80035da:	d040      	beq.n	800365e <HAL_UART_Transmit+0x98>
 80035dc:	2f00      	cmp	r7, #0
 80035de:	d03e      	beq.n	800365e <HAL_UART_Transmit+0x98>
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80035e0:	2221      	movs	r2, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035e2:	2500      	movs	r5, #0
 80035e4:	6445      	str	r5, [r0, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80035e6:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
    tickstart = HAL_GetTick();
 80035ea:	f7fe fbbf 	bl	8001d6c <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80035ee:	68a1      	ldr	r1, [r4, #8]
 80035f0:	9b00      	ldr	r3, [sp, #0]
    huart->TxXferSize = Size;
 80035f2:	84a7      	strh	r7, [r4, #36]	; 0x24
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80035f4:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
    tickstart = HAL_GetTick();
 80035f8:	4602      	mov	r2, r0
    huart->TxXferCount = Size;
 80035fa:	84e7      	strh	r7, [r4, #38]	; 0x26
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80035fc:	d103      	bne.n	8003606 <HAL_UART_Transmit+0x40>
 80035fe:	6921      	ldr	r1, [r4, #16]
 8003600:	b909      	cbnz	r1, 8003606 <HAL_UART_Transmit+0x40>
 8003602:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 8003604:	460e      	mov	r6, r1
    while (huart->TxXferCount > 0U)
 8003606:	8ce1      	ldrh	r1, [r4, #38]	; 0x26
 8003608:	b289      	uxth	r1, r1
 800360a:	b949      	cbnz	r1, 8003620 <HAL_UART_Transmit+0x5a>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800360c:	2140      	movs	r1, #64	; 0x40
 800360e:	4620      	mov	r0, r4
 8003610:	f7ff ff78 	bl	8003504 <UART_WaitOnFlagUntilTimeout.constprop.0>
 8003614:	2320      	movs	r3, #32
      huart->gState = HAL_UART_STATE_READY;
 8003616:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800361a:	b968      	cbnz	r0, 8003638 <HAL_UART_Transmit+0x72>
}
 800361c:	b003      	add	sp, #12
 800361e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003620:	2180      	movs	r1, #128	; 0x80
 8003622:	4620      	mov	r0, r4
 8003624:	e9cd 2300 	strd	r2, r3, [sp]
 8003628:	f7ff ff6c 	bl	8003504 <UART_WaitOnFlagUntilTimeout.constprop.0>
 800362c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003630:	b120      	cbz	r0, 800363c <HAL_UART_Transmit+0x76>
        huart->gState = HAL_UART_STATE_READY;
 8003632:	2320      	movs	r3, #32
 8003634:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      return HAL_TIMEOUT;
 8003638:	2003      	movs	r0, #3
 800363a:	e7ef      	b.n	800361c <HAL_UART_Transmit+0x56>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800363c:	6820      	ldr	r0, [r4, #0]
      if (pdata8bits == NULL)
 800363e:	b94e      	cbnz	r6, 8003654 <HAL_UART_Transmit+0x8e>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003640:	f835 1b02 	ldrh.w	r1, [r5], #2
 8003644:	f3c1 0108 	ubfx	r1, r1, #0, #9
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003648:	6041      	str	r1, [r0, #4]
      huart->TxXferCount--;
 800364a:	8ce1      	ldrh	r1, [r4, #38]	; 0x26
 800364c:	3901      	subs	r1, #1
 800364e:	b289      	uxth	r1, r1
 8003650:	84e1      	strh	r1, [r4, #38]	; 0x26
 8003652:	e7d8      	b.n	8003606 <HAL_UART_Transmit+0x40>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003654:	f816 1b01 	ldrb.w	r1, [r6], #1
 8003658:	e7f6      	b.n	8003648 <HAL_UART_Transmit+0x82>
    return HAL_BUSY;
 800365a:	2002      	movs	r0, #2
 800365c:	e7de      	b.n	800361c <HAL_UART_Transmit+0x56>
      return  HAL_ERROR;
 800365e:	2001      	movs	r0, #1
 8003660:	e7dc      	b.n	800361c <HAL_UART_Transmit+0x56>
	...

08003664 <_put_c_driver>:
#if !defined(USE_PRINTF_FROM_TOOL) || USE_PRINTF_FROM_TOOL != 1

#include "lc_print.h"

static void _put_c_driver(void *user, const char c)
{
 8003664:	b507      	push	{r0, r1, r2, lr}
#if defined(HAS_DEDICATED_PRINT_PORT) && HAS_DEDICATED_PRINT_PORT == 1
  port_io_dedicated_putc(c);
#else
  if (_ioWriteAllowed)
 8003666:	4b08      	ldr	r3, [pc, #32]	; (8003688 <_put_c_driver+0x24>)
{
 8003668:	f88d 1007 	strb.w	r1, [sp, #7]
  if (_ioWriteAllowed)
 800366c:	781b      	ldrb	r3, [r3, #0]
 800366e:	b13b      	cbz	r3, 8003680 <_put_c_driver+0x1c>

__STATIC_INLINE bool port_io_write(uint8_t *buff, int count)
{
  HAL_StatusTypeDef status;

  status = HAL_UART_Transmit(&UartHandle, buff, count, HAL_MAX_DELAY);
 8003670:	4806      	ldr	r0, [pc, #24]	; (800368c <_put_c_driver+0x28>)
 8003672:	f04f 33ff 	mov.w	r3, #4294967295
 8003676:	2201      	movs	r2, #1
 8003678:	f10d 0107 	add.w	r1, sp, #7
 800367c:	f7ff ffa3 	bl	80035c6 <HAL_UART_Transmit>
  }
#ifdef SWO_OUTPUT
  ITM_SendChar(c);
#endif 
#endif
}
 8003680:	b003      	add	sp, #12
 8003682:	f85d fb04 	ldr.w	pc, [sp], #4
 8003686:	bf00      	nop
 8003688:	2000000c 	.word	0x2000000c
 800368c:	20001618 	.word	0x20001618

08003690 <_write>:
{
 8003690:	b510      	push	{r4, lr}
  if ((count < 0) && (fd != STDOUT_FILENO) && (fd != STDERR_FILENO)) {
 8003692:	1e14      	subs	r4, r2, #0
 8003694:	da0a      	bge.n	80036ac <_write+0x1c>
 8003696:	3801      	subs	r0, #1
 8003698:	2801      	cmp	r0, #1
 800369a:	d907      	bls.n	80036ac <_write+0x1c>
    errno = EBADF;
 800369c:	f005 f8d8 	bl	8008850 <__errno>
 80036a0:	2309      	movs	r3, #9
 80036a2:	6003      	str	r3, [r0, #0]
    return -1;
 80036a4:	f04f 34ff 	mov.w	r4, #4294967295
}
 80036a8:	4620      	mov	r0, r4
 80036aa:	bd10      	pop	{r4, pc}
  if (_ioWriteAllowed)
 80036ac:	4b06      	ldr	r3, [pc, #24]	; (80036c8 <_write+0x38>)
 80036ae:	781b      	ldrb	r3, [r3, #0]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d0f9      	beq.n	80036a8 <_write+0x18>
 80036b4:	b2a2      	uxth	r2, r4
 80036b6:	4805      	ldr	r0, [pc, #20]	; (80036cc <_write+0x3c>)
 80036b8:	f04f 33ff 	mov.w	r3, #4294967295
 80036bc:	f7ff ff83 	bl	80035c6 <HAL_UART_Transmit>
  return (status ? count : 0);
 80036c0:	2800      	cmp	r0, #0
 80036c2:	bf18      	it	ne
 80036c4:	2400      	movne	r4, #0
 80036c6:	e7ef      	b.n	80036a8 <_write+0x18>
 80036c8:	2000000c 	.word	0x2000000c
 80036cc:	20001618 	.word	0x20001618

080036d0 <lc_print>:

void lc_print(const char* fmt, ... )
{
 80036d0:	b40f      	push	{r0, r1, r2, r3}
 80036d2:	b507      	push	{r0, r1, r2, lr}
 80036d4:	ab04      	add	r3, sp, #16
  va_list ap;
  va_start(ap, fmt);
  vlc_print(&_put_c_driver, NULL, fmt, ap);
 80036d6:	2100      	movs	r1, #0
{
 80036d8:	f853 2b04 	ldr.w	r2, [r3], #4
  vlc_print(&_put_c_driver, NULL, fmt, ap);
 80036dc:	4804      	ldr	r0, [pc, #16]	; (80036f0 <lc_print+0x20>)
  va_start(ap, fmt);
 80036de:	9301      	str	r3, [sp, #4]
  vlc_print(&_put_c_driver, NULL, fmt, ap);
 80036e0:	f000 fa10 	bl	8003b04 <vlc_print>
  va_end(ap);
}
 80036e4:	b003      	add	sp, #12
 80036e6:	f85d eb04 	ldr.w	lr, [sp], #4
 80036ea:	b004      	add	sp, #16
 80036ec:	4770      	bx	lr
 80036ee:	bf00      	nop
 80036f0:	08003665 	.word	0x08003665

080036f4 <__wrap_malloc>:

void* __real_malloc(size_t bytes);
void __real_free(void *ptr);

void* __wrap_malloc(size_t bytes)
{
 80036f4:	b538      	push	{r3, r4, r5, lr}
  uint8_t *ptr;

  io_malloc.cfg |= 1 << 1;
 80036f6:	4d11      	ldr	r5, [pc, #68]	; (800373c <__wrap_malloc+0x48>)

  /* ensure alignment for magic number */
  bytes = (bytes + 3) & ~3;
 80036f8:	3003      	adds	r0, #3
  io_malloc.cfg |= 1 << 1;
 80036fa:	682b      	ldr	r3, [r5, #0]
  bytes = (bytes + 3) & ~3;
 80036fc:	f020 0403 	bic.w	r4, r0, #3
  io_malloc.cfg |= 1 << 1;
 8003700:	f043 0302 	orr.w	r3, r3, #2

  /* add 2x32-bit for size and magic  number */
  ptr = (uint8_t*)__real_malloc(bytes + 8);
 8003704:	f104 0008 	add.w	r0, r4, #8
  io_malloc.cfg |= 1 << 1;
 8003708:	602b      	str	r3, [r5, #0]
  ptr = (uint8_t*)__real_malloc(bytes + 8);
 800370a:	f004 f9cf 	bl	8007aac <malloc>

  /* remember size */
  if (ptr) {
 800370e:	b1a0      	cbz	r0, 800373a <__wrap_malloc+0x46>
    *((uint32_t*)ptr) = bytes;
    *((uint32_t*)(ptr + 4 + bytes)) = MAGIC_MALLOC_NUMBER;
 8003710:	1903      	adds	r3, r0, r4
 8003712:	4a0b      	ldr	r2, [pc, #44]	; (8003740 <__wrap_malloc+0x4c>)
    *((uint32_t*)ptr) = bytes;
 8003714:	6004      	str	r4, [r0, #0]
    *((uint32_t*)(ptr + 4 + bytes)) = MAGIC_MALLOC_NUMBER;
 8003716:	605a      	str	r2, [r3, #4]
  }

  if ((ptr) && (io_malloc.cfg & 1UL)) {
 8003718:	682b      	ldr	r3, [r5, #0]
 800371a:	07db      	lsls	r3, r3, #31
 800371c:	d50c      	bpl.n	8003738 <__wrap_malloc+0x44>
    io_malloc.alloc_req++;
 800371e:	68eb      	ldr	r3, [r5, #12]
 8003720:	3301      	adds	r3, #1
 8003722:	60eb      	str	r3, [r5, #12]
    io_malloc.alloc += bytes;
 8003724:	686b      	ldr	r3, [r5, #4]
 8003726:	4423      	add	r3, r4
 8003728:	606b      	str	r3, [r5, #4]

    io_malloc.used += bytes;
 800372a:	69ab      	ldr	r3, [r5, #24]
 800372c:	441c      	add	r4, r3

    if (io_malloc.used > io_malloc.max) {
 800372e:	696b      	ldr	r3, [r5, #20]
    io_malloc.used += bytes;
 8003730:	61ac      	str	r4, [r5, #24]
    if (io_malloc.used > io_malloc.max) {
 8003732:	429c      	cmp	r4, r3
      io_malloc.max = io_malloc.used;
 8003734:	bf88      	it	hi
 8003736:	616c      	strhi	r4, [r5, #20]

    if (io_malloc.a_idx >= _IO_MALLOC_TRACK_MODE)
      io_malloc.a_idx = 0;
#endif
  }
  return ptr?(ptr + 4):NULL;
 8003738:	3004      	adds	r0, #4
}
 800373a:	bd38      	pop	{r3, r4, r5, pc}
 800373c:	20001688 	.word	0x20001688
 8003740:	efdcba98 	.word	0xefdcba98

08003744 <dwtCyclesToTime>:
 */

struct cyclesCount cyclesCount;

int dwtCyclesToTime(uint64_t clks, struct dwtTime *t)
{
 8003744:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003748:	4604      	mov	r4, r0
 800374a:	468a      	mov	sl, r1
  if (!t)
 800374c:	4617      	mov	r7, r2
 800374e:	b382      	cbz	r2, 80037b2 <dwtCyclesToTime+0x6e>
    return -1;
  uint32_t fcpu = port_hal_get_cpu_freq();
 8003750:	f7ff fc12 	bl	8002f78 <HAL_RCC_GetHCLKFreq>
  uint64_t s  = clks / fcpu;
 8003754:	2300      	movs	r3, #0
  uint32_t fcpu = port_hal_get_cpu_freq();
 8003756:	4602      	mov	r2, r0
  uint64_t s  = clks / fcpu;
 8003758:	9001      	str	r0, [sp, #4]
 800375a:	4651      	mov	r1, sl
 800375c:	4620      	mov	r0, r4
 800375e:	f7fd fa43 	bl	8000be8 <__aeabi_uldivmod>
  uint64_t ms = (clks * 1000) / fcpu;
 8003762:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
  uint64_t s  = clks / fcpu;
 8003766:	4683      	mov	fp, r0
  uint64_t ms = (clks * 1000) / fcpu;
 8003768:	fba4 0106 	umull	r0, r1, r4, r6
 800376c:	9a01      	ldr	r2, [sp, #4]
  uint64_t us = (clks * 1000 * 1000) / fcpu;
 800376e:	f8df 9048 	ldr.w	r9, [pc, #72]	; 80037b8 <dwtCyclesToTime+0x74>
  uint64_t ms = (clks * 1000) / fcpu;
 8003772:	2300      	movs	r3, #0
 8003774:	fb06 110a 	mla	r1, r6, sl, r1
 8003778:	f7fd fa36 	bl	8000be8 <__aeabi_uldivmod>
  ms -= (s * 1000);
 800377c:	fbab 3106 	umull	r3, r1, fp, r6
 8003780:	1ac5      	subs	r5, r0, r3
  uint64_t us = (clks * 1000 * 1000) / fcpu;
 8003782:	fba4 0109 	umull	r0, r1, r4, r9
 8003786:	9a01      	ldr	r2, [sp, #4]
 8003788:	fb09 110a 	mla	r1, r9, sl, r1
 800378c:	2300      	movs	r3, #0
 800378e:	f7fd fa2b 	bl	8000be8 <__aeabi_uldivmod>
  us -= (ms * 1000 + s * 1000000);
  t->fcpu = fcpu;
 8003792:	9a01      	ldr	r2, [sp, #4]
  t->s = s;
  t->ms = ms;
 8003794:	60bd      	str	r5, [r7, #8]
  us -= (ms * 1000 + s * 1000000);
 8003796:	fbab 8909 	umull	r8, r9, fp, r9
 800379a:	eba0 0008 	sub.w	r0, r0, r8
 800379e:	fba5 5606 	umull	r5, r6, r5, r6
  t->s = s;
 80037a2:	e9c7 2b00 	strd	r2, fp, [r7]
  us -= (ms * 1000 + s * 1000000);
 80037a6:	1b40      	subs	r0, r0, r5
  t->us = us;
 80037a8:	60f8      	str	r0, [r7, #12]
  return 0;
 80037aa:	2000      	movs	r0, #0
}
 80037ac:	b003      	add	sp, #12
 80037ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return -1;
 80037b2:	f04f 30ff 	mov.w	r0, #4294967295
 80037b6:	e7f9      	b.n	80037ac <dwtCyclesToTime+0x68>
 80037b8:	000f4240 	.word	0x000f4240

080037bc <getFlashCacheConf>:

#if defined(STM32L4) || defined(STM32F4)

  mconf |= MCONF_L4_F4;

  __I uint32_t acr = FLASH->ACR ;
 80037bc:	4b0d      	ldr	r3, [pc, #52]	; (80037f4 <getFlashCacheConf+0x38>)
{
 80037be:	b082      	sub	sp, #8
  __I uint32_t acr = FLASH->ACR ;
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	9301      	str	r3, [sp, #4]

  mconf |= ((acr & FLASH_ACR_LATENCY_Msk) >> FLASH_ACR_LATENCY_Pos);
 80037c4:	9801      	ldr	r0, [sp, #4]

  if ((acr & FLASH_ACR_PRFTEN_Msk) >> FLASH_ACR_PRFTEN_Pos)
 80037c6:	9b01      	ldr	r3, [sp, #4]
 80037c8:	05d9      	lsls	r1, r3, #23
    mconf |= MCONF_ART_DCACHE;
  if ((acr & FLASH_ACR_ICEN_Msk) >> FLASH_ACR_ICEN_Pos)
 80037ca:	9b01      	ldr	r3, [sp, #4]
  mconf |= ((acr & FLASH_ACR_LATENCY_Msk) >> FLASH_ACR_LATENCY_Pos);
 80037cc:	f000 000f 	and.w	r0, r0, #15
    mconf |= MCONF_ART_DCACHE;
 80037d0:	bf4c      	ite	mi
 80037d2:	f040 2001 	orrmi.w	r0, r0, #16777472	; 0x1000100
  mconf |= ((acr & FLASH_ACR_LATENCY_Msk) >> FLASH_ACR_LATENCY_Pos);
 80037d6:	f040 7080 	orrpl.w	r0, r0, #16777216	; 0x1000000
  if ((acr & FLASH_ACR_ICEN_Msk) >> FLASH_ACR_ICEN_Pos)
 80037da:	059a      	lsls	r2, r3, #22
    mconf |= MCONF_ART_ICACHE;
  if ((acr & FLASH_ACR_DCEN_Msk) >> FLASH_ACR_DCEN_Pos)
 80037dc:	9b01      	ldr	r3, [sp, #4]
    mconf |= MCONF_ART_ICACHE;
 80037de:	bf48      	it	mi
 80037e0:	f440 7000 	orrmi.w	r0, r0, #512	; 0x200
  if ((acr & FLASH_ACR_DCEN_Msk) >> FLASH_ACR_DCEN_Pos)
 80037e4:	055b      	lsls	r3, r3, #21
    mconf |= MCONF_ART_PREFETCH;
 80037e6:	bf48      	it	mi
 80037e8:	f440 6080 	orrmi.w	r0, r0, #1024	; 0x400
    mconf |= MCONF_CORE_DCACHE;

#endif

  return mconf;
}
 80037ec:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
 80037f0:	b002      	add	sp, #8
 80037f2:	4770      	bx	lr
 80037f4:	40023c00 	.word	0x40023c00

080037f8 <getSysConf.part.0>:
void getSysConf(struct mcu_conf *conf)
 80037f8:	b510      	push	{r4, lr}
 80037fa:	4604      	mov	r4, r0
  conf->sclk = port_hal_get_cpu_freq();
 80037fc:	f7ff fbbc 	bl	8002f78 <HAL_RCC_GetHCLKFreq>
 8003800:	6020      	str	r0, [r4, #0]
  conf->hclk = port_hal_get_sys_freq();
 8003802:	f7ff fbb9 	bl	8002f78 <HAL_RCC_GetHCLKFreq>
 8003806:	6060      	str	r0, [r4, #4]
  conf->conf = getFlashCacheConf();
 8003808:	f7ff ffd8 	bl	80037bc <getFlashCacheConf>
 800380c:	60a0      	str	r0, [r4, #8]
  conf->devid = port_hal_get_dev_id();
 800380e:	f7fe fad1 	bl	8001db4 <HAL_GetDEVID>
 8003812:	60e0      	str	r0, [r4, #12]
  conf->revid = port_hal_get_rev_id();
 8003814:	f7fe fac8 	bl	8001da8 <HAL_GetREVID>
 8003818:	6120      	str	r0, [r4, #16]
}
 800381a:	bd10      	pop	{r4, pc}

0800381c <systemSettingLog>:

void systemSettingLog(void)
{
 800381c:	b530      	push	{r4, r5, lr}
  LC_PRINT("Compiled with GHS-ARM Compiler %d\r\n", __GHS_VERSION_NUMBER);
#elif defined(_IS_HTC_COMPILER) && _IS_HTC_COMPILER
  LC_PRINT("Compiled with HIGHTEC Clang %d.%d.%d\r\n", __clang_major__, __clang_minor__,
      __clang_patchlevel__);
#elif defined(_IS_GCC_COMPILER) && _IS_GCC_COMPILER
  LC_PRINT("Compiled with GCC %d.%d.%d\r\n", __GNUC__, __GNUC_MINOR__,
 800381e:	2203      	movs	r2, #3
{
 8003820:	b089      	sub	sp, #36	; 0x24
  LC_PRINT("Compiled with GCC %d.%d.%d\r\n", __GNUC__, __GNUC_MINOR__,
 8003822:	2301      	movs	r3, #1
 8003824:	210b      	movs	r1, #11
 8003826:	4826      	ldr	r0, [pc, #152]	; (80038c0 <systemSettingLog+0xa4>)
#else
  LC_PRINT(" Core Arch.   : M%d - %s\r\n", __CORTEX_M, "no FPU");
#endif

  LC_PRINT(" HAL version  : 0x%08x\r\n", (int)port_hal_get_hal_version());
  LC_PRINT(" SYSCLK clock : %u MHz\r\n", (int)sys_conf.sclk/1000000);
 8003828:	4c26      	ldr	r4, [pc, #152]	; (80038c4 <systemSettingLog+0xa8>)
  LC_PRINT("Compiled with GCC %d.%d.%d\r\n", __GNUC__, __GNUC_MINOR__,
 800382a:	f7ff ff51 	bl	80036d0 <lc_print>
  if (!conf)
 800382e:	a803      	add	r0, sp, #12
 8003830:	f7ff ffe2 	bl	80037f8 <getSysConf.part.0>
  LC_PRINT(DEVICE_FAMILY " device configuration...\r\n");
 8003834:	4824      	ldr	r0, [pc, #144]	; (80038c8 <systemSettingLog+0xac>)
 8003836:	f7ff ff4b 	bl	80036d0 <lc_print>
  LC_PRINT(" Device       : DevID:0x%04x (%s) RevID:0x%04x\r\n",
 800383a:	9906      	ldr	r1, [sp, #24]
 800383c:	4823      	ldr	r0, [pc, #140]	; (80038cc <systemSettingLog+0xb0>)
 800383e:	f2a1 4313 	subw	r3, r1, #1043	; 0x413
 8003842:	b29b      	uxth	r3, r3
 8003844:	2b50      	cmp	r3, #80	; 0x50
 8003846:	bf96      	itet	ls
 8003848:	4a21      	ldrls	r2, [pc, #132]	; (80038d0 <systemSettingLog+0xb4>)
 800384a:	4a22      	ldrhi	r2, [pc, #136]	; (80038d4 <systemSettingLog+0xb8>)
 800384c:	f852 2023 	ldrls.w	r2, [r2, r3, lsl #2]
 8003850:	9b07      	ldr	r3, [sp, #28]
 8003852:	f7ff ff3d 	bl	80036d0 <lc_print>
  LC_PRINT(" Core Arch.   : M%d - %s %s\r\n", __CORTEX_M, "FPU ", ((__FPU_USED) ? "used" : "not used!"));
 8003856:	4b20      	ldr	r3, [pc, #128]	; (80038d8 <systemSettingLog+0xbc>)
 8003858:	2104      	movs	r1, #4
 800385a:	1d5a      	adds	r2, r3, #5
 800385c:	f103 000a 	add.w	r0, r3, #10
 8003860:	f7ff ff36 	bl	80036d0 <lc_print>
  LC_PRINT(" HAL version  : 0x%08x\r\n", (int)port_hal_get_hal_version());
 8003864:	f7fe fa9c 	bl	8001da0 <HAL_GetHalVersion>
 8003868:	4601      	mov	r1, r0
 800386a:	481c      	ldr	r0, [pc, #112]	; (80038dc <systemSettingLog+0xc0>)
 800386c:	f7ff ff30 	bl	80036d0 <lc_print>
  LC_PRINT(" SYSCLK clock : %u MHz\r\n", (int)sys_conf.sclk/1000000);
 8003870:	9903      	ldr	r1, [sp, #12]
 8003872:	481b      	ldr	r0, [pc, #108]	; (80038e0 <systemSettingLog+0xc4>)
 8003874:	fb91 f1f4 	sdiv	r1, r1, r4
 8003878:	f7ff ff2a 	bl	80036d0 <lc_print>
  LC_PRINT(" HCLK clock   : %u MHz\r\n", (int)sys_conf.hclk/1000000);
 800387c:	9904      	ldr	r1, [sp, #16]
 800387e:	4819      	ldr	r0, [pc, #100]	; (80038e4 <systemSettingLog+0xc8>)
 8003880:	fb91 f1f4 	sdiv	r1, r1, r4
 8003884:	f7ff ff24 	bl	80036d0 <lc_print>
      bitToStr(ccr & SCB_CCR_DC_Msk));
#endif
#endif

#if defined(STM32F4) || defined(STM32L4)
  uint32_t acr = FLASH->ACR;
 8003888:	4b17      	ldr	r3, [pc, #92]	; (80038e8 <systemSettingLog+0xcc>)
    return "False";
 800388a:	4818      	ldr	r0, [pc, #96]	; (80038ec <systemSettingLog+0xd0>)
  uint32_t acr = FLASH->ACR;
 800388c:	6819      	ldr	r1, [r3, #0]
    return "False";
 800388e:	1d44      	adds	r4, r0, #5
 8003890:	f411 7f80 	tst.w	r1, #256	; 0x100
 8003894:	bf14      	ite	ne
 8003896:	4602      	movne	r2, r0
 8003898:	4622      	moveq	r2, r4
 800389a:	f411 7f00 	tst.w	r1, #512	; 0x200
 800389e:	bf14      	ite	ne
 80038a0:	4603      	movne	r3, r0
 80038a2:	4623      	moveq	r3, r4
 80038a4:	f411 6f80 	tst.w	r1, #1024	; 0x400
 80038a8:	bf18      	it	ne
 80038aa:	4604      	movne	r4, r0
  LC_PRINT(" FLASH conf.  : ACR=0x%08x - Prefetch=%s $I/$D=(%s,%s) latency=%d\r\n",
 80038ac:	f001 050f 	and.w	r5, r1, #15
 80038b0:	e9cd 4500 	strd	r4, r5, [sp]
 80038b4:	30ec      	adds	r0, #236	; 0xec
 80038b6:	f7ff ff0b 	bl	80036d0 <lc_print>
  LC_PRINT(" CACHE conf.  : $I/$D=(%s,%s)\r\n",
      bitToStr(ccr & SCB_CCR_IC_Msk),
      bitToStr(ccr & SCB_CCR_DC_Msk));
#endif

}
 80038ba:	b009      	add	sp, #36	; 0x24
 80038bc:	bd30      	pop	{r4, r5, pc}
 80038be:	bf00      	nop
 80038c0:	0800add9 	.word	0x0800add9
 80038c4:	000f4240 	.word	0x000f4240
 80038c8:	0800adf6 	.word	0x0800adf6
 80038cc:	0800ae16 	.word	0x0800ae16
 80038d0:	0800b2f0 	.word	0x0800b2f0
 80038d4:	0800adc6 	.word	0x0800adc6
 80038d8:	0800ae47 	.word	0x0800ae47
 80038dc:	0800ae6f 	.word	0x0800ae6f
 80038e0:	0800ae88 	.word	0x0800ae88
 80038e4:	0800aea1 	.word	0x0800aea1
 80038e8:	40023c00 	.word	0x40023c00
 80038ec:	0800adce 	.word	0x0800adce

080038f0 <aiValidationInit>:
 * Exported/Public functions
 * -----------------------------------------------------------------------------
 */

int aiValidationInit(void)
{
 80038f0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  LC_PRINT("\r\n#\r\n");
 80038f2:	4c20      	ldr	r4, [pc, #128]	; (8003974 <aiValidationInit+0x84>)
#else /* USE_SYSTICK_ONLY */
  struct dwtTime t;
  uint32_t st;

  port_dwt_init();
  port_dwt_reset();
 80038f4:	4e20      	ldr	r6, [pc, #128]	; (8003978 <aiValidationInit+0x88>)
 80038f6:	f104 008b 	add.w	r0, r4, #139	; 0x8b
 80038fa:	f7ff fee9 	bl	80036d0 <lc_print>
  LC_PRINT("# %s %d.%d\r\n", _APP_NAME_ , _APP_VERSION_MAJOR_, _APP_VERSION_MINOR_);
 80038fe:	2300      	movs	r3, #0
 8003900:	f104 0191 	add.w	r1, r4, #145	; 0x91
 8003904:	2207      	movs	r2, #7
 8003906:	f104 009f 	add.w	r0, r4, #159	; 0x9f
 800390a:	f7ff fee1 	bl	80036d0 <lc_print>
 800390e:	2500      	movs	r5, #0
  LC_PRINT("#\r\n");
 8003910:	f104 00ac 	add.w	r0, r4, #172	; 0xac
 8003914:	f7ff fedc 	bl	80036d0 <lc_print>

  systemSettingLog();
 8003918:	f7ff ff80 	bl	800381c <systemSettingLog>

  crcIpInit();
 800391c:	f000 f830 	bl	8003980 <port_hal_crc_ip_init_imp>
  port_dwt_init();
 8003920:	f000 f840 	bl	80039a4 <port_dwt_init_imp>
  port_dwt_reset();
 8003924:	6075      	str	r5, [r6, #4]
  port_hal_delay(100);
 8003926:	2064      	movs	r0, #100	; 0x64
 8003928:	f7fe fa26 	bl	8001d78 <HAL_Delay>
  st = port_dwt_get_cycles();
 800392c:	6870      	ldr	r0, [r6, #4]
  dwtCyclesToTime(st/100, &t);
 800392e:	466a      	mov	r2, sp
 8003930:	2664      	movs	r6, #100	; 0x64
 8003932:	4629      	mov	r1, r5
 8003934:	fbb0 f0f6 	udiv	r0, r0, r6
 8003938:	f7ff ff04 	bl	8003744 <dwtCyclesToTime>

#if USE_CORE_CLOCK_ONLY == 1
  LC_PRINT(" Timestamp    : DWT only (delay(1)=%d.%03d ms)\r\n",
           t.s * 100 + t.ms, t.us);
#else /* USE_CORE_CLOCK_ONLY == 1 */
  LC_PRINT(" Timestamp    : SysTick + DWT (delay(1)=%d.%03d ms)\r\n",
 800393c:	e9dd 1301 	ldrd	r1, r3, [sp, #4]
 8003940:	9a03      	ldr	r2, [sp, #12]
 8003942:	fb06 3101 	mla	r1, r6, r1, r3
 8003946:	f104 00b0 	add.w	r0, r4, #176	; 0xb0
 800394a:	f7ff fec1 	bl	80036d0 <lc_print>
           t.s * 100 + t.ms, t.us);
  dwtCyclesToTime(UINT32_MAX, &t);
 800394e:	466a      	mov	r2, sp
 8003950:	2100      	movs	r1, #0
 8003952:	f04f 30ff 	mov.w	r0, #4294967295
 8003956:	f7ff fef5 	bl	8003744 <dwtCyclesToTime>
  cyclesCount.dwt_max = t.s * 1000 + t.ms;
 800395a:	9a01      	ldr	r2, [sp, #4]
 800395c:	9b02      	ldr	r3, [sp, #8]
 800395e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003962:	fb01 3302 	mla	r3, r1, r2, r3
 8003966:	4a05      	ldr	r2, [pc, #20]	; (800397c <aiValidationInit+0x8c>)
 8003968:	6013      	str	r3, [r2, #0]
#endif /* !USE_CORE_CLOCK_ONLY != 1 */
  port_dwt_init();
 800396a:	f000 f81b 	bl	80039a4 <port_dwt_init_imp>
  cyclesCounterInit();

  return 0;
}
 800396e:	4628      	mov	r0, r5
 8003970:	b004      	add	sp, #16
 8003972:	bd70      	pop	{r4, r5, r6, pc}
 8003974:	0800af6d 	.word	0x0800af6d
 8003978:	e0001000 	.word	0xe0001000
 800397c:	2000167c 	.word	0x2000167c

08003980 <port_hal_crc_ip_init_imp>:

#if !defined(NO_PORT_CRC_IP_INIT_IMP)
#if defined(HAS_CRC_IP) && HAS_CRC_IP == 1

void port_hal_crc_ip_init_imp(void)
{
 8003980:	b082      	sub	sp, #8
  __HAL_RCC_CRC_CLK_ENABLE();
#elif defined(STM32MP1)
  __HAL_RCC_CRC2_CLK_ENABLE();
#else
  /* By default the CRC IP clock is enabled */
  __HAL_RCC_CRC_CLK_ENABLE();
 8003982:	2300      	movs	r3, #0
 8003984:	9301      	str	r3, [sp, #4]
 8003986:	4b06      	ldr	r3, [pc, #24]	; (80039a0 <port_hal_crc_ip_init_imp+0x20>)
 8003988:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800398a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800398e:	631a      	str	r2, [r3, #48]	; 0x30
 8003990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003992:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003996:	9301      	str	r3, [sp, #4]
 8003998:	9b01      	ldr	r3, [sp, #4]
#endif
}
 800399a:	b002      	add	sp, #8
 800399c:	4770      	bx	lr
 800399e:	bf00      	nop
 80039a0:	40023800 	.word	0x40023800

080039a4 <port_dwt_init_imp>:

#if defined(HAS_DWT_CTRL) && HAS_DWT_CTRL == 1

void port_dwt_init_imp()
{
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80039a4:	4a07      	ldr	r2, [pc, #28]	; (80039c4 <port_dwt_init_imp+0x20>)
 80039a6:	f8d2 30fc 	ldr.w	r3, [r2, #252]	; 0xfc
 80039aa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80039ae:	f8c2 30fc 	str.w	r3, [r2, #252]	; 0xfc
#ifdef STM32F7
  DWT->LAR = 0xC5ACCE55;
#endif
  DWT->CYCCNT = 0;
 80039b2:	4b05      	ldr	r3, [pc, #20]	; (80039c8 <port_dwt_init_imp+0x24>)
 80039b4:	2200      	movs	r2, #0
 80039b6:	605a      	str	r2, [r3, #4]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80039b8:	681a      	ldr	r2, [r3, #0]
 80039ba:	f042 0201 	orr.w	r2, r2, #1
 80039be:	601a      	str	r2, [r3, #0]
}
 80039c0:	4770      	bx	lr
 80039c2:	bf00      	nop
 80039c4:	e000ed00 	.word	0xe000ed00
 80039c8:	e0001000 	.word	0xe0001000

080039cc <MX_X_CUBE_AI_Init>:
ai_handle data_activations0[] = {pool0};

/* Entry points --------------------------------------------------------------*/

void MX_X_CUBE_AI_Init(void)
{
 80039cc:	b508      	push	{r3, lr}
    MX_UARTx_Init();
 80039ce:	f7fd ffcd 	bl	800196c <MX_USART2_UART_Init>
    aiValidationInit();
    /* USER CODE BEGIN 5 */
    /* USER CODE END 5 */
}
 80039d2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    aiValidationInit();
 80039d6:	f7ff bf8b 	b.w	80038f0 <aiValidationInit>

080039da <_write_number>:

  return count;
}

static int _write_number(uint64_t number, struct specifier *specifier)
{
 80039da:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  char sign_neg = 0;
  char chr;

  buf[idx--] = 0;

  if (specifier->flags & FLAG_IS_SIGNED) {
 80039de:	6896      	ldr	r6, [r2, #8]
{
 80039e0:	b091      	sub	sp, #68	; 0x44
  buf[idx--] = 0;
 80039e2:	2500      	movs	r5, #0
  if (specifier->flags & FLAG_IS_SIGNED) {
 80039e4:	f016 0304 	ands.w	r3, r6, #4
{
 80039e8:	4614      	mov	r4, r2
  buf[idx--] = 0;
 80039ea:	f88d 503f 	strb.w	r5, [sp, #63]	; 0x3f
  if (specifier->flags & FLAG_IS_SIGNED) {
 80039ee:	d028      	beq.n	8003a42 <_write_number+0x68>
    if ((int64_t)number < 0) {
 80039f0:	42a9      	cmp	r1, r5
 80039f2:	da07      	bge.n	8003a04 <_write_number+0x2a>
      number = -number;
      sign_neg = '-';
      specifier->width -= 1;
 80039f4:	6813      	ldr	r3, [r2, #0]
      number = -number;
 80039f6:	4240      	negs	r0, r0
      specifier->width -= 1;
 80039f8:	f103 33ff 	add.w	r3, r3, #4294967295
      number = -number;
 80039fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
      specifier->width -= 1;
 8003a00:	6013      	str	r3, [r2, #0]
      sign_neg = '-';
 8003a02:	252d      	movs	r5, #45	; 0x2d
 8003a04:	f016 0f08 	tst.w	r6, #8
 8003a08:	bf14      	ite	ne
 8003a0a:	f04f 0841 	movne.w	r8, #65	; 0x41
 8003a0e:	f04f 0861 	moveq.w	r8, #97	; 0x61
 8003a12:	f10d 093f 	add.w	r9, sp, #63	; 0x3f
  do {
    uint64_t t;
    if (specifier->flags & FLAG_HEX) {
      chr = number & 0x0F;
      t = number >> 4;
      chr = (chr >= 10) ? (chr + (specifier->flags & FLAG_CAPS ? 'A' : 'a') - 10) : (chr + '0');
 8003a16:	273e      	movs	r7, #62	; 0x3e
    if (specifier->flags & FLAG_HEX) {
 8003a18:	f006 0a10 	and.w	sl, r6, #16
      chr = (chr >= 10) ? (chr + (specifier->flags & FLAG_CAPS ? 'A' : 'a') - 10) : (chr + '0');
 8003a1c:	f1a8 080a 	sub.w	r8, r8, #10
      chr = number & 0x0F;
 8003a20:	fa5f fb80 	uxtb.w	fp, r0
    if (specifier->flags & FLAG_HEX) {
 8003a24:	f1ba 0f00 	cmp.w	sl, #0
 8003a28:	d033      	beq.n	8003a92 <_write_number+0xb8>
      chr = number & 0x0F;
 8003a2a:	f00b 030f 	and.w	r3, fp, #15
      t = number >> 4;
 8003a2e:	0900      	lsrs	r0, r0, #4
      chr = (chr >= 10) ? (chr + (specifier->flags & FLAG_CAPS ? 'A' : 'a') - 10) : (chr + '0');
 8003a30:	2b09      	cmp	r3, #9
      t = number >> 4;
 8003a32:	ea40 7001 	orr.w	r0, r0, r1, lsl #28
 8003a36:	ea4f 1111 	mov.w	r1, r1, lsr #4
      chr = (chr >= 10) ? (chr + (specifier->flags & FLAG_CAPS ? 'A' : 'a') - 10) : (chr + '0');
 8003a3a:	d906      	bls.n	8003a4a <_write_number+0x70>
 8003a3c:	4443      	add	r3, r8
    } else {
      t = number / 10;
      chr = (number - t * 10) + '0';
 8003a3e:	b2db      	uxtb	r3, r3
 8003a40:	e004      	b.n	8003a4c <_write_number+0x72>
  char sign_neg = 0;
 8003a42:	461d      	mov	r5, r3
 8003a44:	e7de      	b.n	8003a04 <_write_number+0x2a>
    }
    number = t;
    buf[idx--] = chr;
 8003a46:	4617      	mov	r7, r2
 8003a48:	e7ea      	b.n	8003a20 <_write_number+0x46>
      chr = (chr >= 10) ? (chr + (specifier->flags & FLAG_CAPS ? 'A' : 'a') - 10) : (chr + '0');
 8003a4a:	3330      	adds	r3, #48	; 0x30
    buf[idx--] = chr;
 8003a4c:	f809 3d01 	strb.w	r3, [r9, #-1]!
    count++;
  } while (number);
 8003a50:	ea50 0301 	orrs.w	r3, r0, r1
    buf[idx--] = chr;
 8003a54:	f107 32ff 	add.w	r2, r7, #4294967295
    count++;
 8003a58:	f1c7 0b3f 	rsb	fp, r7, #63	; 0x3f
  } while (number);
 8003a5c:	d1f3      	bne.n	8003a46 <_write_number+0x6c>

  if ((sign_neg) && (!(specifier->flags & FLAG_ZERO_EXTEND))) {
 8003a5e:	f006 0101 	and.w	r1, r6, #1
 8003a62:	b155      	cbz	r5, 8003a7a <_write_number+0xa0>
 8003a64:	b949      	cbnz	r1, 8003a7a <_write_number+0xa0>
    buf[idx--] = sign_neg;
 8003a66:	f102 0340 	add.w	r3, r2, #64	; 0x40
 8003a6a:	eb0d 0203 	add.w	r2, sp, r3
 8003a6e:	232d      	movs	r3, #45	; 0x2d
 8003a70:	f802 3c40 	strb.w	r3, [r2, #-64]
    count++;
 8003a74:	f1c7 0b40 	rsb	fp, r7, #64	; 0x40
    buf[idx--] = sign_neg;
 8003a78:	1eba      	subs	r2, r7, #2
 8003a7a:	2900      	cmp	r1, #0
  }

  while ((count < specifier->width) && (!(specifier->flags & FLAG_NEG_PAD))) {
 8003a7c:	6823      	ldr	r3, [r4, #0]
 8003a7e:	bf14      	ite	ne
 8003a80:	2130      	movne	r1, #48	; 0x30
 8003a82:	2120      	moveq	r1, #32
 8003a84:	f006 0602 	and.w	r6, r6, #2
 8003a88:	455b      	cmp	r3, fp
 8003a8a:	dd13      	ble.n	8003ab4 <_write_number+0xda>
 8003a8c:	b166      	cbz	r6, 8003aa8 <_write_number+0xce>
    else
      buf[idx--] = ' ';
    count++;
  }

  if ((sign_neg) && (count < (specifier->width + 1))) {
 8003a8e:	b9a5      	cbnz	r5, 8003aba <_write_number+0xe0>
 8003a90:	e01c      	b.n	8003acc <_write_number+0xf2>
      t = number / 10;
 8003a92:	220a      	movs	r2, #10
 8003a94:	2300      	movs	r3, #0
 8003a96:	f7fd f8a7 	bl	8000be8 <__aeabi_uldivmod>
      chr = (number - t * 10) + '0';
 8003a9a:	f10b 0330 	add.w	r3, fp, #48	; 0x30
 8003a9e:	eb00 0280 	add.w	r2, r0, r0, lsl #2
 8003aa2:	eba3 0342 	sub.w	r3, r3, r2, lsl #1
 8003aa6:	e7ca      	b.n	8003a3e <_write_number+0x64>
    if (specifier->flags & FLAG_ZERO_EXTEND)
 8003aa8:	f80d 1002 	strb.w	r1, [sp, r2]
    count++;
 8003aac:	f10b 0b01 	add.w	fp, fp, #1
 8003ab0:	3a01      	subs	r2, #1
 8003ab2:	e7e9      	b.n	8003a88 <_write_number+0xae>
  if ((sign_neg) && (count < (specifier->width + 1))) {
 8003ab4:	b155      	cbz	r5, 8003acc <_write_number+0xf2>
 8003ab6:	455b      	cmp	r3, fp
 8003ab8:	d108      	bne.n	8003acc <_write_number+0xf2>
    buf[idx--] = sign_neg;
 8003aba:	f102 0340 	add.w	r3, r2, #64	; 0x40
 8003abe:	446b      	add	r3, sp
 8003ac0:	212d      	movs	r1, #45	; 0x2d
 8003ac2:	f803 1c40 	strb.w	r1, [r3, #-64]
    count++;
 8003ac6:	f10b 0b01 	add.w	fp, fp, #1
    buf[idx--] = sign_neg;
 8003aca:	3a01      	subs	r2, #1
  }

  idx++;


  for(int i = 0; i < count; i++) {
 8003acc:	eb0d 0602 	add.w	r6, sp, r2
 8003ad0:	2500      	movs	r5, #0
    specifier->putc_fct(specifier->user, (buf + idx)[i]);
 8003ad2:	68e3      	ldr	r3, [r4, #12]
 8003ad4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003ad8:	6920      	ldr	r0, [r4, #16]
  for(int i = 0; i < count; i++) {
 8003ada:	3501      	adds	r5, #1
    specifier->putc_fct(specifier->user, (buf + idx)[i]);
 8003adc:	4798      	blx	r3
  for(int i = 0; i < count; i++) {
 8003ade:	45ab      	cmp	fp, r5
 8003ae0:	d1f7      	bne.n	8003ad2 <_write_number+0xf8>
  }

  if (specifier->flags & FLAG_NEG_PAD) {
 8003ae2:	68a3      	ldr	r3, [r4, #8]
 8003ae4:	079b      	lsls	r3, r3, #30
 8003ae6:	d408      	bmi.n	8003afa <_write_number+0x120>
      _WRITE_C(' ');
    }
  }

  return count;
}
 8003ae8:	4628      	mov	r0, r5
 8003aea:	b011      	add	sp, #68	; 0x44
 8003aec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      _WRITE_C(' ');
 8003af0:	68e3      	ldr	r3, [r4, #12]
 8003af2:	6920      	ldr	r0, [r4, #16]
 8003af4:	2120      	movs	r1, #32
 8003af6:	4798      	blx	r3
 8003af8:	3501      	adds	r5, #1
    while (count < specifier->width) {
 8003afa:	6823      	ldr	r3, [r4, #0]
 8003afc:	42ab      	cmp	r3, r5
 8003afe:	dcf7      	bgt.n	8003af0 <_write_number+0x116>
 8003b00:	e7f2      	b.n	8003ae8 <_write_number+0x10e>
	...

08003b04 <vlc_print>:
{
  return *(*fmtP)++;
}

int vlc_print(void (*putc_fct)(void*, const char), void *user, const char* fmt, va_list vl)
{
 8003b04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b08:	4682      	mov	sl, r0
 8003b0a:	b09d      	sub	sp, #116	; 0x74
 8003b0c:	4688      	mov	r8, r1
 8003b0e:	461c      	mov	r4, r3
  char c, t;
  int count = 0;
 8003b10:	f04f 0b00 	mov.w	fp, #0
  return *(*fmtP)++;
 8003b14:	4613      	mov	r3, r2
 8003b16:	f813 1b01 	ldrb.w	r1, [r3], #1
 8003b1a:	9304      	str	r3, [sp, #16]
  bool error = false;

  while (((c = _getChar(&fmt)) != 0) && (!error))
 8003b1c:	b919      	cbnz	r1, 8003b26 <vlc_print+0x22>
      putc_fct(user, c);
      count++;
    }
  }
  return count;
}
 8003b1e:	4658      	mov	r0, fp
 8003b20:	b01d      	add	sp, #116	; 0x74
 8003b22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (c == '\n')
 8003b26:	290a      	cmp	r1, #10
 8003b28:	d104      	bne.n	8003b34 <vlc_print+0x30>
      putc_fct(user, c);
 8003b2a:	4640      	mov	r0, r8
 8003b2c:	47d0      	blx	sl
      count++;
 8003b2e:	f10b 0b01 	add.w	fp, fp, #1
 8003b32:	e0fb      	b.n	8003d2c <vlc_print+0x228>
    else if (c == '%')
 8003b34:	2925      	cmp	r1, #37	; 0x25
 8003b36:	d1f8      	bne.n	8003b2a <vlc_print+0x26>
      struct specifier specifier = { 0, 0, 0, putc_fct, user };
 8003b38:	2300      	movs	r3, #0
 8003b3a:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8003b3e:	e9cd 3a09 	strd	r3, sl, [sp, #36]	; 0x24
 8003b42:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
 8003b46:	461f      	mov	r7, r3
 8003b48:	4618      	mov	r0, r3
 8003b4a:	461a      	mov	r2, r3
 8003b4c:	9300      	str	r3, [sp, #0]
 8003b4e:	461e      	mov	r6, r3
      bool long_type = false;
 8003b50:	469c      	mov	ip, r3
      bool has_precision = false;
 8003b52:	469e      	mov	lr, r3
  return *(*fmtP)++;
 8003b54:	9904      	ldr	r1, [sp, #16]
 8003b56:	f811 5b01 	ldrb.w	r5, [r1], #1
 8003b5a:	9104      	str	r1, [sp, #16]
        if (!c)
 8003b5c:	b32d      	cbz	r5, 8003baa <vlc_print+0xa6>
        else if (c == '0')
 8003b5e:	2d39      	cmp	r5, #57	; 0x39
 8003b60:	d814      	bhi.n	8003b8c <vlc_print+0x88>
 8003b62:	2d2c      	cmp	r5, #44	; 0x2c
 8003b64:	d91e      	bls.n	8003ba4 <vlc_print+0xa0>
 8003b66:	f1a5 012d 	sub.w	r1, r5, #45	; 0x2d
 8003b6a:	290c      	cmp	r1, #12
 8003b6c:	d811      	bhi.n	8003b92 <vlc_print+0x8e>
 8003b6e:	e8df f011 	tbh	[pc, r1, lsl #1]
 8003b72:	0044      	.short	0x0044
 8003b74:	001001ff 	.word	0x001001ff
 8003b78:	00470030 	.word	0x00470030
 8003b7c:	00470047 	.word	0x00470047
 8003b80:	00470047 	.word	0x00470047
 8003b84:	00470047 	.word	0x00470047
 8003b88:	00470047 	.word	0x00470047
 8003b8c:	2d6c      	cmp	r5, #108	; 0x6c
 8003b8e:	f000 8202 	beq.w	8003f96 <vlc_print+0x492>
          switch(c)
 8003b92:	2d78      	cmp	r5, #120	; 0x78
 8003b94:	d809      	bhi.n	8003baa <vlc_print+0xa6>
 8003b96:	2d62      	cmp	r5, #98	; 0x62
 8003b98:	d83d      	bhi.n	8003c16 <vlc_print+0x112>
 8003b9a:	2d46      	cmp	r5, #70	; 0x46
 8003b9c:	f000 810c 	beq.w	8003db8 <vlc_print+0x2b4>
 8003ba0:	2d58      	cmp	r5, #88	; 0x58
 8003ba2:	d06b      	beq.n	8003c7c <vlc_print+0x178>
 8003ba4:	2d25      	cmp	r5, #37	; 0x25
 8003ba6:	f000 8088 	beq.w	8003cba <vlc_print+0x1b6>
 8003baa:	b103      	cbz	r3, 8003bae <vlc_print+0xaa>
 8003bac:	9709      	str	r7, [sp, #36]	; 0x24
 8003bae:	b100      	cbz	r0, 8003bb2 <vlc_print+0xae>
 8003bb0:	9208      	str	r2, [sp, #32]
 8003bb2:	9b00      	ldr	r3, [sp, #0]
 8003bb4:	b103      	cbz	r3, 8003bb8 <vlc_print+0xb4>
 8003bb6:	9607      	str	r6, [sp, #28]
        putc_fct(user, '<');
 8003bb8:	213c      	movs	r1, #60	; 0x3c
 8003bba:	4640      	mov	r0, r8
 8003bbc:	47d0      	blx	sl
        putc_fct(user, '!');
 8003bbe:	2121      	movs	r1, #33	; 0x21
 8003bc0:	4640      	mov	r0, r8
 8003bc2:	47d0      	blx	sl
        putc_fct(user, '>');
 8003bc4:	213e      	movs	r1, #62	; 0x3e
 8003bc6:	4640      	mov	r0, r8
 8003bc8:	47d0      	blx	sl
        va_arg(vl, signed long);
 8003bca:	3404      	adds	r4, #4
        count += 3;
 8003bcc:	f10b 0b03 	add.w	fp, fp, #3
        error = false;
 8003bd0:	e0ac      	b.n	8003d2c <vlc_print+0x228>
          if (!specifier.width && !specifier.precision) {
 8003bd2:	ea56 0502 	orrs.w	r5, r6, r2
 8003bd6:	d105      	bne.n	8003be4 <vlc_print+0xe0>
            specifier.flags |= FLAG_ZERO_EXTEND;
 8003bd8:	f047 0701 	orr.w	r7, r7, #1
 8003bdc:	462a      	mov	r2, r5
 8003bde:	462e      	mov	r6, r5
 8003be0:	2301      	movs	r3, #1
 8003be2:	e7b7      	b.n	8003b54 <vlc_print+0x50>
            specifier.precision = specifier.precision * 10 + (c - '0');
 8003be4:	210a      	movs	r1, #10
          } else if (has_precision) {
 8003be6:	f1be 0f00 	cmp.w	lr, #0
 8003bea:	d002      	beq.n	8003bf2 <vlc_print+0xee>
            specifier.precision = specifier.precision * 10 + (c - '0');
 8003bec:	434a      	muls	r2, r1
 8003bee:	4670      	mov	r0, lr
 8003bf0:	e7b0      	b.n	8003b54 <vlc_print+0x50>
            specifier.width = specifier.width * 10 + (c - '0');
 8003bf2:	434e      	muls	r6, r1
            specifier.width = specifier.width * 10 + (c - '0');
 8003bf4:	2101      	movs	r1, #1
 8003bf6:	9100      	str	r1, [sp, #0]
 8003bf8:	e7ac      	b.n	8003b54 <vlc_print+0x50>
          specifier.flags |= FLAG_NEG_PAD;
 8003bfa:	f047 0702 	orr.w	r7, r7, #2
 8003bfe:	e7ef      	b.n	8003be0 <vlc_print+0xdc>
            specifier.precision = specifier.precision * 10 + (c - '0');
 8003c00:	3d30      	subs	r5, #48	; 0x30
 8003c02:	210a      	movs	r1, #10
          if (has_precision) {
 8003c04:	f1be 0f00 	cmp.w	lr, #0
 8003c08:	d002      	beq.n	8003c10 <vlc_print+0x10c>
            specifier.precision = specifier.precision * 10 + (c - '0');
 8003c0a:	fb01 5202 	mla	r2, r1, r2, r5
 8003c0e:	e7ee      	b.n	8003bee <vlc_print+0xea>
            specifier.width = specifier.width * 10 + (c - '0');
 8003c10:	fb01 5606 	mla	r6, r1, r6, r5
 8003c14:	e7ee      	b.n	8003bf4 <vlc_print+0xf0>
          switch(c)
 8003c16:	3d63      	subs	r5, #99	; 0x63
 8003c18:	2d15      	cmp	r5, #21
 8003c1a:	d8c6      	bhi.n	8003baa <vlc_print+0xa6>
 8003c1c:	f20f 0e04 	addw	lr, pc, #4
 8003c20:	f85e f025 	ldr.w	pc, [lr, r5, lsl #2]
 8003c24:	08003ccd 	.word	0x08003ccd
 8003c28:	08003d81 	.word	0x08003d81
 8003c2c:	08003bab 	.word	0x08003bab
 8003c30:	08003db9 	.word	0x08003db9
 8003c34:	08003bab 	.word	0x08003bab
 8003c38:	08003bab 	.word	0x08003bab
 8003c3c:	08003d81 	.word	0x08003d81
 8003c40:	08003bab 	.word	0x08003bab
 8003c44:	08003bab 	.word	0x08003bab
 8003c48:	08003bab 	.word	0x08003bab
 8003c4c:	08003bab 	.word	0x08003bab
 8003c50:	08003bab 	.word	0x08003bab
 8003c54:	08003bab 	.word	0x08003bab
 8003c58:	08003d6b 	.word	0x08003d6b
 8003c5c:	08003bab 	.word	0x08003bab
 8003c60:	08003bab 	.word	0x08003bab
 8003c64:	08003ce1 	.word	0x08003ce1
 8003c68:	08003bab 	.word	0x08003bab
 8003c6c:	08003f77 	.word	0x08003f77
 8003c70:	08003bab 	.word	0x08003bab
 8003c74:	08003bab 	.word	0x08003bab
 8003c78:	08003c95 	.word	0x08003c95
 8003c7c:	b103      	cbz	r3, 8003c80 <vlc_print+0x17c>
 8003c7e:	9709      	str	r7, [sp, #36]	; 0x24
 8003c80:	b100      	cbz	r0, 8003c84 <vlc_print+0x180>
 8003c82:	9208      	str	r2, [sp, #32]
 8003c84:	9b00      	ldr	r3, [sp, #0]
 8003c86:	b103      	cbz	r3, 8003c8a <vlc_print+0x186>
 8003c88:	9607      	str	r6, [sp, #28]
            specifier.flags |= FLAG_CAPS;
 8003c8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c8c:	f043 0308 	orr.w	r3, r3, #8
 8003c90:	9309      	str	r3, [sp, #36]	; 0x24
 8003c92:	e006      	b.n	8003ca2 <vlc_print+0x19e>
 8003c94:	b103      	cbz	r3, 8003c98 <vlc_print+0x194>
 8003c96:	9709      	str	r7, [sp, #36]	; 0x24
 8003c98:	b100      	cbz	r0, 8003c9c <vlc_print+0x198>
 8003c9a:	9208      	str	r2, [sp, #32]
 8003c9c:	9b00      	ldr	r3, [sp, #0]
 8003c9e:	b103      	cbz	r3, 8003ca2 <vlc_print+0x19e>
 8003ca0:	9607      	str	r6, [sp, #28]
            specifier.flags |= FLAG_HEX;
 8003ca2:	9b09      	ldr	r3, [sp, #36]	; 0x24
            count += _write_number(val, &specifier);
 8003ca4:	f854 0b04 	ldr.w	r0, [r4], #4
            specifier.flags |= FLAG_HEX;
 8003ca8:	f043 0310 	orr.w	r3, r3, #16
            count += _write_number(val, &specifier);
 8003cac:	aa07      	add	r2, sp, #28
 8003cae:	2100      	movs	r1, #0
            specifier.flags |= FLAG_HEX;
 8003cb0:	9309      	str	r3, [sp, #36]	; 0x24
            count += _write_number(val, &specifier);
 8003cb2:	f7ff fe92 	bl	80039da <_write_number>
 8003cb6:	4483      	add	fp, r0
            break;
 8003cb8:	e038      	b.n	8003d2c <vlc_print+0x228>
 8003cba:	b103      	cbz	r3, 8003cbe <vlc_print+0x1ba>
 8003cbc:	9709      	str	r7, [sp, #36]	; 0x24
 8003cbe:	b100      	cbz	r0, 8003cc2 <vlc_print+0x1be>
 8003cc0:	9208      	str	r2, [sp, #32]
 8003cc2:	9b00      	ldr	r3, [sp, #0]
 8003cc4:	b103      	cbz	r3, 8003cc8 <vlc_print+0x1c4>
 8003cc6:	9607      	str	r6, [sp, #28]
            putc_fct(user, c);
 8003cc8:	2125      	movs	r1, #37	; 0x25
 8003cca:	e72e      	b.n	8003b2a <vlc_print+0x26>
 8003ccc:	b103      	cbz	r3, 8003cd0 <vlc_print+0x1cc>
 8003cce:	9709      	str	r7, [sp, #36]	; 0x24
 8003cd0:	b100      	cbz	r0, 8003cd4 <vlc_print+0x1d0>
 8003cd2:	9208      	str	r2, [sp, #32]
 8003cd4:	9b00      	ldr	r3, [sp, #0]
 8003cd6:	b103      	cbz	r3, 8003cda <vlc_print+0x1d6>
 8003cd8:	9607      	str	r6, [sp, #28]
            putc_fct(user, t);
 8003cda:	f814 1b04 	ldrb.w	r1, [r4], #4
 8003cde:	e724      	b.n	8003b2a <vlc_print+0x26>
 8003ce0:	b103      	cbz	r3, 8003ce4 <vlc_print+0x1e0>
 8003ce2:	9709      	str	r7, [sp, #36]	; 0x24
 8003ce4:	b100      	cbz	r0, 8003ce8 <vlc_print+0x1e4>
 8003ce6:	9208      	str	r2, [sp, #32]
 8003ce8:	9b00      	ldr	r3, [sp, #0]
 8003cea:	b103      	cbz	r3, 8003cee <vlc_print+0x1ea>
 8003cec:	9607      	str	r6, [sp, #28]
            if (!str) str = "(null)";
 8003cee:	4bab      	ldr	r3, [pc, #684]	; (8003f9c <vlc_print+0x498>)
            str = va_arg(vl, char*);
 8003cf0:	f854 9b04 	ldr.w	r9, [r4], #4
            if (!str) str = "(null)";
 8003cf4:	f1b9 0f00 	cmp.w	r9, #0
 8003cf8:	bf08      	it	eq
 8003cfa:	4699      	moveq	r9, r3
  int len = strlen(str);
 8003cfc:	4648      	mov	r0, r9
 8003cfe:	f7fc fad7 	bl	80002b0 <strlen>
  if (specifier->precision) {
 8003d02:	9b08      	ldr	r3, [sp, #32]
  int len = strlen(str);
 8003d04:	4606      	mov	r6, r0
  if (specifier->precision) {
 8003d06:	b113      	cbz	r3, 8003d0e <vlc_print+0x20a>
    len = (len > specifier->precision)?specifier->precision:len;
 8003d08:	4298      	cmp	r0, r3
 8003d0a:	bfa8      	it	ge
 8003d0c:	461e      	movge	r6, r3
  if (!(specifier->flags & FLAG_NEG_PAD)) {
 8003d0e:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8003d10:	f017 0702 	ands.w	r7, r7, #2
 8003d14:	d015      	beq.n	8003d42 <vlc_print+0x23e>
  int count = 0;
 8003d16:	2500      	movs	r5, #0
 8003d18:	464a      	mov	r2, r9
  for (int i = 0; i < len; i++) {
 8003d1a:	eba2 0309 	sub.w	r3, r2, r9
 8003d1e:	429e      	cmp	r6, r3
 8003d20:	dc11      	bgt.n	8003d46 <vlc_print+0x242>
 8003d22:	2e00      	cmp	r6, #0
 8003d24:	bfa8      	it	ge
 8003d26:	19ad      	addge	r5, r5, r6
  if (specifier->flags & FLAG_NEG_PAD) {
 8003d28:	b9ef      	cbnz	r7, 8003d66 <vlc_print+0x262>
            count += _write_string(str, &specifier);
 8003d2a:	44ab      	add	fp, r5
            break;
 8003d2c:	9a04      	ldr	r2, [sp, #16]
 8003d2e:	e6f1      	b.n	8003b14 <vlc_print+0x10>
      _WRITE_C(' ');
 8003d30:	2120      	movs	r1, #32
 8003d32:	4640      	mov	r0, r8
 8003d34:	47d0      	blx	sl
 8003d36:	3501      	adds	r5, #1
    for(int i = len; i < specifier->width; i++) {
 8003d38:	9a07      	ldr	r2, [sp, #28]
 8003d3a:	19ab      	adds	r3, r5, r6
 8003d3c:	429a      	cmp	r2, r3
 8003d3e:	dcf7      	bgt.n	8003d30 <vlc_print+0x22c>
 8003d40:	e7ea      	b.n	8003d18 <vlc_print+0x214>
  int count = 0;
 8003d42:	463d      	mov	r5, r7
 8003d44:	e7f8      	b.n	8003d38 <vlc_print+0x234>
    _WRITE_C(*str++);
 8003d46:	f812 1b01 	ldrb.w	r1, [r2], #1
 8003d4a:	9200      	str	r2, [sp, #0]
 8003d4c:	4640      	mov	r0, r8
 8003d4e:	47d0      	blx	sl
 8003d50:	9a00      	ldr	r2, [sp, #0]
  for (int i = 0; i < len; i++) {
 8003d52:	e7e2      	b.n	8003d1a <vlc_print+0x216>
      _WRITE_C(' ');
 8003d54:	2120      	movs	r1, #32
 8003d56:	4640      	mov	r0, r8
 8003d58:	47d0      	blx	sl
 8003d5a:	3501      	adds	r5, #1
    for(int i = len; i < specifier->width; i++) {
 8003d5c:	9a07      	ldr	r2, [sp, #28]
 8003d5e:	1973      	adds	r3, r6, r5
 8003d60:	429a      	cmp	r2, r3
 8003d62:	dcf7      	bgt.n	8003d54 <vlc_print+0x250>
 8003d64:	e7e1      	b.n	8003d2a <vlc_print+0x226>
 8003d66:	1b76      	subs	r6, r6, r5
 8003d68:	e7f8      	b.n	8003d5c <vlc_print+0x258>
 8003d6a:	b103      	cbz	r3, 8003d6e <vlc_print+0x26a>
 8003d6c:	9709      	str	r7, [sp, #36]	; 0x24
 8003d6e:	b100      	cbz	r0, 8003d72 <vlc_print+0x26e>
 8003d70:	9208      	str	r2, [sp, #32]
            specifier.flags |= FLAG_ZERO_EXTEND;
 8003d72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003d74:	f043 0301 	orr.w	r3, r3, #1
 8003d78:	9309      	str	r3, [sp, #36]	; 0x24
            specifier.width = 8;
 8003d7a:	2308      	movs	r3, #8
 8003d7c:	9307      	str	r3, [sp, #28]
 8003d7e:	e784      	b.n	8003c8a <vlc_print+0x186>
 8003d80:	b103      	cbz	r3, 8003d84 <vlc_print+0x280>
 8003d82:	9709      	str	r7, [sp, #36]	; 0x24
 8003d84:	b100      	cbz	r0, 8003d88 <vlc_print+0x284>
 8003d86:	9208      	str	r2, [sp, #32]
 8003d88:	9b00      	ldr	r3, [sp, #0]
 8003d8a:	b103      	cbz	r3, 8003d8e <vlc_print+0x28a>
 8003d8c:	9607      	str	r6, [sp, #28]
            specifier.flags |= FLAG_IS_SIGNED;
 8003d8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003d90:	f043 0304 	orr.w	r3, r3, #4
 8003d94:	9309      	str	r3, [sp, #36]	; 0x24
                val = va_arg(vl, signed int);
 8003d96:	6820      	ldr	r0, [r4, #0]
            val = va_arg(vl, unsigned int);
 8003d98:	1d25      	adds	r5, r4, #4
                val = va_arg(vl, signed int);
 8003d9a:	17c1      	asrs	r1, r0, #31
            count += _write_number(val, &specifier);
 8003d9c:	aa07      	add	r2, sp, #28
 8003d9e:	f7ff fe1c 	bl	80039da <_write_number>
            break;
 8003da2:	462c      	mov	r4, r5
            count += _write_number(val, &specifier);
 8003da4:	4483      	add	fp, r0
            break;
 8003da6:	e7c1      	b.n	8003d2c <vlc_print+0x228>
                val = va_arg(vl, uint64_t);
 8003da8:	3407      	adds	r4, #7
 8003daa:	f024 0407 	bic.w	r4, r4, #7
 8003dae:	4625      	mov	r5, r4
 8003db0:	6861      	ldr	r1, [r4, #4]
 8003db2:	f855 0b08 	ldr.w	r0, [r5], #8
 8003db6:	e7f1      	b.n	8003d9c <vlc_print+0x298>
 8003db8:	b103      	cbz	r3, 8003dbc <vlc_print+0x2b8>
 8003dba:	9709      	str	r7, [sp, #36]	; 0x24
 8003dbc:	b100      	cbz	r0, 8003dc0 <vlc_print+0x2bc>
 8003dbe:	9208      	str	r2, [sp, #32]
 8003dc0:	9b00      	ldr	r3, [sp, #0]
 8003dc2:	b103      	cbz	r3, 8003dc6 <vlc_print+0x2c2>
 8003dc4:	9607      	str	r6, [sp, #28]
            dbl = va_arg(vl, double);
 8003dc6:	3407      	adds	r4, #7
 8003dc8:	f024 0407 	bic.w	r4, r4, #7
 8003dcc:	ecb4 7b02 	vldmia	r4!, {d7}
            if (specifier.precision == 0)
 8003dd0:	9b08      	ldr	r3, [sp, #32]
            dbl = va_arg(vl, double);
 8003dd2:	ed8d 7b00 	vstr	d7, [sp]
            if (specifier.precision == 0)
 8003dd6:	b90b      	cbnz	r3, 8003ddc <vlc_print+0x2d8>
              specifier.precision = 6;
 8003dd8:	2306      	movs	r3, #6
 8003dda:	9308      	str	r3, [sp, #32]
  for (int i=0;i <specifier->precision; i++)
 8003ddc:	9d08      	ldr	r5, [sp, #32]
  double mul = 1.0;
 8003dde:	4f70      	ldr	r7, [pc, #448]	; (8003fa0 <vlc_print+0x49c>)
  for (int i=0;i <specifier->precision; i++)
 8003de0:	f04f 0900 	mov.w	r9, #0
  double mul = 1.0;
 8003de4:	2600      	movs	r6, #0
  for (int i=0;i <specifier->precision; i++)
 8003de6:	45a9      	cmp	r9, r5
    mul *= 10;
 8003de8:	f04f 0200 	mov.w	r2, #0
  for (int i=0;i <specifier->precision; i++)
 8003dec:	f2c0 80ac 	blt.w	8003f48 <vlc_print+0x444>
  if (is_signed)
 8003df0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003df4:	2300      	movs	r3, #0
 8003df6:	f7fc fe91 	bl	8000b1c <__aeabi_dcmplt>
 8003dfa:	2800      	cmp	r0, #0
 8003dfc:	f000 80ae 	beq.w	8003f5c <vlc_print+0x458>
    number = -number;
 8003e00:	9b00      	ldr	r3, [sp, #0]
 8003e02:	9302      	str	r3, [sp, #8]
 8003e04:	9b01      	ldr	r3, [sp, #4]
 8003e06:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8003e0a:	9303      	str	r3, [sp, #12]
  number += (half_ / mul);
 8003e0c:	4632      	mov	r2, r6
 8003e0e:	463b      	mov	r3, r7
 8003e10:	4964      	ldr	r1, [pc, #400]	; (8003fa4 <vlc_print+0x4a0>)
 8003e12:	2000      	movs	r0, #0
 8003e14:	f7fc fd3a 	bl	800088c <__aeabi_ddiv>
 8003e18:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003e1c:	f7fc fa56 	bl	80002cc <__adddf3>
  val = (uint64_t)(number * mul);
 8003e20:	4632      	mov	r2, r6
 8003e22:	463b      	mov	r3, r7
 8003e24:	f7fc fc08 	bl	8000638 <__aeabi_dmul>
 8003e28:	f7fc fef6 	bl	8000c18 <__aeabi_d2ulz>
  uint32_t count = 0;
 8003e2c:	2600      	movs	r6, #0
  val = (uint64_t)(number * mul);
 8003e2e:	4602      	mov	r2, r0
  uint32_t idx = sizeof(buf) - 1;
 8003e30:	273f      	movs	r7, #63	; 0x3f
    uint64_t t = val / 10;
 8003e32:	4691      	mov	r9, r2
 8003e34:	2300      	movs	r3, #0
 8003e36:	220a      	movs	r2, #10
 8003e38:	4648      	mov	r0, r9
 8003e3a:	9105      	str	r1, [sp, #20]
 8003e3c:	f7fc fed4 	bl	8000be8 <__aeabi_uldivmod>
    chr = (val - t * 10) + '0';
 8003e40:	f109 0e30 	add.w	lr, r9, #48	; 0x30
 8003e44:	eb00 0380 	add.w	r3, r0, r0, lsl #2
    uint64_t t = val / 10;
 8003e48:	4602      	mov	r2, r0
    chr = (val - t * 10) + '0';
 8003e4a:	ebae 0043 	sub.w	r0, lr, r3, lsl #1
    buf[idx--] = chr;
 8003e4e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8003e52:	446b      	add	r3, sp
 8003e54:	f107 3cff 	add.w	ip, r7, #4294967295
 8003e58:	f803 0c40 	strb.w	r0, [r3, #-64]
    count++;
 8003e5c:	1c73      	adds	r3, r6, #1
    if (count == specifier->precision) {
 8003e5e:	429d      	cmp	r5, r3
      buf[idx--] = '.';
 8003e60:	bf01      	itttt	eq
 8003e62:	f10c 0370 	addeq.w	r3, ip, #112	; 0x70
 8003e66:	eb0d 0c03 	addeq.w	ip, sp, r3
 8003e6a:	232e      	moveq	r3, #46	; 0x2e
 8003e6c:	f80c 3c40 	strbeq.w	r3, [ip, #-64]
    count++;
 8003e70:	bf18      	it	ne
 8003e72:	461e      	movne	r6, r3
  } while (val);
 8003e74:	9b05      	ldr	r3, [sp, #20]
      buf[idx--] = '.';
 8003e76:	bf06      	itte	eq
 8003e78:	3f02      	subeq	r7, #2
      count++;
 8003e7a:	3602      	addeq	r6, #2
    buf[idx--] = chr;
 8003e7c:	4667      	movne	r7, ip
  } while (val);
 8003e7e:	f1b9 0f0a 	cmp.w	r9, #10
 8003e82:	f173 0900 	sbcs.w	r9, r3, #0
 8003e86:	d2d4      	bcs.n	8003e32 <vlc_print+0x32e>
    buf[idx--] = '0';
 8003e88:	42ae      	cmp	r6, r5
 8003e8a:	f1c5 0001 	rsb	r0, r5, #1
 8003e8e:	4430      	add	r0, r6
 8003e90:	f04f 0130 	mov.w	r1, #48	; 0x30
 8003e94:	bf88      	it	hi
 8003e96:	2001      	movhi	r0, #1
 8003e98:	eba5 0906 	sub.w	r9, r5, r6
 8003e9c:	eb0d 0301 	add.w	r3, sp, r1
 8003ea0:	bf88      	it	hi
 8003ea2:	f04f 0900 	movhi.w	r9, #0
 8003ea6:	4438      	add	r0, r7
 8003ea8:	4418      	add	r0, r3
 8003eaa:	464a      	mov	r2, r9
 8003eac:	f004 fc6d 	bl	800878a <memset>
 8003eb0:	1b73      	subs	r3, r6, r5
 8003eb2:	42ae      	cmp	r6, r5
 8003eb4:	bf88      	it	hi
 8003eb6:	2300      	movhi	r3, #0
 8003eb8:	444e      	add	r6, r9
  if (count == specifier->precision) {
 8003eba:	42b5      	cmp	r5, r6
 8003ebc:	441f      	add	r7, r3
 8003ebe:	f105 0501 	add.w	r5, r5, #1
 8003ec2:	d107      	bne.n	8003ed4 <vlc_print+0x3d0>
    buf[idx--] = '.';
 8003ec4:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8003ec8:	446b      	add	r3, sp
 8003eca:	222e      	movs	r2, #46	; 0x2e
 8003ecc:	f803 2c40 	strb.w	r2, [r3, #-64]
    count++;
 8003ed0:	462e      	mov	r6, r5
    buf[idx--] = '.';
 8003ed2:	3f01      	subs	r7, #1
  if (count == specifier->precision + 1)
 8003ed4:	42b5      	cmp	r5, r6
 8003ed6:	d107      	bne.n	8003ee8 <vlc_print+0x3e4>
    buf[idx--] = '0';
 8003ed8:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8003edc:	446b      	add	r3, sp
 8003ede:	2230      	movs	r2, #48	; 0x30
 8003ee0:	f803 2c40 	strb.w	r2, [r3, #-64]
    count++;
 8003ee4:	3601      	adds	r6, #1
    buf[idx--] = '0';
 8003ee6:	3f01      	subs	r7, #1
  if (is_signed) {
 8003ee8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003eec:	2200      	movs	r2, #0
 8003eee:	2300      	movs	r3, #0
 8003ef0:	f7fc fe14 	bl	8000b1c <__aeabi_dcmplt>
 8003ef4:	b138      	cbz	r0, 8003f06 <vlc_print+0x402>
    buf[idx--] = '-';
 8003ef6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8003efa:	446b      	add	r3, sp
 8003efc:	222d      	movs	r2, #45	; 0x2d
 8003efe:	f803 2c40 	strb.w	r2, [r3, #-64]
    count++;
 8003f02:	3601      	adds	r6, #1
    buf[idx--] = '-';
 8003f04:	3f01      	subs	r7, #1
  while (count < specifier->width) {
 8003f06:	9d07      	ldr	r5, [sp, #28]
    buf[idx--] = ' ';
 8003f08:	42ae      	cmp	r6, r5
 8003f0a:	f1c5 0001 	rsb	r0, r5, #1
 8003f0e:	4430      	add	r0, r6
 8003f10:	bf88      	it	hi
 8003f12:	2001      	movhi	r0, #1
 8003f14:	eba5 0906 	sub.w	r9, r5, r6
 8003f18:	ab0c      	add	r3, sp, #48	; 0x30
 8003f1a:	bf88      	it	hi
 8003f1c:	f04f 0900 	movhi.w	r9, #0
 8003f20:	4438      	add	r0, r7
 8003f22:	464a      	mov	r2, r9
 8003f24:	4418      	add	r0, r3
 8003f26:	2120      	movs	r1, #32
 8003f28:	f004 fc2f 	bl	800878a <memset>
 8003f2c:	1b73      	subs	r3, r6, r5
 8003f2e:	42ae      	cmp	r6, r5
 8003f30:	bf88      	it	hi
 8003f32:	2300      	movhi	r3, #0
 8003f34:	443b      	add	r3, r7
 8003f36:	aa0c      	add	r2, sp, #48	; 0x30
 8003f38:	444e      	add	r6, r9
  for(int i = 0; i < count; i++) {
 8003f3a:	18d7      	adds	r7, r2, r3
 8003f3c:	4433      	add	r3, r6
 8003f3e:	189d      	adds	r5, r3, r2
 8003f40:	42bd      	cmp	r5, r7
 8003f42:	d110      	bne.n	8003f66 <vlc_print+0x462>
            count += _write_double(dbl, &specifier);
 8003f44:	44b3      	add	fp, r6
            break;
 8003f46:	e6f1      	b.n	8003d2c <vlc_print+0x228>
    mul *= 10;
 8003f48:	4630      	mov	r0, r6
 8003f4a:	4639      	mov	r1, r7
 8003f4c:	4b16      	ldr	r3, [pc, #88]	; (8003fa8 <vlc_print+0x4a4>)
 8003f4e:	f7fc fb73 	bl	8000638 <__aeabi_dmul>
  for (int i=0;i <specifier->precision; i++)
 8003f52:	f109 0901 	add.w	r9, r9, #1
    mul *= 10;
 8003f56:	4606      	mov	r6, r0
 8003f58:	460f      	mov	r7, r1
  for (int i=0;i <specifier->precision; i++)
 8003f5a:	e744      	b.n	8003de6 <vlc_print+0x2e2>
 8003f5c:	ed9d 7b00 	vldr	d7, [sp]
 8003f60:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003f64:	e752      	b.n	8003e0c <vlc_print+0x308>
    specifier->putc_fct(specifier->user, (buf + idx)[i]);
 8003f66:	f817 1f01 	ldrb.w	r1, [r7, #1]!
 8003f6a:	4640      	mov	r0, r8
 8003f6c:	47d0      	blx	sl
  for(int i = 0; i < count; i++) {
 8003f6e:	e7e7      	b.n	8003f40 <vlc_print+0x43c>
        if (!c)
 8003f70:	f04f 0e01 	mov.w	lr, #1
 8003f74:	e5ee      	b.n	8003b54 <vlc_print+0x50>
 8003f76:	b103      	cbz	r3, 8003f7a <vlc_print+0x476>
 8003f78:	9709      	str	r7, [sp, #36]	; 0x24
 8003f7a:	b100      	cbz	r0, 8003f7e <vlc_print+0x47a>
 8003f7c:	9208      	str	r2, [sp, #32]
 8003f7e:	9b00      	ldr	r3, [sp, #0]
 8003f80:	b103      	cbz	r3, 8003f84 <vlc_print+0x480>
 8003f82:	9607      	str	r6, [sp, #28]
              if (long_type)
 8003f84:	f1bc 0f00 	cmp.w	ip, #0
 8003f88:	f47f af0e 	bne.w	8003da8 <vlc_print+0x2a4>
                val = va_arg(vl, unsigned int);
 8003f8c:	4625      	mov	r5, r4
 8003f8e:	4661      	mov	r1, ip
 8003f90:	f855 0b04 	ldr.w	r0, [r5], #4
 8003f94:	e702      	b.n	8003d9c <vlc_print+0x298>
        if (!c)
 8003f96:	f04f 0c01 	mov.w	ip, #1
      while (done == false) {
 8003f9a:	e5db      	b.n	8003b54 <vlc_print+0x50>
 8003f9c:	0800b434 	.word	0x0800b434
 8003fa0:	3ff00000 	.word	0x3ff00000
 8003fa4:	3fe00000 	.word	0x3fe00000
 8003fa8:	40240000 	.word	0x40240000

08003fac <ai_network_get_error>:
}

AI_API_ENTRY
ai_error ai_network_get_error(ai_handle network)
{
  return ai_platform_network_get_error(network);
 8003fac:	f000 badc 	b.w	8004568 <ai_platform_network_get_error>

08003fb0 <ai_network_create>:
}

AI_API_ENTRY
ai_error ai_network_create(
  ai_handle* network, const ai_buffer* network_config)
{
 8003fb0:	b507      	push	{r0, r1, r2, lr}
  return ai_platform_network_create(
 8003fb2:	2305      	movs	r3, #5
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	e9cd 3200 	strd	r3, r2, [sp]
 8003fba:	4a03      	ldr	r2, [pc, #12]	; (8003fc8 <ai_network_create+0x18>)
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	f000 fced 	bl	800499c <ai_platform_network_create>
    network, network_config, 
    &AI_NET_OBJ_INSTANCE,
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 8003fc2:	b003      	add	sp, #12
 8003fc4:	f85d fb04 	ldr.w	pc, [sp], #4
 8003fc8:	200007a8 	.word	0x200007a8

08003fcc <ai_network_inputs_get>:
}

AI_API_ENTRY
ai_buffer* ai_network_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
  if (network == AI_HANDLE_NULL) {
 8003fcc:	b910      	cbnz	r0, 8003fd4 <ai_network_inputs_get+0x8>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
    ((ai_network *)network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8003fce:	4802      	ldr	r0, [pc, #8]	; (8003fd8 <ai_network_inputs_get+0xc>)
 8003fd0:	4b02      	ldr	r3, [pc, #8]	; (8003fdc <ai_network_inputs_get+0x10>)
 8003fd2:	6003      	str	r3, [r0, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 8003fd4:	f000 bb3c 	b.w	8004650 <ai_platform_inputs_get>
 8003fd8:	200007a8 	.word	0x200007a8
 8003fdc:	a1c00100 	.word	0xa1c00100

08003fe0 <ai_network_outputs_get>:
}

AI_API_ENTRY
ai_buffer* ai_network_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
  if (network == AI_HANDLE_NULL) {
 8003fe0:	b910      	cbnz	r0, 8003fe8 <ai_network_outputs_get+0x8>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
    ((ai_network *)network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8003fe2:	4802      	ldr	r0, [pc, #8]	; (8003fec <ai_network_outputs_get+0xc>)
 8003fe4:	4b02      	ldr	r3, [pc, #8]	; (8003ff0 <ai_network_outputs_get+0x10>)
 8003fe6:	6003      	str	r3, [r0, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 8003fe8:	f000 bc08 	b.w	80047fc <ai_platform_outputs_get>
 8003fec:	200007a8 	.word	0x200007a8
 8003ff0:	a1c00100 	.word	0xa1c00100

08003ff4 <ai_network_init>:
}

AI_API_ENTRY
ai_bool ai_network_init(
  ai_handle network, const ai_network_params* params)
{
 8003ff4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ff8:	4606      	mov	r6, r0
 8003ffa:	460f      	mov	r7, r1
  ai_network* net_ctx = ai_platform_network_init(network, params);
 8003ffc:	f000 fda4 	bl	8004b48 <ai_platform_network_init>
  if (!net_ctx) return false;
 8004000:	4604      	mov	r4, r0
 8004002:	2800      	cmp	r0, #0
 8004004:	f000 80cf 	beq.w	80041a6 <ai_network_init+0x1b2>
  if (ai_platform_get_weights_map(g_network_weights_map, 1, params)) {
 8004008:	f8df 821c 	ldr.w	r8, [pc, #540]	; 8004228 <ai_network_init+0x234>
 800400c:	463a      	mov	r2, r7
 800400e:	2101      	movs	r1, #1
 8004010:	4640      	mov	r0, r8
 8004012:	f000 f9df 	bl	80043d4 <ai_platform_get_weights_map>
 8004016:	4605      	mov	r5, r0
 8004018:	2800      	cmp	r0, #0
 800401a:	f000 80c6 	beq.w	80041aa <ai_network_init+0x1b6>
    dense_20_dense_bias_array.format |= AI_FMT_FLAG_CONST;
 800401e:	4a69      	ldr	r2, [pc, #420]	; (80041c4 <ai_network_init+0x1d0>)
 8004020:	6813      	ldr	r3, [r2, #0]
 8004022:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004026:	6013      	str	r3, [r2, #0]
    dense_20_dense_bias_array.data = AI_PTR(g_network_weights_map[0] + 0);
 8004028:	f8d8 3000 	ldr.w	r3, [r8]
    dense_20_dense_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 0);
 800402c:	e9c2 3302 	strd	r3, r3, [r2, #8]
    dense_21_dense_weights_array.format |= AI_FMT_FLAG_CONST;
 8004030:	4a65      	ldr	r2, [pc, #404]	; (80041c8 <ai_network_init+0x1d4>)
 8004032:	6811      	ldr	r1, [r2, #0]
 8004034:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 8004038:	6011      	str	r1, [r2, #0]
    dense_21_dense_weights_array.data = AI_PTR(g_network_weights_map[0] + 32);
 800403a:	f103 0120 	add.w	r1, r3, #32
    dense_21_dense_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 32);
 800403e:	e9c2 1102 	strd	r1, r1, [r2, #8]
    dense_21_dense_bias_array.format |= AI_FMT_FLAG_CONST;
 8004042:	4a62      	ldr	r2, [pc, #392]	; (80041cc <ai_network_init+0x1d8>)
 8004044:	6811      	ldr	r1, [r2, #0]
 8004046:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 800404a:	6011      	str	r1, [r2, #0]
    dense_21_dense_bias_array.data = AI_PTR(g_network_weights_map[0] + 64);
 800404c:	f103 0140 	add.w	r1, r3, #64	; 0x40
    dense_21_dense_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 64);
 8004050:	e9c2 1102 	strd	r1, r1, [r2, #8]
    lstm_20_kernel_array.format |= AI_FMT_FLAG_CONST;
 8004054:	4a5e      	ldr	r2, [pc, #376]	; (80041d0 <ai_network_init+0x1dc>)
 8004056:	6811      	ldr	r1, [r2, #0]
 8004058:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 800405c:	6011      	str	r1, [r2, #0]
    lstm_20_kernel_array.data = AI_PTR(g_network_weights_map[0] + 68);
 800405e:	f103 0144 	add.w	r1, r3, #68	; 0x44
    lstm_20_kernel_array.data_start = AI_PTR(g_network_weights_map[0] + 68);
 8004062:	e9c2 1102 	strd	r1, r1, [r2, #8]
    lstm_20_recurrent_array.format |= AI_FMT_FLAG_CONST;
 8004066:	4a5b      	ldr	r2, [pc, #364]	; (80041d4 <ai_network_init+0x1e0>)
 8004068:	6811      	ldr	r1, [r2, #0]
 800406a:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 800406e:	6011      	str	r1, [r2, #0]
    lstm_20_recurrent_array.data = AI_PTR(g_network_weights_map[0] + 1668);
 8004070:	f203 6184 	addw	r1, r3, #1668	; 0x684
    lstm_20_recurrent_array.data_start = AI_PTR(g_network_weights_map[0] + 1668);
 8004074:	e9c2 1102 	strd	r1, r1, [r2, #8]
    lstm_20_peephole_array.format |= AI_FMT_FLAG_CONST;
 8004078:	4a57      	ldr	r2, [pc, #348]	; (80041d8 <ai_network_init+0x1e4>)
 800407a:	6811      	ldr	r1, [r2, #0]
 800407c:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 8004080:	6011      	str	r1, [r2, #0]
    lstm_20_peephole_array.data = AI_PTR(g_network_weights_map[0] + 41668);
 8004082:	f503 4122 	add.w	r1, r3, #41472	; 0xa200
 8004086:	31c4      	adds	r1, #196	; 0xc4
    lstm_20_peephole_array.data_start = AI_PTR(g_network_weights_map[0] + 41668);
 8004088:	e9c2 1102 	strd	r1, r1, [r2, #8]
    lstm_20_bias_array.format |= AI_FMT_FLAG_CONST;
 800408c:	4a53      	ldr	r2, [pc, #332]	; (80041dc <ai_network_init+0x1e8>)
 800408e:	6811      	ldr	r1, [r2, #0]
 8004090:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 8004094:	6011      	str	r1, [r2, #0]
    lstm_20_bias_array.data = AI_PTR(g_network_weights_map[0] + 42268);
 8004096:	f503 4125 	add.w	r1, r3, #42240	; 0xa500
 800409a:	311c      	adds	r1, #28
    lstm_20_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 42268);
 800409c:	e9c2 1102 	strd	r1, r1, [r2, #8]
    lstm_21_kernel_array.format |= AI_FMT_FLAG_CONST;
 80040a0:	4a4f      	ldr	r2, [pc, #316]	; (80041e0 <ai_network_init+0x1ec>)
 80040a2:	6811      	ldr	r1, [r2, #0]
 80040a4:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 80040a8:	6011      	str	r1, [r2, #0]
    lstm_21_kernel_array.data = AI_PTR(g_network_weights_map[0] + 43068);
 80040aa:	f503 4128 	add.w	r1, r3, #43008	; 0xa800
 80040ae:	313c      	adds	r1, #60	; 0x3c
    lstm_21_kernel_array.data_start = AI_PTR(g_network_weights_map[0] + 43068);
 80040b0:	e9c2 1102 	strd	r1, r1, [r2, #8]
    lstm_21_recurrent_array.format |= AI_FMT_FLAG_CONST;
 80040b4:	4a4b      	ldr	r2, [pc, #300]	; (80041e4 <ai_network_init+0x1f0>)
 80040b6:	6811      	ldr	r1, [r2, #0]
 80040b8:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 80040bc:	6011      	str	r1, [r2, #0]
    lstm_21_recurrent_array.data = AI_PTR(g_network_weights_map[0] + 83068);
 80040be:	f503 31a2 	add.w	r1, r3, #82944	; 0x14400
 80040c2:	317c      	adds	r1, #124	; 0x7c
    lstm_21_recurrent_array.data_start = AI_PTR(g_network_weights_map[0] + 83068);
 80040c4:	e9c2 1102 	strd	r1, r1, [r2, #8]
    lstm_21_bias_array.format |= AI_FMT_FLAG_CONST;
 80040c8:	4a47      	ldr	r2, [pc, #284]	; (80041e8 <ai_network_init+0x1f4>)
 80040ca:	6811      	ldr	r1, [r2, #0]
 80040cc:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 80040d0:	6011      	str	r1, [r2, #0]
    lstm_21_bias_array.data = AI_PTR(g_network_weights_map[0] + 123068);
 80040d2:	f503 31f0 	add.w	r1, r3, #122880	; 0x1e000
 80040d6:	31bc      	adds	r1, #188	; 0xbc
    lstm_21_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 123068);
 80040d8:	e9c2 1102 	strd	r1, r1, [r2, #8]
    lstm_22_kernel_array.format |= AI_FMT_FLAG_CONST;
 80040dc:	4a43      	ldr	r2, [pc, #268]	; (80041ec <ai_network_init+0x1f8>)
 80040de:	6811      	ldr	r1, [r2, #0]
 80040e0:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 80040e4:	6011      	str	r1, [r2, #0]
    lstm_22_kernel_array.data = AI_PTR(g_network_weights_map[0] + 123868);
 80040e6:	f503 31f1 	add.w	r1, r3, #123392	; 0x1e200
 80040ea:	f501 71ee 	add.w	r1, r1, #476	; 0x1dc
    lstm_22_kernel_array.data_start = AI_PTR(g_network_weights_map[0] + 123868);
 80040ee:	e9c2 1102 	strd	r1, r1, [r2, #8]
    lstm_22_recurrent_array.format |= AI_FMT_FLAG_CONST;
 80040f2:	4a3f      	ldr	r2, [pc, #252]	; (80041f0 <ai_network_init+0x1fc>)
 80040f4:	6811      	ldr	r1, [r2, #0]
 80040f6:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 80040fa:	6011      	str	r1, [r2, #0]
    lstm_22_recurrent_array.data = AI_PTR(g_network_weights_map[0] + 163868);
 80040fc:	f503 3120 	add.w	r1, r3, #163840	; 0x28000
 8004100:	311c      	adds	r1, #28
    lstm_22_recurrent_array.data_start = AI_PTR(g_network_weights_map[0] + 163868);
 8004102:	e9c2 1102 	strd	r1, r1, [r2, #8]
    lstm_22_bias_array.format |= AI_FMT_FLAG_CONST;
 8004106:	4a3b      	ldr	r2, [pc, #236]	; (80041f4 <ai_network_init+0x200>)
 8004108:	6811      	ldr	r1, [r2, #0]
    lstm_22_bias_array.data = AI_PTR(g_network_weights_map[0] + 203868);
 800410a:	f503 3347 	add.w	r3, r3, #203776	; 0x31c00
    lstm_22_bias_array.format |= AI_FMT_FLAG_CONST;
 800410e:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 8004112:	6011      	str	r1, [r2, #0]
    lstm_22_bias_array.data = AI_PTR(g_network_weights_map[0] + 203868);
 8004114:	f103 015c 	add.w	r1, r3, #92	; 0x5c
    lstm_22_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 203868);
 8004118:	e9c2 1102 	strd	r1, r1, [r2, #8]
    dense_20_dense_weights_array.format |= AI_FMT_FLAG_CONST;
 800411c:	4a36      	ldr	r2, [pc, #216]	; (80041f8 <ai_network_init+0x204>)
    dense_20_dense_weights_array.data = AI_PTR(g_network_weights_map[0] + 204668);
 800411e:	f503 735f 	add.w	r3, r3, #892	; 0x37c
    dense_20_dense_weights_array.format |= AI_FMT_FLAG_CONST;
 8004122:	6811      	ldr	r1, [r2, #0]
    dense_20_dense_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 204668);
 8004124:	e9c2 3302 	strd	r3, r3, [r2, #8]
    dense_20_dense_weights_array.format |= AI_FMT_FLAG_CONST;
 8004128:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 800412c:	6011      	str	r1, [r2, #0]
  if (ai_platform_get_activations_map(g_network_activations_map, 1, params)) {
 800412e:	f8df 80fc 	ldr.w	r8, [pc, #252]	; 800422c <ai_network_init+0x238>
 8004132:	463a      	mov	r2, r7
 8004134:	2101      	movs	r1, #1
 8004136:	4640      	mov	r0, r8
 8004138:	f000 f9a0 	bl	800447c <ai_platform_get_activations_map>
 800413c:	4607      	mov	r7, r0
 800413e:	2800      	cmp	r0, #0
 8004140:	d039      	beq.n	80041b6 <ai_network_init+0x1c2>
    input_0_output_array.data = AI_PTR(g_network_activations_map[0] + 192);
 8004142:	f8d8 3000 	ldr.w	r3, [r8]
 8004146:	4a2d      	ldr	r2, [pc, #180]	; (80041fc <ai_network_init+0x208>)
    lstm_20_output0_array.data = AI_PTR(g_network_activations_map[0] + 1600);
 8004148:	482d      	ldr	r0, [pc, #180]	; (8004200 <ai_network_init+0x20c>)
    input_0_output_array.data = AI_PTR(g_network_activations_map[0] + 192);
 800414a:	f103 01c0 	add.w	r1, r3, #192	; 0xc0
    input_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 192);
 800414e:	e9c2 1102 	strd	r1, r1, [r2, #8]
    lstm_20_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 200);
 8004152:	492c      	ldr	r1, [pc, #176]	; (8004204 <ai_network_init+0x210>)
 8004154:	f103 02c8 	add.w	r2, r3, #200	; 0xc8
    lstm_20_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 200);
 8004158:	e9c1 2202 	strd	r2, r2, [r1, #8]
    lstm_20_output0_array.data = AI_PTR(g_network_activations_map[0] + 1600);
 800415c:	f503 61c8 	add.w	r1, r3, #1600	; 0x640
    lstm_20_output0_array.data_start = AI_PTR(g_network_activations_map[0] + 1600);
 8004160:	e9c0 1102 	strd	r1, r1, [r0, #8]
    lstm_21_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 200);
 8004164:	4828      	ldr	r0, [pc, #160]	; (8004208 <ai_network_init+0x214>)
    lstm_21_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 200);
 8004166:	e9c0 2202 	strd	r2, r2, [r0, #8]
    lstm_21_output0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800416a:	4828      	ldr	r0, [pc, #160]	; (800420c <ai_network_init+0x218>)
    lstm_21_output0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800416c:	e9c0 3302 	strd	r3, r3, [r0, #8]
    lstm_22_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 200);
 8004170:	4827      	ldr	r0, [pc, #156]	; (8004210 <ai_network_init+0x21c>)
    lstm_22_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 200);
 8004172:	e9c0 2202 	strd	r2, r2, [r0, #8]
    lstm_22_output0_array.data = AI_PTR(g_network_activations_map[0] + 1600);
 8004176:	4a27      	ldr	r2, [pc, #156]	; (8004214 <ai_network_init+0x220>)
    lstm_22_output0_array.data_start = AI_PTR(g_network_activations_map[0] + 1600);
 8004178:	e9c2 1102 	strd	r1, r1, [r2, #8]
    dense_20_dense_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800417c:	4a26      	ldr	r2, [pc, #152]	; (8004218 <ai_network_init+0x224>)
    dense_20_dense_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800417e:	e9c2 3302 	strd	r3, r3, [r2, #8]
    dense_20_output_array.data = AI_PTR(g_network_activations_map[0] + 32);
 8004182:	4a26      	ldr	r2, [pc, #152]	; (800421c <ai_network_init+0x228>)
 8004184:	f103 0120 	add.w	r1, r3, #32
    dense_20_output_array.data_start = AI_PTR(g_network_activations_map[0] + 32);
 8004188:	e9c2 1102 	strd	r1, r1, [r2, #8]
    dense_21_dense_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800418c:	4a24      	ldr	r2, [pc, #144]	; (8004220 <ai_network_init+0x22c>)
    dense_21_dense_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800418e:	e9c2 3302 	strd	r3, r3, [r2, #8]
    dense_21_output_array.data = AI_PTR(g_network_activations_map[0] + 4);
 8004192:	4a24      	ldr	r2, [pc, #144]	; (8004224 <ai_network_init+0x230>)
 8004194:	3304      	adds	r3, #4
    dense_21_output_array.data_start = AI_PTR(g_network_activations_map[0] + 4);
 8004196:	e9c2 3302 	strd	r3, r3, [r2, #8]

  ai_bool ok = true;
  ok &= network_configure_weights(net_ctx, params);
  ok &= network_configure_activations(net_ctx, params);

  ok &= ai_platform_network_post_init(network);
 800419a:	4630      	mov	r0, r6
 800419c:	f000 fdc2 	bl	8004d24 <ai_platform_network_post_init>
 80041a0:	4038      	ands	r0, r7
 80041a2:	4005      	ands	r5, r0
 80041a4:	b2e8      	uxtb	r0, r5

  return ok;
}
 80041a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 80041aa:	2212      	movs	r2, #18
 80041ac:	2130      	movs	r1, #48	; 0x30
 80041ae:	4620      	mov	r0, r4
 80041b0:	f000 fa48 	bl	8004644 <ai_platform_network_set_error>
  return false;
 80041b4:	e7bb      	b.n	800412e <ai_network_init+0x13a>
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 80041b6:	2213      	movs	r2, #19
 80041b8:	2130      	movs	r1, #48	; 0x30
 80041ba:	4620      	mov	r0, r4
 80041bc:	f000 fa42 	bl	8004644 <ai_platform_network_set_error>
  return false;
 80041c0:	e7eb      	b.n	800419a <ai_network_init+0x1a6>
 80041c2:	bf00      	nop
 80041c4:	200005ec 	.word	0x200005ec
 80041c8:	2000074c 	.word	0x2000074c
 80041cc:	200006d8 	.word	0x200006d8
 80041d0:	20000868 	.word	0x20000868
 80041d4:	20000930 	.word	0x20000930
 80041d8:	20000904 	.word	0x20000904
 80041dc:	2000083c 	.word	0x2000083c
 80041e0:	200009b4 	.word	0x200009b4
 80041e4:	20000a50 	.word	0x20000a50
 80041e8:	20000988 	.word	0x20000988
 80041ec:	20000ad4 	.word	0x20000ad4
 80041f0:	20000b70 	.word	0x20000b70
 80041f4:	20000aa8 	.word	0x20000aa8
 80041f8:	20000660 	.word	0x20000660
 80041fc:	20000810 	.word	0x20000810
 8004200:	200008d8 	.word	0x200008d8
 8004204:	2000095c 	.word	0x2000095c
 8004208:	20000a7c 	.word	0x20000a7c
 800420c:	20000a24 	.word	0x20000a24
 8004210:	20000b9c 	.word	0x20000b9c
 8004214:	20000b44 	.word	0x20000b44
 8004218:	20000634 	.word	0x20000634
 800421c:	200006ac 	.word	0x200006ac
 8004220:	20000720 	.word	0x20000720
 8004224:	20000798 	.word	0x20000798
 8004228:	20001728 	.word	0x20001728
 800422c:	20001724 	.word	0x20001724

08004230 <ai_network_create_and_init>:
{
 8004230:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004234:	4688      	mov	r8, r1
 8004236:	b08f      	sub	sp, #60	; 0x3c
    err = ai_network_create(network, AI_NETWORK_DATA_CONFIG);
 8004238:	2100      	movs	r1, #0
{
 800423a:	4606      	mov	r6, r0
 800423c:	4617      	mov	r7, r2
    err = ai_network_create(network, AI_NETWORK_DATA_CONFIG);
 800423e:	f7ff feb7 	bl	8003fb0 <ai_network_create>
    if (err.type != AI_ERROR_NONE)
 8004242:	f010 09ff 	ands.w	r9, r0, #255	; 0xff
    err = ai_network_create(network, AI_NETWORK_DATA_CONFIG);
 8004246:	4604      	mov	r4, r0
    if (err.type != AI_ERROR_NONE)
 8004248:	d107      	bne.n	800425a <ai_network_create_and_init+0x2a>
    if (ai_network_data_params_get(&params) != true) {
 800424a:	4668      	mov	r0, sp
 800424c:	f000 f83a 	bl	80042c4 <ai_network_data_params_get>
 8004250:	b938      	cbnz	r0, 8004262 <ai_network_create_and_init+0x32>
  return ai_platform_network_get_error(network);
 8004252:	6830      	ldr	r0, [r6, #0]
 8004254:	f000 f988 	bl	8004568 <ai_platform_network_get_error>
 8004258:	4604      	mov	r4, r0
}
 800425a:	4620      	mov	r0, r4
 800425c:	b00f      	add	sp, #60	; 0x3c
 800425e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (activations) {
 8004262:	f1b8 0f00 	cmp.w	r8, #0
 8004266:	d11a      	bne.n	800429e <ai_network_create_and_init+0x6e>
    if (weights) {
 8004268:	bb3f      	cbnz	r7, 80042ba <ai_network_create_and_init+0x8a>
    if (ai_network_init(*network, &params) != true) {
 800426a:	6830      	ldr	r0, [r6, #0]
 800426c:	4669      	mov	r1, sp
 800426e:	f7ff fec1 	bl	8003ff4 <ai_network_init>
 8004272:	b928      	cbnz	r0, 8004280 <ai_network_create_and_init+0x50>
  return ai_platform_network_get_error(network);
 8004274:	6830      	ldr	r0, [r6, #0]
 8004276:	f000 f977 	bl	8004568 <ai_platform_network_get_error>
 800427a:	fa5f f980 	uxtb.w	r9, r0
 800427e:	4604      	mov	r4, r0
    return err;
 8004280:	f369 0407 	bfi	r4, r9, #0, #8
 8004284:	e7e9      	b.n	800425a <ai_network_create_and_init+0x2a>
            AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_activations, idx, activations[idx]);
 8004286:	f858 2025 	ldr.w	r2, [r8, r5, lsl #2]
 800428a:	4629      	mov	r1, r5
 800428c:	a803      	add	r0, sp, #12
 800428e:	f000 f88d 	bl	80043ac <ai_buffer_array_item_set_address>
        for (int idx=0;idx<params.map_activations.size;idx++)
 8004292:	3501      	adds	r5, #1
 8004294:	f8bd 300e 	ldrh.w	r3, [sp, #14]
 8004298:	42ab      	cmp	r3, r5
 800429a:	dcf4      	bgt.n	8004286 <ai_network_create_and_init+0x56>
 800429c:	e7e4      	b.n	8004268 <ai_network_create_and_init+0x38>
 800429e:	464d      	mov	r5, r9
 80042a0:	e7f8      	b.n	8004294 <ai_network_create_and_init+0x64>
            AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_weights, idx, weights[idx]);
 80042a2:	f857 2025 	ldr.w	r2, [r7, r5, lsl #2]
 80042a6:	4629      	mov	r1, r5
 80042a8:	a801      	add	r0, sp, #4
 80042aa:	f000 f87f 	bl	80043ac <ai_buffer_array_item_set_address>
        for (int idx=0;idx<params.map_weights.size;idx++)
 80042ae:	3501      	adds	r5, #1
 80042b0:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80042b4:	42ab      	cmp	r3, r5
 80042b6:	dcf4      	bgt.n	80042a2 <ai_network_create_and_init+0x72>
 80042b8:	e7d7      	b.n	800426a <ai_network_create_and_init+0x3a>
 80042ba:	2500      	movs	r5, #0
 80042bc:	e7f8      	b.n	80042b0 <ai_network_create_and_init+0x80>

080042be <ai_network_run>:

AI_API_ENTRY
ai_i32 ai_network_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
  return ai_platform_network_process(network, input, output);
 80042be:	f000 bdb9 	b.w	8004e34 <ai_platform_network_process>
	...

080042c4 <ai_network_data_params_get>:
 * @ingroup network_data
 * @return true if a valid configuration is present, false otherwise
 */
AI_API_ENTRY
ai_bool ai_network_data_params_get(ai_network_params* params)
{
 80042c4:	b530      	push	{r4, r5, lr}
  if (!params) return false;
 80042c6:	4603      	mov	r3, r0
{
 80042c8:	b085      	sub	sp, #20
  if (!params) return false;
 80042ca:	b170      	cbz	r0, 80042ea <ai_network_data_params_get+0x26>
  
  const ai_buffer_array map_activations = 
 80042cc:	4c08      	ldr	r4, [pc, #32]	; (80042f0 <ai_network_data_params_get+0x2c>)
 80042ce:	e894 0003 	ldmia.w	r4, {r0, r1}
 80042d2:	466a      	mov	r2, sp
 80042d4:	e882 0003 	stmia.w	r2, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_NETWORK_DATA_ACTIVATIONS_COUNT, g_network_data_map_activations);
  
  const ai_buffer_array map_weights = 
 80042d8:	e9d4 0102 	ldrd	r0, r1, [r4, #8]
 80042dc:	ad02      	add	r5, sp, #8
 80042de:	e885 0003 	stmia.w	r5, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_NETWORK_DATA_WEIGHTS_COUNT, g_network_data_map_weights);

  return ai_platform_bind_network_params(params, &map_weights, &map_activations);
 80042e2:	4629      	mov	r1, r5
 80042e4:	4618      	mov	r0, r3
 80042e6:	f000 f91d 	bl	8004524 <ai_platform_bind_network_params>
}
 80042ea:	b005      	add	sp, #20
 80042ec:	bd30      	pop	{r4, r5, pc}
 80042ee:	bf00      	nop
 80042f0:	0800b264 	.word	0x0800b264

080042f4 <ai_version_get>:
 80042f4:	0212      	lsls	r2, r2, #8
 80042f6:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80042fa:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 80042fe:	4770      	bx	lr

08004300 <get_tensor_byte_size>:
 8004300:	b410      	push	{r4}
 8004302:	6983      	ldr	r3, [r0, #24]
 8004304:	68c4      	ldr	r4, [r0, #12]
 8004306:	6941      	ldr	r1, [r0, #20]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	68e0      	ldr	r0, [r4, #12]
 800430c:	4a07      	ldr	r2, [pc, #28]	; (800432c <get_tensor_byte_size+0x2c>)
 800430e:	68c9      	ldr	r1, [r1, #12]
 8004310:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004314:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 8004318:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800431c:	fb01 f000 	mul.w	r0, r1, r0
 8004320:	4293      	cmp	r3, r2
 8004322:	bf04      	itt	eq
 8004324:	3007      	addeq	r0, #7
 8004326:	08c0      	lsreq	r0, r0, #3
 8004328:	4770      	bx	lr
 800432a:	bf00      	nop
 800432c:	000400c0 	.word	0x000400c0

08004330 <ai_buffer_get_size>:
 8004330:	b378      	cbz	r0, 8004392 <ai_buffer_get_size+0x62>
 8004332:	b410      	push	{r4}
 8004334:	6803      	ldr	r3, [r0, #0]
 8004336:	4a17      	ldr	r2, [pc, #92]	; (8004394 <ai_buffer_get_size+0x64>)
 8004338:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 800433c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004340:	4293      	cmp	r3, r2
 8004342:	d01e      	beq.n	8004382 <ai_buffer_get_size+0x52>
 8004344:	6984      	ldr	r4, [r0, #24]
 8004346:	6862      	ldr	r2, [r4, #4]
 8004348:	7d03      	ldrb	r3, [r0, #20]
 800434a:	6941      	ldr	r1, [r0, #20]
 800434c:	f1a3 0301 	sub.w	r3, r3, #1
 8004350:	fab3 f383 	clz	r3, r3
 8004354:	095b      	lsrs	r3, r3, #5
 8004356:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 800435a:	f3c1 2017 	ubfx	r0, r1, #8, #24
 800435e:	da0b      	bge.n	8004378 <ai_buffer_get_size+0x48>
 8004360:	2b01      	cmp	r3, #1
 8004362:	d102      	bne.n	800436a <ai_buffer_get_size+0x3a>
 8004364:	2802      	cmp	r0, #2
 8004366:	d007      	beq.n	8004378 <ai_buffer_get_size+0x48>
 8004368:	2302      	movs	r3, #2
 800436a:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 800436e:	3301      	adds	r3, #1
 8004370:	4298      	cmp	r0, r3
 8004372:	fb01 f202 	mul.w	r2, r1, r2
 8004376:	d1f3      	bne.n	8004360 <ai_buffer_get_size+0x30>
 8004378:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 800437c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004380:	4770      	bx	lr
 8004382:	2900      	cmp	r1, #0
 8004384:	d0de      	beq.n	8004344 <ai_buffer_get_size+0x14>
 8004386:	6984      	ldr	r4, [r0, #24]
 8004388:	6863      	ldr	r3, [r4, #4]
 800438a:	331f      	adds	r3, #31
 800438c:	f023 021f 	bic.w	r2, r3, #31
 8004390:	e7da      	b.n	8004348 <ai_buffer_get_size+0x18>
 8004392:	4770      	bx	lr
 8004394:	000400c0 	.word	0x000400c0

08004398 <ai_buffer_array_sane>:
 8004398:	b138      	cbz	r0, 80043aa <ai_buffer_array_sane+0x12>
 800439a:	6843      	ldr	r3, [r0, #4]
 800439c:	b123      	cbz	r3, 80043a8 <ai_buffer_array_sane+0x10>
 800439e:	8840      	ldrh	r0, [r0, #2]
 80043a0:	3800      	subs	r0, #0
 80043a2:	bf18      	it	ne
 80043a4:	2001      	movne	r0, #1
 80043a6:	4770      	bx	lr
 80043a8:	4618      	mov	r0, r3
 80043aa:	4770      	bx	lr

080043ac <ai_buffer_array_item_set_address>:
 80043ac:	b150      	cbz	r0, 80043c4 <ai_buffer_array_item_set_address+0x18>
 80043ae:	6843      	ldr	r3, [r0, #4]
 80043b0:	b14b      	cbz	r3, 80043c6 <ai_buffer_array_item_set_address+0x1a>
 80043b2:	8840      	ldrh	r0, [r0, #2]
 80043b4:	b900      	cbnz	r0, 80043b8 <ai_buffer_array_item_set_address+0xc>
 80043b6:	4770      	bx	lr
 80043b8:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 80043bc:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 80043c0:	2001      	movs	r0, #1
 80043c2:	604a      	str	r2, [r1, #4]
 80043c4:	4770      	bx	lr
 80043c6:	4618      	mov	r0, r3
 80043c8:	4770      	bx	lr
 80043ca:	bf00      	nop

080043cc <_ai_platform_acquire_crc>:
 80043cc:	2001      	movs	r0, #1
 80043ce:	4770      	bx	lr

080043d0 <_ai_platform_release_crc>:
 80043d0:	4770      	bx	lr
 80043d2:	bf00      	nop

080043d4 <ai_platform_get_weights_map>:
 80043d4:	2a00      	cmp	r2, #0
 80043d6:	d037      	beq.n	8004448 <ai_platform_get_weights_map+0x74>
 80043d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043da:	4604      	mov	r4, r0
 80043dc:	b1a0      	cbz	r0, 8004408 <ai_platform_get_weights_map+0x34>
 80043de:	460f      	mov	r7, r1
 80043e0:	b191      	cbz	r1, 8004408 <ai_platform_get_weights_map+0x34>
 80043e2:	4b25      	ldr	r3, [pc, #148]	; (8004478 <ai_platform_get_weights_map+0xa4>)
 80043e4:	6810      	ldr	r0, [r2, #0]
 80043e6:	4298      	cmp	r0, r3
 80043e8:	4615      	mov	r5, r2
 80043ea:	d00f      	beq.n	800440c <ai_platform_get_weights_map+0x38>
 80043ec:	6855      	ldr	r5, [r2, #4]
 80043ee:	b15d      	cbz	r5, 8004408 <ai_platform_get_weights_map+0x34>
 80043f0:	682e      	ldr	r6, [r5, #0]
 80043f2:	429e      	cmp	r6, r3
 80043f4:	d02a      	beq.n	800444c <ai_platform_get_weights_map+0x78>
 80043f6:	f1a1 0001 	sub.w	r0, r1, #1
 80043fa:	6025      	str	r5, [r4, #0]
 80043fc:	fab0 f080 	clz	r0, r0
 8004400:	0940      	lsrs	r0, r0, #5
 8004402:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004404:	42a7      	cmp	r7, r4
 8004406:	d034      	beq.n	8004472 <ai_platform_get_weights_map+0x9e>
 8004408:	2000      	movs	r0, #0
 800440a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800440c:	1d10      	adds	r0, r2, #4
 800440e:	f7ff ffc3 	bl	8004398 <ai_buffer_array_sane>
 8004412:	2800      	cmp	r0, #0
 8004414:	d0f8      	beq.n	8004408 <ai_platform_get_weights_map+0x34>
 8004416:	88eb      	ldrh	r3, [r5, #6]
 8004418:	429f      	cmp	r7, r3
 800441a:	d1f5      	bne.n	8004408 <ai_platform_get_weights_map+0x34>
 800441c:	f04f 0e00 	mov.w	lr, #0
 8004420:	1f23      	subs	r3, r4, #4
 8004422:	4670      	mov	r0, lr
 8004424:	68aa      	ldr	r2, [r5, #8]
 8004426:	eb02 0c0e 	add.w	ip, r2, lr
 800442a:	f10e 0e1c 	add.w	lr, lr, #28
 800442e:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8004432:	b124      	cbz	r4, 800443e <ai_platform_get_weights_map+0x6a>
 8004434:	3001      	adds	r0, #1
 8004436:	4287      	cmp	r7, r0
 8004438:	f843 4f04 	str.w	r4, [r3, #4]!
 800443c:	d1f2      	bne.n	8004424 <ai_platform_get_weights_map+0x50>
 800443e:	1a38      	subs	r0, r7, r0
 8004440:	fab0 f080 	clz	r0, r0
 8004444:	0940      	lsrs	r0, r0, #5
 8004446:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004448:	2000      	movs	r0, #0
 800444a:	4770      	bx	lr
 800444c:	1f23      	subs	r3, r4, #4
 800444e:	4628      	mov	r0, r5
 8004450:	2400      	movs	r4, #0
 8004452:	e000      	b.n	8004456 <ai_platform_get_weights_map+0x82>
 8004454:	4614      	mov	r4, r2
 8004456:	f850 2f04 	ldr.w	r2, [r0, #4]!
 800445a:	42b2      	cmp	r2, r6
 800445c:	d0d2      	beq.n	8004404 <ai_platform_get_weights_map+0x30>
 800445e:	f843 2f04 	str.w	r2, [r3, #4]!
 8004462:	1c62      	adds	r2, r4, #1
 8004464:	4297      	cmp	r7, r2
 8004466:	d1f5      	bne.n	8004454 <ai_platform_get_weights_map+0x80>
 8004468:	3402      	adds	r4, #2
 800446a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800446e:	42b3      	cmp	r3, r6
 8004470:	d1ca      	bne.n	8004408 <ai_platform_get_weights_map+0x34>
 8004472:	2001      	movs	r0, #1
 8004474:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004476:	bf00      	nop
 8004478:	a1facade 	.word	0xa1facade

0800447c <ai_platform_get_activations_map>:
 800447c:	2a00      	cmp	r2, #0
 800447e:	d038      	beq.n	80044f2 <ai_platform_get_activations_map+0x76>
 8004480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004482:	4604      	mov	r4, r0
 8004484:	b1a0      	cbz	r0, 80044b0 <ai_platform_get_activations_map+0x34>
 8004486:	460f      	mov	r7, r1
 8004488:	b191      	cbz	r1, 80044b0 <ai_platform_get_activations_map+0x34>
 800448a:	4b25      	ldr	r3, [pc, #148]	; (8004520 <ai_platform_get_activations_map+0xa4>)
 800448c:	6810      	ldr	r0, [r2, #0]
 800448e:	4298      	cmp	r0, r3
 8004490:	4615      	mov	r5, r2
 8004492:	d00f      	beq.n	80044b4 <ai_platform_get_activations_map+0x38>
 8004494:	6a15      	ldr	r5, [r2, #32]
 8004496:	b15d      	cbz	r5, 80044b0 <ai_platform_get_activations_map+0x34>
 8004498:	682e      	ldr	r6, [r5, #0]
 800449a:	429e      	cmp	r6, r3
 800449c:	d02b      	beq.n	80044f6 <ai_platform_get_activations_map+0x7a>
 800449e:	f1a1 0001 	sub.w	r0, r1, #1
 80044a2:	6025      	str	r5, [r4, #0]
 80044a4:	fab0 f080 	clz	r0, r0
 80044a8:	0940      	lsrs	r0, r0, #5
 80044aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80044ac:	42a7      	cmp	r7, r4
 80044ae:	d035      	beq.n	800451c <ai_platform_get_activations_map+0xa0>
 80044b0:	2000      	movs	r0, #0
 80044b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80044b4:	f102 000c 	add.w	r0, r2, #12
 80044b8:	f7ff ff6e 	bl	8004398 <ai_buffer_array_sane>
 80044bc:	2800      	cmp	r0, #0
 80044be:	d0f7      	beq.n	80044b0 <ai_platform_get_activations_map+0x34>
 80044c0:	89eb      	ldrh	r3, [r5, #14]
 80044c2:	429f      	cmp	r7, r3
 80044c4:	d1f4      	bne.n	80044b0 <ai_platform_get_activations_map+0x34>
 80044c6:	f04f 0e00 	mov.w	lr, #0
 80044ca:	1f23      	subs	r3, r4, #4
 80044cc:	4670      	mov	r0, lr
 80044ce:	692a      	ldr	r2, [r5, #16]
 80044d0:	eb02 0c0e 	add.w	ip, r2, lr
 80044d4:	f10e 0e1c 	add.w	lr, lr, #28
 80044d8:	f8dc 4004 	ldr.w	r4, [ip, #4]
 80044dc:	b124      	cbz	r4, 80044e8 <ai_platform_get_activations_map+0x6c>
 80044de:	3001      	adds	r0, #1
 80044e0:	4287      	cmp	r7, r0
 80044e2:	f843 4f04 	str.w	r4, [r3, #4]!
 80044e6:	d1f2      	bne.n	80044ce <ai_platform_get_activations_map+0x52>
 80044e8:	1a38      	subs	r0, r7, r0
 80044ea:	fab0 f080 	clz	r0, r0
 80044ee:	0940      	lsrs	r0, r0, #5
 80044f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80044f2:	2000      	movs	r0, #0
 80044f4:	4770      	bx	lr
 80044f6:	1f23      	subs	r3, r4, #4
 80044f8:	4628      	mov	r0, r5
 80044fa:	2400      	movs	r4, #0
 80044fc:	e000      	b.n	8004500 <ai_platform_get_activations_map+0x84>
 80044fe:	4614      	mov	r4, r2
 8004500:	f850 2f04 	ldr.w	r2, [r0, #4]!
 8004504:	42b2      	cmp	r2, r6
 8004506:	d0d1      	beq.n	80044ac <ai_platform_get_activations_map+0x30>
 8004508:	f843 2f04 	str.w	r2, [r3, #4]!
 800450c:	1c62      	adds	r2, r4, #1
 800450e:	4297      	cmp	r7, r2
 8004510:	d1f5      	bne.n	80044fe <ai_platform_get_activations_map+0x82>
 8004512:	3402      	adds	r4, #2
 8004514:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8004518:	42b3      	cmp	r3, r6
 800451a:	d1c9      	bne.n	80044b0 <ai_platform_get_activations_map+0x34>
 800451c:	2001      	movs	r0, #1
 800451e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004520:	a1facade 	.word	0xa1facade

08004524 <ai_platform_bind_network_params>:
 8004524:	b1a0      	cbz	r0, 8004550 <ai_platform_bind_network_params+0x2c>
 8004526:	b1b1      	cbz	r1, 8004556 <ai_platform_bind_network_params+0x32>
 8004528:	b1c2      	cbz	r2, 800455c <ai_platform_bind_network_params+0x38>
 800452a:	b410      	push	{r4}
 800452c:	4603      	mov	r3, r0
 800452e:	4c0d      	ldr	r4, [pc, #52]	; (8004564 <ai_platform_bind_network_params+0x40>)
 8004530:	f843 4b04 	str.w	r4, [r3], #4
 8004534:	f100 0c0c 	add.w	ip, r0, #12
 8004538:	c903      	ldmia	r1, {r0, r1}
 800453a:	e883 0003 	stmia.w	r3, {r0, r1}
 800453e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004542:	e88c 0003 	stmia.w	ip, {r0, r1}
 8004546:	2301      	movs	r3, #1
 8004548:	4618      	mov	r0, r3
 800454a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800454e:	4770      	bx	lr
 8004550:	4603      	mov	r3, r0
 8004552:	4618      	mov	r0, r3
 8004554:	4770      	bx	lr
 8004556:	460b      	mov	r3, r1
 8004558:	4618      	mov	r0, r3
 800455a:	4770      	bx	lr
 800455c:	4613      	mov	r3, r2
 800455e:	4618      	mov	r0, r3
 8004560:	4770      	bx	lr
 8004562:	bf00      	nop
 8004564:	a1facade 	.word	0xa1facade

08004568 <ai_platform_network_get_error>:
 8004568:	b510      	push	{r4, lr}
 800456a:	b1f0      	cbz	r0, 80045aa <ai_platform_network_get_error+0x42>
 800456c:	4b2f      	ldr	r3, [pc, #188]	; (800462c <ai_platform_network_get_error+0xc4>)
 800456e:	6802      	ldr	r2, [r0, #0]
 8004570:	429a      	cmp	r2, r3
 8004572:	4604      	mov	r4, r0
 8004574:	d119      	bne.n	80045aa <ai_platform_network_get_error+0x42>
 8004576:	f7ff ff29 	bl	80043cc <_ai_platform_acquire_crc>
 800457a:	4b2d      	ldr	r3, [pc, #180]	; (8004630 <ai_platform_network_get_error+0xc8>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004582:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004586:	d03c      	beq.n	8004602 <ai_platform_network_get_error+0x9a>
 8004588:	4a2a      	ldr	r2, [pc, #168]	; (8004634 <ai_platform_network_get_error+0xcc>)
 800458a:	2301      	movs	r3, #1
 800458c:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8004590:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8004594:	2b00      	cmp	r3, #0
 8004596:	d1fb      	bne.n	8004590 <ai_platform_network_get_error+0x28>
 8004598:	4b27      	ldr	r3, [pc, #156]	; (8004638 <ai_platform_network_get_error+0xd0>)
 800459a:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800459e:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80045a2:	4b26      	ldr	r3, [pc, #152]	; (800463c <ai_platform_network_get_error+0xd4>)
 80045a4:	429a      	cmp	r2, r3
 80045a6:	d038      	beq.n	800461a <ai_platform_network_get_error+0xb2>
 80045a8:	e7fe      	b.n	80045a8 <ai_platform_network_get_error+0x40>
 80045aa:	f7ff ff0f 	bl	80043cc <_ai_platform_acquire_crc>
 80045ae:	4b20      	ldr	r3, [pc, #128]	; (8004630 <ai_platform_network_get_error+0xc8>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80045b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80045ba:	d010      	beq.n	80045de <ai_platform_network_get_error+0x76>
 80045bc:	4a1d      	ldr	r2, [pc, #116]	; (8004634 <ai_platform_network_get_error+0xcc>)
 80045be:	2301      	movs	r3, #1
 80045c0:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80045c4:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d1fb      	bne.n	80045c4 <ai_platform_network_get_error+0x5c>
 80045cc:	4b1a      	ldr	r3, [pc, #104]	; (8004638 <ai_platform_network_get_error+0xd0>)
 80045ce:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 80045d2:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80045d6:	4b19      	ldr	r3, [pc, #100]	; (800463c <ai_platform_network_get_error+0xd4>)
 80045d8:	429a      	cmp	r2, r3
 80045da:	d00d      	beq.n	80045f8 <ai_platform_network_get_error+0x90>
 80045dc:	e7fe      	b.n	80045dc <ai_platform_network_get_error+0x74>
 80045de:	4a18      	ldr	r2, [pc, #96]	; (8004640 <ai_platform_network_get_error+0xd8>)
 80045e0:	2301      	movs	r3, #1
 80045e2:	6093      	str	r3, [r2, #8]
 80045e4:	6893      	ldr	r3, [r2, #8]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d1fc      	bne.n	80045e4 <ai_platform_network_get_error+0x7c>
 80045ea:	4b13      	ldr	r3, [pc, #76]	; (8004638 <ai_platform_network_get_error+0xd0>)
 80045ec:	6013      	str	r3, [r2, #0]
 80045ee:	6812      	ldr	r2, [r2, #0]
 80045f0:	4b12      	ldr	r3, [pc, #72]	; (800463c <ai_platform_network_get_error+0xd4>)
 80045f2:	429a      	cmp	r2, r3
 80045f4:	d000      	beq.n	80045f8 <ai_platform_network_get_error+0x90>
 80045f6:	e7fe      	b.n	80045f6 <ai_platform_network_get_error+0x8e>
 80045f8:	f7ff feea 	bl	80043d0 <_ai_platform_release_crc>
 80045fc:	f241 0010 	movw	r0, #4112	; 0x1010
 8004600:	bd10      	pop	{r4, pc}
 8004602:	4a0f      	ldr	r2, [pc, #60]	; (8004640 <ai_platform_network_get_error+0xd8>)
 8004604:	2301      	movs	r3, #1
 8004606:	6093      	str	r3, [r2, #8]
 8004608:	6893      	ldr	r3, [r2, #8]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d1fc      	bne.n	8004608 <ai_platform_network_get_error+0xa0>
 800460e:	4b0a      	ldr	r3, [pc, #40]	; (8004638 <ai_platform_network_get_error+0xd0>)
 8004610:	6013      	str	r3, [r2, #0]
 8004612:	6812      	ldr	r2, [r2, #0]
 8004614:	4b09      	ldr	r3, [pc, #36]	; (800463c <ai_platform_network_get_error+0xd4>)
 8004616:	429a      	cmp	r2, r3
 8004618:	d107      	bne.n	800462a <ai_platform_network_get_error+0xc2>
 800461a:	f7ff fed9 	bl	80043d0 <_ai_platform_release_crc>
 800461e:	f104 0010 	add.w	r0, r4, #16
 8004622:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004626:	f000 be8b 	b.w	8005340 <core_get_error>
 800462a:	e7fe      	b.n	800462a <ai_platform_network_get_error+0xc2>
 800462c:	a1c00100 	.word	0xa1c00100
 8004630:	e0042000 	.word	0xe0042000
 8004634:	58024000 	.word	0x58024000
 8004638:	f407a5c2 	.word	0xf407a5c2
 800463c:	b5e8b5cd 	.word	0xb5e8b5cd
 8004640:	40023000 	.word	0x40023000

08004644 <ai_platform_network_set_error>:
 8004644:	b110      	cbz	r0, 800464c <ai_platform_network_set_error+0x8>
 8004646:	3010      	adds	r0, #16
 8004648:	f000 be80 	b.w	800534c <core_set_error>
 800464c:	4770      	bx	lr
 800464e:	bf00      	nop

08004650 <ai_platform_inputs_get>:
 8004650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004654:	b085      	sub	sp, #20
 8004656:	9102      	str	r1, [sp, #8]
 8004658:	b1f0      	cbz	r0, 8004698 <ai_platform_inputs_get+0x48>
 800465a:	4b62      	ldr	r3, [pc, #392]	; (80047e4 <ai_platform_inputs_get+0x194>)
 800465c:	6802      	ldr	r2, [r0, #0]
 800465e:	429a      	cmp	r2, r3
 8004660:	4607      	mov	r7, r0
 8004662:	d119      	bne.n	8004698 <ai_platform_inputs_get+0x48>
 8004664:	f7ff feb2 	bl	80043cc <_ai_platform_acquire_crc>
 8004668:	4b5f      	ldr	r3, [pc, #380]	; (80047e8 <ai_platform_inputs_get+0x198>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004670:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004674:	d03d      	beq.n	80046f2 <ai_platform_inputs_get+0xa2>
 8004676:	4a5d      	ldr	r2, [pc, #372]	; (80047ec <ai_platform_inputs_get+0x19c>)
 8004678:	2301      	movs	r3, #1
 800467a:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800467e:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8004682:	2b00      	cmp	r3, #0
 8004684:	d1fb      	bne.n	800467e <ai_platform_inputs_get+0x2e>
 8004686:	4b5a      	ldr	r3, [pc, #360]	; (80047f0 <ai_platform_inputs_get+0x1a0>)
 8004688:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800468c:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8004690:	4b58      	ldr	r3, [pc, #352]	; (80047f4 <ai_platform_inputs_get+0x1a4>)
 8004692:	429a      	cmp	r2, r3
 8004694:	d039      	beq.n	800470a <ai_platform_inputs_get+0xba>
 8004696:	e7fe      	b.n	8004696 <ai_platform_inputs_get+0x46>
 8004698:	f7ff fe98 	bl	80043cc <_ai_platform_acquire_crc>
 800469c:	4b52      	ldr	r3, [pc, #328]	; (80047e8 <ai_platform_inputs_get+0x198>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80046a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80046a8:	d010      	beq.n	80046cc <ai_platform_inputs_get+0x7c>
 80046aa:	4a50      	ldr	r2, [pc, #320]	; (80047ec <ai_platform_inputs_get+0x19c>)
 80046ac:	2301      	movs	r3, #1
 80046ae:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80046b2:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d1fb      	bne.n	80046b2 <ai_platform_inputs_get+0x62>
 80046ba:	4b4d      	ldr	r3, [pc, #308]	; (80047f0 <ai_platform_inputs_get+0x1a0>)
 80046bc:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 80046c0:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80046c4:	4b4b      	ldr	r3, [pc, #300]	; (80047f4 <ai_platform_inputs_get+0x1a4>)
 80046c6:	429a      	cmp	r2, r3
 80046c8:	d00d      	beq.n	80046e6 <ai_platform_inputs_get+0x96>
 80046ca:	e7fe      	b.n	80046ca <ai_platform_inputs_get+0x7a>
 80046cc:	4a4a      	ldr	r2, [pc, #296]	; (80047f8 <ai_platform_inputs_get+0x1a8>)
 80046ce:	2301      	movs	r3, #1
 80046d0:	6093      	str	r3, [r2, #8]
 80046d2:	6893      	ldr	r3, [r2, #8]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d1fc      	bne.n	80046d2 <ai_platform_inputs_get+0x82>
 80046d8:	4b45      	ldr	r3, [pc, #276]	; (80047f0 <ai_platform_inputs_get+0x1a0>)
 80046da:	6013      	str	r3, [r2, #0]
 80046dc:	6812      	ldr	r2, [r2, #0]
 80046de:	4b45      	ldr	r3, [pc, #276]	; (80047f4 <ai_platform_inputs_get+0x1a4>)
 80046e0:	429a      	cmp	r2, r3
 80046e2:	d000      	beq.n	80046e6 <ai_platform_inputs_get+0x96>
 80046e4:	e7fe      	b.n	80046e4 <ai_platform_inputs_get+0x94>
 80046e6:	f7ff fe73 	bl	80043d0 <_ai_platform_release_crc>
 80046ea:	2000      	movs	r0, #0
 80046ec:	b005      	add	sp, #20
 80046ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046f2:	4a41      	ldr	r2, [pc, #260]	; (80047f8 <ai_platform_inputs_get+0x1a8>)
 80046f4:	2301      	movs	r3, #1
 80046f6:	6093      	str	r3, [r2, #8]
 80046f8:	6893      	ldr	r3, [r2, #8]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d1fc      	bne.n	80046f8 <ai_platform_inputs_get+0xa8>
 80046fe:	4b3c      	ldr	r3, [pc, #240]	; (80047f0 <ai_platform_inputs_get+0x1a0>)
 8004700:	6013      	str	r3, [r2, #0]
 8004702:	6812      	ldr	r2, [r2, #0]
 8004704:	4b3b      	ldr	r3, [pc, #236]	; (80047f4 <ai_platform_inputs_get+0x1a4>)
 8004706:	429a      	cmp	r2, r3
 8004708:	d155      	bne.n	80047b6 <ai_platform_inputs_get+0x166>
 800470a:	f7ff fe61 	bl	80043d0 <_ai_platform_release_crc>
 800470e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004710:	2b00      	cmp	r3, #0
 8004712:	d051      	beq.n	80047b8 <ai_platform_inputs_get+0x168>
 8004714:	f8d7 a030 	ldr.w	sl, [r7, #48]	; 0x30
 8004718:	f1ba 0f00 	cmp.w	sl, #0
 800471c:	d04c      	beq.n	80047b8 <ai_platform_inputs_get+0x168>
 800471e:	f04f 0b00 	mov.w	fp, #0
 8004722:	465d      	mov	r5, fp
 8004724:	9703      	str	r7, [sp, #12]
 8004726:	e016      	b.n	8004756 <ai_platform_inputs_get+0x106>
 8004728:	9901      	ldr	r1, [sp, #4]
 800472a:	2301      	movs	r3, #1
 800472c:	507b      	str	r3, [r7, r1]
 800472e:	69b1      	ldr	r1, [r6, #24]
 8004730:	6849      	ldr	r1, [r1, #4]
 8004732:	6121      	str	r1, [r4, #16]
 8004734:	f04f 0301 	mov.w	r3, #1
 8004738:	7523      	strb	r3, [r4, #20]
 800473a:	e9c4 c200 	strd	ip, r2, [r4]
 800473e:	6962      	ldr	r2, [r4, #20]
 8004740:	60a0      	str	r0, [r4, #8]
 8004742:	2300      	movs	r3, #0
 8004744:	f369 221f 	bfi	r2, r9, #8, #24
 8004748:	f8c4 8018 	str.w	r8, [r4, #24]
 800474c:	60e3      	str	r3, [r4, #12]
 800474e:	3501      	adds	r5, #1
 8004750:	f10b 0b1c 	add.w	fp, fp, #28
 8004754:	6162      	str	r2, [r4, #20]
 8004756:	f8ba 3000 	ldrh.w	r3, [sl]
 800475a:	42ab      	cmp	r3, r5
 800475c:	b2aa      	uxth	r2, r5
 800475e:	d93a      	bls.n	80047d6 <ai_platform_inputs_get+0x186>
 8004760:	f8da 3004 	ldr.w	r3, [sl, #4]
 8004764:	00e9      	lsls	r1, r5, #3
 8004766:	9101      	str	r1, [sp, #4]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d034      	beq.n	80047d6 <ai_platform_inputs_get+0x186>
 800476c:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 8004770:	2e00      	cmp	r6, #0
 8004772:	d030      	beq.n	80047d6 <ai_platform_inputs_get+0x186>
 8004774:	f8da 3008 	ldr.w	r3, [sl, #8]
 8004778:	69b2      	ldr	r2, [r6, #24]
 800477a:	f8d6 800c 	ldr.w	r8, [r6, #12]
 800477e:	6810      	ldr	r0, [r2, #0]
 8004780:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 8004784:	68b3      	ldr	r3, [r6, #8]
 8004786:	f3c3 2917 	ubfx	r9, r3, #8, #24
 800478a:	f003 f8e9 	bl	8007960 <ai_array_to_buffer_fmt>
 800478e:	69b1      	ldr	r1, [r6, #24]
 8004790:	4684      	mov	ip, r0
 8004792:	eb07 00c5 	add.w	r0, r7, r5, lsl #3
 8004796:	688a      	ldr	r2, [r1, #8]
 8004798:	445c      	add	r4, fp
 800479a:	2800      	cmp	r0, #0
 800479c:	d0c8      	beq.n	8004730 <ai_platform_inputs_get+0xe0>
 800479e:	2100      	movs	r1, #0
 80047a0:	f847 1035 	str.w	r1, [r7, r5, lsl #3]
 80047a4:	6831      	ldr	r1, [r6, #0]
 80047a6:	6041      	str	r1, [r0, #4]
 80047a8:	b111      	cbz	r1, 80047b0 <ai_platform_inputs_get+0x160>
 80047aa:	8849      	ldrh	r1, [r1, #2]
 80047ac:	2900      	cmp	r1, #0
 80047ae:	d1bb      	bne.n	8004728 <ai_platform_inputs_get+0xd8>
 80047b0:	69b1      	ldr	r1, [r6, #24]
 80047b2:	2000      	movs	r0, #0
 80047b4:	e7bc      	b.n	8004730 <ai_platform_inputs_get+0xe0>
 80047b6:	e7fe      	b.n	80047b6 <ai_platform_inputs_get+0x166>
 80047b8:	2218      	movs	r2, #24
 80047ba:	2111      	movs	r1, #17
 80047bc:	f107 0010 	add.w	r0, r7, #16
 80047c0:	f000 fdc4 	bl	800534c <core_set_error>
 80047c4:	2200      	movs	r2, #0
 80047c6:	4610      	mov	r0, r2
 80047c8:	9b02      	ldr	r3, [sp, #8]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d08e      	beq.n	80046ec <ai_platform_inputs_get+0x9c>
 80047ce:	801a      	strh	r2, [r3, #0]
 80047d0:	b005      	add	sp, #20
 80047d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047d6:	9f03      	ldr	r7, [sp, #12]
 80047d8:	2a00      	cmp	r2, #0
 80047da:	d0ed      	beq.n	80047b8 <ai_platform_inputs_get+0x168>
 80047dc:	f8da 3008 	ldr.w	r3, [sl, #8]
 80047e0:	6858      	ldr	r0, [r3, #4]
 80047e2:	e7f1      	b.n	80047c8 <ai_platform_inputs_get+0x178>
 80047e4:	a1c00100 	.word	0xa1c00100
 80047e8:	e0042000 	.word	0xe0042000
 80047ec:	58024000 	.word	0x58024000
 80047f0:	f407a5c2 	.word	0xf407a5c2
 80047f4:	b5e8b5cd 	.word	0xb5e8b5cd
 80047f8:	40023000 	.word	0x40023000

080047fc <ai_platform_outputs_get>:
 80047fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004800:	b085      	sub	sp, #20
 8004802:	9102      	str	r1, [sp, #8]
 8004804:	b1f0      	cbz	r0, 8004844 <ai_platform_outputs_get+0x48>
 8004806:	4b5f      	ldr	r3, [pc, #380]	; (8004984 <ai_platform_outputs_get+0x188>)
 8004808:	6802      	ldr	r2, [r0, #0]
 800480a:	429a      	cmp	r2, r3
 800480c:	4607      	mov	r7, r0
 800480e:	d119      	bne.n	8004844 <ai_platform_outputs_get+0x48>
 8004810:	f7ff fddc 	bl	80043cc <_ai_platform_acquire_crc>
 8004814:	4b5c      	ldr	r3, [pc, #368]	; (8004988 <ai_platform_outputs_get+0x18c>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800481c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004820:	d03d      	beq.n	800489e <ai_platform_outputs_get+0xa2>
 8004822:	4a5a      	ldr	r2, [pc, #360]	; (800498c <ai_platform_outputs_get+0x190>)
 8004824:	2301      	movs	r3, #1
 8004826:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800482a:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800482e:	2b00      	cmp	r3, #0
 8004830:	d1fb      	bne.n	800482a <ai_platform_outputs_get+0x2e>
 8004832:	4b57      	ldr	r3, [pc, #348]	; (8004990 <ai_platform_outputs_get+0x194>)
 8004834:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8004838:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800483c:	4b55      	ldr	r3, [pc, #340]	; (8004994 <ai_platform_outputs_get+0x198>)
 800483e:	429a      	cmp	r2, r3
 8004840:	d039      	beq.n	80048b6 <ai_platform_outputs_get+0xba>
 8004842:	e7fe      	b.n	8004842 <ai_platform_outputs_get+0x46>
 8004844:	f7ff fdc2 	bl	80043cc <_ai_platform_acquire_crc>
 8004848:	4b4f      	ldr	r3, [pc, #316]	; (8004988 <ai_platform_outputs_get+0x18c>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004850:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004854:	d010      	beq.n	8004878 <ai_platform_outputs_get+0x7c>
 8004856:	4a4d      	ldr	r2, [pc, #308]	; (800498c <ai_platform_outputs_get+0x190>)
 8004858:	2301      	movs	r3, #1
 800485a:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800485e:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8004862:	2b00      	cmp	r3, #0
 8004864:	d1fb      	bne.n	800485e <ai_platform_outputs_get+0x62>
 8004866:	4b4a      	ldr	r3, [pc, #296]	; (8004990 <ai_platform_outputs_get+0x194>)
 8004868:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800486c:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8004870:	4b48      	ldr	r3, [pc, #288]	; (8004994 <ai_platform_outputs_get+0x198>)
 8004872:	429a      	cmp	r2, r3
 8004874:	d00d      	beq.n	8004892 <ai_platform_outputs_get+0x96>
 8004876:	e7fe      	b.n	8004876 <ai_platform_outputs_get+0x7a>
 8004878:	4a47      	ldr	r2, [pc, #284]	; (8004998 <ai_platform_outputs_get+0x19c>)
 800487a:	2301      	movs	r3, #1
 800487c:	6093      	str	r3, [r2, #8]
 800487e:	6893      	ldr	r3, [r2, #8]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d1fc      	bne.n	800487e <ai_platform_outputs_get+0x82>
 8004884:	4b42      	ldr	r3, [pc, #264]	; (8004990 <ai_platform_outputs_get+0x194>)
 8004886:	6013      	str	r3, [r2, #0]
 8004888:	6812      	ldr	r2, [r2, #0]
 800488a:	4b42      	ldr	r3, [pc, #264]	; (8004994 <ai_platform_outputs_get+0x198>)
 800488c:	429a      	cmp	r2, r3
 800488e:	d000      	beq.n	8004892 <ai_platform_outputs_get+0x96>
 8004890:	e7fe      	b.n	8004890 <ai_platform_outputs_get+0x94>
 8004892:	f7ff fd9d 	bl	80043d0 <_ai_platform_release_crc>
 8004896:	2000      	movs	r0, #0
 8004898:	b005      	add	sp, #20
 800489a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800489e:	4a3e      	ldr	r2, [pc, #248]	; (8004998 <ai_platform_outputs_get+0x19c>)
 80048a0:	2301      	movs	r3, #1
 80048a2:	6093      	str	r3, [r2, #8]
 80048a4:	6893      	ldr	r3, [r2, #8]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d1fc      	bne.n	80048a4 <ai_platform_outputs_get+0xa8>
 80048aa:	4b39      	ldr	r3, [pc, #228]	; (8004990 <ai_platform_outputs_get+0x194>)
 80048ac:	6013      	str	r3, [r2, #0]
 80048ae:	6812      	ldr	r2, [r2, #0]
 80048b0:	4b38      	ldr	r3, [pc, #224]	; (8004994 <ai_platform_outputs_get+0x198>)
 80048b2:	429a      	cmp	r2, r3
 80048b4:	d150      	bne.n	8004958 <ai_platform_outputs_get+0x15c>
 80048b6:	f7ff fd8b 	bl	80043d0 <_ai_platform_release_crc>
 80048ba:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80048bc:	2b01      	cmp	r3, #1
 80048be:	d958      	bls.n	8004972 <ai_platform_outputs_get+0x176>
 80048c0:	f04f 0b00 	mov.w	fp, #0
 80048c4:	f8d7 a030 	ldr.w	sl, [r7, #48]	; 0x30
 80048c8:	9703      	str	r7, [sp, #12]
 80048ca:	465d      	mov	r5, fp
 80048cc:	e016      	b.n	80048fc <ai_platform_outputs_get+0x100>
 80048ce:	9901      	ldr	r1, [sp, #4]
 80048d0:	2301      	movs	r3, #1
 80048d2:	507b      	str	r3, [r7, r1]
 80048d4:	69b1      	ldr	r1, [r6, #24]
 80048d6:	6849      	ldr	r1, [r1, #4]
 80048d8:	6121      	str	r1, [r4, #16]
 80048da:	f04f 0301 	mov.w	r3, #1
 80048de:	7523      	strb	r3, [r4, #20]
 80048e0:	e9c4 c200 	strd	ip, r2, [r4]
 80048e4:	6962      	ldr	r2, [r4, #20]
 80048e6:	60a0      	str	r0, [r4, #8]
 80048e8:	2300      	movs	r3, #0
 80048ea:	f369 221f 	bfi	r2, r9, #8, #24
 80048ee:	f8c4 8018 	str.w	r8, [r4, #24]
 80048f2:	60e3      	str	r3, [r4, #12]
 80048f4:	3501      	adds	r5, #1
 80048f6:	f10b 0b1c 	add.w	fp, fp, #28
 80048fa:	6162      	str	r2, [r4, #20]
 80048fc:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8004900:	42ab      	cmp	r3, r5
 8004902:	b2aa      	uxth	r2, r5
 8004904:	d929      	bls.n	800495a <ai_platform_outputs_get+0x15e>
 8004906:	f8da 3010 	ldr.w	r3, [sl, #16]
 800490a:	00e9      	lsls	r1, r5, #3
 800490c:	9101      	str	r1, [sp, #4]
 800490e:	b323      	cbz	r3, 800495a <ai_platform_outputs_get+0x15e>
 8004910:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 8004914:	b30e      	cbz	r6, 800495a <ai_platform_outputs_get+0x15e>
 8004916:	f8da 3014 	ldr.w	r3, [sl, #20]
 800491a:	69b2      	ldr	r2, [r6, #24]
 800491c:	f8d6 800c 	ldr.w	r8, [r6, #12]
 8004920:	6810      	ldr	r0, [r2, #0]
 8004922:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 8004926:	68b3      	ldr	r3, [r6, #8]
 8004928:	f3c3 2917 	ubfx	r9, r3, #8, #24
 800492c:	f003 f818 	bl	8007960 <ai_array_to_buffer_fmt>
 8004930:	69b1      	ldr	r1, [r6, #24]
 8004932:	4684      	mov	ip, r0
 8004934:	eb07 00c5 	add.w	r0, r7, r5, lsl #3
 8004938:	688a      	ldr	r2, [r1, #8]
 800493a:	445c      	add	r4, fp
 800493c:	2800      	cmp	r0, #0
 800493e:	d0ca      	beq.n	80048d6 <ai_platform_outputs_get+0xda>
 8004940:	2100      	movs	r1, #0
 8004942:	f847 1035 	str.w	r1, [r7, r5, lsl #3]
 8004946:	6831      	ldr	r1, [r6, #0]
 8004948:	6041      	str	r1, [r0, #4]
 800494a:	b111      	cbz	r1, 8004952 <ai_platform_outputs_get+0x156>
 800494c:	8849      	ldrh	r1, [r1, #2]
 800494e:	2900      	cmp	r1, #0
 8004950:	d1bd      	bne.n	80048ce <ai_platform_outputs_get+0xd2>
 8004952:	69b1      	ldr	r1, [r6, #24]
 8004954:	2000      	movs	r0, #0
 8004956:	e7be      	b.n	80048d6 <ai_platform_outputs_get+0xda>
 8004958:	e7fe      	b.n	8004958 <ai_platform_outputs_get+0x15c>
 800495a:	9f03      	ldr	r7, [sp, #12]
 800495c:	b14a      	cbz	r2, 8004972 <ai_platform_outputs_get+0x176>
 800495e:	f8da 3014 	ldr.w	r3, [sl, #20]
 8004962:	6858      	ldr	r0, [r3, #4]
 8004964:	9b02      	ldr	r3, [sp, #8]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d096      	beq.n	8004898 <ai_platform_outputs_get+0x9c>
 800496a:	801a      	strh	r2, [r3, #0]
 800496c:	b005      	add	sp, #20
 800496e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004972:	2218      	movs	r2, #24
 8004974:	2111      	movs	r1, #17
 8004976:	f107 0010 	add.w	r0, r7, #16
 800497a:	f000 fce7 	bl	800534c <core_set_error>
 800497e:	2200      	movs	r2, #0
 8004980:	4610      	mov	r0, r2
 8004982:	e7ef      	b.n	8004964 <ai_platform_outputs_get+0x168>
 8004984:	a1c00100 	.word	0xa1c00100
 8004988:	e0042000 	.word	0xe0042000
 800498c:	58024000 	.word	0x58024000
 8004990:	f407a5c2 	.word	0xf407a5c2
 8004994:	b5e8b5cd 	.word	0xb5e8b5cd
 8004998:	40023000 	.word	0x40023000

0800499c <ai_platform_network_create>:
 800499c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80049a0:	b083      	sub	sp, #12
 80049a2:	4606      	mov	r6, r0
 80049a4:	f89d 8028 	ldrb.w	r8, [sp, #40]	; 0x28
 80049a8:	f89d 902c 	ldrb.w	r9, [sp, #44]	; 0x2c
 80049ac:	4615      	mov	r5, r2
 80049ae:	461f      	mov	r7, r3
 80049b0:	f7ff fd0c 	bl	80043cc <_ai_platform_acquire_crc>
 80049b4:	b188      	cbz	r0, 80049da <ai_platform_network_create+0x3e>
 80049b6:	4a5d      	ldr	r2, [pc, #372]	; (8004b2c <ai_platform_network_create+0x190>)
 80049b8:	6812      	ldr	r2, [r2, #0]
 80049ba:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 80049be:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80049c2:	4603      	mov	r3, r0
 80049c4:	d00e      	beq.n	80049e4 <ai_platform_network_create+0x48>
 80049c6:	4a5a      	ldr	r2, [pc, #360]	; (8004b30 <ai_platform_network_create+0x194>)
 80049c8:	2118      	movs	r1, #24
 80049ca:	f8c2 1c08 	str.w	r1, [r2, #3080]	; 0xc08
 80049ce:	f8d2 1c08 	ldr.w	r1, [r2, #3080]	; 0xc08
 80049d2:	2918      	cmp	r1, #24
 80049d4:	d018      	beq.n	8004a08 <ai_platform_network_create+0x6c>
 80049d6:	f7ff fcfb 	bl	80043d0 <_ai_platform_release_crc>
 80049da:	f244 1033 	movw	r0, #16691	; 0x4133
 80049de:	b003      	add	sp, #12
 80049e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80049e4:	4a53      	ldr	r2, [pc, #332]	; (8004b34 <ai_platform_network_create+0x198>)
 80049e6:	2101      	movs	r1, #1
 80049e8:	6091      	str	r1, [r2, #8]
 80049ea:	2114      	movs	r1, #20
 80049ec:	e001      	b.n	80049f2 <ai_platform_network_create+0x56>
 80049ee:	3901      	subs	r1, #1
 80049f0:	d002      	beq.n	80049f8 <ai_platform_network_create+0x5c>
 80049f2:	6894      	ldr	r4, [r2, #8]
 80049f4:	2c00      	cmp	r4, #0
 80049f6:	d1fa      	bne.n	80049ee <ai_platform_network_create+0x52>
 80049f8:	4a4e      	ldr	r2, [pc, #312]	; (8004b34 <ai_platform_network_create+0x198>)
 80049fa:	6891      	ldr	r1, [r2, #8]
 80049fc:	b911      	cbnz	r1, 8004a04 <ai_platform_network_create+0x68>
 80049fe:	6812      	ldr	r2, [r2, #0]
 8004a00:	3201      	adds	r2, #1
 8004a02:	d008      	beq.n	8004a16 <ai_platform_network_create+0x7a>
 8004a04:	4618      	mov	r0, r3
 8004a06:	e7e6      	b.n	80049d6 <ai_platform_network_create+0x3a>
 8004a08:	2101      	movs	r1, #1
 8004a0a:	f8c2 1c08 	str.w	r1, [r2, #3080]	; 0xc08
 8004a0e:	f8d2 1c08 	ldr.w	r1, [r2, #3080]	; 0xc08
 8004a12:	2900      	cmp	r1, #0
 8004a14:	d1fb      	bne.n	8004a0e <ai_platform_network_create+0x72>
 8004a16:	4618      	mov	r0, r3
 8004a18:	f7ff fcda 	bl	80043d0 <_ai_platform_release_crc>
 8004a1c:	f7ff fcd6 	bl	80043cc <_ai_platform_acquire_crc>
 8004a20:	4b42      	ldr	r3, [pc, #264]	; (8004b2c <ai_platform_network_create+0x190>)
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004a28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a2c:	d010      	beq.n	8004a50 <ai_platform_network_create+0xb4>
 8004a2e:	4b40      	ldr	r3, [pc, #256]	; (8004b30 <ai_platform_network_create+0x194>)
 8004a30:	2201      	movs	r2, #1
 8004a32:	f8c3 2c08 	str.w	r2, [r3, #3080]	; 0xc08
 8004a36:	f8d3 1c08 	ldr.w	r1, [r3, #3080]	; 0xc08
 8004a3a:	2900      	cmp	r1, #0
 8004a3c:	d1fb      	bne.n	8004a36 <ai_platform_network_create+0x9a>
 8004a3e:	4a3e      	ldr	r2, [pc, #248]	; (8004b38 <ai_platform_network_create+0x19c>)
 8004a40:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
 8004a44:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	; 0xc00
 8004a48:	4b3c      	ldr	r3, [pc, #240]	; (8004b3c <ai_platform_network_create+0x1a0>)
 8004a4a:	429a      	cmp	r2, r3
 8004a4c:	d00c      	beq.n	8004a68 <ai_platform_network_create+0xcc>
 8004a4e:	e7fe      	b.n	8004a4e <ai_platform_network_create+0xb2>
 8004a50:	4a38      	ldr	r2, [pc, #224]	; (8004b34 <ai_platform_network_create+0x198>)
 8004a52:	2301      	movs	r3, #1
 8004a54:	6093      	str	r3, [r2, #8]
 8004a56:	6893      	ldr	r3, [r2, #8]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d1fc      	bne.n	8004a56 <ai_platform_network_create+0xba>
 8004a5c:	4b36      	ldr	r3, [pc, #216]	; (8004b38 <ai_platform_network_create+0x19c>)
 8004a5e:	6013      	str	r3, [r2, #0]
 8004a60:	6812      	ldr	r2, [r2, #0]
 8004a62:	4b36      	ldr	r3, [pc, #216]	; (8004b3c <ai_platform_network_create+0x1a0>)
 8004a64:	429a      	cmp	r2, r3
 8004a66:	d122      	bne.n	8004aae <ai_platform_network_create+0x112>
 8004a68:	f7ff fcb2 	bl	80043d0 <_ai_platform_release_crc>
 8004a6c:	b38e      	cbz	r6, 8004ad2 <ai_platform_network_create+0x136>
 8004a6e:	4b34      	ldr	r3, [pc, #208]	; (8004b40 <ai_platform_network_create+0x1a4>)
 8004a70:	602b      	str	r3, [r5, #0]
 8004a72:	6035      	str	r5, [r6, #0]
 8004a74:	f000 fc62 	bl	800533c <core_init>
 8004a78:	b1d0      	cbz	r0, 8004ab0 <ai_platform_network_create+0x114>
 8004a7a:	f7ff fca7 	bl	80043cc <_ai_platform_acquire_crc>
 8004a7e:	4b2b      	ldr	r3, [pc, #172]	; (8004b2c <ai_platform_network_create+0x190>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004a86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a8a:	d025      	beq.n	8004ad8 <ai_platform_network_create+0x13c>
 8004a8c:	4a28      	ldr	r2, [pc, #160]	; (8004b30 <ai_platform_network_create+0x194>)
 8004a8e:	2301      	movs	r3, #1
 8004a90:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8004a94:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d1fb      	bne.n	8004a94 <ai_platform_network_create+0xf8>
 8004a9c:	4b26      	ldr	r3, [pc, #152]	; (8004b38 <ai_platform_network_create+0x19c>)
 8004a9e:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8004aa2:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8004aa6:	4b25      	ldr	r3, [pc, #148]	; (8004b3c <ai_platform_network_create+0x1a0>)
 8004aa8:	429a      	cmp	r2, r3
 8004aaa:	d022      	beq.n	8004af2 <ai_platform_network_create+0x156>
 8004aac:	e7fe      	b.n	8004aac <ai_platform_network_create+0x110>
 8004aae:	e7fe      	b.n	8004aae <ai_platform_network_create+0x112>
 8004ab0:	2430      	movs	r4, #48	; 0x30
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	6033      	str	r3, [r6, #0]
 8004ab6:	2610      	movs	r6, #16
 8004ab8:	464a      	mov	r2, r9
 8004aba:	4641      	mov	r1, r8
 8004abc:	4638      	mov	r0, r7
 8004abe:	f7ff fc19 	bl	80042f4 <ai_version_get>
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	2000      	movs	r0, #0
 8004ac6:	f364 0007 	bfi	r0, r4, #0, #8
 8004aca:	64ab      	str	r3, [r5, #72]	; 0x48
 8004acc:	f366 201f 	bfi	r0, r6, #8, #24
 8004ad0:	e785      	b.n	80049de <ai_platform_network_create+0x42>
 8004ad2:	f241 0010 	movw	r0, #4112	; 0x1010
 8004ad6:	e782      	b.n	80049de <ai_platform_network_create+0x42>
 8004ad8:	4a16      	ldr	r2, [pc, #88]	; (8004b34 <ai_platform_network_create+0x198>)
 8004ada:	2301      	movs	r3, #1
 8004adc:	6093      	str	r3, [r2, #8]
 8004ade:	6893      	ldr	r3, [r2, #8]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d1fc      	bne.n	8004ade <ai_platform_network_create+0x142>
 8004ae4:	4b14      	ldr	r3, [pc, #80]	; (8004b38 <ai_platform_network_create+0x19c>)
 8004ae6:	6013      	str	r3, [r2, #0]
 8004ae8:	6812      	ldr	r2, [r2, #0]
 8004aea:	4b14      	ldr	r3, [pc, #80]	; (8004b3c <ai_platform_network_create+0x1a0>)
 8004aec:	429a      	cmp	r2, r3
 8004aee:	d000      	beq.n	8004af2 <ai_platform_network_create+0x156>
 8004af0:	e7fe      	b.n	8004af0 <ai_platform_network_create+0x154>
 8004af2:	f7ff fc6d 	bl	80043d0 <_ai_platform_release_crc>
 8004af6:	2200      	movs	r2, #0
 8004af8:	4641      	mov	r1, r8
 8004afa:	4638      	mov	r0, r7
 8004afc:	f7ff fbfa 	bl	80042f4 <ai_version_get>
 8004b00:	2200      	movs	r2, #0
 8004b02:	4604      	mov	r4, r0
 8004b04:	2105      	movs	r1, #5
 8004b06:	2001      	movs	r0, #1
 8004b08:	f7ff fbf4 	bl	80042f4 <ai_version_get>
 8004b0c:	4284      	cmp	r4, r0
 8004b0e:	d001      	beq.n	8004b14 <ai_platform_network_create+0x178>
 8004b10:	2401      	movs	r4, #1
 8004b12:	e7ce      	b.n	8004ab2 <ai_platform_network_create+0x116>
 8004b14:	4b0b      	ldr	r3, [pc, #44]	; (8004b44 <ai_platform_network_create+0x1a8>)
 8004b16:	9301      	str	r3, [sp, #4]
 8004b18:	a801      	add	r0, sp, #4
 8004b1a:	f000 fc23 	bl	8005364 <ai_check_custom_types>
 8004b1e:	b110      	cbz	r0, 8004b26 <ai_platform_network_create+0x18a>
 8004b20:	2600      	movs	r6, #0
 8004b22:	4634      	mov	r4, r6
 8004b24:	e7c8      	b.n	8004ab8 <ai_platform_network_create+0x11c>
 8004b26:	2402      	movs	r4, #2
 8004b28:	e7c3      	b.n	8004ab2 <ai_platform_network_create+0x116>
 8004b2a:	bf00      	nop
 8004b2c:	e0042000 	.word	0xe0042000
 8004b30:	58024000 	.word	0x58024000
 8004b34:	40023000 	.word	0x40023000
 8004b38:	f407a5c2 	.word	0xf407a5c2
 8004b3c:	b5e8b5cd 	.word	0xb5e8b5cd
 8004b40:	a1c00100 	.word	0xa1c00100
 8004b44:	84048403 	.word	0x84048403

08004b48 <ai_platform_network_init>:
 8004b48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004b4c:	b1f8      	cbz	r0, 8004b8e <ai_platform_network_init+0x46>
 8004b4e:	4b6e      	ldr	r3, [pc, #440]	; (8004d08 <ai_platform_network_init+0x1c0>)
 8004b50:	6802      	ldr	r2, [r0, #0]
 8004b52:	429a      	cmp	r2, r3
 8004b54:	4604      	mov	r4, r0
 8004b56:	d11a      	bne.n	8004b8e <ai_platform_network_init+0x46>
 8004b58:	460e      	mov	r6, r1
 8004b5a:	f7ff fc37 	bl	80043cc <_ai_platform_acquire_crc>
 8004b5e:	4b6b      	ldr	r3, [pc, #428]	; (8004d0c <ai_platform_network_init+0x1c4>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004b66:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b6a:	d03d      	beq.n	8004be8 <ai_platform_network_init+0xa0>
 8004b6c:	4a68      	ldr	r2, [pc, #416]	; (8004d10 <ai_platform_network_init+0x1c8>)
 8004b6e:	2301      	movs	r3, #1
 8004b70:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8004b74:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d1fb      	bne.n	8004b74 <ai_platform_network_init+0x2c>
 8004b7c:	4b65      	ldr	r3, [pc, #404]	; (8004d14 <ai_platform_network_init+0x1cc>)
 8004b7e:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8004b82:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8004b86:	4b64      	ldr	r3, [pc, #400]	; (8004d18 <ai_platform_network_init+0x1d0>)
 8004b88:	429a      	cmp	r2, r3
 8004b8a:	d039      	beq.n	8004c00 <ai_platform_network_init+0xb8>
 8004b8c:	e7fe      	b.n	8004b8c <ai_platform_network_init+0x44>
 8004b8e:	f7ff fc1d 	bl	80043cc <_ai_platform_acquire_crc>
 8004b92:	4b5e      	ldr	r3, [pc, #376]	; (8004d0c <ai_platform_network_init+0x1c4>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004b9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b9e:	d010      	beq.n	8004bc2 <ai_platform_network_init+0x7a>
 8004ba0:	4a5b      	ldr	r2, [pc, #364]	; (8004d10 <ai_platform_network_init+0x1c8>)
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8004ba8:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d1fb      	bne.n	8004ba8 <ai_platform_network_init+0x60>
 8004bb0:	4b58      	ldr	r3, [pc, #352]	; (8004d14 <ai_platform_network_init+0x1cc>)
 8004bb2:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8004bb6:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8004bba:	4b57      	ldr	r3, [pc, #348]	; (8004d18 <ai_platform_network_init+0x1d0>)
 8004bbc:	429a      	cmp	r2, r3
 8004bbe:	d00d      	beq.n	8004bdc <ai_platform_network_init+0x94>
 8004bc0:	e7fe      	b.n	8004bc0 <ai_platform_network_init+0x78>
 8004bc2:	4a56      	ldr	r2, [pc, #344]	; (8004d1c <ai_platform_network_init+0x1d4>)
 8004bc4:	2301      	movs	r3, #1
 8004bc6:	6093      	str	r3, [r2, #8]
 8004bc8:	6893      	ldr	r3, [r2, #8]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d1fc      	bne.n	8004bc8 <ai_platform_network_init+0x80>
 8004bce:	4b51      	ldr	r3, [pc, #324]	; (8004d14 <ai_platform_network_init+0x1cc>)
 8004bd0:	6013      	str	r3, [r2, #0]
 8004bd2:	6812      	ldr	r2, [r2, #0]
 8004bd4:	4b50      	ldr	r3, [pc, #320]	; (8004d18 <ai_platform_network_init+0x1d0>)
 8004bd6:	429a      	cmp	r2, r3
 8004bd8:	d000      	beq.n	8004bdc <ai_platform_network_init+0x94>
 8004bda:	e7fe      	b.n	8004bda <ai_platform_network_init+0x92>
 8004bdc:	f7ff fbf8 	bl	80043d0 <_ai_platform_release_crc>
 8004be0:	2600      	movs	r6, #0
 8004be2:	4630      	mov	r0, r6
 8004be4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004be8:	4a4c      	ldr	r2, [pc, #304]	; (8004d1c <ai_platform_network_init+0x1d4>)
 8004bea:	2301      	movs	r3, #1
 8004bec:	6093      	str	r3, [r2, #8]
 8004bee:	6893      	ldr	r3, [r2, #8]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d1fc      	bne.n	8004bee <ai_platform_network_init+0xa6>
 8004bf4:	4b47      	ldr	r3, [pc, #284]	; (8004d14 <ai_platform_network_init+0x1cc>)
 8004bf6:	6013      	str	r3, [r2, #0]
 8004bf8:	6812      	ldr	r2, [r2, #0]
 8004bfa:	4b47      	ldr	r3, [pc, #284]	; (8004d18 <ai_platform_network_init+0x1d0>)
 8004bfc:	429a      	cmp	r2, r3
 8004bfe:	d11c      	bne.n	8004c3a <ai_platform_network_init+0xf2>
 8004c00:	f7ff fbe6 	bl	80043d0 <_ai_platform_release_crc>
 8004c04:	2e00      	cmp	r6, #0
 8004c06:	d06f      	beq.n	8004ce8 <ai_platform_network_init+0x1a0>
 8004c08:	4b45      	ldr	r3, [pc, #276]	; (8004d20 <ai_platform_network_init+0x1d8>)
 8004c0a:	6832      	ldr	r2, [r6, #0]
 8004c0c:	429a      	cmp	r2, r3
 8004c0e:	d115      	bne.n	8004c3c <ai_platform_network_init+0xf4>
 8004c10:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 8004c14:	6933      	ldr	r3, [r6, #16]
 8004c16:	f8b6 e00c 	ldrh.w	lr, [r6, #12]
 8004c1a:	89f7      	ldrh	r7, [r6, #14]
 8004c1c:	62a3      	str	r3, [r4, #40]	; 0x28
 8004c1e:	e9c4 2107 	strd	r2, r1, [r4, #28]
 8004c22:	2303      	movs	r3, #3
 8004c24:	84e7      	strh	r7, [r4, #38]	; 0x26
 8004c26:	f8a4 e024 	strh.w	lr, [r4, #36]	; 0x24
 8004c2a:	60e3      	str	r3, [r4, #12]
 8004c2c:	4620      	mov	r0, r4
 8004c2e:	4626      	mov	r6, r4
 8004c30:	f000 fbc2 	bl	80053b8 <ai_layers_init_all>
 8004c34:	4630      	mov	r0, r6
 8004c36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004c3a:	e7fe      	b.n	8004c3a <ai_platform_network_init+0xf2>
 8004c3c:	2101      	movs	r1, #1
 8004c3e:	4630      	mov	r0, r6
 8004c40:	4635      	mov	r5, r6
 8004c42:	6876      	ldr	r6, [r6, #4]
 8004c44:	f7ff fb74 	bl	8004330 <ai_buffer_get_size>
 8004c48:	f105 081c 	add.w	r8, r5, #28
 8004c4c:	4681      	mov	r9, r0
 8004c4e:	2101      	movs	r1, #1
 8004c50:	4640      	mov	r0, r8
 8004c52:	6a2f      	ldr	r7, [r5, #32]
 8004c54:	f7ff fb6c 	bl	8004330 <ai_buffer_get_size>
 8004c58:	f1b9 0f00 	cmp.w	r9, #0
 8004c5c:	d025      	beq.n	8004caa <ai_platform_network_init+0x162>
 8004c5e:	2201      	movs	r2, #1
 8004c60:	4696      	mov	lr, r2
 8004c62:	bb30      	cbnz	r0, 8004cb2 <ai_platform_network_init+0x16a>
 8004c64:	4680      	mov	r8, r0
 8004c66:	4607      	mov	r7, r0
 8004c68:	b376      	cbz	r6, 8004cc8 <ai_platform_network_init+0x180>
 8004c6a:	8be3      	ldrh	r3, [r4, #30]
 8004c6c:	4573      	cmp	r3, lr
 8004c6e:	d323      	bcc.n	8004cb8 <ai_platform_network_init+0x170>
 8004c70:	b142      	cbz	r2, 8004c84 <ai_platform_network_init+0x13c>
 8004c72:	46ac      	mov	ip, r5
 8004c74:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8004c78:	6a25      	ldr	r5, [r4, #32]
 8004c7a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004c7c:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8004c80:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8004c84:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8004c86:	f8a4 e01e 	strh.w	lr, [r4, #30]
 8004c8a:	2600      	movs	r6, #0
 8004c8c:	42bb      	cmp	r3, r7
 8004c8e:	83a6      	strh	r6, [r4, #28]
 8004c90:	d323      	bcc.n	8004cda <ai_platform_network_init+0x192>
 8004c92:	b37f      	cbz	r7, 8004cf4 <ai_platform_network_init+0x1ac>
 8004c94:	46c4      	mov	ip, r8
 8004c96:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8004c9a:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8004c9c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004c9e:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8004ca2:	46b6      	mov	lr, r6
 8004ca4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8004ca8:	e7bb      	b.n	8004c22 <ai_platform_network_init+0xda>
 8004caa:	464a      	mov	r2, r9
 8004cac:	46ce      	mov	lr, r9
 8004cae:	464d      	mov	r5, r9
 8004cb0:	e7d7      	b.n	8004c62 <ai_platform_network_init+0x11a>
 8004cb2:	b30f      	cbz	r7, 8004cf8 <ai_platform_network_init+0x1b0>
 8004cb4:	2701      	movs	r7, #1
 8004cb6:	e7d7      	b.n	8004c68 <ai_platform_network_init+0x120>
 8004cb8:	2212      	movs	r2, #18
 8004cba:	2116      	movs	r1, #22
 8004cbc:	f104 0010 	add.w	r0, r4, #16
 8004cc0:	f000 fb44 	bl	800534c <core_set_error>
 8004cc4:	2600      	movs	r6, #0
 8004cc6:	e78c      	b.n	8004be2 <ai_platform_network_init+0x9a>
 8004cc8:	f1b9 0f00 	cmp.w	r9, #0
 8004ccc:	d0cd      	beq.n	8004c6a <ai_platform_network_init+0x122>
 8004cce:	2110      	movs	r1, #16
 8004cd0:	2212      	movs	r2, #18
 8004cd2:	1860      	adds	r0, r4, r1
 8004cd4:	f000 fb3a 	bl	800534c <core_set_error>
 8004cd8:	e783      	b.n	8004be2 <ai_platform_network_init+0x9a>
 8004cda:	2213      	movs	r2, #19
 8004cdc:	2116      	movs	r1, #22
 8004cde:	f104 0010 	add.w	r0, r4, #16
 8004ce2:	f000 fb33 	bl	800534c <core_set_error>
 8004ce6:	e77c      	b.n	8004be2 <ai_platform_network_init+0x9a>
 8004ce8:	2110      	movs	r1, #16
 8004cea:	2211      	movs	r2, #17
 8004cec:	1860      	adds	r0, r4, r1
 8004cee:	f000 fb2d 	bl	800534c <core_set_error>
 8004cf2:	e776      	b.n	8004be2 <ai_platform_network_init+0x9a>
 8004cf4:	46be      	mov	lr, r7
 8004cf6:	e794      	b.n	8004c22 <ai_platform_network_init+0xda>
 8004cf8:	2110      	movs	r1, #16
 8004cfa:	2213      	movs	r2, #19
 8004cfc:	1860      	adds	r0, r4, r1
 8004cfe:	f000 fb25 	bl	800534c <core_set_error>
 8004d02:	463e      	mov	r6, r7
 8004d04:	e76d      	b.n	8004be2 <ai_platform_network_init+0x9a>
 8004d06:	bf00      	nop
 8004d08:	a1c00100 	.word	0xa1c00100
 8004d0c:	e0042000 	.word	0xe0042000
 8004d10:	58024000 	.word	0x58024000
 8004d14:	f407a5c2 	.word	0xf407a5c2
 8004d18:	b5e8b5cd 	.word	0xb5e8b5cd
 8004d1c:	40023000 	.word	0x40023000
 8004d20:	a1facade 	.word	0xa1facade

08004d24 <ai_platform_network_post_init>:
 8004d24:	b538      	push	{r3, r4, r5, lr}
 8004d26:	b1f0      	cbz	r0, 8004d66 <ai_platform_network_post_init+0x42>
 8004d28:	4b3c      	ldr	r3, [pc, #240]	; (8004e1c <ai_platform_network_post_init+0xf8>)
 8004d2a:	6802      	ldr	r2, [r0, #0]
 8004d2c:	429a      	cmp	r2, r3
 8004d2e:	4604      	mov	r4, r0
 8004d30:	d119      	bne.n	8004d66 <ai_platform_network_post_init+0x42>
 8004d32:	f7ff fb4b 	bl	80043cc <_ai_platform_acquire_crc>
 8004d36:	4b3a      	ldr	r3, [pc, #232]	; (8004e20 <ai_platform_network_post_init+0xfc>)
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004d3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d42:	d03b      	beq.n	8004dbc <ai_platform_network_post_init+0x98>
 8004d44:	4a37      	ldr	r2, [pc, #220]	; (8004e24 <ai_platform_network_post_init+0x100>)
 8004d46:	2301      	movs	r3, #1
 8004d48:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8004d4c:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d1fb      	bne.n	8004d4c <ai_platform_network_post_init+0x28>
 8004d54:	4b34      	ldr	r3, [pc, #208]	; (8004e28 <ai_platform_network_post_init+0x104>)
 8004d56:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8004d5a:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8004d5e:	4b33      	ldr	r3, [pc, #204]	; (8004e2c <ai_platform_network_post_init+0x108>)
 8004d60:	429a      	cmp	r2, r3
 8004d62:	d037      	beq.n	8004dd4 <ai_platform_network_post_init+0xb0>
 8004d64:	e7fe      	b.n	8004d64 <ai_platform_network_post_init+0x40>
 8004d66:	f7ff fb31 	bl	80043cc <_ai_platform_acquire_crc>
 8004d6a:	4b2d      	ldr	r3, [pc, #180]	; (8004e20 <ai_platform_network_post_init+0xfc>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004d72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d76:	d010      	beq.n	8004d9a <ai_platform_network_post_init+0x76>
 8004d78:	4a2a      	ldr	r2, [pc, #168]	; (8004e24 <ai_platform_network_post_init+0x100>)
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8004d80:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d1fb      	bne.n	8004d80 <ai_platform_network_post_init+0x5c>
 8004d88:	4b27      	ldr	r3, [pc, #156]	; (8004e28 <ai_platform_network_post_init+0x104>)
 8004d8a:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8004d8e:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8004d92:	4b26      	ldr	r3, [pc, #152]	; (8004e2c <ai_platform_network_post_init+0x108>)
 8004d94:	429a      	cmp	r2, r3
 8004d96:	d00d      	beq.n	8004db4 <ai_platform_network_post_init+0x90>
 8004d98:	e7fe      	b.n	8004d98 <ai_platform_network_post_init+0x74>
 8004d9a:	4a25      	ldr	r2, [pc, #148]	; (8004e30 <ai_platform_network_post_init+0x10c>)
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	6093      	str	r3, [r2, #8]
 8004da0:	6893      	ldr	r3, [r2, #8]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d1fc      	bne.n	8004da0 <ai_platform_network_post_init+0x7c>
 8004da6:	4b20      	ldr	r3, [pc, #128]	; (8004e28 <ai_platform_network_post_init+0x104>)
 8004da8:	6013      	str	r3, [r2, #0]
 8004daa:	6812      	ldr	r2, [r2, #0]
 8004dac:	4b1f      	ldr	r3, [pc, #124]	; (8004e2c <ai_platform_network_post_init+0x108>)
 8004dae:	429a      	cmp	r2, r3
 8004db0:	d000      	beq.n	8004db4 <ai_platform_network_post_init+0x90>
 8004db2:	e7fe      	b.n	8004db2 <ai_platform_network_post_init+0x8e>
 8004db4:	f7ff fb0c 	bl	80043d0 <_ai_platform_release_crc>
 8004db8:	2000      	movs	r0, #0
 8004dba:	bd38      	pop	{r3, r4, r5, pc}
 8004dbc:	4a1c      	ldr	r2, [pc, #112]	; (8004e30 <ai_platform_network_post_init+0x10c>)
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	6093      	str	r3, [r2, #8]
 8004dc2:	6893      	ldr	r3, [r2, #8]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d1fc      	bne.n	8004dc2 <ai_platform_network_post_init+0x9e>
 8004dc8:	4b17      	ldr	r3, [pc, #92]	; (8004e28 <ai_platform_network_post_init+0x104>)
 8004dca:	6013      	str	r3, [r2, #0]
 8004dcc:	6812      	ldr	r2, [r2, #0]
 8004dce:	4b17      	ldr	r3, [pc, #92]	; (8004e2c <ai_platform_network_post_init+0x108>)
 8004dd0:	429a      	cmp	r2, r3
 8004dd2:	d11a      	bne.n	8004e0a <ai_platform_network_post_init+0xe6>
 8004dd4:	f7ff fafc 	bl	80043d0 <_ai_platform_release_crc>
 8004dd8:	68e3      	ldr	r3, [r4, #12]
 8004dda:	f013 0502 	ands.w	r5, r3, #2
 8004dde:	d015      	beq.n	8004e0c <ai_platform_network_post_init+0xe8>
 8004de0:	4620      	mov	r0, r4
 8004de2:	f000 faf7 	bl	80053d4 <ai_layers_post_init_all>
 8004de6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004de8:	b16b      	cbz	r3, 8004e06 <ai_platform_network_post_init+0xe2>
 8004dea:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8004dec:	e007      	b.n	8004dfe <ai_platform_network_post_init+0xda>
 8004dee:	e9d4 320f 	ldrd	r3, r2, [r4, #60]	; 0x3c
 8004df2:	4798      	blx	r3
 8004df4:	692b      	ldr	r3, [r5, #16]
 8004df6:	42ab      	cmp	r3, r5
 8004df8:	d005      	beq.n	8004e06 <ai_platform_network_post_init+0xe2>
 8004dfa:	b123      	cbz	r3, 8004e06 <ai_platform_network_post_init+0xe2>
 8004dfc:	461d      	mov	r5, r3
 8004dfe:	4629      	mov	r1, r5
 8004e00:	2000      	movs	r0, #0
 8004e02:	2d00      	cmp	r5, #0
 8004e04:	d1f3      	bne.n	8004dee <ai_platform_network_post_init+0xca>
 8004e06:	2001      	movs	r0, #1
 8004e08:	bd38      	pop	{r3, r4, r5, pc}
 8004e0a:	e7fe      	b.n	8004e0a <ai_platform_network_post_init+0xe6>
 8004e0c:	2210      	movs	r2, #16
 8004e0e:	2111      	movs	r1, #17
 8004e10:	18a0      	adds	r0, r4, r2
 8004e12:	f000 fa9b 	bl	800534c <core_set_error>
 8004e16:	4628      	mov	r0, r5
 8004e18:	bd38      	pop	{r3, r4, r5, pc}
 8004e1a:	bf00      	nop
 8004e1c:	a1c00100 	.word	0xa1c00100
 8004e20:	e0042000 	.word	0xe0042000
 8004e24:	58024000 	.word	0x58024000
 8004e28:	f407a5c2 	.word	0xf407a5c2
 8004e2c:	b5e8b5cd 	.word	0xb5e8b5cd
 8004e30:	40023000 	.word	0x40023000

08004e34 <ai_platform_network_process>:
 8004e34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e38:	460e      	mov	r6, r1
 8004e3a:	b085      	sub	sp, #20
 8004e3c:	4693      	mov	fp, r2
 8004e3e:	4605      	mov	r5, r0
 8004e40:	b120      	cbz	r0, 8004e4c <ai_platform_network_process+0x18>
 8004e42:	4bb8      	ldr	r3, [pc, #736]	; (8005124 <ai_platform_network_process+0x2f0>)
 8004e44:	6802      	ldr	r2, [r0, #0]
 8004e46:	429a      	cmp	r2, r3
 8004e48:	bf18      	it	ne
 8004e4a:	2500      	movne	r5, #0
 8004e4c:	f7ff fabe 	bl	80043cc <_ai_platform_acquire_crc>
 8004e50:	4bb5      	ldr	r3, [pc, #724]	; (8005128 <ai_platform_network_process+0x2f4>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004e58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e5c:	d010      	beq.n	8004e80 <ai_platform_network_process+0x4c>
 8004e5e:	4ab3      	ldr	r2, [pc, #716]	; (800512c <ai_platform_network_process+0x2f8>)
 8004e60:	2301      	movs	r3, #1
 8004e62:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8004e66:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d1fb      	bne.n	8004e66 <ai_platform_network_process+0x32>
 8004e6e:	4bb0      	ldr	r3, [pc, #704]	; (8005130 <ai_platform_network_process+0x2fc>)
 8004e70:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8004e74:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8004e78:	4bae      	ldr	r3, [pc, #696]	; (8005134 <ai_platform_network_process+0x300>)
 8004e7a:	429a      	cmp	r2, r3
 8004e7c:	d00d      	beq.n	8004e9a <ai_platform_network_process+0x66>
 8004e7e:	e7fe      	b.n	8004e7e <ai_platform_network_process+0x4a>
 8004e80:	4aad      	ldr	r2, [pc, #692]	; (8005138 <ai_platform_network_process+0x304>)
 8004e82:	2301      	movs	r3, #1
 8004e84:	6093      	str	r3, [r2, #8]
 8004e86:	6893      	ldr	r3, [r2, #8]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d1fc      	bne.n	8004e86 <ai_platform_network_process+0x52>
 8004e8c:	4ba8      	ldr	r3, [pc, #672]	; (8005130 <ai_platform_network_process+0x2fc>)
 8004e8e:	6013      	str	r3, [r2, #0]
 8004e90:	6812      	ldr	r2, [r2, #0]
 8004e92:	4ba8      	ldr	r3, [pc, #672]	; (8005134 <ai_platform_network_process+0x300>)
 8004e94:	429a      	cmp	r2, r3
 8004e96:	f040 812c 	bne.w	80050f2 <ai_platform_network_process+0x2be>
 8004e9a:	f7ff fa99 	bl	80043d0 <_ai_platform_release_crc>
 8004e9e:	2d00      	cmp	r5, #0
 8004ea0:	f000 8154 	beq.w	800514c <ai_platform_network_process+0x318>
 8004ea4:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	f000 8124 	beq.w	80050f4 <ai_platform_network_process+0x2c0>
 8004eac:	68eb      	ldr	r3, [r5, #12]
 8004eae:	f8d5 a030 	ldr.w	sl, [r5, #48]	; 0x30
 8004eb2:	f003 0303 	and.w	r3, r3, #3
 8004eb6:	2700      	movs	r7, #0
 8004eb8:	2b03      	cmp	r3, #3
 8004eba:	616f      	str	r7, [r5, #20]
 8004ebc:	f040 813e 	bne.w	800513c <ai_platform_network_process+0x308>
 8004ec0:	2e00      	cmp	r6, #0
 8004ec2:	f000 811d 	beq.w	8005100 <ai_platform_network_process+0x2cc>
 8004ec6:	f1ba 0f00 	cmp.w	sl, #0
 8004eca:	f000 8119 	beq.w	8005100 <ai_platform_network_process+0x2cc>
 8004ece:	f8ba 3000 	ldrh.w	r3, [sl]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	f000 8114 	beq.w	8005100 <ai_platform_network_process+0x2cc>
 8004ed8:	69b3      	ldr	r3, [r6, #24]
 8004eda:	f8cd b00c 	str.w	fp, [sp, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	e9cd 3501 	strd	r3, r5, [sp, #4]
 8004ee4:	f8da 3004 	ldr.w	r3, [sl, #4]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d072      	beq.n	8004fd2 <ai_platform_network_process+0x19e>
 8004eec:	f853 4027 	ldr.w	r4, [r3, r7, lsl #2]
 8004ef0:	2c00      	cmp	r4, #0
 8004ef2:	d06e      	beq.n	8004fd2 <ai_platform_network_process+0x19e>
 8004ef4:	f8da 3008 	ldr.w	r3, [sl, #8]
 8004ef8:	f8d3 9000 	ldr.w	r9, [r3]
 8004efc:	eb19 1807 	adds.w	r8, r9, r7, lsl #4
 8004f00:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 8004f04:	f000 81de 	beq.w	80052c4 <ai_platform_network_process+0x490>
 8004f08:	69a3      	ldr	r3, [r4, #24]
 8004f0a:	2101      	movs	r1, #1
 8004f0c:	4630      	mov	r0, r6
 8004f0e:	685d      	ldr	r5, [r3, #4]
 8004f10:	f7ff fa0e 	bl	8004330 <ai_buffer_get_size>
 8004f14:	4285      	cmp	r5, r0
 8004f16:	f0c0 811b 	bcc.w	8005150 <ai_platform_network_process+0x31c>
 8004f1a:	68e0      	ldr	r0, [r4, #12]
 8004f1c:	69b1      	ldr	r1, [r6, #24]
 8004f1e:	68c2      	ldr	r2, [r0, #12]
 8004f20:	68cb      	ldr	r3, [r1, #12]
 8004f22:	429a      	cmp	r2, r3
 8004f24:	f040 8114 	bne.w	8005150 <ai_platform_network_process+0x31c>
 8004f28:	6882      	ldr	r2, [r0, #8]
 8004f2a:	688b      	ldr	r3, [r1, #8]
 8004f2c:	429a      	cmp	r2, r3
 8004f2e:	f040 810f 	bne.w	8005150 <ai_platform_network_process+0x31c>
 8004f32:	6842      	ldr	r2, [r0, #4]
 8004f34:	684b      	ldr	r3, [r1, #4]
 8004f36:	429a      	cmp	r2, r3
 8004f38:	f040 810a 	bne.w	8005150 <ai_platform_network_process+0x31c>
 8004f3c:	69a3      	ldr	r3, [r4, #24]
 8004f3e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004f42:	f002 fda1 	bl	8007a88 <ai_array_get_data_byte_size>
 8004f46:	4605      	mov	r5, r0
 8004f48:	4620      	mov	r0, r4
 8004f4a:	f7ff f9d9 	bl	8004300 <get_tensor_byte_size>
 8004f4e:	4285      	cmp	r5, r0
 8004f50:	f0c0 80fe 	bcc.w	8005150 <ai_platform_network_process+0x31c>
 8004f54:	69a3      	ldr	r3, [r4, #24]
 8004f56:	6818      	ldr	r0, [r3, #0]
 8004f58:	f002 fd02 	bl	8007960 <ai_array_to_buffer_fmt>
 8004f5c:	6833      	ldr	r3, [r6, #0]
 8004f5e:	4058      	eors	r0, r3
 8004f60:	f030 407e 	bics.w	r0, r0, #4261412864	; 0xfe000000
 8004f64:	f040 81b9 	bne.w	80052da <ai_platform_network_process+0x4a6>
 8004f68:	6873      	ldr	r3, [r6, #4]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	f000 81ac 	beq.w	80052c8 <ai_platform_network_process+0x494>
 8004f70:	69b3      	ldr	r3, [r6, #24]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	f000 819c 	beq.w	80052b2 <ai_platform_network_process+0x47e>
 8004f7a:	9a01      	ldr	r2, [sp, #4]
 8004f7c:	429a      	cmp	r2, r3
 8004f7e:	bf38      	it	cc
 8004f80:	461a      	movcc	r2, r3
 8004f82:	4620      	mov	r0, r4
 8004f84:	9201      	str	r2, [sp, #4]
 8004f86:	f7ff f9bb 	bl	8004300 <get_tensor_byte_size>
 8004f8a:	f8c8 0008 	str.w	r0, [r8, #8]
 8004f8e:	69b3      	ldr	r3, [r6, #24]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	fb00 f303 	mul.w	r3, r0, r3
 8004f96:	f8c8 300c 	str.w	r3, [r8, #12]
 8004f9a:	6871      	ldr	r1, [r6, #4]
 8004f9c:	f8c8 1004 	str.w	r1, [r8, #4]
 8004fa0:	440b      	add	r3, r1
 8004fa2:	f849 300b 	str.w	r3, [r9, fp]
 8004fa6:	69a0      	ldr	r0, [r4, #24]
 8004fa8:	6803      	ldr	r3, [r0, #0]
 8004faa:	009a      	lsls	r2, r3, #2
 8004fac:	f107 0701 	add.w	r7, r7, #1
 8004fb0:	f106 061c 	add.w	r6, r6, #28
 8004fb4:	f100 80af 	bmi.w	8005116 <ai_platform_network_process+0x2e2>
 8004fb8:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8004fbc:	1a9b      	subs	r3, r3, r2
 8004fbe:	4419      	add	r1, r3
 8004fc0:	6081      	str	r1, [r0, #8]
 8004fc2:	69a3      	ldr	r3, [r4, #24]
 8004fc4:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8004fc8:	60da      	str	r2, [r3, #12]
 8004fca:	f8ba 3000 	ldrh.w	r3, [sl]
 8004fce:	42bb      	cmp	r3, r7
 8004fd0:	d888      	bhi.n	8004ee4 <ai_platform_network_process+0xb0>
 8004fd2:	e9dd 5b02 	ldrd	r5, fp, [sp, #8]
 8004fd6:	8daa      	ldrh	r2, [r5, #44]	; 0x2c
 8004fd8:	f1bb 0f00 	cmp.w	fp, #0
 8004fdc:	f000 8186 	beq.w	80052ec <ai_platform_network_process+0x4b8>
 8004fe0:	2a01      	cmp	r2, #1
 8004fe2:	f240 815e 	bls.w	80052a2 <ai_platform_network_process+0x46e>
 8004fe6:	f8d5 9030 	ldr.w	r9, [r5, #48]	; 0x30
 8004fea:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	f000 8157 	beq.w	80052a2 <ai_platform_network_process+0x46e>
 8004ff4:	465e      	mov	r6, fp
 8004ff6:	2700      	movs	r7, #0
 8004ff8:	462c      	mov	r4, r5
 8004ffa:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	f000 80b4 	beq.w	800516c <ai_platform_network_process+0x338>
 8005004:	f853 5027 	ldr.w	r5, [r3, r7, lsl #2]
 8005008:	2d00      	cmp	r5, #0
 800500a:	f000 80af 	beq.w	800516c <ai_platform_network_process+0x338>
 800500e:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8005012:	f8d3 8000 	ldr.w	r8, [r3]
 8005016:	eb18 1a07 	adds.w	sl, r8, r7, lsl #4
 800501a:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 800501e:	f000 8171 	beq.w	8005304 <ai_platform_network_process+0x4d0>
 8005022:	69ab      	ldr	r3, [r5, #24]
 8005024:	2101      	movs	r1, #1
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	9302      	str	r3, [sp, #8]
 800502a:	4630      	mov	r0, r6
 800502c:	f7ff f980 	bl	8004330 <ai_buffer_get_size>
 8005030:	9b02      	ldr	r3, [sp, #8]
 8005032:	4283      	cmp	r3, r0
 8005034:	f0c0 8134 	bcc.w	80052a0 <ai_platform_network_process+0x46c>
 8005038:	68e8      	ldr	r0, [r5, #12]
 800503a:	69b1      	ldr	r1, [r6, #24]
 800503c:	68c2      	ldr	r2, [r0, #12]
 800503e:	68cb      	ldr	r3, [r1, #12]
 8005040:	429a      	cmp	r2, r3
 8005042:	f040 812d 	bne.w	80052a0 <ai_platform_network_process+0x46c>
 8005046:	6882      	ldr	r2, [r0, #8]
 8005048:	688b      	ldr	r3, [r1, #8]
 800504a:	429a      	cmp	r2, r3
 800504c:	f040 8128 	bne.w	80052a0 <ai_platform_network_process+0x46c>
 8005050:	6842      	ldr	r2, [r0, #4]
 8005052:	684b      	ldr	r3, [r1, #4]
 8005054:	429a      	cmp	r2, r3
 8005056:	f040 8123 	bne.w	80052a0 <ai_platform_network_process+0x46c>
 800505a:	69ab      	ldr	r3, [r5, #24]
 800505c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005060:	f002 fd12 	bl	8007a88 <ai_array_get_data_byte_size>
 8005064:	9002      	str	r0, [sp, #8]
 8005066:	4628      	mov	r0, r5
 8005068:	f7ff f94a 	bl	8004300 <get_tensor_byte_size>
 800506c:	9b02      	ldr	r3, [sp, #8]
 800506e:	4283      	cmp	r3, r0
 8005070:	f0c0 8116 	bcc.w	80052a0 <ai_platform_network_process+0x46c>
 8005074:	69ab      	ldr	r3, [r5, #24]
 8005076:	6818      	ldr	r0, [r3, #0]
 8005078:	f002 fc72 	bl	8007960 <ai_array_to_buffer_fmt>
 800507c:	6833      	ldr	r3, [r6, #0]
 800507e:	4058      	eors	r0, r3
 8005080:	f030 407e 	bics.w	r0, r0, #4261412864	; 0xfe000000
 8005084:	f040 8136 	bne.w	80052f4 <ai_platform_network_process+0x4c0>
 8005088:	6873      	ldr	r3, [r6, #4]
 800508a:	2b00      	cmp	r3, #0
 800508c:	f000 814d 	beq.w	800532a <ai_platform_network_process+0x4f6>
 8005090:	69b3      	ldr	r3, [r6, #24]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	2b00      	cmp	r3, #0
 8005096:	f000 813f 	beq.w	8005318 <ai_platform_network_process+0x4e4>
 800509a:	9a01      	ldr	r2, [sp, #4]
 800509c:	429a      	cmp	r2, r3
 800509e:	bf38      	it	cc
 80050a0:	461a      	movcc	r2, r3
 80050a2:	4628      	mov	r0, r5
 80050a4:	9201      	str	r2, [sp, #4]
 80050a6:	f7ff f92b 	bl	8004300 <get_tensor_byte_size>
 80050aa:	f8ca 0008 	str.w	r0, [sl, #8]
 80050ae:	69b3      	ldr	r3, [r6, #24]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	fb00 f303 	mul.w	r3, r0, r3
 80050b6:	f8ca 300c 	str.w	r3, [sl, #12]
 80050ba:	6871      	ldr	r1, [r6, #4]
 80050bc:	f8ca 1004 	str.w	r1, [sl, #4]
 80050c0:	440b      	add	r3, r1
 80050c2:	f848 300b 	str.w	r3, [r8, fp]
 80050c6:	69a8      	ldr	r0, [r5, #24]
 80050c8:	6803      	ldr	r3, [r0, #0]
 80050ca:	009b      	lsls	r3, r3, #2
 80050cc:	f107 0701 	add.w	r7, r7, #1
 80050d0:	f106 061c 	add.w	r6, r6, #28
 80050d4:	d445      	bmi.n	8005162 <ai_platform_network_process+0x32e>
 80050d6:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 80050da:	1a9b      	subs	r3, r3, r2
 80050dc:	4419      	add	r1, r3
 80050de:	6081      	str	r1, [r0, #8]
 80050e0:	69ab      	ldr	r3, [r5, #24]
 80050e2:	f8da 2004 	ldr.w	r2, [sl, #4]
 80050e6:	60da      	str	r2, [r3, #12]
 80050e8:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80050ec:	429f      	cmp	r7, r3
 80050ee:	d384      	bcc.n	8004ffa <ai_platform_network_process+0x1c6>
 80050f0:	e03c      	b.n	800516c <ai_platform_network_process+0x338>
 80050f2:	e7fe      	b.n	80050f2 <ai_platform_network_process+0x2be>
 80050f4:	68ea      	ldr	r2, [r5, #12]
 80050f6:	616b      	str	r3, [r5, #20]
 80050f8:	f002 0203 	and.w	r2, r2, #3
 80050fc:	2a03      	cmp	r2, #3
 80050fe:	d11d      	bne.n	800513c <ai_platform_network_process+0x308>
 8005100:	2217      	movs	r2, #23
 8005102:	2112      	movs	r1, #18
 8005104:	f105 0010 	add.w	r0, r5, #16
 8005108:	f000 f920 	bl	800534c <core_set_error>
 800510c:	2400      	movs	r4, #0
 800510e:	4620      	mov	r0, r4
 8005110:	b005      	add	sp, #20
 8005112:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005116:	f8ba 3000 	ldrh.w	r3, [sl]
 800511a:	429f      	cmp	r7, r3
 800511c:	f4ff aee2 	bcc.w	8004ee4 <ai_platform_network_process+0xb0>
 8005120:	e757      	b.n	8004fd2 <ai_platform_network_process+0x19e>
 8005122:	bf00      	nop
 8005124:	a1c00100 	.word	0xa1c00100
 8005128:	e0042000 	.word	0xe0042000
 800512c:	58024000 	.word	0x58024000
 8005130:	f407a5c2 	.word	0xf407a5c2
 8005134:	b5e8b5cd 	.word	0xb5e8b5cd
 8005138:	40023000 	.word	0x40023000
 800513c:	2230      	movs	r2, #48	; 0x30
 800513e:	2111      	movs	r1, #17
 8005140:	f105 0010 	add.w	r0, r5, #16
 8005144:	f000 f902 	bl	800534c <core_set_error>
 8005148:	2400      	movs	r4, #0
 800514a:	e7e0      	b.n	800510e <ai_platform_network_process+0x2da>
 800514c:	462c      	mov	r4, r5
 800514e:	e7de      	b.n	800510e <ai_platform_network_process+0x2da>
 8005150:	9d02      	ldr	r5, [sp, #8]
 8005152:	2218      	movs	r2, #24
 8005154:	2112      	movs	r1, #18
 8005156:	f105 0010 	add.w	r0, r5, #16
 800515a:	f000 f8f7 	bl	800534c <core_set_error>
 800515e:	2400      	movs	r4, #0
 8005160:	e7d5      	b.n	800510e <ai_platform_network_process+0x2da>
 8005162:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8005166:	429f      	cmp	r7, r3
 8005168:	f4ff af47 	bcc.w	8004ffa <ai_platform_network_process+0x1c6>
 800516c:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8005170:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
 8005172:	82a3      	strh	r3, [r4, #20]
 8005174:	4625      	mov	r5, r4
 8005176:	2a00      	cmp	r2, #0
 8005178:	f040 808c 	bne.w	8005294 <ai_platform_network_process+0x460>
 800517c:	4616      	mov	r6, r2
 800517e:	4617      	mov	r7, r2
 8005180:	8aec      	ldrh	r4, [r5, #22]
 8005182:	429c      	cmp	r4, r3
 8005184:	bf38      	it	cc
 8005186:	46ab      	movcc	fp, r5
 8005188:	d2c1      	bcs.n	800510e <ai_platform_network_process+0x2da>
 800518a:	2e00      	cmp	r6, #0
 800518c:	d030      	beq.n	80051f0 <ai_platform_network_process+0x3bc>
 800518e:	f04f 0800 	mov.w	r8, #0
 8005192:	e014      	b.n	80051be <ai_platform_network_process+0x38a>
 8005194:	6882      	ldr	r2, [r0, #8]
 8005196:	68c5      	ldr	r5, [r0, #12]
 8005198:	6863      	ldr	r3, [r4, #4]
 800519a:	1b52      	subs	r2, r2, r5
 800519c:	4413      	add	r3, r2
 800519e:	6083      	str	r3, [r0, #8]
 80051a0:	698b      	ldr	r3, [r1, #24]
 80051a2:	6862      	ldr	r2, [r4, #4]
 80051a4:	60da      	str	r2, [r3, #12]
 80051a6:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
 80051aa:	f859 200a 	ldr.w	r2, [r9, sl]
 80051ae:	440b      	add	r3, r1
 80051b0:	4293      	cmp	r3, r2
 80051b2:	bf24      	itt	cs
 80051b4:	68e3      	ldrcs	r3, [r4, #12]
 80051b6:	1ad3      	subcs	r3, r2, r3
 80051b8:	6063      	str	r3, [r4, #4]
 80051ba:	f108 0801 	add.w	r8, r8, #1
 80051be:	8833      	ldrh	r3, [r6, #0]
 80051c0:	4543      	cmp	r3, r8
 80051c2:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 80051c6:	d913      	bls.n	80051f0 <ai_platform_network_process+0x3bc>
 80051c8:	6873      	ldr	r3, [r6, #4]
 80051ca:	b18b      	cbz	r3, 80051f0 <ai_platform_network_process+0x3bc>
 80051cc:	f853 1028 	ldr.w	r1, [r3, r8, lsl #2]
 80051d0:	b171      	cbz	r1, 80051f0 <ai_platform_network_process+0x3bc>
 80051d2:	6988      	ldr	r0, [r1, #24]
 80051d4:	68b2      	ldr	r2, [r6, #8]
 80051d6:	6803      	ldr	r3, [r0, #0]
 80051d8:	f8d2 9000 	ldr.w	r9, [r2]
 80051dc:	009d      	lsls	r5, r3, #2
 80051de:	eb09 1408 	add.w	r4, r9, r8, lsl #4
 80051e2:	d5d7      	bpl.n	8005194 <ai_platform_network_process+0x360>
 80051e4:	6881      	ldr	r1, [r0, #8]
 80051e6:	68a2      	ldr	r2, [r4, #8]
 80051e8:	6860      	ldr	r0, [r4, #4]
 80051ea:	f002 fb33 	bl	8007854 <st_int8_copy>
 80051ee:	e7da      	b.n	80051a6 <ai_platform_network_process+0x372>
 80051f0:	4658      	mov	r0, fp
 80051f2:	f000 f903 	bl	80053fc <ai_layers_forward_all>
 80051f6:	2f00      	cmp	r7, #0
 80051f8:	d03d      	beq.n	8005276 <ai_platform_network_process+0x442>
 80051fa:	2400      	movs	r4, #0
 80051fc:	e016      	b.n	800522c <ai_platform_network_process+0x3f8>
 80051fe:	e9d8 3201 	ldrd	r3, r2, [r8, #4]
 8005202:	f859 100a 	ldr.w	r1, [r9, sl]
 8005206:	4413      	add	r3, r2
 8005208:	428b      	cmp	r3, r1
 800520a:	bf24      	itt	cs
 800520c:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 8005210:	1acb      	subcs	r3, r1, r3
 8005212:	f8c8 3004 	str.w	r3, [r8, #4]
 8005216:	6981      	ldr	r1, [r0, #24]
 8005218:	e9d1 2502 	ldrd	r2, r5, [r1, #8]
 800521c:	1b52      	subs	r2, r2, r5
 800521e:	4413      	add	r3, r2
 8005220:	608b      	str	r3, [r1, #8]
 8005222:	6983      	ldr	r3, [r0, #24]
 8005224:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8005228:	60da      	str	r2, [r3, #12]
 800522a:	3401      	adds	r4, #1
 800522c:	883b      	ldrh	r3, [r7, #0]
 800522e:	42a3      	cmp	r3, r4
 8005230:	d921      	bls.n	8005276 <ai_platform_network_process+0x442>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	b1fb      	cbz	r3, 8005276 <ai_platform_network_process+0x442>
 8005236:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800523a:	b1e0      	cbz	r0, 8005276 <ai_platform_network_process+0x442>
 800523c:	68ba      	ldr	r2, [r7, #8]
 800523e:	6983      	ldr	r3, [r0, #24]
 8005240:	f8d2 9000 	ldr.w	r9, [r2]
 8005244:	681a      	ldr	r2, [r3, #0]
 8005246:	0092      	lsls	r2, r2, #2
 8005248:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 800524c:	eb09 1804 	add.w	r8, r9, r4, lsl #4
 8005250:	d5d5      	bpl.n	80051fe <ai_platform_network_process+0x3ca>
 8005252:	e9d8 1201 	ldrd	r1, r2, [r8, #4]
 8005256:	6898      	ldr	r0, [r3, #8]
 8005258:	f002 fafc 	bl	8007854 <st_int8_copy>
 800525c:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 8005260:	f859 200a 	ldr.w	r2, [r9, sl]
 8005264:	440b      	add	r3, r1
 8005266:	4293      	cmp	r3, r2
 8005268:	bf24      	itt	cs
 800526a:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 800526e:	1ad3      	subcs	r3, r2, r3
 8005270:	f8c8 3004 	str.w	r3, [r8, #4]
 8005274:	e7d9      	b.n	800522a <ai_platform_network_process+0x3f6>
 8005276:	f8bb 4016 	ldrh.w	r4, [fp, #22]
 800527a:	f8bb 3014 	ldrh.w	r3, [fp, #20]
 800527e:	3401      	adds	r4, #1
 8005280:	b2a4      	uxth	r4, r4
 8005282:	42a3      	cmp	r3, r4
 8005284:	f8ab 4016 	strh.w	r4, [fp, #22]
 8005288:	f63f af7f 	bhi.w	800518a <ai_platform_network_process+0x356>
 800528c:	4620      	mov	r0, r4
 800528e:	b005      	add	sp, #20
 8005290:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005294:	2a01      	cmp	r2, #1
 8005296:	6b2e      	ldr	r6, [r5, #48]	; 0x30
 8005298:	d03c      	beq.n	8005314 <ai_platform_network_process+0x4e0>
 800529a:	f106 070c 	add.w	r7, r6, #12
 800529e:	e76f      	b.n	8005180 <ai_platform_network_process+0x34c>
 80052a0:	4625      	mov	r5, r4
 80052a2:	2218      	movs	r2, #24
 80052a4:	2113      	movs	r1, #19
 80052a6:	f105 0010 	add.w	r0, r5, #16
 80052aa:	f000 f84f 	bl	800534c <core_set_error>
 80052ae:	2400      	movs	r4, #0
 80052b0:	e72d      	b.n	800510e <ai_platform_network_process+0x2da>
 80052b2:	9d02      	ldr	r5, [sp, #8]
 80052b4:	4604      	mov	r4, r0
 80052b6:	2221      	movs	r2, #33	; 0x21
 80052b8:	2112      	movs	r1, #18
 80052ba:	f105 0010 	add.w	r0, r5, #16
 80052be:	f000 f845 	bl	800534c <core_set_error>
 80052c2:	e724      	b.n	800510e <ai_platform_network_process+0x2da>
 80052c4:	9d02      	ldr	r5, [sp, #8]
 80052c6:	e71b      	b.n	8005100 <ai_platform_network_process+0x2cc>
 80052c8:	9d02      	ldr	r5, [sp, #8]
 80052ca:	4604      	mov	r4, r0
 80052cc:	2217      	movs	r2, #23
 80052ce:	2112      	movs	r1, #18
 80052d0:	f105 0010 	add.w	r0, r5, #16
 80052d4:	f000 f83a 	bl	800534c <core_set_error>
 80052d8:	e719      	b.n	800510e <ai_platform_network_process+0x2da>
 80052da:	9d02      	ldr	r5, [sp, #8]
 80052dc:	2219      	movs	r2, #25
 80052de:	2112      	movs	r1, #18
 80052e0:	f105 0010 	add.w	r0, r5, #16
 80052e4:	f000 f832 	bl	800534c <core_set_error>
 80052e8:	2400      	movs	r4, #0
 80052ea:	e710      	b.n	800510e <ai_platform_network_process+0x2da>
 80052ec:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 80052f0:	82ab      	strh	r3, [r5, #20]
 80052f2:	e740      	b.n	8005176 <ai_platform_network_process+0x342>
 80052f4:	f104 0010 	add.w	r0, r4, #16
 80052f8:	2219      	movs	r2, #25
 80052fa:	2113      	movs	r1, #19
 80052fc:	f000 f826 	bl	800534c <core_set_error>
 8005300:	2400      	movs	r4, #0
 8005302:	e704      	b.n	800510e <ai_platform_network_process+0x2da>
 8005304:	f104 0010 	add.w	r0, r4, #16
 8005308:	2217      	movs	r2, #23
 800530a:	2113      	movs	r1, #19
 800530c:	f000 f81e 	bl	800534c <core_set_error>
 8005310:	4654      	mov	r4, sl
 8005312:	e6fc      	b.n	800510e <ai_platform_network_process+0x2da>
 8005314:	2700      	movs	r7, #0
 8005316:	e733      	b.n	8005180 <ai_platform_network_process+0x34c>
 8005318:	4625      	mov	r5, r4
 800531a:	2221      	movs	r2, #33	; 0x21
 800531c:	4604      	mov	r4, r0
 800531e:	2113      	movs	r1, #19
 8005320:	f105 0010 	add.w	r0, r5, #16
 8005324:	f000 f812 	bl	800534c <core_set_error>
 8005328:	e6f1      	b.n	800510e <ai_platform_network_process+0x2da>
 800532a:	4625      	mov	r5, r4
 800532c:	2217      	movs	r2, #23
 800532e:	4604      	mov	r4, r0
 8005330:	2113      	movs	r1, #19
 8005332:	f105 0010 	add.w	r0, r5, #16
 8005336:	f000 f809 	bl	800534c <core_set_error>
 800533a:	e6e8      	b.n	800510e <ai_platform_network_process+0x2da>

0800533c <core_init>:
 800533c:	2001      	movs	r0, #1
 800533e:	4770      	bx	lr

08005340 <core_get_error>:
 8005340:	4603      	mov	r3, r0
 8005342:	2200      	movs	r2, #0
 8005344:	6800      	ldr	r0, [r0, #0]
 8005346:	601a      	str	r2, [r3, #0]
 8005348:	4770      	bx	lr
 800534a:	bf00      	nop

0800534c <core_set_error>:
 800534c:	4603      	mov	r3, r0
 800534e:	7800      	ldrb	r0, [r0, #0]
 8005350:	b108      	cbz	r0, 8005356 <core_set_error+0xa>
 8005352:	2000      	movs	r0, #0
 8005354:	4770      	bx	lr
 8005356:	7019      	strb	r1, [r3, #0]
 8005358:	6819      	ldr	r1, [r3, #0]
 800535a:	f362 211f 	bfi	r1, r2, #8, #24
 800535e:	2001      	movs	r0, #1
 8005360:	6019      	str	r1, [r3, #0]
 8005362:	4770      	bx	lr

08005364 <ai_check_custom_types>:
 8005364:	b082      	sub	sp, #8
 8005366:	4b13      	ldr	r3, [pc, #76]	; (80053b4 <ai_check_custom_types+0x50>)
 8005368:	9301      	str	r3, [sp, #4]
 800536a:	b118      	cbz	r0, 8005374 <ai_check_custom_types+0x10>
 800536c:	7803      	ldrb	r3, [r0, #0]
 800536e:	2b03      	cmp	r3, #3
 8005370:	d002      	beq.n	8005378 <ai_check_custom_types+0x14>
 8005372:	2000      	movs	r0, #0
 8005374:	b002      	add	sp, #8
 8005376:	4770      	bx	lr
 8005378:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800537c:	4293      	cmp	r3, r2
 800537e:	d004      	beq.n	800538a <ai_check_custom_types+0x26>
 8005380:	2001      	movs	r0, #1
 8005382:	f080 0001 	eor.w	r0, r0, #1
 8005386:	b002      	add	sp, #8
 8005388:	4770      	bx	lr
 800538a:	7842      	ldrb	r2, [r0, #1]
 800538c:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8005390:	429a      	cmp	r2, r3
 8005392:	f100 0001 	add.w	r0, r0, #1
 8005396:	d1f3      	bne.n	8005380 <ai_check_custom_types+0x1c>
 8005398:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 800539c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80053a0:	429a      	cmp	r2, r3
 80053a2:	d1ed      	bne.n	8005380 <ai_check_custom_types+0x1c>
 80053a4:	7842      	ldrb	r2, [r0, #1]
 80053a6:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80053aa:	429a      	cmp	r2, r3
 80053ac:	d1e8      	bne.n	8005380 <ai_check_custom_types+0x1c>
 80053ae:	2000      	movs	r0, #0
 80053b0:	e7e7      	b.n	8005382 <ai_check_custom_types+0x1e>
 80053b2:	bf00      	nop
 80053b4:	84048403 	.word	0x84048403

080053b8 <ai_layers_init_all>:
 80053b8:	4601      	mov	r1, r0
 80053ba:	2000      	movs	r0, #0
 80053bc:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 80053be:	b143      	cbz	r3, 80053d2 <ai_layers_init_all+0x1a>
 80053c0:	691a      	ldr	r2, [r3, #16]
 80053c2:	60d9      	str	r1, [r3, #12]
 80053c4:	429a      	cmp	r2, r3
 80053c6:	f100 0001 	add.w	r0, r0, #1
 80053ca:	d002      	beq.n	80053d2 <ai_layers_init_all+0x1a>
 80053cc:	b10a      	cbz	r2, 80053d2 <ai_layers_init_all+0x1a>
 80053ce:	4613      	mov	r3, r2
 80053d0:	e7f5      	b.n	80053be <ai_layers_init_all+0x6>
 80053d2:	4770      	bx	lr

080053d4 <ai_layers_post_init_all>:
 80053d4:	b538      	push	{r3, r4, r5, lr}
 80053d6:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80053d8:	2500      	movs	r5, #0
 80053da:	b16c      	cbz	r4, 80053f8 <ai_layers_post_init_all+0x24>
 80053dc:	6863      	ldr	r3, [r4, #4]
 80053de:	07db      	lsls	r3, r3, #31
 80053e0:	d504      	bpl.n	80053ec <ai_layers_post_init_all+0x18>
 80053e2:	6a23      	ldr	r3, [r4, #32]
 80053e4:	4620      	mov	r0, r4
 80053e6:	b10b      	cbz	r3, 80053ec <ai_layers_post_init_all+0x18>
 80053e8:	4798      	blx	r3
 80053ea:	3501      	adds	r5, #1
 80053ec:	6923      	ldr	r3, [r4, #16]
 80053ee:	42a3      	cmp	r3, r4
 80053f0:	d002      	beq.n	80053f8 <ai_layers_post_init_all+0x24>
 80053f2:	b10b      	cbz	r3, 80053f8 <ai_layers_post_init_all+0x24>
 80053f4:	461c      	mov	r4, r3
 80053f6:	e7f0      	b.n	80053da <ai_layers_post_init_all+0x6>
 80053f8:	4628      	mov	r0, r5
 80053fa:	bd38      	pop	{r3, r4, r5, pc}

080053fc <ai_layers_forward_all>:
 80053fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005400:	f8d0 803c 	ldr.w	r8, [r0, #60]	; 0x3c
 8005404:	4604      	mov	r4, r0
 8005406:	f1b8 0f00 	cmp.w	r8, #0
 800540a:	d02b      	beq.n	8005464 <ai_layers_forward_all+0x68>
 800540c:	6b41      	ldr	r1, [r0, #52]	; 0x34
 800540e:	6381      	str	r1, [r0, #56]	; 0x38
 8005410:	b321      	cbz	r1, 800545c <ai_layers_forward_all+0x60>
 8005412:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8005414:	2001      	movs	r0, #1
 8005416:	47c0      	blx	r8
 8005418:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800541a:	b1fe      	cbz	r6, 800545c <ai_layers_forward_all+0x60>
 800541c:	2700      	movs	r7, #0
 800541e:	4631      	mov	r1, r6
 8005420:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8005422:	2002      	movs	r0, #2
 8005424:	47c0      	blx	r8
 8005426:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8005428:	4628      	mov	r0, r5
 800542a:	696b      	ldr	r3, [r5, #20]
 800542c:	4798      	blx	r3
 800542e:	692e      	ldr	r6, [r5, #16]
 8005430:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8005432:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005434:	42b5      	cmp	r5, r6
 8005436:	f04f 0003 	mov.w	r0, #3
 800543a:	d007      	beq.n	800544c <ai_layers_forward_all+0x50>
 800543c:	47c0      	blx	r8
 800543e:	3701      	adds	r7, #1
 8005440:	63a6      	str	r6, [r4, #56]	; 0x38
 8005442:	2e00      	cmp	r6, #0
 8005444:	d1eb      	bne.n	800541e <ai_layers_forward_all+0x22>
 8005446:	4638      	mov	r0, r7
 8005448:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800544c:	2003      	movs	r0, #3
 800544e:	47c0      	blx	r8
 8005450:	2300      	movs	r3, #0
 8005452:	3701      	adds	r7, #1
 8005454:	63a3      	str	r3, [r4, #56]	; 0x38
 8005456:	4638      	mov	r0, r7
 8005458:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800545c:	2700      	movs	r7, #0
 800545e:	4638      	mov	r0, r7
 8005460:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005464:	6b45      	ldr	r5, [r0, #52]	; 0x34
 8005466:	6385      	str	r5, [r0, #56]	; 0x38
 8005468:	2d00      	cmp	r5, #0
 800546a:	d0f7      	beq.n	800545c <ai_layers_forward_all+0x60>
 800546c:	4647      	mov	r7, r8
 800546e:	696b      	ldr	r3, [r5, #20]
 8005470:	4628      	mov	r0, r5
 8005472:	4798      	blx	r3
 8005474:	462b      	mov	r3, r5
 8005476:	692d      	ldr	r5, [r5, #16]
 8005478:	429d      	cmp	r5, r3
 800547a:	d004      	beq.n	8005486 <ai_layers_forward_all+0x8a>
 800547c:	63a5      	str	r5, [r4, #56]	; 0x38
 800547e:	3701      	adds	r7, #1
 8005480:	2d00      	cmp	r5, #0
 8005482:	d1f4      	bne.n	800546e <ai_layers_forward_all+0x72>
 8005484:	e7df      	b.n	8005446 <ai_layers_forward_all+0x4a>
 8005486:	2300      	movs	r3, #0
 8005488:	63a3      	str	r3, [r4, #56]	; 0x38
 800548a:	3701      	adds	r7, #1
 800548c:	e7db      	b.n	8005446 <ai_layers_forward_all+0x4a>
 800548e:	bf00      	nop

08005490 <forward_dense>:
 8005490:	6983      	ldr	r3, [r0, #24]
 8005492:	881a      	ldrh	r2, [r3, #0]
 8005494:	2a00      	cmp	r2, #0
 8005496:	f000 8181 	beq.w	800579c <forward_dense+0x30c>
 800549a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800549e:	ed2d 8b02 	vpush	{d8}
 80054a2:	f8d3 c004 	ldr.w	ip, [r3, #4]
 80054a6:	f8dc 5004 	ldr.w	r5, [ip, #4]
 80054aa:	b095      	sub	sp, #84	; 0x54
 80054ac:	b105      	cbz	r5, 80054b0 <forward_dense+0x20>
 80054ae:	682d      	ldr	r5, [r5, #0]
 80054b0:	2a01      	cmp	r2, #1
 80054b2:	f000 828f 	beq.w	80059d4 <forward_dense+0x544>
 80054b6:	f8dc 6010 	ldr.w	r6, [ip, #16]
 80054ba:	b106      	cbz	r6, 80054be <forward_dense+0x2e>
 80054bc:	6836      	ldr	r6, [r6, #0]
 80054be:	2a02      	cmp	r2, #2
 80054c0:	f000 816e 	beq.w	80057a0 <forward_dense+0x310>
 80054c4:	f8dc 301c 	ldr.w	r3, [ip, #28]
 80054c8:	930b      	str	r3, [sp, #44]	; 0x2c
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	f000 8274 	beq.w	80059b8 <forward_dense+0x528>
 80054d0:	4619      	mov	r1, r3
 80054d2:	f8bc 3018 	ldrh.w	r3, [ip, #24]
 80054d6:	6809      	ldr	r1, [r1, #0]
 80054d8:	910d      	str	r1, [sp, #52]	; 0x34
 80054da:	2b01      	cmp	r3, #1
 80054dc:	f240 826e 	bls.w	80059bc <forward_dense+0x52c>
 80054e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	930b      	str	r3, [sp, #44]	; 0x2c
 80054e6:	460b      	mov	r3, r1
 80054e8:	68e8      	ldr	r0, [r5, #12]
 80054ea:	68f7      	ldr	r7, [r6, #12]
 80054ec:	6840      	ldr	r0, [r0, #4]
 80054ee:	6999      	ldr	r1, [r3, #24]
 80054f0:	9013      	str	r0, [sp, #76]	; 0x4c
 80054f2:	6878      	ldr	r0, [r7, #4]
 80054f4:	680b      	ldr	r3, [r1, #0]
 80054f6:	9012      	str	r0, [sp, #72]	; 0x48
 80054f8:	e9d7 4702 	ldrd	r4, r7, [r7, #8]
 80054fc:	f3c3 1ec6 	ubfx	lr, r3, #7, #7
 8005500:	fb00 f404 	mul.w	r4, r0, r4
 8005504:	f3c3 5041 	ubfx	r0, r3, #21, #2
 8005508:	fa4e f000 	asr.w	r0, lr, r0
 800550c:	2a03      	cmp	r2, #3
 800550e:	9010      	str	r0, [sp, #64]	; 0x40
 8005510:	f000 825d 	beq.w	80059ce <forward_dense+0x53e>
 8005514:	f8dc 2028 	ldr.w	r2, [ip, #40]	; 0x28
 8005518:	f3c3 4343 	ubfx	r3, r3, #17, #4
 800551c:	2a00      	cmp	r2, #0
 800551e:	f000 8246 	beq.w	80059ae <forward_dense+0x51e>
 8005522:	6812      	ldr	r2, [r2, #0]
 8005524:	2a00      	cmp	r2, #0
 8005526:	f000 8242 	beq.w	80059ae <forward_dense+0x51e>
 800552a:	2b04      	cmp	r3, #4
 800552c:	f8d2 9018 	ldr.w	r9, [r2, #24]
 8005530:	f000 822c 	beq.w	800598c <forward_dense+0x4fc>
 8005534:	2b08      	cmp	r3, #8
 8005536:	f000 8229 	beq.w	800598c <forward_dense+0x4fc>
 800553a:	f04f 0b00 	mov.w	fp, #0
 800553e:	69b2      	ldr	r2, [r6, #24]
 8005540:	69ab      	ldr	r3, [r5, #24]
 8005542:	6891      	ldr	r1, [r2, #8]
 8005544:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005546:	689b      	ldr	r3, [r3, #8]
 8005548:	6952      	ldr	r2, [r2, #20]
 800554a:	9106      	str	r1, [sp, #24]
 800554c:	fb07 f404 	mul.w	r4, r7, r4
 8005550:	f8d2 9004 	ldr.w	r9, [r2, #4]
 8005554:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005556:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800555a:	4281      	cmp	r1, r0
 800555c:	ea4f 0482 	mov.w	r4, r2, lsl #2
 8005560:	900e      	str	r0, [sp, #56]	; 0x38
 8005562:	940c      	str	r4, [sp, #48]	; 0x30
 8005564:	eb01 0882 	add.w	r8, r1, r2, lsl #2
 8005568:	f080 8113 	bcs.w	8005792 <forward_dense+0x302>
 800556c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800556e:	ed9f 8a93 	vldr	s16, [pc, #588]	; 80057bc <forward_dense+0x32c>
 8005572:	f021 0201 	bic.w	r2, r1, #1
 8005576:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800557a:	9204      	str	r2, [sp, #16]
 800557c:	f001 0201 	and.w	r2, r1, #1
 8005580:	08c8      	lsrs	r0, r1, #3
 8005582:	9208      	str	r2, [sp, #32]
 8005584:	008a      	lsls	r2, r1, #2
 8005586:	f001 0a07 	and.w	sl, r1, #7
 800558a:	920f      	str	r2, [sp, #60]	; 0x3c
 800558c:	eb03 1240 	add.w	r2, r3, r0, lsl #5
 8005590:	3320      	adds	r3, #32
 8005592:	465c      	mov	r4, fp
 8005594:	9007      	str	r0, [sp, #28]
 8005596:	46cb      	mov	fp, r9
 8005598:	9205      	str	r2, [sp, #20]
 800559a:	9302      	str	r3, [sp, #8]
 800559c:	46c1      	mov	r9, r8
 800559e:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 80055a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80055a4:	699b      	ldr	r3, [r3, #24]
 80055a6:	689a      	ldr	r2, [r3, #8]
 80055a8:	9b02      	ldr	r3, [sp, #8]
 80055aa:	3b20      	subs	r3, #32
 80055ac:	930a      	str	r3, [sp, #40]	; 0x28
 80055ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80055b0:	b10b      	cbz	r3, 80055b6 <forward_dense+0x126>
 80055b2:	699b      	ldr	r3, [r3, #24]
 80055b4:	689b      	ldr	r3, [r3, #8]
 80055b6:	2c00      	cmp	r4, #0
 80055b8:	f000 81da 	beq.w	8005970 <forward_dense+0x4e0>
 80055bc:	9910      	ldr	r1, [sp, #64]	; 0x40
 80055be:	2904      	cmp	r1, #4
 80055c0:	9906      	ldr	r1, [sp, #24]
 80055c2:	f000 80fd 	beq.w	80057c0 <forward_dense+0x330>
 80055c6:	4549      	cmp	r1, r9
 80055c8:	f080 80d2 	bcs.w	8005770 <forward_dense+0x2e0>
 80055cc:	460f      	mov	r7, r1
 80055ce:	9907      	ldr	r1, [sp, #28]
 80055d0:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80055d4:	f8dd a014 	ldr.w	sl, [sp, #20]
 80055d8:	1c4e      	adds	r6, r1, #1
 80055da:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 80055de:	4694      	mov	ip, r2
 80055e0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80055e2:	468e      	mov	lr, r1
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	f000 80de 	beq.w	80057a6 <forward_dense+0x316>
 80055ea:	ecf3 2a01 	vldmia	r3!, {s5}
 80055ee:	ed9f 7a73 	vldr	s14, [pc, #460]	; 80057bc <forward_dense+0x32c>
 80055f2:	f1be 0f00 	cmp.w	lr, #0
 80055f6:	f000 80de 	beq.w	80057b6 <forward_dense+0x326>
 80055fa:	f10c 0108 	add.w	r1, ip, #8
 80055fe:	4640      	mov	r0, r8
 8005600:	f811 5c07 	ldrb.w	r5, [r1, #-7]
 8005604:	ed10 3a07 	vldr	s6, [r0, #-28]	; 0xffffffe4
 8005608:	ed50 3a08 	vldr	s7, [r0, #-32]	; 0xffffffe0
 800560c:	ed10 4a06 	vldr	s8, [r0, #-24]	; 0xffffffe8
 8005610:	ed50 4a05 	vldr	s9, [r0, #-20]	; 0xffffffec
 8005614:	ed10 5a04 	vldr	s10, [r0, #-16]
 8005618:	ed50 5a03 	vldr	s11, [r0, #-12]
 800561c:	ed10 6a02 	vldr	s12, [r0, #-8]
 8005620:	ed50 6a01 	vldr	s13, [r0, #-4]
 8005624:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8005628:	edd5 7a00 	vldr	s15, [r5]
 800562c:	f811 5c08 	ldrb.w	r5, [r1, #-8]
 8005630:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8005634:	ee67 7a83 	vmul.f32	s15, s15, s6
 8005638:	ed95 3a00 	vldr	s6, [r5]
 800563c:	f811 5c06 	ldrb.w	r5, [r1, #-6]
 8005640:	eee3 7a23 	vfma.f32	s15, s6, s7
 8005644:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8005648:	3108      	adds	r1, #8
 800564a:	edd5 3a00 	vldr	s7, [r5]
 800564e:	f811 5c0d 	ldrb.w	r5, [r1, #-13]
 8005652:	eee3 7a84 	vfma.f32	s15, s7, s8
 8005656:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800565a:	3020      	adds	r0, #32
 800565c:	ed95 4a00 	vldr	s8, [r5]
 8005660:	f811 5c0c 	ldrb.w	r5, [r1, #-12]
 8005664:	eee4 7a24 	vfma.f32	s15, s8, s9
 8005668:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800566c:	edd5 4a00 	vldr	s9, [r5]
 8005670:	f811 5c0b 	ldrb.w	r5, [r1, #-11]
 8005674:	eee4 7a85 	vfma.f32	s15, s9, s10
 8005678:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800567c:	ed95 5a00 	vldr	s10, [r5]
 8005680:	f811 5c0a 	ldrb.w	r5, [r1, #-10]
 8005684:	eee5 7a25 	vfma.f32	s15, s10, s11
 8005688:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800568c:	edd5 5a00 	vldr	s11, [r5]
 8005690:	f811 5c09 	ldrb.w	r5, [r1, #-9]
 8005694:	eee5 7a86 	vfma.f32	s15, s11, s12
 8005698:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800569c:	428e      	cmp	r6, r1
 800569e:	ed95 6a00 	vldr	s12, [r5]
 80056a2:	eee6 7a26 	vfma.f32	s15, s12, s13
 80056a6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80056aa:	d1a9      	bne.n	8005600 <forward_dense+0x170>
 80056ac:	f1a6 0108 	sub.w	r1, r6, #8
 80056b0:	4650      	mov	r0, sl
 80056b2:	2a00      	cmp	r2, #0
 80056b4:	d04a      	beq.n	800574c <forward_dense+0x2bc>
 80056b6:	780d      	ldrb	r5, [r1, #0]
 80056b8:	edd0 6a00 	vldr	s13, [r0]
 80056bc:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80056c0:	edd5 7a00 	vldr	s15, [r5]
 80056c4:	2a01      	cmp	r2, #1
 80056c6:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80056ca:	d03f      	beq.n	800574c <forward_dense+0x2bc>
 80056cc:	784d      	ldrb	r5, [r1, #1]
 80056ce:	edd0 6a01 	vldr	s13, [r0, #4]
 80056d2:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80056d6:	edd5 7a00 	vldr	s15, [r5]
 80056da:	2a02      	cmp	r2, #2
 80056dc:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80056e0:	d034      	beq.n	800574c <forward_dense+0x2bc>
 80056e2:	788d      	ldrb	r5, [r1, #2]
 80056e4:	edd0 6a02 	vldr	s13, [r0, #8]
 80056e8:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80056ec:	edd5 7a00 	vldr	s15, [r5]
 80056f0:	2a03      	cmp	r2, #3
 80056f2:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80056f6:	d029      	beq.n	800574c <forward_dense+0x2bc>
 80056f8:	78cd      	ldrb	r5, [r1, #3]
 80056fa:	edd0 6a03 	vldr	s13, [r0, #12]
 80056fe:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8005702:	edd5 7a00 	vldr	s15, [r5]
 8005706:	2a04      	cmp	r2, #4
 8005708:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800570c:	d01e      	beq.n	800574c <forward_dense+0x2bc>
 800570e:	790d      	ldrb	r5, [r1, #4]
 8005710:	edd0 6a04 	vldr	s13, [r0, #16]
 8005714:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8005718:	edd5 7a00 	vldr	s15, [r5]
 800571c:	2a05      	cmp	r2, #5
 800571e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8005722:	d013      	beq.n	800574c <forward_dense+0x2bc>
 8005724:	794d      	ldrb	r5, [r1, #5]
 8005726:	edd0 6a05 	vldr	s13, [r0, #20]
 800572a:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800572e:	edd5 7a00 	vldr	s15, [r5]
 8005732:	2a06      	cmp	r2, #6
 8005734:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8005738:	d008      	beq.n	800574c <forward_dense+0x2bc>
 800573a:	7989      	ldrb	r1, [r1, #6]
 800573c:	edd0 7a06 	vldr	s15, [r0, #24]
 8005740:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8005744:	edd1 6a00 	vldr	s13, [r1]
 8005748:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800574c:	44dc      	add	ip, fp
 800574e:	445e      	add	r6, fp
 8005750:	ee32 7a87 	vadd.f32	s14, s5, s14
 8005754:	eca7 7a01 	vstmia	r7!, {s14}
 8005758:	454f      	cmp	r7, r9
 800575a:	f4ff af43 	bcc.w	80055e4 <forward_dense+0x154>
 800575e:	9a06      	ldr	r2, [sp, #24]
 8005760:	eba9 0302 	sub.w	r3, r9, r2
 8005764:	3b01      	subs	r3, #1
 8005766:	f023 0303 	bic.w	r3, r3, #3
 800576a:	3304      	adds	r3, #4
 800576c:	18d3      	adds	r3, r2, r3
 800576e:	9306      	str	r3, [sp, #24]
 8005770:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005772:	9a05      	ldr	r2, [sp, #20]
 8005774:	4499      	add	r9, r3
 8005776:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005778:	441a      	add	r2, r3
 800577a:	9205      	str	r2, [sp, #20]
 800577c:	9a02      	ldr	r2, [sp, #8]
 800577e:	441a      	add	r2, r3
 8005780:	9202      	str	r2, [sp, #8]
 8005782:	9a04      	ldr	r2, [sp, #16]
 8005784:	441a      	add	r2, r3
 8005786:	9204      	str	r2, [sp, #16]
 8005788:	9b06      	ldr	r3, [sp, #24]
 800578a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800578c:	4293      	cmp	r3, r2
 800578e:	f4ff af08 	bcc.w	80055a2 <forward_dense+0x112>
 8005792:	b015      	add	sp, #84	; 0x54
 8005794:	ecbd 8b02 	vpop	{d8}
 8005798:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800579c:	6853      	ldr	r3, [r2, #4]
 800579e:	deff      	udf	#255	; 0xff
 80057a0:	2300      	movs	r3, #0
 80057a2:	685b      	ldr	r3, [r3, #4]
 80057a4:	deff      	udf	#255	; 0xff
 80057a6:	ed9f 7a05 	vldr	s14, [pc, #20]	; 80057bc <forward_dense+0x32c>
 80057aa:	eef0 2a48 	vmov.f32	s5, s16
 80057ae:	f1be 0f00 	cmp.w	lr, #0
 80057b2:	f47f af22 	bne.w	80055fa <forward_dense+0x16a>
 80057b6:	980a      	ldr	r0, [sp, #40]	; 0x28
 80057b8:	4661      	mov	r1, ip
 80057ba:	e77a      	b.n	80056b2 <forward_dense+0x222>
 80057bc:	00000000 	.word	0x00000000
 80057c0:	4549      	cmp	r1, r9
 80057c2:	d2d5      	bcs.n	8005770 <forward_dense+0x2e0>
 80057c4:	9807      	ldr	r0, [sp, #28]
 80057c6:	9103      	str	r1, [sp, #12]
 80057c8:	9904      	ldr	r1, [sp, #16]
 80057ca:	f100 0c01 	add.w	ip, r0, #1
 80057ce:	3901      	subs	r1, #1
 80057d0:	eb02 0c8c 	add.w	ip, r2, ip, lsl #2
 80057d4:	9109      	str	r1, [sp, #36]	; 0x24
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	f000 80b2 	beq.w	8005940 <forward_dense+0x4b0>
 80057dc:	9907      	ldr	r1, [sp, #28]
 80057de:	ecf3 2a01 	vldmia	r3!, {s5}
 80057e2:	ed1f 7a0a 	vldr	s14, [pc, #-40]	; 80057bc <forward_dense+0x32c>
 80057e6:	2900      	cmp	r1, #0
 80057e8:	f000 80b2 	beq.w	8005950 <forward_dense+0x4c0>
 80057ec:	9902      	ldr	r1, [sp, #8]
 80057ee:	1d10      	adds	r0, r2, #4
 80057f0:	f810 6c04 	ldrb.w	r6, [r0, #-4]
 80057f4:	ed11 2a07 	vldr	s4, [r1, #-28]	; 0xffffffe4
 80057f8:	f810 5c03 	ldrb.w	r5, [r0, #-3]
 80057fc:	ed51 3a08 	vldr	s7, [r1, #-32]	; 0xffffffe0
 8005800:	ed11 4a06 	vldr	s8, [r1, #-24]	; 0xffffffe8
 8005804:	ed51 4a05 	vldr	s9, [r1, #-20]	; 0xffffffec
 8005808:	ed11 5a04 	vldr	s10, [r1, #-16]
 800580c:	ed51 5a03 	vldr	s11, [r1, #-12]
 8005810:	ed11 6a02 	vldr	s12, [r1, #-8]
 8005814:	ed51 6a01 	vldr	s13, [r1, #-4]
 8005818:	f006 070f 	and.w	r7, r6, #15
 800581c:	eb04 0787 	add.w	r7, r4, r7, lsl #2
 8005820:	edd7 7a00 	vldr	s15, [r7]
 8005824:	0936      	lsrs	r6, r6, #4
 8005826:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800582a:	ed96 3a00 	vldr	s6, [r6]
 800582e:	ee67 7a82 	vmul.f32	s15, s15, s4
 8005832:	092e      	lsrs	r6, r5, #4
 8005834:	eee3 7a23 	vfma.f32	s15, s6, s7
 8005838:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800583c:	f005 050f 	and.w	r5, r5, #15
 8005840:	edd6 3a00 	vldr	s7, [r6]
 8005844:	f810 6c02 	ldrb.w	r6, [r0, #-2]
 8005848:	eee3 7a84 	vfma.f32	s15, s7, s8
 800584c:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8005850:	0937      	lsrs	r7, r6, #4
 8005852:	ed95 4a00 	vldr	s8, [r5]
 8005856:	f810 5c01 	ldrb.w	r5, [r0, #-1]
 800585a:	eee4 7a24 	vfma.f32	s15, s8, s9
 800585e:	eb04 0787 	add.w	r7, r4, r7, lsl #2
 8005862:	f006 060f 	and.w	r6, r6, #15
 8005866:	edd7 4a00 	vldr	s9, [r7]
 800586a:	eee4 7a85 	vfma.f32	s15, s9, s10
 800586e:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8005872:	3004      	adds	r0, #4
 8005874:	ed96 5a00 	vldr	s10, [r6]
 8005878:	092e      	lsrs	r6, r5, #4
 800587a:	eee5 7a25 	vfma.f32	s15, s10, s11
 800587e:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8005882:	f005 050f 	and.w	r5, r5, #15
 8005886:	edd6 5a00 	vldr	s11, [r6]
 800588a:	eee5 7a86 	vfma.f32	s15, s11, s12
 800588e:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8005892:	4584      	cmp	ip, r0
 8005894:	ed95 6a00 	vldr	s12, [r5]
 8005898:	eee6 7a26 	vfma.f32	s15, s12, s13
 800589c:	f101 0120 	add.w	r1, r1, #32
 80058a0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80058a4:	d1a4      	bne.n	80057f0 <forward_dense+0x360>
 80058a6:	f8dd e014 	ldr.w	lr, [sp, #20]
 80058aa:	f1ac 0804 	sub.w	r8, ip, #4
 80058ae:	9904      	ldr	r1, [sp, #16]
 80058b0:	458e      	cmp	lr, r1
 80058b2:	d22a      	bcs.n	800590a <forward_dense+0x47a>
 80058b4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80058b6:	eba1 070e 	sub.w	r7, r1, lr
 80058ba:	ea4f 0ad7 	mov.w	sl, r7, lsr #3
 80058be:	f10e 0008 	add.w	r0, lr, #8
 80058c2:	f108 36ff 	add.w	r6, r8, #4294967295
 80058c6:	eb08 07d7 	add.w	r7, r8, r7, lsr #3
 80058ca:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80058ce:	ed50 5a01 	vldr	s11, [r0, #-4]
 80058d2:	ed50 6a02 	vldr	s13, [r0, #-8]
 80058d6:	f001 050f 	and.w	r5, r1, #15
 80058da:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80058de:	edd5 7a00 	vldr	s15, [r5]
 80058e2:	0909      	lsrs	r1, r1, #4
 80058e4:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 80058e8:	ed91 6a00 	vldr	s12, [r1]
 80058ec:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80058f0:	42b7      	cmp	r7, r6
 80058f2:	eee6 7a26 	vfma.f32	s15, s12, s13
 80058f6:	f100 0008 	add.w	r0, r0, #8
 80058fa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80058fe:	d1e4      	bne.n	80058ca <forward_dense+0x43a>
 8005900:	f10a 0a01 	add.w	sl, sl, #1
 8005904:	44d0      	add	r8, sl
 8005906:	eb0e 0eca 	add.w	lr, lr, sl, lsl #3
 800590a:	9908      	ldr	r1, [sp, #32]
 800590c:	b321      	cbz	r1, 8005958 <forward_dense+0x4c8>
 800590e:	f898 1000 	ldrb.w	r1, [r8]
 8005912:	edde 7a00 	vldr	s15, [lr]
 8005916:	0909      	lsrs	r1, r1, #4
 8005918:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 800591c:	edd1 6a00 	vldr	s13, [r1]
 8005920:	9903      	ldr	r1, [sp, #12]
 8005922:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8005926:	445a      	add	r2, fp
 8005928:	44dc      	add	ip, fp
 800592a:	ee72 2a87 	vadd.f32	s5, s5, s14
 800592e:	ece1 2a01 	vstmia	r1!, {s5}
 8005932:	4589      	cmp	r9, r1
 8005934:	9103      	str	r1, [sp, #12]
 8005936:	f67f af12 	bls.w	800575e <forward_dense+0x2ce>
 800593a:	2b00      	cmp	r3, #0
 800593c:	f47f af4e 	bne.w	80057dc <forward_dense+0x34c>
 8005940:	9907      	ldr	r1, [sp, #28]
 8005942:	ed1f 7a62 	vldr	s14, [pc, #-392]	; 80057bc <forward_dense+0x32c>
 8005946:	eef0 2a48 	vmov.f32	s5, s16
 800594a:	2900      	cmp	r1, #0
 800594c:	f47f af4e 	bne.w	80057ec <forward_dense+0x35c>
 8005950:	f8dd e028 	ldr.w	lr, [sp, #40]	; 0x28
 8005954:	4690      	mov	r8, r2
 8005956:	e7aa      	b.n	80058ae <forward_dense+0x41e>
 8005958:	9903      	ldr	r1, [sp, #12]
 800595a:	ee32 7a87 	vadd.f32	s14, s5, s14
 800595e:	445a      	add	r2, fp
 8005960:	eca1 7a01 	vstmia	r1!, {s14}
 8005964:	4549      	cmp	r1, r9
 8005966:	9103      	str	r1, [sp, #12]
 8005968:	44dc      	add	ip, fp
 800596a:	f4ff af34 	bcc.w	80057d6 <forward_dense+0x346>
 800596e:	e6f6      	b.n	800575e <forward_dense+0x2ce>
 8005970:	9912      	ldr	r1, [sp, #72]	; 0x48
 8005972:	9d06      	ldr	r5, [sp, #24]
 8005974:	9101      	str	r1, [sp, #4]
 8005976:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8005978:	9100      	str	r1, [sp, #0]
 800597a:	4628      	mov	r0, r5
 800597c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800597e:	f001 fde9 	bl	8007554 <forward_lite_dense_if32of32wf32>
 8005982:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005984:	462b      	mov	r3, r5
 8005986:	4413      	add	r3, r2
 8005988:	9306      	str	r3, [sp, #24]
 800598a:	e6f1      	b.n	8005770 <forward_dense+0x2e0>
 800598c:	f8d1 800c 	ldr.w	r8, [r1, #12]
 8005990:	f1b9 0f00 	cmp.w	r9, #0
 8005994:	d016      	beq.n	80059c4 <forward_dense+0x534>
 8005996:	e9d9 0100 	ldrd	r0, r1, [r9]
 800599a:	f002 f84d 	bl	8007a38 <ai_array_get_byte_size>
 800599e:	f8d9 b00c 	ldr.w	fp, [r9, #12]
 80059a2:	4602      	mov	r2, r0
 80059a4:	4659      	mov	r1, fp
 80059a6:	4640      	mov	r0, r8
 80059a8:	f001 ff54 	bl	8007854 <st_int8_copy>
 80059ac:	e5c7      	b.n	800553e <forward_dense+0xae>
 80059ae:	2b04      	cmp	r3, #4
 80059b0:	d00a      	beq.n	80059c8 <forward_dense+0x538>
 80059b2:	f04f 0900 	mov.w	r9, #0
 80059b6:	e5bd      	b.n	8005534 <forward_dense+0xa4>
 80059b8:	930d      	str	r3, [sp, #52]	; 0x34
 80059ba:	e595      	b.n	80054e8 <forward_dense+0x58>
 80059bc:	2300      	movs	r3, #0
 80059be:	930b      	str	r3, [sp, #44]	; 0x2c
 80059c0:	460b      	mov	r3, r1
 80059c2:	e591      	b.n	80054e8 <forward_dense+0x58>
 80059c4:	46c3      	mov	fp, r8
 80059c6:	e5ba      	b.n	800553e <forward_dense+0xae>
 80059c8:	f8d1 b00c 	ldr.w	fp, [r1, #12]
 80059cc:	e5b7      	b.n	800553e <forward_dense+0xae>
 80059ce:	2300      	movs	r3, #0
 80059d0:	685b      	ldr	r3, [r3, #4]
 80059d2:	deff      	udf	#255	; 0xff
 80059d4:	2300      	movs	r3, #0
 80059d6:	685b      	ldr	r3, [r3, #4]
 80059d8:	deff      	udf	#255	; 0xff
 80059da:	bf00      	nop

080059dc <nl_func_sigmoid_array_f32>:
 80059dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059de:	ed2d 8b02 	vpush	{d8}
 80059e2:	698f      	ldr	r7, [r1, #24]
 80059e4:	6980      	ldr	r0, [r0, #24]
 80059e6:	68b9      	ldr	r1, [r7, #8]
 80059e8:	6886      	ldr	r6, [r0, #8]
 80059ea:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 80059ee:	3a01      	subs	r2, #1
 80059f0:	0093      	lsls	r3, r2, #2
 80059f2:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 80059f6:	4291      	cmp	r1, r2
 80059f8:	d815      	bhi.n	8005a26 <nl_func_sigmoid_array_f32+0x4a>
 80059fa:	3304      	adds	r3, #4
 80059fc:	1d14      	adds	r4, r2, #4
 80059fe:	441e      	add	r6, r3
 8005a00:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8005a04:	4625      	mov	r5, r4
 8005a06:	ed34 0a01 	vldmdb	r4!, {s0}
 8005a0a:	eeb1 0a40 	vneg.f32	s0, s0
 8005a0e:	f004 fed3 	bl	800a7b8 <expf>
 8005a12:	ee30 0a08 	vadd.f32	s0, s0, s16
 8005a16:	3d08      	subs	r5, #8
 8005a18:	eec8 7a00 	vdiv.f32	s15, s16, s0
 8005a1c:	ed66 7a01 	vstmdb	r6!, {s15}
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	42ab      	cmp	r3, r5
 8005a24:	d9ee      	bls.n	8005a04 <nl_func_sigmoid_array_f32+0x28>
 8005a26:	ecbd 8b02 	vpop	{d8}
 8005a2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005a2c <nl_func_tanh_array_f32>:
 8005a2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a2e:	698f      	ldr	r7, [r1, #24]
 8005a30:	6980      	ldr	r0, [r0, #24]
 8005a32:	68b9      	ldr	r1, [r7, #8]
 8005a34:	6886      	ldr	r6, [r0, #8]
 8005a36:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8005a3a:	3a01      	subs	r2, #1
 8005a3c:	0093      	lsls	r3, r2, #2
 8005a3e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8005a42:	4291      	cmp	r1, r2
 8005a44:	d80d      	bhi.n	8005a62 <nl_func_tanh_array_f32+0x36>
 8005a46:	3304      	adds	r3, #4
 8005a48:	1d14      	adds	r4, r2, #4
 8005a4a:	441e      	add	r6, r3
 8005a4c:	4625      	mov	r5, r4
 8005a4e:	ed34 0a01 	vldmdb	r4!, {s0}
 8005a52:	f004 feef 	bl	800a834 <tanhf>
 8005a56:	ed26 0a01 	vstmdb	r6!, {s0}
 8005a5a:	68bb      	ldr	r3, [r7, #8]
 8005a5c:	3d08      	subs	r5, #8
 8005a5e:	42ab      	cmp	r3, r5
 8005a60:	d9f4      	bls.n	8005a4c <nl_func_tanh_array_f32+0x20>
 8005a62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005a64 <forward_relu>:
 8005a64:	6982      	ldr	r2, [r0, #24]
 8005a66:	8813      	ldrh	r3, [r2, #0]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d05b      	beq.n	8005b24 <forward_relu+0xc0>
 8005a6c:	6851      	ldr	r1, [r2, #4]
 8005a6e:	684a      	ldr	r2, [r1, #4]
 8005a70:	b102      	cbz	r2, 8005a74 <forward_relu+0x10>
 8005a72:	6812      	ldr	r2, [r2, #0]
 8005a74:	2b01      	cmp	r3, #1
 8005a76:	f000 8123 	beq.w	8005cc0 <forward_relu+0x25c>
 8005a7a:	b470      	push	{r4, r5, r6}
 8005a7c:	6909      	ldr	r1, [r1, #16]
 8005a7e:	b101      	cbz	r1, 8005a82 <forward_relu+0x1e>
 8005a80:	6809      	ldr	r1, [r1, #0]
 8005a82:	69c6      	ldr	r6, [r0, #28]
 8005a84:	2e00      	cmp	r6, #0
 8005a86:	f000 8097 	beq.w	8005bb8 <forward_relu+0x154>
 8005a8a:	6873      	ldr	r3, [r6, #4]
 8005a8c:	6988      	ldr	r0, [r1, #24]
 8005a8e:	6991      	ldr	r1, [r2, #24]
 8005a90:	2b01      	cmp	r3, #1
 8005a92:	f000 80c1 	beq.w	8005c18 <forward_relu+0x1b4>
 8005a96:	6893      	ldr	r3, [r2, #8]
 8005a98:	6880      	ldr	r0, [r0, #8]
 8005a9a:	688c      	ldr	r4, [r1, #8]
 8005a9c:	0a1b      	lsrs	r3, r3, #8
 8005a9e:	f000 80f2 	beq.w	8005c86 <forward_relu+0x222>
 8005aa2:	68d5      	ldr	r5, [r2, #12]
 8005aa4:	2201      	movs	r2, #1
 8005aa6:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8005aaa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005aae:	42ab      	cmp	r3, r5
 8005ab0:	fb01 f202 	mul.w	r2, r1, r2
 8005ab4:	d1f9      	bne.n	8005aaa <forward_relu+0x46>
 8005ab6:	68b3      	ldr	r3, [r6, #8]
 8005ab8:	ed93 7a02 	vldr	s14, [r3, #8]
 8005abc:	edd3 6a00 	vldr	s13, [r3]
 8005ac0:	ed93 6a01 	vldr	s12, [r3, #4]
 8005ac4:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8005ac8:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8005acc:	3a01      	subs	r2, #1
 8005ace:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ad2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005ad6:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8005ada:	d425      	bmi.n	8005b28 <forward_relu+0xc4>
 8005adc:	429c      	cmp	r4, r3
 8005ade:	d81f      	bhi.n	8005b20 <forward_relu+0xbc>
 8005ae0:	1d1a      	adds	r2, r3, #4
 8005ae2:	1d01      	adds	r1, r0, #4
 8005ae4:	e00d      	b.n	8005b02 <forward_relu+0x9e>
 8005ae6:	eef4 6ae7 	vcmpe.f32	s13, s15
 8005aea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005aee:	db03      	blt.n	8005af8 <forward_relu+0x94>
 8005af0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005af4:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005af8:	3b08      	subs	r3, #8
 8005afa:	429c      	cmp	r4, r3
 8005afc:	ed61 7a01 	vstmdb	r1!, {s15}
 8005b00:	d80e      	bhi.n	8005b20 <forward_relu+0xbc>
 8005b02:	4613      	mov	r3, r2
 8005b04:	ed72 7a01 	vldmdb	r2!, {s15}
 8005b08:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b10:	d9e9      	bls.n	8005ae6 <forward_relu+0x82>
 8005b12:	3b08      	subs	r3, #8
 8005b14:	eef0 7a47 	vmov.f32	s15, s14
 8005b18:	429c      	cmp	r4, r3
 8005b1a:	ed61 7a01 	vstmdb	r1!, {s15}
 8005b1e:	d9f0      	bls.n	8005b02 <forward_relu+0x9e>
 8005b20:	bc70      	pop	{r4, r5, r6}
 8005b22:	4770      	bx	lr
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	deff      	udf	#255	; 0xff
 8005b28:	eeb5 6a40 	vcmp.f32	s12, #0.0
 8005b2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b30:	d11f      	bne.n	8005b72 <forward_relu+0x10e>
 8005b32:	429c      	cmp	r4, r3
 8005b34:	d8f4      	bhi.n	8005b20 <forward_relu+0xbc>
 8005b36:	1b1c      	subs	r4, r3, r4
 8005b38:	f024 0403 	bic.w	r4, r4, #3
 8005b3c:	1d1a      	adds	r2, r3, #4
 8005b3e:	2500      	movs	r5, #0
 8005b40:	1b1b      	subs	r3, r3, r4
 8005b42:	1d01      	adds	r1, r0, #4
 8005b44:	ed72 7a01 	vldmdb	r2!, {s15}
 8005b48:	eef4 7ae6 	vcmpe.f32	s15, s13
 8005b4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b50:	dc0a      	bgt.n	8005b68 <forward_relu+0x104>
 8005b52:	429a      	cmp	r2, r3
 8005b54:	f841 5d04 	str.w	r5, [r1, #-4]!
 8005b58:	d0e2      	beq.n	8005b20 <forward_relu+0xbc>
 8005b5a:	ed72 7a01 	vldmdb	r2!, {s15}
 8005b5e:	eef4 7ae6 	vcmpe.f32	s15, s13
 8005b62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b66:	ddf4      	ble.n	8005b52 <forward_relu+0xee>
 8005b68:	429a      	cmp	r2, r3
 8005b6a:	ed61 7a01 	vstmdb	r1!, {s15}
 8005b6e:	d1e9      	bne.n	8005b44 <forward_relu+0xe0>
 8005b70:	e7d6      	b.n	8005b20 <forward_relu+0xbc>
 8005b72:	429c      	cmp	r4, r3
 8005b74:	d8d4      	bhi.n	8005b20 <forward_relu+0xbc>
 8005b76:	1b1c      	subs	r4, r3, r4
 8005b78:	f024 0403 	bic.w	r4, r4, #3
 8005b7c:	1d1a      	adds	r2, r3, #4
 8005b7e:	1d01      	adds	r1, r0, #4
 8005b80:	1b1b      	subs	r3, r3, r4
 8005b82:	ed72 7a01 	vldmdb	r2!, {s15}
 8005b86:	eef4 6ae7 	vcmpe.f32	s13, s15
 8005b8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b8e:	db0e      	blt.n	8005bae <forward_relu+0x14a>
 8005b90:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005b94:	4293      	cmp	r3, r2
 8005b96:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005b9a:	ed61 7a01 	vstmdb	r1!, {s15}
 8005b9e:	d0bf      	beq.n	8005b20 <forward_relu+0xbc>
 8005ba0:	ed72 7a01 	vldmdb	r2!, {s15}
 8005ba4:	eef4 6ae7 	vcmpe.f32	s13, s15
 8005ba8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bac:	daf0      	bge.n	8005b90 <forward_relu+0x12c>
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	ed61 7a01 	vstmdb	r1!, {s15}
 8005bb4:	d1e5      	bne.n	8005b82 <forward_relu+0x11e>
 8005bb6:	e7b3      	b.n	8005b20 <forward_relu+0xbc>
 8005bb8:	6893      	ldr	r3, [r2, #8]
 8005bba:	6989      	ldr	r1, [r1, #24]
 8005bbc:	6990      	ldr	r0, [r2, #24]
 8005bbe:	6889      	ldr	r1, [r1, #8]
 8005bc0:	6884      	ldr	r4, [r0, #8]
 8005bc2:	0a1b      	lsrs	r3, r3, #8
 8005bc4:	d075      	beq.n	8005cb2 <forward_relu+0x24e>
 8005bc6:	68d5      	ldr	r5, [r2, #12]
 8005bc8:	2201      	movs	r2, #1
 8005bca:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8005bce:	f853 0d04 	ldr.w	r0, [r3, #-4]!
 8005bd2:	429d      	cmp	r5, r3
 8005bd4:	fb00 f202 	mul.w	r2, r0, r2
 8005bd8:	d1f9      	bne.n	8005bce <forward_relu+0x16a>
 8005bda:	f102 4380 	add.w	r3, r2, #1073741824	; 0x40000000
 8005bde:	3b01      	subs	r3, #1
 8005be0:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8005be4:	4294      	cmp	r4, r2
 8005be6:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8005bea:	d899      	bhi.n	8005b20 <forward_relu+0xbc>
 8005bec:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8005cc8 <forward_relu+0x264>
 8005bf0:	3204      	adds	r2, #4
 8005bf2:	3104      	adds	r1, #4
 8005bf4:	4613      	mov	r3, r2
 8005bf6:	ed72 7a01 	vldmdb	r2!, {s15}
 8005bfa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005bfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c02:	f1a3 0308 	sub.w	r3, r3, #8
 8005c06:	bfb8      	it	lt
 8005c08:	eef0 7a47 	vmovlt.f32	s15, s14
 8005c0c:	429c      	cmp	r4, r3
 8005c0e:	ed61 7a01 	vstmdb	r1!, {s15}
 8005c12:	d9ef      	bls.n	8005bf4 <forward_relu+0x190>
 8005c14:	bc70      	pop	{r4, r5, r6}
 8005c16:	4770      	bx	lr
 8005c18:	688c      	ldr	r4, [r1, #8]
 8005c1a:	6891      	ldr	r1, [r2, #8]
 8005c1c:	6880      	ldr	r0, [r0, #8]
 8005c1e:	0a09      	lsrs	r1, r1, #8
 8005c20:	d049      	beq.n	8005cb6 <forward_relu+0x252>
 8005c22:	68d5      	ldr	r5, [r2, #12]
 8005c24:	eb05 0281 	add.w	r2, r5, r1, lsl #2
 8005c28:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8005c2c:	42aa      	cmp	r2, r5
 8005c2e:	fb01 f303 	mul.w	r3, r1, r3
 8005c32:	d1f9      	bne.n	8005c28 <forward_relu+0x1c4>
 8005c34:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
 8005c38:	3a01      	subs	r2, #1
 8005c3a:	68b1      	ldr	r1, [r6, #8]
 8005c3c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005c40:	429c      	cmp	r4, r3
 8005c42:	ed91 7a00 	vldr	s14, [r1]
 8005c46:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8005c4a:	f63f af69 	bhi.w	8005b20 <forward_relu+0xbc>
 8005c4e:	2500      	movs	r5, #0
 8005c50:	3304      	adds	r3, #4
 8005c52:	1d02      	adds	r2, r0, #4
 8005c54:	ed53 7a01 	vldr	s15, [r3, #-4]
 8005c58:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005c5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c60:	f1a3 0104 	sub.w	r1, r3, #4
 8005c64:	f1a3 0308 	sub.w	r3, r3, #8
 8005c68:	d406      	bmi.n	8005c78 <forward_relu+0x214>
 8005c6a:	429c      	cmp	r4, r3
 8005c6c:	f842 5d04 	str.w	r5, [r2, #-4]!
 8005c70:	f63f af56 	bhi.w	8005b20 <forward_relu+0xbc>
 8005c74:	460b      	mov	r3, r1
 8005c76:	e7ed      	b.n	8005c54 <forward_relu+0x1f0>
 8005c78:	429c      	cmp	r4, r3
 8005c7a:	ed62 7a01 	vstmdb	r2!, {s15}
 8005c7e:	f63f af4f 	bhi.w	8005b20 <forward_relu+0xbc>
 8005c82:	460b      	mov	r3, r1
 8005c84:	e7e6      	b.n	8005c54 <forward_relu+0x1f0>
 8005c86:	68b3      	ldr	r3, [r6, #8]
 8005c88:	ed93 7a02 	vldr	s14, [r3, #8]
 8005c8c:	edd3 6a00 	vldr	s13, [r3]
 8005c90:	ed93 6a01 	vldr	s12, [r3, #4]
 8005c94:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8005c98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c9c:	d401      	bmi.n	8005ca2 <forward_relu+0x23e>
 8005c9e:	4623      	mov	r3, r4
 8005ca0:	e71e      	b.n	8005ae0 <forward_relu+0x7c>
 8005ca2:	eeb5 6a40 	vcmp.f32	s12, #0.0
 8005ca6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005caa:	4623      	mov	r3, r4
 8005cac:	f47f af63 	bne.w	8005b76 <forward_relu+0x112>
 8005cb0:	e741      	b.n	8005b36 <forward_relu+0xd2>
 8005cb2:	4622      	mov	r2, r4
 8005cb4:	e79a      	b.n	8005bec <forward_relu+0x188>
 8005cb6:	68b2      	ldr	r2, [r6, #8]
 8005cb8:	4623      	mov	r3, r4
 8005cba:	ed92 7a00 	vldr	s14, [r2]
 8005cbe:	e7c6      	b.n	8005c4e <forward_relu+0x1ea>
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	deff      	udf	#255	; 0xff
 8005cc6:	bf00      	nop
 8005cc8:	00000000 	.word	0x00000000

08005ccc <array_f32_identity>:
 8005ccc:	6980      	ldr	r0, [r0, #24]
 8005cce:	698b      	ldr	r3, [r1, #24]
 8005cd0:	4298      	cmp	r0, r3
 8005cd2:	d004      	beq.n	8005cde <array_f32_identity+0x12>
 8005cd4:	68c1      	ldr	r1, [r0, #12]
 8005cd6:	68d8      	ldr	r0, [r3, #12]
 8005cd8:	0092      	lsls	r2, r2, #2
 8005cda:	f001 bdbb 	b.w	8007854 <st_int8_copy>
 8005cde:	4770      	bx	lr

08005ce0 <forward_lstm>:
 8005ce0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ce4:	ed2d 8b06 	vpush	{d8-d10}
 8005ce8:	f5ad 7d03 	sub.w	sp, sp, #524	; 0x20c
 8005cec:	6983      	ldr	r3, [r0, #24]
 8005cee:	af00      	add	r7, sp, #0
 8005cf0:	881a      	ldrh	r2, [r3, #0]
 8005cf2:	60b8      	str	r0, [r7, #8]
 8005cf4:	2a00      	cmp	r2, #0
 8005cf6:	f001 842a 	beq.w	800754e <forward_lstm+0x186e>
 8005cfa:	685b      	ldr	r3, [r3, #4]
 8005cfc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005d00:	2a01      	cmp	r2, #1
 8005d02:	f001 8424 	beq.w	800754e <forward_lstm+0x186e>
 8005d06:	2a02      	cmp	r2, #2
 8005d08:	f001 8421 	beq.w	800754e <forward_lstm+0x186e>
 8005d0c:	69d8      	ldr	r0, [r3, #28]
 8005d0e:	2800      	cmp	r0, #0
 8005d10:	f001 8414 	beq.w	800753c <forward_lstm+0x185c>
 8005d14:	8b1b      	ldrh	r3, [r3, #24]
 8005d16:	6801      	ldr	r1, [r0, #0]
 8005d18:	f8c7 10f4 	str.w	r1, [r7, #244]	; 0xf4
 8005d1c:	2b01      	cmp	r3, #1
 8005d1e:	6883      	ldr	r3, [r0, #8]
 8005d20:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8005d24:	bf88      	it	hi
 8005d26:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8005d2a:	68c3      	ldr	r3, [r0, #12]
 8005d2c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8005d30:	bf98      	it	ls
 8005d32:	f04f 0b00 	movls.w	fp, #0
 8005d36:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005d3a:	685b      	ldr	r3, [r3, #4]
 8005d3c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005d3e:	b10b      	cbz	r3, 8005d44 <forward_lstm+0x64>
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005d44:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005d48:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8005d4a:	899b      	ldrh	r3, [r3, #12]
 8005d4c:	68cd      	ldr	r5, [r1, #12]
 8005d4e:	0099      	lsls	r1, r3, #2
 8005d50:	3107      	adds	r1, #7
 8005d52:	08c9      	lsrs	r1, r1, #3
 8005d54:	466c      	mov	r4, sp
 8005d56:	eba4 04c1 	sub.w	r4, r4, r1, lsl #3
 8005d5a:	46a5      	mov	sp, r4
 8005d5c:	1ddc      	adds	r4, r3, #7
 8005d5e:	466e      	mov	r6, sp
 8005d60:	08e4      	lsrs	r4, r4, #3
 8005d62:	eba6 04c4 	sub.w	r4, r6, r4, lsl #3
 8005d66:	46a5      	mov	sp, r4
 8005d68:	68bc      	ldr	r4, [r7, #8]
 8005d6a:	f8d4 802c 	ldr.w	r8, [r4, #44]	; 0x2c
 8005d6e:	466c      	mov	r4, sp
 8005d70:	eba4 0cc1 	sub.w	ip, r4, r1, lsl #3
 8005d74:	46e5      	mov	sp, ip
 8005d76:	ebac 01c1 	sub.w	r1, ip, r1, lsl #3
 8005d7a:	f8c7 d010 	str.w	sp, [r7, #16]
 8005d7e:	468d      	mov	sp, r1
 8005d80:	68e9      	ldr	r1, [r5, #12]
 8005d82:	65b9      	str	r1, [r7, #88]	; 0x58
 8005d84:	6869      	ldr	r1, [r5, #4]
 8005d86:	6779      	str	r1, [r7, #116]	; 0x74
 8005d88:	ea4f 0188 	mov.w	r1, r8, lsl #2
 8005d8c:	ee09 1a10 	vmov	s18, r1
 8005d90:	46ee      	mov	lr, sp
 8005d92:	2800      	cmp	r0, #0
 8005d94:	f001 83c9 	beq.w	800752a <forward_lstm+0x184a>
 8005d98:	6945      	ldr	r5, [r0, #20]
 8005d9a:	6901      	ldr	r1, [r0, #16]
 8005d9c:	ee09 5a90 	vmov	s19, r5
 8005da0:	6985      	ldr	r5, [r0, #24]
 8005da2:	ee0a 1a90 	vmov	s21, r1
 8005da6:	e9d0 9007 	ldrd	r9, r0, [r0, #28]
 8005daa:	ee0a 5a10 	vmov	s20, r5
 8005dae:	b119      	cbz	r1, 8005db8 <forward_lstm+0xd8>
 8005db0:	6989      	ldr	r1, [r1, #24]
 8005db2:	6889      	ldr	r1, [r1, #8]
 8005db4:	ee0a 1a90 	vmov	s21, r1
 8005db8:	ee19 1a90 	vmov	r1, s19
 8005dbc:	b119      	cbz	r1, 8005dc6 <forward_lstm+0xe6>
 8005dbe:	6989      	ldr	r1, [r1, #24]
 8005dc0:	6889      	ldr	r1, [r1, #8]
 8005dc2:	ee09 1a90 	vmov	s19, r1
 8005dc6:	ee1a 1a10 	vmov	r1, s20
 8005dca:	b119      	cbz	r1, 8005dd4 <forward_lstm+0xf4>
 8005dcc:	6989      	ldr	r1, [r1, #24]
 8005dce:	6889      	ldr	r1, [r1, #8]
 8005dd0:	ee0a 1a10 	vmov	s20, r1
 8005dd4:	f1b9 0f00 	cmp.w	r9, #0
 8005dd8:	d003      	beq.n	8005de2 <forward_lstm+0x102>
 8005dda:	f8d9 1018 	ldr.w	r1, [r9, #24]
 8005dde:	f8d1 9008 	ldr.w	r9, [r1, #8]
 8005de2:	b108      	cbz	r0, 8005de8 <forward_lstm+0x108>
 8005de4:	6981      	ldr	r1, [r0, #24]
 8005de6:	6888      	ldr	r0, [r1, #8]
 8005de8:	2a03      	cmp	r2, #3
 8005dea:	f001 83b0 	beq.w	800754e <forward_lstm+0x186e>
 8005dee:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8005df2:	f8d2 a028 	ldr.w	sl, [r2, #40]	; 0x28
 8005df6:	f1ba 0f00 	cmp.w	sl, #0
 8005dfa:	d001      	beq.n	8005e00 <forward_lstm+0x120>
 8005dfc:	f8da a000 	ldr.w	sl, [sl]
 8005e00:	693a      	ldr	r2, [r7, #16]
 8005e02:	f8c7 90fc 	str.w	r9, [r7, #252]	; 0xfc
 8005e06:	4423      	add	r3, r4
 8005e08:	4621      	mov	r1, r4
 8005e0a:	f1ae 0404 	sub.w	r4, lr, #4
 8005e0e:	f8d7 c090 	ldr.w	ip, [r7, #144]	; 0x90
 8005e12:	60fc      	str	r4, [r7, #12]
 8005e14:	3e04      	subs	r6, #4
 8005e16:	f1ce 0e04 	rsb	lr, lr, #4
 8005e1a:	1f15      	subs	r5, r2, #4
 8005e1c:	4699      	mov	r9, r3
 8005e1e:	e016      	b.n	8005e4e <forward_lstm+0x16e>
 8005e20:	4423      	add	r3, r4
 8005e22:	f853 200e 	ldr.w	r2, [r3, lr]
 8005e26:	b1c2      	cbz	r2, 8005e5a <forward_lstm+0x17a>
 8005e28:	68d3      	ldr	r3, [r2, #12]
 8005e2a:	f846 2f04 	str.w	r2, [r6, #4]!
 8005e2e:	68db      	ldr	r3, [r3, #12]
 8005e30:	6992      	ldr	r2, [r2, #24]
 8005e32:	2b01      	cmp	r3, #1
 8005e34:	6893      	ldr	r3, [r2, #8]
 8005e36:	f845 3f04 	str.w	r3, [r5, #4]!
 8005e3a:	bf8c      	ite	hi
 8005e3c:	2301      	movhi	r3, #1
 8005e3e:	2300      	movls	r3, #0
 8005e40:	f801 3b01 	strb.w	r3, [r1], #1
 8005e44:	bf8c      	ite	hi
 8005e46:	4643      	movhi	r3, r8
 8005e48:	2300      	movls	r3, #0
 8005e4a:	f844 3f04 	str.w	r3, [r4, #4]!
 8005e4e:	4549      	cmp	r1, r9
 8005e50:	d003      	beq.n	8005e5a <forward_lstm+0x17a>
 8005e52:	f8dc 3010 	ldr.w	r3, [ip, #16]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d1e2      	bne.n	8005e20 <forward_lstm+0x140>
 8005e5a:	f8da 3018 	ldr.w	r3, [sl, #24]
 8005e5e:	f8d7 10f0 	ldr.w	r1, [r7, #240]	; 0xf0
 8005e62:	689d      	ldr	r5, [r3, #8]
 8005e64:	f8d7 40f8 	ldr.w	r4, [r7, #248]	; 0xf8
 8005e68:	f8db 3018 	ldr.w	r3, [fp, #24]
 8005e6c:	6989      	ldr	r1, [r1, #24]
 8005e6e:	69a4      	ldr	r4, [r4, #24]
 8005e70:	689b      	ldr	r3, [r3, #8]
 8005e72:	667b      	str	r3, [r7, #100]	; 0x64
 8005e74:	688b      	ldr	r3, [r1, #8]
 8005e76:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8005e7a:	64bb      	str	r3, [r7, #72]	; 0x48
 8005e7c:	68a3      	ldr	r3, [r4, #8]
 8005e7e:	663b      	str	r3, [r7, #96]	; 0x60
 8005e80:	68bb      	ldr	r3, [r7, #8]
 8005e82:	6992      	ldr	r2, [r2, #24]
 8005e84:	685b      	ldr	r3, [r3, #4]
 8005e86:	6892      	ldr	r2, [r2, #8]
 8005e88:	66ba      	str	r2, [r7, #104]	; 0x68
 8005e8a:	ee19 1a10 	vmov	r1, s18
 8005e8e:	eb05 0441 	add.w	r4, r5, r1, lsl #1
 8005e92:	186a      	adds	r2, r5, r1
 8005e94:	f013 7380 	ands.w	r3, r3, #16777216	; 0x1000000
 8005e98:	4421      	add	r1, r4
 8005e9a:	f8d7 90fc 	ldr.w	r9, [r7, #252]	; 0xfc
 8005e9e:	673d      	str	r5, [r7, #112]	; 0x70
 8005ea0:	f8c7 20fc 	str.w	r2, [r7, #252]	; 0xfc
 8005ea4:	f8c7 4094 	str.w	r4, [r7, #148]	; 0x94
 8005ea8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005eac:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 8005eb0:	607b      	str	r3, [r7, #4]
 8005eb2:	f041 8264 	bne.w	800737e <forward_lstm+0x169e>
 8005eb6:	4629      	mov	r1, r5
 8005eb8:	2800      	cmp	r0, #0
 8005eba:	f001 826e 	beq.w	800739a <forward_lstm+0x16ba>
 8005ebe:	ee19 2a10 	vmov	r2, s18
 8005ec2:	f001 fcc7 	bl	8007854 <st_int8_copy>
 8005ec6:	ee19 2a10 	vmov	r2, s18
 8005eca:	f8d7 10fc 	ldr.w	r1, [r7, #252]	; 0xfc
 8005ece:	4648      	mov	r0, r9
 8005ed0:	f1b9 0f00 	cmp.w	r9, #0
 8005ed4:	f001 826f 	beq.w	80073b6 <forward_lstm+0x16d6>
 8005ed8:	f001 fcbc 	bl	8007854 <st_int8_copy>
 8005edc:	ee19 2a10 	vmov	r2, s18
 8005ee0:	f8d7 1094 	ldr.w	r1, [r7, #148]	; 0x94
 8005ee4:	2000      	movs	r0, #0
 8005ee6:	f001 fc59 	bl	800779c <st_int8_fill>
 8005eea:	68ba      	ldr	r2, [r7, #8]
 8005eec:	4bab      	ldr	r3, [pc, #684]	; (800619c <forward_lstm+0x4bc>)
 8005eee:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8005ef0:	edd2 8a10 	vldr	s17, [r2, #64]	; 0x40
 8005ef4:	2900      	cmp	r1, #0
 8005ef6:	bf08      	it	eq
 8005ef8:	4619      	moveq	r1, r3
 8005efa:	6479      	str	r1, [r7, #68]	; 0x44
 8005efc:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8005efe:	2900      	cmp	r1, #0
 8005f00:	bf08      	it	eq
 8005f02:	4619      	moveq	r1, r3
 8005f04:	67f9      	str	r1, [r7, #124]	; 0x7c
 8005f06:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8005f08:	2900      	cmp	r1, #0
 8005f0a:	bf08      	it	eq
 8005f0c:	4619      	moveq	r1, r3
 8005f0e:	f892 303c 	ldrb.w	r3, [r2, #60]	; 0x3c
 8005f12:	6439      	str	r1, [r7, #64]	; 0x40
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	f001 8301 	beq.w	800751c <forward_lstm+0x183c>
 8005f1a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005f1c:	3b01      	subs	r3, #1
 8005f1e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8005f22:	f04f 33ff 	mov.w	r3, #4294967295
 8005f26:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005f28:	4613      	mov	r3, r2
 8005f2a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005f2e:	b1b3      	cbz	r3, 8005f5e <forward_lstm+0x27e>
 8005f30:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005f34:	899d      	ldrh	r5, [r3, #12]
 8005f36:	b195      	cbz	r5, 8005f5e <forward_lstm+0x27e>
 8005f38:	693a      	ldr	r2, [r7, #16]
 8005f3a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005f3c:	68f8      	ldr	r0, [r7, #12]
 8005f3e:	eb02 0585 	add.w	r5, r2, r5, lsl #2
 8005f42:	1e5e      	subs	r6, r3, #1
 8005f44:	f850 3f04 	ldr.w	r3, [r0, #4]!
 8005f48:	6811      	ldr	r1, [r2, #0]
 8005f4a:	fb03 f406 	mul.w	r4, r3, r6
 8005f4e:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8005f52:	f842 1b04 	str.w	r1, [r2], #4
 8005f56:	425b      	negs	r3, r3
 8005f58:	4295      	cmp	r5, r2
 8005f5a:	6003      	str	r3, [r0, #0]
 8005f5c:	d1f2      	bne.n	8005f44 <forward_lstm+0x264>
 8005f5e:	6f7d      	ldr	r5, [r7, #116]	; 0x74
 8005f60:	6ebc      	ldr	r4, [r7, #104]	; 0x68
 8005f62:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8005f66:	ed9f 8a8f 	vldr	s16, [pc, #572]	; 80061a4 <forward_lstm+0x4c4>
 8005f6a:	b2a9      	uxth	r1, r5
 8005f6c:	fa1f f288 	uxth.w	r2, r8
 8005f70:	f1a1 0310 	sub.w	r3, r1, #16
 8005f74:	0096      	lsls	r6, r2, #2
 8005f76:	091b      	lsrs	r3, r3, #4
 8005f78:	f8c7 10dc 	str.w	r1, [r7, #220]	; 0xdc
 8005f7c:	3301      	adds	r3, #1
 8005f7e:	fb06 f101 	mul.w	r1, r6, r1
 8005f82:	eb04 0c41 	add.w	ip, r4, r1, lsl #1
 8005f86:	019b      	lsls	r3, r3, #6
 8005f88:	6e7c      	ldr	r4, [r7, #100]	; 0x64
 8005f8a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005f8e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005f92:	f1a2 0310 	sub.w	r3, r2, #16
 8005f96:	fb02 f202 	mul.w	r2, r2, r2
 8005f9a:	f8c7 c054 	str.w	ip, [r7, #84]	; 0x54
 8005f9e:	eb04 0cc2 	add.w	ip, r4, r2, lsl #3
 8005fa2:	6e3c      	ldr	r4, [r7, #96]	; 0x60
 8005fa4:	f8c7 c050 	str.w	ip, [r7, #80]	; 0x50
 8005fa8:	091b      	lsrs	r3, r3, #4
 8005faa:	eb04 0c46 	add.w	ip, r4, r6, lsl #1
 8005fae:	1c5c      	adds	r4, r3, #1
 8005fb0:	019b      	lsls	r3, r3, #6
 8005fb2:	623b      	str	r3, [r7, #32]
 8005fb4:	01a3      	lsls	r3, r4, #6
 8005fb6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8005fba:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005fbc:	f8c7 60b0 	str.w	r6, [r7, #176]	; 0xb0
 8005fc0:	440b      	add	r3, r1
 8005fc2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005fc4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005fc6:	f8d7 4080 	ldr.w	r4, [r7, #128]	; 0x80
 8005fca:	f8c7 c04c 	str.w	ip, [r7, #76]	; 0x4c
 8005fce:	440b      	add	r3, r1
 8005fd0:	63bb      	str	r3, [r7, #56]	; 0x38
 8005fd2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005fd4:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8005fd8:	637b      	str	r3, [r7, #52]	; 0x34
 8005fda:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005fdc:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8005fe0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005fe2:	633b      	str	r3, [r7, #48]	; 0x30
 8005fe4:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 8005fe8:	4633      	mov	r3, r6
 8005fea:	1996      	adds	r6, r2, r6
 8005fec:	62fe      	str	r6, [r7, #44]	; 0x2c
 8005fee:	6e3e      	ldr	r6, [r7, #96]	; 0x60
 8005ff0:	f8c7 00a0 	str.w	r0, [r7, #160]	; 0xa0
 8005ff4:	441e      	add	r6, r3
 8005ff6:	62be      	str	r6, [r7, #40]	; 0x28
 8005ff8:	18e6      	adds	r6, r4, r3
 8005ffa:	6f7c      	ldr	r4, [r7, #116]	; 0x74
 8005ffc:	f8c7 60a4 	str.w	r6, [r7, #164]	; 0xa4
 8006000:	f64f 70f0 	movw	r0, #65520	; 0xfff0
 8006004:	ea04 0600 	and.w	r6, r4, r0
 8006008:	f8c7 60f4 	str.w	r6, [r7, #244]	; 0xf4
 800600c:	ea08 0600 	and.w	r6, r8, r0
 8006010:	f8c7 60f8 	str.w	r6, [r7, #248]	; 0xf8
 8006014:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 8006018:	0089      	lsls	r1, r1, #2
 800601a:	f8c7 10b4 	str.w	r1, [r7, #180]	; 0xb4
 800601e:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8006020:	00ad      	lsls	r5, r5, #2
 8006022:	fb05 f101 	mul.w	r1, r5, r1
 8006026:	61b9      	str	r1, [r7, #24]
 8006028:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 800602c:	fb05 f501 	mul.w	r5, r5, r1
 8006030:	f8c7 5088 	str.w	r5, [r7, #136]	; 0x88
 8006034:	4661      	mov	r1, ip
 8006036:	eb02 0543 	add.w	r5, r2, r3, lsl #1
 800603a:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800603e:	61fd      	str	r5, [r7, #28]
 8006040:	4419      	add	r1, r3
 8006042:	6279      	str	r1, [r7, #36]	; 0x24
 8006044:	18d1      	adds	r1, r2, r3
 8006046:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 800604a:	f008 060f 	and.w	r6, r8, #15
 800604e:	f8c7 1084 	str.w	r1, [r7, #132]	; 0x84
 8006052:	617b      	str	r3, [r7, #20]
 8006054:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006058:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800605a:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 800605e:	f8d7 40a4 	ldr.w	r4, [r7, #164]	; 0xa4
 8006062:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 8006066:	4413      	add	r3, r2
 8006068:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800606c:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006070:	4b4b      	ldr	r3, [pc, #300]	; (80061a0 <forward_lstm+0x4c0>)
 8006072:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8006076:	e9c7 3244 	strd	r3, r2, [r7, #272]	; 0x110
 800607a:	e9c7 3248 	strd	r3, r2, [r7, #288]	; 0x120
 800607e:	e9c7 324c 	strd	r3, r2, [r7, #304]	; 0x130
 8006082:	e9c7 3250 	strd	r3, r2, [r7, #320]	; 0x140
 8006086:	e9c7 3254 	strd	r3, r2, [r7, #336]	; 0x150
 800608a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800608c:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
 8006090:	699b      	ldr	r3, [r3, #24]
 8006092:	689b      	ldr	r3, [r3, #8]
 8006094:	f8c7 1108 	str.w	r1, [r7, #264]	; 0x108
 8006098:	4403      	add	r3, r0
 800609a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800609e:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 80060a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80060a6:	f8c7 110c 	str.w	r1, [r7, #268]	; 0x10c
 80060aa:	e9c7 4446 	strd	r4, r4, [r7, #280]	; 0x118
 80060ae:	e9c7 334a 	strd	r3, r3, [r7, #296]	; 0x128
 80060b2:	e9c7 004e 	strd	r0, r0, [r7, #312]	; 0x138
 80060b6:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 80060ba:	6f3d      	ldr	r5, [r7, #112]	; 0x70
 80060bc:	e9c7 0052 	strd	r0, r0, [r7, #328]	; 0x148
 80060c0:	f507 7080 	add.w	r0, r7, #256	; 0x100
 80060c4:	f8c7 0178 	str.w	r0, [r7, #376]	; 0x178
 80060c8:	f507 7088 	add.w	r0, r7, #272	; 0x110
 80060cc:	f8c7 0194 	str.w	r0, [r7, #404]	; 0x194
 80060d0:	f507 7090 	add.w	r0, r7, #288	; 0x120
 80060d4:	f8c7 01b0 	str.w	r0, [r7, #432]	; 0x1b0
 80060d8:	f507 7098 	add.w	r0, r7, #304	; 0x130
 80060dc:	f8c7 01cc 	str.w	r0, [r7, #460]	; 0x1cc
 80060e0:	f507 70a0 	add.w	r0, r7, #320	; 0x140
 80060e4:	f8c7 01e8 	str.w	r0, [r7, #488]	; 0x1e8
 80060e8:	f507 70a8 	add.w	r0, r7, #336	; 0x150
 80060ec:	e9c7 5556 	strd	r5, r5, [r7, #344]	; 0x158
 80060f0:	f8c7 0204 	str.w	r0, [r7, #516]	; 0x204
 80060f4:	2a00      	cmp	r2, #0
 80060f6:	f001 81a2 	beq.w	800743e <forward_lstm+0x175e>
 80060fa:	6a38      	ldr	r0, [r7, #32]
 80060fc:	f8d7 20fc 	ldr.w	r2, [r7, #252]	; 0xfc
 8006100:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006104:	46a9      	mov	r9, r5
 8006106:	6abd      	ldr	r5, [r7, #40]	; 0x28
 8006108:	f8c7 50c0 	str.w	r5, [r7, #192]	; 0xc0
 800610c:	3080      	adds	r0, #128	; 0x80
 800610e:	6cbd      	ldr	r5, [r7, #72]	; 0x48
 8006110:	f8c7 50c4 	str.w	r5, [r7, #196]	; 0xc4
 8006114:	4410      	add	r0, r2
 8006116:	6e3d      	ldr	r5, [r7, #96]	; 0x60
 8006118:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800611a:	f8c7 20b8 	str.w	r2, [r7, #184]	; 0xb8
 800611e:	f8c7 50c8 	str.w	r5, [r7, #200]	; 0xc8
 8006122:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8006126:	f8d7 50d8 	ldr.w	r5, [r7, #216]	; 0xd8
 800612a:	f8c7 9078 	str.w	r9, [r7, #120]	; 0x78
 800612e:	1955      	adds	r5, r2, r5
 8006130:	469e      	mov	lr, r3
 8006132:	e9d7 b314 	ldrd	fp, r3, [r7, #80]	; 0x50
 8006136:	f8d7 20fc 	ldr.w	r2, [r7, #252]	; 0xfc
 800613a:	f8c7 509c 	str.w	r5, [r7, #156]	; 0x9c
 800613e:	f8d7 50d4 	ldr.w	r5, [r7, #212]	; 0xd4
 8006142:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006146:	442a      	add	r2, r5
 8006148:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800614a:	f8c7 20d0 	str.w	r2, [r7, #208]	; 0xd0
 800614e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006152:	69fa      	ldr	r2, [r7, #28]
 8006154:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006156:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800615a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800615e:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8006160:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006162:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8006166:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006168:	f002 020f 	and.w	r2, r2, #15
 800616c:	46a0      	mov	r8, r4
 800616e:	468c      	mov	ip, r1
 8006170:	f8c7 2098 	str.w	r2, [r7, #152]	; 0x98
 8006174:	469a      	mov	sl, r3
 8006176:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800617a:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 80061a4 <forward_lstm+0x4c4>
 800617e:	ecac 8a01 	vstmia	ip!, {s16}
 8006182:	2b00      	cmp	r3, #0
 8006184:	f001 8154 	beq.w	8007430 <forward_lstm+0x1750>
 8006188:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800618c:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 8006190:	f103 0240 	add.w	r2, r3, #64	; 0x40
 8006194:	f10a 0340 	add.w	r3, sl, #64	; 0x40
 8006198:	e006      	b.n	80061a8 <forward_lstm+0x4c8>
 800619a:	bf00      	nop
 800619c:	08005ccd 	.word	0x08005ccd
 80061a0:	01821040 	.word	0x01821040
 80061a4:	00000000 	.word	0x00000000
 80061a8:	ed53 5a0f 	vldr	s11, [r3, #-60]	; 0xffffffc4
 80061ac:	ed52 7a0f 	vldr	s15, [r2, #-60]	; 0xffffffc4
 80061b0:	ed12 6a10 	vldr	s12, [r2, #-64]	; 0xffffffc0
 80061b4:	ed53 6a10 	vldr	s13, [r3, #-64]	; 0xffffffc0
 80061b8:	ed52 4a0d 	vldr	s9, [r2, #-52]	; 0xffffffcc
 80061bc:	ed12 5a0c 	vldr	s10, [r2, #-48]	; 0xffffffd0
 80061c0:	ed12 3a0a 	vldr	s6, [r2, #-40]	; 0xffffffd8
 80061c4:	ed53 3a0a 	vldr	s7, [r3, #-40]	; 0xffffffd8
 80061c8:	ed12 4a09 	vldr	s8, [r2, #-36]	; 0xffffffdc
 80061cc:	ed12 1a06 	vldr	s2, [r2, #-24]	; 0xffffffe8
 80061d0:	ed53 1a06 	vldr	s3, [r3, #-24]	; 0xffffffe8
 80061d4:	ed12 2a05 	vldr	s4, [r2, #-20]	; 0xffffffec
 80061d8:	ed53 2a05 	vldr	s5, [r3, #-20]	; 0xffffffec
 80061dc:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80061e0:	ed52 5a0e 	vldr	s11, [r2, #-56]	; 0xffffffc8
 80061e4:	eee6 7a26 	vfma.f32	s15, s12, s13
 80061e8:	3910      	subs	r1, #16
 80061ea:	290f      	cmp	r1, #15
 80061ec:	ed13 6a0e 	vldr	s12, [r3, #-56]	; 0xffffffc8
 80061f0:	ed53 6a0d 	vldr	s13, [r3, #-52]	; 0xffffffcc
 80061f4:	eee5 7a86 	vfma.f32	s15, s11, s12
 80061f8:	f102 0240 	add.w	r2, r2, #64	; 0x40
 80061fc:	f103 0340 	add.w	r3, r3, #64	; 0x40
 8006200:	ed53 5a1c 	vldr	s11, [r3, #-112]	; 0xffffff90
 8006204:	ed12 6a1b 	vldr	s12, [r2, #-108]	; 0xffffff94
 8006208:	eee4 7aa6 	vfma.f32	s15, s9, s13
 800620c:	ed53 6a1b 	vldr	s13, [r3, #-108]	; 0xffffff94
 8006210:	ed53 4a19 	vldr	s9, [r3, #-100]	; 0xffffff9c
 8006214:	eee5 7a25 	vfma.f32	s15, s10, s11
 8006218:	ed12 5a18 	vldr	s10, [r2, #-96]	; 0xffffffa0
 800621c:	ed53 5a18 	vldr	s11, [r3, #-96]	; 0xffffffa0
 8006220:	eee6 7a26 	vfma.f32	s15, s12, s13
 8006224:	ed12 6a17 	vldr	s12, [r2, #-92]	; 0xffffffa4
 8006228:	ed53 6a17 	vldr	s13, [r3, #-92]	; 0xffffffa4
 800622c:	eee3 7a23 	vfma.f32	s15, s6, s7
 8006230:	ed12 3a14 	vldr	s6, [r2, #-80]	; 0xffffffb0
 8006234:	ed53 3a14 	vldr	s7, [r3, #-80]	; 0xffffffb0
 8006238:	eee4 7a24 	vfma.f32	s15, s8, s9
 800623c:	ed12 4a13 	vldr	s8, [r2, #-76]	; 0xffffffb4
 8006240:	ed53 4a13 	vldr	s9, [r3, #-76]	; 0xffffffb4
 8006244:	eee5 7a25 	vfma.f32	s15, s10, s11
 8006248:	ed12 5a12 	vldr	s10, [r2, #-72]	; 0xffffffb8
 800624c:	ed53 5a12 	vldr	s11, [r3, #-72]	; 0xffffffb8
 8006250:	eee6 7a26 	vfma.f32	s15, s12, s13
 8006254:	ed12 6a11 	vldr	s12, [r2, #-68]	; 0xffffffbc
 8006258:	ed53 6a11 	vldr	s13, [r3, #-68]	; 0xffffffbc
 800625c:	eee1 7a21 	vfma.f32	s15, s2, s3
 8006260:	eee2 7a22 	vfma.f32	s15, s4, s5
 8006264:	eee3 7a23 	vfma.f32	s15, s6, s7
 8006268:	eee4 7a24 	vfma.f32	s15, s8, s9
 800626c:	eee5 7a25 	vfma.f32	s15, s10, s11
 8006270:	eee6 7a26 	vfma.f32	s15, s12, s13
 8006274:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006278:	d896      	bhi.n	80061a8 <forward_lstm+0x4c8>
 800627a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800627e:	e9d7 5426 	ldrd	r5, r4, [r7, #152]	; 0x98
 8006282:	4453      	add	r3, sl
 8006284:	2d00      	cmp	r5, #0
 8006286:	d076      	beq.n	8006376 <forward_lstm+0x696>
 8006288:	edd4 6a00 	vldr	s13, [r4]
 800628c:	edd3 7a00 	vldr	s15, [r3]
 8006290:	2d01      	cmp	r5, #1
 8006292:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006296:	d06e      	beq.n	8006376 <forward_lstm+0x696>
 8006298:	edd3 6a01 	vldr	s13, [r3, #4]
 800629c:	edd4 7a01 	vldr	s15, [r4, #4]
 80062a0:	2d02      	cmp	r5, #2
 80062a2:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80062a6:	d066      	beq.n	8006376 <forward_lstm+0x696>
 80062a8:	edd3 6a02 	vldr	s13, [r3, #8]
 80062ac:	edd4 7a02 	vldr	s15, [r4, #8]
 80062b0:	2d03      	cmp	r5, #3
 80062b2:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80062b6:	d05e      	beq.n	8006376 <forward_lstm+0x696>
 80062b8:	edd3 6a03 	vldr	s13, [r3, #12]
 80062bc:	edd4 7a03 	vldr	s15, [r4, #12]
 80062c0:	2d04      	cmp	r5, #4
 80062c2:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80062c6:	d056      	beq.n	8006376 <forward_lstm+0x696>
 80062c8:	edd3 6a04 	vldr	s13, [r3, #16]
 80062cc:	edd4 7a04 	vldr	s15, [r4, #16]
 80062d0:	2d05      	cmp	r5, #5
 80062d2:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80062d6:	d04e      	beq.n	8006376 <forward_lstm+0x696>
 80062d8:	edd3 6a05 	vldr	s13, [r3, #20]
 80062dc:	edd4 7a05 	vldr	s15, [r4, #20]
 80062e0:	2d06      	cmp	r5, #6
 80062e2:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80062e6:	d046      	beq.n	8006376 <forward_lstm+0x696>
 80062e8:	edd3 6a06 	vldr	s13, [r3, #24]
 80062ec:	edd4 7a06 	vldr	s15, [r4, #24]
 80062f0:	2d07      	cmp	r5, #7
 80062f2:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80062f6:	d03e      	beq.n	8006376 <forward_lstm+0x696>
 80062f8:	edd3 6a07 	vldr	s13, [r3, #28]
 80062fc:	edd4 7a07 	vldr	s15, [r4, #28]
 8006300:	2d08      	cmp	r5, #8
 8006302:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006306:	d036      	beq.n	8006376 <forward_lstm+0x696>
 8006308:	edd3 6a08 	vldr	s13, [r3, #32]
 800630c:	edd4 7a08 	vldr	s15, [r4, #32]
 8006310:	2d09      	cmp	r5, #9
 8006312:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006316:	d02e      	beq.n	8006376 <forward_lstm+0x696>
 8006318:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 800631c:	edd4 7a09 	vldr	s15, [r4, #36]	; 0x24
 8006320:	2d0a      	cmp	r5, #10
 8006322:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006326:	d026      	beq.n	8006376 <forward_lstm+0x696>
 8006328:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 800632c:	edd4 7a0a 	vldr	s15, [r4, #40]	; 0x28
 8006330:	2d0b      	cmp	r5, #11
 8006332:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006336:	d01e      	beq.n	8006376 <forward_lstm+0x696>
 8006338:	edd3 6a0b 	vldr	s13, [r3, #44]	; 0x2c
 800633c:	edd4 7a0b 	vldr	s15, [r4, #44]	; 0x2c
 8006340:	2d0c      	cmp	r5, #12
 8006342:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006346:	d016      	beq.n	8006376 <forward_lstm+0x696>
 8006348:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 800634c:	edd4 7a0c 	vldr	s15, [r4, #48]	; 0x30
 8006350:	f1b5 020d 	subs.w	r2, r5, #13
 8006354:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006358:	d00d      	beq.n	8006376 <forward_lstm+0x696>
 800635a:	edd3 6a0d 	vldr	s13, [r3, #52]	; 0x34
 800635e:	edd4 7a0d 	vldr	s15, [r4, #52]	; 0x34
 8006362:	2a01      	cmp	r2, #1
 8006364:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006368:	d005      	beq.n	8006376 <forward_lstm+0x696>
 800636a:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 800636e:	edd4 7a0e 	vldr	s15, [r4, #56]	; 0x38
 8006372:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006376:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800637a:	ed5f 6a76 	vldr	s13, [pc, #-472]	; 80061a4 <forward_lstm+0x4c4>
 800637e:	ed0c 7a01 	vstr	s14, [ip, #-4]
 8006382:	2b00      	cmp	r3, #0
 8006384:	f001 804c 	beq.w	8007420 <forward_lstm+0x1740>
 8006388:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800638c:	f8d7 20f0 	ldr.w	r2, [r7, #240]	; 0xf0
 8006390:	3340      	adds	r3, #64	; 0x40
 8006392:	3240      	adds	r2, #64	; 0x40
 8006394:	ed53 7a0f 	vldr	s15, [r3, #-60]	; 0xffffffc4
 8006398:	ed12 5a0f 	vldr	s10, [r2, #-60]	; 0xffffffc4
 800639c:	ed53 5a10 	vldr	s11, [r3, #-64]	; 0xffffffc0
 80063a0:	ed12 6a10 	vldr	s12, [r2, #-64]	; 0xffffffc0
 80063a4:	ed13 4a0d 	vldr	s8, [r3, #-52]	; 0xffffffcc
 80063a8:	ed53 4a0c 	vldr	s9, [r3, #-48]	; 0xffffffd0
 80063ac:	ed53 2a0a 	vldr	s5, [r3, #-40]	; 0xffffffd8
 80063b0:	ed12 3a0a 	vldr	s6, [r2, #-40]	; 0xffffffd8
 80063b4:	ed53 3a09 	vldr	s7, [r3, #-36]	; 0xffffffdc
 80063b8:	ed53 0a06 	vldr	s1, [r3, #-24]	; 0xffffffe8
 80063bc:	ed12 1a06 	vldr	s2, [r2, #-24]	; 0xffffffe8
 80063c0:	ed53 1a05 	vldr	s3, [r3, #-20]	; 0xffffffec
 80063c4:	ed12 2a05 	vldr	s4, [r2, #-20]	; 0xffffffec
 80063c8:	ee67 7a85 	vmul.f32	s15, s15, s10
 80063cc:	ed13 5a0e 	vldr	s10, [r3, #-56]	; 0xffffffc8
 80063d0:	eee5 7a86 	vfma.f32	s15, s11, s12
 80063d4:	3340      	adds	r3, #64	; 0x40
 80063d6:	3240      	adds	r2, #64	; 0x40
 80063d8:	ed52 5a1e 	vldr	s11, [r2, #-120]	; 0xffffff88
 80063dc:	ed12 6a1d 	vldr	s12, [r2, #-116]	; 0xffffff8c
 80063e0:	eee5 7a25 	vfma.f32	s15, s10, s11
 80063e4:	ed12 5a1c 	vldr	s10, [r2, #-112]	; 0xffffff90
 80063e8:	ed53 5a1b 	vldr	s11, [r3, #-108]	; 0xffffff94
 80063ec:	eee4 7a06 	vfma.f32	s15, s8, s12
 80063f0:	ed12 6a1b 	vldr	s12, [r2, #-108]	; 0xffffff94
 80063f4:	ed12 4a19 	vldr	s8, [r2, #-100]	; 0xffffff9c
 80063f8:	eee4 7a85 	vfma.f32	s15, s9, s10
 80063fc:	ed53 4a18 	vldr	s9, [r3, #-96]	; 0xffffffa0
 8006400:	ed12 5a18 	vldr	s10, [r2, #-96]	; 0xffffffa0
 8006404:	eee5 7a86 	vfma.f32	s15, s11, s12
 8006408:	ed53 5a17 	vldr	s11, [r3, #-92]	; 0xffffffa4
 800640c:	ed12 6a17 	vldr	s12, [r2, #-92]	; 0xffffffa4
 8006410:	eee2 7a83 	vfma.f32	s15, s5, s6
 8006414:	ed53 2a14 	vldr	s5, [r3, #-80]	; 0xffffffb0
 8006418:	ed12 3a14 	vldr	s6, [r2, #-80]	; 0xffffffb0
 800641c:	eee3 7a84 	vfma.f32	s15, s7, s8
 8006420:	ed53 3a13 	vldr	s7, [r3, #-76]	; 0xffffffb4
 8006424:	ed12 4a13 	vldr	s8, [r2, #-76]	; 0xffffffb4
 8006428:	eee4 7a85 	vfma.f32	s15, s9, s10
 800642c:	ed53 4a12 	vldr	s9, [r3, #-72]	; 0xffffffb8
 8006430:	ed12 5a12 	vldr	s10, [r2, #-72]	; 0xffffffb8
 8006434:	eee5 7a86 	vfma.f32	s15, s11, s12
 8006438:	ed53 5a11 	vldr	s11, [r3, #-68]	; 0xffffffbc
 800643c:	ed12 6a11 	vldr	s12, [r2, #-68]	; 0xffffffbc
 8006440:	eee0 7a81 	vfma.f32	s15, s1, s2
 8006444:	4298      	cmp	r0, r3
 8006446:	eee1 7a82 	vfma.f32	s15, s3, s4
 800644a:	eee2 7a83 	vfma.f32	s15, s5, s6
 800644e:	eee3 7a84 	vfma.f32	s15, s7, s8
 8006452:	eee4 7a85 	vfma.f32	s15, s9, s10
 8006456:	eee5 7a86 	vfma.f32	s15, s11, s12
 800645a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800645e:	d199      	bne.n	8006394 <forward_lstm+0x6b4>
 8006460:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8006464:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 8006468:	189a      	adds	r2, r3, r2
 800646a:	2e00      	cmp	r6, #0
 800646c:	d078      	beq.n	8006560 <forward_lstm+0x880>
 800646e:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8006472:	4633      	mov	r3, r6
 8006474:	ed91 6a00 	vldr	s12, [r1]
 8006478:	edd2 7a00 	vldr	s15, [r2]
 800647c:	2b01      	cmp	r3, #1
 800647e:	eee6 6a27 	vfma.f32	s13, s12, s15
 8006482:	d06d      	beq.n	8006560 <forward_lstm+0x880>
 8006484:	ed91 6a01 	vldr	s12, [r1, #4]
 8006488:	edd2 7a01 	vldr	s15, [r2, #4]
 800648c:	2b02      	cmp	r3, #2
 800648e:	eee6 6a27 	vfma.f32	s13, s12, s15
 8006492:	d065      	beq.n	8006560 <forward_lstm+0x880>
 8006494:	ed91 6a02 	vldr	s12, [r1, #8]
 8006498:	edd2 7a02 	vldr	s15, [r2, #8]
 800649c:	2b03      	cmp	r3, #3
 800649e:	eee6 6a27 	vfma.f32	s13, s12, s15
 80064a2:	d05d      	beq.n	8006560 <forward_lstm+0x880>
 80064a4:	ed91 6a03 	vldr	s12, [r1, #12]
 80064a8:	edd2 7a03 	vldr	s15, [r2, #12]
 80064ac:	2b04      	cmp	r3, #4
 80064ae:	eee6 6a27 	vfma.f32	s13, s12, s15
 80064b2:	d055      	beq.n	8006560 <forward_lstm+0x880>
 80064b4:	ed91 6a04 	vldr	s12, [r1, #16]
 80064b8:	edd2 7a04 	vldr	s15, [r2, #16]
 80064bc:	2b05      	cmp	r3, #5
 80064be:	eee6 6a27 	vfma.f32	s13, s12, s15
 80064c2:	d04d      	beq.n	8006560 <forward_lstm+0x880>
 80064c4:	ed91 6a05 	vldr	s12, [r1, #20]
 80064c8:	edd2 7a05 	vldr	s15, [r2, #20]
 80064cc:	2b06      	cmp	r3, #6
 80064ce:	eee6 6a27 	vfma.f32	s13, s12, s15
 80064d2:	d045      	beq.n	8006560 <forward_lstm+0x880>
 80064d4:	ed91 6a06 	vldr	s12, [r1, #24]
 80064d8:	edd2 7a06 	vldr	s15, [r2, #24]
 80064dc:	2b07      	cmp	r3, #7
 80064de:	eee6 6a27 	vfma.f32	s13, s12, s15
 80064e2:	d03d      	beq.n	8006560 <forward_lstm+0x880>
 80064e4:	ed91 6a07 	vldr	s12, [r1, #28]
 80064e8:	edd2 7a07 	vldr	s15, [r2, #28]
 80064ec:	2b08      	cmp	r3, #8
 80064ee:	eee6 6a27 	vfma.f32	s13, s12, s15
 80064f2:	d035      	beq.n	8006560 <forward_lstm+0x880>
 80064f4:	ed91 6a08 	vldr	s12, [r1, #32]
 80064f8:	edd2 7a08 	vldr	s15, [r2, #32]
 80064fc:	2b09      	cmp	r3, #9
 80064fe:	eee6 6a27 	vfma.f32	s13, s12, s15
 8006502:	d02d      	beq.n	8006560 <forward_lstm+0x880>
 8006504:	ed91 6a09 	vldr	s12, [r1, #36]	; 0x24
 8006508:	edd2 7a09 	vldr	s15, [r2, #36]	; 0x24
 800650c:	2b0a      	cmp	r3, #10
 800650e:	eee6 6a27 	vfma.f32	s13, s12, s15
 8006512:	d025      	beq.n	8006560 <forward_lstm+0x880>
 8006514:	ed91 6a0a 	vldr	s12, [r1, #40]	; 0x28
 8006518:	edd2 7a0a 	vldr	s15, [r2, #40]	; 0x28
 800651c:	2b0b      	cmp	r3, #11
 800651e:	eee6 6a27 	vfma.f32	s13, s12, s15
 8006522:	d01d      	beq.n	8006560 <forward_lstm+0x880>
 8006524:	ed91 6a0b 	vldr	s12, [r1, #44]	; 0x2c
 8006528:	edd2 7a0b 	vldr	s15, [r2, #44]	; 0x2c
 800652c:	2b0c      	cmp	r3, #12
 800652e:	eee6 6a27 	vfma.f32	s13, s12, s15
 8006532:	d015      	beq.n	8006560 <forward_lstm+0x880>
 8006534:	ed91 6a0c 	vldr	s12, [r1, #48]	; 0x30
 8006538:	edd2 7a0c 	vldr	s15, [r2, #48]	; 0x30
 800653c:	3b0d      	subs	r3, #13
 800653e:	eee6 6a27 	vfma.f32	s13, s12, s15
 8006542:	d00d      	beq.n	8006560 <forward_lstm+0x880>
 8006544:	ed91 6a0d 	vldr	s12, [r1, #52]	; 0x34
 8006548:	edd2 7a0d 	vldr	s15, [r2, #52]	; 0x34
 800654c:	2b01      	cmp	r3, #1
 800654e:	eee6 6a27 	vfma.f32	s13, s12, s15
 8006552:	d005      	beq.n	8006560 <forward_lstm+0x880>
 8006554:	ed91 6a0e 	vldr	s12, [r1, #56]	; 0x38
 8006558:	edd2 7a0e 	vldr	s15, [r2, #56]	; 0x38
 800655c:	eee6 6a27 	vfma.f32	s13, s12, s15
 8006560:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006564:	f8c7 90ac 	str.w	r9, [r7, #172]	; 0xac
 8006568:	ee37 7a26 	vadd.f32	s14, s14, s13
 800656c:	ed0c 7a01 	vstr	s14, [ip, #-4]
 8006570:	ecb3 6a01 	vldmia	r3!, {s12}
 8006574:	edd9 6a00 	vldr	s13, [r9]
 8006578:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800657c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006580:	ecf3 7a01 	vldmia	r3!, {s15}
 8006584:	eee6 7a26 	vfma.f32	s15, s12, s13
 8006588:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800658c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006590:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006594:	ed0c 7a01 	vstr	s14, [ip, #-4]
 8006598:	ed9f 7abb 	vldr	s14, [pc, #748]	; 8006888 <forward_lstm+0xba8>
 800659c:	ed88 8a00 	vstr	s16, [r8]
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	f000 8739 	beq.w	8007418 <forward_lstm+0x1738>
 80065a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80065aa:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 80065ae:	f103 0240 	add.w	r2, r3, #64	; 0x40
 80065b2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80065b6:	3340      	adds	r3, #64	; 0x40
 80065b8:	ed53 5a0f 	vldr	s11, [r3, #-60]	; 0xffffffc4
 80065bc:	ed52 7a0f 	vldr	s15, [r2, #-60]	; 0xffffffc4
 80065c0:	ed12 6a10 	vldr	s12, [r2, #-64]	; 0xffffffc0
 80065c4:	ed53 6a10 	vldr	s13, [r3, #-64]	; 0xffffffc0
 80065c8:	ed52 4a0d 	vldr	s9, [r2, #-52]	; 0xffffffcc
 80065cc:	ed12 5a0c 	vldr	s10, [r2, #-48]	; 0xffffffd0
 80065d0:	ed12 3a0a 	vldr	s6, [r2, #-40]	; 0xffffffd8
 80065d4:	ed53 3a0a 	vldr	s7, [r3, #-40]	; 0xffffffd8
 80065d8:	ed12 4a09 	vldr	s8, [r2, #-36]	; 0xffffffdc
 80065dc:	ed12 1a06 	vldr	s2, [r2, #-24]	; 0xffffffe8
 80065e0:	ed53 1a06 	vldr	s3, [r3, #-24]	; 0xffffffe8
 80065e4:	ed12 2a05 	vldr	s4, [r2, #-20]	; 0xffffffec
 80065e8:	ed53 2a05 	vldr	s5, [r3, #-20]	; 0xffffffec
 80065ec:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80065f0:	ed52 5a0e 	vldr	s11, [r2, #-56]	; 0xffffffc8
 80065f4:	eee6 7a26 	vfma.f32	s15, s12, s13
 80065f8:	3910      	subs	r1, #16
 80065fa:	290f      	cmp	r1, #15
 80065fc:	ed13 6a0e 	vldr	s12, [r3, #-56]	; 0xffffffc8
 8006600:	ed53 6a0d 	vldr	s13, [r3, #-52]	; 0xffffffcc
 8006604:	eee5 7a86 	vfma.f32	s15, s11, s12
 8006608:	f102 0240 	add.w	r2, r2, #64	; 0x40
 800660c:	f103 0340 	add.w	r3, r3, #64	; 0x40
 8006610:	ed53 5a1c 	vldr	s11, [r3, #-112]	; 0xffffff90
 8006614:	ed12 6a1b 	vldr	s12, [r2, #-108]	; 0xffffff94
 8006618:	eee4 7aa6 	vfma.f32	s15, s9, s13
 800661c:	ed53 6a1b 	vldr	s13, [r3, #-108]	; 0xffffff94
 8006620:	ed53 4a19 	vldr	s9, [r3, #-100]	; 0xffffff9c
 8006624:	eee5 7a25 	vfma.f32	s15, s10, s11
 8006628:	ed12 5a18 	vldr	s10, [r2, #-96]	; 0xffffffa0
 800662c:	ed53 5a18 	vldr	s11, [r3, #-96]	; 0xffffffa0
 8006630:	eee6 7a26 	vfma.f32	s15, s12, s13
 8006634:	ed12 6a17 	vldr	s12, [r2, #-92]	; 0xffffffa4
 8006638:	ed53 6a17 	vldr	s13, [r3, #-92]	; 0xffffffa4
 800663c:	eee3 7a23 	vfma.f32	s15, s6, s7
 8006640:	ed12 3a14 	vldr	s6, [r2, #-80]	; 0xffffffb0
 8006644:	ed53 3a14 	vldr	s7, [r3, #-80]	; 0xffffffb0
 8006648:	eee4 7a24 	vfma.f32	s15, s8, s9
 800664c:	ed12 4a13 	vldr	s8, [r2, #-76]	; 0xffffffb4
 8006650:	ed53 4a13 	vldr	s9, [r3, #-76]	; 0xffffffb4
 8006654:	eee5 7a25 	vfma.f32	s15, s10, s11
 8006658:	ed12 5a12 	vldr	s10, [r2, #-72]	; 0xffffffb8
 800665c:	ed53 5a12 	vldr	s11, [r3, #-72]	; 0xffffffb8
 8006660:	eee6 7a26 	vfma.f32	s15, s12, s13
 8006664:	ed12 6a11 	vldr	s12, [r2, #-68]	; 0xffffffbc
 8006668:	ed53 6a11 	vldr	s13, [r3, #-68]	; 0xffffffbc
 800666c:	eee1 7a21 	vfma.f32	s15, s2, s3
 8006670:	eee2 7a22 	vfma.f32	s15, s4, s5
 8006674:	eee3 7a23 	vfma.f32	s15, s6, s7
 8006678:	eee4 7a24 	vfma.f32	s15, s8, s9
 800667c:	eee5 7a25 	vfma.f32	s15, s10, s11
 8006680:	eee6 7a26 	vfma.f32	s15, s12, s13
 8006684:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006688:	d896      	bhi.n	80065b8 <forward_lstm+0x8d8>
 800668a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800668e:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 8006692:	4413      	add	r3, r2
 8006694:	2d00      	cmp	r5, #0
 8006696:	d076      	beq.n	8006786 <forward_lstm+0xaa6>
 8006698:	edd4 6a00 	vldr	s13, [r4]
 800669c:	edd3 7a00 	vldr	s15, [r3]
 80066a0:	2d01      	cmp	r5, #1
 80066a2:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80066a6:	d06e      	beq.n	8006786 <forward_lstm+0xaa6>
 80066a8:	edd4 6a01 	vldr	s13, [r4, #4]
 80066ac:	edd3 7a01 	vldr	s15, [r3, #4]
 80066b0:	2d02      	cmp	r5, #2
 80066b2:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80066b6:	d066      	beq.n	8006786 <forward_lstm+0xaa6>
 80066b8:	edd4 6a02 	vldr	s13, [r4, #8]
 80066bc:	edd3 7a02 	vldr	s15, [r3, #8]
 80066c0:	2d03      	cmp	r5, #3
 80066c2:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80066c6:	d05e      	beq.n	8006786 <forward_lstm+0xaa6>
 80066c8:	edd4 6a03 	vldr	s13, [r4, #12]
 80066cc:	edd3 7a03 	vldr	s15, [r3, #12]
 80066d0:	2d04      	cmp	r5, #4
 80066d2:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80066d6:	d056      	beq.n	8006786 <forward_lstm+0xaa6>
 80066d8:	edd4 6a04 	vldr	s13, [r4, #16]
 80066dc:	edd3 7a04 	vldr	s15, [r3, #16]
 80066e0:	2d05      	cmp	r5, #5
 80066e2:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80066e6:	d04e      	beq.n	8006786 <forward_lstm+0xaa6>
 80066e8:	edd4 6a05 	vldr	s13, [r4, #20]
 80066ec:	edd3 7a05 	vldr	s15, [r3, #20]
 80066f0:	2d06      	cmp	r5, #6
 80066f2:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80066f6:	d046      	beq.n	8006786 <forward_lstm+0xaa6>
 80066f8:	edd4 6a06 	vldr	s13, [r4, #24]
 80066fc:	edd3 7a06 	vldr	s15, [r3, #24]
 8006700:	2d07      	cmp	r5, #7
 8006702:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006706:	d03e      	beq.n	8006786 <forward_lstm+0xaa6>
 8006708:	edd4 6a07 	vldr	s13, [r4, #28]
 800670c:	edd3 7a07 	vldr	s15, [r3, #28]
 8006710:	2d08      	cmp	r5, #8
 8006712:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006716:	d036      	beq.n	8006786 <forward_lstm+0xaa6>
 8006718:	edd4 6a08 	vldr	s13, [r4, #32]
 800671c:	edd3 7a08 	vldr	s15, [r3, #32]
 8006720:	2d09      	cmp	r5, #9
 8006722:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006726:	d02e      	beq.n	8006786 <forward_lstm+0xaa6>
 8006728:	edd4 6a09 	vldr	s13, [r4, #36]	; 0x24
 800672c:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8006730:	2d0a      	cmp	r5, #10
 8006732:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006736:	d026      	beq.n	8006786 <forward_lstm+0xaa6>
 8006738:	edd4 6a0a 	vldr	s13, [r4, #40]	; 0x28
 800673c:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8006740:	2d0b      	cmp	r5, #11
 8006742:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006746:	d01e      	beq.n	8006786 <forward_lstm+0xaa6>
 8006748:	edd4 6a0b 	vldr	s13, [r4, #44]	; 0x2c
 800674c:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8006750:	2d0c      	cmp	r5, #12
 8006752:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006756:	d016      	beq.n	8006786 <forward_lstm+0xaa6>
 8006758:	edd4 6a0c 	vldr	s13, [r4, #48]	; 0x30
 800675c:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8006760:	f1b5 020d 	subs.w	r2, r5, #13
 8006764:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006768:	d00d      	beq.n	8006786 <forward_lstm+0xaa6>
 800676a:	edd4 6a0d 	vldr	s13, [r4, #52]	; 0x34
 800676e:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8006772:	2a01      	cmp	r2, #1
 8006774:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006778:	d005      	beq.n	8006786 <forward_lstm+0xaa6>
 800677a:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 800677e:	edd4 7a0e 	vldr	s15, [r4, #56]	; 0x38
 8006782:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006786:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800678a:	eddf 6a3f 	vldr	s13, [pc, #252]	; 8006888 <forward_lstm+0xba8>
 800678e:	ed88 7a00 	vstr	s14, [r8]
 8006792:	2b00      	cmp	r3, #0
 8006794:	f000 8638 	beq.w	8007408 <forward_lstm+0x1728>
 8006798:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800679c:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 80067a0:	3340      	adds	r3, #64	; 0x40
 80067a2:	3240      	adds	r2, #64	; 0x40
 80067a4:	ed53 7a0f 	vldr	s15, [r3, #-60]	; 0xffffffc4
 80067a8:	ed12 5a0f 	vldr	s10, [r2, #-60]	; 0xffffffc4
 80067ac:	ed53 5a10 	vldr	s11, [r3, #-64]	; 0xffffffc0
 80067b0:	ed12 6a10 	vldr	s12, [r2, #-64]	; 0xffffffc0
 80067b4:	ed13 4a0d 	vldr	s8, [r3, #-52]	; 0xffffffcc
 80067b8:	ed53 4a0c 	vldr	s9, [r3, #-48]	; 0xffffffd0
 80067bc:	ed53 2a0a 	vldr	s5, [r3, #-40]	; 0xffffffd8
 80067c0:	ed12 3a0a 	vldr	s6, [r2, #-40]	; 0xffffffd8
 80067c4:	ed53 3a09 	vldr	s7, [r3, #-36]	; 0xffffffdc
 80067c8:	ed53 0a06 	vldr	s1, [r3, #-24]	; 0xffffffe8
 80067cc:	ed12 1a06 	vldr	s2, [r2, #-24]	; 0xffffffe8
 80067d0:	ed53 1a05 	vldr	s3, [r3, #-20]	; 0xffffffec
 80067d4:	ed12 2a05 	vldr	s4, [r2, #-20]	; 0xffffffec
 80067d8:	ee67 7a85 	vmul.f32	s15, s15, s10
 80067dc:	ed13 5a0e 	vldr	s10, [r3, #-56]	; 0xffffffc8
 80067e0:	eee5 7a86 	vfma.f32	s15, s11, s12
 80067e4:	3340      	adds	r3, #64	; 0x40
 80067e6:	3240      	adds	r2, #64	; 0x40
 80067e8:	ed52 5a1e 	vldr	s11, [r2, #-120]	; 0xffffff88
 80067ec:	ed12 6a1d 	vldr	s12, [r2, #-116]	; 0xffffff8c
 80067f0:	eee5 7a25 	vfma.f32	s15, s10, s11
 80067f4:	ed12 5a1c 	vldr	s10, [r2, #-112]	; 0xffffff90
 80067f8:	ed53 5a1b 	vldr	s11, [r3, #-108]	; 0xffffff94
 80067fc:	eee4 7a06 	vfma.f32	s15, s8, s12
 8006800:	ed12 6a1b 	vldr	s12, [r2, #-108]	; 0xffffff94
 8006804:	ed12 4a19 	vldr	s8, [r2, #-100]	; 0xffffff9c
 8006808:	eee4 7a85 	vfma.f32	s15, s9, s10
 800680c:	ed53 4a18 	vldr	s9, [r3, #-96]	; 0xffffffa0
 8006810:	ed12 5a18 	vldr	s10, [r2, #-96]	; 0xffffffa0
 8006814:	eee5 7a86 	vfma.f32	s15, s11, s12
 8006818:	ed53 5a17 	vldr	s11, [r3, #-92]	; 0xffffffa4
 800681c:	ed12 6a17 	vldr	s12, [r2, #-92]	; 0xffffffa4
 8006820:	eee2 7a83 	vfma.f32	s15, s5, s6
 8006824:	ed53 2a14 	vldr	s5, [r3, #-80]	; 0xffffffb0
 8006828:	ed12 3a14 	vldr	s6, [r2, #-80]	; 0xffffffb0
 800682c:	eee3 7a84 	vfma.f32	s15, s7, s8
 8006830:	ed53 3a13 	vldr	s7, [r3, #-76]	; 0xffffffb4
 8006834:	ed12 4a13 	vldr	s8, [r2, #-76]	; 0xffffffb4
 8006838:	eee4 7a85 	vfma.f32	s15, s9, s10
 800683c:	ed53 4a12 	vldr	s9, [r3, #-72]	; 0xffffffb8
 8006840:	ed12 5a12 	vldr	s10, [r2, #-72]	; 0xffffffb8
 8006844:	eee5 7a86 	vfma.f32	s15, s11, s12
 8006848:	ed53 5a11 	vldr	s11, [r3, #-68]	; 0xffffffbc
 800684c:	ed12 6a11 	vldr	s12, [r2, #-68]	; 0xffffffbc
 8006850:	eee0 7a81 	vfma.f32	s15, s1, s2
 8006854:	4283      	cmp	r3, r0
 8006856:	eee1 7a82 	vfma.f32	s15, s3, s4
 800685a:	eee2 7a83 	vfma.f32	s15, s5, s6
 800685e:	eee3 7a84 	vfma.f32	s15, s7, s8
 8006862:	eee4 7a85 	vfma.f32	s15, s9, s10
 8006866:	eee5 7a86 	vfma.f32	s15, s11, s12
 800686a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800686e:	d199      	bne.n	80067a4 <forward_lstm+0xac4>
 8006870:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006874:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 8006878:	189a      	adds	r2, r3, r2
 800687a:	2e00      	cmp	r6, #0
 800687c:	d07c      	beq.n	8006978 <forward_lstm+0xc98>
 800687e:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8006882:	4633      	mov	r3, r6
 8006884:	e002      	b.n	800688c <forward_lstm+0xbac>
 8006886:	bf00      	nop
 8006888:	00000000 	.word	0x00000000
 800688c:	ed91 6a00 	vldr	s12, [r1]
 8006890:	edd2 7a00 	vldr	s15, [r2]
 8006894:	2b01      	cmp	r3, #1
 8006896:	eee6 6a27 	vfma.f32	s13, s12, s15
 800689a:	d06d      	beq.n	8006978 <forward_lstm+0xc98>
 800689c:	ed91 6a01 	vldr	s12, [r1, #4]
 80068a0:	edd2 7a01 	vldr	s15, [r2, #4]
 80068a4:	2b02      	cmp	r3, #2
 80068a6:	eee6 6a27 	vfma.f32	s13, s12, s15
 80068aa:	d065      	beq.n	8006978 <forward_lstm+0xc98>
 80068ac:	ed91 6a02 	vldr	s12, [r1, #8]
 80068b0:	edd2 7a02 	vldr	s15, [r2, #8]
 80068b4:	2b03      	cmp	r3, #3
 80068b6:	eee6 6a27 	vfma.f32	s13, s12, s15
 80068ba:	d05d      	beq.n	8006978 <forward_lstm+0xc98>
 80068bc:	ed91 6a03 	vldr	s12, [r1, #12]
 80068c0:	edd2 7a03 	vldr	s15, [r2, #12]
 80068c4:	2b04      	cmp	r3, #4
 80068c6:	eee6 6a27 	vfma.f32	s13, s12, s15
 80068ca:	d055      	beq.n	8006978 <forward_lstm+0xc98>
 80068cc:	ed91 6a04 	vldr	s12, [r1, #16]
 80068d0:	edd2 7a04 	vldr	s15, [r2, #16]
 80068d4:	2b05      	cmp	r3, #5
 80068d6:	eee6 6a27 	vfma.f32	s13, s12, s15
 80068da:	d04d      	beq.n	8006978 <forward_lstm+0xc98>
 80068dc:	ed91 6a05 	vldr	s12, [r1, #20]
 80068e0:	edd2 7a05 	vldr	s15, [r2, #20]
 80068e4:	2b06      	cmp	r3, #6
 80068e6:	eee6 6a27 	vfma.f32	s13, s12, s15
 80068ea:	d045      	beq.n	8006978 <forward_lstm+0xc98>
 80068ec:	ed91 6a06 	vldr	s12, [r1, #24]
 80068f0:	edd2 7a06 	vldr	s15, [r2, #24]
 80068f4:	2b07      	cmp	r3, #7
 80068f6:	eee6 6a27 	vfma.f32	s13, s12, s15
 80068fa:	d03d      	beq.n	8006978 <forward_lstm+0xc98>
 80068fc:	ed91 6a07 	vldr	s12, [r1, #28]
 8006900:	edd2 7a07 	vldr	s15, [r2, #28]
 8006904:	2b08      	cmp	r3, #8
 8006906:	eee6 6a27 	vfma.f32	s13, s12, s15
 800690a:	d035      	beq.n	8006978 <forward_lstm+0xc98>
 800690c:	ed91 6a08 	vldr	s12, [r1, #32]
 8006910:	edd2 7a08 	vldr	s15, [r2, #32]
 8006914:	2b09      	cmp	r3, #9
 8006916:	eee6 6a27 	vfma.f32	s13, s12, s15
 800691a:	d02d      	beq.n	8006978 <forward_lstm+0xc98>
 800691c:	ed91 6a09 	vldr	s12, [r1, #36]	; 0x24
 8006920:	edd2 7a09 	vldr	s15, [r2, #36]	; 0x24
 8006924:	2b0a      	cmp	r3, #10
 8006926:	eee6 6a27 	vfma.f32	s13, s12, s15
 800692a:	d025      	beq.n	8006978 <forward_lstm+0xc98>
 800692c:	ed91 6a0a 	vldr	s12, [r1, #40]	; 0x28
 8006930:	edd2 7a0a 	vldr	s15, [r2, #40]	; 0x28
 8006934:	2b0b      	cmp	r3, #11
 8006936:	eee6 6a27 	vfma.f32	s13, s12, s15
 800693a:	d01d      	beq.n	8006978 <forward_lstm+0xc98>
 800693c:	ed91 6a0b 	vldr	s12, [r1, #44]	; 0x2c
 8006940:	edd2 7a0b 	vldr	s15, [r2, #44]	; 0x2c
 8006944:	2b0c      	cmp	r3, #12
 8006946:	eee6 6a27 	vfma.f32	s13, s12, s15
 800694a:	d015      	beq.n	8006978 <forward_lstm+0xc98>
 800694c:	ed91 6a0c 	vldr	s12, [r1, #48]	; 0x30
 8006950:	edd2 7a0c 	vldr	s15, [r2, #48]	; 0x30
 8006954:	3b0d      	subs	r3, #13
 8006956:	eee6 6a27 	vfma.f32	s13, s12, s15
 800695a:	d00d      	beq.n	8006978 <forward_lstm+0xc98>
 800695c:	ed91 6a0d 	vldr	s12, [r1, #52]	; 0x34
 8006960:	edd2 7a0d 	vldr	s15, [r2, #52]	; 0x34
 8006964:	2b01      	cmp	r3, #1
 8006966:	eee6 6a27 	vfma.f32	s13, s12, s15
 800696a:	d005      	beq.n	8006978 <forward_lstm+0xc98>
 800696c:	ed91 6a0e 	vldr	s12, [r1, #56]	; 0x38
 8006970:	edd2 7a0e 	vldr	s15, [r2, #56]	; 0x38
 8006974:	eee6 6a27 	vfma.f32	s13, s12, s15
 8006978:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800697c:	ee36 7a87 	vadd.f32	s14, s13, s14
 8006980:	f109 0904 	add.w	r9, r9, #4
 8006984:	ed88 7a00 	vstr	s14, [r8]
 8006988:	edd3 7a00 	vldr	s15, [r3]
 800698c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006990:	ecb3 6a01 	vldmia	r3!, {s12}
 8006994:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8006998:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800699c:	ecf3 6a01 	vldmia	r3!, {s13}
 80069a0:	eee6 6a27 	vfma.f32	s13, s12, s15
 80069a4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80069a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069ac:	ee36 7a87 	vadd.f32	s14, s13, s14
 80069b0:	eca8 7a01 	vstmia	r8!, {s14}
 80069b4:	ed1f 7a4c 	vldr	s14, [pc, #-304]	; 8006888 <forward_lstm+0xba8>
 80069b8:	ed8e 8a00 	vstr	s16, [lr]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	f000 851f 	beq.w	8007400 <forward_lstm+0x1720>
 80069c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80069c6:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 80069ca:	f103 0240 	add.w	r2, r3, #64	; 0x40
 80069ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80069d2:	3340      	adds	r3, #64	; 0x40
 80069d4:	ed53 5a0f 	vldr	s11, [r3, #-60]	; 0xffffffc4
 80069d8:	ed52 7a0f 	vldr	s15, [r2, #-60]	; 0xffffffc4
 80069dc:	ed12 6a10 	vldr	s12, [r2, #-64]	; 0xffffffc0
 80069e0:	ed53 6a10 	vldr	s13, [r3, #-64]	; 0xffffffc0
 80069e4:	ed52 4a0d 	vldr	s9, [r2, #-52]	; 0xffffffcc
 80069e8:	ed12 5a0c 	vldr	s10, [r2, #-48]	; 0xffffffd0
 80069ec:	ed12 3a0a 	vldr	s6, [r2, #-40]	; 0xffffffd8
 80069f0:	ed53 3a0a 	vldr	s7, [r3, #-40]	; 0xffffffd8
 80069f4:	ed12 4a09 	vldr	s8, [r2, #-36]	; 0xffffffdc
 80069f8:	ed12 1a06 	vldr	s2, [r2, #-24]	; 0xffffffe8
 80069fc:	ed53 1a06 	vldr	s3, [r3, #-24]	; 0xffffffe8
 8006a00:	ed12 2a05 	vldr	s4, [r2, #-20]	; 0xffffffec
 8006a04:	ed53 2a05 	vldr	s5, [r3, #-20]	; 0xffffffec
 8006a08:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8006a0c:	ed52 5a0e 	vldr	s11, [r2, #-56]	; 0xffffffc8
 8006a10:	eee6 7a26 	vfma.f32	s15, s12, s13
 8006a14:	3910      	subs	r1, #16
 8006a16:	290f      	cmp	r1, #15
 8006a18:	ed13 6a0e 	vldr	s12, [r3, #-56]	; 0xffffffc8
 8006a1c:	ed53 6a0d 	vldr	s13, [r3, #-52]	; 0xffffffcc
 8006a20:	eee5 7a86 	vfma.f32	s15, s11, s12
 8006a24:	f102 0240 	add.w	r2, r2, #64	; 0x40
 8006a28:	f103 0340 	add.w	r3, r3, #64	; 0x40
 8006a2c:	ed53 5a1c 	vldr	s11, [r3, #-112]	; 0xffffff90
 8006a30:	ed12 6a1b 	vldr	s12, [r2, #-108]	; 0xffffff94
 8006a34:	eee4 7aa6 	vfma.f32	s15, s9, s13
 8006a38:	ed53 6a1b 	vldr	s13, [r3, #-108]	; 0xffffff94
 8006a3c:	ed53 4a19 	vldr	s9, [r3, #-100]	; 0xffffff9c
 8006a40:	eee5 7a25 	vfma.f32	s15, s10, s11
 8006a44:	ed12 5a18 	vldr	s10, [r2, #-96]	; 0xffffffa0
 8006a48:	ed53 5a18 	vldr	s11, [r3, #-96]	; 0xffffffa0
 8006a4c:	eee6 7a26 	vfma.f32	s15, s12, s13
 8006a50:	ed12 6a17 	vldr	s12, [r2, #-92]	; 0xffffffa4
 8006a54:	ed53 6a17 	vldr	s13, [r3, #-92]	; 0xffffffa4
 8006a58:	eee3 7a23 	vfma.f32	s15, s6, s7
 8006a5c:	ed12 3a14 	vldr	s6, [r2, #-80]	; 0xffffffb0
 8006a60:	ed53 3a14 	vldr	s7, [r3, #-80]	; 0xffffffb0
 8006a64:	eee4 7a24 	vfma.f32	s15, s8, s9
 8006a68:	ed12 4a13 	vldr	s8, [r2, #-76]	; 0xffffffb4
 8006a6c:	ed53 4a13 	vldr	s9, [r3, #-76]	; 0xffffffb4
 8006a70:	eee5 7a25 	vfma.f32	s15, s10, s11
 8006a74:	ed12 5a12 	vldr	s10, [r2, #-72]	; 0xffffffb8
 8006a78:	ed53 5a12 	vldr	s11, [r3, #-72]	; 0xffffffb8
 8006a7c:	eee6 7a26 	vfma.f32	s15, s12, s13
 8006a80:	ed12 6a11 	vldr	s12, [r2, #-68]	; 0xffffffbc
 8006a84:	ed53 6a11 	vldr	s13, [r3, #-68]	; 0xffffffbc
 8006a88:	eee1 7a21 	vfma.f32	s15, s2, s3
 8006a8c:	eee2 7a22 	vfma.f32	s15, s4, s5
 8006a90:	eee3 7a23 	vfma.f32	s15, s6, s7
 8006a94:	eee4 7a24 	vfma.f32	s15, s8, s9
 8006a98:	eee5 7a25 	vfma.f32	s15, s10, s11
 8006a9c:	eee6 7a26 	vfma.f32	s15, s12, s13
 8006aa0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006aa4:	d896      	bhi.n	80069d4 <forward_lstm+0xcf4>
 8006aa6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006aaa:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 8006aae:	4413      	add	r3, r2
 8006ab0:	2d00      	cmp	r5, #0
 8006ab2:	d076      	beq.n	8006ba2 <forward_lstm+0xec2>
 8006ab4:	edd4 6a00 	vldr	s13, [r4]
 8006ab8:	edd3 7a00 	vldr	s15, [r3]
 8006abc:	2d01      	cmp	r5, #1
 8006abe:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006ac2:	d06e      	beq.n	8006ba2 <forward_lstm+0xec2>
 8006ac4:	edd4 6a01 	vldr	s13, [r4, #4]
 8006ac8:	edd3 7a01 	vldr	s15, [r3, #4]
 8006acc:	2d02      	cmp	r5, #2
 8006ace:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006ad2:	d066      	beq.n	8006ba2 <forward_lstm+0xec2>
 8006ad4:	edd4 6a02 	vldr	s13, [r4, #8]
 8006ad8:	edd3 7a02 	vldr	s15, [r3, #8]
 8006adc:	2d03      	cmp	r5, #3
 8006ade:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006ae2:	d05e      	beq.n	8006ba2 <forward_lstm+0xec2>
 8006ae4:	edd4 6a03 	vldr	s13, [r4, #12]
 8006ae8:	edd3 7a03 	vldr	s15, [r3, #12]
 8006aec:	2d04      	cmp	r5, #4
 8006aee:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006af2:	d056      	beq.n	8006ba2 <forward_lstm+0xec2>
 8006af4:	edd4 6a04 	vldr	s13, [r4, #16]
 8006af8:	edd3 7a04 	vldr	s15, [r3, #16]
 8006afc:	2d05      	cmp	r5, #5
 8006afe:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006b02:	d04e      	beq.n	8006ba2 <forward_lstm+0xec2>
 8006b04:	edd4 6a05 	vldr	s13, [r4, #20]
 8006b08:	edd3 7a05 	vldr	s15, [r3, #20]
 8006b0c:	2d06      	cmp	r5, #6
 8006b0e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006b12:	d046      	beq.n	8006ba2 <forward_lstm+0xec2>
 8006b14:	edd4 6a06 	vldr	s13, [r4, #24]
 8006b18:	edd3 7a06 	vldr	s15, [r3, #24]
 8006b1c:	2d07      	cmp	r5, #7
 8006b1e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006b22:	d03e      	beq.n	8006ba2 <forward_lstm+0xec2>
 8006b24:	edd4 6a07 	vldr	s13, [r4, #28]
 8006b28:	edd3 7a07 	vldr	s15, [r3, #28]
 8006b2c:	2d08      	cmp	r5, #8
 8006b2e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006b32:	d036      	beq.n	8006ba2 <forward_lstm+0xec2>
 8006b34:	edd4 6a08 	vldr	s13, [r4, #32]
 8006b38:	edd3 7a08 	vldr	s15, [r3, #32]
 8006b3c:	2d09      	cmp	r5, #9
 8006b3e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006b42:	d02e      	beq.n	8006ba2 <forward_lstm+0xec2>
 8006b44:	edd4 6a09 	vldr	s13, [r4, #36]	; 0x24
 8006b48:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8006b4c:	2d0a      	cmp	r5, #10
 8006b4e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006b52:	d026      	beq.n	8006ba2 <forward_lstm+0xec2>
 8006b54:	edd4 6a0a 	vldr	s13, [r4, #40]	; 0x28
 8006b58:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8006b5c:	2d0b      	cmp	r5, #11
 8006b5e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006b62:	d01e      	beq.n	8006ba2 <forward_lstm+0xec2>
 8006b64:	edd4 6a0b 	vldr	s13, [r4, #44]	; 0x2c
 8006b68:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8006b6c:	2d0c      	cmp	r5, #12
 8006b6e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006b72:	d016      	beq.n	8006ba2 <forward_lstm+0xec2>
 8006b74:	edd4 6a0c 	vldr	s13, [r4, #48]	; 0x30
 8006b78:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8006b7c:	f1b5 020d 	subs.w	r2, r5, #13
 8006b80:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006b84:	d00d      	beq.n	8006ba2 <forward_lstm+0xec2>
 8006b86:	edd4 6a0d 	vldr	s13, [r4, #52]	; 0x34
 8006b8a:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8006b8e:	2a01      	cmp	r2, #1
 8006b90:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006b94:	d005      	beq.n	8006ba2 <forward_lstm+0xec2>
 8006b96:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 8006b9a:	edd4 7a0e 	vldr	s15, [r4, #56]	; 0x38
 8006b9e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006ba2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006ba6:	ed5f 6ac8 	vldr	s13, [pc, #-800]	; 8006888 <forward_lstm+0xba8>
 8006baa:	ed8e 7a00 	vstr	s14, [lr]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	f000 8420 	beq.w	80073f4 <forward_lstm+0x1714>
 8006bb4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006bb8:	f10b 0240 	add.w	r2, fp, #64	; 0x40
 8006bbc:	3340      	adds	r3, #64	; 0x40
 8006bbe:	ed53 7a0f 	vldr	s15, [r3, #-60]	; 0xffffffc4
 8006bc2:	ed12 5a0f 	vldr	s10, [r2, #-60]	; 0xffffffc4
 8006bc6:	ed53 5a10 	vldr	s11, [r3, #-64]	; 0xffffffc0
 8006bca:	ed12 6a10 	vldr	s12, [r2, #-64]	; 0xffffffc0
 8006bce:	ed13 4a0d 	vldr	s8, [r3, #-52]	; 0xffffffcc
 8006bd2:	ed53 4a0c 	vldr	s9, [r3, #-48]	; 0xffffffd0
 8006bd6:	ed53 2a0a 	vldr	s5, [r3, #-40]	; 0xffffffd8
 8006bda:	ed12 3a0a 	vldr	s6, [r2, #-40]	; 0xffffffd8
 8006bde:	ed53 3a09 	vldr	s7, [r3, #-36]	; 0xffffffdc
 8006be2:	ed53 0a06 	vldr	s1, [r3, #-24]	; 0xffffffe8
 8006be6:	ed12 1a06 	vldr	s2, [r2, #-24]	; 0xffffffe8
 8006bea:	ed53 1a05 	vldr	s3, [r3, #-20]	; 0xffffffec
 8006bee:	ed12 2a05 	vldr	s4, [r2, #-20]	; 0xffffffec
 8006bf2:	ee67 7a85 	vmul.f32	s15, s15, s10
 8006bf6:	ed13 5a0e 	vldr	s10, [r3, #-56]	; 0xffffffc8
 8006bfa:	eee5 7a86 	vfma.f32	s15, s11, s12
 8006bfe:	3340      	adds	r3, #64	; 0x40
 8006c00:	3240      	adds	r2, #64	; 0x40
 8006c02:	ed52 5a1e 	vldr	s11, [r2, #-120]	; 0xffffff88
 8006c06:	ed12 6a1d 	vldr	s12, [r2, #-116]	; 0xffffff8c
 8006c0a:	eee5 7a25 	vfma.f32	s15, s10, s11
 8006c0e:	ed12 5a1c 	vldr	s10, [r2, #-112]	; 0xffffff90
 8006c12:	ed53 5a1b 	vldr	s11, [r3, #-108]	; 0xffffff94
 8006c16:	eee4 7a06 	vfma.f32	s15, s8, s12
 8006c1a:	ed12 6a1b 	vldr	s12, [r2, #-108]	; 0xffffff94
 8006c1e:	ed12 4a19 	vldr	s8, [r2, #-100]	; 0xffffff9c
 8006c22:	eee4 7a85 	vfma.f32	s15, s9, s10
 8006c26:	ed53 4a18 	vldr	s9, [r3, #-96]	; 0xffffffa0
 8006c2a:	ed12 5a18 	vldr	s10, [r2, #-96]	; 0xffffffa0
 8006c2e:	eee5 7a86 	vfma.f32	s15, s11, s12
 8006c32:	ed53 5a17 	vldr	s11, [r3, #-92]	; 0xffffffa4
 8006c36:	ed12 6a17 	vldr	s12, [r2, #-92]	; 0xffffffa4
 8006c3a:	eee2 7a83 	vfma.f32	s15, s5, s6
 8006c3e:	ed53 2a14 	vldr	s5, [r3, #-80]	; 0xffffffb0
 8006c42:	ed12 3a14 	vldr	s6, [r2, #-80]	; 0xffffffb0
 8006c46:	eee3 7a84 	vfma.f32	s15, s7, s8
 8006c4a:	ed53 3a13 	vldr	s7, [r3, #-76]	; 0xffffffb4
 8006c4e:	ed12 4a13 	vldr	s8, [r2, #-76]	; 0xffffffb4
 8006c52:	eee4 7a85 	vfma.f32	s15, s9, s10
 8006c56:	ed53 4a12 	vldr	s9, [r3, #-72]	; 0xffffffb8
 8006c5a:	ed12 5a12 	vldr	s10, [r2, #-72]	; 0xffffffb8
 8006c5e:	eee5 7a86 	vfma.f32	s15, s11, s12
 8006c62:	ed53 5a11 	vldr	s11, [r3, #-68]	; 0xffffffbc
 8006c66:	ed12 6a11 	vldr	s12, [r2, #-68]	; 0xffffffbc
 8006c6a:	eee0 7a81 	vfma.f32	s15, s1, s2
 8006c6e:	4283      	cmp	r3, r0
 8006c70:	eee1 7a82 	vfma.f32	s15, s3, s4
 8006c74:	eee2 7a83 	vfma.f32	s15, s5, s6
 8006c78:	eee3 7a84 	vfma.f32	s15, s7, s8
 8006c7c:	eee4 7a85 	vfma.f32	s15, s9, s10
 8006c80:	eee5 7a86 	vfma.f32	s15, s11, s12
 8006c84:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8006c88:	d199      	bne.n	8006bbe <forward_lstm+0xede>
 8006c8a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006c8e:	eb0b 0203 	add.w	r2, fp, r3
 8006c92:	2e00      	cmp	r6, #0
 8006c94:	d078      	beq.n	8006d88 <forward_lstm+0x10a8>
 8006c96:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8006c9a:	4633      	mov	r3, r6
 8006c9c:	ed91 6a00 	vldr	s12, [r1]
 8006ca0:	edd2 7a00 	vldr	s15, [r2]
 8006ca4:	2b01      	cmp	r3, #1
 8006ca6:	eee6 6a27 	vfma.f32	s13, s12, s15
 8006caa:	d06d      	beq.n	8006d88 <forward_lstm+0x10a8>
 8006cac:	ed91 6a01 	vldr	s12, [r1, #4]
 8006cb0:	edd2 7a01 	vldr	s15, [r2, #4]
 8006cb4:	2b02      	cmp	r3, #2
 8006cb6:	eee6 6a27 	vfma.f32	s13, s12, s15
 8006cba:	d065      	beq.n	8006d88 <forward_lstm+0x10a8>
 8006cbc:	ed91 6a02 	vldr	s12, [r1, #8]
 8006cc0:	edd2 7a02 	vldr	s15, [r2, #8]
 8006cc4:	2b03      	cmp	r3, #3
 8006cc6:	eee6 6a27 	vfma.f32	s13, s12, s15
 8006cca:	d05d      	beq.n	8006d88 <forward_lstm+0x10a8>
 8006ccc:	ed91 6a03 	vldr	s12, [r1, #12]
 8006cd0:	edd2 7a03 	vldr	s15, [r2, #12]
 8006cd4:	2b04      	cmp	r3, #4
 8006cd6:	eee6 6a27 	vfma.f32	s13, s12, s15
 8006cda:	d055      	beq.n	8006d88 <forward_lstm+0x10a8>
 8006cdc:	ed91 6a04 	vldr	s12, [r1, #16]
 8006ce0:	edd2 7a04 	vldr	s15, [r2, #16]
 8006ce4:	2b05      	cmp	r3, #5
 8006ce6:	eee6 6a27 	vfma.f32	s13, s12, s15
 8006cea:	d04d      	beq.n	8006d88 <forward_lstm+0x10a8>
 8006cec:	ed91 6a05 	vldr	s12, [r1, #20]
 8006cf0:	edd2 7a05 	vldr	s15, [r2, #20]
 8006cf4:	2b06      	cmp	r3, #6
 8006cf6:	eee6 6a27 	vfma.f32	s13, s12, s15
 8006cfa:	d045      	beq.n	8006d88 <forward_lstm+0x10a8>
 8006cfc:	ed91 6a06 	vldr	s12, [r1, #24]
 8006d00:	edd2 7a06 	vldr	s15, [r2, #24]
 8006d04:	2b07      	cmp	r3, #7
 8006d06:	eee6 6a27 	vfma.f32	s13, s12, s15
 8006d0a:	d03d      	beq.n	8006d88 <forward_lstm+0x10a8>
 8006d0c:	ed91 6a07 	vldr	s12, [r1, #28]
 8006d10:	edd2 7a07 	vldr	s15, [r2, #28]
 8006d14:	2b08      	cmp	r3, #8
 8006d16:	eee6 6a27 	vfma.f32	s13, s12, s15
 8006d1a:	d035      	beq.n	8006d88 <forward_lstm+0x10a8>
 8006d1c:	ed91 6a08 	vldr	s12, [r1, #32]
 8006d20:	edd2 7a08 	vldr	s15, [r2, #32]
 8006d24:	2b09      	cmp	r3, #9
 8006d26:	eee6 6a27 	vfma.f32	s13, s12, s15
 8006d2a:	d02d      	beq.n	8006d88 <forward_lstm+0x10a8>
 8006d2c:	ed91 6a09 	vldr	s12, [r1, #36]	; 0x24
 8006d30:	edd2 7a09 	vldr	s15, [r2, #36]	; 0x24
 8006d34:	2b0a      	cmp	r3, #10
 8006d36:	eee6 6a27 	vfma.f32	s13, s12, s15
 8006d3a:	d025      	beq.n	8006d88 <forward_lstm+0x10a8>
 8006d3c:	ed91 6a0a 	vldr	s12, [r1, #40]	; 0x28
 8006d40:	edd2 7a0a 	vldr	s15, [r2, #40]	; 0x28
 8006d44:	2b0b      	cmp	r3, #11
 8006d46:	eee6 6a27 	vfma.f32	s13, s12, s15
 8006d4a:	d01d      	beq.n	8006d88 <forward_lstm+0x10a8>
 8006d4c:	ed91 6a0b 	vldr	s12, [r1, #44]	; 0x2c
 8006d50:	edd2 7a0b 	vldr	s15, [r2, #44]	; 0x2c
 8006d54:	2b0c      	cmp	r3, #12
 8006d56:	eee6 6a27 	vfma.f32	s13, s12, s15
 8006d5a:	d015      	beq.n	8006d88 <forward_lstm+0x10a8>
 8006d5c:	ed91 6a0c 	vldr	s12, [r1, #48]	; 0x30
 8006d60:	edd2 7a0c 	vldr	s15, [r2, #48]	; 0x30
 8006d64:	3b0d      	subs	r3, #13
 8006d66:	eee6 6a27 	vfma.f32	s13, s12, s15
 8006d6a:	d00d      	beq.n	8006d88 <forward_lstm+0x10a8>
 8006d6c:	ed91 6a0d 	vldr	s12, [r1, #52]	; 0x34
 8006d70:	edd2 7a0d 	vldr	s15, [r2, #52]	; 0x34
 8006d74:	2b01      	cmp	r3, #1
 8006d76:	eee6 6a27 	vfma.f32	s13, s12, s15
 8006d7a:	d005      	beq.n	8006d88 <forward_lstm+0x10a8>
 8006d7c:	ed91 6a0e 	vldr	s12, [r1, #56]	; 0x38
 8006d80:	edd2 7a0e 	vldr	s15, [r2, #56]	; 0x38
 8006d84:	eee6 6a27 	vfma.f32	s13, s12, s15
 8006d88:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006d8c:	f8d7 10f0 	ldr.w	r1, [r7, #240]	; 0xf0
 8006d90:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006d94:	ee37 7a26 	vadd.f32	s14, s14, s13
 8006d98:	449a      	add	sl, r3
 8006d9a:	ed8e 7a00 	vstr	s14, [lr]
 8006d9e:	ecf2 7a01 	vldmia	r2!, {s15}
 8006da2:	f8c7 20b8 	str.w	r2, [r7, #184]	; 0xb8
 8006da6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006daa:	4411      	add	r1, r2
 8006dac:	f8c7 10f0 	str.w	r1, [r7, #240]	; 0xf0
 8006db0:	f8d7 10ec 	ldr.w	r1, [r7, #236]	; 0xec
 8006db4:	4419      	add	r1, r3
 8006db6:	f8c7 10ec 	str.w	r1, [r7, #236]	; 0xec
 8006dba:	f8d7 10e8 	ldr.w	r1, [r7, #232]	; 0xe8
 8006dbe:	4411      	add	r1, r2
 8006dc0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006dc4:	f8c7 10e8 	str.w	r1, [r7, #232]	; 0xe8
 8006dc8:	f8d7 10e4 	ldr.w	r1, [r7, #228]	; 0xe4
 8006dcc:	eeb4 7ae8 	vcmpe.f32	s14, s17
 8006dd0:	4419      	add	r1, r3
 8006dd2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8006dd6:	f8c7 10e4 	str.w	r1, [r7, #228]	; 0xe4
 8006dda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006dde:	bf88      	it	hi
 8006de0:	eeb0 7a68 	vmovhi.f32	s14, s17
 8006de4:	4563      	cmp	r3, ip
 8006de6:	ecae 7a01 	vstmia	lr!, {s14}
 8006dea:	4493      	add	fp, r2
 8006dec:	f47f a9c3 	bne.w	8006176 <forward_lstm+0x496>
 8006df0:	f8d7 80a8 	ldr.w	r8, [r7, #168]	; 0xa8
 8006df4:	f8d7 a078 	ldr.w	sl, [r7, #120]	; 0x78
 8006df8:	f507 71b0 	add.w	r1, r7, #352	; 0x160
 8006dfc:	4642      	mov	r2, r8
 8006dfe:	4608      	mov	r0, r1
 8006e00:	ee19 3a90 	vmov	r3, s19
 8006e04:	46a3      	mov	fp, r4
 8006e06:	6ffc      	ldr	r4, [r7, #124]	; 0x7c
 8006e08:	47a0      	blx	r4
 8006e0a:	f507 71be 	add.w	r1, r7, #380	; 0x17c
 8006e0e:	4642      	mov	r2, r8
 8006e10:	4608      	mov	r0, r1
 8006e12:	ee19 3a90 	vmov	r3, s19
 8006e16:	47a0      	blx	r4
 8006e18:	f507 71cc 	add.w	r1, r7, #408	; 0x198
 8006e1c:	4642      	mov	r2, r8
 8006e1e:	4608      	mov	r0, r1
 8006e20:	ee1a 3a90 	vmov	r3, s21
 8006e24:	6c7c      	ldr	r4, [r7, #68]	; 0x44
 8006e26:	47a0      	blx	r4
 8006e28:	1e6a      	subs	r2, r5, #1
 8006e2a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006e2e:	1eaa      	subs	r2, r5, #2
 8006e30:	f8c7 20e8 	str.w	r2, [r7, #232]	; 0xe8
 8006e34:	1eea      	subs	r2, r5, #3
 8006e36:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 8006e3a:	1f2a      	subs	r2, r5, #4
 8006e3c:	f8c7 20c8 	str.w	r2, [r7, #200]	; 0xc8
 8006e40:	1f6a      	subs	r2, r5, #5
 8006e42:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006e46:	1faa      	subs	r2, r5, #6
 8006e48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e4a:	f8c7 20c0 	str.w	r2, [r7, #192]	; 0xc0
 8006e4e:	e9d7 8120 	ldrd	r8, r1, [r7, #128]	; 0x80
 8006e52:	1fea      	subs	r2, r5, #7
 8006e54:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006e58:	f8d7 9024 	ldr.w	r9, [r7, #36]	; 0x24
 8006e5c:	f8d7 e0a4 	ldr.w	lr, [r7, #164]	; 0xa4
 8006e60:	f8d7 c030 	ldr.w	ip, [r7, #48]	; 0x30
 8006e64:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006e66:	f8c7 60f0 	str.w	r6, [r7, #240]	; 0xf0
 8006e6a:	f1a5 0208 	sub.w	r2, r5, #8
 8006e6e:	f8c7 20b8 	str.w	r2, [r7, #184]	; 0xb8
 8006e72:	465c      	mov	r4, fp
 8006e74:	461e      	mov	r6, r3
 8006e76:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8006e7a:	ecf8 7a01 	vldmia	r8!, {s15}
 8006e7e:	ecb3 6a01 	vldmia	r3!, {s12}
 8006e82:	ed9a 7a00 	vldr	s14, [sl]
 8006e86:	ecfe 6a01 	vldmia	lr!, {s13}
 8006e8a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006e8e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8006e92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e96:	eee6 7a87 	vfma.f32	s15, s13, s14
 8006e9a:	ed9f 7ac7 	vldr	s14, [pc, #796]	; 80071b8 <forward_lstm+0x14d8>
 8006e9e:	ecea 7a01 	vstmia	sl!, {s15}
 8006ea2:	eca1 8a01 	vstmia	r1!, {s16}
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	f000 82a2 	beq.w	80073f0 <forward_lstm+0x1710>
 8006eac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006eb0:	f8d7 b0dc 	ldr.w	fp, [r7, #220]	; 0xdc
 8006eb4:	f103 0240 	add.w	r2, r3, #64	; 0x40
 8006eb8:	f100 0340 	add.w	r3, r0, #64	; 0x40
 8006ebc:	ed53 5a0f 	vldr	s11, [r3, #-60]	; 0xffffffc4
 8006ec0:	ed52 7a0f 	vldr	s15, [r2, #-60]	; 0xffffffc4
 8006ec4:	ed12 6a10 	vldr	s12, [r2, #-64]	; 0xffffffc0
 8006ec8:	ed53 6a10 	vldr	s13, [r3, #-64]	; 0xffffffc0
 8006ecc:	ed52 4a0d 	vldr	s9, [r2, #-52]	; 0xffffffcc
 8006ed0:	ed12 5a0c 	vldr	s10, [r2, #-48]	; 0xffffffd0
 8006ed4:	ed12 3a0a 	vldr	s6, [r2, #-40]	; 0xffffffd8
 8006ed8:	ed53 3a0a 	vldr	s7, [r3, #-40]	; 0xffffffd8
 8006edc:	ed12 4a09 	vldr	s8, [r2, #-36]	; 0xffffffdc
 8006ee0:	ed12 1a06 	vldr	s2, [r2, #-24]	; 0xffffffe8
 8006ee4:	ed53 1a06 	vldr	s3, [r3, #-24]	; 0xffffffe8
 8006ee8:	ed12 2a05 	vldr	s4, [r2, #-20]	; 0xffffffec
 8006eec:	ed53 2a05 	vldr	s5, [r3, #-20]	; 0xffffffec
 8006ef0:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8006ef4:	ed52 5a0e 	vldr	s11, [r2, #-56]	; 0xffffffc8
 8006ef8:	eee6 7a26 	vfma.f32	s15, s12, s13
 8006efc:	f1ab 0b10 	sub.w	fp, fp, #16
 8006f00:	f1bb 0f0f 	cmp.w	fp, #15
 8006f04:	ed13 6a0e 	vldr	s12, [r3, #-56]	; 0xffffffc8
 8006f08:	ed53 6a0d 	vldr	s13, [r3, #-52]	; 0xffffffcc
 8006f0c:	eee5 7a86 	vfma.f32	s15, s11, s12
 8006f10:	f102 0240 	add.w	r2, r2, #64	; 0x40
 8006f14:	f103 0340 	add.w	r3, r3, #64	; 0x40
 8006f18:	ed53 5a1c 	vldr	s11, [r3, #-112]	; 0xffffff90
 8006f1c:	ed12 6a1b 	vldr	s12, [r2, #-108]	; 0xffffff94
 8006f20:	eee4 7aa6 	vfma.f32	s15, s9, s13
 8006f24:	ed53 6a1b 	vldr	s13, [r3, #-108]	; 0xffffff94
 8006f28:	ed53 4a19 	vldr	s9, [r3, #-100]	; 0xffffff9c
 8006f2c:	eee5 7a25 	vfma.f32	s15, s10, s11
 8006f30:	ed12 5a18 	vldr	s10, [r2, #-96]	; 0xffffffa0
 8006f34:	ed53 5a18 	vldr	s11, [r3, #-96]	; 0xffffffa0
 8006f38:	eee6 7a26 	vfma.f32	s15, s12, s13
 8006f3c:	ed12 6a17 	vldr	s12, [r2, #-92]	; 0xffffffa4
 8006f40:	ed53 6a17 	vldr	s13, [r3, #-92]	; 0xffffffa4
 8006f44:	eee3 7a23 	vfma.f32	s15, s6, s7
 8006f48:	ed12 3a14 	vldr	s6, [r2, #-80]	; 0xffffffb0
 8006f4c:	ed53 3a14 	vldr	s7, [r3, #-80]	; 0xffffffb0
 8006f50:	eee4 7a24 	vfma.f32	s15, s8, s9
 8006f54:	ed12 4a13 	vldr	s8, [r2, #-76]	; 0xffffffb4
 8006f58:	ed53 4a13 	vldr	s9, [r3, #-76]	; 0xffffffb4
 8006f5c:	eee5 7a25 	vfma.f32	s15, s10, s11
 8006f60:	ed12 5a12 	vldr	s10, [r2, #-72]	; 0xffffffb8
 8006f64:	ed53 5a12 	vldr	s11, [r3, #-72]	; 0xffffffb8
 8006f68:	eee6 7a26 	vfma.f32	s15, s12, s13
 8006f6c:	ed12 6a11 	vldr	s12, [r2, #-68]	; 0xffffffbc
 8006f70:	ed53 6a11 	vldr	s13, [r3, #-68]	; 0xffffffbc
 8006f74:	eee1 7a21 	vfma.f32	s15, s2, s3
 8006f78:	eee2 7a22 	vfma.f32	s15, s4, s5
 8006f7c:	eee3 7a23 	vfma.f32	s15, s6, s7
 8006f80:	eee4 7a24 	vfma.f32	s15, s8, s9
 8006f84:	eee5 7a25 	vfma.f32	s15, s10, s11
 8006f88:	eee6 7a26 	vfma.f32	s15, s12, s13
 8006f8c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006f90:	d894      	bhi.n	8006ebc <forward_lstm+0x11dc>
 8006f92:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006f96:	18c3      	adds	r3, r0, r3
 8006f98:	2d00      	cmp	r5, #0
 8006f9a:	f000 8085 	beq.w	80070a8 <forward_lstm+0x13c8>
 8006f9e:	edd4 6a00 	vldr	s13, [r4]
 8006fa2:	edd3 7a00 	vldr	s15, [r3]
 8006fa6:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8006faa:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006fae:	2a00      	cmp	r2, #0
 8006fb0:	d07a      	beq.n	80070a8 <forward_lstm+0x13c8>
 8006fb2:	edd4 6a01 	vldr	s13, [r4, #4]
 8006fb6:	edd3 7a01 	vldr	s15, [r3, #4]
 8006fba:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 8006fbe:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006fc2:	2a00      	cmp	r2, #0
 8006fc4:	d070      	beq.n	80070a8 <forward_lstm+0x13c8>
 8006fc6:	edd4 6a02 	vldr	s13, [r4, #8]
 8006fca:	edd3 7a02 	vldr	s15, [r3, #8]
 8006fce:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8006fd2:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006fd6:	2a00      	cmp	r2, #0
 8006fd8:	d066      	beq.n	80070a8 <forward_lstm+0x13c8>
 8006fda:	edd4 6a03 	vldr	s13, [r4, #12]
 8006fde:	edd3 7a03 	vldr	s15, [r3, #12]
 8006fe2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006fe6:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006fea:	2a00      	cmp	r2, #0
 8006fec:	d05c      	beq.n	80070a8 <forward_lstm+0x13c8>
 8006fee:	edd4 6a04 	vldr	s13, [r4, #16]
 8006ff2:	edd3 7a04 	vldr	s15, [r3, #16]
 8006ff6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006ffa:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006ffe:	2a00      	cmp	r2, #0
 8007000:	d052      	beq.n	80070a8 <forward_lstm+0x13c8>
 8007002:	edd4 6a05 	vldr	s13, [r4, #20]
 8007006:	edd3 7a05 	vldr	s15, [r3, #20]
 800700a:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800700e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007012:	2a00      	cmp	r2, #0
 8007014:	d048      	beq.n	80070a8 <forward_lstm+0x13c8>
 8007016:	edd4 6a06 	vldr	s13, [r4, #24]
 800701a:	edd3 7a06 	vldr	s15, [r3, #24]
 800701e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8007022:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007026:	b3fa      	cbz	r2, 80070a8 <forward_lstm+0x13c8>
 8007028:	edd4 6a07 	vldr	s13, [r4, #28]
 800702c:	edd3 7a07 	vldr	s15, [r3, #28]
 8007030:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8007034:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007038:	b3b2      	cbz	r2, 80070a8 <forward_lstm+0x13c8>
 800703a:	edd4 6a08 	vldr	s13, [r4, #32]
 800703e:	edd3 7a08 	vldr	s15, [r3, #32]
 8007042:	2d09      	cmp	r5, #9
 8007044:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007048:	d02e      	beq.n	80070a8 <forward_lstm+0x13c8>
 800704a:	edd4 6a09 	vldr	s13, [r4, #36]	; 0x24
 800704e:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8007052:	2d0a      	cmp	r5, #10
 8007054:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007058:	d026      	beq.n	80070a8 <forward_lstm+0x13c8>
 800705a:	edd4 6a0a 	vldr	s13, [r4, #40]	; 0x28
 800705e:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8007062:	2d0b      	cmp	r5, #11
 8007064:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007068:	d01e      	beq.n	80070a8 <forward_lstm+0x13c8>
 800706a:	edd4 6a0b 	vldr	s13, [r4, #44]	; 0x2c
 800706e:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8007072:	2d0c      	cmp	r5, #12
 8007074:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007078:	d016      	beq.n	80070a8 <forward_lstm+0x13c8>
 800707a:	edd4 6a0c 	vldr	s13, [r4, #48]	; 0x30
 800707e:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8007082:	f1b5 020d 	subs.w	r2, r5, #13
 8007086:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800708a:	d00d      	beq.n	80070a8 <forward_lstm+0x13c8>
 800708c:	edd4 6a0d 	vldr	s13, [r4, #52]	; 0x34
 8007090:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8007094:	2a01      	cmp	r2, #1
 8007096:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800709a:	d005      	beq.n	80070a8 <forward_lstm+0x13c8>
 800709c:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 80070a0:	edd4 7a0e 	vldr	s15, [r4, #56]	; 0x38
 80070a4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80070a8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80070ac:	eddf 6a42 	vldr	s13, [pc, #264]	; 80071b8 <forward_lstm+0x14d8>
 80070b0:	ed01 7a01 	vstr	s14, [r1, #-4]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	f000 8195 	beq.w	80073e4 <forward_lstm+0x1704>
 80070ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80070be:	f8d7 b0a8 	ldr.w	fp, [r7, #168]	; 0xa8
 80070c2:	f103 0240 	add.w	r2, r3, #64	; 0x40
 80070c6:	f10c 0340 	add.w	r3, ip, #64	; 0x40
 80070ca:	ed13 5a0f 	vldr	s10, [r3, #-60]	; 0xffffffc4
 80070ce:	ed52 7a0f 	vldr	s15, [r2, #-60]	; 0xffffffc4
 80070d2:	ed52 5a10 	vldr	s11, [r2, #-64]	; 0xffffffc0
 80070d6:	ed13 6a10 	vldr	s12, [r3, #-64]	; 0xffffffc0
 80070da:	ed12 4a0d 	vldr	s8, [r2, #-52]	; 0xffffffcc
 80070de:	ed52 4a0c 	vldr	s9, [r2, #-48]	; 0xffffffd0
 80070e2:	ed52 2a0a 	vldr	s5, [r2, #-40]	; 0xffffffd8
 80070e6:	ed13 3a0a 	vldr	s6, [r3, #-40]	; 0xffffffd8
 80070ea:	ed52 3a09 	vldr	s7, [r2, #-36]	; 0xffffffdc
 80070ee:	ed52 0a06 	vldr	s1, [r2, #-24]	; 0xffffffe8
 80070f2:	ed13 1a06 	vldr	s2, [r3, #-24]	; 0xffffffe8
 80070f6:	ed52 1a05 	vldr	s3, [r2, #-20]	; 0xffffffec
 80070fa:	ed13 2a05 	vldr	s4, [r3, #-20]	; 0xffffffec
 80070fe:	ee67 7a85 	vmul.f32	s15, s15, s10
 8007102:	ed12 5a0e 	vldr	s10, [r2, #-56]	; 0xffffffc8
 8007106:	eee5 7a86 	vfma.f32	s15, s11, s12
 800710a:	f1ab 0b10 	sub.w	fp, fp, #16
 800710e:	f1bb 0f0f 	cmp.w	fp, #15
 8007112:	ed53 5a0e 	vldr	s11, [r3, #-56]	; 0xffffffc8
 8007116:	ed13 6a0d 	vldr	s12, [r3, #-52]	; 0xffffffcc
 800711a:	eee5 7a25 	vfma.f32	s15, s10, s11
 800711e:	f102 0240 	add.w	r2, r2, #64	; 0x40
 8007122:	f103 0340 	add.w	r3, r3, #64	; 0x40
 8007126:	ed13 5a1c 	vldr	s10, [r3, #-112]	; 0xffffff90
 800712a:	ed52 5a1b 	vldr	s11, [r2, #-108]	; 0xffffff94
 800712e:	eee4 7a06 	vfma.f32	s15, s8, s12
 8007132:	ed13 6a1b 	vldr	s12, [r3, #-108]	; 0xffffff94
 8007136:	ed13 4a19 	vldr	s8, [r3, #-100]	; 0xffffff9c
 800713a:	eee4 7a85 	vfma.f32	s15, s9, s10
 800713e:	ed52 4a18 	vldr	s9, [r2, #-96]	; 0xffffffa0
 8007142:	ed13 5a18 	vldr	s10, [r3, #-96]	; 0xffffffa0
 8007146:	eee5 7a86 	vfma.f32	s15, s11, s12
 800714a:	ed52 5a17 	vldr	s11, [r2, #-92]	; 0xffffffa4
 800714e:	ed13 6a17 	vldr	s12, [r3, #-92]	; 0xffffffa4
 8007152:	eee2 7a83 	vfma.f32	s15, s5, s6
 8007156:	ed52 2a14 	vldr	s5, [r2, #-80]	; 0xffffffb0
 800715a:	ed13 3a14 	vldr	s6, [r3, #-80]	; 0xffffffb0
 800715e:	eee3 7a84 	vfma.f32	s15, s7, s8
 8007162:	ed52 3a13 	vldr	s7, [r2, #-76]	; 0xffffffb4
 8007166:	ed13 4a13 	vldr	s8, [r3, #-76]	; 0xffffffb4
 800716a:	eee4 7a85 	vfma.f32	s15, s9, s10
 800716e:	ed52 4a12 	vldr	s9, [r2, #-72]	; 0xffffffb8
 8007172:	ed13 5a12 	vldr	s10, [r3, #-72]	; 0xffffffb8
 8007176:	eee5 7a86 	vfma.f32	s15, s11, s12
 800717a:	ed52 5a11 	vldr	s11, [r2, #-68]	; 0xffffffbc
 800717e:	ed13 6a11 	vldr	s12, [r3, #-68]	; 0xffffffbc
 8007182:	eee0 7a81 	vfma.f32	s15, s1, s2
 8007186:	eee1 7a82 	vfma.f32	s15, s3, s4
 800718a:	eee2 7a83 	vfma.f32	s15, s5, s6
 800718e:	eee3 7a84 	vfma.f32	s15, s7, s8
 8007192:	eee4 7a85 	vfma.f32	s15, s9, s10
 8007196:	eee5 7a86 	vfma.f32	s15, s11, s12
 800719a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800719e:	d894      	bhi.n	80070ca <forward_lstm+0x13ea>
 80071a0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80071a4:	eb0c 0203 	add.w	r2, ip, r3
 80071a8:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d07b      	beq.n	80072a8 <forward_lstm+0x15c8>
 80071b0:	f8d7 b0d0 	ldr.w	fp, [r7, #208]	; 0xd0
 80071b4:	e002      	b.n	80071bc <forward_lstm+0x14dc>
 80071b6:	bf00      	nop
 80071b8:	00000000 	.word	0x00000000
 80071bc:	ed9b 6a00 	vldr	s12, [fp]
 80071c0:	edd2 7a00 	vldr	s15, [r2]
 80071c4:	2b01      	cmp	r3, #1
 80071c6:	eee6 6a27 	vfma.f32	s13, s12, s15
 80071ca:	d06d      	beq.n	80072a8 <forward_lstm+0x15c8>
 80071cc:	ed9b 6a01 	vldr	s12, [fp, #4]
 80071d0:	edd2 7a01 	vldr	s15, [r2, #4]
 80071d4:	2b02      	cmp	r3, #2
 80071d6:	eee6 6a27 	vfma.f32	s13, s12, s15
 80071da:	d065      	beq.n	80072a8 <forward_lstm+0x15c8>
 80071dc:	ed9b 6a02 	vldr	s12, [fp, #8]
 80071e0:	edd2 7a02 	vldr	s15, [r2, #8]
 80071e4:	2b03      	cmp	r3, #3
 80071e6:	eee6 6a27 	vfma.f32	s13, s12, s15
 80071ea:	d05d      	beq.n	80072a8 <forward_lstm+0x15c8>
 80071ec:	ed9b 6a03 	vldr	s12, [fp, #12]
 80071f0:	edd2 7a03 	vldr	s15, [r2, #12]
 80071f4:	2b04      	cmp	r3, #4
 80071f6:	eee6 6a27 	vfma.f32	s13, s12, s15
 80071fa:	d055      	beq.n	80072a8 <forward_lstm+0x15c8>
 80071fc:	ed9b 6a04 	vldr	s12, [fp, #16]
 8007200:	edd2 7a04 	vldr	s15, [r2, #16]
 8007204:	2b05      	cmp	r3, #5
 8007206:	eee6 6a27 	vfma.f32	s13, s12, s15
 800720a:	d04d      	beq.n	80072a8 <forward_lstm+0x15c8>
 800720c:	ed9b 6a05 	vldr	s12, [fp, #20]
 8007210:	edd2 7a05 	vldr	s15, [r2, #20]
 8007214:	2b06      	cmp	r3, #6
 8007216:	eee6 6a27 	vfma.f32	s13, s12, s15
 800721a:	d045      	beq.n	80072a8 <forward_lstm+0x15c8>
 800721c:	ed9b 6a06 	vldr	s12, [fp, #24]
 8007220:	edd2 7a06 	vldr	s15, [r2, #24]
 8007224:	2b07      	cmp	r3, #7
 8007226:	eee6 6a27 	vfma.f32	s13, s12, s15
 800722a:	d03d      	beq.n	80072a8 <forward_lstm+0x15c8>
 800722c:	ed9b 6a07 	vldr	s12, [fp, #28]
 8007230:	edd2 7a07 	vldr	s15, [r2, #28]
 8007234:	2b08      	cmp	r3, #8
 8007236:	eee6 6a27 	vfma.f32	s13, s12, s15
 800723a:	d035      	beq.n	80072a8 <forward_lstm+0x15c8>
 800723c:	ed9b 6a08 	vldr	s12, [fp, #32]
 8007240:	edd2 7a08 	vldr	s15, [r2, #32]
 8007244:	2b09      	cmp	r3, #9
 8007246:	eee6 6a27 	vfma.f32	s13, s12, s15
 800724a:	d02d      	beq.n	80072a8 <forward_lstm+0x15c8>
 800724c:	ed9b 6a09 	vldr	s12, [fp, #36]	; 0x24
 8007250:	edd2 7a09 	vldr	s15, [r2, #36]	; 0x24
 8007254:	2b0a      	cmp	r3, #10
 8007256:	eee6 6a27 	vfma.f32	s13, s12, s15
 800725a:	d025      	beq.n	80072a8 <forward_lstm+0x15c8>
 800725c:	ed9b 6a0a 	vldr	s12, [fp, #40]	; 0x28
 8007260:	edd2 7a0a 	vldr	s15, [r2, #40]	; 0x28
 8007264:	2b0b      	cmp	r3, #11
 8007266:	eee6 6a27 	vfma.f32	s13, s12, s15
 800726a:	d01d      	beq.n	80072a8 <forward_lstm+0x15c8>
 800726c:	ed9b 6a0b 	vldr	s12, [fp, #44]	; 0x2c
 8007270:	edd2 7a0b 	vldr	s15, [r2, #44]	; 0x2c
 8007274:	2b0c      	cmp	r3, #12
 8007276:	eee6 6a27 	vfma.f32	s13, s12, s15
 800727a:	d015      	beq.n	80072a8 <forward_lstm+0x15c8>
 800727c:	ed9b 6a0c 	vldr	s12, [fp, #48]	; 0x30
 8007280:	edd2 7a0c 	vldr	s15, [r2, #48]	; 0x30
 8007284:	3b0d      	subs	r3, #13
 8007286:	eee6 6a27 	vfma.f32	s13, s12, s15
 800728a:	d00d      	beq.n	80072a8 <forward_lstm+0x15c8>
 800728c:	ed9b 6a0d 	vldr	s12, [fp, #52]	; 0x34
 8007290:	edd2 7a0d 	vldr	s15, [r2, #52]	; 0x34
 8007294:	2b01      	cmp	r3, #1
 8007296:	eee6 6a27 	vfma.f32	s13, s12, s15
 800729a:	d005      	beq.n	80072a8 <forward_lstm+0x15c8>
 800729c:	ed9b 6a0e 	vldr	s12, [fp, #56]	; 0x38
 80072a0:	edd2 7a0e 	vldr	s15, [r2, #56]	; 0x38
 80072a4:	eee6 6a27 	vfma.f32	s13, s12, s15
 80072a8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80072ac:	ee37 7a26 	vadd.f32	s14, s14, s13
 80072b0:	4418      	add	r0, r3
 80072b2:	ed01 7a01 	vstr	s14, [r1, #-4]
 80072b6:	ecb6 6a01 	vldmia	r6!, {s12}
 80072ba:	ecf9 7a01 	vldmia	r9!, {s15}
 80072be:	ed5a 6a01 	vldr	s13, [sl, #-4]
 80072c2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80072c6:	eee6 7a26 	vfma.f32	s15, s12, s13
 80072ca:	449c      	add	ip, r3
 80072cc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80072d0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80072d4:	459e      	cmp	lr, r3
 80072d6:	ed01 7a01 	vstr	s14, [r1, #-4]
 80072da:	f47f adcc 	bne.w	8006e76 <forward_lstm+0x1196>
 80072de:	f8d7 50a8 	ldr.w	r5, [r7, #168]	; 0xa8
 80072e2:	6ffc      	ldr	r4, [r7, #124]	; 0x7c
 80072e4:	f8d7 60f0 	ldr.w	r6, [r7, #240]	; 0xf0
 80072e8:	f507 71da 	add.w	r1, r7, #436	; 0x1b4
 80072ec:	4608      	mov	r0, r1
 80072ee:	ee19 3a90 	vmov	r3, s19
 80072f2:	462a      	mov	r2, r5
 80072f4:	47a0      	blx	r4
 80072f6:	ee1a 3a10 	vmov	r3, s20
 80072fa:	462a      	mov	r2, r5
 80072fc:	f507 71f6 	add.w	r1, r7, #492	; 0x1ec
 8007300:	6c3c      	ldr	r4, [r7, #64]	; 0x40
 8007302:	f507 70e8 	add.w	r0, r7, #464	; 0x1d0
 8007306:	47a0      	blx	r4
 8007308:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800730c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007310:	6979      	ldr	r1, [r7, #20]
 8007312:	ecf3 7a01 	vldmia	r3!, {s15}
 8007316:	ed92 7a00 	vldr	s14, [r2]
 800731a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800731e:	428b      	cmp	r3, r1
 8007320:	ece2 7a01 	vstmia	r2!, {s15}
 8007324:	d1f5      	bne.n	8007312 <forward_lstm+0x1632>
 8007326:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800732a:	899b      	ldrh	r3, [r3, #12]
 800732c:	b163      	cbz	r3, 8007348 <forward_lstm+0x1668>
 800732e:	e9d7 9503 	ldrd	r9, r5, [r7, #12]
 8007332:	2400      	movs	r4, #0
 8007334:	46a8      	mov	r8, r5
 8007336:	f859 5f04 	ldr.w	r5, [r9, #4]!
 800733a:	3401      	adds	r4, #1
 800733c:	2d00      	cmp	r5, #0
 800733e:	d13e      	bne.n	80073be <forward_lstm+0x16de>
 8007340:	42a3      	cmp	r3, r4
 8007342:	f108 0804 	add.w	r8, r8, #4
 8007346:	dcf6      	bgt.n	8007336 <forward_lstm+0x1656>
 8007348:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800734a:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 800734e:	428a      	cmp	r2, r1
 8007350:	f340 809d 	ble.w	800748e <forward_lstm+0x17ae>
 8007354:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8007358:	69b9      	ldr	r1, [r7, #24]
 800735a:	440a      	add	r2, r1
 800735c:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8007360:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8007364:	2a00      	cmp	r2, #0
 8007366:	f2c0 8092 	blt.w	800748e <forward_lstm+0x17ae>
 800736a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800736e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007372:	f8c7 20fc 	str.w	r2, [r7, #252]	; 0xfc
 8007376:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800737a:	f7fe be6b 	b.w	8006054 <forward_lstm+0x374>
 800737e:	68bb      	ldr	r3, [r7, #8]
 8007380:	4629      	mov	r1, r5
 8007382:	69d8      	ldr	r0, [r3, #28]
 8007384:	f000 fa66 	bl	8007854 <st_int8_copy>
 8007388:	ee19 2a10 	vmov	r2, s18
 800738c:	f8d7 1094 	ldr.w	r1, [r7, #148]	; 0x94
 8007390:	2000      	movs	r0, #0
 8007392:	f000 fa03 	bl	800779c <st_int8_fill>
 8007396:	f7fe bda8 	b.w	8005eea <forward_lstm+0x20a>
 800739a:	ee19 2a10 	vmov	r2, s18
 800739e:	4618      	mov	r0, r3
 80073a0:	f000 f9fc 	bl	800779c <st_int8_fill>
 80073a4:	ee19 2a10 	vmov	r2, s18
 80073a8:	f8d7 10fc 	ldr.w	r1, [r7, #252]	; 0xfc
 80073ac:	4648      	mov	r0, r9
 80073ae:	f1b9 0f00 	cmp.w	r9, #0
 80073b2:	f47e ad91 	bne.w	8005ed8 <forward_lstm+0x1f8>
 80073b6:	f000 f9f1 	bl	800779c <st_int8_fill>
 80073ba:	f7fe bd8f 	b.w	8005edc <forward_lstm+0x1fc>
 80073be:	f8d8 a000 	ldr.w	sl, [r8]
 80073c2:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 80073c6:	ee19 2a10 	vmov	r2, s18
 80073ca:	4651      	mov	r1, sl
 80073cc:	f000 fa42 	bl	8007854 <st_int8_copy>
 80073d0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80073d4:	899b      	ldrh	r3, [r3, #12]
 80073d6:	eb0a 0585 	add.w	r5, sl, r5, lsl #2
 80073da:	42a3      	cmp	r3, r4
 80073dc:	f848 5b04 	str.w	r5, [r8], #4
 80073e0:	dca9      	bgt.n	8007336 <forward_lstm+0x1656>
 80073e2:	e7b1      	b.n	8007348 <forward_lstm+0x1668>
 80073e4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80073e8:	f8d7 b0fc 	ldr.w	fp, [r7, #252]	; 0xfc
 80073ec:	4662      	mov	r2, ip
 80073ee:	e6e5      	b.n	80071bc <forward_lstm+0x14dc>
 80073f0:	4603      	mov	r3, r0
 80073f2:	e5d1      	b.n	8006f98 <forward_lstm+0x12b8>
 80073f4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80073f8:	f8d7 10fc 	ldr.w	r1, [r7, #252]	; 0xfc
 80073fc:	465a      	mov	r2, fp
 80073fe:	e44d      	b.n	8006c9c <forward_lstm+0xfbc>
 8007400:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007404:	f7ff bb54 	b.w	8006ab0 <forward_lstm+0xdd0>
 8007408:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800740c:	f8d7 10fc 	ldr.w	r1, [r7, #252]	; 0xfc
 8007410:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 8007414:	f7ff ba3a 	b.w	800688c <forward_lstm+0xbac>
 8007418:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800741c:	f7ff b93a 	b.w	8006694 <forward_lstm+0x9b4>
 8007420:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8007424:	f8d7 10fc 	ldr.w	r1, [r7, #252]	; 0xfc
 8007428:	f8d7 20f0 	ldr.w	r2, [r7, #240]	; 0xf0
 800742c:	f7ff b822 	b.w	8006474 <forward_lstm+0x794>
 8007430:	f8d7 50dc 	ldr.w	r5, [r7, #220]	; 0xdc
 8007434:	f8d7 40e0 	ldr.w	r4, [r7, #224]	; 0xe0
 8007438:	4653      	mov	r3, sl
 800743a:	f7fe bf23 	b.w	8006284 <forward_lstm+0x5a4>
 800743e:	f507 71b0 	add.w	r1, r7, #352	; 0x160
 8007442:	6ffc      	ldr	r4, [r7, #124]	; 0x7c
 8007444:	ee19 3a90 	vmov	r3, s19
 8007448:	4608      	mov	r0, r1
 800744a:	4690      	mov	r8, r2
 800744c:	47a0      	blx	r4
 800744e:	f507 71be 	add.w	r1, r7, #380	; 0x17c
 8007452:	ee19 3a90 	vmov	r3, s19
 8007456:	4642      	mov	r2, r8
 8007458:	4608      	mov	r0, r1
 800745a:	47a0      	blx	r4
 800745c:	f507 71cc 	add.w	r1, r7, #408	; 0x198
 8007460:	ee1a 3a90 	vmov	r3, s21
 8007464:	4642      	mov	r2, r8
 8007466:	4608      	mov	r0, r1
 8007468:	6c7d      	ldr	r5, [r7, #68]	; 0x44
 800746a:	47a8      	blx	r5
 800746c:	f507 71da 	add.w	r1, r7, #436	; 0x1b4
 8007470:	ee19 3a90 	vmov	r3, s19
 8007474:	4642      	mov	r2, r8
 8007476:	4608      	mov	r0, r1
 8007478:	47a0      	blx	r4
 800747a:	ee1a 3a10 	vmov	r3, s20
 800747e:	6c3c      	ldr	r4, [r7, #64]	; 0x40
 8007480:	4642      	mov	r2, r8
 8007482:	f507 71f6 	add.w	r1, r7, #492	; 0x1ec
 8007486:	f507 70e8 	add.w	r0, r7, #464	; 0x1d0
 800748a:	47a0      	blx	r4
 800748c:	e74b      	b.n	8007326 <forward_lstm+0x1646>
 800748e:	b353      	cbz	r3, 80074e6 <forward_lstm+0x1806>
 8007490:	e9d7 5403 	ldrd	r5, r4, [r7, #12]
 8007494:	f8d7 8090 	ldr.w	r8, [r7, #144]	; 0x90
 8007498:	f8d7 9094 	ldr.w	r9, [r7, #148]	; 0x94
 800749c:	f8d7 a008 	ldr.w	sl, [r7, #8]
 80074a0:	ee19 ba10 	vmov	fp, s18
 80074a4:	2600      	movs	r6, #0
 80074a6:	e00b      	b.n	80074c0 <forward_lstm+0x17e0>
 80074a8:	6821      	ldr	r1, [r4, #0]
 80074aa:	465a      	mov	r2, fp
 80074ac:	4648      	mov	r0, r9
 80074ae:	f000 f9d1 	bl	8007854 <st_int8_copy>
 80074b2:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 80074b6:	3601      	adds	r6, #1
 80074b8:	42b3      	cmp	r3, r6
 80074ba:	f104 0404 	add.w	r4, r4, #4
 80074be:	dd12      	ble.n	80074e6 <forward_lstm+0x1806>
 80074c0:	f855 2f04 	ldr.w	r2, [r5, #4]!
 80074c4:	2a00      	cmp	r2, #0
 80074c6:	d1f6      	bne.n	80074b6 <forward_lstm+0x17d6>
 80074c8:	3b01      	subs	r3, #1
 80074ca:	42b3      	cmp	r3, r6
 80074cc:	d1ec      	bne.n	80074a8 <forward_lstm+0x17c8>
 80074ce:	f89a 303d 	ldrb.w	r3, [sl, #61]	; 0x3d
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d0e8      	beq.n	80074a8 <forward_lstm+0x17c8>
 80074d6:	6821      	ldr	r1, [r4, #0]
 80074d8:	6f38      	ldr	r0, [r7, #112]	; 0x70
 80074da:	465a      	mov	r2, fp
 80074dc:	f000 f9ba 	bl	8007854 <st_int8_copy>
 80074e0:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 80074e4:	e7e7      	b.n	80074b6 <forward_lstm+0x17d6>
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	b18b      	cbz	r3, 800750e <forward_lstm+0x182e>
 80074ea:	68bb      	ldr	r3, [r7, #8]
 80074ec:	69dc      	ldr	r4, [r3, #28]
 80074ee:	b174      	cbz	r4, 800750e <forward_lstm+0x182e>
 80074f0:	ee19 5a10 	vmov	r5, s18
 80074f4:	6f38      	ldr	r0, [r7, #112]	; 0x70
 80074f6:	ee19 2a10 	vmov	r2, s18
 80074fa:	4621      	mov	r1, r4
 80074fc:	f000 f9aa 	bl	8007854 <st_int8_copy>
 8007500:	ee19 2a10 	vmov	r2, s18
 8007504:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 8007508:	1961      	adds	r1, r4, r5
 800750a:	f000 f9a3 	bl	8007854 <st_int8_copy>
 800750e:	f507 7703 	add.w	r7, r7, #524	; 0x20c
 8007512:	46bd      	mov	sp, r7
 8007514:	ecbd 8b06 	vpop	{d8-d10}
 8007518:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800751c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8007520:	2301      	movs	r3, #1
 8007522:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007524:	4613      	mov	r3, r2
 8007526:	f7fe bd00 	b.w	8005f2a <forward_lstm+0x24a>
 800752a:	ee0a 0a10 	vmov	s20, r0
 800752e:	ee09 0a90 	vmov	s19, r0
 8007532:	ee0a 0a90 	vmov	s21, r0
 8007536:	4681      	mov	r9, r0
 8007538:	f7fe bc56 	b.w	8005de8 <forward_lstm+0x108>
 800753c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
 8007540:	4683      	mov	fp, r0
 8007542:	f8c7 00f0 	str.w	r0, [r7, #240]	; 0xf0
 8007546:	f8c7 00f8 	str.w	r0, [r7, #248]	; 0xf8
 800754a:	f7fe bbf4 	b.w	8005d36 <forward_lstm+0x56>
 800754e:	2300      	movs	r3, #0
 8007550:	685b      	ldr	r3, [r3, #4]
 8007552:	deff      	udf	#255	; 0xff

08007554 <forward_lite_dense_if32of32wf32>:
 8007554:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007558:	e9dd 6409 	ldrd	r6, r4, [sp, #36]	; 0x24
 800755c:	eb00 0784 	add.w	r7, r0, r4, lsl #2
 8007560:	4287      	cmp	r7, r0
 8007562:	f240 8106 	bls.w	8007772 <forward_lite_dense_if32of32wf32+0x21e>
 8007566:	f1a6 0810 	sub.w	r8, r6, #16
 800756a:	ea4f 1818 	mov.w	r8, r8, lsr #4
 800756e:	f108 0801 	add.w	r8, r8, #1
 8007572:	ea4f 1b88 	mov.w	fp, r8, lsl #6
 8007576:	ea4f 0986 	mov.w	r9, r6, lsl #2
 800757a:	eb01 1888 	add.w	r8, r1, r8, lsl #6
 800757e:	4605      	mov	r5, r0
 8007580:	f006 0a0f 	and.w	sl, r6, #15
 8007584:	2e0f      	cmp	r6, #15
 8007586:	ed9f 7a84 	vldr	s14, [pc, #528]	; 8007798 <forward_lite_dense_if32of32wf32+0x244>
 800758a:	f240 8101 	bls.w	8007790 <forward_lite_dense_if32of32wf32+0x23c>
 800758e:	f101 0c40 	add.w	ip, r1, #64	; 0x40
 8007592:	f102 0440 	add.w	r4, r2, #64	; 0x40
 8007596:	46b6      	mov	lr, r6
 8007598:	ed54 5a0f 	vldr	s11, [r4, #-60]	; 0xffffffc4
 800759c:	ed5c 7a0f 	vldr	s15, [ip, #-60]	; 0xffffffc4
 80075a0:	ed1c 6a10 	vldr	s12, [ip, #-64]	; 0xffffffc0
 80075a4:	ed54 6a10 	vldr	s13, [r4, #-64]	; 0xffffffc0
 80075a8:	ed5c 4a0d 	vldr	s9, [ip, #-52]	; 0xffffffcc
 80075ac:	ed1c 5a0c 	vldr	s10, [ip, #-48]	; 0xffffffd0
 80075b0:	ed1c 3a0a 	vldr	s6, [ip, #-40]	; 0xffffffd8
 80075b4:	ed54 3a0a 	vldr	s7, [r4, #-40]	; 0xffffffd8
 80075b8:	ed1c 4a09 	vldr	s8, [ip, #-36]	; 0xffffffdc
 80075bc:	ed1c 1a06 	vldr	s2, [ip, #-24]	; 0xffffffe8
 80075c0:	ed54 1a06 	vldr	s3, [r4, #-24]	; 0xffffffe8
 80075c4:	ed1c 2a05 	vldr	s4, [ip, #-20]	; 0xffffffec
 80075c8:	ed54 2a05 	vldr	s5, [r4, #-20]	; 0xffffffec
 80075cc:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80075d0:	ed5c 5a0e 	vldr	s11, [ip, #-56]	; 0xffffffc8
 80075d4:	eee6 7a26 	vfma.f32	s15, s12, s13
 80075d8:	f1ae 0e10 	sub.w	lr, lr, #16
 80075dc:	f1be 0f0f 	cmp.w	lr, #15
 80075e0:	ed14 6a0e 	vldr	s12, [r4, #-56]	; 0xffffffc8
 80075e4:	ed54 6a0d 	vldr	s13, [r4, #-52]	; 0xffffffcc
 80075e8:	eee5 7a86 	vfma.f32	s15, s11, s12
 80075ec:	f10c 0c40 	add.w	ip, ip, #64	; 0x40
 80075f0:	f104 0440 	add.w	r4, r4, #64	; 0x40
 80075f4:	ed54 5a1c 	vldr	s11, [r4, #-112]	; 0xffffff90
 80075f8:	ed1c 6a1b 	vldr	s12, [ip, #-108]	; 0xffffff94
 80075fc:	eee4 7aa6 	vfma.f32	s15, s9, s13
 8007600:	ed54 6a1b 	vldr	s13, [r4, #-108]	; 0xffffff94
 8007604:	ed54 4a19 	vldr	s9, [r4, #-100]	; 0xffffff9c
 8007608:	eee5 7a25 	vfma.f32	s15, s10, s11
 800760c:	ed1c 5a18 	vldr	s10, [ip, #-96]	; 0xffffffa0
 8007610:	ed54 5a18 	vldr	s11, [r4, #-96]	; 0xffffffa0
 8007614:	eee6 7a26 	vfma.f32	s15, s12, s13
 8007618:	ed1c 6a17 	vldr	s12, [ip, #-92]	; 0xffffffa4
 800761c:	ed54 6a17 	vldr	s13, [r4, #-92]	; 0xffffffa4
 8007620:	eee3 7a23 	vfma.f32	s15, s6, s7
 8007624:	ed1c 3a14 	vldr	s6, [ip, #-80]	; 0xffffffb0
 8007628:	ed54 3a14 	vldr	s7, [r4, #-80]	; 0xffffffb0
 800762c:	eee4 7a24 	vfma.f32	s15, s8, s9
 8007630:	ed1c 4a13 	vldr	s8, [ip, #-76]	; 0xffffffb4
 8007634:	ed54 4a13 	vldr	s9, [r4, #-76]	; 0xffffffb4
 8007638:	eee5 7a25 	vfma.f32	s15, s10, s11
 800763c:	ed1c 5a12 	vldr	s10, [ip, #-72]	; 0xffffffb8
 8007640:	ed54 5a12 	vldr	s11, [r4, #-72]	; 0xffffffb8
 8007644:	eee6 7a26 	vfma.f32	s15, s12, s13
 8007648:	ed1c 6a11 	vldr	s12, [ip, #-68]	; 0xffffffbc
 800764c:	ed54 6a11 	vldr	s13, [r4, #-68]	; 0xffffffbc
 8007650:	eee1 7a21 	vfma.f32	s15, s2, s3
 8007654:	eee2 7a22 	vfma.f32	s15, s4, s5
 8007658:	eee3 7a23 	vfma.f32	s15, s6, s7
 800765c:	eee4 7a24 	vfma.f32	s15, s8, s9
 8007660:	eee5 7a25 	vfma.f32	s15, s10, s11
 8007664:	eee6 7a26 	vfma.f32	s15, s12, s13
 8007668:	ee37 7a27 	vadd.f32	s14, s14, s15
 800766c:	d894      	bhi.n	8007598 <forward_lite_dense_if32of32wf32+0x44>
 800766e:	eb02 0e0b 	add.w	lr, r2, fp
 8007672:	4654      	mov	r4, sl
 8007674:	46c4      	mov	ip, r8
 8007676:	2c00      	cmp	r4, #0
 8007678:	d075      	beq.n	8007766 <forward_lite_dense_if32of32wf32+0x212>
 800767a:	eddc 6a00 	vldr	s13, [ip]
 800767e:	edde 7a00 	vldr	s15, [lr]
 8007682:	2c01      	cmp	r4, #1
 8007684:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007688:	d06d      	beq.n	8007766 <forward_lite_dense_if32of32wf32+0x212>
 800768a:	eddc 6a01 	vldr	s13, [ip, #4]
 800768e:	edde 7a01 	vldr	s15, [lr, #4]
 8007692:	2c02      	cmp	r4, #2
 8007694:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007698:	d065      	beq.n	8007766 <forward_lite_dense_if32of32wf32+0x212>
 800769a:	eddc 6a02 	vldr	s13, [ip, #8]
 800769e:	edde 7a02 	vldr	s15, [lr, #8]
 80076a2:	2c03      	cmp	r4, #3
 80076a4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80076a8:	d05d      	beq.n	8007766 <forward_lite_dense_if32of32wf32+0x212>
 80076aa:	eddc 6a03 	vldr	s13, [ip, #12]
 80076ae:	edde 7a03 	vldr	s15, [lr, #12]
 80076b2:	2c04      	cmp	r4, #4
 80076b4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80076b8:	d055      	beq.n	8007766 <forward_lite_dense_if32of32wf32+0x212>
 80076ba:	eddc 6a04 	vldr	s13, [ip, #16]
 80076be:	edde 7a04 	vldr	s15, [lr, #16]
 80076c2:	2c05      	cmp	r4, #5
 80076c4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80076c8:	d04d      	beq.n	8007766 <forward_lite_dense_if32of32wf32+0x212>
 80076ca:	eddc 6a05 	vldr	s13, [ip, #20]
 80076ce:	edde 7a05 	vldr	s15, [lr, #20]
 80076d2:	2c06      	cmp	r4, #6
 80076d4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80076d8:	d045      	beq.n	8007766 <forward_lite_dense_if32of32wf32+0x212>
 80076da:	eddc 6a06 	vldr	s13, [ip, #24]
 80076de:	edde 7a06 	vldr	s15, [lr, #24]
 80076e2:	2c07      	cmp	r4, #7
 80076e4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80076e8:	d03d      	beq.n	8007766 <forward_lite_dense_if32of32wf32+0x212>
 80076ea:	eddc 6a07 	vldr	s13, [ip, #28]
 80076ee:	edde 7a07 	vldr	s15, [lr, #28]
 80076f2:	2c08      	cmp	r4, #8
 80076f4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80076f8:	d035      	beq.n	8007766 <forward_lite_dense_if32of32wf32+0x212>
 80076fa:	eddc 6a08 	vldr	s13, [ip, #32]
 80076fe:	edde 7a08 	vldr	s15, [lr, #32]
 8007702:	2c09      	cmp	r4, #9
 8007704:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007708:	d02d      	beq.n	8007766 <forward_lite_dense_if32of32wf32+0x212>
 800770a:	eddc 6a09 	vldr	s13, [ip, #36]	; 0x24
 800770e:	edde 7a09 	vldr	s15, [lr, #36]	; 0x24
 8007712:	2c0a      	cmp	r4, #10
 8007714:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007718:	d025      	beq.n	8007766 <forward_lite_dense_if32of32wf32+0x212>
 800771a:	eddc 6a0a 	vldr	s13, [ip, #40]	; 0x28
 800771e:	edde 7a0a 	vldr	s15, [lr, #40]	; 0x28
 8007722:	2c0b      	cmp	r4, #11
 8007724:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007728:	d01d      	beq.n	8007766 <forward_lite_dense_if32of32wf32+0x212>
 800772a:	eddc 6a0b 	vldr	s13, [ip, #44]	; 0x2c
 800772e:	edde 7a0b 	vldr	s15, [lr, #44]	; 0x2c
 8007732:	2c0c      	cmp	r4, #12
 8007734:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007738:	d015      	beq.n	8007766 <forward_lite_dense_if32of32wf32+0x212>
 800773a:	eddc 6a0c 	vldr	s13, [ip, #48]	; 0x30
 800773e:	edde 7a0c 	vldr	s15, [lr, #48]	; 0x30
 8007742:	3c0d      	subs	r4, #13
 8007744:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007748:	d00d      	beq.n	8007766 <forward_lite_dense_if32of32wf32+0x212>
 800774a:	eddc 6a0d 	vldr	s13, [ip, #52]	; 0x34
 800774e:	edde 7a0d 	vldr	s15, [lr, #52]	; 0x34
 8007752:	2c01      	cmp	r4, #1
 8007754:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007758:	d005      	beq.n	8007766 <forward_lite_dense_if32of32wf32+0x212>
 800775a:	edde 6a0e 	vldr	s13, [lr, #56]	; 0x38
 800775e:	eddc 7a0e 	vldr	s15, [ip, #56]	; 0x38
 8007762:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007766:	444a      	add	r2, r9
 8007768:	eca5 7a01 	vstmia	r5!, {s14}
 800776c:	42af      	cmp	r7, r5
 800776e:	f63f af09 	bhi.w	8007584 <forward_lite_dense_if32of32wf32+0x30>
 8007772:	b15b      	cbz	r3, 800778c <forward_lite_dense_if32of32wf32+0x238>
 8007774:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007776:	b14a      	cbz	r2, 800778c <forward_lite_dense_if32of32wf32+0x238>
 8007778:	edd0 7a00 	vldr	s15, [r0]
 800777c:	ecb3 7a01 	vldmia	r3!, {s14}
 8007780:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007784:	ece0 7a01 	vstmia	r0!, {s15}
 8007788:	4287      	cmp	r7, r0
 800778a:	d1f5      	bne.n	8007778 <forward_lite_dense_if32of32wf32+0x224>
 800778c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007790:	4634      	mov	r4, r6
 8007792:	4696      	mov	lr, r2
 8007794:	468c      	mov	ip, r1
 8007796:	e76e      	b.n	8007676 <forward_lite_dense_if32of32wf32+0x122>
 8007798:	00000000 	.word	0x00000000

0800779c <st_int8_fill>:
 800779c:	b510      	push	{r4, lr}
 800779e:	b2c3      	uxtb	r3, r0
 80077a0:	0204      	lsls	r4, r0, #8
 80077a2:	b2a4      	uxth	r4, r4
 80077a4:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 80077a8:	4323      	orrs	r3, r4
 80077aa:	0404      	lsls	r4, r0, #16
 80077ac:	f404 047f 	and.w	r4, r4, #16711680	; 0xff0000
 80077b0:	431c      	orrs	r4, r3
 80077b2:	078b      	lsls	r3, r1, #30
 80077b4:	468c      	mov	ip, r1
 80077b6:	d007      	beq.n	80077c8 <st_int8_fill+0x2c>
 80077b8:	b3a2      	cbz	r2, 8007824 <st_int8_fill+0x88>
 80077ba:	f80c 0b01 	strb.w	r0, [ip], #1
 80077be:	f01c 0f03 	tst.w	ip, #3
 80077c2:	f102 32ff 	add.w	r2, r2, #4294967295
 80077c6:	d1f7      	bne.n	80077b8 <st_int8_fill+0x1c>
 80077c8:	0911      	lsrs	r1, r2, #4
 80077ca:	d03e      	beq.n	800784a <st_int8_fill+0xae>
 80077cc:	1e4b      	subs	r3, r1, #1
 80077ce:	2b04      	cmp	r3, #4
 80077d0:	d929      	bls.n	8007826 <st_int8_fill+0x8a>
 80077d2:	f01c 0f07 	tst.w	ip, #7
 80077d6:	d126      	bne.n	8007826 <st_int8_fill+0x8a>
 80077d8:	f10c 0310 	add.w	r3, ip, #16
 80077dc:	ea4f 1e01 	mov.w	lr, r1, lsl #4
 80077e0:	eb03 1101 	add.w	r1, r3, r1, lsl #4
 80077e4:	e943 4404 	strd	r4, r4, [r3, #-16]
 80077e8:	e943 4402 	strd	r4, r4, [r3, #-8]
 80077ec:	3310      	adds	r3, #16
 80077ee:	428b      	cmp	r3, r1
 80077f0:	d1f8      	bne.n	80077e4 <st_int8_fill+0x48>
 80077f2:	f3c2 0381 	ubfx	r3, r2, #2, #2
 80077f6:	44f4      	add	ip, lr
 80077f8:	f002 0203 	and.w	r2, r2, #3
 80077fc:	b15b      	cbz	r3, 8007816 <st_int8_fill+0x7a>
 80077fe:	1e59      	subs	r1, r3, #1
 8007800:	f8cc 4000 	str.w	r4, [ip]
 8007804:	d005      	beq.n	8007812 <st_int8_fill+0x76>
 8007806:	2901      	cmp	r1, #1
 8007808:	f8cc 4004 	str.w	r4, [ip, #4]
 800780c:	bf18      	it	ne
 800780e:	f8cc 4008 	strne.w	r4, [ip, #8]
 8007812:	eb0c 0c83 	add.w	ip, ip, r3, lsl #2
 8007816:	b12a      	cbz	r2, 8007824 <st_int8_fill+0x88>
 8007818:	4601      	mov	r1, r0
 800781a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800781e:	4660      	mov	r0, ip
 8007820:	f000 bfb3 	b.w	800878a <memset>
 8007824:	bd10      	pop	{r4, pc}
 8007826:	ea4f 1e01 	mov.w	lr, r1, lsl #4
 800782a:	4663      	mov	r3, ip
 800782c:	eb0c 1101 	add.w	r1, ip, r1, lsl #4
 8007830:	601c      	str	r4, [r3, #0]
 8007832:	605c      	str	r4, [r3, #4]
 8007834:	609c      	str	r4, [r3, #8]
 8007836:	60dc      	str	r4, [r3, #12]
 8007838:	3310      	adds	r3, #16
 800783a:	4299      	cmp	r1, r3
 800783c:	d1f8      	bne.n	8007830 <st_int8_fill+0x94>
 800783e:	f3c2 0381 	ubfx	r3, r2, #2, #2
 8007842:	44f4      	add	ip, lr
 8007844:	f002 0203 	and.w	r2, r2, #3
 8007848:	e7d8      	b.n	80077fc <st_int8_fill+0x60>
 800784a:	0893      	lsrs	r3, r2, #2
 800784c:	f002 0203 	and.w	r2, r2, #3
 8007850:	e7d4      	b.n	80077fc <st_int8_fill+0x60>
 8007852:	bf00      	nop

08007854 <st_int8_copy>:
 8007854:	4288      	cmp	r0, r1
 8007856:	d057      	beq.n	8007908 <st_int8_copy+0xb4>
 8007858:	2a00      	cmp	r2, #0
 800785a:	d055      	beq.n	8007908 <st_int8_copy+0xb4>
 800785c:	4288      	cmp	r0, r1
 800785e:	d354      	bcc.n	800790a <st_int8_copy+0xb6>
 8007860:	078b      	lsls	r3, r1, #30
 8007862:	d102      	bne.n	800786a <st_int8_copy+0x16>
 8007864:	e009      	b.n	800787a <st_int8_copy+0x26>
 8007866:	2a00      	cmp	r2, #0
 8007868:	d05c      	beq.n	8007924 <st_int8_copy+0xd0>
 800786a:	f910 3b01 	ldrsb.w	r3, [r0], #1
 800786e:	f801 3b01 	strb.w	r3, [r1], #1
 8007872:	078b      	lsls	r3, r1, #30
 8007874:	f102 32ff 	add.w	r2, r2, #4294967295
 8007878:	d1f5      	bne.n	8007866 <st_int8_copy+0x12>
 800787a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800787e:	ea5f 1e12 	movs.w	lr, r2, lsr #4
 8007882:	d069      	beq.n	8007958 <st_int8_copy+0x104>
 8007884:	ea41 0300 	orr.w	r3, r1, r0
 8007888:	075b      	lsls	r3, r3, #29
 800788a:	d14c      	bne.n	8007926 <st_int8_copy+0xd2>
 800788c:	f10e 33ff 	add.w	r3, lr, #4294967295
 8007890:	2b01      	cmp	r3, #1
 8007892:	d948      	bls.n	8007926 <st_int8_copy+0xd2>
 8007894:	f100 0310 	add.w	r3, r0, #16
 8007898:	ea4f 140e 	mov.w	r4, lr, lsl #4
 800789c:	f101 0c10 	add.w	ip, r1, #16
 80078a0:	eb03 1e0e 	add.w	lr, r3, lr, lsl #4
 80078a4:	ed13 6b04 	vldr	d6, [r3, #-16]
 80078a8:	ed13 7b02 	vldr	d7, [r3, #-8]
 80078ac:	3310      	adds	r3, #16
 80078ae:	4573      	cmp	r3, lr
 80078b0:	ed0c 6b04 	vstr	d6, [ip, #-16]
 80078b4:	ed0c 7b02 	vstr	d7, [ip, #-8]
 80078b8:	f10c 0c10 	add.w	ip, ip, #16
 80078bc:	d1f2      	bne.n	80078a4 <st_int8_copy+0x50>
 80078be:	f3c2 0381 	ubfx	r3, r2, #2, #2
 80078c2:	4421      	add	r1, r4
 80078c4:	4420      	add	r0, r4
 80078c6:	f002 0203 	and.w	r2, r2, #3
 80078ca:	b16b      	cbz	r3, 80078e8 <st_int8_copy+0x94>
 80078cc:	6804      	ldr	r4, [r0, #0]
 80078ce:	600c      	str	r4, [r1, #0]
 80078d0:	1e5c      	subs	r4, r3, #1
 80078d2:	d005      	beq.n	80078e0 <st_int8_copy+0x8c>
 80078d4:	6845      	ldr	r5, [r0, #4]
 80078d6:	604d      	str	r5, [r1, #4]
 80078d8:	2c01      	cmp	r4, #1
 80078da:	bf1c      	itt	ne
 80078dc:	6884      	ldrne	r4, [r0, #8]
 80078de:	608c      	strne	r4, [r1, #8]
 80078e0:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 80078e4:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 80078e8:	b162      	cbz	r2, 8007904 <st_int8_copy+0xb0>
 80078ea:	f990 3000 	ldrsb.w	r3, [r0]
 80078ee:	700b      	strb	r3, [r1, #0]
 80078f0:	3a01      	subs	r2, #1
 80078f2:	d007      	beq.n	8007904 <st_int8_copy+0xb0>
 80078f4:	f990 3001 	ldrsb.w	r3, [r0, #1]
 80078f8:	704b      	strb	r3, [r1, #1]
 80078fa:	2a01      	cmp	r2, #1
 80078fc:	bf1c      	itt	ne
 80078fe:	f990 3002 	ldrsbne.w	r3, [r0, #2]
 8007902:	708b      	strbne	r3, [r1, #2]
 8007904:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007908:	4770      	bx	lr
 800790a:	1883      	adds	r3, r0, r2
 800790c:	428b      	cmp	r3, r1
 800790e:	d9a7      	bls.n	8007860 <st_int8_copy+0xc>
 8007910:	4283      	cmp	r3, r0
 8007912:	440a      	add	r2, r1
 8007914:	d9f8      	bls.n	8007908 <st_int8_copy+0xb4>
 8007916:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 800791a:	f802 1d01 	strb.w	r1, [r2, #-1]!
 800791e:	4283      	cmp	r3, r0
 8007920:	d1f9      	bne.n	8007916 <st_int8_copy+0xc2>
 8007922:	4770      	bx	lr
 8007924:	4770      	bx	lr
 8007926:	ea4f 140e 	mov.w	r4, lr, lsl #4
 800792a:	460b      	mov	r3, r1
 800792c:	eb01 1e0e 	add.w	lr, r1, lr, lsl #4
 8007930:	4684      	mov	ip, r0
 8007932:	f8dc 7000 	ldr.w	r7, [ip]
 8007936:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800793a:	f8dc 5008 	ldr.w	r5, [ip, #8]
 800793e:	f8dc 800c 	ldr.w	r8, [ip, #12]
 8007942:	f8c3 800c 	str.w	r8, [r3, #12]
 8007946:	601f      	str	r7, [r3, #0]
 8007948:	605e      	str	r6, [r3, #4]
 800794a:	609d      	str	r5, [r3, #8]
 800794c:	3310      	adds	r3, #16
 800794e:	459e      	cmp	lr, r3
 8007950:	f10c 0c10 	add.w	ip, ip, #16
 8007954:	d1ed      	bne.n	8007932 <st_int8_copy+0xde>
 8007956:	e7b2      	b.n	80078be <st_int8_copy+0x6a>
 8007958:	0893      	lsrs	r3, r2, #2
 800795a:	f002 0203 	and.w	r2, r2, #3
 800795e:	e7b4      	b.n	80078ca <st_int8_copy+0x76>

08007960 <ai_array_to_buffer_fmt>:
 8007960:	f3c0 4343 	ubfx	r3, r0, #17, #4
 8007964:	2b02      	cmp	r3, #2
 8007966:	d050      	beq.n	8007a0a <ai_array_to_buffer_fmt+0xaa>
 8007968:	4b2a      	ldr	r3, [pc, #168]	; (8007a14 <ai_array_to_buffer_fmt+0xb4>)
 800796a:	f020 427e 	bic.w	r2, r0, #4261412864	; 0xfe000000
 800796e:	429a      	cmp	r2, r3
 8007970:	d00b      	beq.n	800798a <ai_array_to_buffer_fmt+0x2a>
 8007972:	dc1c      	bgt.n	80079ae <ai_array_to_buffer_fmt+0x4e>
 8007974:	4b28      	ldr	r3, [pc, #160]	; (8007a18 <ai_array_to_buffer_fmt+0xb8>)
 8007976:	429a      	cmp	r2, r3
 8007978:	d007      	beq.n	800798a <ai_array_to_buffer_fmt+0x2a>
 800797a:	dd0b      	ble.n	8007994 <ai_array_to_buffer_fmt+0x34>
 800797c:	4b27      	ldr	r3, [pc, #156]	; (8007a1c <ai_array_to_buffer_fmt+0xbc>)
 800797e:	429a      	cmp	r2, r3
 8007980:	d003      	beq.n	800798a <ai_array_to_buffer_fmt+0x2a>
 8007982:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8007986:	429a      	cmp	r2, r3
 8007988:	d131      	bne.n	80079ee <ai_array_to_buffer_fmt+0x8e>
 800798a:	4613      	mov	r3, r2
 800798c:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 8007990:	4318      	orrs	r0, r3
 8007992:	4770      	bx	lr
 8007994:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8007998:	429a      	cmp	r2, r3
 800799a:	d0f6      	beq.n	800798a <ai_array_to_buffer_fmt+0x2a>
 800799c:	dd2c      	ble.n	80079f8 <ai_array_to_buffer_fmt+0x98>
 800799e:	4b20      	ldr	r3, [pc, #128]	; (8007a20 <ai_array_to_buffer_fmt+0xc0>)
 80079a0:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 80079a4:	429a      	cmp	r2, r3
 80079a6:	bf18      	it	ne
 80079a8:	2340      	movne	r3, #64	; 0x40
 80079aa:	4318      	orrs	r0, r3
 80079ac:	4770      	bx	lr
 80079ae:	4b1d      	ldr	r3, [pc, #116]	; (8007a24 <ai_array_to_buffer_fmt+0xc4>)
 80079b0:	429a      	cmp	r2, r3
 80079b2:	d0ea      	beq.n	800798a <ai_array_to_buffer_fmt+0x2a>
 80079b4:	dd0e      	ble.n	80079d4 <ai_array_to_buffer_fmt+0x74>
 80079b6:	4b1c      	ldr	r3, [pc, #112]	; (8007a28 <ai_array_to_buffer_fmt+0xc8>)
 80079b8:	429a      	cmp	r2, r3
 80079ba:	d0e6      	beq.n	800798a <ai_array_to_buffer_fmt+0x2a>
 80079bc:	f503 037e 	add.w	r3, r3, #16646144	; 0xfe0000
 80079c0:	429a      	cmp	r2, r3
 80079c2:	d0e2      	beq.n	800798a <ai_array_to_buffer_fmt+0x2a>
 80079c4:	4b19      	ldr	r3, [pc, #100]	; (8007a2c <ai_array_to_buffer_fmt+0xcc>)
 80079c6:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 80079ca:	429a      	cmp	r2, r3
 80079cc:	bf18      	it	ne
 80079ce:	2340      	movne	r3, #64	; 0x40
 80079d0:	4318      	orrs	r0, r3
 80079d2:	4770      	bx	lr
 80079d4:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80079d8:	429a      	cmp	r2, r3
 80079da:	d0d6      	beq.n	800798a <ai_array_to_buffer_fmt+0x2a>
 80079dc:	3307      	adds	r3, #7
 80079de:	429a      	cmp	r2, r3
 80079e0:	d0d3      	beq.n	800798a <ai_array_to_buffer_fmt+0x2a>
 80079e2:	f2a3 3387 	subw	r3, r3, #903	; 0x387
 80079e6:	429a      	cmp	r2, r3
 80079e8:	bf18      	it	ne
 80079ea:	2340      	movne	r3, #64	; 0x40
 80079ec:	e7ce      	b.n	800798c <ai_array_to_buffer_fmt+0x2c>
 80079ee:	4b10      	ldr	r3, [pc, #64]	; (8007a30 <ai_array_to_buffer_fmt+0xd0>)
 80079f0:	429a      	cmp	r2, r3
 80079f2:	bf18      	it	ne
 80079f4:	2340      	movne	r3, #64	; 0x40
 80079f6:	e7c9      	b.n	800798c <ai_array_to_buffer_fmt+0x2c>
 80079f8:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80079fc:	429a      	cmp	r2, r3
 80079fe:	d0c4      	beq.n	800798a <ai_array_to_buffer_fmt+0x2a>
 8007a00:	3380      	adds	r3, #128	; 0x80
 8007a02:	429a      	cmp	r2, r3
 8007a04:	bf18      	it	ne
 8007a06:	2340      	movne	r3, #64	; 0x40
 8007a08:	e7c0      	b.n	800798c <ai_array_to_buffer_fmt+0x2c>
 8007a0a:	4b0a      	ldr	r3, [pc, #40]	; (8007a34 <ai_array_to_buffer_fmt+0xd4>)
 8007a0c:	4003      	ands	r3, r0
 8007a0e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007a12:	e7bb      	b.n	800798c <ai_array_to_buffer_fmt+0x2c>
 8007a14:	00840040 	.word	0x00840040
 8007a18:	00040840 	.word	0x00040840
 8007a1c:	00041040 	.word	0x00041040
 8007a20:	00040447 	.word	0x00040447
 8007a24:	00840840 	.word	0x00840840
 8007a28:	00841040 	.word	0x00841040
 8007a2c:	0084084f 	.word	0x0084084f
 8007a30:	0004084f 	.word	0x0004084f
 8007a34:	00803fff 	.word	0x00803fff

08007a38 <ai_array_get_byte_size>:
 8007a38:	b319      	cbz	r1, 8007a82 <ai_array_get_byte_size+0x4a>
 8007a3a:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 8007a3e:	fb03 f101 	mul.w	r1, r3, r1
 8007a42:	3107      	adds	r1, #7
 8007a44:	f3c0 4243 	ubfx	r2, r0, #17, #4
 8007a48:	f021 0307 	bic.w	r3, r1, #7
 8007a4c:	2a04      	cmp	r2, #4
 8007a4e:	f3c0 5141 	ubfx	r1, r0, #21, #2
 8007a52:	fa23 f101 	lsr.w	r1, r3, r1
 8007a56:	ea4f 10e0 	mov.w	r0, r0, asr #7
 8007a5a:	d00b      	beq.n	8007a74 <ai_array_get_byte_size+0x3c>
 8007a5c:	2a08      	cmp	r2, #8
 8007a5e:	d002      	beq.n	8007a66 <ai_array_get_byte_size+0x2e>
 8007a60:	3107      	adds	r1, #7
 8007a62:	08c8      	lsrs	r0, r1, #3
 8007a64:	4770      	bx	lr
 8007a66:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8007a6a:	eb01 2100 	add.w	r1, r1, r0, lsl #8
 8007a6e:	3107      	adds	r1, #7
 8007a70:	08c8      	lsrs	r0, r1, #3
 8007a72:	4770      	bx	lr
 8007a74:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8007a78:	eb01 1100 	add.w	r1, r1, r0, lsl #4
 8007a7c:	3107      	adds	r1, #7
 8007a7e:	08c8      	lsrs	r0, r1, #3
 8007a80:	4770      	bx	lr
 8007a82:	4608      	mov	r0, r1
 8007a84:	4770      	bx	lr
 8007a86:	bf00      	nop

08007a88 <ai_array_get_data_byte_size>:
 8007a88:	b169      	cbz	r1, 8007aa6 <ai_array_get_data_byte_size+0x1e>
 8007a8a:	f3c0 12c6 	ubfx	r2, r0, #7, #7
 8007a8e:	fb02 f101 	mul.w	r1, r2, r1
 8007a92:	1dcb      	adds	r3, r1, #7
 8007a94:	f023 0307 	bic.w	r3, r3, #7
 8007a98:	f3c0 5041 	ubfx	r0, r0, #21, #2
 8007a9c:	fa23 f000 	lsr.w	r0, r3, r0
 8007aa0:	3007      	adds	r0, #7
 8007aa2:	08c0      	lsrs	r0, r0, #3
 8007aa4:	4770      	bx	lr
 8007aa6:	4608      	mov	r0, r1
 8007aa8:	4770      	bx	lr
 8007aaa:	bf00      	nop

08007aac <malloc>:
 8007aac:	4b02      	ldr	r3, [pc, #8]	; (8007ab8 <malloc+0xc>)
 8007aae:	4601      	mov	r1, r0
 8007ab0:	6818      	ldr	r0, [r3, #0]
 8007ab2:	f000 b823 	b.w	8007afc <_malloc_r>
 8007ab6:	bf00      	nop
 8007ab8:	20000c5c 	.word	0x20000c5c

08007abc <sbrk_aligned>:
 8007abc:	b570      	push	{r4, r5, r6, lr}
 8007abe:	4e0e      	ldr	r6, [pc, #56]	; (8007af8 <sbrk_aligned+0x3c>)
 8007ac0:	460c      	mov	r4, r1
 8007ac2:	6831      	ldr	r1, [r6, #0]
 8007ac4:	4605      	mov	r5, r0
 8007ac6:	b911      	cbnz	r1, 8007ace <sbrk_aligned+0x12>
 8007ac8:	f000 fea0 	bl	800880c <_sbrk_r>
 8007acc:	6030      	str	r0, [r6, #0]
 8007ace:	4621      	mov	r1, r4
 8007ad0:	4628      	mov	r0, r5
 8007ad2:	f000 fe9b 	bl	800880c <_sbrk_r>
 8007ad6:	1c43      	adds	r3, r0, #1
 8007ad8:	d00a      	beq.n	8007af0 <sbrk_aligned+0x34>
 8007ada:	1cc4      	adds	r4, r0, #3
 8007adc:	f024 0403 	bic.w	r4, r4, #3
 8007ae0:	42a0      	cmp	r0, r4
 8007ae2:	d007      	beq.n	8007af4 <sbrk_aligned+0x38>
 8007ae4:	1a21      	subs	r1, r4, r0
 8007ae6:	4628      	mov	r0, r5
 8007ae8:	f000 fe90 	bl	800880c <_sbrk_r>
 8007aec:	3001      	adds	r0, #1
 8007aee:	d101      	bne.n	8007af4 <sbrk_aligned+0x38>
 8007af0:	f04f 34ff 	mov.w	r4, #4294967295
 8007af4:	4620      	mov	r0, r4
 8007af6:	bd70      	pop	{r4, r5, r6, pc}
 8007af8:	20001730 	.word	0x20001730

08007afc <_malloc_r>:
 8007afc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b00:	1ccd      	adds	r5, r1, #3
 8007b02:	f025 0503 	bic.w	r5, r5, #3
 8007b06:	3508      	adds	r5, #8
 8007b08:	2d0c      	cmp	r5, #12
 8007b0a:	bf38      	it	cc
 8007b0c:	250c      	movcc	r5, #12
 8007b0e:	2d00      	cmp	r5, #0
 8007b10:	4607      	mov	r7, r0
 8007b12:	db01      	blt.n	8007b18 <_malloc_r+0x1c>
 8007b14:	42a9      	cmp	r1, r5
 8007b16:	d905      	bls.n	8007b24 <_malloc_r+0x28>
 8007b18:	230c      	movs	r3, #12
 8007b1a:	603b      	str	r3, [r7, #0]
 8007b1c:	2600      	movs	r6, #0
 8007b1e:	4630      	mov	r0, r6
 8007b20:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b24:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007bf8 <_malloc_r+0xfc>
 8007b28:	f000 f868 	bl	8007bfc <__malloc_lock>
 8007b2c:	f8d8 3000 	ldr.w	r3, [r8]
 8007b30:	461c      	mov	r4, r3
 8007b32:	bb5c      	cbnz	r4, 8007b8c <_malloc_r+0x90>
 8007b34:	4629      	mov	r1, r5
 8007b36:	4638      	mov	r0, r7
 8007b38:	f7ff ffc0 	bl	8007abc <sbrk_aligned>
 8007b3c:	1c43      	adds	r3, r0, #1
 8007b3e:	4604      	mov	r4, r0
 8007b40:	d155      	bne.n	8007bee <_malloc_r+0xf2>
 8007b42:	f8d8 4000 	ldr.w	r4, [r8]
 8007b46:	4626      	mov	r6, r4
 8007b48:	2e00      	cmp	r6, #0
 8007b4a:	d145      	bne.n	8007bd8 <_malloc_r+0xdc>
 8007b4c:	2c00      	cmp	r4, #0
 8007b4e:	d048      	beq.n	8007be2 <_malloc_r+0xe6>
 8007b50:	6823      	ldr	r3, [r4, #0]
 8007b52:	4631      	mov	r1, r6
 8007b54:	4638      	mov	r0, r7
 8007b56:	eb04 0903 	add.w	r9, r4, r3
 8007b5a:	f000 fe57 	bl	800880c <_sbrk_r>
 8007b5e:	4581      	cmp	r9, r0
 8007b60:	d13f      	bne.n	8007be2 <_malloc_r+0xe6>
 8007b62:	6821      	ldr	r1, [r4, #0]
 8007b64:	1a6d      	subs	r5, r5, r1
 8007b66:	4629      	mov	r1, r5
 8007b68:	4638      	mov	r0, r7
 8007b6a:	f7ff ffa7 	bl	8007abc <sbrk_aligned>
 8007b6e:	3001      	adds	r0, #1
 8007b70:	d037      	beq.n	8007be2 <_malloc_r+0xe6>
 8007b72:	6823      	ldr	r3, [r4, #0]
 8007b74:	442b      	add	r3, r5
 8007b76:	6023      	str	r3, [r4, #0]
 8007b78:	f8d8 3000 	ldr.w	r3, [r8]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d038      	beq.n	8007bf2 <_malloc_r+0xf6>
 8007b80:	685a      	ldr	r2, [r3, #4]
 8007b82:	42a2      	cmp	r2, r4
 8007b84:	d12b      	bne.n	8007bde <_malloc_r+0xe2>
 8007b86:	2200      	movs	r2, #0
 8007b88:	605a      	str	r2, [r3, #4]
 8007b8a:	e00f      	b.n	8007bac <_malloc_r+0xb0>
 8007b8c:	6822      	ldr	r2, [r4, #0]
 8007b8e:	1b52      	subs	r2, r2, r5
 8007b90:	d41f      	bmi.n	8007bd2 <_malloc_r+0xd6>
 8007b92:	2a0b      	cmp	r2, #11
 8007b94:	d917      	bls.n	8007bc6 <_malloc_r+0xca>
 8007b96:	1961      	adds	r1, r4, r5
 8007b98:	42a3      	cmp	r3, r4
 8007b9a:	6025      	str	r5, [r4, #0]
 8007b9c:	bf18      	it	ne
 8007b9e:	6059      	strne	r1, [r3, #4]
 8007ba0:	6863      	ldr	r3, [r4, #4]
 8007ba2:	bf08      	it	eq
 8007ba4:	f8c8 1000 	streq.w	r1, [r8]
 8007ba8:	5162      	str	r2, [r4, r5]
 8007baa:	604b      	str	r3, [r1, #4]
 8007bac:	4638      	mov	r0, r7
 8007bae:	f104 060b 	add.w	r6, r4, #11
 8007bb2:	f000 f829 	bl	8007c08 <__malloc_unlock>
 8007bb6:	f026 0607 	bic.w	r6, r6, #7
 8007bba:	1d23      	adds	r3, r4, #4
 8007bbc:	1af2      	subs	r2, r6, r3
 8007bbe:	d0ae      	beq.n	8007b1e <_malloc_r+0x22>
 8007bc0:	1b9b      	subs	r3, r3, r6
 8007bc2:	50a3      	str	r3, [r4, r2]
 8007bc4:	e7ab      	b.n	8007b1e <_malloc_r+0x22>
 8007bc6:	42a3      	cmp	r3, r4
 8007bc8:	6862      	ldr	r2, [r4, #4]
 8007bca:	d1dd      	bne.n	8007b88 <_malloc_r+0x8c>
 8007bcc:	f8c8 2000 	str.w	r2, [r8]
 8007bd0:	e7ec      	b.n	8007bac <_malloc_r+0xb0>
 8007bd2:	4623      	mov	r3, r4
 8007bd4:	6864      	ldr	r4, [r4, #4]
 8007bd6:	e7ac      	b.n	8007b32 <_malloc_r+0x36>
 8007bd8:	4634      	mov	r4, r6
 8007bda:	6876      	ldr	r6, [r6, #4]
 8007bdc:	e7b4      	b.n	8007b48 <_malloc_r+0x4c>
 8007bde:	4613      	mov	r3, r2
 8007be0:	e7cc      	b.n	8007b7c <_malloc_r+0x80>
 8007be2:	230c      	movs	r3, #12
 8007be4:	603b      	str	r3, [r7, #0]
 8007be6:	4638      	mov	r0, r7
 8007be8:	f000 f80e 	bl	8007c08 <__malloc_unlock>
 8007bec:	e797      	b.n	8007b1e <_malloc_r+0x22>
 8007bee:	6025      	str	r5, [r4, #0]
 8007bf0:	e7dc      	b.n	8007bac <_malloc_r+0xb0>
 8007bf2:	605b      	str	r3, [r3, #4]
 8007bf4:	deff      	udf	#255	; 0xff
 8007bf6:	bf00      	nop
 8007bf8:	2000172c 	.word	0x2000172c

08007bfc <__malloc_lock>:
 8007bfc:	4801      	ldr	r0, [pc, #4]	; (8007c04 <__malloc_lock+0x8>)
 8007bfe:	f000 be52 	b.w	80088a6 <__retarget_lock_acquire_recursive>
 8007c02:	bf00      	nop
 8007c04:	20001874 	.word	0x20001874

08007c08 <__malloc_unlock>:
 8007c08:	4801      	ldr	r0, [pc, #4]	; (8007c10 <__malloc_unlock+0x8>)
 8007c0a:	f000 be4d 	b.w	80088a8 <__retarget_lock_release_recursive>
 8007c0e:	bf00      	nop
 8007c10:	20001874 	.word	0x20001874

08007c14 <_realloc_r>:
 8007c14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c18:	4680      	mov	r8, r0
 8007c1a:	4614      	mov	r4, r2
 8007c1c:	460e      	mov	r6, r1
 8007c1e:	b921      	cbnz	r1, 8007c2a <_realloc_r+0x16>
 8007c20:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007c24:	4611      	mov	r1, r2
 8007c26:	f7ff bf69 	b.w	8007afc <_malloc_r>
 8007c2a:	b92a      	cbnz	r2, 8007c38 <_realloc_r+0x24>
 8007c2c:	f001 fcc6 	bl	80095bc <_free_r>
 8007c30:	4625      	mov	r5, r4
 8007c32:	4628      	mov	r0, r5
 8007c34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c38:	f002 f888 	bl	8009d4c <_malloc_usable_size_r>
 8007c3c:	4284      	cmp	r4, r0
 8007c3e:	4607      	mov	r7, r0
 8007c40:	d802      	bhi.n	8007c48 <_realloc_r+0x34>
 8007c42:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007c46:	d812      	bhi.n	8007c6e <_realloc_r+0x5a>
 8007c48:	4621      	mov	r1, r4
 8007c4a:	4640      	mov	r0, r8
 8007c4c:	f7ff ff56 	bl	8007afc <_malloc_r>
 8007c50:	4605      	mov	r5, r0
 8007c52:	2800      	cmp	r0, #0
 8007c54:	d0ed      	beq.n	8007c32 <_realloc_r+0x1e>
 8007c56:	42bc      	cmp	r4, r7
 8007c58:	4622      	mov	r2, r4
 8007c5a:	4631      	mov	r1, r6
 8007c5c:	bf28      	it	cs
 8007c5e:	463a      	movcs	r2, r7
 8007c60:	f000 fe23 	bl	80088aa <memcpy>
 8007c64:	4631      	mov	r1, r6
 8007c66:	4640      	mov	r0, r8
 8007c68:	f001 fca8 	bl	80095bc <_free_r>
 8007c6c:	e7e1      	b.n	8007c32 <_realloc_r+0x1e>
 8007c6e:	4635      	mov	r5, r6
 8007c70:	e7df      	b.n	8007c32 <_realloc_r+0x1e>

08007c72 <__cvt>:
 8007c72:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007c76:	ec55 4b10 	vmov	r4, r5, d0
 8007c7a:	2d00      	cmp	r5, #0
 8007c7c:	460e      	mov	r6, r1
 8007c7e:	4619      	mov	r1, r3
 8007c80:	462b      	mov	r3, r5
 8007c82:	bfbb      	ittet	lt
 8007c84:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007c88:	461d      	movlt	r5, r3
 8007c8a:	2300      	movge	r3, #0
 8007c8c:	232d      	movlt	r3, #45	; 0x2d
 8007c8e:	700b      	strb	r3, [r1, #0]
 8007c90:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007c92:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007c96:	4691      	mov	r9, r2
 8007c98:	f023 0820 	bic.w	r8, r3, #32
 8007c9c:	bfbc      	itt	lt
 8007c9e:	4622      	movlt	r2, r4
 8007ca0:	4614      	movlt	r4, r2
 8007ca2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007ca6:	d005      	beq.n	8007cb4 <__cvt+0x42>
 8007ca8:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007cac:	d100      	bne.n	8007cb0 <__cvt+0x3e>
 8007cae:	3601      	adds	r6, #1
 8007cb0:	2102      	movs	r1, #2
 8007cb2:	e000      	b.n	8007cb6 <__cvt+0x44>
 8007cb4:	2103      	movs	r1, #3
 8007cb6:	ab03      	add	r3, sp, #12
 8007cb8:	9301      	str	r3, [sp, #4]
 8007cba:	ab02      	add	r3, sp, #8
 8007cbc:	9300      	str	r3, [sp, #0]
 8007cbe:	ec45 4b10 	vmov	d0, r4, r5
 8007cc2:	4653      	mov	r3, sl
 8007cc4:	4632      	mov	r2, r6
 8007cc6:	f000 fe87 	bl	80089d8 <_dtoa_r>
 8007cca:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007cce:	4607      	mov	r7, r0
 8007cd0:	d102      	bne.n	8007cd8 <__cvt+0x66>
 8007cd2:	f019 0f01 	tst.w	r9, #1
 8007cd6:	d022      	beq.n	8007d1e <__cvt+0xac>
 8007cd8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007cdc:	eb07 0906 	add.w	r9, r7, r6
 8007ce0:	d110      	bne.n	8007d04 <__cvt+0x92>
 8007ce2:	783b      	ldrb	r3, [r7, #0]
 8007ce4:	2b30      	cmp	r3, #48	; 0x30
 8007ce6:	d10a      	bne.n	8007cfe <__cvt+0x8c>
 8007ce8:	2200      	movs	r2, #0
 8007cea:	2300      	movs	r3, #0
 8007cec:	4620      	mov	r0, r4
 8007cee:	4629      	mov	r1, r5
 8007cf0:	f7f8 ff0a 	bl	8000b08 <__aeabi_dcmpeq>
 8007cf4:	b918      	cbnz	r0, 8007cfe <__cvt+0x8c>
 8007cf6:	f1c6 0601 	rsb	r6, r6, #1
 8007cfa:	f8ca 6000 	str.w	r6, [sl]
 8007cfe:	f8da 3000 	ldr.w	r3, [sl]
 8007d02:	4499      	add	r9, r3
 8007d04:	2200      	movs	r2, #0
 8007d06:	2300      	movs	r3, #0
 8007d08:	4620      	mov	r0, r4
 8007d0a:	4629      	mov	r1, r5
 8007d0c:	f7f8 fefc 	bl	8000b08 <__aeabi_dcmpeq>
 8007d10:	b108      	cbz	r0, 8007d16 <__cvt+0xa4>
 8007d12:	f8cd 900c 	str.w	r9, [sp, #12]
 8007d16:	2230      	movs	r2, #48	; 0x30
 8007d18:	9b03      	ldr	r3, [sp, #12]
 8007d1a:	454b      	cmp	r3, r9
 8007d1c:	d307      	bcc.n	8007d2e <__cvt+0xbc>
 8007d1e:	9b03      	ldr	r3, [sp, #12]
 8007d20:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007d22:	1bdb      	subs	r3, r3, r7
 8007d24:	4638      	mov	r0, r7
 8007d26:	6013      	str	r3, [r2, #0]
 8007d28:	b004      	add	sp, #16
 8007d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d2e:	1c59      	adds	r1, r3, #1
 8007d30:	9103      	str	r1, [sp, #12]
 8007d32:	701a      	strb	r2, [r3, #0]
 8007d34:	e7f0      	b.n	8007d18 <__cvt+0xa6>

08007d36 <__exponent>:
 8007d36:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007d38:	4603      	mov	r3, r0
 8007d3a:	2900      	cmp	r1, #0
 8007d3c:	bfb8      	it	lt
 8007d3e:	4249      	neglt	r1, r1
 8007d40:	f803 2b02 	strb.w	r2, [r3], #2
 8007d44:	bfb4      	ite	lt
 8007d46:	222d      	movlt	r2, #45	; 0x2d
 8007d48:	222b      	movge	r2, #43	; 0x2b
 8007d4a:	2909      	cmp	r1, #9
 8007d4c:	7042      	strb	r2, [r0, #1]
 8007d4e:	dd2a      	ble.n	8007da6 <__exponent+0x70>
 8007d50:	f10d 0207 	add.w	r2, sp, #7
 8007d54:	4617      	mov	r7, r2
 8007d56:	260a      	movs	r6, #10
 8007d58:	4694      	mov	ip, r2
 8007d5a:	fb91 f5f6 	sdiv	r5, r1, r6
 8007d5e:	fb06 1415 	mls	r4, r6, r5, r1
 8007d62:	3430      	adds	r4, #48	; 0x30
 8007d64:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8007d68:	460c      	mov	r4, r1
 8007d6a:	2c63      	cmp	r4, #99	; 0x63
 8007d6c:	f102 32ff 	add.w	r2, r2, #4294967295
 8007d70:	4629      	mov	r1, r5
 8007d72:	dcf1      	bgt.n	8007d58 <__exponent+0x22>
 8007d74:	3130      	adds	r1, #48	; 0x30
 8007d76:	f1ac 0402 	sub.w	r4, ip, #2
 8007d7a:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007d7e:	1c41      	adds	r1, r0, #1
 8007d80:	4622      	mov	r2, r4
 8007d82:	42ba      	cmp	r2, r7
 8007d84:	d30a      	bcc.n	8007d9c <__exponent+0x66>
 8007d86:	f10d 0209 	add.w	r2, sp, #9
 8007d8a:	eba2 020c 	sub.w	r2, r2, ip
 8007d8e:	42bc      	cmp	r4, r7
 8007d90:	bf88      	it	hi
 8007d92:	2200      	movhi	r2, #0
 8007d94:	4413      	add	r3, r2
 8007d96:	1a18      	subs	r0, r3, r0
 8007d98:	b003      	add	sp, #12
 8007d9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d9c:	f812 5b01 	ldrb.w	r5, [r2], #1
 8007da0:	f801 5f01 	strb.w	r5, [r1, #1]!
 8007da4:	e7ed      	b.n	8007d82 <__exponent+0x4c>
 8007da6:	2330      	movs	r3, #48	; 0x30
 8007da8:	3130      	adds	r1, #48	; 0x30
 8007daa:	7083      	strb	r3, [r0, #2]
 8007dac:	70c1      	strb	r1, [r0, #3]
 8007dae:	1d03      	adds	r3, r0, #4
 8007db0:	e7f1      	b.n	8007d96 <__exponent+0x60>
	...

08007db4 <_printf_float>:
 8007db4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007db8:	ed2d 8b02 	vpush	{d8}
 8007dbc:	b08d      	sub	sp, #52	; 0x34
 8007dbe:	460c      	mov	r4, r1
 8007dc0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007dc4:	4616      	mov	r6, r2
 8007dc6:	461f      	mov	r7, r3
 8007dc8:	4605      	mov	r5, r0
 8007dca:	f000 fce7 	bl	800879c <_localeconv_r>
 8007dce:	f8d0 a000 	ldr.w	sl, [r0]
 8007dd2:	4650      	mov	r0, sl
 8007dd4:	f7f8 fa6c 	bl	80002b0 <strlen>
 8007dd8:	2300      	movs	r3, #0
 8007dda:	930a      	str	r3, [sp, #40]	; 0x28
 8007ddc:	6823      	ldr	r3, [r4, #0]
 8007dde:	9305      	str	r3, [sp, #20]
 8007de0:	f8d8 3000 	ldr.w	r3, [r8]
 8007de4:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007de8:	3307      	adds	r3, #7
 8007dea:	f023 0307 	bic.w	r3, r3, #7
 8007dee:	f103 0208 	add.w	r2, r3, #8
 8007df2:	f8c8 2000 	str.w	r2, [r8]
 8007df6:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007dfa:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007dfe:	9307      	str	r3, [sp, #28]
 8007e00:	f8cd 8018 	str.w	r8, [sp, #24]
 8007e04:	ee08 0a10 	vmov	s16, r0
 8007e08:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8007e0c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007e10:	4b9e      	ldr	r3, [pc, #632]	; (800808c <_printf_float+0x2d8>)
 8007e12:	f04f 32ff 	mov.w	r2, #4294967295
 8007e16:	f7f8 fea9 	bl	8000b6c <__aeabi_dcmpun>
 8007e1a:	bb88      	cbnz	r0, 8007e80 <_printf_float+0xcc>
 8007e1c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007e20:	4b9a      	ldr	r3, [pc, #616]	; (800808c <_printf_float+0x2d8>)
 8007e22:	f04f 32ff 	mov.w	r2, #4294967295
 8007e26:	f7f8 fe83 	bl	8000b30 <__aeabi_dcmple>
 8007e2a:	bb48      	cbnz	r0, 8007e80 <_printf_float+0xcc>
 8007e2c:	2200      	movs	r2, #0
 8007e2e:	2300      	movs	r3, #0
 8007e30:	4640      	mov	r0, r8
 8007e32:	4649      	mov	r1, r9
 8007e34:	f7f8 fe72 	bl	8000b1c <__aeabi_dcmplt>
 8007e38:	b110      	cbz	r0, 8007e40 <_printf_float+0x8c>
 8007e3a:	232d      	movs	r3, #45	; 0x2d
 8007e3c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007e40:	4a93      	ldr	r2, [pc, #588]	; (8008090 <_printf_float+0x2dc>)
 8007e42:	4b94      	ldr	r3, [pc, #592]	; (8008094 <_printf_float+0x2e0>)
 8007e44:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007e48:	bf94      	ite	ls
 8007e4a:	4690      	movls	r8, r2
 8007e4c:	4698      	movhi	r8, r3
 8007e4e:	2303      	movs	r3, #3
 8007e50:	6123      	str	r3, [r4, #16]
 8007e52:	9b05      	ldr	r3, [sp, #20]
 8007e54:	f023 0304 	bic.w	r3, r3, #4
 8007e58:	6023      	str	r3, [r4, #0]
 8007e5a:	f04f 0900 	mov.w	r9, #0
 8007e5e:	9700      	str	r7, [sp, #0]
 8007e60:	4633      	mov	r3, r6
 8007e62:	aa0b      	add	r2, sp, #44	; 0x2c
 8007e64:	4621      	mov	r1, r4
 8007e66:	4628      	mov	r0, r5
 8007e68:	f000 f9da 	bl	8008220 <_printf_common>
 8007e6c:	3001      	adds	r0, #1
 8007e6e:	f040 8090 	bne.w	8007f92 <_printf_float+0x1de>
 8007e72:	f04f 30ff 	mov.w	r0, #4294967295
 8007e76:	b00d      	add	sp, #52	; 0x34
 8007e78:	ecbd 8b02 	vpop	{d8}
 8007e7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e80:	4642      	mov	r2, r8
 8007e82:	464b      	mov	r3, r9
 8007e84:	4640      	mov	r0, r8
 8007e86:	4649      	mov	r1, r9
 8007e88:	f7f8 fe70 	bl	8000b6c <__aeabi_dcmpun>
 8007e8c:	b140      	cbz	r0, 8007ea0 <_printf_float+0xec>
 8007e8e:	464b      	mov	r3, r9
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	bfbc      	itt	lt
 8007e94:	232d      	movlt	r3, #45	; 0x2d
 8007e96:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007e9a:	4a7f      	ldr	r2, [pc, #508]	; (8008098 <_printf_float+0x2e4>)
 8007e9c:	4b7f      	ldr	r3, [pc, #508]	; (800809c <_printf_float+0x2e8>)
 8007e9e:	e7d1      	b.n	8007e44 <_printf_float+0x90>
 8007ea0:	6863      	ldr	r3, [r4, #4]
 8007ea2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007ea6:	9206      	str	r2, [sp, #24]
 8007ea8:	1c5a      	adds	r2, r3, #1
 8007eaa:	d13f      	bne.n	8007f2c <_printf_float+0x178>
 8007eac:	2306      	movs	r3, #6
 8007eae:	6063      	str	r3, [r4, #4]
 8007eb0:	9b05      	ldr	r3, [sp, #20]
 8007eb2:	6861      	ldr	r1, [r4, #4]
 8007eb4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007eb8:	2300      	movs	r3, #0
 8007eba:	9303      	str	r3, [sp, #12]
 8007ebc:	ab0a      	add	r3, sp, #40	; 0x28
 8007ebe:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007ec2:	ab09      	add	r3, sp, #36	; 0x24
 8007ec4:	ec49 8b10 	vmov	d0, r8, r9
 8007ec8:	9300      	str	r3, [sp, #0]
 8007eca:	6022      	str	r2, [r4, #0]
 8007ecc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007ed0:	4628      	mov	r0, r5
 8007ed2:	f7ff fece 	bl	8007c72 <__cvt>
 8007ed6:	9b06      	ldr	r3, [sp, #24]
 8007ed8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007eda:	2b47      	cmp	r3, #71	; 0x47
 8007edc:	4680      	mov	r8, r0
 8007ede:	d108      	bne.n	8007ef2 <_printf_float+0x13e>
 8007ee0:	1cc8      	adds	r0, r1, #3
 8007ee2:	db02      	blt.n	8007eea <_printf_float+0x136>
 8007ee4:	6863      	ldr	r3, [r4, #4]
 8007ee6:	4299      	cmp	r1, r3
 8007ee8:	dd41      	ble.n	8007f6e <_printf_float+0x1ba>
 8007eea:	f1ab 0302 	sub.w	r3, fp, #2
 8007eee:	fa5f fb83 	uxtb.w	fp, r3
 8007ef2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007ef6:	d820      	bhi.n	8007f3a <_printf_float+0x186>
 8007ef8:	3901      	subs	r1, #1
 8007efa:	465a      	mov	r2, fp
 8007efc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007f00:	9109      	str	r1, [sp, #36]	; 0x24
 8007f02:	f7ff ff18 	bl	8007d36 <__exponent>
 8007f06:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007f08:	1813      	adds	r3, r2, r0
 8007f0a:	2a01      	cmp	r2, #1
 8007f0c:	4681      	mov	r9, r0
 8007f0e:	6123      	str	r3, [r4, #16]
 8007f10:	dc02      	bgt.n	8007f18 <_printf_float+0x164>
 8007f12:	6822      	ldr	r2, [r4, #0]
 8007f14:	07d2      	lsls	r2, r2, #31
 8007f16:	d501      	bpl.n	8007f1c <_printf_float+0x168>
 8007f18:	3301      	adds	r3, #1
 8007f1a:	6123      	str	r3, [r4, #16]
 8007f1c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d09c      	beq.n	8007e5e <_printf_float+0xaa>
 8007f24:	232d      	movs	r3, #45	; 0x2d
 8007f26:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007f2a:	e798      	b.n	8007e5e <_printf_float+0xaa>
 8007f2c:	9a06      	ldr	r2, [sp, #24]
 8007f2e:	2a47      	cmp	r2, #71	; 0x47
 8007f30:	d1be      	bne.n	8007eb0 <_printf_float+0xfc>
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d1bc      	bne.n	8007eb0 <_printf_float+0xfc>
 8007f36:	2301      	movs	r3, #1
 8007f38:	e7b9      	b.n	8007eae <_printf_float+0xfa>
 8007f3a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007f3e:	d118      	bne.n	8007f72 <_printf_float+0x1be>
 8007f40:	2900      	cmp	r1, #0
 8007f42:	6863      	ldr	r3, [r4, #4]
 8007f44:	dd0b      	ble.n	8007f5e <_printf_float+0x1aa>
 8007f46:	6121      	str	r1, [r4, #16]
 8007f48:	b913      	cbnz	r3, 8007f50 <_printf_float+0x19c>
 8007f4a:	6822      	ldr	r2, [r4, #0]
 8007f4c:	07d0      	lsls	r0, r2, #31
 8007f4e:	d502      	bpl.n	8007f56 <_printf_float+0x1a2>
 8007f50:	3301      	adds	r3, #1
 8007f52:	440b      	add	r3, r1
 8007f54:	6123      	str	r3, [r4, #16]
 8007f56:	65a1      	str	r1, [r4, #88]	; 0x58
 8007f58:	f04f 0900 	mov.w	r9, #0
 8007f5c:	e7de      	b.n	8007f1c <_printf_float+0x168>
 8007f5e:	b913      	cbnz	r3, 8007f66 <_printf_float+0x1b2>
 8007f60:	6822      	ldr	r2, [r4, #0]
 8007f62:	07d2      	lsls	r2, r2, #31
 8007f64:	d501      	bpl.n	8007f6a <_printf_float+0x1b6>
 8007f66:	3302      	adds	r3, #2
 8007f68:	e7f4      	b.n	8007f54 <_printf_float+0x1a0>
 8007f6a:	2301      	movs	r3, #1
 8007f6c:	e7f2      	b.n	8007f54 <_printf_float+0x1a0>
 8007f6e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007f72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f74:	4299      	cmp	r1, r3
 8007f76:	db05      	blt.n	8007f84 <_printf_float+0x1d0>
 8007f78:	6823      	ldr	r3, [r4, #0]
 8007f7a:	6121      	str	r1, [r4, #16]
 8007f7c:	07d8      	lsls	r0, r3, #31
 8007f7e:	d5ea      	bpl.n	8007f56 <_printf_float+0x1a2>
 8007f80:	1c4b      	adds	r3, r1, #1
 8007f82:	e7e7      	b.n	8007f54 <_printf_float+0x1a0>
 8007f84:	2900      	cmp	r1, #0
 8007f86:	bfd4      	ite	le
 8007f88:	f1c1 0202 	rsble	r2, r1, #2
 8007f8c:	2201      	movgt	r2, #1
 8007f8e:	4413      	add	r3, r2
 8007f90:	e7e0      	b.n	8007f54 <_printf_float+0x1a0>
 8007f92:	6823      	ldr	r3, [r4, #0]
 8007f94:	055a      	lsls	r2, r3, #21
 8007f96:	d407      	bmi.n	8007fa8 <_printf_float+0x1f4>
 8007f98:	6923      	ldr	r3, [r4, #16]
 8007f9a:	4642      	mov	r2, r8
 8007f9c:	4631      	mov	r1, r6
 8007f9e:	4628      	mov	r0, r5
 8007fa0:	47b8      	blx	r7
 8007fa2:	3001      	adds	r0, #1
 8007fa4:	d12c      	bne.n	8008000 <_printf_float+0x24c>
 8007fa6:	e764      	b.n	8007e72 <_printf_float+0xbe>
 8007fa8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007fac:	f240 80e0 	bls.w	8008170 <_printf_float+0x3bc>
 8007fb0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	2300      	movs	r3, #0
 8007fb8:	f7f8 fda6 	bl	8000b08 <__aeabi_dcmpeq>
 8007fbc:	2800      	cmp	r0, #0
 8007fbe:	d034      	beq.n	800802a <_printf_float+0x276>
 8007fc0:	4a37      	ldr	r2, [pc, #220]	; (80080a0 <_printf_float+0x2ec>)
 8007fc2:	2301      	movs	r3, #1
 8007fc4:	4631      	mov	r1, r6
 8007fc6:	4628      	mov	r0, r5
 8007fc8:	47b8      	blx	r7
 8007fca:	3001      	adds	r0, #1
 8007fcc:	f43f af51 	beq.w	8007e72 <_printf_float+0xbe>
 8007fd0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007fd4:	429a      	cmp	r2, r3
 8007fd6:	db02      	blt.n	8007fde <_printf_float+0x22a>
 8007fd8:	6823      	ldr	r3, [r4, #0]
 8007fda:	07d8      	lsls	r0, r3, #31
 8007fdc:	d510      	bpl.n	8008000 <_printf_float+0x24c>
 8007fde:	ee18 3a10 	vmov	r3, s16
 8007fe2:	4652      	mov	r2, sl
 8007fe4:	4631      	mov	r1, r6
 8007fe6:	4628      	mov	r0, r5
 8007fe8:	47b8      	blx	r7
 8007fea:	3001      	adds	r0, #1
 8007fec:	f43f af41 	beq.w	8007e72 <_printf_float+0xbe>
 8007ff0:	f04f 0800 	mov.w	r8, #0
 8007ff4:	f104 091a 	add.w	r9, r4, #26
 8007ff8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ffa:	3b01      	subs	r3, #1
 8007ffc:	4543      	cmp	r3, r8
 8007ffe:	dc09      	bgt.n	8008014 <_printf_float+0x260>
 8008000:	6823      	ldr	r3, [r4, #0]
 8008002:	079b      	lsls	r3, r3, #30
 8008004:	f100 8107 	bmi.w	8008216 <_printf_float+0x462>
 8008008:	68e0      	ldr	r0, [r4, #12]
 800800a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800800c:	4298      	cmp	r0, r3
 800800e:	bfb8      	it	lt
 8008010:	4618      	movlt	r0, r3
 8008012:	e730      	b.n	8007e76 <_printf_float+0xc2>
 8008014:	2301      	movs	r3, #1
 8008016:	464a      	mov	r2, r9
 8008018:	4631      	mov	r1, r6
 800801a:	4628      	mov	r0, r5
 800801c:	47b8      	blx	r7
 800801e:	3001      	adds	r0, #1
 8008020:	f43f af27 	beq.w	8007e72 <_printf_float+0xbe>
 8008024:	f108 0801 	add.w	r8, r8, #1
 8008028:	e7e6      	b.n	8007ff8 <_printf_float+0x244>
 800802a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800802c:	2b00      	cmp	r3, #0
 800802e:	dc39      	bgt.n	80080a4 <_printf_float+0x2f0>
 8008030:	4a1b      	ldr	r2, [pc, #108]	; (80080a0 <_printf_float+0x2ec>)
 8008032:	2301      	movs	r3, #1
 8008034:	4631      	mov	r1, r6
 8008036:	4628      	mov	r0, r5
 8008038:	47b8      	blx	r7
 800803a:	3001      	adds	r0, #1
 800803c:	f43f af19 	beq.w	8007e72 <_printf_float+0xbe>
 8008040:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008044:	4313      	orrs	r3, r2
 8008046:	d102      	bne.n	800804e <_printf_float+0x29a>
 8008048:	6823      	ldr	r3, [r4, #0]
 800804a:	07d9      	lsls	r1, r3, #31
 800804c:	d5d8      	bpl.n	8008000 <_printf_float+0x24c>
 800804e:	ee18 3a10 	vmov	r3, s16
 8008052:	4652      	mov	r2, sl
 8008054:	4631      	mov	r1, r6
 8008056:	4628      	mov	r0, r5
 8008058:	47b8      	blx	r7
 800805a:	3001      	adds	r0, #1
 800805c:	f43f af09 	beq.w	8007e72 <_printf_float+0xbe>
 8008060:	f04f 0900 	mov.w	r9, #0
 8008064:	f104 0a1a 	add.w	sl, r4, #26
 8008068:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800806a:	425b      	negs	r3, r3
 800806c:	454b      	cmp	r3, r9
 800806e:	dc01      	bgt.n	8008074 <_printf_float+0x2c0>
 8008070:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008072:	e792      	b.n	8007f9a <_printf_float+0x1e6>
 8008074:	2301      	movs	r3, #1
 8008076:	4652      	mov	r2, sl
 8008078:	4631      	mov	r1, r6
 800807a:	4628      	mov	r0, r5
 800807c:	47b8      	blx	r7
 800807e:	3001      	adds	r0, #1
 8008080:	f43f aef7 	beq.w	8007e72 <_printf_float+0xbe>
 8008084:	f109 0901 	add.w	r9, r9, #1
 8008088:	e7ee      	b.n	8008068 <_printf_float+0x2b4>
 800808a:	bf00      	nop
 800808c:	7fefffff 	.word	0x7fefffff
 8008090:	0803da40 	.word	0x0803da40
 8008094:	0803da44 	.word	0x0803da44
 8008098:	0803da48 	.word	0x0803da48
 800809c:	0803da4c 	.word	0x0803da4c
 80080a0:	0803da50 	.word	0x0803da50
 80080a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80080a6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80080a8:	429a      	cmp	r2, r3
 80080aa:	bfa8      	it	ge
 80080ac:	461a      	movge	r2, r3
 80080ae:	2a00      	cmp	r2, #0
 80080b0:	4691      	mov	r9, r2
 80080b2:	dc37      	bgt.n	8008124 <_printf_float+0x370>
 80080b4:	f04f 0b00 	mov.w	fp, #0
 80080b8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80080bc:	f104 021a 	add.w	r2, r4, #26
 80080c0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80080c2:	9305      	str	r3, [sp, #20]
 80080c4:	eba3 0309 	sub.w	r3, r3, r9
 80080c8:	455b      	cmp	r3, fp
 80080ca:	dc33      	bgt.n	8008134 <_printf_float+0x380>
 80080cc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80080d0:	429a      	cmp	r2, r3
 80080d2:	db3b      	blt.n	800814c <_printf_float+0x398>
 80080d4:	6823      	ldr	r3, [r4, #0]
 80080d6:	07da      	lsls	r2, r3, #31
 80080d8:	d438      	bmi.n	800814c <_printf_float+0x398>
 80080da:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80080de:	eba2 0903 	sub.w	r9, r2, r3
 80080e2:	9b05      	ldr	r3, [sp, #20]
 80080e4:	1ad2      	subs	r2, r2, r3
 80080e6:	4591      	cmp	r9, r2
 80080e8:	bfa8      	it	ge
 80080ea:	4691      	movge	r9, r2
 80080ec:	f1b9 0f00 	cmp.w	r9, #0
 80080f0:	dc35      	bgt.n	800815e <_printf_float+0x3aa>
 80080f2:	f04f 0800 	mov.w	r8, #0
 80080f6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80080fa:	f104 0a1a 	add.w	sl, r4, #26
 80080fe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008102:	1a9b      	subs	r3, r3, r2
 8008104:	eba3 0309 	sub.w	r3, r3, r9
 8008108:	4543      	cmp	r3, r8
 800810a:	f77f af79 	ble.w	8008000 <_printf_float+0x24c>
 800810e:	2301      	movs	r3, #1
 8008110:	4652      	mov	r2, sl
 8008112:	4631      	mov	r1, r6
 8008114:	4628      	mov	r0, r5
 8008116:	47b8      	blx	r7
 8008118:	3001      	adds	r0, #1
 800811a:	f43f aeaa 	beq.w	8007e72 <_printf_float+0xbe>
 800811e:	f108 0801 	add.w	r8, r8, #1
 8008122:	e7ec      	b.n	80080fe <_printf_float+0x34a>
 8008124:	4613      	mov	r3, r2
 8008126:	4631      	mov	r1, r6
 8008128:	4642      	mov	r2, r8
 800812a:	4628      	mov	r0, r5
 800812c:	47b8      	blx	r7
 800812e:	3001      	adds	r0, #1
 8008130:	d1c0      	bne.n	80080b4 <_printf_float+0x300>
 8008132:	e69e      	b.n	8007e72 <_printf_float+0xbe>
 8008134:	2301      	movs	r3, #1
 8008136:	4631      	mov	r1, r6
 8008138:	4628      	mov	r0, r5
 800813a:	9205      	str	r2, [sp, #20]
 800813c:	47b8      	blx	r7
 800813e:	3001      	adds	r0, #1
 8008140:	f43f ae97 	beq.w	8007e72 <_printf_float+0xbe>
 8008144:	9a05      	ldr	r2, [sp, #20]
 8008146:	f10b 0b01 	add.w	fp, fp, #1
 800814a:	e7b9      	b.n	80080c0 <_printf_float+0x30c>
 800814c:	ee18 3a10 	vmov	r3, s16
 8008150:	4652      	mov	r2, sl
 8008152:	4631      	mov	r1, r6
 8008154:	4628      	mov	r0, r5
 8008156:	47b8      	blx	r7
 8008158:	3001      	adds	r0, #1
 800815a:	d1be      	bne.n	80080da <_printf_float+0x326>
 800815c:	e689      	b.n	8007e72 <_printf_float+0xbe>
 800815e:	9a05      	ldr	r2, [sp, #20]
 8008160:	464b      	mov	r3, r9
 8008162:	4442      	add	r2, r8
 8008164:	4631      	mov	r1, r6
 8008166:	4628      	mov	r0, r5
 8008168:	47b8      	blx	r7
 800816a:	3001      	adds	r0, #1
 800816c:	d1c1      	bne.n	80080f2 <_printf_float+0x33e>
 800816e:	e680      	b.n	8007e72 <_printf_float+0xbe>
 8008170:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008172:	2a01      	cmp	r2, #1
 8008174:	dc01      	bgt.n	800817a <_printf_float+0x3c6>
 8008176:	07db      	lsls	r3, r3, #31
 8008178:	d53a      	bpl.n	80081f0 <_printf_float+0x43c>
 800817a:	2301      	movs	r3, #1
 800817c:	4642      	mov	r2, r8
 800817e:	4631      	mov	r1, r6
 8008180:	4628      	mov	r0, r5
 8008182:	47b8      	blx	r7
 8008184:	3001      	adds	r0, #1
 8008186:	f43f ae74 	beq.w	8007e72 <_printf_float+0xbe>
 800818a:	ee18 3a10 	vmov	r3, s16
 800818e:	4652      	mov	r2, sl
 8008190:	4631      	mov	r1, r6
 8008192:	4628      	mov	r0, r5
 8008194:	47b8      	blx	r7
 8008196:	3001      	adds	r0, #1
 8008198:	f43f ae6b 	beq.w	8007e72 <_printf_float+0xbe>
 800819c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80081a0:	2200      	movs	r2, #0
 80081a2:	2300      	movs	r3, #0
 80081a4:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80081a8:	f7f8 fcae 	bl	8000b08 <__aeabi_dcmpeq>
 80081ac:	b9d8      	cbnz	r0, 80081e6 <_printf_float+0x432>
 80081ae:	f10a 33ff 	add.w	r3, sl, #4294967295
 80081b2:	f108 0201 	add.w	r2, r8, #1
 80081b6:	4631      	mov	r1, r6
 80081b8:	4628      	mov	r0, r5
 80081ba:	47b8      	blx	r7
 80081bc:	3001      	adds	r0, #1
 80081be:	d10e      	bne.n	80081de <_printf_float+0x42a>
 80081c0:	e657      	b.n	8007e72 <_printf_float+0xbe>
 80081c2:	2301      	movs	r3, #1
 80081c4:	4652      	mov	r2, sl
 80081c6:	4631      	mov	r1, r6
 80081c8:	4628      	mov	r0, r5
 80081ca:	47b8      	blx	r7
 80081cc:	3001      	adds	r0, #1
 80081ce:	f43f ae50 	beq.w	8007e72 <_printf_float+0xbe>
 80081d2:	f108 0801 	add.w	r8, r8, #1
 80081d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80081d8:	3b01      	subs	r3, #1
 80081da:	4543      	cmp	r3, r8
 80081dc:	dcf1      	bgt.n	80081c2 <_printf_float+0x40e>
 80081de:	464b      	mov	r3, r9
 80081e0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80081e4:	e6da      	b.n	8007f9c <_printf_float+0x1e8>
 80081e6:	f04f 0800 	mov.w	r8, #0
 80081ea:	f104 0a1a 	add.w	sl, r4, #26
 80081ee:	e7f2      	b.n	80081d6 <_printf_float+0x422>
 80081f0:	2301      	movs	r3, #1
 80081f2:	4642      	mov	r2, r8
 80081f4:	e7df      	b.n	80081b6 <_printf_float+0x402>
 80081f6:	2301      	movs	r3, #1
 80081f8:	464a      	mov	r2, r9
 80081fa:	4631      	mov	r1, r6
 80081fc:	4628      	mov	r0, r5
 80081fe:	47b8      	blx	r7
 8008200:	3001      	adds	r0, #1
 8008202:	f43f ae36 	beq.w	8007e72 <_printf_float+0xbe>
 8008206:	f108 0801 	add.w	r8, r8, #1
 800820a:	68e3      	ldr	r3, [r4, #12]
 800820c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800820e:	1a5b      	subs	r3, r3, r1
 8008210:	4543      	cmp	r3, r8
 8008212:	dcf0      	bgt.n	80081f6 <_printf_float+0x442>
 8008214:	e6f8      	b.n	8008008 <_printf_float+0x254>
 8008216:	f04f 0800 	mov.w	r8, #0
 800821a:	f104 0919 	add.w	r9, r4, #25
 800821e:	e7f4      	b.n	800820a <_printf_float+0x456>

08008220 <_printf_common>:
 8008220:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008224:	4616      	mov	r6, r2
 8008226:	4699      	mov	r9, r3
 8008228:	688a      	ldr	r2, [r1, #8]
 800822a:	690b      	ldr	r3, [r1, #16]
 800822c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008230:	4293      	cmp	r3, r2
 8008232:	bfb8      	it	lt
 8008234:	4613      	movlt	r3, r2
 8008236:	6033      	str	r3, [r6, #0]
 8008238:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800823c:	4607      	mov	r7, r0
 800823e:	460c      	mov	r4, r1
 8008240:	b10a      	cbz	r2, 8008246 <_printf_common+0x26>
 8008242:	3301      	adds	r3, #1
 8008244:	6033      	str	r3, [r6, #0]
 8008246:	6823      	ldr	r3, [r4, #0]
 8008248:	0699      	lsls	r1, r3, #26
 800824a:	bf42      	ittt	mi
 800824c:	6833      	ldrmi	r3, [r6, #0]
 800824e:	3302      	addmi	r3, #2
 8008250:	6033      	strmi	r3, [r6, #0]
 8008252:	6825      	ldr	r5, [r4, #0]
 8008254:	f015 0506 	ands.w	r5, r5, #6
 8008258:	d106      	bne.n	8008268 <_printf_common+0x48>
 800825a:	f104 0a19 	add.w	sl, r4, #25
 800825e:	68e3      	ldr	r3, [r4, #12]
 8008260:	6832      	ldr	r2, [r6, #0]
 8008262:	1a9b      	subs	r3, r3, r2
 8008264:	42ab      	cmp	r3, r5
 8008266:	dc26      	bgt.n	80082b6 <_printf_common+0x96>
 8008268:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800826c:	1e13      	subs	r3, r2, #0
 800826e:	6822      	ldr	r2, [r4, #0]
 8008270:	bf18      	it	ne
 8008272:	2301      	movne	r3, #1
 8008274:	0692      	lsls	r2, r2, #26
 8008276:	d42b      	bmi.n	80082d0 <_printf_common+0xb0>
 8008278:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800827c:	4649      	mov	r1, r9
 800827e:	4638      	mov	r0, r7
 8008280:	47c0      	blx	r8
 8008282:	3001      	adds	r0, #1
 8008284:	d01e      	beq.n	80082c4 <_printf_common+0xa4>
 8008286:	6823      	ldr	r3, [r4, #0]
 8008288:	6922      	ldr	r2, [r4, #16]
 800828a:	f003 0306 	and.w	r3, r3, #6
 800828e:	2b04      	cmp	r3, #4
 8008290:	bf02      	ittt	eq
 8008292:	68e5      	ldreq	r5, [r4, #12]
 8008294:	6833      	ldreq	r3, [r6, #0]
 8008296:	1aed      	subeq	r5, r5, r3
 8008298:	68a3      	ldr	r3, [r4, #8]
 800829a:	bf0c      	ite	eq
 800829c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80082a0:	2500      	movne	r5, #0
 80082a2:	4293      	cmp	r3, r2
 80082a4:	bfc4      	itt	gt
 80082a6:	1a9b      	subgt	r3, r3, r2
 80082a8:	18ed      	addgt	r5, r5, r3
 80082aa:	2600      	movs	r6, #0
 80082ac:	341a      	adds	r4, #26
 80082ae:	42b5      	cmp	r5, r6
 80082b0:	d11a      	bne.n	80082e8 <_printf_common+0xc8>
 80082b2:	2000      	movs	r0, #0
 80082b4:	e008      	b.n	80082c8 <_printf_common+0xa8>
 80082b6:	2301      	movs	r3, #1
 80082b8:	4652      	mov	r2, sl
 80082ba:	4649      	mov	r1, r9
 80082bc:	4638      	mov	r0, r7
 80082be:	47c0      	blx	r8
 80082c0:	3001      	adds	r0, #1
 80082c2:	d103      	bne.n	80082cc <_printf_common+0xac>
 80082c4:	f04f 30ff 	mov.w	r0, #4294967295
 80082c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082cc:	3501      	adds	r5, #1
 80082ce:	e7c6      	b.n	800825e <_printf_common+0x3e>
 80082d0:	18e1      	adds	r1, r4, r3
 80082d2:	1c5a      	adds	r2, r3, #1
 80082d4:	2030      	movs	r0, #48	; 0x30
 80082d6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80082da:	4422      	add	r2, r4
 80082dc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80082e0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80082e4:	3302      	adds	r3, #2
 80082e6:	e7c7      	b.n	8008278 <_printf_common+0x58>
 80082e8:	2301      	movs	r3, #1
 80082ea:	4622      	mov	r2, r4
 80082ec:	4649      	mov	r1, r9
 80082ee:	4638      	mov	r0, r7
 80082f0:	47c0      	blx	r8
 80082f2:	3001      	adds	r0, #1
 80082f4:	d0e6      	beq.n	80082c4 <_printf_common+0xa4>
 80082f6:	3601      	adds	r6, #1
 80082f8:	e7d9      	b.n	80082ae <_printf_common+0x8e>
	...

080082fc <_printf_i>:
 80082fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008300:	7e0f      	ldrb	r7, [r1, #24]
 8008302:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008304:	2f78      	cmp	r7, #120	; 0x78
 8008306:	4691      	mov	r9, r2
 8008308:	4680      	mov	r8, r0
 800830a:	460c      	mov	r4, r1
 800830c:	469a      	mov	sl, r3
 800830e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008312:	d807      	bhi.n	8008324 <_printf_i+0x28>
 8008314:	2f62      	cmp	r7, #98	; 0x62
 8008316:	d80a      	bhi.n	800832e <_printf_i+0x32>
 8008318:	2f00      	cmp	r7, #0
 800831a:	f000 80d4 	beq.w	80084c6 <_printf_i+0x1ca>
 800831e:	2f58      	cmp	r7, #88	; 0x58
 8008320:	f000 80c0 	beq.w	80084a4 <_printf_i+0x1a8>
 8008324:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008328:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800832c:	e03a      	b.n	80083a4 <_printf_i+0xa8>
 800832e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008332:	2b15      	cmp	r3, #21
 8008334:	d8f6      	bhi.n	8008324 <_printf_i+0x28>
 8008336:	a101      	add	r1, pc, #4	; (adr r1, 800833c <_printf_i+0x40>)
 8008338:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800833c:	08008395 	.word	0x08008395
 8008340:	080083a9 	.word	0x080083a9
 8008344:	08008325 	.word	0x08008325
 8008348:	08008325 	.word	0x08008325
 800834c:	08008325 	.word	0x08008325
 8008350:	08008325 	.word	0x08008325
 8008354:	080083a9 	.word	0x080083a9
 8008358:	08008325 	.word	0x08008325
 800835c:	08008325 	.word	0x08008325
 8008360:	08008325 	.word	0x08008325
 8008364:	08008325 	.word	0x08008325
 8008368:	080084ad 	.word	0x080084ad
 800836c:	080083d5 	.word	0x080083d5
 8008370:	08008467 	.word	0x08008467
 8008374:	08008325 	.word	0x08008325
 8008378:	08008325 	.word	0x08008325
 800837c:	080084cf 	.word	0x080084cf
 8008380:	08008325 	.word	0x08008325
 8008384:	080083d5 	.word	0x080083d5
 8008388:	08008325 	.word	0x08008325
 800838c:	08008325 	.word	0x08008325
 8008390:	0800846f 	.word	0x0800846f
 8008394:	682b      	ldr	r3, [r5, #0]
 8008396:	1d1a      	adds	r2, r3, #4
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	602a      	str	r2, [r5, #0]
 800839c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80083a0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80083a4:	2301      	movs	r3, #1
 80083a6:	e09f      	b.n	80084e8 <_printf_i+0x1ec>
 80083a8:	6820      	ldr	r0, [r4, #0]
 80083aa:	682b      	ldr	r3, [r5, #0]
 80083ac:	0607      	lsls	r7, r0, #24
 80083ae:	f103 0104 	add.w	r1, r3, #4
 80083b2:	6029      	str	r1, [r5, #0]
 80083b4:	d501      	bpl.n	80083ba <_printf_i+0xbe>
 80083b6:	681e      	ldr	r6, [r3, #0]
 80083b8:	e003      	b.n	80083c2 <_printf_i+0xc6>
 80083ba:	0646      	lsls	r6, r0, #25
 80083bc:	d5fb      	bpl.n	80083b6 <_printf_i+0xba>
 80083be:	f9b3 6000 	ldrsh.w	r6, [r3]
 80083c2:	2e00      	cmp	r6, #0
 80083c4:	da03      	bge.n	80083ce <_printf_i+0xd2>
 80083c6:	232d      	movs	r3, #45	; 0x2d
 80083c8:	4276      	negs	r6, r6
 80083ca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80083ce:	485a      	ldr	r0, [pc, #360]	; (8008538 <_printf_i+0x23c>)
 80083d0:	230a      	movs	r3, #10
 80083d2:	e012      	b.n	80083fa <_printf_i+0xfe>
 80083d4:	682b      	ldr	r3, [r5, #0]
 80083d6:	6820      	ldr	r0, [r4, #0]
 80083d8:	1d19      	adds	r1, r3, #4
 80083da:	6029      	str	r1, [r5, #0]
 80083dc:	0605      	lsls	r5, r0, #24
 80083de:	d501      	bpl.n	80083e4 <_printf_i+0xe8>
 80083e0:	681e      	ldr	r6, [r3, #0]
 80083e2:	e002      	b.n	80083ea <_printf_i+0xee>
 80083e4:	0641      	lsls	r1, r0, #25
 80083e6:	d5fb      	bpl.n	80083e0 <_printf_i+0xe4>
 80083e8:	881e      	ldrh	r6, [r3, #0]
 80083ea:	4853      	ldr	r0, [pc, #332]	; (8008538 <_printf_i+0x23c>)
 80083ec:	2f6f      	cmp	r7, #111	; 0x6f
 80083ee:	bf0c      	ite	eq
 80083f0:	2308      	moveq	r3, #8
 80083f2:	230a      	movne	r3, #10
 80083f4:	2100      	movs	r1, #0
 80083f6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80083fa:	6865      	ldr	r5, [r4, #4]
 80083fc:	60a5      	str	r5, [r4, #8]
 80083fe:	2d00      	cmp	r5, #0
 8008400:	bfa2      	ittt	ge
 8008402:	6821      	ldrge	r1, [r4, #0]
 8008404:	f021 0104 	bicge.w	r1, r1, #4
 8008408:	6021      	strge	r1, [r4, #0]
 800840a:	b90e      	cbnz	r6, 8008410 <_printf_i+0x114>
 800840c:	2d00      	cmp	r5, #0
 800840e:	d04b      	beq.n	80084a8 <_printf_i+0x1ac>
 8008410:	4615      	mov	r5, r2
 8008412:	fbb6 f1f3 	udiv	r1, r6, r3
 8008416:	fb03 6711 	mls	r7, r3, r1, r6
 800841a:	5dc7      	ldrb	r7, [r0, r7]
 800841c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008420:	4637      	mov	r7, r6
 8008422:	42bb      	cmp	r3, r7
 8008424:	460e      	mov	r6, r1
 8008426:	d9f4      	bls.n	8008412 <_printf_i+0x116>
 8008428:	2b08      	cmp	r3, #8
 800842a:	d10b      	bne.n	8008444 <_printf_i+0x148>
 800842c:	6823      	ldr	r3, [r4, #0]
 800842e:	07de      	lsls	r6, r3, #31
 8008430:	d508      	bpl.n	8008444 <_printf_i+0x148>
 8008432:	6923      	ldr	r3, [r4, #16]
 8008434:	6861      	ldr	r1, [r4, #4]
 8008436:	4299      	cmp	r1, r3
 8008438:	bfde      	ittt	le
 800843a:	2330      	movle	r3, #48	; 0x30
 800843c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008440:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008444:	1b52      	subs	r2, r2, r5
 8008446:	6122      	str	r2, [r4, #16]
 8008448:	f8cd a000 	str.w	sl, [sp]
 800844c:	464b      	mov	r3, r9
 800844e:	aa03      	add	r2, sp, #12
 8008450:	4621      	mov	r1, r4
 8008452:	4640      	mov	r0, r8
 8008454:	f7ff fee4 	bl	8008220 <_printf_common>
 8008458:	3001      	adds	r0, #1
 800845a:	d14a      	bne.n	80084f2 <_printf_i+0x1f6>
 800845c:	f04f 30ff 	mov.w	r0, #4294967295
 8008460:	b004      	add	sp, #16
 8008462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008466:	6823      	ldr	r3, [r4, #0]
 8008468:	f043 0320 	orr.w	r3, r3, #32
 800846c:	6023      	str	r3, [r4, #0]
 800846e:	4833      	ldr	r0, [pc, #204]	; (800853c <_printf_i+0x240>)
 8008470:	2778      	movs	r7, #120	; 0x78
 8008472:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008476:	6823      	ldr	r3, [r4, #0]
 8008478:	6829      	ldr	r1, [r5, #0]
 800847a:	061f      	lsls	r7, r3, #24
 800847c:	f851 6b04 	ldr.w	r6, [r1], #4
 8008480:	d402      	bmi.n	8008488 <_printf_i+0x18c>
 8008482:	065f      	lsls	r7, r3, #25
 8008484:	bf48      	it	mi
 8008486:	b2b6      	uxthmi	r6, r6
 8008488:	07df      	lsls	r7, r3, #31
 800848a:	bf48      	it	mi
 800848c:	f043 0320 	orrmi.w	r3, r3, #32
 8008490:	6029      	str	r1, [r5, #0]
 8008492:	bf48      	it	mi
 8008494:	6023      	strmi	r3, [r4, #0]
 8008496:	b91e      	cbnz	r6, 80084a0 <_printf_i+0x1a4>
 8008498:	6823      	ldr	r3, [r4, #0]
 800849a:	f023 0320 	bic.w	r3, r3, #32
 800849e:	6023      	str	r3, [r4, #0]
 80084a0:	2310      	movs	r3, #16
 80084a2:	e7a7      	b.n	80083f4 <_printf_i+0xf8>
 80084a4:	4824      	ldr	r0, [pc, #144]	; (8008538 <_printf_i+0x23c>)
 80084a6:	e7e4      	b.n	8008472 <_printf_i+0x176>
 80084a8:	4615      	mov	r5, r2
 80084aa:	e7bd      	b.n	8008428 <_printf_i+0x12c>
 80084ac:	682b      	ldr	r3, [r5, #0]
 80084ae:	6826      	ldr	r6, [r4, #0]
 80084b0:	6961      	ldr	r1, [r4, #20]
 80084b2:	1d18      	adds	r0, r3, #4
 80084b4:	6028      	str	r0, [r5, #0]
 80084b6:	0635      	lsls	r5, r6, #24
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	d501      	bpl.n	80084c0 <_printf_i+0x1c4>
 80084bc:	6019      	str	r1, [r3, #0]
 80084be:	e002      	b.n	80084c6 <_printf_i+0x1ca>
 80084c0:	0670      	lsls	r0, r6, #25
 80084c2:	d5fb      	bpl.n	80084bc <_printf_i+0x1c0>
 80084c4:	8019      	strh	r1, [r3, #0]
 80084c6:	2300      	movs	r3, #0
 80084c8:	6123      	str	r3, [r4, #16]
 80084ca:	4615      	mov	r5, r2
 80084cc:	e7bc      	b.n	8008448 <_printf_i+0x14c>
 80084ce:	682b      	ldr	r3, [r5, #0]
 80084d0:	1d1a      	adds	r2, r3, #4
 80084d2:	602a      	str	r2, [r5, #0]
 80084d4:	681d      	ldr	r5, [r3, #0]
 80084d6:	6862      	ldr	r2, [r4, #4]
 80084d8:	2100      	movs	r1, #0
 80084da:	4628      	mov	r0, r5
 80084dc:	f7f7 fe98 	bl	8000210 <memchr>
 80084e0:	b108      	cbz	r0, 80084e6 <_printf_i+0x1ea>
 80084e2:	1b40      	subs	r0, r0, r5
 80084e4:	6060      	str	r0, [r4, #4]
 80084e6:	6863      	ldr	r3, [r4, #4]
 80084e8:	6123      	str	r3, [r4, #16]
 80084ea:	2300      	movs	r3, #0
 80084ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80084f0:	e7aa      	b.n	8008448 <_printf_i+0x14c>
 80084f2:	6923      	ldr	r3, [r4, #16]
 80084f4:	462a      	mov	r2, r5
 80084f6:	4649      	mov	r1, r9
 80084f8:	4640      	mov	r0, r8
 80084fa:	47d0      	blx	sl
 80084fc:	3001      	adds	r0, #1
 80084fe:	d0ad      	beq.n	800845c <_printf_i+0x160>
 8008500:	6823      	ldr	r3, [r4, #0]
 8008502:	079b      	lsls	r3, r3, #30
 8008504:	d413      	bmi.n	800852e <_printf_i+0x232>
 8008506:	68e0      	ldr	r0, [r4, #12]
 8008508:	9b03      	ldr	r3, [sp, #12]
 800850a:	4298      	cmp	r0, r3
 800850c:	bfb8      	it	lt
 800850e:	4618      	movlt	r0, r3
 8008510:	e7a6      	b.n	8008460 <_printf_i+0x164>
 8008512:	2301      	movs	r3, #1
 8008514:	4632      	mov	r2, r6
 8008516:	4649      	mov	r1, r9
 8008518:	4640      	mov	r0, r8
 800851a:	47d0      	blx	sl
 800851c:	3001      	adds	r0, #1
 800851e:	d09d      	beq.n	800845c <_printf_i+0x160>
 8008520:	3501      	adds	r5, #1
 8008522:	68e3      	ldr	r3, [r4, #12]
 8008524:	9903      	ldr	r1, [sp, #12]
 8008526:	1a5b      	subs	r3, r3, r1
 8008528:	42ab      	cmp	r3, r5
 800852a:	dcf2      	bgt.n	8008512 <_printf_i+0x216>
 800852c:	e7eb      	b.n	8008506 <_printf_i+0x20a>
 800852e:	2500      	movs	r5, #0
 8008530:	f104 0619 	add.w	r6, r4, #25
 8008534:	e7f5      	b.n	8008522 <_printf_i+0x226>
 8008536:	bf00      	nop
 8008538:	0803da52 	.word	0x0803da52
 800853c:	0803da63 	.word	0x0803da63

08008540 <std>:
 8008540:	2300      	movs	r3, #0
 8008542:	b510      	push	{r4, lr}
 8008544:	4604      	mov	r4, r0
 8008546:	e9c0 3300 	strd	r3, r3, [r0]
 800854a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800854e:	6083      	str	r3, [r0, #8]
 8008550:	8181      	strh	r1, [r0, #12]
 8008552:	6643      	str	r3, [r0, #100]	; 0x64
 8008554:	81c2      	strh	r2, [r0, #14]
 8008556:	6183      	str	r3, [r0, #24]
 8008558:	4619      	mov	r1, r3
 800855a:	2208      	movs	r2, #8
 800855c:	305c      	adds	r0, #92	; 0x5c
 800855e:	f000 f914 	bl	800878a <memset>
 8008562:	4b0d      	ldr	r3, [pc, #52]	; (8008598 <std+0x58>)
 8008564:	6263      	str	r3, [r4, #36]	; 0x24
 8008566:	4b0d      	ldr	r3, [pc, #52]	; (800859c <std+0x5c>)
 8008568:	62a3      	str	r3, [r4, #40]	; 0x28
 800856a:	4b0d      	ldr	r3, [pc, #52]	; (80085a0 <std+0x60>)
 800856c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800856e:	4b0d      	ldr	r3, [pc, #52]	; (80085a4 <std+0x64>)
 8008570:	6323      	str	r3, [r4, #48]	; 0x30
 8008572:	4b0d      	ldr	r3, [pc, #52]	; (80085a8 <std+0x68>)
 8008574:	6224      	str	r4, [r4, #32]
 8008576:	429c      	cmp	r4, r3
 8008578:	d006      	beq.n	8008588 <std+0x48>
 800857a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800857e:	4294      	cmp	r4, r2
 8008580:	d002      	beq.n	8008588 <std+0x48>
 8008582:	33d0      	adds	r3, #208	; 0xd0
 8008584:	429c      	cmp	r4, r3
 8008586:	d105      	bne.n	8008594 <std+0x54>
 8008588:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800858c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008590:	f000 b988 	b.w	80088a4 <__retarget_lock_init_recursive>
 8008594:	bd10      	pop	{r4, pc}
 8008596:	bf00      	nop
 8008598:	08008705 	.word	0x08008705
 800859c:	08008727 	.word	0x08008727
 80085a0:	0800875f 	.word	0x0800875f
 80085a4:	08008783 	.word	0x08008783
 80085a8:	20001734 	.word	0x20001734

080085ac <stdio_exit_handler>:
 80085ac:	4a02      	ldr	r2, [pc, #8]	; (80085b8 <stdio_exit_handler+0xc>)
 80085ae:	4903      	ldr	r1, [pc, #12]	; (80085bc <stdio_exit_handler+0x10>)
 80085b0:	4803      	ldr	r0, [pc, #12]	; (80085c0 <stdio_exit_handler+0x14>)
 80085b2:	f000 b869 	b.w	8008688 <_fwalk_sglue>
 80085b6:	bf00      	nop
 80085b8:	20000c04 	.word	0x20000c04
 80085bc:	0800a119 	.word	0x0800a119
 80085c0:	20000c10 	.word	0x20000c10

080085c4 <cleanup_stdio>:
 80085c4:	6841      	ldr	r1, [r0, #4]
 80085c6:	4b0c      	ldr	r3, [pc, #48]	; (80085f8 <cleanup_stdio+0x34>)
 80085c8:	4299      	cmp	r1, r3
 80085ca:	b510      	push	{r4, lr}
 80085cc:	4604      	mov	r4, r0
 80085ce:	d001      	beq.n	80085d4 <cleanup_stdio+0x10>
 80085d0:	f001 fda2 	bl	800a118 <_fflush_r>
 80085d4:	68a1      	ldr	r1, [r4, #8]
 80085d6:	4b09      	ldr	r3, [pc, #36]	; (80085fc <cleanup_stdio+0x38>)
 80085d8:	4299      	cmp	r1, r3
 80085da:	d002      	beq.n	80085e2 <cleanup_stdio+0x1e>
 80085dc:	4620      	mov	r0, r4
 80085de:	f001 fd9b 	bl	800a118 <_fflush_r>
 80085e2:	68e1      	ldr	r1, [r4, #12]
 80085e4:	4b06      	ldr	r3, [pc, #24]	; (8008600 <cleanup_stdio+0x3c>)
 80085e6:	4299      	cmp	r1, r3
 80085e8:	d004      	beq.n	80085f4 <cleanup_stdio+0x30>
 80085ea:	4620      	mov	r0, r4
 80085ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80085f0:	f001 bd92 	b.w	800a118 <_fflush_r>
 80085f4:	bd10      	pop	{r4, pc}
 80085f6:	bf00      	nop
 80085f8:	20001734 	.word	0x20001734
 80085fc:	2000179c 	.word	0x2000179c
 8008600:	20001804 	.word	0x20001804

08008604 <global_stdio_init.part.0>:
 8008604:	b510      	push	{r4, lr}
 8008606:	4b0b      	ldr	r3, [pc, #44]	; (8008634 <global_stdio_init.part.0+0x30>)
 8008608:	4c0b      	ldr	r4, [pc, #44]	; (8008638 <global_stdio_init.part.0+0x34>)
 800860a:	4a0c      	ldr	r2, [pc, #48]	; (800863c <global_stdio_init.part.0+0x38>)
 800860c:	601a      	str	r2, [r3, #0]
 800860e:	4620      	mov	r0, r4
 8008610:	2200      	movs	r2, #0
 8008612:	2104      	movs	r1, #4
 8008614:	f7ff ff94 	bl	8008540 <std>
 8008618:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800861c:	2201      	movs	r2, #1
 800861e:	2109      	movs	r1, #9
 8008620:	f7ff ff8e 	bl	8008540 <std>
 8008624:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8008628:	2202      	movs	r2, #2
 800862a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800862e:	2112      	movs	r1, #18
 8008630:	f7ff bf86 	b.w	8008540 <std>
 8008634:	2000186c 	.word	0x2000186c
 8008638:	20001734 	.word	0x20001734
 800863c:	080085ad 	.word	0x080085ad

08008640 <__sfp_lock_acquire>:
 8008640:	4801      	ldr	r0, [pc, #4]	; (8008648 <__sfp_lock_acquire+0x8>)
 8008642:	f000 b930 	b.w	80088a6 <__retarget_lock_acquire_recursive>
 8008646:	bf00      	nop
 8008648:	20001875 	.word	0x20001875

0800864c <__sfp_lock_release>:
 800864c:	4801      	ldr	r0, [pc, #4]	; (8008654 <__sfp_lock_release+0x8>)
 800864e:	f000 b92b 	b.w	80088a8 <__retarget_lock_release_recursive>
 8008652:	bf00      	nop
 8008654:	20001875 	.word	0x20001875

08008658 <__sinit>:
 8008658:	b510      	push	{r4, lr}
 800865a:	4604      	mov	r4, r0
 800865c:	f7ff fff0 	bl	8008640 <__sfp_lock_acquire>
 8008660:	6a23      	ldr	r3, [r4, #32]
 8008662:	b11b      	cbz	r3, 800866c <__sinit+0x14>
 8008664:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008668:	f7ff bff0 	b.w	800864c <__sfp_lock_release>
 800866c:	4b04      	ldr	r3, [pc, #16]	; (8008680 <__sinit+0x28>)
 800866e:	6223      	str	r3, [r4, #32]
 8008670:	4b04      	ldr	r3, [pc, #16]	; (8008684 <__sinit+0x2c>)
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	2b00      	cmp	r3, #0
 8008676:	d1f5      	bne.n	8008664 <__sinit+0xc>
 8008678:	f7ff ffc4 	bl	8008604 <global_stdio_init.part.0>
 800867c:	e7f2      	b.n	8008664 <__sinit+0xc>
 800867e:	bf00      	nop
 8008680:	080085c5 	.word	0x080085c5
 8008684:	2000186c 	.word	0x2000186c

08008688 <_fwalk_sglue>:
 8008688:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800868c:	4607      	mov	r7, r0
 800868e:	4688      	mov	r8, r1
 8008690:	4614      	mov	r4, r2
 8008692:	2600      	movs	r6, #0
 8008694:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008698:	f1b9 0901 	subs.w	r9, r9, #1
 800869c:	d505      	bpl.n	80086aa <_fwalk_sglue+0x22>
 800869e:	6824      	ldr	r4, [r4, #0]
 80086a0:	2c00      	cmp	r4, #0
 80086a2:	d1f7      	bne.n	8008694 <_fwalk_sglue+0xc>
 80086a4:	4630      	mov	r0, r6
 80086a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80086aa:	89ab      	ldrh	r3, [r5, #12]
 80086ac:	2b01      	cmp	r3, #1
 80086ae:	d907      	bls.n	80086c0 <_fwalk_sglue+0x38>
 80086b0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80086b4:	3301      	adds	r3, #1
 80086b6:	d003      	beq.n	80086c0 <_fwalk_sglue+0x38>
 80086b8:	4629      	mov	r1, r5
 80086ba:	4638      	mov	r0, r7
 80086bc:	47c0      	blx	r8
 80086be:	4306      	orrs	r6, r0
 80086c0:	3568      	adds	r5, #104	; 0x68
 80086c2:	e7e9      	b.n	8008698 <_fwalk_sglue+0x10>

080086c4 <siprintf>:
 80086c4:	b40e      	push	{r1, r2, r3}
 80086c6:	b500      	push	{lr}
 80086c8:	b09c      	sub	sp, #112	; 0x70
 80086ca:	ab1d      	add	r3, sp, #116	; 0x74
 80086cc:	9002      	str	r0, [sp, #8]
 80086ce:	9006      	str	r0, [sp, #24]
 80086d0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80086d4:	4809      	ldr	r0, [pc, #36]	; (80086fc <siprintf+0x38>)
 80086d6:	9107      	str	r1, [sp, #28]
 80086d8:	9104      	str	r1, [sp, #16]
 80086da:	4909      	ldr	r1, [pc, #36]	; (8008700 <siprintf+0x3c>)
 80086dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80086e0:	9105      	str	r1, [sp, #20]
 80086e2:	6800      	ldr	r0, [r0, #0]
 80086e4:	9301      	str	r3, [sp, #4]
 80086e6:	a902      	add	r1, sp, #8
 80086e8:	f001 fb92 	bl	8009e10 <_svfiprintf_r>
 80086ec:	9b02      	ldr	r3, [sp, #8]
 80086ee:	2200      	movs	r2, #0
 80086f0:	701a      	strb	r2, [r3, #0]
 80086f2:	b01c      	add	sp, #112	; 0x70
 80086f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80086f8:	b003      	add	sp, #12
 80086fa:	4770      	bx	lr
 80086fc:	20000c5c 	.word	0x20000c5c
 8008700:	ffff0208 	.word	0xffff0208

08008704 <__sread>:
 8008704:	b510      	push	{r4, lr}
 8008706:	460c      	mov	r4, r1
 8008708:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800870c:	f000 f86c 	bl	80087e8 <_read_r>
 8008710:	2800      	cmp	r0, #0
 8008712:	bfab      	itete	ge
 8008714:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008716:	89a3      	ldrhlt	r3, [r4, #12]
 8008718:	181b      	addge	r3, r3, r0
 800871a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800871e:	bfac      	ite	ge
 8008720:	6563      	strge	r3, [r4, #84]	; 0x54
 8008722:	81a3      	strhlt	r3, [r4, #12]
 8008724:	bd10      	pop	{r4, pc}

08008726 <__swrite>:
 8008726:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800872a:	461f      	mov	r7, r3
 800872c:	898b      	ldrh	r3, [r1, #12]
 800872e:	05db      	lsls	r3, r3, #23
 8008730:	4605      	mov	r5, r0
 8008732:	460c      	mov	r4, r1
 8008734:	4616      	mov	r6, r2
 8008736:	d505      	bpl.n	8008744 <__swrite+0x1e>
 8008738:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800873c:	2302      	movs	r3, #2
 800873e:	2200      	movs	r2, #0
 8008740:	f000 f840 	bl	80087c4 <_lseek_r>
 8008744:	89a3      	ldrh	r3, [r4, #12]
 8008746:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800874a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800874e:	81a3      	strh	r3, [r4, #12]
 8008750:	4632      	mov	r2, r6
 8008752:	463b      	mov	r3, r7
 8008754:	4628      	mov	r0, r5
 8008756:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800875a:	f000 b867 	b.w	800882c <_write_r>

0800875e <__sseek>:
 800875e:	b510      	push	{r4, lr}
 8008760:	460c      	mov	r4, r1
 8008762:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008766:	f000 f82d 	bl	80087c4 <_lseek_r>
 800876a:	1c43      	adds	r3, r0, #1
 800876c:	89a3      	ldrh	r3, [r4, #12]
 800876e:	bf15      	itete	ne
 8008770:	6560      	strne	r0, [r4, #84]	; 0x54
 8008772:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008776:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800877a:	81a3      	strheq	r3, [r4, #12]
 800877c:	bf18      	it	ne
 800877e:	81a3      	strhne	r3, [r4, #12]
 8008780:	bd10      	pop	{r4, pc}

08008782 <__sclose>:
 8008782:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008786:	f000 b80d 	b.w	80087a4 <_close_r>

0800878a <memset>:
 800878a:	4402      	add	r2, r0
 800878c:	4603      	mov	r3, r0
 800878e:	4293      	cmp	r3, r2
 8008790:	d100      	bne.n	8008794 <memset+0xa>
 8008792:	4770      	bx	lr
 8008794:	f803 1b01 	strb.w	r1, [r3], #1
 8008798:	e7f9      	b.n	800878e <memset+0x4>
	...

0800879c <_localeconv_r>:
 800879c:	4800      	ldr	r0, [pc, #0]	; (80087a0 <_localeconv_r+0x4>)
 800879e:	4770      	bx	lr
 80087a0:	20000d50 	.word	0x20000d50

080087a4 <_close_r>:
 80087a4:	b538      	push	{r3, r4, r5, lr}
 80087a6:	4d06      	ldr	r5, [pc, #24]	; (80087c0 <_close_r+0x1c>)
 80087a8:	2300      	movs	r3, #0
 80087aa:	4604      	mov	r4, r0
 80087ac:	4608      	mov	r0, r1
 80087ae:	602b      	str	r3, [r5, #0]
 80087b0:	f7f9 fa32 	bl	8001c18 <_close>
 80087b4:	1c43      	adds	r3, r0, #1
 80087b6:	d102      	bne.n	80087be <_close_r+0x1a>
 80087b8:	682b      	ldr	r3, [r5, #0]
 80087ba:	b103      	cbz	r3, 80087be <_close_r+0x1a>
 80087bc:	6023      	str	r3, [r4, #0]
 80087be:	bd38      	pop	{r3, r4, r5, pc}
 80087c0:	20001870 	.word	0x20001870

080087c4 <_lseek_r>:
 80087c4:	b538      	push	{r3, r4, r5, lr}
 80087c6:	4d07      	ldr	r5, [pc, #28]	; (80087e4 <_lseek_r+0x20>)
 80087c8:	4604      	mov	r4, r0
 80087ca:	4608      	mov	r0, r1
 80087cc:	4611      	mov	r1, r2
 80087ce:	2200      	movs	r2, #0
 80087d0:	602a      	str	r2, [r5, #0]
 80087d2:	461a      	mov	r2, r3
 80087d4:	f7f9 fa2a 	bl	8001c2c <_lseek>
 80087d8:	1c43      	adds	r3, r0, #1
 80087da:	d102      	bne.n	80087e2 <_lseek_r+0x1e>
 80087dc:	682b      	ldr	r3, [r5, #0]
 80087de:	b103      	cbz	r3, 80087e2 <_lseek_r+0x1e>
 80087e0:	6023      	str	r3, [r4, #0]
 80087e2:	bd38      	pop	{r3, r4, r5, pc}
 80087e4:	20001870 	.word	0x20001870

080087e8 <_read_r>:
 80087e8:	b538      	push	{r3, r4, r5, lr}
 80087ea:	4d07      	ldr	r5, [pc, #28]	; (8008808 <_read_r+0x20>)
 80087ec:	4604      	mov	r4, r0
 80087ee:	4608      	mov	r0, r1
 80087f0:	4611      	mov	r1, r2
 80087f2:	2200      	movs	r2, #0
 80087f4:	602a      	str	r2, [r5, #0]
 80087f6:	461a      	mov	r2, r3
 80087f8:	f7f9 fa00 	bl	8001bfc <_read>
 80087fc:	1c43      	adds	r3, r0, #1
 80087fe:	d102      	bne.n	8008806 <_read_r+0x1e>
 8008800:	682b      	ldr	r3, [r5, #0]
 8008802:	b103      	cbz	r3, 8008806 <_read_r+0x1e>
 8008804:	6023      	str	r3, [r4, #0]
 8008806:	bd38      	pop	{r3, r4, r5, pc}
 8008808:	20001870 	.word	0x20001870

0800880c <_sbrk_r>:
 800880c:	b538      	push	{r3, r4, r5, lr}
 800880e:	4d06      	ldr	r5, [pc, #24]	; (8008828 <_sbrk_r+0x1c>)
 8008810:	2300      	movs	r3, #0
 8008812:	4604      	mov	r4, r0
 8008814:	4608      	mov	r0, r1
 8008816:	602b      	str	r3, [r5, #0]
 8008818:	f7f9 fa0a 	bl	8001c30 <_sbrk>
 800881c:	1c43      	adds	r3, r0, #1
 800881e:	d102      	bne.n	8008826 <_sbrk_r+0x1a>
 8008820:	682b      	ldr	r3, [r5, #0]
 8008822:	b103      	cbz	r3, 8008826 <_sbrk_r+0x1a>
 8008824:	6023      	str	r3, [r4, #0]
 8008826:	bd38      	pop	{r3, r4, r5, pc}
 8008828:	20001870 	.word	0x20001870

0800882c <_write_r>:
 800882c:	b538      	push	{r3, r4, r5, lr}
 800882e:	4d07      	ldr	r5, [pc, #28]	; (800884c <_write_r+0x20>)
 8008830:	4604      	mov	r4, r0
 8008832:	4608      	mov	r0, r1
 8008834:	4611      	mov	r1, r2
 8008836:	2200      	movs	r2, #0
 8008838:	602a      	str	r2, [r5, #0]
 800883a:	461a      	mov	r2, r3
 800883c:	f7fa ff28 	bl	8003690 <_write>
 8008840:	1c43      	adds	r3, r0, #1
 8008842:	d102      	bne.n	800884a <_write_r+0x1e>
 8008844:	682b      	ldr	r3, [r5, #0]
 8008846:	b103      	cbz	r3, 800884a <_write_r+0x1e>
 8008848:	6023      	str	r3, [r4, #0]
 800884a:	bd38      	pop	{r3, r4, r5, pc}
 800884c:	20001870 	.word	0x20001870

08008850 <__errno>:
 8008850:	4b01      	ldr	r3, [pc, #4]	; (8008858 <__errno+0x8>)
 8008852:	6818      	ldr	r0, [r3, #0]
 8008854:	4770      	bx	lr
 8008856:	bf00      	nop
 8008858:	20000c5c 	.word	0x20000c5c

0800885c <__libc_init_array>:
 800885c:	b570      	push	{r4, r5, r6, lr}
 800885e:	4d0d      	ldr	r5, [pc, #52]	; (8008894 <__libc_init_array+0x38>)
 8008860:	4c0d      	ldr	r4, [pc, #52]	; (8008898 <__libc_init_array+0x3c>)
 8008862:	1b64      	subs	r4, r4, r5
 8008864:	10a4      	asrs	r4, r4, #2
 8008866:	2600      	movs	r6, #0
 8008868:	42a6      	cmp	r6, r4
 800886a:	d109      	bne.n	8008880 <__libc_init_array+0x24>
 800886c:	4d0b      	ldr	r5, [pc, #44]	; (800889c <__libc_init_array+0x40>)
 800886e:	4c0c      	ldr	r4, [pc, #48]	; (80088a0 <__libc_init_array+0x44>)
 8008870:	f002 fa64 	bl	800ad3c <_init>
 8008874:	1b64      	subs	r4, r4, r5
 8008876:	10a4      	asrs	r4, r4, #2
 8008878:	2600      	movs	r6, #0
 800887a:	42a6      	cmp	r6, r4
 800887c:	d105      	bne.n	800888a <__libc_init_array+0x2e>
 800887e:	bd70      	pop	{r4, r5, r6, pc}
 8008880:	f855 3b04 	ldr.w	r3, [r5], #4
 8008884:	4798      	blx	r3
 8008886:	3601      	adds	r6, #1
 8008888:	e7ee      	b.n	8008868 <__libc_init_array+0xc>
 800888a:	f855 3b04 	ldr.w	r3, [r5], #4
 800888e:	4798      	blx	r3
 8008890:	3601      	adds	r6, #1
 8008892:	e7f2      	b.n	800887a <__libc_init_array+0x1e>
 8008894:	0803ddd4 	.word	0x0803ddd4
 8008898:	0803ddd4 	.word	0x0803ddd4
 800889c:	0803ddd4 	.word	0x0803ddd4
 80088a0:	0803ddd8 	.word	0x0803ddd8

080088a4 <__retarget_lock_init_recursive>:
 80088a4:	4770      	bx	lr

080088a6 <__retarget_lock_acquire_recursive>:
 80088a6:	4770      	bx	lr

080088a8 <__retarget_lock_release_recursive>:
 80088a8:	4770      	bx	lr

080088aa <memcpy>:
 80088aa:	440a      	add	r2, r1
 80088ac:	4291      	cmp	r1, r2
 80088ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80088b2:	d100      	bne.n	80088b6 <memcpy+0xc>
 80088b4:	4770      	bx	lr
 80088b6:	b510      	push	{r4, lr}
 80088b8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80088bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80088c0:	4291      	cmp	r1, r2
 80088c2:	d1f9      	bne.n	80088b8 <memcpy+0xe>
 80088c4:	bd10      	pop	{r4, pc}

080088c6 <quorem>:
 80088c6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088ca:	6903      	ldr	r3, [r0, #16]
 80088cc:	690c      	ldr	r4, [r1, #16]
 80088ce:	42a3      	cmp	r3, r4
 80088d0:	4607      	mov	r7, r0
 80088d2:	db7e      	blt.n	80089d2 <quorem+0x10c>
 80088d4:	3c01      	subs	r4, #1
 80088d6:	f101 0814 	add.w	r8, r1, #20
 80088da:	f100 0514 	add.w	r5, r0, #20
 80088de:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80088e2:	9301      	str	r3, [sp, #4]
 80088e4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80088e8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80088ec:	3301      	adds	r3, #1
 80088ee:	429a      	cmp	r2, r3
 80088f0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80088f4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80088f8:	fbb2 f6f3 	udiv	r6, r2, r3
 80088fc:	d331      	bcc.n	8008962 <quorem+0x9c>
 80088fe:	f04f 0e00 	mov.w	lr, #0
 8008902:	4640      	mov	r0, r8
 8008904:	46ac      	mov	ip, r5
 8008906:	46f2      	mov	sl, lr
 8008908:	f850 2b04 	ldr.w	r2, [r0], #4
 800890c:	b293      	uxth	r3, r2
 800890e:	fb06 e303 	mla	r3, r6, r3, lr
 8008912:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008916:	0c1a      	lsrs	r2, r3, #16
 8008918:	b29b      	uxth	r3, r3
 800891a:	ebaa 0303 	sub.w	r3, sl, r3
 800891e:	f8dc a000 	ldr.w	sl, [ip]
 8008922:	fa13 f38a 	uxtah	r3, r3, sl
 8008926:	fb06 220e 	mla	r2, r6, lr, r2
 800892a:	9300      	str	r3, [sp, #0]
 800892c:	9b00      	ldr	r3, [sp, #0]
 800892e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008932:	b292      	uxth	r2, r2
 8008934:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008938:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800893c:	f8bd 3000 	ldrh.w	r3, [sp]
 8008940:	4581      	cmp	r9, r0
 8008942:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008946:	f84c 3b04 	str.w	r3, [ip], #4
 800894a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800894e:	d2db      	bcs.n	8008908 <quorem+0x42>
 8008950:	f855 300b 	ldr.w	r3, [r5, fp]
 8008954:	b92b      	cbnz	r3, 8008962 <quorem+0x9c>
 8008956:	9b01      	ldr	r3, [sp, #4]
 8008958:	3b04      	subs	r3, #4
 800895a:	429d      	cmp	r5, r3
 800895c:	461a      	mov	r2, r3
 800895e:	d32c      	bcc.n	80089ba <quorem+0xf4>
 8008960:	613c      	str	r4, [r7, #16]
 8008962:	4638      	mov	r0, r7
 8008964:	f001 f8f2 	bl	8009b4c <__mcmp>
 8008968:	2800      	cmp	r0, #0
 800896a:	db22      	blt.n	80089b2 <quorem+0xec>
 800896c:	3601      	adds	r6, #1
 800896e:	4629      	mov	r1, r5
 8008970:	2000      	movs	r0, #0
 8008972:	f858 2b04 	ldr.w	r2, [r8], #4
 8008976:	f8d1 c000 	ldr.w	ip, [r1]
 800897a:	b293      	uxth	r3, r2
 800897c:	1ac3      	subs	r3, r0, r3
 800897e:	0c12      	lsrs	r2, r2, #16
 8008980:	fa13 f38c 	uxtah	r3, r3, ip
 8008984:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8008988:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800898c:	b29b      	uxth	r3, r3
 800898e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008992:	45c1      	cmp	r9, r8
 8008994:	f841 3b04 	str.w	r3, [r1], #4
 8008998:	ea4f 4022 	mov.w	r0, r2, asr #16
 800899c:	d2e9      	bcs.n	8008972 <quorem+0xac>
 800899e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80089a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80089a6:	b922      	cbnz	r2, 80089b2 <quorem+0xec>
 80089a8:	3b04      	subs	r3, #4
 80089aa:	429d      	cmp	r5, r3
 80089ac:	461a      	mov	r2, r3
 80089ae:	d30a      	bcc.n	80089c6 <quorem+0x100>
 80089b0:	613c      	str	r4, [r7, #16]
 80089b2:	4630      	mov	r0, r6
 80089b4:	b003      	add	sp, #12
 80089b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089ba:	6812      	ldr	r2, [r2, #0]
 80089bc:	3b04      	subs	r3, #4
 80089be:	2a00      	cmp	r2, #0
 80089c0:	d1ce      	bne.n	8008960 <quorem+0x9a>
 80089c2:	3c01      	subs	r4, #1
 80089c4:	e7c9      	b.n	800895a <quorem+0x94>
 80089c6:	6812      	ldr	r2, [r2, #0]
 80089c8:	3b04      	subs	r3, #4
 80089ca:	2a00      	cmp	r2, #0
 80089cc:	d1f0      	bne.n	80089b0 <quorem+0xea>
 80089ce:	3c01      	subs	r4, #1
 80089d0:	e7eb      	b.n	80089aa <quorem+0xe4>
 80089d2:	2000      	movs	r0, #0
 80089d4:	e7ee      	b.n	80089b4 <quorem+0xee>
	...

080089d8 <_dtoa_r>:
 80089d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089dc:	ed2d 8b04 	vpush	{d8-d9}
 80089e0:	69c5      	ldr	r5, [r0, #28]
 80089e2:	b093      	sub	sp, #76	; 0x4c
 80089e4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80089e8:	ec57 6b10 	vmov	r6, r7, d0
 80089ec:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80089f0:	9107      	str	r1, [sp, #28]
 80089f2:	4604      	mov	r4, r0
 80089f4:	920a      	str	r2, [sp, #40]	; 0x28
 80089f6:	930d      	str	r3, [sp, #52]	; 0x34
 80089f8:	b975      	cbnz	r5, 8008a18 <_dtoa_r+0x40>
 80089fa:	2010      	movs	r0, #16
 80089fc:	f7fa fe7a 	bl	80036f4 <__wrap_malloc>
 8008a00:	4602      	mov	r2, r0
 8008a02:	61e0      	str	r0, [r4, #28]
 8008a04:	b920      	cbnz	r0, 8008a10 <_dtoa_r+0x38>
 8008a06:	4bae      	ldr	r3, [pc, #696]	; (8008cc0 <_dtoa_r+0x2e8>)
 8008a08:	21ef      	movs	r1, #239	; 0xef
 8008a0a:	48ae      	ldr	r0, [pc, #696]	; (8008cc4 <_dtoa_r+0x2ec>)
 8008a0c:	f001 fbc6 	bl	800a19c <__assert_func>
 8008a10:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008a14:	6005      	str	r5, [r0, #0]
 8008a16:	60c5      	str	r5, [r0, #12]
 8008a18:	69e3      	ldr	r3, [r4, #28]
 8008a1a:	6819      	ldr	r1, [r3, #0]
 8008a1c:	b151      	cbz	r1, 8008a34 <_dtoa_r+0x5c>
 8008a1e:	685a      	ldr	r2, [r3, #4]
 8008a20:	604a      	str	r2, [r1, #4]
 8008a22:	2301      	movs	r3, #1
 8008a24:	4093      	lsls	r3, r2
 8008a26:	608b      	str	r3, [r1, #8]
 8008a28:	4620      	mov	r0, r4
 8008a2a:	f000 fe53 	bl	80096d4 <_Bfree>
 8008a2e:	69e3      	ldr	r3, [r4, #28]
 8008a30:	2200      	movs	r2, #0
 8008a32:	601a      	str	r2, [r3, #0]
 8008a34:	1e3b      	subs	r3, r7, #0
 8008a36:	bfbb      	ittet	lt
 8008a38:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008a3c:	9303      	strlt	r3, [sp, #12]
 8008a3e:	2300      	movge	r3, #0
 8008a40:	2201      	movlt	r2, #1
 8008a42:	bfac      	ite	ge
 8008a44:	f8c8 3000 	strge.w	r3, [r8]
 8008a48:	f8c8 2000 	strlt.w	r2, [r8]
 8008a4c:	4b9e      	ldr	r3, [pc, #632]	; (8008cc8 <_dtoa_r+0x2f0>)
 8008a4e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8008a52:	ea33 0308 	bics.w	r3, r3, r8
 8008a56:	d11b      	bne.n	8008a90 <_dtoa_r+0xb8>
 8008a58:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008a5a:	f242 730f 	movw	r3, #9999	; 0x270f
 8008a5e:	6013      	str	r3, [r2, #0]
 8008a60:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8008a64:	4333      	orrs	r3, r6
 8008a66:	f000 8593 	beq.w	8009590 <_dtoa_r+0xbb8>
 8008a6a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008a6c:	b963      	cbnz	r3, 8008a88 <_dtoa_r+0xb0>
 8008a6e:	4b97      	ldr	r3, [pc, #604]	; (8008ccc <_dtoa_r+0x2f4>)
 8008a70:	e027      	b.n	8008ac2 <_dtoa_r+0xea>
 8008a72:	4b97      	ldr	r3, [pc, #604]	; (8008cd0 <_dtoa_r+0x2f8>)
 8008a74:	9300      	str	r3, [sp, #0]
 8008a76:	3308      	adds	r3, #8
 8008a78:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008a7a:	6013      	str	r3, [r2, #0]
 8008a7c:	9800      	ldr	r0, [sp, #0]
 8008a7e:	b013      	add	sp, #76	; 0x4c
 8008a80:	ecbd 8b04 	vpop	{d8-d9}
 8008a84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a88:	4b90      	ldr	r3, [pc, #576]	; (8008ccc <_dtoa_r+0x2f4>)
 8008a8a:	9300      	str	r3, [sp, #0]
 8008a8c:	3303      	adds	r3, #3
 8008a8e:	e7f3      	b.n	8008a78 <_dtoa_r+0xa0>
 8008a90:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008a94:	2200      	movs	r2, #0
 8008a96:	ec51 0b17 	vmov	r0, r1, d7
 8008a9a:	eeb0 8a47 	vmov.f32	s16, s14
 8008a9e:	eef0 8a67 	vmov.f32	s17, s15
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	f7f8 f830 	bl	8000b08 <__aeabi_dcmpeq>
 8008aa8:	4681      	mov	r9, r0
 8008aaa:	b160      	cbz	r0, 8008ac6 <_dtoa_r+0xee>
 8008aac:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008aae:	2301      	movs	r3, #1
 8008ab0:	6013      	str	r3, [r2, #0]
 8008ab2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	f000 8568 	beq.w	800958a <_dtoa_r+0xbb2>
 8008aba:	4b86      	ldr	r3, [pc, #536]	; (8008cd4 <_dtoa_r+0x2fc>)
 8008abc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008abe:	6013      	str	r3, [r2, #0]
 8008ac0:	3b01      	subs	r3, #1
 8008ac2:	9300      	str	r3, [sp, #0]
 8008ac4:	e7da      	b.n	8008a7c <_dtoa_r+0xa4>
 8008ac6:	aa10      	add	r2, sp, #64	; 0x40
 8008ac8:	a911      	add	r1, sp, #68	; 0x44
 8008aca:	4620      	mov	r0, r4
 8008acc:	eeb0 0a48 	vmov.f32	s0, s16
 8008ad0:	eef0 0a68 	vmov.f32	s1, s17
 8008ad4:	f001 f8e0 	bl	8009c98 <__d2b>
 8008ad8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8008adc:	4682      	mov	sl, r0
 8008ade:	2d00      	cmp	r5, #0
 8008ae0:	d07f      	beq.n	8008be2 <_dtoa_r+0x20a>
 8008ae2:	ee18 3a90 	vmov	r3, s17
 8008ae6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008aea:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8008aee:	ec51 0b18 	vmov	r0, r1, d8
 8008af2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008af6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008afa:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8008afe:	4619      	mov	r1, r3
 8008b00:	2200      	movs	r2, #0
 8008b02:	4b75      	ldr	r3, [pc, #468]	; (8008cd8 <_dtoa_r+0x300>)
 8008b04:	f7f7 fbe0 	bl	80002c8 <__aeabi_dsub>
 8008b08:	a367      	add	r3, pc, #412	; (adr r3, 8008ca8 <_dtoa_r+0x2d0>)
 8008b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b0e:	f7f7 fd93 	bl	8000638 <__aeabi_dmul>
 8008b12:	a367      	add	r3, pc, #412	; (adr r3, 8008cb0 <_dtoa_r+0x2d8>)
 8008b14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b18:	f7f7 fbd8 	bl	80002cc <__adddf3>
 8008b1c:	4606      	mov	r6, r0
 8008b1e:	4628      	mov	r0, r5
 8008b20:	460f      	mov	r7, r1
 8008b22:	f7f7 fd1f 	bl	8000564 <__aeabi_i2d>
 8008b26:	a364      	add	r3, pc, #400	; (adr r3, 8008cb8 <_dtoa_r+0x2e0>)
 8008b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b2c:	f7f7 fd84 	bl	8000638 <__aeabi_dmul>
 8008b30:	4602      	mov	r2, r0
 8008b32:	460b      	mov	r3, r1
 8008b34:	4630      	mov	r0, r6
 8008b36:	4639      	mov	r1, r7
 8008b38:	f7f7 fbc8 	bl	80002cc <__adddf3>
 8008b3c:	4606      	mov	r6, r0
 8008b3e:	460f      	mov	r7, r1
 8008b40:	f7f8 f82a 	bl	8000b98 <__aeabi_d2iz>
 8008b44:	2200      	movs	r2, #0
 8008b46:	4683      	mov	fp, r0
 8008b48:	2300      	movs	r3, #0
 8008b4a:	4630      	mov	r0, r6
 8008b4c:	4639      	mov	r1, r7
 8008b4e:	f7f7 ffe5 	bl	8000b1c <__aeabi_dcmplt>
 8008b52:	b148      	cbz	r0, 8008b68 <_dtoa_r+0x190>
 8008b54:	4658      	mov	r0, fp
 8008b56:	f7f7 fd05 	bl	8000564 <__aeabi_i2d>
 8008b5a:	4632      	mov	r2, r6
 8008b5c:	463b      	mov	r3, r7
 8008b5e:	f7f7 ffd3 	bl	8000b08 <__aeabi_dcmpeq>
 8008b62:	b908      	cbnz	r0, 8008b68 <_dtoa_r+0x190>
 8008b64:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008b68:	f1bb 0f16 	cmp.w	fp, #22
 8008b6c:	d857      	bhi.n	8008c1e <_dtoa_r+0x246>
 8008b6e:	4b5b      	ldr	r3, [pc, #364]	; (8008cdc <_dtoa_r+0x304>)
 8008b70:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008b74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b78:	ec51 0b18 	vmov	r0, r1, d8
 8008b7c:	f7f7 ffce 	bl	8000b1c <__aeabi_dcmplt>
 8008b80:	2800      	cmp	r0, #0
 8008b82:	d04e      	beq.n	8008c22 <_dtoa_r+0x24a>
 8008b84:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008b88:	2300      	movs	r3, #0
 8008b8a:	930c      	str	r3, [sp, #48]	; 0x30
 8008b8c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008b8e:	1b5b      	subs	r3, r3, r5
 8008b90:	1e5a      	subs	r2, r3, #1
 8008b92:	bf45      	ittet	mi
 8008b94:	f1c3 0301 	rsbmi	r3, r3, #1
 8008b98:	9305      	strmi	r3, [sp, #20]
 8008b9a:	2300      	movpl	r3, #0
 8008b9c:	2300      	movmi	r3, #0
 8008b9e:	9206      	str	r2, [sp, #24]
 8008ba0:	bf54      	ite	pl
 8008ba2:	9305      	strpl	r3, [sp, #20]
 8008ba4:	9306      	strmi	r3, [sp, #24]
 8008ba6:	f1bb 0f00 	cmp.w	fp, #0
 8008baa:	db3c      	blt.n	8008c26 <_dtoa_r+0x24e>
 8008bac:	9b06      	ldr	r3, [sp, #24]
 8008bae:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8008bb2:	445b      	add	r3, fp
 8008bb4:	9306      	str	r3, [sp, #24]
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	9308      	str	r3, [sp, #32]
 8008bba:	9b07      	ldr	r3, [sp, #28]
 8008bbc:	2b09      	cmp	r3, #9
 8008bbe:	d868      	bhi.n	8008c92 <_dtoa_r+0x2ba>
 8008bc0:	2b05      	cmp	r3, #5
 8008bc2:	bfc4      	itt	gt
 8008bc4:	3b04      	subgt	r3, #4
 8008bc6:	9307      	strgt	r3, [sp, #28]
 8008bc8:	9b07      	ldr	r3, [sp, #28]
 8008bca:	f1a3 0302 	sub.w	r3, r3, #2
 8008bce:	bfcc      	ite	gt
 8008bd0:	2500      	movgt	r5, #0
 8008bd2:	2501      	movle	r5, #1
 8008bd4:	2b03      	cmp	r3, #3
 8008bd6:	f200 8085 	bhi.w	8008ce4 <_dtoa_r+0x30c>
 8008bda:	e8df f003 	tbb	[pc, r3]
 8008bde:	3b2e      	.short	0x3b2e
 8008be0:	5839      	.short	0x5839
 8008be2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008be6:	441d      	add	r5, r3
 8008be8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008bec:	2b20      	cmp	r3, #32
 8008bee:	bfc1      	itttt	gt
 8008bf0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008bf4:	fa08 f803 	lslgt.w	r8, r8, r3
 8008bf8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8008bfc:	fa26 f303 	lsrgt.w	r3, r6, r3
 8008c00:	bfd6      	itet	le
 8008c02:	f1c3 0320 	rsble	r3, r3, #32
 8008c06:	ea48 0003 	orrgt.w	r0, r8, r3
 8008c0a:	fa06 f003 	lslle.w	r0, r6, r3
 8008c0e:	f7f7 fc99 	bl	8000544 <__aeabi_ui2d>
 8008c12:	2201      	movs	r2, #1
 8008c14:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8008c18:	3d01      	subs	r5, #1
 8008c1a:	920e      	str	r2, [sp, #56]	; 0x38
 8008c1c:	e76f      	b.n	8008afe <_dtoa_r+0x126>
 8008c1e:	2301      	movs	r3, #1
 8008c20:	e7b3      	b.n	8008b8a <_dtoa_r+0x1b2>
 8008c22:	900c      	str	r0, [sp, #48]	; 0x30
 8008c24:	e7b2      	b.n	8008b8c <_dtoa_r+0x1b4>
 8008c26:	9b05      	ldr	r3, [sp, #20]
 8008c28:	eba3 030b 	sub.w	r3, r3, fp
 8008c2c:	9305      	str	r3, [sp, #20]
 8008c2e:	f1cb 0300 	rsb	r3, fp, #0
 8008c32:	9308      	str	r3, [sp, #32]
 8008c34:	2300      	movs	r3, #0
 8008c36:	930b      	str	r3, [sp, #44]	; 0x2c
 8008c38:	e7bf      	b.n	8008bba <_dtoa_r+0x1e2>
 8008c3a:	2300      	movs	r3, #0
 8008c3c:	9309      	str	r3, [sp, #36]	; 0x24
 8008c3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	dc52      	bgt.n	8008cea <_dtoa_r+0x312>
 8008c44:	2301      	movs	r3, #1
 8008c46:	9301      	str	r3, [sp, #4]
 8008c48:	9304      	str	r3, [sp, #16]
 8008c4a:	461a      	mov	r2, r3
 8008c4c:	920a      	str	r2, [sp, #40]	; 0x28
 8008c4e:	e00b      	b.n	8008c68 <_dtoa_r+0x290>
 8008c50:	2301      	movs	r3, #1
 8008c52:	e7f3      	b.n	8008c3c <_dtoa_r+0x264>
 8008c54:	2300      	movs	r3, #0
 8008c56:	9309      	str	r3, [sp, #36]	; 0x24
 8008c58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c5a:	445b      	add	r3, fp
 8008c5c:	9301      	str	r3, [sp, #4]
 8008c5e:	3301      	adds	r3, #1
 8008c60:	2b01      	cmp	r3, #1
 8008c62:	9304      	str	r3, [sp, #16]
 8008c64:	bfb8      	it	lt
 8008c66:	2301      	movlt	r3, #1
 8008c68:	69e0      	ldr	r0, [r4, #28]
 8008c6a:	2100      	movs	r1, #0
 8008c6c:	2204      	movs	r2, #4
 8008c6e:	f102 0614 	add.w	r6, r2, #20
 8008c72:	429e      	cmp	r6, r3
 8008c74:	d93d      	bls.n	8008cf2 <_dtoa_r+0x31a>
 8008c76:	6041      	str	r1, [r0, #4]
 8008c78:	4620      	mov	r0, r4
 8008c7a:	f000 fceb 	bl	8009654 <_Balloc>
 8008c7e:	9000      	str	r0, [sp, #0]
 8008c80:	2800      	cmp	r0, #0
 8008c82:	d139      	bne.n	8008cf8 <_dtoa_r+0x320>
 8008c84:	4b16      	ldr	r3, [pc, #88]	; (8008ce0 <_dtoa_r+0x308>)
 8008c86:	4602      	mov	r2, r0
 8008c88:	f240 11af 	movw	r1, #431	; 0x1af
 8008c8c:	e6bd      	b.n	8008a0a <_dtoa_r+0x32>
 8008c8e:	2301      	movs	r3, #1
 8008c90:	e7e1      	b.n	8008c56 <_dtoa_r+0x27e>
 8008c92:	2501      	movs	r5, #1
 8008c94:	2300      	movs	r3, #0
 8008c96:	9307      	str	r3, [sp, #28]
 8008c98:	9509      	str	r5, [sp, #36]	; 0x24
 8008c9a:	f04f 33ff 	mov.w	r3, #4294967295
 8008c9e:	9301      	str	r3, [sp, #4]
 8008ca0:	9304      	str	r3, [sp, #16]
 8008ca2:	2200      	movs	r2, #0
 8008ca4:	2312      	movs	r3, #18
 8008ca6:	e7d1      	b.n	8008c4c <_dtoa_r+0x274>
 8008ca8:	636f4361 	.word	0x636f4361
 8008cac:	3fd287a7 	.word	0x3fd287a7
 8008cb0:	8b60c8b3 	.word	0x8b60c8b3
 8008cb4:	3fc68a28 	.word	0x3fc68a28
 8008cb8:	509f79fb 	.word	0x509f79fb
 8008cbc:	3fd34413 	.word	0x3fd34413
 8008cc0:	0803da81 	.word	0x0803da81
 8008cc4:	0803da98 	.word	0x0803da98
 8008cc8:	7ff00000 	.word	0x7ff00000
 8008ccc:	0803da7d 	.word	0x0803da7d
 8008cd0:	0803da74 	.word	0x0803da74
 8008cd4:	0803da51 	.word	0x0803da51
 8008cd8:	3ff80000 	.word	0x3ff80000
 8008cdc:	0803db88 	.word	0x0803db88
 8008ce0:	0803daf0 	.word	0x0803daf0
 8008ce4:	2301      	movs	r3, #1
 8008ce6:	9309      	str	r3, [sp, #36]	; 0x24
 8008ce8:	e7d7      	b.n	8008c9a <_dtoa_r+0x2c2>
 8008cea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008cec:	9301      	str	r3, [sp, #4]
 8008cee:	9304      	str	r3, [sp, #16]
 8008cf0:	e7ba      	b.n	8008c68 <_dtoa_r+0x290>
 8008cf2:	3101      	adds	r1, #1
 8008cf4:	0052      	lsls	r2, r2, #1
 8008cf6:	e7ba      	b.n	8008c6e <_dtoa_r+0x296>
 8008cf8:	69e3      	ldr	r3, [r4, #28]
 8008cfa:	9a00      	ldr	r2, [sp, #0]
 8008cfc:	601a      	str	r2, [r3, #0]
 8008cfe:	9b04      	ldr	r3, [sp, #16]
 8008d00:	2b0e      	cmp	r3, #14
 8008d02:	f200 80a8 	bhi.w	8008e56 <_dtoa_r+0x47e>
 8008d06:	2d00      	cmp	r5, #0
 8008d08:	f000 80a5 	beq.w	8008e56 <_dtoa_r+0x47e>
 8008d0c:	f1bb 0f00 	cmp.w	fp, #0
 8008d10:	dd38      	ble.n	8008d84 <_dtoa_r+0x3ac>
 8008d12:	4bc0      	ldr	r3, [pc, #768]	; (8009014 <_dtoa_r+0x63c>)
 8008d14:	f00b 020f 	and.w	r2, fp, #15
 8008d18:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008d1c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8008d20:	e9d3 6700 	ldrd	r6, r7, [r3]
 8008d24:	ea4f 182b 	mov.w	r8, fp, asr #4
 8008d28:	d019      	beq.n	8008d5e <_dtoa_r+0x386>
 8008d2a:	4bbb      	ldr	r3, [pc, #748]	; (8009018 <_dtoa_r+0x640>)
 8008d2c:	ec51 0b18 	vmov	r0, r1, d8
 8008d30:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008d34:	f7f7 fdaa 	bl	800088c <__aeabi_ddiv>
 8008d38:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008d3c:	f008 080f 	and.w	r8, r8, #15
 8008d40:	2503      	movs	r5, #3
 8008d42:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8009018 <_dtoa_r+0x640>
 8008d46:	f1b8 0f00 	cmp.w	r8, #0
 8008d4a:	d10a      	bne.n	8008d62 <_dtoa_r+0x38a>
 8008d4c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008d50:	4632      	mov	r2, r6
 8008d52:	463b      	mov	r3, r7
 8008d54:	f7f7 fd9a 	bl	800088c <__aeabi_ddiv>
 8008d58:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008d5c:	e02b      	b.n	8008db6 <_dtoa_r+0x3de>
 8008d5e:	2502      	movs	r5, #2
 8008d60:	e7ef      	b.n	8008d42 <_dtoa_r+0x36a>
 8008d62:	f018 0f01 	tst.w	r8, #1
 8008d66:	d008      	beq.n	8008d7a <_dtoa_r+0x3a2>
 8008d68:	4630      	mov	r0, r6
 8008d6a:	4639      	mov	r1, r7
 8008d6c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008d70:	f7f7 fc62 	bl	8000638 <__aeabi_dmul>
 8008d74:	3501      	adds	r5, #1
 8008d76:	4606      	mov	r6, r0
 8008d78:	460f      	mov	r7, r1
 8008d7a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008d7e:	f109 0908 	add.w	r9, r9, #8
 8008d82:	e7e0      	b.n	8008d46 <_dtoa_r+0x36e>
 8008d84:	f000 809f 	beq.w	8008ec6 <_dtoa_r+0x4ee>
 8008d88:	f1cb 0600 	rsb	r6, fp, #0
 8008d8c:	4ba1      	ldr	r3, [pc, #644]	; (8009014 <_dtoa_r+0x63c>)
 8008d8e:	4fa2      	ldr	r7, [pc, #648]	; (8009018 <_dtoa_r+0x640>)
 8008d90:	f006 020f 	and.w	r2, r6, #15
 8008d94:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008d98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d9c:	ec51 0b18 	vmov	r0, r1, d8
 8008da0:	f7f7 fc4a 	bl	8000638 <__aeabi_dmul>
 8008da4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008da8:	1136      	asrs	r6, r6, #4
 8008daa:	2300      	movs	r3, #0
 8008dac:	2502      	movs	r5, #2
 8008dae:	2e00      	cmp	r6, #0
 8008db0:	d17e      	bne.n	8008eb0 <_dtoa_r+0x4d8>
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d1d0      	bne.n	8008d58 <_dtoa_r+0x380>
 8008db6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008db8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	f000 8084 	beq.w	8008eca <_dtoa_r+0x4f2>
 8008dc2:	4b96      	ldr	r3, [pc, #600]	; (800901c <_dtoa_r+0x644>)
 8008dc4:	2200      	movs	r2, #0
 8008dc6:	4640      	mov	r0, r8
 8008dc8:	4649      	mov	r1, r9
 8008dca:	f7f7 fea7 	bl	8000b1c <__aeabi_dcmplt>
 8008dce:	2800      	cmp	r0, #0
 8008dd0:	d07b      	beq.n	8008eca <_dtoa_r+0x4f2>
 8008dd2:	9b04      	ldr	r3, [sp, #16]
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d078      	beq.n	8008eca <_dtoa_r+0x4f2>
 8008dd8:	9b01      	ldr	r3, [sp, #4]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	dd39      	ble.n	8008e52 <_dtoa_r+0x47a>
 8008dde:	4b90      	ldr	r3, [pc, #576]	; (8009020 <_dtoa_r+0x648>)
 8008de0:	2200      	movs	r2, #0
 8008de2:	4640      	mov	r0, r8
 8008de4:	4649      	mov	r1, r9
 8008de6:	f7f7 fc27 	bl	8000638 <__aeabi_dmul>
 8008dea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008dee:	9e01      	ldr	r6, [sp, #4]
 8008df0:	f10b 37ff 	add.w	r7, fp, #4294967295
 8008df4:	3501      	adds	r5, #1
 8008df6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008dfa:	4628      	mov	r0, r5
 8008dfc:	f7f7 fbb2 	bl	8000564 <__aeabi_i2d>
 8008e00:	4642      	mov	r2, r8
 8008e02:	464b      	mov	r3, r9
 8008e04:	f7f7 fc18 	bl	8000638 <__aeabi_dmul>
 8008e08:	4b86      	ldr	r3, [pc, #536]	; (8009024 <_dtoa_r+0x64c>)
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	f7f7 fa5e 	bl	80002cc <__adddf3>
 8008e10:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8008e14:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008e18:	9303      	str	r3, [sp, #12]
 8008e1a:	2e00      	cmp	r6, #0
 8008e1c:	d158      	bne.n	8008ed0 <_dtoa_r+0x4f8>
 8008e1e:	4b82      	ldr	r3, [pc, #520]	; (8009028 <_dtoa_r+0x650>)
 8008e20:	2200      	movs	r2, #0
 8008e22:	4640      	mov	r0, r8
 8008e24:	4649      	mov	r1, r9
 8008e26:	f7f7 fa4f 	bl	80002c8 <__aeabi_dsub>
 8008e2a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008e2e:	4680      	mov	r8, r0
 8008e30:	4689      	mov	r9, r1
 8008e32:	f7f7 fe91 	bl	8000b58 <__aeabi_dcmpgt>
 8008e36:	2800      	cmp	r0, #0
 8008e38:	f040 8296 	bne.w	8009368 <_dtoa_r+0x990>
 8008e3c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8008e40:	4640      	mov	r0, r8
 8008e42:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008e46:	4649      	mov	r1, r9
 8008e48:	f7f7 fe68 	bl	8000b1c <__aeabi_dcmplt>
 8008e4c:	2800      	cmp	r0, #0
 8008e4e:	f040 8289 	bne.w	8009364 <_dtoa_r+0x98c>
 8008e52:	ed8d 8b02 	vstr	d8, [sp, #8]
 8008e56:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	f2c0 814e 	blt.w	80090fa <_dtoa_r+0x722>
 8008e5e:	f1bb 0f0e 	cmp.w	fp, #14
 8008e62:	f300 814a 	bgt.w	80090fa <_dtoa_r+0x722>
 8008e66:	4b6b      	ldr	r3, [pc, #428]	; (8009014 <_dtoa_r+0x63c>)
 8008e68:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008e6c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008e70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	f280 80dc 	bge.w	8009030 <_dtoa_r+0x658>
 8008e78:	9b04      	ldr	r3, [sp, #16]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	f300 80d8 	bgt.w	8009030 <_dtoa_r+0x658>
 8008e80:	f040 826f 	bne.w	8009362 <_dtoa_r+0x98a>
 8008e84:	4b68      	ldr	r3, [pc, #416]	; (8009028 <_dtoa_r+0x650>)
 8008e86:	2200      	movs	r2, #0
 8008e88:	4640      	mov	r0, r8
 8008e8a:	4649      	mov	r1, r9
 8008e8c:	f7f7 fbd4 	bl	8000638 <__aeabi_dmul>
 8008e90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008e94:	f7f7 fe56 	bl	8000b44 <__aeabi_dcmpge>
 8008e98:	9e04      	ldr	r6, [sp, #16]
 8008e9a:	4637      	mov	r7, r6
 8008e9c:	2800      	cmp	r0, #0
 8008e9e:	f040 8245 	bne.w	800932c <_dtoa_r+0x954>
 8008ea2:	9d00      	ldr	r5, [sp, #0]
 8008ea4:	2331      	movs	r3, #49	; 0x31
 8008ea6:	f805 3b01 	strb.w	r3, [r5], #1
 8008eaa:	f10b 0b01 	add.w	fp, fp, #1
 8008eae:	e241      	b.n	8009334 <_dtoa_r+0x95c>
 8008eb0:	07f2      	lsls	r2, r6, #31
 8008eb2:	d505      	bpl.n	8008ec0 <_dtoa_r+0x4e8>
 8008eb4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008eb8:	f7f7 fbbe 	bl	8000638 <__aeabi_dmul>
 8008ebc:	3501      	adds	r5, #1
 8008ebe:	2301      	movs	r3, #1
 8008ec0:	1076      	asrs	r6, r6, #1
 8008ec2:	3708      	adds	r7, #8
 8008ec4:	e773      	b.n	8008dae <_dtoa_r+0x3d6>
 8008ec6:	2502      	movs	r5, #2
 8008ec8:	e775      	b.n	8008db6 <_dtoa_r+0x3de>
 8008eca:	9e04      	ldr	r6, [sp, #16]
 8008ecc:	465f      	mov	r7, fp
 8008ece:	e792      	b.n	8008df6 <_dtoa_r+0x41e>
 8008ed0:	9900      	ldr	r1, [sp, #0]
 8008ed2:	4b50      	ldr	r3, [pc, #320]	; (8009014 <_dtoa_r+0x63c>)
 8008ed4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008ed8:	4431      	add	r1, r6
 8008eda:	9102      	str	r1, [sp, #8]
 8008edc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008ede:	eeb0 9a47 	vmov.f32	s18, s14
 8008ee2:	eef0 9a67 	vmov.f32	s19, s15
 8008ee6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008eea:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008eee:	2900      	cmp	r1, #0
 8008ef0:	d044      	beq.n	8008f7c <_dtoa_r+0x5a4>
 8008ef2:	494e      	ldr	r1, [pc, #312]	; (800902c <_dtoa_r+0x654>)
 8008ef4:	2000      	movs	r0, #0
 8008ef6:	f7f7 fcc9 	bl	800088c <__aeabi_ddiv>
 8008efa:	ec53 2b19 	vmov	r2, r3, d9
 8008efe:	f7f7 f9e3 	bl	80002c8 <__aeabi_dsub>
 8008f02:	9d00      	ldr	r5, [sp, #0]
 8008f04:	ec41 0b19 	vmov	d9, r0, r1
 8008f08:	4649      	mov	r1, r9
 8008f0a:	4640      	mov	r0, r8
 8008f0c:	f7f7 fe44 	bl	8000b98 <__aeabi_d2iz>
 8008f10:	4606      	mov	r6, r0
 8008f12:	f7f7 fb27 	bl	8000564 <__aeabi_i2d>
 8008f16:	4602      	mov	r2, r0
 8008f18:	460b      	mov	r3, r1
 8008f1a:	4640      	mov	r0, r8
 8008f1c:	4649      	mov	r1, r9
 8008f1e:	f7f7 f9d3 	bl	80002c8 <__aeabi_dsub>
 8008f22:	3630      	adds	r6, #48	; 0x30
 8008f24:	f805 6b01 	strb.w	r6, [r5], #1
 8008f28:	ec53 2b19 	vmov	r2, r3, d9
 8008f2c:	4680      	mov	r8, r0
 8008f2e:	4689      	mov	r9, r1
 8008f30:	f7f7 fdf4 	bl	8000b1c <__aeabi_dcmplt>
 8008f34:	2800      	cmp	r0, #0
 8008f36:	d164      	bne.n	8009002 <_dtoa_r+0x62a>
 8008f38:	4642      	mov	r2, r8
 8008f3a:	464b      	mov	r3, r9
 8008f3c:	4937      	ldr	r1, [pc, #220]	; (800901c <_dtoa_r+0x644>)
 8008f3e:	2000      	movs	r0, #0
 8008f40:	f7f7 f9c2 	bl	80002c8 <__aeabi_dsub>
 8008f44:	ec53 2b19 	vmov	r2, r3, d9
 8008f48:	f7f7 fde8 	bl	8000b1c <__aeabi_dcmplt>
 8008f4c:	2800      	cmp	r0, #0
 8008f4e:	f040 80b6 	bne.w	80090be <_dtoa_r+0x6e6>
 8008f52:	9b02      	ldr	r3, [sp, #8]
 8008f54:	429d      	cmp	r5, r3
 8008f56:	f43f af7c 	beq.w	8008e52 <_dtoa_r+0x47a>
 8008f5a:	4b31      	ldr	r3, [pc, #196]	; (8009020 <_dtoa_r+0x648>)
 8008f5c:	ec51 0b19 	vmov	r0, r1, d9
 8008f60:	2200      	movs	r2, #0
 8008f62:	f7f7 fb69 	bl	8000638 <__aeabi_dmul>
 8008f66:	4b2e      	ldr	r3, [pc, #184]	; (8009020 <_dtoa_r+0x648>)
 8008f68:	ec41 0b19 	vmov	d9, r0, r1
 8008f6c:	2200      	movs	r2, #0
 8008f6e:	4640      	mov	r0, r8
 8008f70:	4649      	mov	r1, r9
 8008f72:	f7f7 fb61 	bl	8000638 <__aeabi_dmul>
 8008f76:	4680      	mov	r8, r0
 8008f78:	4689      	mov	r9, r1
 8008f7a:	e7c5      	b.n	8008f08 <_dtoa_r+0x530>
 8008f7c:	ec51 0b17 	vmov	r0, r1, d7
 8008f80:	f7f7 fb5a 	bl	8000638 <__aeabi_dmul>
 8008f84:	9b02      	ldr	r3, [sp, #8]
 8008f86:	9d00      	ldr	r5, [sp, #0]
 8008f88:	930f      	str	r3, [sp, #60]	; 0x3c
 8008f8a:	ec41 0b19 	vmov	d9, r0, r1
 8008f8e:	4649      	mov	r1, r9
 8008f90:	4640      	mov	r0, r8
 8008f92:	f7f7 fe01 	bl	8000b98 <__aeabi_d2iz>
 8008f96:	4606      	mov	r6, r0
 8008f98:	f7f7 fae4 	bl	8000564 <__aeabi_i2d>
 8008f9c:	3630      	adds	r6, #48	; 0x30
 8008f9e:	4602      	mov	r2, r0
 8008fa0:	460b      	mov	r3, r1
 8008fa2:	4640      	mov	r0, r8
 8008fa4:	4649      	mov	r1, r9
 8008fa6:	f7f7 f98f 	bl	80002c8 <__aeabi_dsub>
 8008faa:	f805 6b01 	strb.w	r6, [r5], #1
 8008fae:	9b02      	ldr	r3, [sp, #8]
 8008fb0:	429d      	cmp	r5, r3
 8008fb2:	4680      	mov	r8, r0
 8008fb4:	4689      	mov	r9, r1
 8008fb6:	f04f 0200 	mov.w	r2, #0
 8008fba:	d124      	bne.n	8009006 <_dtoa_r+0x62e>
 8008fbc:	4b1b      	ldr	r3, [pc, #108]	; (800902c <_dtoa_r+0x654>)
 8008fbe:	ec51 0b19 	vmov	r0, r1, d9
 8008fc2:	f7f7 f983 	bl	80002cc <__adddf3>
 8008fc6:	4602      	mov	r2, r0
 8008fc8:	460b      	mov	r3, r1
 8008fca:	4640      	mov	r0, r8
 8008fcc:	4649      	mov	r1, r9
 8008fce:	f7f7 fdc3 	bl	8000b58 <__aeabi_dcmpgt>
 8008fd2:	2800      	cmp	r0, #0
 8008fd4:	d173      	bne.n	80090be <_dtoa_r+0x6e6>
 8008fd6:	ec53 2b19 	vmov	r2, r3, d9
 8008fda:	4914      	ldr	r1, [pc, #80]	; (800902c <_dtoa_r+0x654>)
 8008fdc:	2000      	movs	r0, #0
 8008fde:	f7f7 f973 	bl	80002c8 <__aeabi_dsub>
 8008fe2:	4602      	mov	r2, r0
 8008fe4:	460b      	mov	r3, r1
 8008fe6:	4640      	mov	r0, r8
 8008fe8:	4649      	mov	r1, r9
 8008fea:	f7f7 fd97 	bl	8000b1c <__aeabi_dcmplt>
 8008fee:	2800      	cmp	r0, #0
 8008ff0:	f43f af2f 	beq.w	8008e52 <_dtoa_r+0x47a>
 8008ff4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008ff6:	1e6b      	subs	r3, r5, #1
 8008ff8:	930f      	str	r3, [sp, #60]	; 0x3c
 8008ffa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008ffe:	2b30      	cmp	r3, #48	; 0x30
 8009000:	d0f8      	beq.n	8008ff4 <_dtoa_r+0x61c>
 8009002:	46bb      	mov	fp, r7
 8009004:	e04a      	b.n	800909c <_dtoa_r+0x6c4>
 8009006:	4b06      	ldr	r3, [pc, #24]	; (8009020 <_dtoa_r+0x648>)
 8009008:	f7f7 fb16 	bl	8000638 <__aeabi_dmul>
 800900c:	4680      	mov	r8, r0
 800900e:	4689      	mov	r9, r1
 8009010:	e7bd      	b.n	8008f8e <_dtoa_r+0x5b6>
 8009012:	bf00      	nop
 8009014:	0803db88 	.word	0x0803db88
 8009018:	0803db60 	.word	0x0803db60
 800901c:	3ff00000 	.word	0x3ff00000
 8009020:	40240000 	.word	0x40240000
 8009024:	401c0000 	.word	0x401c0000
 8009028:	40140000 	.word	0x40140000
 800902c:	3fe00000 	.word	0x3fe00000
 8009030:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009034:	9d00      	ldr	r5, [sp, #0]
 8009036:	4642      	mov	r2, r8
 8009038:	464b      	mov	r3, r9
 800903a:	4630      	mov	r0, r6
 800903c:	4639      	mov	r1, r7
 800903e:	f7f7 fc25 	bl	800088c <__aeabi_ddiv>
 8009042:	f7f7 fda9 	bl	8000b98 <__aeabi_d2iz>
 8009046:	9001      	str	r0, [sp, #4]
 8009048:	f7f7 fa8c 	bl	8000564 <__aeabi_i2d>
 800904c:	4642      	mov	r2, r8
 800904e:	464b      	mov	r3, r9
 8009050:	f7f7 faf2 	bl	8000638 <__aeabi_dmul>
 8009054:	4602      	mov	r2, r0
 8009056:	460b      	mov	r3, r1
 8009058:	4630      	mov	r0, r6
 800905a:	4639      	mov	r1, r7
 800905c:	f7f7 f934 	bl	80002c8 <__aeabi_dsub>
 8009060:	9e01      	ldr	r6, [sp, #4]
 8009062:	9f04      	ldr	r7, [sp, #16]
 8009064:	3630      	adds	r6, #48	; 0x30
 8009066:	f805 6b01 	strb.w	r6, [r5], #1
 800906a:	9e00      	ldr	r6, [sp, #0]
 800906c:	1bae      	subs	r6, r5, r6
 800906e:	42b7      	cmp	r7, r6
 8009070:	4602      	mov	r2, r0
 8009072:	460b      	mov	r3, r1
 8009074:	d134      	bne.n	80090e0 <_dtoa_r+0x708>
 8009076:	f7f7 f929 	bl	80002cc <__adddf3>
 800907a:	4642      	mov	r2, r8
 800907c:	464b      	mov	r3, r9
 800907e:	4606      	mov	r6, r0
 8009080:	460f      	mov	r7, r1
 8009082:	f7f7 fd69 	bl	8000b58 <__aeabi_dcmpgt>
 8009086:	b9c8      	cbnz	r0, 80090bc <_dtoa_r+0x6e4>
 8009088:	4642      	mov	r2, r8
 800908a:	464b      	mov	r3, r9
 800908c:	4630      	mov	r0, r6
 800908e:	4639      	mov	r1, r7
 8009090:	f7f7 fd3a 	bl	8000b08 <__aeabi_dcmpeq>
 8009094:	b110      	cbz	r0, 800909c <_dtoa_r+0x6c4>
 8009096:	9b01      	ldr	r3, [sp, #4]
 8009098:	07db      	lsls	r3, r3, #31
 800909a:	d40f      	bmi.n	80090bc <_dtoa_r+0x6e4>
 800909c:	4651      	mov	r1, sl
 800909e:	4620      	mov	r0, r4
 80090a0:	f000 fb18 	bl	80096d4 <_Bfree>
 80090a4:	2300      	movs	r3, #0
 80090a6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80090a8:	702b      	strb	r3, [r5, #0]
 80090aa:	f10b 0301 	add.w	r3, fp, #1
 80090ae:	6013      	str	r3, [r2, #0]
 80090b0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	f43f ace2 	beq.w	8008a7c <_dtoa_r+0xa4>
 80090b8:	601d      	str	r5, [r3, #0]
 80090ba:	e4df      	b.n	8008a7c <_dtoa_r+0xa4>
 80090bc:	465f      	mov	r7, fp
 80090be:	462b      	mov	r3, r5
 80090c0:	461d      	mov	r5, r3
 80090c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80090c6:	2a39      	cmp	r2, #57	; 0x39
 80090c8:	d106      	bne.n	80090d8 <_dtoa_r+0x700>
 80090ca:	9a00      	ldr	r2, [sp, #0]
 80090cc:	429a      	cmp	r2, r3
 80090ce:	d1f7      	bne.n	80090c0 <_dtoa_r+0x6e8>
 80090d0:	9900      	ldr	r1, [sp, #0]
 80090d2:	2230      	movs	r2, #48	; 0x30
 80090d4:	3701      	adds	r7, #1
 80090d6:	700a      	strb	r2, [r1, #0]
 80090d8:	781a      	ldrb	r2, [r3, #0]
 80090da:	3201      	adds	r2, #1
 80090dc:	701a      	strb	r2, [r3, #0]
 80090de:	e790      	b.n	8009002 <_dtoa_r+0x62a>
 80090e0:	4ba3      	ldr	r3, [pc, #652]	; (8009370 <_dtoa_r+0x998>)
 80090e2:	2200      	movs	r2, #0
 80090e4:	f7f7 faa8 	bl	8000638 <__aeabi_dmul>
 80090e8:	2200      	movs	r2, #0
 80090ea:	2300      	movs	r3, #0
 80090ec:	4606      	mov	r6, r0
 80090ee:	460f      	mov	r7, r1
 80090f0:	f7f7 fd0a 	bl	8000b08 <__aeabi_dcmpeq>
 80090f4:	2800      	cmp	r0, #0
 80090f6:	d09e      	beq.n	8009036 <_dtoa_r+0x65e>
 80090f8:	e7d0      	b.n	800909c <_dtoa_r+0x6c4>
 80090fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80090fc:	2a00      	cmp	r2, #0
 80090fe:	f000 80ca 	beq.w	8009296 <_dtoa_r+0x8be>
 8009102:	9a07      	ldr	r2, [sp, #28]
 8009104:	2a01      	cmp	r2, #1
 8009106:	f300 80ad 	bgt.w	8009264 <_dtoa_r+0x88c>
 800910a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800910c:	2a00      	cmp	r2, #0
 800910e:	f000 80a5 	beq.w	800925c <_dtoa_r+0x884>
 8009112:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009116:	9e08      	ldr	r6, [sp, #32]
 8009118:	9d05      	ldr	r5, [sp, #20]
 800911a:	9a05      	ldr	r2, [sp, #20]
 800911c:	441a      	add	r2, r3
 800911e:	9205      	str	r2, [sp, #20]
 8009120:	9a06      	ldr	r2, [sp, #24]
 8009122:	2101      	movs	r1, #1
 8009124:	441a      	add	r2, r3
 8009126:	4620      	mov	r0, r4
 8009128:	9206      	str	r2, [sp, #24]
 800912a:	f000 fb89 	bl	8009840 <__i2b>
 800912e:	4607      	mov	r7, r0
 8009130:	b165      	cbz	r5, 800914c <_dtoa_r+0x774>
 8009132:	9b06      	ldr	r3, [sp, #24]
 8009134:	2b00      	cmp	r3, #0
 8009136:	dd09      	ble.n	800914c <_dtoa_r+0x774>
 8009138:	42ab      	cmp	r3, r5
 800913a:	9a05      	ldr	r2, [sp, #20]
 800913c:	bfa8      	it	ge
 800913e:	462b      	movge	r3, r5
 8009140:	1ad2      	subs	r2, r2, r3
 8009142:	9205      	str	r2, [sp, #20]
 8009144:	9a06      	ldr	r2, [sp, #24]
 8009146:	1aed      	subs	r5, r5, r3
 8009148:	1ad3      	subs	r3, r2, r3
 800914a:	9306      	str	r3, [sp, #24]
 800914c:	9b08      	ldr	r3, [sp, #32]
 800914e:	b1f3      	cbz	r3, 800918e <_dtoa_r+0x7b6>
 8009150:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009152:	2b00      	cmp	r3, #0
 8009154:	f000 80a3 	beq.w	800929e <_dtoa_r+0x8c6>
 8009158:	2e00      	cmp	r6, #0
 800915a:	dd10      	ble.n	800917e <_dtoa_r+0x7a6>
 800915c:	4639      	mov	r1, r7
 800915e:	4632      	mov	r2, r6
 8009160:	4620      	mov	r0, r4
 8009162:	f000 fc2d 	bl	80099c0 <__pow5mult>
 8009166:	4652      	mov	r2, sl
 8009168:	4601      	mov	r1, r0
 800916a:	4607      	mov	r7, r0
 800916c:	4620      	mov	r0, r4
 800916e:	f000 fb7d 	bl	800986c <__multiply>
 8009172:	4651      	mov	r1, sl
 8009174:	4680      	mov	r8, r0
 8009176:	4620      	mov	r0, r4
 8009178:	f000 faac 	bl	80096d4 <_Bfree>
 800917c:	46c2      	mov	sl, r8
 800917e:	9b08      	ldr	r3, [sp, #32]
 8009180:	1b9a      	subs	r2, r3, r6
 8009182:	d004      	beq.n	800918e <_dtoa_r+0x7b6>
 8009184:	4651      	mov	r1, sl
 8009186:	4620      	mov	r0, r4
 8009188:	f000 fc1a 	bl	80099c0 <__pow5mult>
 800918c:	4682      	mov	sl, r0
 800918e:	2101      	movs	r1, #1
 8009190:	4620      	mov	r0, r4
 8009192:	f000 fb55 	bl	8009840 <__i2b>
 8009196:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009198:	2b00      	cmp	r3, #0
 800919a:	4606      	mov	r6, r0
 800919c:	f340 8081 	ble.w	80092a2 <_dtoa_r+0x8ca>
 80091a0:	461a      	mov	r2, r3
 80091a2:	4601      	mov	r1, r0
 80091a4:	4620      	mov	r0, r4
 80091a6:	f000 fc0b 	bl	80099c0 <__pow5mult>
 80091aa:	9b07      	ldr	r3, [sp, #28]
 80091ac:	2b01      	cmp	r3, #1
 80091ae:	4606      	mov	r6, r0
 80091b0:	dd7a      	ble.n	80092a8 <_dtoa_r+0x8d0>
 80091b2:	f04f 0800 	mov.w	r8, #0
 80091b6:	6933      	ldr	r3, [r6, #16]
 80091b8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80091bc:	6918      	ldr	r0, [r3, #16]
 80091be:	f000 faf1 	bl	80097a4 <__hi0bits>
 80091c2:	f1c0 0020 	rsb	r0, r0, #32
 80091c6:	9b06      	ldr	r3, [sp, #24]
 80091c8:	4418      	add	r0, r3
 80091ca:	f010 001f 	ands.w	r0, r0, #31
 80091ce:	f000 8094 	beq.w	80092fa <_dtoa_r+0x922>
 80091d2:	f1c0 0320 	rsb	r3, r0, #32
 80091d6:	2b04      	cmp	r3, #4
 80091d8:	f340 8085 	ble.w	80092e6 <_dtoa_r+0x90e>
 80091dc:	9b05      	ldr	r3, [sp, #20]
 80091de:	f1c0 001c 	rsb	r0, r0, #28
 80091e2:	4403      	add	r3, r0
 80091e4:	9305      	str	r3, [sp, #20]
 80091e6:	9b06      	ldr	r3, [sp, #24]
 80091e8:	4403      	add	r3, r0
 80091ea:	4405      	add	r5, r0
 80091ec:	9306      	str	r3, [sp, #24]
 80091ee:	9b05      	ldr	r3, [sp, #20]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	dd05      	ble.n	8009200 <_dtoa_r+0x828>
 80091f4:	4651      	mov	r1, sl
 80091f6:	461a      	mov	r2, r3
 80091f8:	4620      	mov	r0, r4
 80091fa:	f000 fc3b 	bl	8009a74 <__lshift>
 80091fe:	4682      	mov	sl, r0
 8009200:	9b06      	ldr	r3, [sp, #24]
 8009202:	2b00      	cmp	r3, #0
 8009204:	dd05      	ble.n	8009212 <_dtoa_r+0x83a>
 8009206:	4631      	mov	r1, r6
 8009208:	461a      	mov	r2, r3
 800920a:	4620      	mov	r0, r4
 800920c:	f000 fc32 	bl	8009a74 <__lshift>
 8009210:	4606      	mov	r6, r0
 8009212:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009214:	2b00      	cmp	r3, #0
 8009216:	d072      	beq.n	80092fe <_dtoa_r+0x926>
 8009218:	4631      	mov	r1, r6
 800921a:	4650      	mov	r0, sl
 800921c:	f000 fc96 	bl	8009b4c <__mcmp>
 8009220:	2800      	cmp	r0, #0
 8009222:	da6c      	bge.n	80092fe <_dtoa_r+0x926>
 8009224:	2300      	movs	r3, #0
 8009226:	4651      	mov	r1, sl
 8009228:	220a      	movs	r2, #10
 800922a:	4620      	mov	r0, r4
 800922c:	f000 fa74 	bl	8009718 <__multadd>
 8009230:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009232:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009236:	4682      	mov	sl, r0
 8009238:	2b00      	cmp	r3, #0
 800923a:	f000 81b0 	beq.w	800959e <_dtoa_r+0xbc6>
 800923e:	2300      	movs	r3, #0
 8009240:	4639      	mov	r1, r7
 8009242:	220a      	movs	r2, #10
 8009244:	4620      	mov	r0, r4
 8009246:	f000 fa67 	bl	8009718 <__multadd>
 800924a:	9b01      	ldr	r3, [sp, #4]
 800924c:	2b00      	cmp	r3, #0
 800924e:	4607      	mov	r7, r0
 8009250:	f300 8096 	bgt.w	8009380 <_dtoa_r+0x9a8>
 8009254:	9b07      	ldr	r3, [sp, #28]
 8009256:	2b02      	cmp	r3, #2
 8009258:	dc59      	bgt.n	800930e <_dtoa_r+0x936>
 800925a:	e091      	b.n	8009380 <_dtoa_r+0x9a8>
 800925c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800925e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009262:	e758      	b.n	8009116 <_dtoa_r+0x73e>
 8009264:	9b04      	ldr	r3, [sp, #16]
 8009266:	1e5e      	subs	r6, r3, #1
 8009268:	9b08      	ldr	r3, [sp, #32]
 800926a:	42b3      	cmp	r3, r6
 800926c:	bfbf      	itttt	lt
 800926e:	9b08      	ldrlt	r3, [sp, #32]
 8009270:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8009272:	9608      	strlt	r6, [sp, #32]
 8009274:	1af3      	sublt	r3, r6, r3
 8009276:	bfb4      	ite	lt
 8009278:	18d2      	addlt	r2, r2, r3
 800927a:	1b9e      	subge	r6, r3, r6
 800927c:	9b04      	ldr	r3, [sp, #16]
 800927e:	bfbc      	itt	lt
 8009280:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8009282:	2600      	movlt	r6, #0
 8009284:	2b00      	cmp	r3, #0
 8009286:	bfb7      	itett	lt
 8009288:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800928c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8009290:	1a9d      	sublt	r5, r3, r2
 8009292:	2300      	movlt	r3, #0
 8009294:	e741      	b.n	800911a <_dtoa_r+0x742>
 8009296:	9e08      	ldr	r6, [sp, #32]
 8009298:	9d05      	ldr	r5, [sp, #20]
 800929a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800929c:	e748      	b.n	8009130 <_dtoa_r+0x758>
 800929e:	9a08      	ldr	r2, [sp, #32]
 80092a0:	e770      	b.n	8009184 <_dtoa_r+0x7ac>
 80092a2:	9b07      	ldr	r3, [sp, #28]
 80092a4:	2b01      	cmp	r3, #1
 80092a6:	dc19      	bgt.n	80092dc <_dtoa_r+0x904>
 80092a8:	9b02      	ldr	r3, [sp, #8]
 80092aa:	b9bb      	cbnz	r3, 80092dc <_dtoa_r+0x904>
 80092ac:	9b03      	ldr	r3, [sp, #12]
 80092ae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80092b2:	b99b      	cbnz	r3, 80092dc <_dtoa_r+0x904>
 80092b4:	9b03      	ldr	r3, [sp, #12]
 80092b6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80092ba:	0d1b      	lsrs	r3, r3, #20
 80092bc:	051b      	lsls	r3, r3, #20
 80092be:	b183      	cbz	r3, 80092e2 <_dtoa_r+0x90a>
 80092c0:	9b05      	ldr	r3, [sp, #20]
 80092c2:	3301      	adds	r3, #1
 80092c4:	9305      	str	r3, [sp, #20]
 80092c6:	9b06      	ldr	r3, [sp, #24]
 80092c8:	3301      	adds	r3, #1
 80092ca:	9306      	str	r3, [sp, #24]
 80092cc:	f04f 0801 	mov.w	r8, #1
 80092d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	f47f af6f 	bne.w	80091b6 <_dtoa_r+0x7de>
 80092d8:	2001      	movs	r0, #1
 80092da:	e774      	b.n	80091c6 <_dtoa_r+0x7ee>
 80092dc:	f04f 0800 	mov.w	r8, #0
 80092e0:	e7f6      	b.n	80092d0 <_dtoa_r+0x8f8>
 80092e2:	4698      	mov	r8, r3
 80092e4:	e7f4      	b.n	80092d0 <_dtoa_r+0x8f8>
 80092e6:	d082      	beq.n	80091ee <_dtoa_r+0x816>
 80092e8:	9a05      	ldr	r2, [sp, #20]
 80092ea:	331c      	adds	r3, #28
 80092ec:	441a      	add	r2, r3
 80092ee:	9205      	str	r2, [sp, #20]
 80092f0:	9a06      	ldr	r2, [sp, #24]
 80092f2:	441a      	add	r2, r3
 80092f4:	441d      	add	r5, r3
 80092f6:	9206      	str	r2, [sp, #24]
 80092f8:	e779      	b.n	80091ee <_dtoa_r+0x816>
 80092fa:	4603      	mov	r3, r0
 80092fc:	e7f4      	b.n	80092e8 <_dtoa_r+0x910>
 80092fe:	9b04      	ldr	r3, [sp, #16]
 8009300:	2b00      	cmp	r3, #0
 8009302:	dc37      	bgt.n	8009374 <_dtoa_r+0x99c>
 8009304:	9b07      	ldr	r3, [sp, #28]
 8009306:	2b02      	cmp	r3, #2
 8009308:	dd34      	ble.n	8009374 <_dtoa_r+0x99c>
 800930a:	9b04      	ldr	r3, [sp, #16]
 800930c:	9301      	str	r3, [sp, #4]
 800930e:	9b01      	ldr	r3, [sp, #4]
 8009310:	b963      	cbnz	r3, 800932c <_dtoa_r+0x954>
 8009312:	4631      	mov	r1, r6
 8009314:	2205      	movs	r2, #5
 8009316:	4620      	mov	r0, r4
 8009318:	f000 f9fe 	bl	8009718 <__multadd>
 800931c:	4601      	mov	r1, r0
 800931e:	4606      	mov	r6, r0
 8009320:	4650      	mov	r0, sl
 8009322:	f000 fc13 	bl	8009b4c <__mcmp>
 8009326:	2800      	cmp	r0, #0
 8009328:	f73f adbb 	bgt.w	8008ea2 <_dtoa_r+0x4ca>
 800932c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800932e:	9d00      	ldr	r5, [sp, #0]
 8009330:	ea6f 0b03 	mvn.w	fp, r3
 8009334:	f04f 0800 	mov.w	r8, #0
 8009338:	4631      	mov	r1, r6
 800933a:	4620      	mov	r0, r4
 800933c:	f000 f9ca 	bl	80096d4 <_Bfree>
 8009340:	2f00      	cmp	r7, #0
 8009342:	f43f aeab 	beq.w	800909c <_dtoa_r+0x6c4>
 8009346:	f1b8 0f00 	cmp.w	r8, #0
 800934a:	d005      	beq.n	8009358 <_dtoa_r+0x980>
 800934c:	45b8      	cmp	r8, r7
 800934e:	d003      	beq.n	8009358 <_dtoa_r+0x980>
 8009350:	4641      	mov	r1, r8
 8009352:	4620      	mov	r0, r4
 8009354:	f000 f9be 	bl	80096d4 <_Bfree>
 8009358:	4639      	mov	r1, r7
 800935a:	4620      	mov	r0, r4
 800935c:	f000 f9ba 	bl	80096d4 <_Bfree>
 8009360:	e69c      	b.n	800909c <_dtoa_r+0x6c4>
 8009362:	2600      	movs	r6, #0
 8009364:	4637      	mov	r7, r6
 8009366:	e7e1      	b.n	800932c <_dtoa_r+0x954>
 8009368:	46bb      	mov	fp, r7
 800936a:	4637      	mov	r7, r6
 800936c:	e599      	b.n	8008ea2 <_dtoa_r+0x4ca>
 800936e:	bf00      	nop
 8009370:	40240000 	.word	0x40240000
 8009374:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009376:	2b00      	cmp	r3, #0
 8009378:	f000 80c8 	beq.w	800950c <_dtoa_r+0xb34>
 800937c:	9b04      	ldr	r3, [sp, #16]
 800937e:	9301      	str	r3, [sp, #4]
 8009380:	2d00      	cmp	r5, #0
 8009382:	dd05      	ble.n	8009390 <_dtoa_r+0x9b8>
 8009384:	4639      	mov	r1, r7
 8009386:	462a      	mov	r2, r5
 8009388:	4620      	mov	r0, r4
 800938a:	f000 fb73 	bl	8009a74 <__lshift>
 800938e:	4607      	mov	r7, r0
 8009390:	f1b8 0f00 	cmp.w	r8, #0
 8009394:	d05b      	beq.n	800944e <_dtoa_r+0xa76>
 8009396:	6879      	ldr	r1, [r7, #4]
 8009398:	4620      	mov	r0, r4
 800939a:	f000 f95b 	bl	8009654 <_Balloc>
 800939e:	4605      	mov	r5, r0
 80093a0:	b928      	cbnz	r0, 80093ae <_dtoa_r+0x9d6>
 80093a2:	4b83      	ldr	r3, [pc, #524]	; (80095b0 <_dtoa_r+0xbd8>)
 80093a4:	4602      	mov	r2, r0
 80093a6:	f240 21ef 	movw	r1, #751	; 0x2ef
 80093aa:	f7ff bb2e 	b.w	8008a0a <_dtoa_r+0x32>
 80093ae:	693a      	ldr	r2, [r7, #16]
 80093b0:	3202      	adds	r2, #2
 80093b2:	0092      	lsls	r2, r2, #2
 80093b4:	f107 010c 	add.w	r1, r7, #12
 80093b8:	300c      	adds	r0, #12
 80093ba:	f7ff fa76 	bl	80088aa <memcpy>
 80093be:	2201      	movs	r2, #1
 80093c0:	4629      	mov	r1, r5
 80093c2:	4620      	mov	r0, r4
 80093c4:	f000 fb56 	bl	8009a74 <__lshift>
 80093c8:	9b00      	ldr	r3, [sp, #0]
 80093ca:	3301      	adds	r3, #1
 80093cc:	9304      	str	r3, [sp, #16]
 80093ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 80093d2:	4413      	add	r3, r2
 80093d4:	9308      	str	r3, [sp, #32]
 80093d6:	9b02      	ldr	r3, [sp, #8]
 80093d8:	f003 0301 	and.w	r3, r3, #1
 80093dc:	46b8      	mov	r8, r7
 80093de:	9306      	str	r3, [sp, #24]
 80093e0:	4607      	mov	r7, r0
 80093e2:	9b04      	ldr	r3, [sp, #16]
 80093e4:	4631      	mov	r1, r6
 80093e6:	3b01      	subs	r3, #1
 80093e8:	4650      	mov	r0, sl
 80093ea:	9301      	str	r3, [sp, #4]
 80093ec:	f7ff fa6b 	bl	80088c6 <quorem>
 80093f0:	4641      	mov	r1, r8
 80093f2:	9002      	str	r0, [sp, #8]
 80093f4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80093f8:	4650      	mov	r0, sl
 80093fa:	f000 fba7 	bl	8009b4c <__mcmp>
 80093fe:	463a      	mov	r2, r7
 8009400:	9005      	str	r0, [sp, #20]
 8009402:	4631      	mov	r1, r6
 8009404:	4620      	mov	r0, r4
 8009406:	f000 fbbd 	bl	8009b84 <__mdiff>
 800940a:	68c2      	ldr	r2, [r0, #12]
 800940c:	4605      	mov	r5, r0
 800940e:	bb02      	cbnz	r2, 8009452 <_dtoa_r+0xa7a>
 8009410:	4601      	mov	r1, r0
 8009412:	4650      	mov	r0, sl
 8009414:	f000 fb9a 	bl	8009b4c <__mcmp>
 8009418:	4602      	mov	r2, r0
 800941a:	4629      	mov	r1, r5
 800941c:	4620      	mov	r0, r4
 800941e:	9209      	str	r2, [sp, #36]	; 0x24
 8009420:	f000 f958 	bl	80096d4 <_Bfree>
 8009424:	9b07      	ldr	r3, [sp, #28]
 8009426:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009428:	9d04      	ldr	r5, [sp, #16]
 800942a:	ea43 0102 	orr.w	r1, r3, r2
 800942e:	9b06      	ldr	r3, [sp, #24]
 8009430:	4319      	orrs	r1, r3
 8009432:	d110      	bne.n	8009456 <_dtoa_r+0xa7e>
 8009434:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009438:	d029      	beq.n	800948e <_dtoa_r+0xab6>
 800943a:	9b05      	ldr	r3, [sp, #20]
 800943c:	2b00      	cmp	r3, #0
 800943e:	dd02      	ble.n	8009446 <_dtoa_r+0xa6e>
 8009440:	9b02      	ldr	r3, [sp, #8]
 8009442:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8009446:	9b01      	ldr	r3, [sp, #4]
 8009448:	f883 9000 	strb.w	r9, [r3]
 800944c:	e774      	b.n	8009338 <_dtoa_r+0x960>
 800944e:	4638      	mov	r0, r7
 8009450:	e7ba      	b.n	80093c8 <_dtoa_r+0x9f0>
 8009452:	2201      	movs	r2, #1
 8009454:	e7e1      	b.n	800941a <_dtoa_r+0xa42>
 8009456:	9b05      	ldr	r3, [sp, #20]
 8009458:	2b00      	cmp	r3, #0
 800945a:	db04      	blt.n	8009466 <_dtoa_r+0xa8e>
 800945c:	9907      	ldr	r1, [sp, #28]
 800945e:	430b      	orrs	r3, r1
 8009460:	9906      	ldr	r1, [sp, #24]
 8009462:	430b      	orrs	r3, r1
 8009464:	d120      	bne.n	80094a8 <_dtoa_r+0xad0>
 8009466:	2a00      	cmp	r2, #0
 8009468:	dded      	ble.n	8009446 <_dtoa_r+0xa6e>
 800946a:	4651      	mov	r1, sl
 800946c:	2201      	movs	r2, #1
 800946e:	4620      	mov	r0, r4
 8009470:	f000 fb00 	bl	8009a74 <__lshift>
 8009474:	4631      	mov	r1, r6
 8009476:	4682      	mov	sl, r0
 8009478:	f000 fb68 	bl	8009b4c <__mcmp>
 800947c:	2800      	cmp	r0, #0
 800947e:	dc03      	bgt.n	8009488 <_dtoa_r+0xab0>
 8009480:	d1e1      	bne.n	8009446 <_dtoa_r+0xa6e>
 8009482:	f019 0f01 	tst.w	r9, #1
 8009486:	d0de      	beq.n	8009446 <_dtoa_r+0xa6e>
 8009488:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800948c:	d1d8      	bne.n	8009440 <_dtoa_r+0xa68>
 800948e:	9a01      	ldr	r2, [sp, #4]
 8009490:	2339      	movs	r3, #57	; 0x39
 8009492:	7013      	strb	r3, [r2, #0]
 8009494:	462b      	mov	r3, r5
 8009496:	461d      	mov	r5, r3
 8009498:	3b01      	subs	r3, #1
 800949a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800949e:	2a39      	cmp	r2, #57	; 0x39
 80094a0:	d06c      	beq.n	800957c <_dtoa_r+0xba4>
 80094a2:	3201      	adds	r2, #1
 80094a4:	701a      	strb	r2, [r3, #0]
 80094a6:	e747      	b.n	8009338 <_dtoa_r+0x960>
 80094a8:	2a00      	cmp	r2, #0
 80094aa:	dd07      	ble.n	80094bc <_dtoa_r+0xae4>
 80094ac:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80094b0:	d0ed      	beq.n	800948e <_dtoa_r+0xab6>
 80094b2:	9a01      	ldr	r2, [sp, #4]
 80094b4:	f109 0301 	add.w	r3, r9, #1
 80094b8:	7013      	strb	r3, [r2, #0]
 80094ba:	e73d      	b.n	8009338 <_dtoa_r+0x960>
 80094bc:	9b04      	ldr	r3, [sp, #16]
 80094be:	9a08      	ldr	r2, [sp, #32]
 80094c0:	f803 9c01 	strb.w	r9, [r3, #-1]
 80094c4:	4293      	cmp	r3, r2
 80094c6:	d043      	beq.n	8009550 <_dtoa_r+0xb78>
 80094c8:	4651      	mov	r1, sl
 80094ca:	2300      	movs	r3, #0
 80094cc:	220a      	movs	r2, #10
 80094ce:	4620      	mov	r0, r4
 80094d0:	f000 f922 	bl	8009718 <__multadd>
 80094d4:	45b8      	cmp	r8, r7
 80094d6:	4682      	mov	sl, r0
 80094d8:	f04f 0300 	mov.w	r3, #0
 80094dc:	f04f 020a 	mov.w	r2, #10
 80094e0:	4641      	mov	r1, r8
 80094e2:	4620      	mov	r0, r4
 80094e4:	d107      	bne.n	80094f6 <_dtoa_r+0xb1e>
 80094e6:	f000 f917 	bl	8009718 <__multadd>
 80094ea:	4680      	mov	r8, r0
 80094ec:	4607      	mov	r7, r0
 80094ee:	9b04      	ldr	r3, [sp, #16]
 80094f0:	3301      	adds	r3, #1
 80094f2:	9304      	str	r3, [sp, #16]
 80094f4:	e775      	b.n	80093e2 <_dtoa_r+0xa0a>
 80094f6:	f000 f90f 	bl	8009718 <__multadd>
 80094fa:	4639      	mov	r1, r7
 80094fc:	4680      	mov	r8, r0
 80094fe:	2300      	movs	r3, #0
 8009500:	220a      	movs	r2, #10
 8009502:	4620      	mov	r0, r4
 8009504:	f000 f908 	bl	8009718 <__multadd>
 8009508:	4607      	mov	r7, r0
 800950a:	e7f0      	b.n	80094ee <_dtoa_r+0xb16>
 800950c:	9b04      	ldr	r3, [sp, #16]
 800950e:	9301      	str	r3, [sp, #4]
 8009510:	9d00      	ldr	r5, [sp, #0]
 8009512:	4631      	mov	r1, r6
 8009514:	4650      	mov	r0, sl
 8009516:	f7ff f9d6 	bl	80088c6 <quorem>
 800951a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800951e:	9b00      	ldr	r3, [sp, #0]
 8009520:	f805 9b01 	strb.w	r9, [r5], #1
 8009524:	1aea      	subs	r2, r5, r3
 8009526:	9b01      	ldr	r3, [sp, #4]
 8009528:	4293      	cmp	r3, r2
 800952a:	dd07      	ble.n	800953c <_dtoa_r+0xb64>
 800952c:	4651      	mov	r1, sl
 800952e:	2300      	movs	r3, #0
 8009530:	220a      	movs	r2, #10
 8009532:	4620      	mov	r0, r4
 8009534:	f000 f8f0 	bl	8009718 <__multadd>
 8009538:	4682      	mov	sl, r0
 800953a:	e7ea      	b.n	8009512 <_dtoa_r+0xb3a>
 800953c:	9b01      	ldr	r3, [sp, #4]
 800953e:	2b00      	cmp	r3, #0
 8009540:	bfc8      	it	gt
 8009542:	461d      	movgt	r5, r3
 8009544:	9b00      	ldr	r3, [sp, #0]
 8009546:	bfd8      	it	le
 8009548:	2501      	movle	r5, #1
 800954a:	441d      	add	r5, r3
 800954c:	f04f 0800 	mov.w	r8, #0
 8009550:	4651      	mov	r1, sl
 8009552:	2201      	movs	r2, #1
 8009554:	4620      	mov	r0, r4
 8009556:	f000 fa8d 	bl	8009a74 <__lshift>
 800955a:	4631      	mov	r1, r6
 800955c:	4682      	mov	sl, r0
 800955e:	f000 faf5 	bl	8009b4c <__mcmp>
 8009562:	2800      	cmp	r0, #0
 8009564:	dc96      	bgt.n	8009494 <_dtoa_r+0xabc>
 8009566:	d102      	bne.n	800956e <_dtoa_r+0xb96>
 8009568:	f019 0f01 	tst.w	r9, #1
 800956c:	d192      	bne.n	8009494 <_dtoa_r+0xabc>
 800956e:	462b      	mov	r3, r5
 8009570:	461d      	mov	r5, r3
 8009572:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009576:	2a30      	cmp	r2, #48	; 0x30
 8009578:	d0fa      	beq.n	8009570 <_dtoa_r+0xb98>
 800957a:	e6dd      	b.n	8009338 <_dtoa_r+0x960>
 800957c:	9a00      	ldr	r2, [sp, #0]
 800957e:	429a      	cmp	r2, r3
 8009580:	d189      	bne.n	8009496 <_dtoa_r+0xabe>
 8009582:	f10b 0b01 	add.w	fp, fp, #1
 8009586:	2331      	movs	r3, #49	; 0x31
 8009588:	e796      	b.n	80094b8 <_dtoa_r+0xae0>
 800958a:	4b0a      	ldr	r3, [pc, #40]	; (80095b4 <_dtoa_r+0xbdc>)
 800958c:	f7ff ba99 	b.w	8008ac2 <_dtoa_r+0xea>
 8009590:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009592:	2b00      	cmp	r3, #0
 8009594:	f47f aa6d 	bne.w	8008a72 <_dtoa_r+0x9a>
 8009598:	4b07      	ldr	r3, [pc, #28]	; (80095b8 <_dtoa_r+0xbe0>)
 800959a:	f7ff ba92 	b.w	8008ac2 <_dtoa_r+0xea>
 800959e:	9b01      	ldr	r3, [sp, #4]
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	dcb5      	bgt.n	8009510 <_dtoa_r+0xb38>
 80095a4:	9b07      	ldr	r3, [sp, #28]
 80095a6:	2b02      	cmp	r3, #2
 80095a8:	f73f aeb1 	bgt.w	800930e <_dtoa_r+0x936>
 80095ac:	e7b0      	b.n	8009510 <_dtoa_r+0xb38>
 80095ae:	bf00      	nop
 80095b0:	0803daf0 	.word	0x0803daf0
 80095b4:	0803da50 	.word	0x0803da50
 80095b8:	0803da74 	.word	0x0803da74

080095bc <_free_r>:
 80095bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80095be:	2900      	cmp	r1, #0
 80095c0:	d044      	beq.n	800964c <_free_r+0x90>
 80095c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80095c6:	9001      	str	r0, [sp, #4]
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	f1a1 0404 	sub.w	r4, r1, #4
 80095ce:	bfb8      	it	lt
 80095d0:	18e4      	addlt	r4, r4, r3
 80095d2:	f7fe fb13 	bl	8007bfc <__malloc_lock>
 80095d6:	4a1e      	ldr	r2, [pc, #120]	; (8009650 <_free_r+0x94>)
 80095d8:	9801      	ldr	r0, [sp, #4]
 80095da:	6813      	ldr	r3, [r2, #0]
 80095dc:	b933      	cbnz	r3, 80095ec <_free_r+0x30>
 80095de:	6063      	str	r3, [r4, #4]
 80095e0:	6014      	str	r4, [r2, #0]
 80095e2:	b003      	add	sp, #12
 80095e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80095e8:	f7fe bb0e 	b.w	8007c08 <__malloc_unlock>
 80095ec:	42a3      	cmp	r3, r4
 80095ee:	d908      	bls.n	8009602 <_free_r+0x46>
 80095f0:	6825      	ldr	r5, [r4, #0]
 80095f2:	1961      	adds	r1, r4, r5
 80095f4:	428b      	cmp	r3, r1
 80095f6:	bf01      	itttt	eq
 80095f8:	6819      	ldreq	r1, [r3, #0]
 80095fa:	685b      	ldreq	r3, [r3, #4]
 80095fc:	1949      	addeq	r1, r1, r5
 80095fe:	6021      	streq	r1, [r4, #0]
 8009600:	e7ed      	b.n	80095de <_free_r+0x22>
 8009602:	461a      	mov	r2, r3
 8009604:	685b      	ldr	r3, [r3, #4]
 8009606:	b10b      	cbz	r3, 800960c <_free_r+0x50>
 8009608:	42a3      	cmp	r3, r4
 800960a:	d9fa      	bls.n	8009602 <_free_r+0x46>
 800960c:	6811      	ldr	r1, [r2, #0]
 800960e:	1855      	adds	r5, r2, r1
 8009610:	42a5      	cmp	r5, r4
 8009612:	d10b      	bne.n	800962c <_free_r+0x70>
 8009614:	6824      	ldr	r4, [r4, #0]
 8009616:	4421      	add	r1, r4
 8009618:	1854      	adds	r4, r2, r1
 800961a:	42a3      	cmp	r3, r4
 800961c:	6011      	str	r1, [r2, #0]
 800961e:	d1e0      	bne.n	80095e2 <_free_r+0x26>
 8009620:	681c      	ldr	r4, [r3, #0]
 8009622:	685b      	ldr	r3, [r3, #4]
 8009624:	6053      	str	r3, [r2, #4]
 8009626:	440c      	add	r4, r1
 8009628:	6014      	str	r4, [r2, #0]
 800962a:	e7da      	b.n	80095e2 <_free_r+0x26>
 800962c:	d902      	bls.n	8009634 <_free_r+0x78>
 800962e:	230c      	movs	r3, #12
 8009630:	6003      	str	r3, [r0, #0]
 8009632:	e7d6      	b.n	80095e2 <_free_r+0x26>
 8009634:	6825      	ldr	r5, [r4, #0]
 8009636:	1961      	adds	r1, r4, r5
 8009638:	428b      	cmp	r3, r1
 800963a:	bf04      	itt	eq
 800963c:	6819      	ldreq	r1, [r3, #0]
 800963e:	685b      	ldreq	r3, [r3, #4]
 8009640:	6063      	str	r3, [r4, #4]
 8009642:	bf04      	itt	eq
 8009644:	1949      	addeq	r1, r1, r5
 8009646:	6021      	streq	r1, [r4, #0]
 8009648:	6054      	str	r4, [r2, #4]
 800964a:	e7ca      	b.n	80095e2 <_free_r+0x26>
 800964c:	b003      	add	sp, #12
 800964e:	bd30      	pop	{r4, r5, pc}
 8009650:	2000172c 	.word	0x2000172c

08009654 <_Balloc>:
 8009654:	b570      	push	{r4, r5, r6, lr}
 8009656:	69c6      	ldr	r6, [r0, #28]
 8009658:	4604      	mov	r4, r0
 800965a:	460d      	mov	r5, r1
 800965c:	b976      	cbnz	r6, 800967c <_Balloc+0x28>
 800965e:	2010      	movs	r0, #16
 8009660:	f7fa f848 	bl	80036f4 <__wrap_malloc>
 8009664:	4602      	mov	r2, r0
 8009666:	61e0      	str	r0, [r4, #28]
 8009668:	b920      	cbnz	r0, 8009674 <_Balloc+0x20>
 800966a:	4b18      	ldr	r3, [pc, #96]	; (80096cc <_Balloc+0x78>)
 800966c:	4818      	ldr	r0, [pc, #96]	; (80096d0 <_Balloc+0x7c>)
 800966e:	216b      	movs	r1, #107	; 0x6b
 8009670:	f000 fd94 	bl	800a19c <__assert_func>
 8009674:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009678:	6006      	str	r6, [r0, #0]
 800967a:	60c6      	str	r6, [r0, #12]
 800967c:	69e6      	ldr	r6, [r4, #28]
 800967e:	68f3      	ldr	r3, [r6, #12]
 8009680:	b183      	cbz	r3, 80096a4 <_Balloc+0x50>
 8009682:	69e3      	ldr	r3, [r4, #28]
 8009684:	68db      	ldr	r3, [r3, #12]
 8009686:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800968a:	b9b8      	cbnz	r0, 80096bc <_Balloc+0x68>
 800968c:	2101      	movs	r1, #1
 800968e:	fa01 f605 	lsl.w	r6, r1, r5
 8009692:	1d72      	adds	r2, r6, #5
 8009694:	0092      	lsls	r2, r2, #2
 8009696:	4620      	mov	r0, r4
 8009698:	f000 fd9e 	bl	800a1d8 <_calloc_r>
 800969c:	b160      	cbz	r0, 80096b8 <_Balloc+0x64>
 800969e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80096a2:	e00e      	b.n	80096c2 <_Balloc+0x6e>
 80096a4:	2221      	movs	r2, #33	; 0x21
 80096a6:	2104      	movs	r1, #4
 80096a8:	4620      	mov	r0, r4
 80096aa:	f000 fd95 	bl	800a1d8 <_calloc_r>
 80096ae:	69e3      	ldr	r3, [r4, #28]
 80096b0:	60f0      	str	r0, [r6, #12]
 80096b2:	68db      	ldr	r3, [r3, #12]
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d1e4      	bne.n	8009682 <_Balloc+0x2e>
 80096b8:	2000      	movs	r0, #0
 80096ba:	bd70      	pop	{r4, r5, r6, pc}
 80096bc:	6802      	ldr	r2, [r0, #0]
 80096be:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80096c2:	2300      	movs	r3, #0
 80096c4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80096c8:	e7f7      	b.n	80096ba <_Balloc+0x66>
 80096ca:	bf00      	nop
 80096cc:	0803da81 	.word	0x0803da81
 80096d0:	0803db01 	.word	0x0803db01

080096d4 <_Bfree>:
 80096d4:	b570      	push	{r4, r5, r6, lr}
 80096d6:	69c6      	ldr	r6, [r0, #28]
 80096d8:	4605      	mov	r5, r0
 80096da:	460c      	mov	r4, r1
 80096dc:	b976      	cbnz	r6, 80096fc <_Bfree+0x28>
 80096de:	2010      	movs	r0, #16
 80096e0:	f7fa f808 	bl	80036f4 <__wrap_malloc>
 80096e4:	4602      	mov	r2, r0
 80096e6:	61e8      	str	r0, [r5, #28]
 80096e8:	b920      	cbnz	r0, 80096f4 <_Bfree+0x20>
 80096ea:	4b09      	ldr	r3, [pc, #36]	; (8009710 <_Bfree+0x3c>)
 80096ec:	4809      	ldr	r0, [pc, #36]	; (8009714 <_Bfree+0x40>)
 80096ee:	218f      	movs	r1, #143	; 0x8f
 80096f0:	f000 fd54 	bl	800a19c <__assert_func>
 80096f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80096f8:	6006      	str	r6, [r0, #0]
 80096fa:	60c6      	str	r6, [r0, #12]
 80096fc:	b13c      	cbz	r4, 800970e <_Bfree+0x3a>
 80096fe:	69eb      	ldr	r3, [r5, #28]
 8009700:	6862      	ldr	r2, [r4, #4]
 8009702:	68db      	ldr	r3, [r3, #12]
 8009704:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009708:	6021      	str	r1, [r4, #0]
 800970a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800970e:	bd70      	pop	{r4, r5, r6, pc}
 8009710:	0803da81 	.word	0x0803da81
 8009714:	0803db01 	.word	0x0803db01

08009718 <__multadd>:
 8009718:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800971c:	690d      	ldr	r5, [r1, #16]
 800971e:	4607      	mov	r7, r0
 8009720:	460c      	mov	r4, r1
 8009722:	461e      	mov	r6, r3
 8009724:	f101 0c14 	add.w	ip, r1, #20
 8009728:	2000      	movs	r0, #0
 800972a:	f8dc 3000 	ldr.w	r3, [ip]
 800972e:	b299      	uxth	r1, r3
 8009730:	fb02 6101 	mla	r1, r2, r1, r6
 8009734:	0c1e      	lsrs	r6, r3, #16
 8009736:	0c0b      	lsrs	r3, r1, #16
 8009738:	fb02 3306 	mla	r3, r2, r6, r3
 800973c:	b289      	uxth	r1, r1
 800973e:	3001      	adds	r0, #1
 8009740:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009744:	4285      	cmp	r5, r0
 8009746:	f84c 1b04 	str.w	r1, [ip], #4
 800974a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800974e:	dcec      	bgt.n	800972a <__multadd+0x12>
 8009750:	b30e      	cbz	r6, 8009796 <__multadd+0x7e>
 8009752:	68a3      	ldr	r3, [r4, #8]
 8009754:	42ab      	cmp	r3, r5
 8009756:	dc19      	bgt.n	800978c <__multadd+0x74>
 8009758:	6861      	ldr	r1, [r4, #4]
 800975a:	4638      	mov	r0, r7
 800975c:	3101      	adds	r1, #1
 800975e:	f7ff ff79 	bl	8009654 <_Balloc>
 8009762:	4680      	mov	r8, r0
 8009764:	b928      	cbnz	r0, 8009772 <__multadd+0x5a>
 8009766:	4602      	mov	r2, r0
 8009768:	4b0c      	ldr	r3, [pc, #48]	; (800979c <__multadd+0x84>)
 800976a:	480d      	ldr	r0, [pc, #52]	; (80097a0 <__multadd+0x88>)
 800976c:	21ba      	movs	r1, #186	; 0xba
 800976e:	f000 fd15 	bl	800a19c <__assert_func>
 8009772:	6922      	ldr	r2, [r4, #16]
 8009774:	3202      	adds	r2, #2
 8009776:	f104 010c 	add.w	r1, r4, #12
 800977a:	0092      	lsls	r2, r2, #2
 800977c:	300c      	adds	r0, #12
 800977e:	f7ff f894 	bl	80088aa <memcpy>
 8009782:	4621      	mov	r1, r4
 8009784:	4638      	mov	r0, r7
 8009786:	f7ff ffa5 	bl	80096d4 <_Bfree>
 800978a:	4644      	mov	r4, r8
 800978c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009790:	3501      	adds	r5, #1
 8009792:	615e      	str	r6, [r3, #20]
 8009794:	6125      	str	r5, [r4, #16]
 8009796:	4620      	mov	r0, r4
 8009798:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800979c:	0803daf0 	.word	0x0803daf0
 80097a0:	0803db01 	.word	0x0803db01

080097a4 <__hi0bits>:
 80097a4:	0c03      	lsrs	r3, r0, #16
 80097a6:	041b      	lsls	r3, r3, #16
 80097a8:	b9d3      	cbnz	r3, 80097e0 <__hi0bits+0x3c>
 80097aa:	0400      	lsls	r0, r0, #16
 80097ac:	2310      	movs	r3, #16
 80097ae:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80097b2:	bf04      	itt	eq
 80097b4:	0200      	lsleq	r0, r0, #8
 80097b6:	3308      	addeq	r3, #8
 80097b8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80097bc:	bf04      	itt	eq
 80097be:	0100      	lsleq	r0, r0, #4
 80097c0:	3304      	addeq	r3, #4
 80097c2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80097c6:	bf04      	itt	eq
 80097c8:	0080      	lsleq	r0, r0, #2
 80097ca:	3302      	addeq	r3, #2
 80097cc:	2800      	cmp	r0, #0
 80097ce:	db05      	blt.n	80097dc <__hi0bits+0x38>
 80097d0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80097d4:	f103 0301 	add.w	r3, r3, #1
 80097d8:	bf08      	it	eq
 80097da:	2320      	moveq	r3, #32
 80097dc:	4618      	mov	r0, r3
 80097de:	4770      	bx	lr
 80097e0:	2300      	movs	r3, #0
 80097e2:	e7e4      	b.n	80097ae <__hi0bits+0xa>

080097e4 <__lo0bits>:
 80097e4:	6803      	ldr	r3, [r0, #0]
 80097e6:	f013 0207 	ands.w	r2, r3, #7
 80097ea:	d00c      	beq.n	8009806 <__lo0bits+0x22>
 80097ec:	07d9      	lsls	r1, r3, #31
 80097ee:	d422      	bmi.n	8009836 <__lo0bits+0x52>
 80097f0:	079a      	lsls	r2, r3, #30
 80097f2:	bf49      	itett	mi
 80097f4:	085b      	lsrmi	r3, r3, #1
 80097f6:	089b      	lsrpl	r3, r3, #2
 80097f8:	6003      	strmi	r3, [r0, #0]
 80097fa:	2201      	movmi	r2, #1
 80097fc:	bf5c      	itt	pl
 80097fe:	6003      	strpl	r3, [r0, #0]
 8009800:	2202      	movpl	r2, #2
 8009802:	4610      	mov	r0, r2
 8009804:	4770      	bx	lr
 8009806:	b299      	uxth	r1, r3
 8009808:	b909      	cbnz	r1, 800980e <__lo0bits+0x2a>
 800980a:	0c1b      	lsrs	r3, r3, #16
 800980c:	2210      	movs	r2, #16
 800980e:	b2d9      	uxtb	r1, r3
 8009810:	b909      	cbnz	r1, 8009816 <__lo0bits+0x32>
 8009812:	3208      	adds	r2, #8
 8009814:	0a1b      	lsrs	r3, r3, #8
 8009816:	0719      	lsls	r1, r3, #28
 8009818:	bf04      	itt	eq
 800981a:	091b      	lsreq	r3, r3, #4
 800981c:	3204      	addeq	r2, #4
 800981e:	0799      	lsls	r1, r3, #30
 8009820:	bf04      	itt	eq
 8009822:	089b      	lsreq	r3, r3, #2
 8009824:	3202      	addeq	r2, #2
 8009826:	07d9      	lsls	r1, r3, #31
 8009828:	d403      	bmi.n	8009832 <__lo0bits+0x4e>
 800982a:	085b      	lsrs	r3, r3, #1
 800982c:	f102 0201 	add.w	r2, r2, #1
 8009830:	d003      	beq.n	800983a <__lo0bits+0x56>
 8009832:	6003      	str	r3, [r0, #0]
 8009834:	e7e5      	b.n	8009802 <__lo0bits+0x1e>
 8009836:	2200      	movs	r2, #0
 8009838:	e7e3      	b.n	8009802 <__lo0bits+0x1e>
 800983a:	2220      	movs	r2, #32
 800983c:	e7e1      	b.n	8009802 <__lo0bits+0x1e>
	...

08009840 <__i2b>:
 8009840:	b510      	push	{r4, lr}
 8009842:	460c      	mov	r4, r1
 8009844:	2101      	movs	r1, #1
 8009846:	f7ff ff05 	bl	8009654 <_Balloc>
 800984a:	4602      	mov	r2, r0
 800984c:	b928      	cbnz	r0, 800985a <__i2b+0x1a>
 800984e:	4b05      	ldr	r3, [pc, #20]	; (8009864 <__i2b+0x24>)
 8009850:	4805      	ldr	r0, [pc, #20]	; (8009868 <__i2b+0x28>)
 8009852:	f240 1145 	movw	r1, #325	; 0x145
 8009856:	f000 fca1 	bl	800a19c <__assert_func>
 800985a:	2301      	movs	r3, #1
 800985c:	6144      	str	r4, [r0, #20]
 800985e:	6103      	str	r3, [r0, #16]
 8009860:	bd10      	pop	{r4, pc}
 8009862:	bf00      	nop
 8009864:	0803daf0 	.word	0x0803daf0
 8009868:	0803db01 	.word	0x0803db01

0800986c <__multiply>:
 800986c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009870:	4691      	mov	r9, r2
 8009872:	690a      	ldr	r2, [r1, #16]
 8009874:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009878:	429a      	cmp	r2, r3
 800987a:	bfb8      	it	lt
 800987c:	460b      	movlt	r3, r1
 800987e:	460c      	mov	r4, r1
 8009880:	bfbc      	itt	lt
 8009882:	464c      	movlt	r4, r9
 8009884:	4699      	movlt	r9, r3
 8009886:	6927      	ldr	r7, [r4, #16]
 8009888:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800988c:	68a3      	ldr	r3, [r4, #8]
 800988e:	6861      	ldr	r1, [r4, #4]
 8009890:	eb07 060a 	add.w	r6, r7, sl
 8009894:	42b3      	cmp	r3, r6
 8009896:	b085      	sub	sp, #20
 8009898:	bfb8      	it	lt
 800989a:	3101      	addlt	r1, #1
 800989c:	f7ff feda 	bl	8009654 <_Balloc>
 80098a0:	b930      	cbnz	r0, 80098b0 <__multiply+0x44>
 80098a2:	4602      	mov	r2, r0
 80098a4:	4b44      	ldr	r3, [pc, #272]	; (80099b8 <__multiply+0x14c>)
 80098a6:	4845      	ldr	r0, [pc, #276]	; (80099bc <__multiply+0x150>)
 80098a8:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80098ac:	f000 fc76 	bl	800a19c <__assert_func>
 80098b0:	f100 0514 	add.w	r5, r0, #20
 80098b4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80098b8:	462b      	mov	r3, r5
 80098ba:	2200      	movs	r2, #0
 80098bc:	4543      	cmp	r3, r8
 80098be:	d321      	bcc.n	8009904 <__multiply+0x98>
 80098c0:	f104 0314 	add.w	r3, r4, #20
 80098c4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80098c8:	f109 0314 	add.w	r3, r9, #20
 80098cc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80098d0:	9202      	str	r2, [sp, #8]
 80098d2:	1b3a      	subs	r2, r7, r4
 80098d4:	3a15      	subs	r2, #21
 80098d6:	f022 0203 	bic.w	r2, r2, #3
 80098da:	3204      	adds	r2, #4
 80098dc:	f104 0115 	add.w	r1, r4, #21
 80098e0:	428f      	cmp	r7, r1
 80098e2:	bf38      	it	cc
 80098e4:	2204      	movcc	r2, #4
 80098e6:	9201      	str	r2, [sp, #4]
 80098e8:	9a02      	ldr	r2, [sp, #8]
 80098ea:	9303      	str	r3, [sp, #12]
 80098ec:	429a      	cmp	r2, r3
 80098ee:	d80c      	bhi.n	800990a <__multiply+0x9e>
 80098f0:	2e00      	cmp	r6, #0
 80098f2:	dd03      	ble.n	80098fc <__multiply+0x90>
 80098f4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d05b      	beq.n	80099b4 <__multiply+0x148>
 80098fc:	6106      	str	r6, [r0, #16]
 80098fe:	b005      	add	sp, #20
 8009900:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009904:	f843 2b04 	str.w	r2, [r3], #4
 8009908:	e7d8      	b.n	80098bc <__multiply+0x50>
 800990a:	f8b3 a000 	ldrh.w	sl, [r3]
 800990e:	f1ba 0f00 	cmp.w	sl, #0
 8009912:	d024      	beq.n	800995e <__multiply+0xf2>
 8009914:	f104 0e14 	add.w	lr, r4, #20
 8009918:	46a9      	mov	r9, r5
 800991a:	f04f 0c00 	mov.w	ip, #0
 800991e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009922:	f8d9 1000 	ldr.w	r1, [r9]
 8009926:	fa1f fb82 	uxth.w	fp, r2
 800992a:	b289      	uxth	r1, r1
 800992c:	fb0a 110b 	mla	r1, sl, fp, r1
 8009930:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009934:	f8d9 2000 	ldr.w	r2, [r9]
 8009938:	4461      	add	r1, ip
 800993a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800993e:	fb0a c20b 	mla	r2, sl, fp, ip
 8009942:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009946:	b289      	uxth	r1, r1
 8009948:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800994c:	4577      	cmp	r7, lr
 800994e:	f849 1b04 	str.w	r1, [r9], #4
 8009952:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009956:	d8e2      	bhi.n	800991e <__multiply+0xb2>
 8009958:	9a01      	ldr	r2, [sp, #4]
 800995a:	f845 c002 	str.w	ip, [r5, r2]
 800995e:	9a03      	ldr	r2, [sp, #12]
 8009960:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009964:	3304      	adds	r3, #4
 8009966:	f1b9 0f00 	cmp.w	r9, #0
 800996a:	d021      	beq.n	80099b0 <__multiply+0x144>
 800996c:	6829      	ldr	r1, [r5, #0]
 800996e:	f104 0c14 	add.w	ip, r4, #20
 8009972:	46ae      	mov	lr, r5
 8009974:	f04f 0a00 	mov.w	sl, #0
 8009978:	f8bc b000 	ldrh.w	fp, [ip]
 800997c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009980:	fb09 220b 	mla	r2, r9, fp, r2
 8009984:	4452      	add	r2, sl
 8009986:	b289      	uxth	r1, r1
 8009988:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800998c:	f84e 1b04 	str.w	r1, [lr], #4
 8009990:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009994:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009998:	f8be 1000 	ldrh.w	r1, [lr]
 800999c:	fb09 110a 	mla	r1, r9, sl, r1
 80099a0:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80099a4:	4567      	cmp	r7, ip
 80099a6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80099aa:	d8e5      	bhi.n	8009978 <__multiply+0x10c>
 80099ac:	9a01      	ldr	r2, [sp, #4]
 80099ae:	50a9      	str	r1, [r5, r2]
 80099b0:	3504      	adds	r5, #4
 80099b2:	e799      	b.n	80098e8 <__multiply+0x7c>
 80099b4:	3e01      	subs	r6, #1
 80099b6:	e79b      	b.n	80098f0 <__multiply+0x84>
 80099b8:	0803daf0 	.word	0x0803daf0
 80099bc:	0803db01 	.word	0x0803db01

080099c0 <__pow5mult>:
 80099c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80099c4:	4615      	mov	r5, r2
 80099c6:	f012 0203 	ands.w	r2, r2, #3
 80099ca:	4606      	mov	r6, r0
 80099cc:	460f      	mov	r7, r1
 80099ce:	d007      	beq.n	80099e0 <__pow5mult+0x20>
 80099d0:	4c25      	ldr	r4, [pc, #148]	; (8009a68 <__pow5mult+0xa8>)
 80099d2:	3a01      	subs	r2, #1
 80099d4:	2300      	movs	r3, #0
 80099d6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80099da:	f7ff fe9d 	bl	8009718 <__multadd>
 80099de:	4607      	mov	r7, r0
 80099e0:	10ad      	asrs	r5, r5, #2
 80099e2:	d03d      	beq.n	8009a60 <__pow5mult+0xa0>
 80099e4:	69f4      	ldr	r4, [r6, #28]
 80099e6:	b97c      	cbnz	r4, 8009a08 <__pow5mult+0x48>
 80099e8:	2010      	movs	r0, #16
 80099ea:	f7f9 fe83 	bl	80036f4 <__wrap_malloc>
 80099ee:	4602      	mov	r2, r0
 80099f0:	61f0      	str	r0, [r6, #28]
 80099f2:	b928      	cbnz	r0, 8009a00 <__pow5mult+0x40>
 80099f4:	4b1d      	ldr	r3, [pc, #116]	; (8009a6c <__pow5mult+0xac>)
 80099f6:	481e      	ldr	r0, [pc, #120]	; (8009a70 <__pow5mult+0xb0>)
 80099f8:	f240 11b3 	movw	r1, #435	; 0x1b3
 80099fc:	f000 fbce 	bl	800a19c <__assert_func>
 8009a00:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009a04:	6004      	str	r4, [r0, #0]
 8009a06:	60c4      	str	r4, [r0, #12]
 8009a08:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8009a0c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009a10:	b94c      	cbnz	r4, 8009a26 <__pow5mult+0x66>
 8009a12:	f240 2171 	movw	r1, #625	; 0x271
 8009a16:	4630      	mov	r0, r6
 8009a18:	f7ff ff12 	bl	8009840 <__i2b>
 8009a1c:	2300      	movs	r3, #0
 8009a1e:	f8c8 0008 	str.w	r0, [r8, #8]
 8009a22:	4604      	mov	r4, r0
 8009a24:	6003      	str	r3, [r0, #0]
 8009a26:	f04f 0900 	mov.w	r9, #0
 8009a2a:	07eb      	lsls	r3, r5, #31
 8009a2c:	d50a      	bpl.n	8009a44 <__pow5mult+0x84>
 8009a2e:	4639      	mov	r1, r7
 8009a30:	4622      	mov	r2, r4
 8009a32:	4630      	mov	r0, r6
 8009a34:	f7ff ff1a 	bl	800986c <__multiply>
 8009a38:	4639      	mov	r1, r7
 8009a3a:	4680      	mov	r8, r0
 8009a3c:	4630      	mov	r0, r6
 8009a3e:	f7ff fe49 	bl	80096d4 <_Bfree>
 8009a42:	4647      	mov	r7, r8
 8009a44:	106d      	asrs	r5, r5, #1
 8009a46:	d00b      	beq.n	8009a60 <__pow5mult+0xa0>
 8009a48:	6820      	ldr	r0, [r4, #0]
 8009a4a:	b938      	cbnz	r0, 8009a5c <__pow5mult+0x9c>
 8009a4c:	4622      	mov	r2, r4
 8009a4e:	4621      	mov	r1, r4
 8009a50:	4630      	mov	r0, r6
 8009a52:	f7ff ff0b 	bl	800986c <__multiply>
 8009a56:	6020      	str	r0, [r4, #0]
 8009a58:	f8c0 9000 	str.w	r9, [r0]
 8009a5c:	4604      	mov	r4, r0
 8009a5e:	e7e4      	b.n	8009a2a <__pow5mult+0x6a>
 8009a60:	4638      	mov	r0, r7
 8009a62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a66:	bf00      	nop
 8009a68:	0803dc50 	.word	0x0803dc50
 8009a6c:	0803da81 	.word	0x0803da81
 8009a70:	0803db01 	.word	0x0803db01

08009a74 <__lshift>:
 8009a74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a78:	460c      	mov	r4, r1
 8009a7a:	6849      	ldr	r1, [r1, #4]
 8009a7c:	6923      	ldr	r3, [r4, #16]
 8009a7e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009a82:	68a3      	ldr	r3, [r4, #8]
 8009a84:	4607      	mov	r7, r0
 8009a86:	4691      	mov	r9, r2
 8009a88:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009a8c:	f108 0601 	add.w	r6, r8, #1
 8009a90:	42b3      	cmp	r3, r6
 8009a92:	db0b      	blt.n	8009aac <__lshift+0x38>
 8009a94:	4638      	mov	r0, r7
 8009a96:	f7ff fddd 	bl	8009654 <_Balloc>
 8009a9a:	4605      	mov	r5, r0
 8009a9c:	b948      	cbnz	r0, 8009ab2 <__lshift+0x3e>
 8009a9e:	4602      	mov	r2, r0
 8009aa0:	4b28      	ldr	r3, [pc, #160]	; (8009b44 <__lshift+0xd0>)
 8009aa2:	4829      	ldr	r0, [pc, #164]	; (8009b48 <__lshift+0xd4>)
 8009aa4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8009aa8:	f000 fb78 	bl	800a19c <__assert_func>
 8009aac:	3101      	adds	r1, #1
 8009aae:	005b      	lsls	r3, r3, #1
 8009ab0:	e7ee      	b.n	8009a90 <__lshift+0x1c>
 8009ab2:	2300      	movs	r3, #0
 8009ab4:	f100 0114 	add.w	r1, r0, #20
 8009ab8:	f100 0210 	add.w	r2, r0, #16
 8009abc:	4618      	mov	r0, r3
 8009abe:	4553      	cmp	r3, sl
 8009ac0:	db33      	blt.n	8009b2a <__lshift+0xb6>
 8009ac2:	6920      	ldr	r0, [r4, #16]
 8009ac4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009ac8:	f104 0314 	add.w	r3, r4, #20
 8009acc:	f019 091f 	ands.w	r9, r9, #31
 8009ad0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009ad4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009ad8:	d02b      	beq.n	8009b32 <__lshift+0xbe>
 8009ada:	f1c9 0e20 	rsb	lr, r9, #32
 8009ade:	468a      	mov	sl, r1
 8009ae0:	2200      	movs	r2, #0
 8009ae2:	6818      	ldr	r0, [r3, #0]
 8009ae4:	fa00 f009 	lsl.w	r0, r0, r9
 8009ae8:	4310      	orrs	r0, r2
 8009aea:	f84a 0b04 	str.w	r0, [sl], #4
 8009aee:	f853 2b04 	ldr.w	r2, [r3], #4
 8009af2:	459c      	cmp	ip, r3
 8009af4:	fa22 f20e 	lsr.w	r2, r2, lr
 8009af8:	d8f3      	bhi.n	8009ae2 <__lshift+0x6e>
 8009afa:	ebac 0304 	sub.w	r3, ip, r4
 8009afe:	3b15      	subs	r3, #21
 8009b00:	f023 0303 	bic.w	r3, r3, #3
 8009b04:	3304      	adds	r3, #4
 8009b06:	f104 0015 	add.w	r0, r4, #21
 8009b0a:	4584      	cmp	ip, r0
 8009b0c:	bf38      	it	cc
 8009b0e:	2304      	movcc	r3, #4
 8009b10:	50ca      	str	r2, [r1, r3]
 8009b12:	b10a      	cbz	r2, 8009b18 <__lshift+0xa4>
 8009b14:	f108 0602 	add.w	r6, r8, #2
 8009b18:	3e01      	subs	r6, #1
 8009b1a:	4638      	mov	r0, r7
 8009b1c:	612e      	str	r6, [r5, #16]
 8009b1e:	4621      	mov	r1, r4
 8009b20:	f7ff fdd8 	bl	80096d4 <_Bfree>
 8009b24:	4628      	mov	r0, r5
 8009b26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b2a:	f842 0f04 	str.w	r0, [r2, #4]!
 8009b2e:	3301      	adds	r3, #1
 8009b30:	e7c5      	b.n	8009abe <__lshift+0x4a>
 8009b32:	3904      	subs	r1, #4
 8009b34:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b38:	f841 2f04 	str.w	r2, [r1, #4]!
 8009b3c:	459c      	cmp	ip, r3
 8009b3e:	d8f9      	bhi.n	8009b34 <__lshift+0xc0>
 8009b40:	e7ea      	b.n	8009b18 <__lshift+0xa4>
 8009b42:	bf00      	nop
 8009b44:	0803daf0 	.word	0x0803daf0
 8009b48:	0803db01 	.word	0x0803db01

08009b4c <__mcmp>:
 8009b4c:	b530      	push	{r4, r5, lr}
 8009b4e:	6902      	ldr	r2, [r0, #16]
 8009b50:	690c      	ldr	r4, [r1, #16]
 8009b52:	1b12      	subs	r2, r2, r4
 8009b54:	d10e      	bne.n	8009b74 <__mcmp+0x28>
 8009b56:	f100 0314 	add.w	r3, r0, #20
 8009b5a:	3114      	adds	r1, #20
 8009b5c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009b60:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009b64:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009b68:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009b6c:	42a5      	cmp	r5, r4
 8009b6e:	d003      	beq.n	8009b78 <__mcmp+0x2c>
 8009b70:	d305      	bcc.n	8009b7e <__mcmp+0x32>
 8009b72:	2201      	movs	r2, #1
 8009b74:	4610      	mov	r0, r2
 8009b76:	bd30      	pop	{r4, r5, pc}
 8009b78:	4283      	cmp	r3, r0
 8009b7a:	d3f3      	bcc.n	8009b64 <__mcmp+0x18>
 8009b7c:	e7fa      	b.n	8009b74 <__mcmp+0x28>
 8009b7e:	f04f 32ff 	mov.w	r2, #4294967295
 8009b82:	e7f7      	b.n	8009b74 <__mcmp+0x28>

08009b84 <__mdiff>:
 8009b84:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b88:	460c      	mov	r4, r1
 8009b8a:	4606      	mov	r6, r0
 8009b8c:	4611      	mov	r1, r2
 8009b8e:	4620      	mov	r0, r4
 8009b90:	4690      	mov	r8, r2
 8009b92:	f7ff ffdb 	bl	8009b4c <__mcmp>
 8009b96:	1e05      	subs	r5, r0, #0
 8009b98:	d110      	bne.n	8009bbc <__mdiff+0x38>
 8009b9a:	4629      	mov	r1, r5
 8009b9c:	4630      	mov	r0, r6
 8009b9e:	f7ff fd59 	bl	8009654 <_Balloc>
 8009ba2:	b930      	cbnz	r0, 8009bb2 <__mdiff+0x2e>
 8009ba4:	4b3a      	ldr	r3, [pc, #232]	; (8009c90 <__mdiff+0x10c>)
 8009ba6:	4602      	mov	r2, r0
 8009ba8:	f240 2137 	movw	r1, #567	; 0x237
 8009bac:	4839      	ldr	r0, [pc, #228]	; (8009c94 <__mdiff+0x110>)
 8009bae:	f000 faf5 	bl	800a19c <__assert_func>
 8009bb2:	2301      	movs	r3, #1
 8009bb4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009bb8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bbc:	bfa4      	itt	ge
 8009bbe:	4643      	movge	r3, r8
 8009bc0:	46a0      	movge	r8, r4
 8009bc2:	4630      	mov	r0, r6
 8009bc4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009bc8:	bfa6      	itte	ge
 8009bca:	461c      	movge	r4, r3
 8009bcc:	2500      	movge	r5, #0
 8009bce:	2501      	movlt	r5, #1
 8009bd0:	f7ff fd40 	bl	8009654 <_Balloc>
 8009bd4:	b920      	cbnz	r0, 8009be0 <__mdiff+0x5c>
 8009bd6:	4b2e      	ldr	r3, [pc, #184]	; (8009c90 <__mdiff+0x10c>)
 8009bd8:	4602      	mov	r2, r0
 8009bda:	f240 2145 	movw	r1, #581	; 0x245
 8009bde:	e7e5      	b.n	8009bac <__mdiff+0x28>
 8009be0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009be4:	6926      	ldr	r6, [r4, #16]
 8009be6:	60c5      	str	r5, [r0, #12]
 8009be8:	f104 0914 	add.w	r9, r4, #20
 8009bec:	f108 0514 	add.w	r5, r8, #20
 8009bf0:	f100 0e14 	add.w	lr, r0, #20
 8009bf4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009bf8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009bfc:	f108 0210 	add.w	r2, r8, #16
 8009c00:	46f2      	mov	sl, lr
 8009c02:	2100      	movs	r1, #0
 8009c04:	f859 3b04 	ldr.w	r3, [r9], #4
 8009c08:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009c0c:	fa11 f88b 	uxtah	r8, r1, fp
 8009c10:	b299      	uxth	r1, r3
 8009c12:	0c1b      	lsrs	r3, r3, #16
 8009c14:	eba8 0801 	sub.w	r8, r8, r1
 8009c18:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009c1c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009c20:	fa1f f888 	uxth.w	r8, r8
 8009c24:	1419      	asrs	r1, r3, #16
 8009c26:	454e      	cmp	r6, r9
 8009c28:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009c2c:	f84a 3b04 	str.w	r3, [sl], #4
 8009c30:	d8e8      	bhi.n	8009c04 <__mdiff+0x80>
 8009c32:	1b33      	subs	r3, r6, r4
 8009c34:	3b15      	subs	r3, #21
 8009c36:	f023 0303 	bic.w	r3, r3, #3
 8009c3a:	3304      	adds	r3, #4
 8009c3c:	3415      	adds	r4, #21
 8009c3e:	42a6      	cmp	r6, r4
 8009c40:	bf38      	it	cc
 8009c42:	2304      	movcc	r3, #4
 8009c44:	441d      	add	r5, r3
 8009c46:	4473      	add	r3, lr
 8009c48:	469e      	mov	lr, r3
 8009c4a:	462e      	mov	r6, r5
 8009c4c:	4566      	cmp	r6, ip
 8009c4e:	d30e      	bcc.n	8009c6e <__mdiff+0xea>
 8009c50:	f10c 0203 	add.w	r2, ip, #3
 8009c54:	1b52      	subs	r2, r2, r5
 8009c56:	f022 0203 	bic.w	r2, r2, #3
 8009c5a:	3d03      	subs	r5, #3
 8009c5c:	45ac      	cmp	ip, r5
 8009c5e:	bf38      	it	cc
 8009c60:	2200      	movcc	r2, #0
 8009c62:	4413      	add	r3, r2
 8009c64:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8009c68:	b17a      	cbz	r2, 8009c8a <__mdiff+0x106>
 8009c6a:	6107      	str	r7, [r0, #16]
 8009c6c:	e7a4      	b.n	8009bb8 <__mdiff+0x34>
 8009c6e:	f856 8b04 	ldr.w	r8, [r6], #4
 8009c72:	fa11 f288 	uxtah	r2, r1, r8
 8009c76:	1414      	asrs	r4, r2, #16
 8009c78:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009c7c:	b292      	uxth	r2, r2
 8009c7e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009c82:	f84e 2b04 	str.w	r2, [lr], #4
 8009c86:	1421      	asrs	r1, r4, #16
 8009c88:	e7e0      	b.n	8009c4c <__mdiff+0xc8>
 8009c8a:	3f01      	subs	r7, #1
 8009c8c:	e7ea      	b.n	8009c64 <__mdiff+0xe0>
 8009c8e:	bf00      	nop
 8009c90:	0803daf0 	.word	0x0803daf0
 8009c94:	0803db01 	.word	0x0803db01

08009c98 <__d2b>:
 8009c98:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009c9c:	460f      	mov	r7, r1
 8009c9e:	2101      	movs	r1, #1
 8009ca0:	ec59 8b10 	vmov	r8, r9, d0
 8009ca4:	4616      	mov	r6, r2
 8009ca6:	f7ff fcd5 	bl	8009654 <_Balloc>
 8009caa:	4604      	mov	r4, r0
 8009cac:	b930      	cbnz	r0, 8009cbc <__d2b+0x24>
 8009cae:	4602      	mov	r2, r0
 8009cb0:	4b24      	ldr	r3, [pc, #144]	; (8009d44 <__d2b+0xac>)
 8009cb2:	4825      	ldr	r0, [pc, #148]	; (8009d48 <__d2b+0xb0>)
 8009cb4:	f240 310f 	movw	r1, #783	; 0x30f
 8009cb8:	f000 fa70 	bl	800a19c <__assert_func>
 8009cbc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009cc0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009cc4:	bb2d      	cbnz	r5, 8009d12 <__d2b+0x7a>
 8009cc6:	9301      	str	r3, [sp, #4]
 8009cc8:	f1b8 0300 	subs.w	r3, r8, #0
 8009ccc:	d026      	beq.n	8009d1c <__d2b+0x84>
 8009cce:	4668      	mov	r0, sp
 8009cd0:	9300      	str	r3, [sp, #0]
 8009cd2:	f7ff fd87 	bl	80097e4 <__lo0bits>
 8009cd6:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009cda:	b1e8      	cbz	r0, 8009d18 <__d2b+0x80>
 8009cdc:	f1c0 0320 	rsb	r3, r0, #32
 8009ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8009ce4:	430b      	orrs	r3, r1
 8009ce6:	40c2      	lsrs	r2, r0
 8009ce8:	6163      	str	r3, [r4, #20]
 8009cea:	9201      	str	r2, [sp, #4]
 8009cec:	9b01      	ldr	r3, [sp, #4]
 8009cee:	61a3      	str	r3, [r4, #24]
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	bf14      	ite	ne
 8009cf4:	2202      	movne	r2, #2
 8009cf6:	2201      	moveq	r2, #1
 8009cf8:	6122      	str	r2, [r4, #16]
 8009cfa:	b1bd      	cbz	r5, 8009d2c <__d2b+0x94>
 8009cfc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009d00:	4405      	add	r5, r0
 8009d02:	603d      	str	r5, [r7, #0]
 8009d04:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009d08:	6030      	str	r0, [r6, #0]
 8009d0a:	4620      	mov	r0, r4
 8009d0c:	b003      	add	sp, #12
 8009d0e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009d12:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009d16:	e7d6      	b.n	8009cc6 <__d2b+0x2e>
 8009d18:	6161      	str	r1, [r4, #20]
 8009d1a:	e7e7      	b.n	8009cec <__d2b+0x54>
 8009d1c:	a801      	add	r0, sp, #4
 8009d1e:	f7ff fd61 	bl	80097e4 <__lo0bits>
 8009d22:	9b01      	ldr	r3, [sp, #4]
 8009d24:	6163      	str	r3, [r4, #20]
 8009d26:	3020      	adds	r0, #32
 8009d28:	2201      	movs	r2, #1
 8009d2a:	e7e5      	b.n	8009cf8 <__d2b+0x60>
 8009d2c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009d30:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009d34:	6038      	str	r0, [r7, #0]
 8009d36:	6918      	ldr	r0, [r3, #16]
 8009d38:	f7ff fd34 	bl	80097a4 <__hi0bits>
 8009d3c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009d40:	e7e2      	b.n	8009d08 <__d2b+0x70>
 8009d42:	bf00      	nop
 8009d44:	0803daf0 	.word	0x0803daf0
 8009d48:	0803db01 	.word	0x0803db01

08009d4c <_malloc_usable_size_r>:
 8009d4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009d50:	1f18      	subs	r0, r3, #4
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	bfbc      	itt	lt
 8009d56:	580b      	ldrlt	r3, [r1, r0]
 8009d58:	18c0      	addlt	r0, r0, r3
 8009d5a:	4770      	bx	lr

08009d5c <__ssputs_r>:
 8009d5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d60:	688e      	ldr	r6, [r1, #8]
 8009d62:	461f      	mov	r7, r3
 8009d64:	42be      	cmp	r6, r7
 8009d66:	680b      	ldr	r3, [r1, #0]
 8009d68:	4682      	mov	sl, r0
 8009d6a:	460c      	mov	r4, r1
 8009d6c:	4690      	mov	r8, r2
 8009d6e:	d82c      	bhi.n	8009dca <__ssputs_r+0x6e>
 8009d70:	898a      	ldrh	r2, [r1, #12]
 8009d72:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009d76:	d026      	beq.n	8009dc6 <__ssputs_r+0x6a>
 8009d78:	6965      	ldr	r5, [r4, #20]
 8009d7a:	6909      	ldr	r1, [r1, #16]
 8009d7c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009d80:	eba3 0901 	sub.w	r9, r3, r1
 8009d84:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009d88:	1c7b      	adds	r3, r7, #1
 8009d8a:	444b      	add	r3, r9
 8009d8c:	106d      	asrs	r5, r5, #1
 8009d8e:	429d      	cmp	r5, r3
 8009d90:	bf38      	it	cc
 8009d92:	461d      	movcc	r5, r3
 8009d94:	0553      	lsls	r3, r2, #21
 8009d96:	d527      	bpl.n	8009de8 <__ssputs_r+0x8c>
 8009d98:	4629      	mov	r1, r5
 8009d9a:	f7fd feaf 	bl	8007afc <_malloc_r>
 8009d9e:	4606      	mov	r6, r0
 8009da0:	b360      	cbz	r0, 8009dfc <__ssputs_r+0xa0>
 8009da2:	6921      	ldr	r1, [r4, #16]
 8009da4:	464a      	mov	r2, r9
 8009da6:	f7fe fd80 	bl	80088aa <memcpy>
 8009daa:	89a3      	ldrh	r3, [r4, #12]
 8009dac:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009db0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009db4:	81a3      	strh	r3, [r4, #12]
 8009db6:	6126      	str	r6, [r4, #16]
 8009db8:	6165      	str	r5, [r4, #20]
 8009dba:	444e      	add	r6, r9
 8009dbc:	eba5 0509 	sub.w	r5, r5, r9
 8009dc0:	6026      	str	r6, [r4, #0]
 8009dc2:	60a5      	str	r5, [r4, #8]
 8009dc4:	463e      	mov	r6, r7
 8009dc6:	42be      	cmp	r6, r7
 8009dc8:	d900      	bls.n	8009dcc <__ssputs_r+0x70>
 8009dca:	463e      	mov	r6, r7
 8009dcc:	6820      	ldr	r0, [r4, #0]
 8009dce:	4632      	mov	r2, r6
 8009dd0:	4641      	mov	r1, r8
 8009dd2:	f000 f9c9 	bl	800a168 <memmove>
 8009dd6:	68a3      	ldr	r3, [r4, #8]
 8009dd8:	1b9b      	subs	r3, r3, r6
 8009dda:	60a3      	str	r3, [r4, #8]
 8009ddc:	6823      	ldr	r3, [r4, #0]
 8009dde:	4433      	add	r3, r6
 8009de0:	6023      	str	r3, [r4, #0]
 8009de2:	2000      	movs	r0, #0
 8009de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009de8:	462a      	mov	r2, r5
 8009dea:	f7fd ff13 	bl	8007c14 <_realloc_r>
 8009dee:	4606      	mov	r6, r0
 8009df0:	2800      	cmp	r0, #0
 8009df2:	d1e0      	bne.n	8009db6 <__ssputs_r+0x5a>
 8009df4:	6921      	ldr	r1, [r4, #16]
 8009df6:	4650      	mov	r0, sl
 8009df8:	f7ff fbe0 	bl	80095bc <_free_r>
 8009dfc:	230c      	movs	r3, #12
 8009dfe:	f8ca 3000 	str.w	r3, [sl]
 8009e02:	89a3      	ldrh	r3, [r4, #12]
 8009e04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009e08:	81a3      	strh	r3, [r4, #12]
 8009e0a:	f04f 30ff 	mov.w	r0, #4294967295
 8009e0e:	e7e9      	b.n	8009de4 <__ssputs_r+0x88>

08009e10 <_svfiprintf_r>:
 8009e10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e14:	4698      	mov	r8, r3
 8009e16:	898b      	ldrh	r3, [r1, #12]
 8009e18:	061b      	lsls	r3, r3, #24
 8009e1a:	b09d      	sub	sp, #116	; 0x74
 8009e1c:	4607      	mov	r7, r0
 8009e1e:	460d      	mov	r5, r1
 8009e20:	4614      	mov	r4, r2
 8009e22:	d50e      	bpl.n	8009e42 <_svfiprintf_r+0x32>
 8009e24:	690b      	ldr	r3, [r1, #16]
 8009e26:	b963      	cbnz	r3, 8009e42 <_svfiprintf_r+0x32>
 8009e28:	2140      	movs	r1, #64	; 0x40
 8009e2a:	f7fd fe67 	bl	8007afc <_malloc_r>
 8009e2e:	6028      	str	r0, [r5, #0]
 8009e30:	6128      	str	r0, [r5, #16]
 8009e32:	b920      	cbnz	r0, 8009e3e <_svfiprintf_r+0x2e>
 8009e34:	230c      	movs	r3, #12
 8009e36:	603b      	str	r3, [r7, #0]
 8009e38:	f04f 30ff 	mov.w	r0, #4294967295
 8009e3c:	e0d0      	b.n	8009fe0 <_svfiprintf_r+0x1d0>
 8009e3e:	2340      	movs	r3, #64	; 0x40
 8009e40:	616b      	str	r3, [r5, #20]
 8009e42:	2300      	movs	r3, #0
 8009e44:	9309      	str	r3, [sp, #36]	; 0x24
 8009e46:	2320      	movs	r3, #32
 8009e48:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009e4c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009e50:	2330      	movs	r3, #48	; 0x30
 8009e52:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8009ff8 <_svfiprintf_r+0x1e8>
 8009e56:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009e5a:	f04f 0901 	mov.w	r9, #1
 8009e5e:	4623      	mov	r3, r4
 8009e60:	469a      	mov	sl, r3
 8009e62:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009e66:	b10a      	cbz	r2, 8009e6c <_svfiprintf_r+0x5c>
 8009e68:	2a25      	cmp	r2, #37	; 0x25
 8009e6a:	d1f9      	bne.n	8009e60 <_svfiprintf_r+0x50>
 8009e6c:	ebba 0b04 	subs.w	fp, sl, r4
 8009e70:	d00b      	beq.n	8009e8a <_svfiprintf_r+0x7a>
 8009e72:	465b      	mov	r3, fp
 8009e74:	4622      	mov	r2, r4
 8009e76:	4629      	mov	r1, r5
 8009e78:	4638      	mov	r0, r7
 8009e7a:	f7ff ff6f 	bl	8009d5c <__ssputs_r>
 8009e7e:	3001      	adds	r0, #1
 8009e80:	f000 80a9 	beq.w	8009fd6 <_svfiprintf_r+0x1c6>
 8009e84:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009e86:	445a      	add	r2, fp
 8009e88:	9209      	str	r2, [sp, #36]	; 0x24
 8009e8a:	f89a 3000 	ldrb.w	r3, [sl]
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	f000 80a1 	beq.w	8009fd6 <_svfiprintf_r+0x1c6>
 8009e94:	2300      	movs	r3, #0
 8009e96:	f04f 32ff 	mov.w	r2, #4294967295
 8009e9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009e9e:	f10a 0a01 	add.w	sl, sl, #1
 8009ea2:	9304      	str	r3, [sp, #16]
 8009ea4:	9307      	str	r3, [sp, #28]
 8009ea6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009eaa:	931a      	str	r3, [sp, #104]	; 0x68
 8009eac:	4654      	mov	r4, sl
 8009eae:	2205      	movs	r2, #5
 8009eb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009eb4:	4850      	ldr	r0, [pc, #320]	; (8009ff8 <_svfiprintf_r+0x1e8>)
 8009eb6:	f7f6 f9ab 	bl	8000210 <memchr>
 8009eba:	9a04      	ldr	r2, [sp, #16]
 8009ebc:	b9d8      	cbnz	r0, 8009ef6 <_svfiprintf_r+0xe6>
 8009ebe:	06d0      	lsls	r0, r2, #27
 8009ec0:	bf44      	itt	mi
 8009ec2:	2320      	movmi	r3, #32
 8009ec4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009ec8:	0711      	lsls	r1, r2, #28
 8009eca:	bf44      	itt	mi
 8009ecc:	232b      	movmi	r3, #43	; 0x2b
 8009ece:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009ed2:	f89a 3000 	ldrb.w	r3, [sl]
 8009ed6:	2b2a      	cmp	r3, #42	; 0x2a
 8009ed8:	d015      	beq.n	8009f06 <_svfiprintf_r+0xf6>
 8009eda:	9a07      	ldr	r2, [sp, #28]
 8009edc:	4654      	mov	r4, sl
 8009ede:	2000      	movs	r0, #0
 8009ee0:	f04f 0c0a 	mov.w	ip, #10
 8009ee4:	4621      	mov	r1, r4
 8009ee6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009eea:	3b30      	subs	r3, #48	; 0x30
 8009eec:	2b09      	cmp	r3, #9
 8009eee:	d94d      	bls.n	8009f8c <_svfiprintf_r+0x17c>
 8009ef0:	b1b0      	cbz	r0, 8009f20 <_svfiprintf_r+0x110>
 8009ef2:	9207      	str	r2, [sp, #28]
 8009ef4:	e014      	b.n	8009f20 <_svfiprintf_r+0x110>
 8009ef6:	eba0 0308 	sub.w	r3, r0, r8
 8009efa:	fa09 f303 	lsl.w	r3, r9, r3
 8009efe:	4313      	orrs	r3, r2
 8009f00:	9304      	str	r3, [sp, #16]
 8009f02:	46a2      	mov	sl, r4
 8009f04:	e7d2      	b.n	8009eac <_svfiprintf_r+0x9c>
 8009f06:	9b03      	ldr	r3, [sp, #12]
 8009f08:	1d19      	adds	r1, r3, #4
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	9103      	str	r1, [sp, #12]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	bfbb      	ittet	lt
 8009f12:	425b      	neglt	r3, r3
 8009f14:	f042 0202 	orrlt.w	r2, r2, #2
 8009f18:	9307      	strge	r3, [sp, #28]
 8009f1a:	9307      	strlt	r3, [sp, #28]
 8009f1c:	bfb8      	it	lt
 8009f1e:	9204      	strlt	r2, [sp, #16]
 8009f20:	7823      	ldrb	r3, [r4, #0]
 8009f22:	2b2e      	cmp	r3, #46	; 0x2e
 8009f24:	d10c      	bne.n	8009f40 <_svfiprintf_r+0x130>
 8009f26:	7863      	ldrb	r3, [r4, #1]
 8009f28:	2b2a      	cmp	r3, #42	; 0x2a
 8009f2a:	d134      	bne.n	8009f96 <_svfiprintf_r+0x186>
 8009f2c:	9b03      	ldr	r3, [sp, #12]
 8009f2e:	1d1a      	adds	r2, r3, #4
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	9203      	str	r2, [sp, #12]
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	bfb8      	it	lt
 8009f38:	f04f 33ff 	movlt.w	r3, #4294967295
 8009f3c:	3402      	adds	r4, #2
 8009f3e:	9305      	str	r3, [sp, #20]
 8009f40:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800a008 <_svfiprintf_r+0x1f8>
 8009f44:	7821      	ldrb	r1, [r4, #0]
 8009f46:	2203      	movs	r2, #3
 8009f48:	4650      	mov	r0, sl
 8009f4a:	f7f6 f961 	bl	8000210 <memchr>
 8009f4e:	b138      	cbz	r0, 8009f60 <_svfiprintf_r+0x150>
 8009f50:	9b04      	ldr	r3, [sp, #16]
 8009f52:	eba0 000a 	sub.w	r0, r0, sl
 8009f56:	2240      	movs	r2, #64	; 0x40
 8009f58:	4082      	lsls	r2, r0
 8009f5a:	4313      	orrs	r3, r2
 8009f5c:	3401      	adds	r4, #1
 8009f5e:	9304      	str	r3, [sp, #16]
 8009f60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f64:	4825      	ldr	r0, [pc, #148]	; (8009ffc <_svfiprintf_r+0x1ec>)
 8009f66:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009f6a:	2206      	movs	r2, #6
 8009f6c:	f7f6 f950 	bl	8000210 <memchr>
 8009f70:	2800      	cmp	r0, #0
 8009f72:	d038      	beq.n	8009fe6 <_svfiprintf_r+0x1d6>
 8009f74:	4b22      	ldr	r3, [pc, #136]	; (800a000 <_svfiprintf_r+0x1f0>)
 8009f76:	bb1b      	cbnz	r3, 8009fc0 <_svfiprintf_r+0x1b0>
 8009f78:	9b03      	ldr	r3, [sp, #12]
 8009f7a:	3307      	adds	r3, #7
 8009f7c:	f023 0307 	bic.w	r3, r3, #7
 8009f80:	3308      	adds	r3, #8
 8009f82:	9303      	str	r3, [sp, #12]
 8009f84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f86:	4433      	add	r3, r6
 8009f88:	9309      	str	r3, [sp, #36]	; 0x24
 8009f8a:	e768      	b.n	8009e5e <_svfiprintf_r+0x4e>
 8009f8c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009f90:	460c      	mov	r4, r1
 8009f92:	2001      	movs	r0, #1
 8009f94:	e7a6      	b.n	8009ee4 <_svfiprintf_r+0xd4>
 8009f96:	2300      	movs	r3, #0
 8009f98:	3401      	adds	r4, #1
 8009f9a:	9305      	str	r3, [sp, #20]
 8009f9c:	4619      	mov	r1, r3
 8009f9e:	f04f 0c0a 	mov.w	ip, #10
 8009fa2:	4620      	mov	r0, r4
 8009fa4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009fa8:	3a30      	subs	r2, #48	; 0x30
 8009faa:	2a09      	cmp	r2, #9
 8009fac:	d903      	bls.n	8009fb6 <_svfiprintf_r+0x1a6>
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d0c6      	beq.n	8009f40 <_svfiprintf_r+0x130>
 8009fb2:	9105      	str	r1, [sp, #20]
 8009fb4:	e7c4      	b.n	8009f40 <_svfiprintf_r+0x130>
 8009fb6:	fb0c 2101 	mla	r1, ip, r1, r2
 8009fba:	4604      	mov	r4, r0
 8009fbc:	2301      	movs	r3, #1
 8009fbe:	e7f0      	b.n	8009fa2 <_svfiprintf_r+0x192>
 8009fc0:	ab03      	add	r3, sp, #12
 8009fc2:	9300      	str	r3, [sp, #0]
 8009fc4:	462a      	mov	r2, r5
 8009fc6:	4b0f      	ldr	r3, [pc, #60]	; (800a004 <_svfiprintf_r+0x1f4>)
 8009fc8:	a904      	add	r1, sp, #16
 8009fca:	4638      	mov	r0, r7
 8009fcc:	f7fd fef2 	bl	8007db4 <_printf_float>
 8009fd0:	1c42      	adds	r2, r0, #1
 8009fd2:	4606      	mov	r6, r0
 8009fd4:	d1d6      	bne.n	8009f84 <_svfiprintf_r+0x174>
 8009fd6:	89ab      	ldrh	r3, [r5, #12]
 8009fd8:	065b      	lsls	r3, r3, #25
 8009fda:	f53f af2d 	bmi.w	8009e38 <_svfiprintf_r+0x28>
 8009fde:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009fe0:	b01d      	add	sp, #116	; 0x74
 8009fe2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fe6:	ab03      	add	r3, sp, #12
 8009fe8:	9300      	str	r3, [sp, #0]
 8009fea:	462a      	mov	r2, r5
 8009fec:	4b05      	ldr	r3, [pc, #20]	; (800a004 <_svfiprintf_r+0x1f4>)
 8009fee:	a904      	add	r1, sp, #16
 8009ff0:	4638      	mov	r0, r7
 8009ff2:	f7fe f983 	bl	80082fc <_printf_i>
 8009ff6:	e7eb      	b.n	8009fd0 <_svfiprintf_r+0x1c0>
 8009ff8:	0803dc5c 	.word	0x0803dc5c
 8009ffc:	0803dc66 	.word	0x0803dc66
 800a000:	08007db5 	.word	0x08007db5
 800a004:	08009d5d 	.word	0x08009d5d
 800a008:	0803dc62 	.word	0x0803dc62

0800a00c <__sflush_r>:
 800a00c:	898a      	ldrh	r2, [r1, #12]
 800a00e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a012:	4605      	mov	r5, r0
 800a014:	0710      	lsls	r0, r2, #28
 800a016:	460c      	mov	r4, r1
 800a018:	d458      	bmi.n	800a0cc <__sflush_r+0xc0>
 800a01a:	684b      	ldr	r3, [r1, #4]
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	dc05      	bgt.n	800a02c <__sflush_r+0x20>
 800a020:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a022:	2b00      	cmp	r3, #0
 800a024:	dc02      	bgt.n	800a02c <__sflush_r+0x20>
 800a026:	2000      	movs	r0, #0
 800a028:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a02c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a02e:	2e00      	cmp	r6, #0
 800a030:	d0f9      	beq.n	800a026 <__sflush_r+0x1a>
 800a032:	2300      	movs	r3, #0
 800a034:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a038:	682f      	ldr	r7, [r5, #0]
 800a03a:	6a21      	ldr	r1, [r4, #32]
 800a03c:	602b      	str	r3, [r5, #0]
 800a03e:	d032      	beq.n	800a0a6 <__sflush_r+0x9a>
 800a040:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a042:	89a3      	ldrh	r3, [r4, #12]
 800a044:	075a      	lsls	r2, r3, #29
 800a046:	d505      	bpl.n	800a054 <__sflush_r+0x48>
 800a048:	6863      	ldr	r3, [r4, #4]
 800a04a:	1ac0      	subs	r0, r0, r3
 800a04c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a04e:	b10b      	cbz	r3, 800a054 <__sflush_r+0x48>
 800a050:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a052:	1ac0      	subs	r0, r0, r3
 800a054:	2300      	movs	r3, #0
 800a056:	4602      	mov	r2, r0
 800a058:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a05a:	6a21      	ldr	r1, [r4, #32]
 800a05c:	4628      	mov	r0, r5
 800a05e:	47b0      	blx	r6
 800a060:	1c43      	adds	r3, r0, #1
 800a062:	89a3      	ldrh	r3, [r4, #12]
 800a064:	d106      	bne.n	800a074 <__sflush_r+0x68>
 800a066:	6829      	ldr	r1, [r5, #0]
 800a068:	291d      	cmp	r1, #29
 800a06a:	d82b      	bhi.n	800a0c4 <__sflush_r+0xb8>
 800a06c:	4a29      	ldr	r2, [pc, #164]	; (800a114 <__sflush_r+0x108>)
 800a06e:	410a      	asrs	r2, r1
 800a070:	07d6      	lsls	r6, r2, #31
 800a072:	d427      	bmi.n	800a0c4 <__sflush_r+0xb8>
 800a074:	2200      	movs	r2, #0
 800a076:	6062      	str	r2, [r4, #4]
 800a078:	04d9      	lsls	r1, r3, #19
 800a07a:	6922      	ldr	r2, [r4, #16]
 800a07c:	6022      	str	r2, [r4, #0]
 800a07e:	d504      	bpl.n	800a08a <__sflush_r+0x7e>
 800a080:	1c42      	adds	r2, r0, #1
 800a082:	d101      	bne.n	800a088 <__sflush_r+0x7c>
 800a084:	682b      	ldr	r3, [r5, #0]
 800a086:	b903      	cbnz	r3, 800a08a <__sflush_r+0x7e>
 800a088:	6560      	str	r0, [r4, #84]	; 0x54
 800a08a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a08c:	602f      	str	r7, [r5, #0]
 800a08e:	2900      	cmp	r1, #0
 800a090:	d0c9      	beq.n	800a026 <__sflush_r+0x1a>
 800a092:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a096:	4299      	cmp	r1, r3
 800a098:	d002      	beq.n	800a0a0 <__sflush_r+0x94>
 800a09a:	4628      	mov	r0, r5
 800a09c:	f7ff fa8e 	bl	80095bc <_free_r>
 800a0a0:	2000      	movs	r0, #0
 800a0a2:	6360      	str	r0, [r4, #52]	; 0x34
 800a0a4:	e7c0      	b.n	800a028 <__sflush_r+0x1c>
 800a0a6:	2301      	movs	r3, #1
 800a0a8:	4628      	mov	r0, r5
 800a0aa:	47b0      	blx	r6
 800a0ac:	1c41      	adds	r1, r0, #1
 800a0ae:	d1c8      	bne.n	800a042 <__sflush_r+0x36>
 800a0b0:	682b      	ldr	r3, [r5, #0]
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d0c5      	beq.n	800a042 <__sflush_r+0x36>
 800a0b6:	2b1d      	cmp	r3, #29
 800a0b8:	d001      	beq.n	800a0be <__sflush_r+0xb2>
 800a0ba:	2b16      	cmp	r3, #22
 800a0bc:	d101      	bne.n	800a0c2 <__sflush_r+0xb6>
 800a0be:	602f      	str	r7, [r5, #0]
 800a0c0:	e7b1      	b.n	800a026 <__sflush_r+0x1a>
 800a0c2:	89a3      	ldrh	r3, [r4, #12]
 800a0c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a0c8:	81a3      	strh	r3, [r4, #12]
 800a0ca:	e7ad      	b.n	800a028 <__sflush_r+0x1c>
 800a0cc:	690f      	ldr	r7, [r1, #16]
 800a0ce:	2f00      	cmp	r7, #0
 800a0d0:	d0a9      	beq.n	800a026 <__sflush_r+0x1a>
 800a0d2:	0793      	lsls	r3, r2, #30
 800a0d4:	680e      	ldr	r6, [r1, #0]
 800a0d6:	bf08      	it	eq
 800a0d8:	694b      	ldreq	r3, [r1, #20]
 800a0da:	600f      	str	r7, [r1, #0]
 800a0dc:	bf18      	it	ne
 800a0de:	2300      	movne	r3, #0
 800a0e0:	eba6 0807 	sub.w	r8, r6, r7
 800a0e4:	608b      	str	r3, [r1, #8]
 800a0e6:	f1b8 0f00 	cmp.w	r8, #0
 800a0ea:	dd9c      	ble.n	800a026 <__sflush_r+0x1a>
 800a0ec:	6a21      	ldr	r1, [r4, #32]
 800a0ee:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a0f0:	4643      	mov	r3, r8
 800a0f2:	463a      	mov	r2, r7
 800a0f4:	4628      	mov	r0, r5
 800a0f6:	47b0      	blx	r6
 800a0f8:	2800      	cmp	r0, #0
 800a0fa:	dc06      	bgt.n	800a10a <__sflush_r+0xfe>
 800a0fc:	89a3      	ldrh	r3, [r4, #12]
 800a0fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a102:	81a3      	strh	r3, [r4, #12]
 800a104:	f04f 30ff 	mov.w	r0, #4294967295
 800a108:	e78e      	b.n	800a028 <__sflush_r+0x1c>
 800a10a:	4407      	add	r7, r0
 800a10c:	eba8 0800 	sub.w	r8, r8, r0
 800a110:	e7e9      	b.n	800a0e6 <__sflush_r+0xda>
 800a112:	bf00      	nop
 800a114:	dfbffffe 	.word	0xdfbffffe

0800a118 <_fflush_r>:
 800a118:	b538      	push	{r3, r4, r5, lr}
 800a11a:	690b      	ldr	r3, [r1, #16]
 800a11c:	4605      	mov	r5, r0
 800a11e:	460c      	mov	r4, r1
 800a120:	b913      	cbnz	r3, 800a128 <_fflush_r+0x10>
 800a122:	2500      	movs	r5, #0
 800a124:	4628      	mov	r0, r5
 800a126:	bd38      	pop	{r3, r4, r5, pc}
 800a128:	b118      	cbz	r0, 800a132 <_fflush_r+0x1a>
 800a12a:	6a03      	ldr	r3, [r0, #32]
 800a12c:	b90b      	cbnz	r3, 800a132 <_fflush_r+0x1a>
 800a12e:	f7fe fa93 	bl	8008658 <__sinit>
 800a132:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a136:	2b00      	cmp	r3, #0
 800a138:	d0f3      	beq.n	800a122 <_fflush_r+0xa>
 800a13a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a13c:	07d0      	lsls	r0, r2, #31
 800a13e:	d404      	bmi.n	800a14a <_fflush_r+0x32>
 800a140:	0599      	lsls	r1, r3, #22
 800a142:	d402      	bmi.n	800a14a <_fflush_r+0x32>
 800a144:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a146:	f7fe fbae 	bl	80088a6 <__retarget_lock_acquire_recursive>
 800a14a:	4628      	mov	r0, r5
 800a14c:	4621      	mov	r1, r4
 800a14e:	f7ff ff5d 	bl	800a00c <__sflush_r>
 800a152:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a154:	07da      	lsls	r2, r3, #31
 800a156:	4605      	mov	r5, r0
 800a158:	d4e4      	bmi.n	800a124 <_fflush_r+0xc>
 800a15a:	89a3      	ldrh	r3, [r4, #12]
 800a15c:	059b      	lsls	r3, r3, #22
 800a15e:	d4e1      	bmi.n	800a124 <_fflush_r+0xc>
 800a160:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a162:	f7fe fba1 	bl	80088a8 <__retarget_lock_release_recursive>
 800a166:	e7dd      	b.n	800a124 <_fflush_r+0xc>

0800a168 <memmove>:
 800a168:	4288      	cmp	r0, r1
 800a16a:	b510      	push	{r4, lr}
 800a16c:	eb01 0402 	add.w	r4, r1, r2
 800a170:	d902      	bls.n	800a178 <memmove+0x10>
 800a172:	4284      	cmp	r4, r0
 800a174:	4623      	mov	r3, r4
 800a176:	d807      	bhi.n	800a188 <memmove+0x20>
 800a178:	1e43      	subs	r3, r0, #1
 800a17a:	42a1      	cmp	r1, r4
 800a17c:	d008      	beq.n	800a190 <memmove+0x28>
 800a17e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a182:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a186:	e7f8      	b.n	800a17a <memmove+0x12>
 800a188:	4402      	add	r2, r0
 800a18a:	4601      	mov	r1, r0
 800a18c:	428a      	cmp	r2, r1
 800a18e:	d100      	bne.n	800a192 <memmove+0x2a>
 800a190:	bd10      	pop	{r4, pc}
 800a192:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a196:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a19a:	e7f7      	b.n	800a18c <memmove+0x24>

0800a19c <__assert_func>:
 800a19c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a19e:	4614      	mov	r4, r2
 800a1a0:	461a      	mov	r2, r3
 800a1a2:	4b09      	ldr	r3, [pc, #36]	; (800a1c8 <__assert_func+0x2c>)
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	4605      	mov	r5, r0
 800a1a8:	68d8      	ldr	r0, [r3, #12]
 800a1aa:	b14c      	cbz	r4, 800a1c0 <__assert_func+0x24>
 800a1ac:	4b07      	ldr	r3, [pc, #28]	; (800a1cc <__assert_func+0x30>)
 800a1ae:	9100      	str	r1, [sp, #0]
 800a1b0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a1b4:	4906      	ldr	r1, [pc, #24]	; (800a1d0 <__assert_func+0x34>)
 800a1b6:	462b      	mov	r3, r5
 800a1b8:	f000 f844 	bl	800a244 <fiprintf>
 800a1bc:	f000 f854 	bl	800a268 <abort>
 800a1c0:	4b04      	ldr	r3, [pc, #16]	; (800a1d4 <__assert_func+0x38>)
 800a1c2:	461c      	mov	r4, r3
 800a1c4:	e7f3      	b.n	800a1ae <__assert_func+0x12>
 800a1c6:	bf00      	nop
 800a1c8:	20000c5c 	.word	0x20000c5c
 800a1cc:	0803dc77 	.word	0x0803dc77
 800a1d0:	0803dc84 	.word	0x0803dc84
 800a1d4:	0800b294 	.word	0x0800b294

0800a1d8 <_calloc_r>:
 800a1d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a1da:	fba1 2402 	umull	r2, r4, r1, r2
 800a1de:	b94c      	cbnz	r4, 800a1f4 <_calloc_r+0x1c>
 800a1e0:	4611      	mov	r1, r2
 800a1e2:	9201      	str	r2, [sp, #4]
 800a1e4:	f7fd fc8a 	bl	8007afc <_malloc_r>
 800a1e8:	9a01      	ldr	r2, [sp, #4]
 800a1ea:	4605      	mov	r5, r0
 800a1ec:	b930      	cbnz	r0, 800a1fc <_calloc_r+0x24>
 800a1ee:	4628      	mov	r0, r5
 800a1f0:	b003      	add	sp, #12
 800a1f2:	bd30      	pop	{r4, r5, pc}
 800a1f4:	220c      	movs	r2, #12
 800a1f6:	6002      	str	r2, [r0, #0]
 800a1f8:	2500      	movs	r5, #0
 800a1fa:	e7f8      	b.n	800a1ee <_calloc_r+0x16>
 800a1fc:	4621      	mov	r1, r4
 800a1fe:	f7fe fac4 	bl	800878a <memset>
 800a202:	e7f4      	b.n	800a1ee <_calloc_r+0x16>

0800a204 <__ascii_mbtowc>:
 800a204:	b082      	sub	sp, #8
 800a206:	b901      	cbnz	r1, 800a20a <__ascii_mbtowc+0x6>
 800a208:	a901      	add	r1, sp, #4
 800a20a:	b142      	cbz	r2, 800a21e <__ascii_mbtowc+0x1a>
 800a20c:	b14b      	cbz	r3, 800a222 <__ascii_mbtowc+0x1e>
 800a20e:	7813      	ldrb	r3, [r2, #0]
 800a210:	600b      	str	r3, [r1, #0]
 800a212:	7812      	ldrb	r2, [r2, #0]
 800a214:	1e10      	subs	r0, r2, #0
 800a216:	bf18      	it	ne
 800a218:	2001      	movne	r0, #1
 800a21a:	b002      	add	sp, #8
 800a21c:	4770      	bx	lr
 800a21e:	4610      	mov	r0, r2
 800a220:	e7fb      	b.n	800a21a <__ascii_mbtowc+0x16>
 800a222:	f06f 0001 	mvn.w	r0, #1
 800a226:	e7f8      	b.n	800a21a <__ascii_mbtowc+0x16>

0800a228 <__ascii_wctomb>:
 800a228:	b149      	cbz	r1, 800a23e <__ascii_wctomb+0x16>
 800a22a:	2aff      	cmp	r2, #255	; 0xff
 800a22c:	bf85      	ittet	hi
 800a22e:	238a      	movhi	r3, #138	; 0x8a
 800a230:	6003      	strhi	r3, [r0, #0]
 800a232:	700a      	strbls	r2, [r1, #0]
 800a234:	f04f 30ff 	movhi.w	r0, #4294967295
 800a238:	bf98      	it	ls
 800a23a:	2001      	movls	r0, #1
 800a23c:	4770      	bx	lr
 800a23e:	4608      	mov	r0, r1
 800a240:	4770      	bx	lr
	...

0800a244 <fiprintf>:
 800a244:	b40e      	push	{r1, r2, r3}
 800a246:	b503      	push	{r0, r1, lr}
 800a248:	4601      	mov	r1, r0
 800a24a:	ab03      	add	r3, sp, #12
 800a24c:	4805      	ldr	r0, [pc, #20]	; (800a264 <fiprintf+0x20>)
 800a24e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a252:	6800      	ldr	r0, [r0, #0]
 800a254:	9301      	str	r3, [sp, #4]
 800a256:	f000 f837 	bl	800a2c8 <_vfiprintf_r>
 800a25a:	b002      	add	sp, #8
 800a25c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a260:	b003      	add	sp, #12
 800a262:	4770      	bx	lr
 800a264:	20000c5c 	.word	0x20000c5c

0800a268 <abort>:
 800a268:	b508      	push	{r3, lr}
 800a26a:	2006      	movs	r0, #6
 800a26c:	f000 fa04 	bl	800a678 <raise>
 800a270:	2001      	movs	r0, #1
 800a272:	f7f7 fcbd 	bl	8001bf0 <_exit>

0800a276 <__sfputc_r>:
 800a276:	6893      	ldr	r3, [r2, #8]
 800a278:	3b01      	subs	r3, #1
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	b410      	push	{r4}
 800a27e:	6093      	str	r3, [r2, #8]
 800a280:	da08      	bge.n	800a294 <__sfputc_r+0x1e>
 800a282:	6994      	ldr	r4, [r2, #24]
 800a284:	42a3      	cmp	r3, r4
 800a286:	db01      	blt.n	800a28c <__sfputc_r+0x16>
 800a288:	290a      	cmp	r1, #10
 800a28a:	d103      	bne.n	800a294 <__sfputc_r+0x1e>
 800a28c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a290:	f000 b934 	b.w	800a4fc <__swbuf_r>
 800a294:	6813      	ldr	r3, [r2, #0]
 800a296:	1c58      	adds	r0, r3, #1
 800a298:	6010      	str	r0, [r2, #0]
 800a29a:	7019      	strb	r1, [r3, #0]
 800a29c:	4608      	mov	r0, r1
 800a29e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a2a2:	4770      	bx	lr

0800a2a4 <__sfputs_r>:
 800a2a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2a6:	4606      	mov	r6, r0
 800a2a8:	460f      	mov	r7, r1
 800a2aa:	4614      	mov	r4, r2
 800a2ac:	18d5      	adds	r5, r2, r3
 800a2ae:	42ac      	cmp	r4, r5
 800a2b0:	d101      	bne.n	800a2b6 <__sfputs_r+0x12>
 800a2b2:	2000      	movs	r0, #0
 800a2b4:	e007      	b.n	800a2c6 <__sfputs_r+0x22>
 800a2b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a2ba:	463a      	mov	r2, r7
 800a2bc:	4630      	mov	r0, r6
 800a2be:	f7ff ffda 	bl	800a276 <__sfputc_r>
 800a2c2:	1c43      	adds	r3, r0, #1
 800a2c4:	d1f3      	bne.n	800a2ae <__sfputs_r+0xa>
 800a2c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a2c8 <_vfiprintf_r>:
 800a2c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2cc:	460d      	mov	r5, r1
 800a2ce:	b09d      	sub	sp, #116	; 0x74
 800a2d0:	4614      	mov	r4, r2
 800a2d2:	4698      	mov	r8, r3
 800a2d4:	4606      	mov	r6, r0
 800a2d6:	b118      	cbz	r0, 800a2e0 <_vfiprintf_r+0x18>
 800a2d8:	6a03      	ldr	r3, [r0, #32]
 800a2da:	b90b      	cbnz	r3, 800a2e0 <_vfiprintf_r+0x18>
 800a2dc:	f7fe f9bc 	bl	8008658 <__sinit>
 800a2e0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a2e2:	07d9      	lsls	r1, r3, #31
 800a2e4:	d405      	bmi.n	800a2f2 <_vfiprintf_r+0x2a>
 800a2e6:	89ab      	ldrh	r3, [r5, #12]
 800a2e8:	059a      	lsls	r2, r3, #22
 800a2ea:	d402      	bmi.n	800a2f2 <_vfiprintf_r+0x2a>
 800a2ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a2ee:	f7fe fada 	bl	80088a6 <__retarget_lock_acquire_recursive>
 800a2f2:	89ab      	ldrh	r3, [r5, #12]
 800a2f4:	071b      	lsls	r3, r3, #28
 800a2f6:	d501      	bpl.n	800a2fc <_vfiprintf_r+0x34>
 800a2f8:	692b      	ldr	r3, [r5, #16]
 800a2fa:	b99b      	cbnz	r3, 800a324 <_vfiprintf_r+0x5c>
 800a2fc:	4629      	mov	r1, r5
 800a2fe:	4630      	mov	r0, r6
 800a300:	f000 f93a 	bl	800a578 <__swsetup_r>
 800a304:	b170      	cbz	r0, 800a324 <_vfiprintf_r+0x5c>
 800a306:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a308:	07dc      	lsls	r4, r3, #31
 800a30a:	d504      	bpl.n	800a316 <_vfiprintf_r+0x4e>
 800a30c:	f04f 30ff 	mov.w	r0, #4294967295
 800a310:	b01d      	add	sp, #116	; 0x74
 800a312:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a316:	89ab      	ldrh	r3, [r5, #12]
 800a318:	0598      	lsls	r0, r3, #22
 800a31a:	d4f7      	bmi.n	800a30c <_vfiprintf_r+0x44>
 800a31c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a31e:	f7fe fac3 	bl	80088a8 <__retarget_lock_release_recursive>
 800a322:	e7f3      	b.n	800a30c <_vfiprintf_r+0x44>
 800a324:	2300      	movs	r3, #0
 800a326:	9309      	str	r3, [sp, #36]	; 0x24
 800a328:	2320      	movs	r3, #32
 800a32a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a32e:	f8cd 800c 	str.w	r8, [sp, #12]
 800a332:	2330      	movs	r3, #48	; 0x30
 800a334:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800a4e8 <_vfiprintf_r+0x220>
 800a338:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a33c:	f04f 0901 	mov.w	r9, #1
 800a340:	4623      	mov	r3, r4
 800a342:	469a      	mov	sl, r3
 800a344:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a348:	b10a      	cbz	r2, 800a34e <_vfiprintf_r+0x86>
 800a34a:	2a25      	cmp	r2, #37	; 0x25
 800a34c:	d1f9      	bne.n	800a342 <_vfiprintf_r+0x7a>
 800a34e:	ebba 0b04 	subs.w	fp, sl, r4
 800a352:	d00b      	beq.n	800a36c <_vfiprintf_r+0xa4>
 800a354:	465b      	mov	r3, fp
 800a356:	4622      	mov	r2, r4
 800a358:	4629      	mov	r1, r5
 800a35a:	4630      	mov	r0, r6
 800a35c:	f7ff ffa2 	bl	800a2a4 <__sfputs_r>
 800a360:	3001      	adds	r0, #1
 800a362:	f000 80a9 	beq.w	800a4b8 <_vfiprintf_r+0x1f0>
 800a366:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a368:	445a      	add	r2, fp
 800a36a:	9209      	str	r2, [sp, #36]	; 0x24
 800a36c:	f89a 3000 	ldrb.w	r3, [sl]
 800a370:	2b00      	cmp	r3, #0
 800a372:	f000 80a1 	beq.w	800a4b8 <_vfiprintf_r+0x1f0>
 800a376:	2300      	movs	r3, #0
 800a378:	f04f 32ff 	mov.w	r2, #4294967295
 800a37c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a380:	f10a 0a01 	add.w	sl, sl, #1
 800a384:	9304      	str	r3, [sp, #16]
 800a386:	9307      	str	r3, [sp, #28]
 800a388:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a38c:	931a      	str	r3, [sp, #104]	; 0x68
 800a38e:	4654      	mov	r4, sl
 800a390:	2205      	movs	r2, #5
 800a392:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a396:	4854      	ldr	r0, [pc, #336]	; (800a4e8 <_vfiprintf_r+0x220>)
 800a398:	f7f5 ff3a 	bl	8000210 <memchr>
 800a39c:	9a04      	ldr	r2, [sp, #16]
 800a39e:	b9d8      	cbnz	r0, 800a3d8 <_vfiprintf_r+0x110>
 800a3a0:	06d1      	lsls	r1, r2, #27
 800a3a2:	bf44      	itt	mi
 800a3a4:	2320      	movmi	r3, #32
 800a3a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a3aa:	0713      	lsls	r3, r2, #28
 800a3ac:	bf44      	itt	mi
 800a3ae:	232b      	movmi	r3, #43	; 0x2b
 800a3b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a3b4:	f89a 3000 	ldrb.w	r3, [sl]
 800a3b8:	2b2a      	cmp	r3, #42	; 0x2a
 800a3ba:	d015      	beq.n	800a3e8 <_vfiprintf_r+0x120>
 800a3bc:	9a07      	ldr	r2, [sp, #28]
 800a3be:	4654      	mov	r4, sl
 800a3c0:	2000      	movs	r0, #0
 800a3c2:	f04f 0c0a 	mov.w	ip, #10
 800a3c6:	4621      	mov	r1, r4
 800a3c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a3cc:	3b30      	subs	r3, #48	; 0x30
 800a3ce:	2b09      	cmp	r3, #9
 800a3d0:	d94d      	bls.n	800a46e <_vfiprintf_r+0x1a6>
 800a3d2:	b1b0      	cbz	r0, 800a402 <_vfiprintf_r+0x13a>
 800a3d4:	9207      	str	r2, [sp, #28]
 800a3d6:	e014      	b.n	800a402 <_vfiprintf_r+0x13a>
 800a3d8:	eba0 0308 	sub.w	r3, r0, r8
 800a3dc:	fa09 f303 	lsl.w	r3, r9, r3
 800a3e0:	4313      	orrs	r3, r2
 800a3e2:	9304      	str	r3, [sp, #16]
 800a3e4:	46a2      	mov	sl, r4
 800a3e6:	e7d2      	b.n	800a38e <_vfiprintf_r+0xc6>
 800a3e8:	9b03      	ldr	r3, [sp, #12]
 800a3ea:	1d19      	adds	r1, r3, #4
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	9103      	str	r1, [sp, #12]
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	bfbb      	ittet	lt
 800a3f4:	425b      	neglt	r3, r3
 800a3f6:	f042 0202 	orrlt.w	r2, r2, #2
 800a3fa:	9307      	strge	r3, [sp, #28]
 800a3fc:	9307      	strlt	r3, [sp, #28]
 800a3fe:	bfb8      	it	lt
 800a400:	9204      	strlt	r2, [sp, #16]
 800a402:	7823      	ldrb	r3, [r4, #0]
 800a404:	2b2e      	cmp	r3, #46	; 0x2e
 800a406:	d10c      	bne.n	800a422 <_vfiprintf_r+0x15a>
 800a408:	7863      	ldrb	r3, [r4, #1]
 800a40a:	2b2a      	cmp	r3, #42	; 0x2a
 800a40c:	d134      	bne.n	800a478 <_vfiprintf_r+0x1b0>
 800a40e:	9b03      	ldr	r3, [sp, #12]
 800a410:	1d1a      	adds	r2, r3, #4
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	9203      	str	r2, [sp, #12]
 800a416:	2b00      	cmp	r3, #0
 800a418:	bfb8      	it	lt
 800a41a:	f04f 33ff 	movlt.w	r3, #4294967295
 800a41e:	3402      	adds	r4, #2
 800a420:	9305      	str	r3, [sp, #20]
 800a422:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800a4f8 <_vfiprintf_r+0x230>
 800a426:	7821      	ldrb	r1, [r4, #0]
 800a428:	2203      	movs	r2, #3
 800a42a:	4650      	mov	r0, sl
 800a42c:	f7f5 fef0 	bl	8000210 <memchr>
 800a430:	b138      	cbz	r0, 800a442 <_vfiprintf_r+0x17a>
 800a432:	9b04      	ldr	r3, [sp, #16]
 800a434:	eba0 000a 	sub.w	r0, r0, sl
 800a438:	2240      	movs	r2, #64	; 0x40
 800a43a:	4082      	lsls	r2, r0
 800a43c:	4313      	orrs	r3, r2
 800a43e:	3401      	adds	r4, #1
 800a440:	9304      	str	r3, [sp, #16]
 800a442:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a446:	4829      	ldr	r0, [pc, #164]	; (800a4ec <_vfiprintf_r+0x224>)
 800a448:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a44c:	2206      	movs	r2, #6
 800a44e:	f7f5 fedf 	bl	8000210 <memchr>
 800a452:	2800      	cmp	r0, #0
 800a454:	d03f      	beq.n	800a4d6 <_vfiprintf_r+0x20e>
 800a456:	4b26      	ldr	r3, [pc, #152]	; (800a4f0 <_vfiprintf_r+0x228>)
 800a458:	bb1b      	cbnz	r3, 800a4a2 <_vfiprintf_r+0x1da>
 800a45a:	9b03      	ldr	r3, [sp, #12]
 800a45c:	3307      	adds	r3, #7
 800a45e:	f023 0307 	bic.w	r3, r3, #7
 800a462:	3308      	adds	r3, #8
 800a464:	9303      	str	r3, [sp, #12]
 800a466:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a468:	443b      	add	r3, r7
 800a46a:	9309      	str	r3, [sp, #36]	; 0x24
 800a46c:	e768      	b.n	800a340 <_vfiprintf_r+0x78>
 800a46e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a472:	460c      	mov	r4, r1
 800a474:	2001      	movs	r0, #1
 800a476:	e7a6      	b.n	800a3c6 <_vfiprintf_r+0xfe>
 800a478:	2300      	movs	r3, #0
 800a47a:	3401      	adds	r4, #1
 800a47c:	9305      	str	r3, [sp, #20]
 800a47e:	4619      	mov	r1, r3
 800a480:	f04f 0c0a 	mov.w	ip, #10
 800a484:	4620      	mov	r0, r4
 800a486:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a48a:	3a30      	subs	r2, #48	; 0x30
 800a48c:	2a09      	cmp	r2, #9
 800a48e:	d903      	bls.n	800a498 <_vfiprintf_r+0x1d0>
 800a490:	2b00      	cmp	r3, #0
 800a492:	d0c6      	beq.n	800a422 <_vfiprintf_r+0x15a>
 800a494:	9105      	str	r1, [sp, #20]
 800a496:	e7c4      	b.n	800a422 <_vfiprintf_r+0x15a>
 800a498:	fb0c 2101 	mla	r1, ip, r1, r2
 800a49c:	4604      	mov	r4, r0
 800a49e:	2301      	movs	r3, #1
 800a4a0:	e7f0      	b.n	800a484 <_vfiprintf_r+0x1bc>
 800a4a2:	ab03      	add	r3, sp, #12
 800a4a4:	9300      	str	r3, [sp, #0]
 800a4a6:	462a      	mov	r2, r5
 800a4a8:	4b12      	ldr	r3, [pc, #72]	; (800a4f4 <_vfiprintf_r+0x22c>)
 800a4aa:	a904      	add	r1, sp, #16
 800a4ac:	4630      	mov	r0, r6
 800a4ae:	f7fd fc81 	bl	8007db4 <_printf_float>
 800a4b2:	4607      	mov	r7, r0
 800a4b4:	1c78      	adds	r0, r7, #1
 800a4b6:	d1d6      	bne.n	800a466 <_vfiprintf_r+0x19e>
 800a4b8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a4ba:	07d9      	lsls	r1, r3, #31
 800a4bc:	d405      	bmi.n	800a4ca <_vfiprintf_r+0x202>
 800a4be:	89ab      	ldrh	r3, [r5, #12]
 800a4c0:	059a      	lsls	r2, r3, #22
 800a4c2:	d402      	bmi.n	800a4ca <_vfiprintf_r+0x202>
 800a4c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a4c6:	f7fe f9ef 	bl	80088a8 <__retarget_lock_release_recursive>
 800a4ca:	89ab      	ldrh	r3, [r5, #12]
 800a4cc:	065b      	lsls	r3, r3, #25
 800a4ce:	f53f af1d 	bmi.w	800a30c <_vfiprintf_r+0x44>
 800a4d2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a4d4:	e71c      	b.n	800a310 <_vfiprintf_r+0x48>
 800a4d6:	ab03      	add	r3, sp, #12
 800a4d8:	9300      	str	r3, [sp, #0]
 800a4da:	462a      	mov	r2, r5
 800a4dc:	4b05      	ldr	r3, [pc, #20]	; (800a4f4 <_vfiprintf_r+0x22c>)
 800a4de:	a904      	add	r1, sp, #16
 800a4e0:	4630      	mov	r0, r6
 800a4e2:	f7fd ff0b 	bl	80082fc <_printf_i>
 800a4e6:	e7e4      	b.n	800a4b2 <_vfiprintf_r+0x1ea>
 800a4e8:	0803dc5c 	.word	0x0803dc5c
 800a4ec:	0803dc66 	.word	0x0803dc66
 800a4f0:	08007db5 	.word	0x08007db5
 800a4f4:	0800a2a5 	.word	0x0800a2a5
 800a4f8:	0803dc62 	.word	0x0803dc62

0800a4fc <__swbuf_r>:
 800a4fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4fe:	460e      	mov	r6, r1
 800a500:	4614      	mov	r4, r2
 800a502:	4605      	mov	r5, r0
 800a504:	b118      	cbz	r0, 800a50e <__swbuf_r+0x12>
 800a506:	6a03      	ldr	r3, [r0, #32]
 800a508:	b90b      	cbnz	r3, 800a50e <__swbuf_r+0x12>
 800a50a:	f7fe f8a5 	bl	8008658 <__sinit>
 800a50e:	69a3      	ldr	r3, [r4, #24]
 800a510:	60a3      	str	r3, [r4, #8]
 800a512:	89a3      	ldrh	r3, [r4, #12]
 800a514:	071a      	lsls	r2, r3, #28
 800a516:	d525      	bpl.n	800a564 <__swbuf_r+0x68>
 800a518:	6923      	ldr	r3, [r4, #16]
 800a51a:	b31b      	cbz	r3, 800a564 <__swbuf_r+0x68>
 800a51c:	6823      	ldr	r3, [r4, #0]
 800a51e:	6922      	ldr	r2, [r4, #16]
 800a520:	1a98      	subs	r0, r3, r2
 800a522:	6963      	ldr	r3, [r4, #20]
 800a524:	b2f6      	uxtb	r6, r6
 800a526:	4283      	cmp	r3, r0
 800a528:	4637      	mov	r7, r6
 800a52a:	dc04      	bgt.n	800a536 <__swbuf_r+0x3a>
 800a52c:	4621      	mov	r1, r4
 800a52e:	4628      	mov	r0, r5
 800a530:	f7ff fdf2 	bl	800a118 <_fflush_r>
 800a534:	b9e0      	cbnz	r0, 800a570 <__swbuf_r+0x74>
 800a536:	68a3      	ldr	r3, [r4, #8]
 800a538:	3b01      	subs	r3, #1
 800a53a:	60a3      	str	r3, [r4, #8]
 800a53c:	6823      	ldr	r3, [r4, #0]
 800a53e:	1c5a      	adds	r2, r3, #1
 800a540:	6022      	str	r2, [r4, #0]
 800a542:	701e      	strb	r6, [r3, #0]
 800a544:	6962      	ldr	r2, [r4, #20]
 800a546:	1c43      	adds	r3, r0, #1
 800a548:	429a      	cmp	r2, r3
 800a54a:	d004      	beq.n	800a556 <__swbuf_r+0x5a>
 800a54c:	89a3      	ldrh	r3, [r4, #12]
 800a54e:	07db      	lsls	r3, r3, #31
 800a550:	d506      	bpl.n	800a560 <__swbuf_r+0x64>
 800a552:	2e0a      	cmp	r6, #10
 800a554:	d104      	bne.n	800a560 <__swbuf_r+0x64>
 800a556:	4621      	mov	r1, r4
 800a558:	4628      	mov	r0, r5
 800a55a:	f7ff fddd 	bl	800a118 <_fflush_r>
 800a55e:	b938      	cbnz	r0, 800a570 <__swbuf_r+0x74>
 800a560:	4638      	mov	r0, r7
 800a562:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a564:	4621      	mov	r1, r4
 800a566:	4628      	mov	r0, r5
 800a568:	f000 f806 	bl	800a578 <__swsetup_r>
 800a56c:	2800      	cmp	r0, #0
 800a56e:	d0d5      	beq.n	800a51c <__swbuf_r+0x20>
 800a570:	f04f 37ff 	mov.w	r7, #4294967295
 800a574:	e7f4      	b.n	800a560 <__swbuf_r+0x64>
	...

0800a578 <__swsetup_r>:
 800a578:	b538      	push	{r3, r4, r5, lr}
 800a57a:	4b2a      	ldr	r3, [pc, #168]	; (800a624 <__swsetup_r+0xac>)
 800a57c:	4605      	mov	r5, r0
 800a57e:	6818      	ldr	r0, [r3, #0]
 800a580:	460c      	mov	r4, r1
 800a582:	b118      	cbz	r0, 800a58c <__swsetup_r+0x14>
 800a584:	6a03      	ldr	r3, [r0, #32]
 800a586:	b90b      	cbnz	r3, 800a58c <__swsetup_r+0x14>
 800a588:	f7fe f866 	bl	8008658 <__sinit>
 800a58c:	89a3      	ldrh	r3, [r4, #12]
 800a58e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a592:	0718      	lsls	r0, r3, #28
 800a594:	d422      	bmi.n	800a5dc <__swsetup_r+0x64>
 800a596:	06d9      	lsls	r1, r3, #27
 800a598:	d407      	bmi.n	800a5aa <__swsetup_r+0x32>
 800a59a:	2309      	movs	r3, #9
 800a59c:	602b      	str	r3, [r5, #0]
 800a59e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a5a2:	81a3      	strh	r3, [r4, #12]
 800a5a4:	f04f 30ff 	mov.w	r0, #4294967295
 800a5a8:	e034      	b.n	800a614 <__swsetup_r+0x9c>
 800a5aa:	0758      	lsls	r0, r3, #29
 800a5ac:	d512      	bpl.n	800a5d4 <__swsetup_r+0x5c>
 800a5ae:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a5b0:	b141      	cbz	r1, 800a5c4 <__swsetup_r+0x4c>
 800a5b2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a5b6:	4299      	cmp	r1, r3
 800a5b8:	d002      	beq.n	800a5c0 <__swsetup_r+0x48>
 800a5ba:	4628      	mov	r0, r5
 800a5bc:	f7fe fffe 	bl	80095bc <_free_r>
 800a5c0:	2300      	movs	r3, #0
 800a5c2:	6363      	str	r3, [r4, #52]	; 0x34
 800a5c4:	89a3      	ldrh	r3, [r4, #12]
 800a5c6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a5ca:	81a3      	strh	r3, [r4, #12]
 800a5cc:	2300      	movs	r3, #0
 800a5ce:	6063      	str	r3, [r4, #4]
 800a5d0:	6923      	ldr	r3, [r4, #16]
 800a5d2:	6023      	str	r3, [r4, #0]
 800a5d4:	89a3      	ldrh	r3, [r4, #12]
 800a5d6:	f043 0308 	orr.w	r3, r3, #8
 800a5da:	81a3      	strh	r3, [r4, #12]
 800a5dc:	6923      	ldr	r3, [r4, #16]
 800a5de:	b94b      	cbnz	r3, 800a5f4 <__swsetup_r+0x7c>
 800a5e0:	89a3      	ldrh	r3, [r4, #12]
 800a5e2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a5e6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a5ea:	d003      	beq.n	800a5f4 <__swsetup_r+0x7c>
 800a5ec:	4621      	mov	r1, r4
 800a5ee:	4628      	mov	r0, r5
 800a5f0:	f000 f884 	bl	800a6fc <__smakebuf_r>
 800a5f4:	89a0      	ldrh	r0, [r4, #12]
 800a5f6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a5fa:	f010 0301 	ands.w	r3, r0, #1
 800a5fe:	d00a      	beq.n	800a616 <__swsetup_r+0x9e>
 800a600:	2300      	movs	r3, #0
 800a602:	60a3      	str	r3, [r4, #8]
 800a604:	6963      	ldr	r3, [r4, #20]
 800a606:	425b      	negs	r3, r3
 800a608:	61a3      	str	r3, [r4, #24]
 800a60a:	6923      	ldr	r3, [r4, #16]
 800a60c:	b943      	cbnz	r3, 800a620 <__swsetup_r+0xa8>
 800a60e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a612:	d1c4      	bne.n	800a59e <__swsetup_r+0x26>
 800a614:	bd38      	pop	{r3, r4, r5, pc}
 800a616:	0781      	lsls	r1, r0, #30
 800a618:	bf58      	it	pl
 800a61a:	6963      	ldrpl	r3, [r4, #20]
 800a61c:	60a3      	str	r3, [r4, #8]
 800a61e:	e7f4      	b.n	800a60a <__swsetup_r+0x92>
 800a620:	2000      	movs	r0, #0
 800a622:	e7f7      	b.n	800a614 <__swsetup_r+0x9c>
 800a624:	20000c5c 	.word	0x20000c5c

0800a628 <_raise_r>:
 800a628:	291f      	cmp	r1, #31
 800a62a:	b538      	push	{r3, r4, r5, lr}
 800a62c:	4604      	mov	r4, r0
 800a62e:	460d      	mov	r5, r1
 800a630:	d904      	bls.n	800a63c <_raise_r+0x14>
 800a632:	2316      	movs	r3, #22
 800a634:	6003      	str	r3, [r0, #0]
 800a636:	f04f 30ff 	mov.w	r0, #4294967295
 800a63a:	bd38      	pop	{r3, r4, r5, pc}
 800a63c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800a63e:	b112      	cbz	r2, 800a646 <_raise_r+0x1e>
 800a640:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a644:	b94b      	cbnz	r3, 800a65a <_raise_r+0x32>
 800a646:	4620      	mov	r0, r4
 800a648:	f000 f830 	bl	800a6ac <_getpid_r>
 800a64c:	462a      	mov	r2, r5
 800a64e:	4601      	mov	r1, r0
 800a650:	4620      	mov	r0, r4
 800a652:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a656:	f000 b817 	b.w	800a688 <_kill_r>
 800a65a:	2b01      	cmp	r3, #1
 800a65c:	d00a      	beq.n	800a674 <_raise_r+0x4c>
 800a65e:	1c59      	adds	r1, r3, #1
 800a660:	d103      	bne.n	800a66a <_raise_r+0x42>
 800a662:	2316      	movs	r3, #22
 800a664:	6003      	str	r3, [r0, #0]
 800a666:	2001      	movs	r0, #1
 800a668:	e7e7      	b.n	800a63a <_raise_r+0x12>
 800a66a:	2400      	movs	r4, #0
 800a66c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a670:	4628      	mov	r0, r5
 800a672:	4798      	blx	r3
 800a674:	2000      	movs	r0, #0
 800a676:	e7e0      	b.n	800a63a <_raise_r+0x12>

0800a678 <raise>:
 800a678:	4b02      	ldr	r3, [pc, #8]	; (800a684 <raise+0xc>)
 800a67a:	4601      	mov	r1, r0
 800a67c:	6818      	ldr	r0, [r3, #0]
 800a67e:	f7ff bfd3 	b.w	800a628 <_raise_r>
 800a682:	bf00      	nop
 800a684:	20000c5c 	.word	0x20000c5c

0800a688 <_kill_r>:
 800a688:	b538      	push	{r3, r4, r5, lr}
 800a68a:	4d07      	ldr	r5, [pc, #28]	; (800a6a8 <_kill_r+0x20>)
 800a68c:	2300      	movs	r3, #0
 800a68e:	4604      	mov	r4, r0
 800a690:	4608      	mov	r0, r1
 800a692:	4611      	mov	r1, r2
 800a694:	602b      	str	r3, [r5, #0]
 800a696:	f7f7 faa3 	bl	8001be0 <_kill>
 800a69a:	1c43      	adds	r3, r0, #1
 800a69c:	d102      	bne.n	800a6a4 <_kill_r+0x1c>
 800a69e:	682b      	ldr	r3, [r5, #0]
 800a6a0:	b103      	cbz	r3, 800a6a4 <_kill_r+0x1c>
 800a6a2:	6023      	str	r3, [r4, #0]
 800a6a4:	bd38      	pop	{r3, r4, r5, pc}
 800a6a6:	bf00      	nop
 800a6a8:	20001870 	.word	0x20001870

0800a6ac <_getpid_r>:
 800a6ac:	f7f7 ba96 	b.w	8001bdc <_getpid>

0800a6b0 <__swhatbuf_r>:
 800a6b0:	b570      	push	{r4, r5, r6, lr}
 800a6b2:	460c      	mov	r4, r1
 800a6b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6b8:	2900      	cmp	r1, #0
 800a6ba:	b096      	sub	sp, #88	; 0x58
 800a6bc:	4615      	mov	r5, r2
 800a6be:	461e      	mov	r6, r3
 800a6c0:	da0d      	bge.n	800a6de <__swhatbuf_r+0x2e>
 800a6c2:	89a3      	ldrh	r3, [r4, #12]
 800a6c4:	f013 0f80 	tst.w	r3, #128	; 0x80
 800a6c8:	f04f 0100 	mov.w	r1, #0
 800a6cc:	bf0c      	ite	eq
 800a6ce:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800a6d2:	2340      	movne	r3, #64	; 0x40
 800a6d4:	2000      	movs	r0, #0
 800a6d6:	6031      	str	r1, [r6, #0]
 800a6d8:	602b      	str	r3, [r5, #0]
 800a6da:	b016      	add	sp, #88	; 0x58
 800a6dc:	bd70      	pop	{r4, r5, r6, pc}
 800a6de:	466a      	mov	r2, sp
 800a6e0:	f000 f848 	bl	800a774 <_fstat_r>
 800a6e4:	2800      	cmp	r0, #0
 800a6e6:	dbec      	blt.n	800a6c2 <__swhatbuf_r+0x12>
 800a6e8:	9901      	ldr	r1, [sp, #4]
 800a6ea:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800a6ee:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800a6f2:	4259      	negs	r1, r3
 800a6f4:	4159      	adcs	r1, r3
 800a6f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a6fa:	e7eb      	b.n	800a6d4 <__swhatbuf_r+0x24>

0800a6fc <__smakebuf_r>:
 800a6fc:	898b      	ldrh	r3, [r1, #12]
 800a6fe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a700:	079d      	lsls	r5, r3, #30
 800a702:	4606      	mov	r6, r0
 800a704:	460c      	mov	r4, r1
 800a706:	d507      	bpl.n	800a718 <__smakebuf_r+0x1c>
 800a708:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a70c:	6023      	str	r3, [r4, #0]
 800a70e:	6123      	str	r3, [r4, #16]
 800a710:	2301      	movs	r3, #1
 800a712:	6163      	str	r3, [r4, #20]
 800a714:	b002      	add	sp, #8
 800a716:	bd70      	pop	{r4, r5, r6, pc}
 800a718:	ab01      	add	r3, sp, #4
 800a71a:	466a      	mov	r2, sp
 800a71c:	f7ff ffc8 	bl	800a6b0 <__swhatbuf_r>
 800a720:	9900      	ldr	r1, [sp, #0]
 800a722:	4605      	mov	r5, r0
 800a724:	4630      	mov	r0, r6
 800a726:	f7fd f9e9 	bl	8007afc <_malloc_r>
 800a72a:	b948      	cbnz	r0, 800a740 <__smakebuf_r+0x44>
 800a72c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a730:	059a      	lsls	r2, r3, #22
 800a732:	d4ef      	bmi.n	800a714 <__smakebuf_r+0x18>
 800a734:	f023 0303 	bic.w	r3, r3, #3
 800a738:	f043 0302 	orr.w	r3, r3, #2
 800a73c:	81a3      	strh	r3, [r4, #12]
 800a73e:	e7e3      	b.n	800a708 <__smakebuf_r+0xc>
 800a740:	89a3      	ldrh	r3, [r4, #12]
 800a742:	6020      	str	r0, [r4, #0]
 800a744:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a748:	81a3      	strh	r3, [r4, #12]
 800a74a:	9b00      	ldr	r3, [sp, #0]
 800a74c:	6163      	str	r3, [r4, #20]
 800a74e:	9b01      	ldr	r3, [sp, #4]
 800a750:	6120      	str	r0, [r4, #16]
 800a752:	b15b      	cbz	r3, 800a76c <__smakebuf_r+0x70>
 800a754:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a758:	4630      	mov	r0, r6
 800a75a:	f000 f81d 	bl	800a798 <_isatty_r>
 800a75e:	b128      	cbz	r0, 800a76c <__smakebuf_r+0x70>
 800a760:	89a3      	ldrh	r3, [r4, #12]
 800a762:	f023 0303 	bic.w	r3, r3, #3
 800a766:	f043 0301 	orr.w	r3, r3, #1
 800a76a:	81a3      	strh	r3, [r4, #12]
 800a76c:	89a3      	ldrh	r3, [r4, #12]
 800a76e:	431d      	orrs	r5, r3
 800a770:	81a5      	strh	r5, [r4, #12]
 800a772:	e7cf      	b.n	800a714 <__smakebuf_r+0x18>

0800a774 <_fstat_r>:
 800a774:	b538      	push	{r3, r4, r5, lr}
 800a776:	4d07      	ldr	r5, [pc, #28]	; (800a794 <_fstat_r+0x20>)
 800a778:	2300      	movs	r3, #0
 800a77a:	4604      	mov	r4, r0
 800a77c:	4608      	mov	r0, r1
 800a77e:	4611      	mov	r1, r2
 800a780:	602b      	str	r3, [r5, #0]
 800a782:	f7f7 fa4c 	bl	8001c1e <_fstat>
 800a786:	1c43      	adds	r3, r0, #1
 800a788:	d102      	bne.n	800a790 <_fstat_r+0x1c>
 800a78a:	682b      	ldr	r3, [r5, #0]
 800a78c:	b103      	cbz	r3, 800a790 <_fstat_r+0x1c>
 800a78e:	6023      	str	r3, [r4, #0]
 800a790:	bd38      	pop	{r3, r4, r5, pc}
 800a792:	bf00      	nop
 800a794:	20001870 	.word	0x20001870

0800a798 <_isatty_r>:
 800a798:	b538      	push	{r3, r4, r5, lr}
 800a79a:	4d06      	ldr	r5, [pc, #24]	; (800a7b4 <_isatty_r+0x1c>)
 800a79c:	2300      	movs	r3, #0
 800a79e:	4604      	mov	r4, r0
 800a7a0:	4608      	mov	r0, r1
 800a7a2:	602b      	str	r3, [r5, #0]
 800a7a4:	f7f7 fa40 	bl	8001c28 <_isatty>
 800a7a8:	1c43      	adds	r3, r0, #1
 800a7aa:	d102      	bne.n	800a7b2 <_isatty_r+0x1a>
 800a7ac:	682b      	ldr	r3, [r5, #0]
 800a7ae:	b103      	cbz	r3, 800a7b2 <_isatty_r+0x1a>
 800a7b0:	6023      	str	r3, [r4, #0]
 800a7b2:	bd38      	pop	{r3, r4, r5, pc}
 800a7b4:	20001870 	.word	0x20001870

0800a7b8 <expf>:
 800a7b8:	b508      	push	{r3, lr}
 800a7ba:	ed2d 8b02 	vpush	{d8}
 800a7be:	eef0 8a40 	vmov.f32	s17, s0
 800a7c2:	f000 f9ed 	bl	800aba0 <__ieee754_expf>
 800a7c6:	eeb0 8a40 	vmov.f32	s16, s0
 800a7ca:	eeb0 0a68 	vmov.f32	s0, s17
 800a7ce:	f000 f899 	bl	800a904 <finitef>
 800a7d2:	b160      	cbz	r0, 800a7ee <expf+0x36>
 800a7d4:	eddf 7a0f 	vldr	s15, [pc, #60]	; 800a814 <expf+0x5c>
 800a7d8:	eef4 8ae7 	vcmpe.f32	s17, s15
 800a7dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7e0:	dd0a      	ble.n	800a7f8 <expf+0x40>
 800a7e2:	f7fe f835 	bl	8008850 <__errno>
 800a7e6:	ed9f 8a0c 	vldr	s16, [pc, #48]	; 800a818 <expf+0x60>
 800a7ea:	2322      	movs	r3, #34	; 0x22
 800a7ec:	6003      	str	r3, [r0, #0]
 800a7ee:	eeb0 0a48 	vmov.f32	s0, s16
 800a7f2:	ecbd 8b02 	vpop	{d8}
 800a7f6:	bd08      	pop	{r3, pc}
 800a7f8:	eddf 7a08 	vldr	s15, [pc, #32]	; 800a81c <expf+0x64>
 800a7fc:	eef4 8ae7 	vcmpe.f32	s17, s15
 800a800:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a804:	d5f3      	bpl.n	800a7ee <expf+0x36>
 800a806:	f7fe f823 	bl	8008850 <__errno>
 800a80a:	2322      	movs	r3, #34	; 0x22
 800a80c:	ed9f 8a04 	vldr	s16, [pc, #16]	; 800a820 <expf+0x68>
 800a810:	6003      	str	r3, [r0, #0]
 800a812:	e7ec      	b.n	800a7ee <expf+0x36>
 800a814:	42b17217 	.word	0x42b17217
 800a818:	7f800000 	.word	0x7f800000
 800a81c:	c2cff1b5 	.word	0xc2cff1b5
 800a820:	00000000 	.word	0x00000000

0800a824 <fabsf>:
 800a824:	ee10 3a10 	vmov	r3, s0
 800a828:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a82c:	ee00 3a10 	vmov	s0, r3
 800a830:	4770      	bx	lr
	...

0800a834 <tanhf>:
 800a834:	b538      	push	{r3, r4, r5, lr}
 800a836:	ee10 5a10 	vmov	r5, s0
 800a83a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800a83e:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800a842:	ed2d 8b02 	vpush	{d8}
 800a846:	db0f      	blt.n	800a868 <tanhf+0x34>
 800a848:	4b2a      	ldr	r3, [pc, #168]	; (800a8f4 <tanhf+0xc0>)
 800a84a:	ed93 6a00 	vldr	s12, [r3]
 800a84e:	edd3 6a00 	vldr	s13, [r3]
 800a852:	eec6 7a00 	vdiv.f32	s15, s12, s0
 800a856:	2d00      	cmp	r5, #0
 800a858:	bfac      	ite	ge
 800a85a:	ee37 0aa6 	vaddge.f32	s0, s15, s13
 800a85e:	ee37 0ae6 	vsublt.f32	s0, s15, s13
 800a862:	ecbd 8b02 	vpop	{d8}
 800a866:	bd38      	pop	{r3, r4, r5, pc}
 800a868:	4a23      	ldr	r2, [pc, #140]	; (800a8f8 <tanhf+0xc4>)
 800a86a:	4293      	cmp	r3, r2
 800a86c:	dc39      	bgt.n	800a8e2 <tanhf+0xae>
 800a86e:	f1b3 5f10 	cmp.w	r3, #603979776	; 0x24000000
 800a872:	da07      	bge.n	800a884 <tanhf+0x50>
 800a874:	4b1f      	ldr	r3, [pc, #124]	; (800a8f4 <tanhf+0xc0>)
 800a876:	edd3 7a00 	vldr	s15, [r3]
 800a87a:	ee77 7a80 	vadd.f32	s15, s15, s0
 800a87e:	ee27 0a80 	vmul.f32	s0, s15, s0
 800a882:	e7ee      	b.n	800a862 <tanhf+0x2e>
 800a884:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 800a888:	4c1c      	ldr	r4, [pc, #112]	; (800a8fc <tanhf+0xc8>)
 800a88a:	db19      	blt.n	800a8c0 <tanhf+0x8c>
 800a88c:	f7ff ffca 	bl	800a824 <fabsf>
 800a890:	edd4 7a00 	vldr	s15, [r4]
 800a894:	ee20 0a27 	vmul.f32	s0, s0, s15
 800a898:	f000 f842 	bl	800a920 <expm1f>
 800a89c:	4b15      	ldr	r3, [pc, #84]	; (800a8f4 <tanhf+0xc0>)
 800a89e:	edd3 7a00 	vldr	s15, [r3]
 800a8a2:	edd4 6a00 	vldr	s13, [r4]
 800a8a6:	ed94 7a00 	vldr	s14, [r4]
 800a8aa:	ee37 0a00 	vadd.f32	s0, s14, s0
 800a8ae:	ee86 7a80 	vdiv.f32	s14, s13, s0
 800a8b2:	ee37 0ac7 	vsub.f32	s0, s15, s14
 800a8b6:	2d00      	cmp	r5, #0
 800a8b8:	bfb8      	it	lt
 800a8ba:	eeb1 0a40 	vneglt.f32	s0, s0
 800a8be:	e7d0      	b.n	800a862 <tanhf+0x2e>
 800a8c0:	ed94 8a00 	vldr	s16, [r4]
 800a8c4:	f7ff ffae 	bl	800a824 <fabsf>
 800a8c8:	ee28 0a40 	vnmul.f32	s0, s16, s0
 800a8cc:	f000 f828 	bl	800a920 <expm1f>
 800a8d0:	edd4 7a00 	vldr	s15, [r4]
 800a8d4:	ee77 7a80 	vadd.f32	s15, s15, s0
 800a8d8:	eeb1 7a40 	vneg.f32	s14, s0
 800a8dc:	ee87 0a27 	vdiv.f32	s0, s14, s15
 800a8e0:	e7e9      	b.n	800a8b6 <tanhf+0x82>
 800a8e2:	4b04      	ldr	r3, [pc, #16]	; (800a8f4 <tanhf+0xc0>)
 800a8e4:	ed93 0a00 	vldr	s0, [r3]
 800a8e8:	4b05      	ldr	r3, [pc, #20]	; (800a900 <tanhf+0xcc>)
 800a8ea:	edd3 7a00 	vldr	s15, [r3]
 800a8ee:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a8f2:	e7e0      	b.n	800a8b6 <tanhf+0x82>
 800a8f4:	20000dcc 	.word	0x20000dcc
 800a8f8:	41afffff 	.word	0x41afffff
 800a8fc:	20000dd4 	.word	0x20000dd4
 800a900:	20000dd0 	.word	0x20000dd0

0800a904 <finitef>:
 800a904:	b082      	sub	sp, #8
 800a906:	ed8d 0a01 	vstr	s0, [sp, #4]
 800a90a:	9801      	ldr	r0, [sp, #4]
 800a90c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800a910:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 800a914:	bfac      	ite	ge
 800a916:	2000      	movge	r0, #0
 800a918:	2001      	movlt	r0, #1
 800a91a:	b002      	add	sp, #8
 800a91c:	4770      	bx	lr
	...

0800a920 <expm1f>:
 800a920:	ee10 2a10 	vmov	r2, s0
 800a924:	497e      	ldr	r1, [pc, #504]	; (800ab20 <expm1f+0x200>)
 800a926:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 800a92a:	428b      	cmp	r3, r1
 800a92c:	d921      	bls.n	800a972 <expm1f+0x52>
 800a92e:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800a932:	d902      	bls.n	800a93a <expm1f+0x1a>
 800a934:	ee30 0a00 	vadd.f32	s0, s0, s0
 800a938:	4770      	bx	lr
 800a93a:	d106      	bne.n	800a94a <expm1f+0x2a>
 800a93c:	2a00      	cmp	r2, #0
 800a93e:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 800a942:	bfb8      	it	lt
 800a944:	eeb0 0a67 	vmovlt.f32	s0, s15
 800a948:	4770      	bx	lr
 800a94a:	2a00      	cmp	r2, #0
 800a94c:	db05      	blt.n	800a95a <expm1f+0x3a>
 800a94e:	4975      	ldr	r1, [pc, #468]	; (800ab24 <expm1f+0x204>)
 800a950:	428b      	cmp	r3, r1
 800a952:	d95c      	bls.n	800aa0e <expm1f+0xee>
 800a954:	2000      	movs	r0, #0
 800a956:	f000 b91d 	b.w	800ab94 <__math_oflowf>
 800a95a:	eddf 7a73 	vldr	s15, [pc, #460]	; 800ab28 <expm1f+0x208>
 800a95e:	ee70 7a27 	vadd.f32	s15, s0, s15
 800a962:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800a966:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a96a:	d550      	bpl.n	800aa0e <expm1f+0xee>
 800a96c:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 800a970:	4770      	bx	lr
 800a972:	496e      	ldr	r1, [pc, #440]	; (800ab2c <expm1f+0x20c>)
 800a974:	428b      	cmp	r3, r1
 800a976:	d967      	bls.n	800aa48 <expm1f+0x128>
 800a978:	496d      	ldr	r1, [pc, #436]	; (800ab30 <expm1f+0x210>)
 800a97a:	428b      	cmp	r3, r1
 800a97c:	d847      	bhi.n	800aa0e <expm1f+0xee>
 800a97e:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 800ab34 <expm1f+0x214>
 800a982:	2a00      	cmp	r2, #0
 800a984:	bfa7      	ittee	ge
 800a986:	ee30 7a47 	vsubge.f32	s14, s0, s14
 800a98a:	eddf 6a6b 	vldrge	s13, [pc, #428]	; 800ab38 <expm1f+0x218>
 800a98e:	eddf 6a6b 	vldrlt	s13, [pc, #428]	; 800ab3c <expm1f+0x21c>
 800a992:	ee30 7a07 	vaddlt.f32	s14, s0, s14
 800a996:	bfac      	ite	ge
 800a998:	2301      	movge	r3, #1
 800a99a:	f04f 33ff 	movlt.w	r3, #4294967295
 800a99e:	ee37 0a66 	vsub.f32	s0, s14, s13
 800a9a2:	ee77 7a40 	vsub.f32	s15, s14, s0
 800a9a6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a9aa:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 800a9ae:	ee20 4a25 	vmul.f32	s8, s0, s11
 800a9b2:	ed9f 6a63 	vldr	s12, [pc, #396]	; 800ab40 <expm1f+0x220>
 800a9b6:	eddf 6a63 	vldr	s13, [pc, #396]	; 800ab44 <expm1f+0x224>
 800a9ba:	ed9f 5a63 	vldr	s10, [pc, #396]	; 800ab48 <expm1f+0x228>
 800a9be:	ee20 7a04 	vmul.f32	s14, s0, s8
 800a9c2:	eef0 4a08 	vmov.f32	s9, #8	; 0x40400000  3.0
 800a9c6:	eee7 6a06 	vfma.f32	s13, s14, s12
 800a9ca:	ed9f 6a60 	vldr	s12, [pc, #384]	; 800ab4c <expm1f+0x22c>
 800a9ce:	eea6 6a87 	vfma.f32	s12, s13, s14
 800a9d2:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800ab50 <expm1f+0x230>
 800a9d6:	eee6 6a07 	vfma.f32	s13, s12, s14
 800a9da:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800a9de:	eea6 5a87 	vfma.f32	s10, s13, s14
 800a9e2:	eef0 6a46 	vmov.f32	s13, s12
 800a9e6:	eee5 6a07 	vfma.f32	s13, s10, s14
 800a9ea:	eee4 4a66 	vfms.f32	s9, s8, s13
 800a9ee:	eeb1 4a08 	vmov.f32	s8, #24	; 0x40c00000  6.0
 800a9f2:	eea0 4a64 	vfms.f32	s8, s0, s9
 800a9f6:	ee36 5ae4 	vsub.f32	s10, s13, s9
 800a9fa:	eec5 6a04 	vdiv.f32	s13, s10, s8
 800a9fe:	ee66 6a87 	vmul.f32	s13, s13, s14
 800aa02:	bb7b      	cbnz	r3, 800aa64 <expm1f+0x144>
 800aa04:	ee90 7a26 	vfnms.f32	s14, s0, s13
 800aa08:	ee30 0a47 	vsub.f32	s0, s0, s14
 800aa0c:	4770      	bx	lr
 800aa0e:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
 800aa12:	2a00      	cmp	r2, #0
 800aa14:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800aa18:	bfb8      	it	lt
 800aa1a:	eef0 7a47 	vmovlt.f32	s15, s14
 800aa1e:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 800ab54 <expm1f+0x234>
 800aa22:	ee40 7a07 	vmla.f32	s15, s0, s14
 800aa26:	eeb0 7a40 	vmov.f32	s14, s0
 800aa2a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800aa2e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800aa32:	ee17 3a90 	vmov	r3, s15
 800aa36:	eddf 7a3f 	vldr	s15, [pc, #252]	; 800ab34 <expm1f+0x214>
 800aa3a:	eea6 7ae7 	vfms.f32	s14, s13, s15
 800aa3e:	eddf 7a3e 	vldr	s15, [pc, #248]	; 800ab38 <expm1f+0x218>
 800aa42:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800aa46:	e7aa      	b.n	800a99e <expm1f+0x7e>
 800aa48:	f1b3 5f4c 	cmp.w	r3, #855638016	; 0x33000000
 800aa4c:	d208      	bcs.n	800aa60 <expm1f+0x140>
 800aa4e:	eddf 7a42 	vldr	s15, [pc, #264]	; 800ab58 <expm1f+0x238>
 800aa52:	ee70 7a27 	vadd.f32	s15, s0, s15
 800aa56:	ee77 7ae7 	vsub.f32	s15, s15, s15
 800aa5a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800aa5e:	4770      	bx	lr
 800aa60:	2300      	movs	r3, #0
 800aa62:	e7a2      	b.n	800a9aa <expm1f+0x8a>
 800aa64:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800aa68:	1c5a      	adds	r2, r3, #1
 800aa6a:	eed6 7a80 	vfnms.f32	s15, s13, s0
 800aa6e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800aa72:	d106      	bne.n	800aa82 <expm1f+0x162>
 800aa74:	ee70 7a67 	vsub.f32	s15, s0, s15
 800aa78:	eebe 0a00 	vmov.f32	s0, #224	; 0xbf000000 -0.5
 800aa7c:	eea7 0aa5 	vfma.f32	s0, s15, s11
 800aa80:	4770      	bx	lr
 800aa82:	2b01      	cmp	r3, #1
 800aa84:	d118      	bne.n	800aab8 <expm1f+0x198>
 800aa86:	eebd 7a00 	vmov.f32	s14, #208	; 0xbe800000 -0.250
 800aa8a:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800aa8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa92:	bf5b      	ittet	pl
 800aa94:	ee70 7a67 	vsubpl.f32	s15, s0, s15
 800aa98:	eeb0 7a00 	vmovpl.f32	s14, #0	; 0x40000000  2.0
 800aa9c:	ee70 5a25 	vaddmi.f32	s11, s0, s11
 800aaa0:	eea7 6a87 	vfmapl.f32	s12, s15, s14
 800aaa4:	bf43      	ittte	mi
 800aaa6:	ee77 7ae5 	vsubmi.f32	s15, s15, s11
 800aaaa:	eeb8 0a00 	vmovmi.f32	s0, #128	; 0xc0000000 -2.0
 800aaae:	ee27 0a80 	vmulmi.f32	s0, s15, s0
 800aab2:	eeb0 0a46 	vmovpl.f32	s0, s12
 800aab6:	4770      	bx	lr
 800aab8:	1c5a      	adds	r2, r3, #1
 800aaba:	2a39      	cmp	r2, #57	; 0x39
 800aabc:	ea4f 51c3 	mov.w	r1, r3, lsl #23
 800aac0:	d90b      	bls.n	800aada <expm1f+0x1ba>
 800aac2:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800aac6:	ee76 7a67 	vsub.f32	s15, s12, s15
 800aaca:	ee17 3a90 	vmov	r3, s15
 800aace:	4419      	add	r1, r3
 800aad0:	ee07 1a90 	vmov	s15, r1
 800aad4:	ee37 0ac6 	vsub.f32	s0, s15, s12
 800aad8:	4770      	bx	lr
 800aada:	2b16      	cmp	r3, #22
 800aadc:	dc11      	bgt.n	800ab02 <expm1f+0x1e2>
 800aade:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800aae2:	fa42 f303 	asr.w	r3, r2, r3
 800aae6:	f1c3 537e 	rsb	r3, r3, #1065353216	; 0x3f800000
 800aaea:	ee07 3a10 	vmov	s14, r3
 800aaee:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800aaf2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800aaf6:	ee17 3a90 	vmov	r3, s15
 800aafa:	440b      	add	r3, r1
 800aafc:	ee00 3a10 	vmov	s0, r3
 800ab00:	4770      	bx	lr
 800ab02:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
 800ab06:	05db      	lsls	r3, r3, #23
 800ab08:	ee07 3a10 	vmov	s14, r3
 800ab0c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ab10:	ee70 7a67 	vsub.f32	s15, s0, s15
 800ab14:	ee77 7a86 	vadd.f32	s15, s15, s12
 800ab18:	ee17 3a90 	vmov	r3, s15
 800ab1c:	e7ed      	b.n	800aafa <expm1f+0x1da>
 800ab1e:	bf00      	nop
 800ab20:	4195b843 	.word	0x4195b843
 800ab24:	42b17217 	.word	0x42b17217
 800ab28:	0da24260 	.word	0x0da24260
 800ab2c:	3eb17218 	.word	0x3eb17218
 800ab30:	3f851591 	.word	0x3f851591
 800ab34:	3f317180 	.word	0x3f317180
 800ab38:	3717f7d1 	.word	0x3717f7d1
 800ab3c:	b717f7d1 	.word	0xb717f7d1
 800ab40:	b457edbb 	.word	0xb457edbb
 800ab44:	36867e54 	.word	0x36867e54
 800ab48:	bd088889 	.word	0xbd088889
 800ab4c:	b8a670cd 	.word	0xb8a670cd
 800ab50:	3ad00d01 	.word	0x3ad00d01
 800ab54:	3fb8aa3b 	.word	0x3fb8aa3b
 800ab58:	7149f2ca 	.word	0x7149f2ca

0800ab5c <with_errnof>:
 800ab5c:	b513      	push	{r0, r1, r4, lr}
 800ab5e:	4604      	mov	r4, r0
 800ab60:	ed8d 0a01 	vstr	s0, [sp, #4]
 800ab64:	f7fd fe74 	bl	8008850 <__errno>
 800ab68:	ed9d 0a01 	vldr	s0, [sp, #4]
 800ab6c:	6004      	str	r4, [r0, #0]
 800ab6e:	b002      	add	sp, #8
 800ab70:	bd10      	pop	{r4, pc}

0800ab72 <xflowf>:
 800ab72:	b130      	cbz	r0, 800ab82 <xflowf+0x10>
 800ab74:	eef1 7a40 	vneg.f32	s15, s0
 800ab78:	ee27 0a80 	vmul.f32	s0, s15, s0
 800ab7c:	2022      	movs	r0, #34	; 0x22
 800ab7e:	f7ff bfed 	b.w	800ab5c <with_errnof>
 800ab82:	eef0 7a40 	vmov.f32	s15, s0
 800ab86:	e7f7      	b.n	800ab78 <xflowf+0x6>

0800ab88 <__math_uflowf>:
 800ab88:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800ab90 <__math_uflowf+0x8>
 800ab8c:	f7ff bff1 	b.w	800ab72 <xflowf>
 800ab90:	10000000 	.word	0x10000000

0800ab94 <__math_oflowf>:
 800ab94:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800ab9c <__math_oflowf+0x8>
 800ab98:	f7ff bfeb 	b.w	800ab72 <xflowf>
 800ab9c:	70000000 	.word	0x70000000

0800aba0 <__ieee754_expf>:
 800aba0:	ee10 2a10 	vmov	r2, s0
 800aba4:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 800aba8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800abac:	d902      	bls.n	800abb4 <__ieee754_expf+0x14>
 800abae:	ee30 0a00 	vadd.f32	s0, s0, s0
 800abb2:	4770      	bx	lr
 800abb4:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 800abb8:	d106      	bne.n	800abc8 <__ieee754_expf+0x28>
 800abba:	eddf 7a4e 	vldr	s15, [pc, #312]	; 800acf4 <__ieee754_expf+0x154>
 800abbe:	2900      	cmp	r1, #0
 800abc0:	bf18      	it	ne
 800abc2:	eeb0 0a67 	vmovne.f32	s0, s15
 800abc6:	4770      	bx	lr
 800abc8:	484b      	ldr	r0, [pc, #300]	; (800acf8 <__ieee754_expf+0x158>)
 800abca:	4282      	cmp	r2, r0
 800abcc:	dd02      	ble.n	800abd4 <__ieee754_expf+0x34>
 800abce:	2000      	movs	r0, #0
 800abd0:	f7ff bfe0 	b.w	800ab94 <__math_oflowf>
 800abd4:	2a00      	cmp	r2, #0
 800abd6:	da05      	bge.n	800abe4 <__ieee754_expf+0x44>
 800abd8:	4a48      	ldr	r2, [pc, #288]	; (800acfc <__ieee754_expf+0x15c>)
 800abda:	4293      	cmp	r3, r2
 800abdc:	d902      	bls.n	800abe4 <__ieee754_expf+0x44>
 800abde:	2000      	movs	r0, #0
 800abe0:	f7ff bfd2 	b.w	800ab88 <__math_uflowf>
 800abe4:	4a46      	ldr	r2, [pc, #280]	; (800ad00 <__ieee754_expf+0x160>)
 800abe6:	4293      	cmp	r3, r2
 800abe8:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 800abec:	d952      	bls.n	800ac94 <__ieee754_expf+0xf4>
 800abee:	4a45      	ldr	r2, [pc, #276]	; (800ad04 <__ieee754_expf+0x164>)
 800abf0:	4293      	cmp	r3, r2
 800abf2:	ea4f 0281 	mov.w	r2, r1, lsl #2
 800abf6:	d834      	bhi.n	800ac62 <__ieee754_expf+0xc2>
 800abf8:	4b43      	ldr	r3, [pc, #268]	; (800ad08 <__ieee754_expf+0x168>)
 800abfa:	4413      	add	r3, r2
 800abfc:	ed93 7a00 	vldr	s14, [r3]
 800ac00:	4b42      	ldr	r3, [pc, #264]	; (800ad0c <__ieee754_expf+0x16c>)
 800ac02:	4413      	add	r3, r2
 800ac04:	ee30 7a47 	vsub.f32	s14, s0, s14
 800ac08:	f1c1 0201 	rsb	r2, r1, #1
 800ac0c:	edd3 7a00 	vldr	s15, [r3]
 800ac10:	1a52      	subs	r2, r2, r1
 800ac12:	ee37 0a67 	vsub.f32	s0, s14, s15
 800ac16:	ee20 6a00 	vmul.f32	s12, s0, s0
 800ac1a:	ed9f 5a3d 	vldr	s10, [pc, #244]	; 800ad10 <__ieee754_expf+0x170>
 800ac1e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800ad14 <__ieee754_expf+0x174>
 800ac22:	eee6 6a05 	vfma.f32	s13, s12, s10
 800ac26:	ed9f 5a3c 	vldr	s10, [pc, #240]	; 800ad18 <__ieee754_expf+0x178>
 800ac2a:	eea6 5a86 	vfma.f32	s10, s13, s12
 800ac2e:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800ad1c <__ieee754_expf+0x17c>
 800ac32:	eee5 6a06 	vfma.f32	s13, s10, s12
 800ac36:	ed9f 5a3a 	vldr	s10, [pc, #232]	; 800ad20 <__ieee754_expf+0x180>
 800ac3a:	eea6 5a86 	vfma.f32	s10, s13, s12
 800ac3e:	eef0 6a40 	vmov.f32	s13, s0
 800ac42:	eee5 6a46 	vfms.f32	s13, s10, s12
 800ac46:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 800ac4a:	ee20 5a26 	vmul.f32	s10, s0, s13
 800ac4e:	bb92      	cbnz	r2, 800acb6 <__ieee754_expf+0x116>
 800ac50:	ee76 6ac6 	vsub.f32	s13, s13, s12
 800ac54:	eec5 7a26 	vdiv.f32	s15, s10, s13
 800ac58:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800ac5c:	ee35 0ac0 	vsub.f32	s0, s11, s0
 800ac60:	4770      	bx	lr
 800ac62:	4b30      	ldr	r3, [pc, #192]	; (800ad24 <__ieee754_expf+0x184>)
 800ac64:	ed9f 7a30 	vldr	s14, [pc, #192]	; 800ad28 <__ieee754_expf+0x188>
 800ac68:	eddf 6a30 	vldr	s13, [pc, #192]	; 800ad2c <__ieee754_expf+0x18c>
 800ac6c:	4413      	add	r3, r2
 800ac6e:	edd3 7a00 	vldr	s15, [r3]
 800ac72:	eee0 7a07 	vfma.f32	s15, s0, s14
 800ac76:	eeb0 7a40 	vmov.f32	s14, s0
 800ac7a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ac7e:	ee17 2a90 	vmov	r2, s15
 800ac82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ac86:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800ac8a:	eddf 6a29 	vldr	s13, [pc, #164]	; 800ad30 <__ieee754_expf+0x190>
 800ac8e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ac92:	e7be      	b.n	800ac12 <__ieee754_expf+0x72>
 800ac94:	f1b3 5f50 	cmp.w	r3, #872415232	; 0x34000000
 800ac98:	d20b      	bcs.n	800acb2 <__ieee754_expf+0x112>
 800ac9a:	eddf 6a26 	vldr	s13, [pc, #152]	; 800ad34 <__ieee754_expf+0x194>
 800ac9e:	ee70 6a26 	vadd.f32	s13, s0, s13
 800aca2:	eef4 6ae5 	vcmpe.f32	s13, s11
 800aca6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800acaa:	dd02      	ble.n	800acb2 <__ieee754_expf+0x112>
 800acac:	ee30 0a25 	vadd.f32	s0, s0, s11
 800acb0:	4770      	bx	lr
 800acb2:	2200      	movs	r2, #0
 800acb4:	e7af      	b.n	800ac16 <__ieee754_expf+0x76>
 800acb6:	ee36 6a66 	vsub.f32	s12, s12, s13
 800acba:	f112 0f7d 	cmn.w	r2, #125	; 0x7d
 800acbe:	eec5 6a06 	vdiv.f32	s13, s10, s12
 800acc2:	bfb8      	it	lt
 800acc4:	3264      	addlt	r2, #100	; 0x64
 800acc6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800acca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800acce:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800acd2:	ee17 3a90 	vmov	r3, s15
 800acd6:	bfab      	itete	ge
 800acd8:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 800acdc:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 800ace0:	ee00 3a10 	vmovge	s0, r3
 800ace4:	eddf 7a14 	vldrlt	s15, [pc, #80]	; 800ad38 <__ieee754_expf+0x198>
 800ace8:	bfbc      	itt	lt
 800acea:	ee00 3a10 	vmovlt	s0, r3
 800acee:	ee20 0a27 	vmullt.f32	s0, s0, s15
 800acf2:	4770      	bx	lr
 800acf4:	00000000 	.word	0x00000000
 800acf8:	42b17217 	.word	0x42b17217
 800acfc:	42cff1b5 	.word	0x42cff1b5
 800ad00:	3eb17218 	.word	0x3eb17218
 800ad04:	3f851591 	.word	0x3f851591
 800ad08:	0803ddbc 	.word	0x0803ddbc
 800ad0c:	0803ddc4 	.word	0x0803ddc4
 800ad10:	3331bb4c 	.word	0x3331bb4c
 800ad14:	b5ddea0e 	.word	0xb5ddea0e
 800ad18:	388ab355 	.word	0x388ab355
 800ad1c:	bb360b61 	.word	0xbb360b61
 800ad20:	3e2aaaab 	.word	0x3e2aaaab
 800ad24:	0803ddb4 	.word	0x0803ddb4
 800ad28:	3fb8aa3b 	.word	0x3fb8aa3b
 800ad2c:	3f317180 	.word	0x3f317180
 800ad30:	3717f7d1 	.word	0x3717f7d1
 800ad34:	7149f2ca 	.word	0x7149f2ca
 800ad38:	0d800000 	.word	0x0d800000

0800ad3c <_init>:
 800ad3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad3e:	bf00      	nop
 800ad40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad42:	bc08      	pop	{r3}
 800ad44:	469e      	mov	lr, r3
 800ad46:	4770      	bx	lr

0800ad48 <_fini>:
 800ad48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad4a:	bf00      	nop
 800ad4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad4e:	bc08      	pop	{r3}
 800ad50:	469e      	mov	lr, r3
 800ad52:	4770      	bx	lr
