/* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* dynports =  1  *)
(* src = "dut.sv:1.1-24.10" *)
(* top =  1  *)
module carryadd(a, b, y);
  (* src = "dut.sv:1.17-1.18" *)
  input [7:0] a;
  wire [7:0] a;
  (* src = "dut.sv:1.20-1.21" *)
  input [7:0] b;
  wire [7:0] b;
  (* src = "dut.sv:1.23-1.24" *)
  output [7:0] y;
  wire [7:0] y;
  wire \STAGE[0].IN1 ;
  wire \STAGE[0].IN2 ;
  wire \STAGE[0].Y ;
  (* unused_bits = "0" *)
  wire \STAGE[1].IN1 ;
  (* unused_bits = "0" *)
  wire \STAGE[1].IN2 ;
  wire \STAGE[1].Y ;
  (* unused_bits = "0" *)
  wire \STAGE[2].IN1 ;
  (* unused_bits = "0" *)
  wire \STAGE[2].IN2 ;
  wire \STAGE[2].Y ;
  (* unused_bits = "0" *)
  wire \STAGE[3].IN1 ;
  (* unused_bits = "0" *)
  wire \STAGE[3].IN2 ;
  wire \STAGE[3].Y ;
  (* unused_bits = "0" *)
  wire \STAGE[4].IN1 ;
  (* unused_bits = "0" *)
  wire \STAGE[4].IN2 ;
  wire \STAGE[4].Y ;
  (* unused_bits = "0" *)
  wire \STAGE[5].IN1 ;
  (* unused_bits = "0" *)
  wire \STAGE[5].IN2 ;
  wire \STAGE[5].Y ;
  (* unused_bits = "0" *)
  wire \STAGE[6].IN1 ;
  (* unused_bits = "0" *)
  wire \STAGE[6].IN2 ;
  wire \STAGE[6].Y ;
  (* unused_bits = "0" *)
  wire \STAGE[7].IN1 ;
  (* unused_bits = "0" *)
  wire \STAGE[7].IN2 ;
  wire \STAGE[7].Y ;
  \$_XOR_  _0_ (
    .A(b[0]),
    .B(a[0]),
    .Y(\STAGE[0].Y )
  );
  assign \STAGE[0].IN1  = a[0];
  assign \STAGE[0].IN2  = b[0];
  assign \STAGE[1].IN1  = a[1];
  assign \STAGE[1].IN2  = b[1];
  assign \STAGE[1].Y  = 1'h0;
  assign \STAGE[2].IN1  = a[2];
  assign \STAGE[2].IN2  = b[2];
  assign \STAGE[2].Y  = 1'h0;
  assign \STAGE[3].IN1  = a[3];
  assign \STAGE[3].IN2  = b[3];
  assign \STAGE[3].Y  = 1'h0;
  assign \STAGE[4].IN1  = a[4];
  assign \STAGE[4].IN2  = b[4];
  assign \STAGE[4].Y  = 1'h0;
  assign \STAGE[5].IN1  = a[5];
  assign \STAGE[5].IN2  = b[5];
  assign \STAGE[5].Y  = 1'h0;
  assign \STAGE[6].IN1  = a[6];
  assign \STAGE[6].IN2  = b[6];
  assign \STAGE[6].Y  = 1'h0;
  assign \STAGE[7].IN1  = a[7];
  assign \STAGE[7].IN2  = b[7];
  assign \STAGE[7].Y  = 1'h0;
  assign y = { 7'h00, \STAGE[0].Y  };
endmodule
