Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Tue Jun 10 14:58:25 2014
| Host         : ee-boxer0 running 64-bit Ubuntu 10.04.4 LTS
| Command      : report_timing -file ./report/lloyds_kernel_top_timing_synth.rpt
| Design       : lloyds_kernel_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.09 2013-11-22
-----------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 grp_load_points_buffer_fu_87/FSM_onehot_ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_load_points_buffer_fu_87/ap_reg_ppiten_pp0_it1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.268ns  (logic 1.185ns (22.494%)  route 4.083ns (77.506%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=264, unset)          0.973     0.973    grp_load_points_buffer_fu_87/ap_clk
                                                                      r  grp_load_points_buffer_fu_87/FSM_onehot_ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  grp_load_points_buffer_fu_87/FSM_onehot_ap_CS_fsm_reg[4]/Q
                         net (fo=13, unplaced)        1.015     2.506    grp_load_points_buffer_fu_87/ap_CS_fsm_reg[2]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.801 r  grp_load_points_buffer_fu_87/master_portA_req_write_INST_0_i_2/O
                         net (fo=18, unplaced)        0.476     3.277    grp_load_points_buffer_fu_87/n_2_master_portA_req_write_INST_0_i_2
                         LUT3 (Prop_lut3_I1_O)        0.124     3.401 r  grp_load_points_buffer_fu_87/indvar_next_reg_354[5]_i_3/O
                         net (fo=3, unplaced)         1.129     4.530    grp_load_points_buffer_fu_87/n_2_indvar_next_reg_354[5]_i_3
                         LUT6 (Prop_lut6_I1_O)        0.124     4.654 r  grp_load_points_buffer_fu_87/ap_reg_ppiten_pp0_it0_i_2/O
                         net (fo=3, unplaced)         1.129     5.783    grp_load_points_buffer_fu_87/n_2_ap_reg_ppiten_pp0_it0_i_2
                         LUT5 (Prop_lut5_I0_O)        0.124     5.907 r  grp_load_points_buffer_fu_87/ap_reg_ppiten_pp0_it1_i_1/O
                         net (fo=1, unplaced)         0.334     6.241    grp_load_points_buffer_fu_87/n_2_ap_reg_ppiten_pp0_it1_i_1
                         FDRE                                         r  grp_load_points_buffer_fu_87/ap_reg_ppiten_pp0_it1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk
                         net (fo=264, unset)          0.924    10.924    grp_load_points_buffer_fu_87/ap_clk
                                                                      r  grp_load_points_buffer_fu_87/ap_reg_ppiten_pp0_it1_reg/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)       -0.016    10.873    grp_load_points_buffer_fu_87/ap_reg_ppiten_pp0_it1_reg
  -------------------------------------------------------------------
                         required time                         10.873    
                         arrival time                          -6.241    
  -------------------------------------------------------------------
                         slack                                  4.632    




