#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Feb 11 12:24:05 2023
# Process ID: 108
# Current directory: C:/KDevelop/guitar-tuner/Vivado/audio
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12504 C:\KDevelop\guitar-tuner\Vivado\audio\audio.xpr
# Log file: C:/KDevelop/guitar-tuner/Vivado/audio/vivado.log
# Journal file: C:/KDevelop/guitar-tuner/Vivado/audio\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/KDevelop/guitar-tuner/Vivado/audio/audio.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/KDevelop/guitar-tuner/Vivado/audio/audio.srcs/sources_1/bd/ip_design/ip_design.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xfft:9.1 xfft_0
endgroup
set_property location {2 445 888} [get_bd_cells xfft_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property location {1 118 904} [get_bd_cells axi_dma_0]
set_property location {0.5 -209 880} [get_bd_cells xfft_0]
connect_bd_intf_net [get_bd_intf_pins xfft_0/M_AXIS_DATA] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
connect_bd_net [get_bd_pins xfft_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
