============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon May 13 17:09:23 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(107)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
RUN-1001 : Project manager successfully analyzed 37 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.305564s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (49.1%)

RUN-1004 : used memory is 265 MB, reserved memory is 242 MB, peak memory is 271 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 94227287506944"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4252017623040"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4243427688448"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 94227287506944"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 83618718285824"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4243427688448"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR_P2[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR_P2[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR_P2[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR_P2[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR_P2[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[26] will be merged to another kept net HADDR_P2[26]
SYN-5055 WARNING: The kept net Interconncet/HADDR[25] will be merged to another kept net HADDR_P2[25]
SYN-5055 WARNING: The kept net Interconncet/HADDR[24] will be merged to another kept net HADDR_P2[24]
SYN-5055 WARNING: The kept net Interconncet/HADDR[23] will be merged to another kept net HADDR_P2[23]
SYN-5055 WARNING: The kept net Interconncet/HADDR[22] will be merged to another kept net HADDR_P2[22]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 9629 instances
RUN-0007 : 6001 luts, 2813 seqs, 450 mslices, 234 lslices, 100 pads, 24 brams, 3 dsps
RUN-1001 : There are total 10743 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 6392 nets have 2 pins
RUN-1001 : 3086 nets have [3 - 5] pins
RUN-1001 : 755 nets have [6 - 10] pins
RUN-1001 : 281 nets have [11 - 20] pins
RUN-1001 : 208 nets have [21 - 99] pins
RUN-1001 : 13 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     226     
RUN-1001 :   No   |  No   |  Yes  |    1271     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     545     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  56   |     11     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 72
PHY-3001 : Initial placement ...
PHY-3001 : design contains 9627 instances, 6001 luts, 2813 seqs, 684 slices, 134 macros(684 instances: 450 mslices 234 lslices)
PHY-0007 : Cell area utilization is 37%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 45623, tnet num: 10741, tinst num: 9627, tnode num: 54876, tedge num: 74613.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 10741 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.925809s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (55.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.56392e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 9627.
PHY-3001 : Level 1 #clusters 1360.
PHY-3001 : End clustering;  0.081863s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (38.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 37%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 750037, overlap = 295.719
PHY-3002 : Step(2): len = 647726, overlap = 336.312
PHY-3002 : Step(3): len = 493116, overlap = 387.062
PHY-3002 : Step(4): len = 401624, overlap = 453.844
PHY-3002 : Step(5): len = 326602, overlap = 546.812
PHY-3002 : Step(6): len = 277544, overlap = 599.656
PHY-3002 : Step(7): len = 231140, overlap = 638.625
PHY-3002 : Step(8): len = 200267, overlap = 691.281
PHY-3002 : Step(9): len = 177475, overlap = 705.125
PHY-3002 : Step(10): len = 162238, overlap = 740.25
PHY-3002 : Step(11): len = 148600, overlap = 768.781
PHY-3002 : Step(12): len = 130936, overlap = 801.469
PHY-3002 : Step(13): len = 120431, overlap = 817.906
PHY-3002 : Step(14): len = 111477, overlap = 841.094
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.36311e-06
PHY-3002 : Step(15): len = 125543, overlap = 779.156
PHY-3002 : Step(16): len = 188845, overlap = 621.781
PHY-3002 : Step(17): len = 201869, overlap = 580.781
PHY-3002 : Step(18): len = 198427, overlap = 538.906
PHY-3002 : Step(19): len = 191492, overlap = 550.75
PHY-3002 : Step(20): len = 183509, overlap = 542.312
PHY-3002 : Step(21): len = 176368, overlap = 559.719
PHY-3002 : Step(22): len = 171154, overlap = 573.219
PHY-3002 : Step(23): len = 168355, overlap = 604.562
PHY-3002 : Step(24): len = 167018, overlap = 623.812
PHY-3002 : Step(25): len = 165779, overlap = 615.688
PHY-3002 : Step(26): len = 163991, overlap = 627.656
PHY-3002 : Step(27): len = 163353, overlap = 633.156
PHY-3002 : Step(28): len = 162492, overlap = 631.531
PHY-3002 : Step(29): len = 162780, overlap = 606.781
PHY-3002 : Step(30): len = 162696, overlap = 594.375
PHY-3002 : Step(31): len = 162548, overlap = 589.75
PHY-3002 : Step(32): len = 161976, overlap = 596.812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.72622e-06
PHY-3002 : Step(33): len = 168894, overlap = 571.156
PHY-3002 : Step(34): len = 182403, overlap = 551.469
PHY-3002 : Step(35): len = 188897, overlap = 541.438
PHY-3002 : Step(36): len = 191933, overlap = 539.75
PHY-3002 : Step(37): len = 192991, overlap = 530.094
PHY-3002 : Step(38): len = 193169, overlap = 531.281
PHY-3002 : Step(39): len = 192265, overlap = 522
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.45244e-06
PHY-3002 : Step(40): len = 203483, overlap = 506
PHY-3002 : Step(41): len = 219510, overlap = 433.438
PHY-3002 : Step(42): len = 230052, overlap = 376.875
PHY-3002 : Step(43): len = 236495, overlap = 363.75
PHY-3002 : Step(44): len = 239330, overlap = 359.344
PHY-3002 : Step(45): len = 239505, overlap = 350.906
PHY-3002 : Step(46): len = 238919, overlap = 347.531
PHY-3002 : Step(47): len = 238636, overlap = 341.406
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.89049e-05
PHY-3002 : Step(48): len = 253954, overlap = 300.312
PHY-3002 : Step(49): len = 272080, overlap = 260.938
PHY-3002 : Step(50): len = 282578, overlap = 257.469
PHY-3002 : Step(51): len = 287379, overlap = 264.531
PHY-3002 : Step(52): len = 288459, overlap = 256.312
PHY-3002 : Step(53): len = 287816, overlap = 260.75
PHY-3002 : Step(54): len = 286393, overlap = 261.75
PHY-3002 : Step(55): len = 285266, overlap = 259.344
PHY-3002 : Step(56): len = 284124, overlap = 253.062
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.78098e-05
PHY-3002 : Step(57): len = 298552, overlap = 240.438
PHY-3002 : Step(58): len = 313752, overlap = 213.312
PHY-3002 : Step(59): len = 319968, overlap = 191.312
PHY-3002 : Step(60): len = 321820, overlap = 183.969
PHY-3002 : Step(61): len = 323197, overlap = 178.25
PHY-3002 : Step(62): len = 324917, overlap = 185.469
PHY-3002 : Step(63): len = 325147, overlap = 180.281
PHY-3002 : Step(64): len = 324849, overlap = 179.344
PHY-3002 : Step(65): len = 324679, overlap = 182.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.56195e-05
PHY-3002 : Step(66): len = 337411, overlap = 166.844
PHY-3002 : Step(67): len = 347818, overlap = 159.938
PHY-3002 : Step(68): len = 351809, overlap = 144.875
PHY-3002 : Step(69): len = 352653, overlap = 124.125
PHY-3002 : Step(70): len = 354236, overlap = 123.375
PHY-3002 : Step(71): len = 355710, overlap = 124.188
PHY-3002 : Step(72): len = 355876, overlap = 136.781
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000151239
PHY-3002 : Step(73): len = 366870, overlap = 113.781
PHY-3002 : Step(74): len = 377229, overlap = 101.219
PHY-3002 : Step(75): len = 381500, overlap = 101
PHY-3002 : Step(76): len = 384973, overlap = 95.25
PHY-3002 : Step(77): len = 388749, overlap = 93.6875
PHY-3002 : Step(78): len = 390766, overlap = 100.312
PHY-3002 : Step(79): len = 389436, overlap = 106.5
PHY-3002 : Step(80): len = 390718, overlap = 106.406
PHY-3002 : Step(81): len = 392116, overlap = 110.875
PHY-3002 : Step(82): len = 393842, overlap = 106.75
PHY-3002 : Step(83): len = 391601, overlap = 99.4062
PHY-3002 : Step(84): len = 391580, overlap = 91.2812
PHY-3002 : Step(85): len = 392361, overlap = 95.0312
PHY-3002 : Step(86): len = 392685, overlap = 98.4062
PHY-3002 : Step(87): len = 390891, overlap = 98.0938
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000302478
PHY-3002 : Step(88): len = 397772, overlap = 98.2188
PHY-3002 : Step(89): len = 401454, overlap = 100.156
PHY-3002 : Step(90): len = 401257, overlap = 100.812
PHY-3002 : Step(91): len = 402247, overlap = 95.2812
PHY-3002 : Step(92): len = 405726, overlap = 94.5
PHY-3002 : Step(93): len = 407846, overlap = 97.75
PHY-3002 : Step(94): len = 407294, overlap = 95.9062
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000551374
PHY-3002 : Step(95): len = 411735, overlap = 100.156
PHY-3002 : Step(96): len = 415160, overlap = 99.7188
PHY-3002 : Step(97): len = 416196, overlap = 97.3438
PHY-3002 : Step(98): len = 418032, overlap = 93.8438
PHY-3002 : Step(99): len = 421033, overlap = 94.8438
PHY-3002 : Step(100): len = 422621, overlap = 93.125
PHY-3002 : Step(101): len = 422081, overlap = 87.75
PHY-3002 : Step(102): len = 421784, overlap = 88.5
PHY-3002 : Step(103): len = 422471, overlap = 98.8125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/10743.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 577840, over cnt = 1209(3%), over = 6925, worst = 34
PHY-1001 : End global iterations;  0.295323s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (10.6%)

PHY-1001 : Congestion index: top1 = 83.17, top5 = 61.53, top10 = 51.13, top15 = 44.83.
PHY-3001 : End congestion estimation;  0.398432s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (31.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10741 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.372584s wall, 0.203125s user + 0.062500s system = 0.265625s CPU (71.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000141636
PHY-3002 : Step(104): len = 481711, overlap = 41.875
PHY-3002 : Step(105): len = 483048, overlap = 40.9688
PHY-3002 : Step(106): len = 477882, overlap = 42.625
PHY-3002 : Step(107): len = 477741, overlap = 39.25
PHY-3002 : Step(108): len = 478624, overlap = 37.25
PHY-3002 : Step(109): len = 477817, overlap = 35.6562
PHY-3002 : Step(110): len = 478724, overlap = 35.625
PHY-3002 : Step(111): len = 479371, overlap = 30.4062
PHY-3002 : Step(112): len = 481854, overlap = 24.7188
PHY-3002 : Step(113): len = 479677, overlap = 24.7812
PHY-3002 : Step(114): len = 477780, overlap = 24.7188
PHY-3002 : Step(115): len = 476703, overlap = 23.4062
PHY-3002 : Step(116): len = 474863, overlap = 24.2812
PHY-3002 : Step(117): len = 472567, overlap = 22.2188
PHY-3002 : Step(118): len = 470216, overlap = 22.125
PHY-3002 : Step(119): len = 468497, overlap = 20.5312
PHY-3002 : Step(120): len = 466865, overlap = 19.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000283271
PHY-3002 : Step(121): len = 468338, overlap = 19.2812
PHY-3002 : Step(122): len = 473055, overlap = 21.6875
PHY-3002 : Step(123): len = 475512, overlap = 21.0312
PHY-3002 : Step(124): len = 476764, overlap = 20.9062
PHY-3002 : Step(125): len = 478642, overlap = 20.1875
PHY-3002 : Step(126): len = 480195, overlap = 18.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000566542
PHY-3002 : Step(127): len = 483118, overlap = 17.9375
PHY-3002 : Step(128): len = 490299, overlap = 13.0625
PHY-3002 : Step(129): len = 493746, overlap = 11.875
PHY-3002 : Step(130): len = 495012, overlap = 11.3125
PHY-3002 : Step(131): len = 496947, overlap = 10.4375
PHY-3002 : Step(132): len = 499165, overlap = 10.75
PHY-3002 : Step(133): len = 499432, overlap = 10.3438
PHY-3002 : Step(134): len = 499622, overlap = 12.0625
PHY-3002 : Step(135): len = 500406, overlap = 10.4375
PHY-3002 : Step(136): len = 500081, overlap = 9.375
PHY-3002 : Step(137): len = 499060, overlap = 8.375
PHY-3002 : Step(138): len = 498001, overlap = 8.5625
PHY-3002 : Step(139): len = 497445, overlap = 7.125
PHY-3002 : Step(140): len = 497092, overlap = 6.875
PHY-3002 : Step(141): len = 497363, overlap = 6.8125
PHY-3002 : Step(142): len = 497902, overlap = 5.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00113308
PHY-3002 : Step(143): len = 498967, overlap = 5.0625
PHY-3002 : Step(144): len = 502431, overlap = 5.25
PHY-3002 : Step(145): len = 508132, overlap = 5.1875
PHY-3002 : Step(146): len = 510594, overlap = 4.8125
PHY-3002 : Step(147): len = 512494, overlap = 6
PHY-3002 : Step(148): len = 514498, overlap = 7.4375
PHY-3002 : Step(149): len = 515980, overlap = 6.84375
PHY-3002 : Step(150): len = 516176, overlap = 6.8125
PHY-3002 : Step(151): len = 516587, overlap = 7.875
PHY-3002 : Step(152): len = 516992, overlap = 8.375
PHY-3002 : Step(153): len = 515863, overlap = 8.0625
PHY-3002 : Step(154): len = 514817, overlap = 8.625
PHY-3002 : Step(155): len = 513770, overlap = 8.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0021248
PHY-3002 : Step(156): len = 515025, overlap = 8.875
PHY-3002 : Step(157): len = 516289, overlap = 9.0625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 26/10743.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 613800, over cnt = 1691(4%), over = 7148, worst = 44
PHY-1001 : End global iterations;  0.390819s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (52.0%)

PHY-1001 : Congestion index: top1 = 73.45, top5 = 55.38, top10 = 47.96, top15 = 43.51.
PHY-3001 : End congestion estimation;  0.516958s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (51.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10741 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.383458s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (81.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000167153
PHY-3002 : Step(158): len = 513220, overlap = 80.75
PHY-3002 : Step(159): len = 510625, overlap = 59.125
PHY-3002 : Step(160): len = 505875, overlap = 63.0625
PHY-3002 : Step(161): len = 500480, overlap = 52
PHY-3002 : Step(162): len = 495986, overlap = 43.4688
PHY-3002 : Step(163): len = 491469, overlap = 40.375
PHY-3002 : Step(164): len = 486493, overlap = 41.7812
PHY-3002 : Step(165): len = 482133, overlap = 48.25
PHY-3002 : Step(166): len = 478966, overlap = 49.9688
PHY-3002 : Step(167): len = 475283, overlap = 50.4688
PHY-3002 : Step(168): len = 472614, overlap = 50.0625
PHY-3002 : Step(169): len = 470618, overlap = 53.4375
PHY-3002 : Step(170): len = 468462, overlap = 55.6875
PHY-3002 : Step(171): len = 465796, overlap = 51.9375
PHY-3002 : Step(172): len = 463280, overlap = 58.6875
PHY-3002 : Step(173): len = 460732, overlap = 57.8438
PHY-3002 : Step(174): len = 458710, overlap = 58.9375
PHY-3002 : Step(175): len = 457085, overlap = 59.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000334306
PHY-3002 : Step(176): len = 458478, overlap = 56
PHY-3002 : Step(177): len = 461931, overlap = 48.5938
PHY-3002 : Step(178): len = 462900, overlap = 43.3125
PHY-3002 : Step(179): len = 464095, overlap = 42.3125
PHY-3002 : Step(180): len = 465265, overlap = 40.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000668613
PHY-3002 : Step(181): len = 467423, overlap = 34.9688
PHY-3002 : Step(182): len = 474005, overlap = 31.5938
PHY-3002 : Step(183): len = 478919, overlap = 28.9688
PHY-3002 : Step(184): len = 480777, overlap = 28.8438
PHY-3002 : Step(185): len = 480406, overlap = 29.5312
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 45623, tnet num: 10741, tinst num: 9627, tnode num: 54876, tedge num: 74613.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 228.50 peak overflow 3.22
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 134/10743.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 585280, over cnt = 1790(5%), over = 5837, worst = 40
PHY-1001 : End global iterations;  0.419255s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (18.6%)

PHY-1001 : Congestion index: top1 = 59.07, top5 = 48.09, top10 = 42.85, top15 = 39.52.
PHY-1001 : End incremental global routing;  0.548125s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (34.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10741 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.382773s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (44.9%)

OPT-1001 : 6 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9519 has valid locations, 39 needs to be replaced
PHY-3001 : design contains 9660 instances, 6007 luts, 2840 seqs, 684 slices, 134 macros(684 instances: 450 mslices 234 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 483292
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9177/10776.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 587984, over cnt = 1801(5%), over = 5870, worst = 40
PHY-1001 : End global iterations;  0.070655s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (66.3%)

PHY-1001 : Congestion index: top1 = 59.05, top5 = 48.20, top10 = 42.98, top15 = 39.64.
PHY-3001 : End congestion estimation;  0.212639s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (80.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 45755, tnet num: 10774, tinst num: 9660, tnode num: 55089, tedge num: 74811.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10774 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.131710s wall, 0.437500s user + 0.062500s system = 0.500000s CPU (44.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(186): len = 483151, overlap = 0
PHY-3002 : Step(187): len = 483110, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9187/10776.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 587584, over cnt = 1803(5%), over = 5867, worst = 40
PHY-1001 : End global iterations;  0.066626s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (70.4%)

PHY-1001 : Congestion index: top1 = 59.05, top5 = 48.19, top10 = 42.99, top15 = 39.65.
PHY-3001 : End congestion estimation;  0.208446s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (75.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10774 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.405154s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (38.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000925436
PHY-3002 : Step(188): len = 483072, overlap = 29.5938
PHY-3002 : Step(189): len = 483105, overlap = 29.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00185087
PHY-3002 : Step(190): len = 483136, overlap = 29.5938
PHY-3002 : Step(191): len = 483136, overlap = 29.5938
PHY-3001 : Final: Len = 483136, Over = 29.5938
PHY-3001 : End incremental placement;  2.249793s wall, 0.984375s user + 0.062500s system = 1.046875s CPU (46.5%)

OPT-1001 : Total overflow 228.75 peak overflow 3.22
OPT-1001 : End high-fanout net optimization;  3.402958s wall, 1.375000s user + 0.093750s system = 1.468750s CPU (43.2%)

OPT-1001 : Current memory(MB): used = 496, reserve = 481, peak = 505.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9186/10776.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 587552, over cnt = 1793(5%), over = 5782, worst = 40
PHY-1002 : len = 615120, over cnt = 1007(2%), over = 2480, worst = 18
PHY-1002 : len = 631120, over cnt = 341(0%), over = 835, worst = 14
PHY-1002 : len = 638664, over cnt = 23(0%), over = 45, worst = 8
PHY-1002 : len = 639416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.609750s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (56.4%)

PHY-1001 : Congestion index: top1 = 50.41, top5 = 43.21, top10 = 39.70, top15 = 37.34.
OPT-1001 : End congestion update;  0.749345s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (54.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10774 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.326078s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (57.5%)

OPT-0007 : Start: WNS -3861 TNS -38627 NUM_FEPS 22
OPT-0007 : Iter 1: improved WNS -3861 TNS -38531 NUM_FEPS 20 with 10 cells processed and 250 slack improved
OPT-0007 : Iter 2: improved WNS -3861 TNS -38483 NUM_FEPS 19 with 3 cells processed and 100 slack improved
OPT-0007 : Iter 3: improved WNS -3861 TNS -38483 NUM_FEPS 19 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.093068s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (55.7%)

OPT-1001 : Current memory(MB): used = 495, reserve = 480, peak = 505.
OPT-1001 : End physical optimization;  5.471792s wall, 2.484375s user + 0.109375s system = 2.593750s CPU (47.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6007 LUT to BLE ...
SYN-4008 : Packed 6007 LUT and 1073 SEQ to BLE.
SYN-4003 : Packing 1767 remaining SEQ's ...
SYN-4005 : Packed 1273 SEQ with LUT/SLICE
SYN-4006 : 3783 single LUT's are left
SYN-4006 : 494 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6501/7882 primitive instances ...
PHY-3001 : End packing;  0.438030s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (35.7%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4392 instances
RUN-1001 : 2130 mslices, 2131 lslices, 100 pads, 24 brams, 3 dsps
RUN-1001 : There are total 9869 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5276 nets have 2 pins
RUN-1001 : 3191 nets have [3 - 5] pins
RUN-1001 : 850 nets have [6 - 10] pins
RUN-1001 : 310 nets have [11 - 20] pins
RUN-1001 : 227 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 4390 instances, 4261 slices, 134 macros(684 instances: 450 mslices 234 lslices)
PHY-3001 : Cell area utilization is 50%
PHY-3001 : After packing: Len = 491837, Over = 94
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5146/9869.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 629240, over cnt = 1058(3%), over = 1648, worst = 10
PHY-1002 : len = 634504, over cnt = 638(1%), over = 835, worst = 9
PHY-1002 : len = 640912, over cnt = 156(0%), over = 189, worst = 4
PHY-1002 : len = 642920, over cnt = 38(0%), over = 49, worst = 3
PHY-1002 : len = 644048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.755819s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (43.4%)

PHY-1001 : Congestion index: top1 = 53.56, top5 = 44.79, top10 = 40.40, top15 = 37.78.
PHY-3001 : End congestion estimation;  0.950665s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (44.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 43278, tnet num: 9867, tinst num: 4390, tnode num: 50687, tedge num: 73022.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9867 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.294883s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (44.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.38607e-05
PHY-3002 : Step(192): len = 484452, overlap = 87.5
PHY-3002 : Step(193): len = 478468, overlap = 98.25
PHY-3002 : Step(194): len = 474698, overlap = 106.25
PHY-3002 : Step(195): len = 472243, overlap = 115
PHY-3002 : Step(196): len = 470505, overlap = 112.75
PHY-3002 : Step(197): len = 469542, overlap = 116.75
PHY-3002 : Step(198): len = 468944, overlap = 118.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000127721
PHY-3002 : Step(199): len = 475228, overlap = 109
PHY-3002 : Step(200): len = 481704, overlap = 95
PHY-3002 : Step(201): len = 482438, overlap = 97.25
PHY-3002 : Step(202): len = 483340, overlap = 92
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000255443
PHY-3002 : Step(203): len = 489394, overlap = 83.5
PHY-3002 : Step(204): len = 497215, overlap = 76.5
PHY-3002 : Step(205): len = 500288, overlap = 65.75
PHY-3002 : Step(206): len = 500760, overlap = 67.75
PHY-3002 : Step(207): len = 500891, overlap = 63.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.901895s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (5.2%)

PHY-3001 : Trial Legalized: Len = 537569
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 625/9869.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 654296, over cnt = 1363(3%), over = 2252, worst = 8
PHY-1002 : len = 663696, over cnt = 761(2%), over = 1092, worst = 5
PHY-1002 : len = 673200, over cnt = 175(0%), over = 257, worst = 5
PHY-1002 : len = 675456, over cnt = 20(0%), over = 27, worst = 3
PHY-1002 : len = 675816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.963475s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (56.8%)

PHY-1001 : Congestion index: top1 = 50.82, top5 = 44.33, top10 = 40.76, top15 = 38.48.
PHY-3001 : End congestion estimation;  1.190544s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (49.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9867 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.410622s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (57.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000166278
PHY-3002 : Step(208): len = 524188, overlap = 6.75
PHY-3002 : Step(209): len = 515866, overlap = 17.25
PHY-3002 : Step(210): len = 509298, overlap = 26
PHY-3002 : Step(211): len = 504912, overlap = 36.25
PHY-3002 : Step(212): len = 502548, overlap = 41.25
PHY-3002 : Step(213): len = 501190, overlap = 46
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000332557
PHY-3002 : Step(214): len = 506758, overlap = 42.75
PHY-3002 : Step(215): len = 509808, overlap = 38
PHY-3002 : Step(216): len = 512391, overlap = 39.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000665114
PHY-3002 : Step(217): len = 516952, overlap = 36
PHY-3002 : Step(218): len = 523647, overlap = 32.25
PHY-3002 : Step(219): len = 526927, overlap = 34.25
PHY-3002 : Step(220): len = 528115, overlap = 30.75
PHY-3002 : Step(221): len = 528363, overlap = 32.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011197s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 539933, Over = 0
PHY-3001 : Spreading special nets. 30 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028102s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 42 instances has been re-located, deltaX = 1, deltaY = 32, maxDist = 1.
PHY-3001 : Final: Len = 540497, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 43278, tnet num: 9867, tinst num: 4390, tnode num: 50687, tedge num: 73022.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2119/9869.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 665296, over cnt = 1247(3%), over = 1972, worst = 7
PHY-1002 : len = 671872, over cnt = 716(2%), over = 1001, worst = 4
PHY-1002 : len = 680952, over cnt = 114(0%), over = 145, worst = 4
PHY-1002 : len = 682216, over cnt = 22(0%), over = 25, worst = 2
PHY-1002 : len = 682512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.894266s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (55.9%)

PHY-1001 : Congestion index: top1 = 49.94, top5 = 42.57, top10 = 39.11, top15 = 36.90.
PHY-1001 : End incremental global routing;  1.095121s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (59.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9867 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.434914s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (53.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.781949s wall, 1.046875s user + 0.015625s system = 1.062500s CPU (59.6%)

OPT-1001 : Current memory(MB): used = 506, reserve = 497, peak = 517.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9097/9869.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 682512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.070583s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (88.5%)

PHY-1001 : Congestion index: top1 = 49.94, top5 = 42.57, top10 = 39.11, top15 = 36.90.
OPT-1001 : End congestion update;  0.270315s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (69.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9867 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.341044s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (55.0%)

OPT-0007 : Start: WNS -4171 TNS -38343 NUM_FEPS 19
OPT-0007 : Iter 1: improved WNS -4171 TNS -38343 NUM_FEPS 19 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.639741s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (61.1%)

OPT-1001 : Current memory(MB): used = 516, reserve = 507, peak = 517.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9867 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.341139s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (27.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9097/9869.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 682512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.074231s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (63.1%)

PHY-1001 : Congestion index: top1 = 49.94, top5 = 42.57, top10 = 39.11, top15 = 36.90.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9867 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.338453s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (50.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -4171 TNS -38343 NUM_FEPS 19
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 49.482759
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -4171ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 9869 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 9869 nets
OPT-1001 : End physical optimization;  4.515110s wall, 2.328125s user + 0.015625s system = 2.343750s CPU (51.9%)

RUN-1003 : finish command "place" in  23.854782s wall, 9.156250s user + 0.484375s system = 9.640625s CPU (40.4%)

RUN-1004 : used memory is 444 MB, reserved memory is 429 MB, peak memory is 519 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.068799s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (96.5%)

RUN-1004 : used memory is 444 MB, reserved memory is 431 MB, peak memory is 519 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4392 instances
RUN-1001 : 2130 mslices, 2131 lslices, 100 pads, 24 brams, 3 dsps
RUN-1001 : There are total 9869 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5276 nets have 2 pins
RUN-1001 : 3191 nets have [3 - 5] pins
RUN-1001 : 850 nets have [6 - 10] pins
RUN-1001 : 310 nets have [11 - 20] pins
RUN-1001 : 227 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 43278, tnet num: 9867, tinst num: 4390, tnode num: 50687, tedge num: 73022.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2130 mslices, 2131 lslices, 100 pads, 24 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9867 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 652672, over cnt = 1305(3%), over = 2162, worst = 7
PHY-1002 : len = 661312, over cnt = 716(2%), over = 1019, worst = 7
PHY-1002 : len = 667016, over cnt = 393(1%), over = 524, worst = 4
PHY-1002 : len = 672656, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 672696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.814077s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (38.4%)

PHY-1001 : Congestion index: top1 = 49.09, top5 = 42.11, top10 = 38.72, top15 = 36.49.
PHY-1001 : End global routing;  1.003241s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (42.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 534, reserve = 523, peak = 535.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 786, reserve = 779, peak = 786.
PHY-1001 : End build detailed router design. 2.849326s wall, 0.984375s user + 0.015625s system = 1.000000s CPU (35.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 112480, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.206430s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (41.4%)

PHY-1001 : Current memory(MB): used = 820, reserve = 814, peak = 820.
PHY-1001 : End phase 1; 1.212736s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (41.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.78478e+06, over cnt = 768(0%), over = 775, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 824, reserve = 817, peak = 825.
PHY-1001 : End initial routed; 23.375635s wall, 9.500000s user + 0.062500s system = 9.562500s CPU (40.9%)

PHY-1001 : Update timing.....
PHY-1001 : 175/9264(1%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.649   |  -109.424  |  67   
RUN-1001 :   Hold   |   0.112   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.545699s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (47.5%)

PHY-1001 : Current memory(MB): used = 830, reserve = 822, peak = 830.
PHY-1001 : End phase 2; 24.921408s wall, 10.234375s user + 0.062500s system = 10.296875s CPU (41.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 17 pins with SWNS -3.649ns STNS -102.619ns FEP 67.
PHY-1001 : End OPT Iter 1; 0.118628s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (105.4%)

PHY-1022 : len = 1.78494e+06, over cnt = 780(0%), over = 787, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.246045s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (82.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.75678e+06, over cnt = 217(0%), over = 218, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.322734s wall, 0.953125s user + 0.031250s system = 0.984375s CPU (74.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.75427e+06, over cnt = 34(0%), over = 34, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.308279s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (45.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.75398e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.160252s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (39.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.754e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.101126s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (30.9%)

PHY-1001 : Update timing.....
PHY-1001 : 170/9264(1%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.649   |  -102.592  |  67   
RUN-1001 :   Hold   |   0.112   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.600058s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (61.5%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 234 feed throughs used by 118 nets
PHY-1001 : End commit to database; 1.387079s wall, 1.156250s user + 0.015625s system = 1.171875s CPU (84.5%)

PHY-1001 : Current memory(MB): used = 898, reserve = 893, peak = 898.
PHY-1001 : End phase 3; 5.299537s wall, 3.546875s user + 0.046875s system = 3.593750s CPU (67.8%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 14 pins with SWNS -3.649ns STNS -102.570ns FEP 67.
PHY-1001 : End OPT Iter 1; 0.129091s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (84.7%)

PHY-1022 : len = 1.75403e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.245429s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (70.0%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.649ns, -102.570ns, 67}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.75403e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.090566s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (34.5%)

PHY-1001 : Update timing.....
PHY-1001 : 170/9264(1%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.649   |  -102.552  |  67   
RUN-1001 :   Hold   |   0.112   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.547707s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (78.7%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 234 feed throughs used by 118 nets
PHY-1001 : End commit to database; 1.152190s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (86.8%)

PHY-1001 : Current memory(MB): used = 905, reserve = 901, peak = 905.
PHY-1001 : End phase 4; 3.060290s wall, 2.437500s user + 0.000000s system = 2.437500s CPU (79.6%)

PHY-1003 : Routed, final wirelength = 1.75403e+06
PHY-1001 : Current memory(MB): used = 905, reserve = 901, peak = 905.
PHY-1001 : End export database. 0.031298s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (49.9%)

PHY-1001 : End detail routing;  37.602806s wall, 17.796875s user + 0.125000s system = 17.921875s CPU (47.7%)

RUN-1003 : finish command "route" in  39.972293s wall, 18.796875s user + 0.125000s system = 18.921875s CPU (47.3%)

RUN-1004 : used memory is 899 MB, reserved memory is 895 MB, peak memory is 905 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                    7
  #output                  36
  #inout                    2

Utilization Statistics
#lut                     7731   out of  19600   39.44%
#reg                     2960   out of  19600   15.10%
#le                      8212
  #lut only              5252   out of   8212   63.96%
  #reg only               481   out of   8212    5.86%
  #lut&reg               2479   out of   8212   30.19%
#dsp                        3   out of     29   10.34%
#bram                      16   out of     64   25.00%
  #bram9k                  16
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1566
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    254
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    202
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 78
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    54


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                  |8212   |7047    |684     |2976    |24      |3       |
|  ISP                       |AHBISP                                        |1354   |667     |329     |765     |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                             |613    |230     |145     |348     |8       |0       |
|      u_fifo_1              |fifo_buf                                      |78     |30      |18      |51      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |6      |2       |0       |6       |2       |0       |
|      u_fifo_2              |fifo_buf                                      |67     |26      |18      |42      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |6      |3       |0       |6       |2       |0       |
|      u_fifo_3              |fifo_buf                                      |66     |23      |18      |40      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |7      |0       |0       |7       |2       |0       |
|      u_fifo_4              |fifo_buf                                      |76     |25      |18      |48      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |9      |1       |0       |9       |2       |0       |
|    u_bypass                |bypass                                        |147    |107     |40      |35      |0       |0       |
|    u_demosaic              |demosaic                                      |393    |148     |132     |272     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                    |108    |30      |30      |81      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                    |64     |23      |23      |42      |0       |0       |
|      u_conv_mask4          |conv_mask4                                    |80     |29      |29      |52      |0       |0       |
|      u_conv_mask6          |conv_mask6                                    |88     |43      |33      |69      |0       |0       |
|    u_gamma                 |gamma                                         |17     |17      |0       |17      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                     |10     |10      |0       |10      |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                     |5      |5       |0       |5       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                     |1      |1       |0       |1       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                          |4      |4       |0       |1       |0       |0       |
|    Decoder                 |AHBlite_Decoder                               |4      |4       |0       |1       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                             |14     |14      |0       |13      |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                             |52     |52      |0       |20      |0       |0       |
|  RAM_CODE                  |Block_RAM                                     |5      |5       |0       |0       |4       |0       |
|  RAM_DATA                  |Block_RAM                                     |6      |6       |0       |0       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                      |6      |6       |0       |3       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                            |4      |4       |0       |2       |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                               |2      |2       |0       |1       |0       |0       |
|  U_sdram                   |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                              |12     |12      |0       |6       |0       |0       |
|  clk_gen_inst              |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                      |sd2isp_fifo                                   |142    |80      |18      |110     |2       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                         |14     |6       |0       |14      |2       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |39     |20      |0       |39      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |30     |24      |0       |30      |0       |0       |
|  sd_reader                 |sd_reader                                     |554    |434     |100     |275     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                    |249    |206     |34      |143     |0       |0       |
|  sdram_top_inst            |sdram_top                                     |772    |606     |115     |394     |6       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                     |395    |275     |69      |267     |6       |0       |
|      rd_fifo_data          |fifo_data                                     |143    |99      |18      |117     |2       |0       |
|        ram_inst            |ram_infer_fifo_data                           |16     |6       |0       |16      |2       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |35     |35      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |33     |27      |0       |33      |0       |0       |
|      wr_fifo_data          |fifo_data                                     |165    |113     |27      |123     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                           |30     |20      |0       |30      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |32     |24      |0       |32      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |38     |38      |0       |38      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                    |377    |331     |46      |127     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                   |57     |45      |12      |22      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                   |65     |65      |0       |14      |0       |0       |
|      sdram_init_inst       |sdram_init                                    |41     |37      |4       |28      |0       |0       |
|      sdram_read_inst       |sdram_read                                    |123    |105     |18      |32      |0       |0       |
|      sdram_write_inst      |sdram_write                                   |91     |79      |12      |31      |0       |0       |
|  u_logic                   |cortexm0ds_logic                              |5119   |5061    |51      |1344    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                      |150    |84      |65      |26      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5231  
    #2          2       1865  
    #3          3       716   
    #4          4       610   
    #5        5-10      907   
    #6        11-50     462   
    #7       51-100      16   
    #8       101-500     2    
  Average     3.18            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.324510s wall, 1.609375s user + 0.000000s system = 1.609375s CPU (121.5%)

RUN-1004 : used memory is 900 MB, reserved memory is 895 MB, peak memory is 955 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 43278, tnet num: 9867, tinst num: 4390, tnode num: 50687, tedge num: 73022.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 9867 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 5 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: f387df0b1167ca3066d0183510cd8d6303f06da1967718356e29d2ce4a1d5ea0 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4390
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 9869, pip num: 113640
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 234
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3146 valid insts, and 308419 bits set as '1'.
BIT-1004 : the usercode register value: 00000000101111010000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  16.101870s wall, 82.015625s user + 0.437500s system = 82.453125s CPU (512.1%)

RUN-1004 : used memory is 907 MB, reserved memory is 908 MB, peak memory is 1085 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240513_170923.log"
