{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1476840670840 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476840670843 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 18 21:31:10 2016 " "Processing started: Tue Oct 18 21:31:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1476840670843 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1476840670843 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2_Q1 -c Lab2_Q1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2_Q1 -c Lab2_Q1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1476840670843 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1476840671253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4.v 1 1 " "Found 1 design units, including 1 entities, in source file counter4.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter4 " "Found entity 1: counter4" {  } { { "counter4.v" "" { Text "C:/altera/13.0sp1/FPGA_Q1/counter4.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476840671308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476840671308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitgen.v 1 1 " "Found 1 design units, including 1 entities, in source file bitgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitgen " "Found entity 1: bitgen" {  } { { "bitgen.v" "" { Text "C:/altera/13.0sp1/FPGA_Q1/bitgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476840671313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476840671313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld.bdf 1 1 " "Found 1 design units, including 1 entities, in source file helloworld.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 helloworld " "Found entity 1: helloworld" {  } { { "helloworld.bdf" "" { Schematic "C:/altera/13.0sp1/FPGA_Q1/helloworld.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476840671316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476840671316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg1.v 1 1 " "Found 1 design units, including 1 entities, in source file reg1.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg1 " "Found entity 1: reg1" {  } { { "reg1.v" "" { Text "C:/altera/13.0sp1/FPGA_Q1/reg1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476840671320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476840671320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_rate_decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file half_rate_decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 half_rate_decoder " "Found entity 1: half_rate_decoder" {  } { { "half_rate_decoder.bdf" "" { Schematic "C:/altera/13.0sp1/FPGA_Q1/half_rate_decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476840671324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476840671324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "reg32.v" "" { Text "C:/altera/13.0sp1/FPGA_Q1/reg32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476840671328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476840671328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8_32bit_regs.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 8_32bit_regs.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8_32bit_regs " "Found entity 1: 8_32bit_regs" {  } { { "8_32bit_regs.bdf" "" { Schematic "C:/altera/13.0sp1/FPGA_Q1/8_32bit_regs.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476840671331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476840671331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32_32bit_regs.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 32_32bit_regs.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 32_32bit_regs " "Found entity 1: 32_32bit_regs" {  } { { "32_32bit_regs.bdf" "" { Schematic "C:/altera/13.0sp1/FPGA_Q1/32_32bit_regs.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476840671335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476840671335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "128_32bit_regs.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 128_32bit_regs.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 128_32bit_regs " "Found entity 1: 128_32bit_regs" {  } { { "128_32bit_regs.bdf" "" { Schematic "C:/altera/13.0sp1/FPGA_Q1/128_32bit_regs.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476840671343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476840671343 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "32_32bit_regs " "Elaborating entity \"32_32bit_regs\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1476840671388 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "pin 32-bit Input " "Illegal wire or bus name \"32-bit Input\" of type pin " {  } { { "32_32bit_regs.bdf" "" { Schematic "C:/altera/13.0sp1/FPGA_Q1/32_32bit_regs.bdf" { { 144 -24 144 160 "32-bit Input" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Quartus II" 0 -1 1476840671389 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "pin 32-bit output " "Illegal wire or bus name \"32-bit output\" of type pin " {  } { { "32_32bit_regs.bdf" "" { Schematic "C:/altera/13.0sp1/FPGA_Q1/32_32bit_regs.bdf" { { 464 520 696 480 "32-bit output" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Quartus II" 0 -1 1476840671389 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "port 32-bit Input " "Illegal wire or bus name \"32-bit Input\" of type port " {  } { { "32_32bit_regs.bdf" "" { Schematic "C:/altera/13.0sp1/FPGA_Q1/32_32bit_regs.bdf" { { 72 240 424 168 "inst" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Quartus II" 0 -1 1476840671389 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "port 32-bit output " "Illegal wire or bus name \"32-bit output\" of type port " {  } { { "32_32bit_regs.bdf" "" { Schematic "C:/altera/13.0sp1/FPGA_Q1/32_32bit_regs.bdf" { { 72 240 424 168 "inst" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Quartus II" 0 -1 1476840671389 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "port 32-bit Input " "Illegal wire or bus name \"32-bit Input\" of type port " {  } { { "32_32bit_regs.bdf" "" { Schematic "C:/altera/13.0sp1/FPGA_Q1/32_32bit_regs.bdf" { { 192 240 424 288 "inst3" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Quartus II" 0 -1 1476840671389 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "port 32-bit output " "Illegal wire or bus name \"32-bit output\" of type port " {  } { { "32_32bit_regs.bdf" "" { Schematic "C:/altera/13.0sp1/FPGA_Q1/32_32bit_regs.bdf" { { 192 240 424 288 "inst3" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Quartus II" 0 -1 1476840671389 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "port 32-bit Input " "Illegal wire or bus name \"32-bit Input\" of type port " {  } { { "32_32bit_regs.bdf" "" { Schematic "C:/altera/13.0sp1/FPGA_Q1/32_32bit_regs.bdf" { { 312 240 424 408 "inst5" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Quartus II" 0 -1 1476840671389 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "port 32-bit output " "Illegal wire or bus name \"32-bit output\" of type port " {  } { { "32_32bit_regs.bdf" "" { Schematic "C:/altera/13.0sp1/FPGA_Q1/32_32bit_regs.bdf" { { 312 240 424 408 "inst5" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Quartus II" 0 -1 1476840671389 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "port 32-bit Input " "Illegal wire or bus name \"32-bit Input\" of type port " {  } { { "32_32bit_regs.bdf" "" { Schematic "C:/altera/13.0sp1/FPGA_Q1/32_32bit_regs.bdf" { { 440 240 424 536 "inst7" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Quartus II" 0 -1 1476840671390 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "port 32-bit output " "Illegal wire or bus name \"32-bit output\" of type port " {  } { { "32_32bit_regs.bdf" "" { Schematic "C:/altera/13.0sp1/FPGA_Q1/32_32bit_regs.bdf" { { 440 240 424 536 "inst7" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Quartus II" 0 -1 1476840671390 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1476840671390 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 11 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "465 " "Peak virtual memory: 465 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1476840671535 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 18 21:31:11 2016 " "Processing ended: Tue Oct 18 21:31:11 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1476840671535 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1476840671535 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1476840671535 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1476840671535 ""}
