<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_seq/x_in_Din_A' to 0." projectName="morgb" solutionName="solution1" date="2024-06-09T02:22:26.677+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_seq/x_in_WEN_A' to 0." projectName="morgb" solutionName="solution1" date="2024-06-09T02:22:26.657+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'x_idx_V' is power-on initialization." projectName="morgb" solutionName="solution1" date="2024-06-09T02:22:26.637+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'x_sel_V' is power-on initialization." projectName="morgb" solutionName="solution1" date="2024-06-09T02:22:26.617+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'guard_variable_for_interleave_manual_seq_ap_int_8_ap_int_8_bool_x' is power-on initialization." projectName="morgb" solutionName="solution1" date="2024-06-09T02:22:26.607+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="morgb" solutionName="solution1" date="2024-06-09T02:22:26.537+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_seq_Pipeline_LOAD/x_in_Din_A' to 0." projectName="morgb" solutionName="solution1" date="2024-06-09T02:22:26.337+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_seq_Pipeline_LOAD/x_in_WEN_A' to 0." projectName="morgb" solutionName="solution1" date="2024-06-09T02:22:26.317+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM' (../../src/interleave_manual_seq.cpp:14) on 'x_sel_V', which is not an array." projectName="morgb" solutionName="solution1" date="2024-06-09T02:22:25.590+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM' (../../src/interleave_manual_seq.cpp:14) on 'x_idx_V', which is not an array." projectName="morgb" solutionName="solution1" date="2024-06-09T02:22:25.580+0200" type="Warning"/>
        <logs message="WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../../src/interleave_manual_seq.cpp:22:4)" projectName="morgb" solutionName="solution1" date="2024-06-09T02:22:24.940+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
