# Task-4
Final Outcome
By completing these steps, I was able to:

Successfully simulate the RISC-V core with a testbench.
Verify the core's functionality using the generated waveforms
