

================================================================
== Vitis HLS Report for 'load_input_tile_block_from_DRAM'
================================================================
* Date:           Sat Mar 18 13:23:05 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7190|     7190|  71.900 us|  71.900 us|  7190|  7190|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.74>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%ti_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %ti"   --->   Operation 4 'read' 'ti_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ti_cast = zext i4 %ti_read"   --->   Operation 5 'zext' 'ti_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (3.74ns)   --->   "%height_offset = mul i10 %ti_cast, i10 46" [utils.cpp:27]   --->   Operation 6 'mul' 'height_offset' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.89>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%tj_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %tj"   --->   Operation 7 'read' 'tj_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%in_fm_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_fm"   --->   Operation 8 'read' 'in_fm_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i10 %height_offset" [utils.cpp:27]   --->   Operation 9 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %tj_read, i5 0" [utils.cpp:28]   --->   Operation 10 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i10 %shl_ln" [utils.cpp:28]   --->   Operation 11 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln28_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %tj_read, i3 0" [utils.cpp:28]   --->   Operation 12 'bitconcatenate' 'shl_ln28_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i8 %shl_ln28_1" [utils.cpp:28]   --->   Operation 13 'zext' 'zext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.73ns)   --->   "%width_offset = add i11 %zext_ln28, i11 %zext_ln28_1" [utils.cpp:28]   --->   Operation 14 'add' 'width_offset' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i11 %width_offset" [utils.cpp:28]   --->   Operation 15 'zext' 'zext_ln28_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.63ns)   --->   "%input_x = add i12 %zext_ln28_2, i12 4093" [utils.cpp:28]   --->   Operation 16 'add' 'input_x' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.63ns)   --->   "%input_x_1 = add i12 %zext_ln28_2, i12 4094" [utils.cpp:28]   --->   Operation 17 'add' 'input_x_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.63ns)   --->   "%input_x_2 = add i12 %zext_ln28_2, i12 4095" [utils.cpp:28]   --->   Operation 18 'add' 'input_x_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%input_x_4 = or i11 %width_offset, i11 1" [utils.cpp:28]   --->   Operation 19 'or' 'input_x_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%input_x_5 = or i11 %width_offset, i11 2" [utils.cpp:28]   --->   Operation 20 'or' 'input_x_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%input_x_6 = or i11 %width_offset, i11 3" [utils.cpp:28]   --->   Operation 21 'or' 'input_x_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%input_x_7 = or i11 %width_offset, i11 4" [utils.cpp:28]   --->   Operation 22 'or' 'input_x_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%input_x_8 = or i11 %width_offset, i11 5" [utils.cpp:28]   --->   Operation 23 'or' 'input_x_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%input_x_9 = or i11 %width_offset, i11 6" [utils.cpp:28]   --->   Operation 24 'or' 'input_x_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%input_x_10 = or i11 %width_offset, i11 7" [utils.cpp:28]   --->   Operation 25 'or' 'input_x_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.63ns)   --->   "%input_x_11 = add i11 %width_offset, i11 8" [utils.cpp:28]   --->   Operation 26 'add' 'input_x_11' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.63ns)   --->   "%input_x_12 = add i11 %width_offset, i11 9" [utils.cpp:28]   --->   Operation 27 'add' 'input_x_12' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.63ns)   --->   "%input_x_13 = add i11 %width_offset, i11 10" [utils.cpp:28]   --->   Operation 28 'add' 'input_x_13' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.63ns)   --->   "%input_x_14 = add i11 %width_offset, i11 11" [utils.cpp:28]   --->   Operation 29 'add' 'input_x_14' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.63ns)   --->   "%input_x_15 = add i11 %width_offset, i11 12" [utils.cpp:28]   --->   Operation 30 'add' 'input_x_15' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.63ns)   --->   "%input_x_16 = add i11 %width_offset, i11 13" [utils.cpp:28]   --->   Operation 31 'add' 'input_x_16' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.63ns)   --->   "%input_x_17 = add i11 %width_offset, i11 14" [utils.cpp:28]   --->   Operation 32 'add' 'input_x_17' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.63ns)   --->   "%input_x_18 = add i11 %width_offset, i11 15" [utils.cpp:28]   --->   Operation 33 'add' 'input_x_18' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.63ns)   --->   "%input_x_19 = add i11 %width_offset, i11 16" [utils.cpp:28]   --->   Operation 34 'add' 'input_x_19' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.63ns)   --->   "%input_x_20 = add i11 %width_offset, i11 17" [utils.cpp:28]   --->   Operation 35 'add' 'input_x_20' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.63ns)   --->   "%input_x_21 = add i11 %width_offset, i11 18" [utils.cpp:28]   --->   Operation 36 'add' 'input_x_21' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.63ns)   --->   "%input_x_22 = add i11 %width_offset, i11 19" [utils.cpp:28]   --->   Operation 37 'add' 'input_x_22' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.63ns)   --->   "%input_x_23 = add i11 %width_offset, i11 20" [utils.cpp:28]   --->   Operation 38 'add' 'input_x_23' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.63ns)   --->   "%input_x_24 = add i11 %width_offset, i11 21" [utils.cpp:28]   --->   Operation 39 'add' 'input_x_24' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.63ns)   --->   "%input_x_25 = add i11 %width_offset, i11 22" [utils.cpp:28]   --->   Operation 40 'add' 'input_x_25' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.63ns)   --->   "%input_x_26 = add i11 %width_offset, i11 23" [utils.cpp:28]   --->   Operation 41 'add' 'input_x_26' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.63ns)   --->   "%input_x_27 = add i11 %width_offset, i11 24" [utils.cpp:28]   --->   Operation 42 'add' 'input_x_27' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.63ns)   --->   "%input_x_28 = add i11 %width_offset, i11 25" [utils.cpp:28]   --->   Operation 43 'add' 'input_x_28' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.63ns)   --->   "%input_x_29 = add i11 %width_offset, i11 26" [utils.cpp:28]   --->   Operation 44 'add' 'input_x_29' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.63ns)   --->   "%input_x_30 = add i11 %width_offset, i11 27" [utils.cpp:28]   --->   Operation 45 'add' 'input_x_30' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.63ns)   --->   "%input_x_31 = add i11 %width_offset, i11 28" [utils.cpp:28]   --->   Operation 46 'add' 'input_x_31' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.63ns)   --->   "%input_x_32 = add i11 %width_offset, i11 29" [utils.cpp:28]   --->   Operation 47 'add' 'input_x_32' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.63ns)   --->   "%input_x_33 = add i11 %width_offset, i11 30" [utils.cpp:28]   --->   Operation 48 'add' 'input_x_33' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.63ns)   --->   "%input_x_34 = add i11 %width_offset, i11 31" [utils.cpp:28]   --->   Operation 49 'add' 'input_x_34' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.63ns)   --->   "%input_x_35 = add i11 %width_offset, i11 32" [utils.cpp:28]   --->   Operation 50 'add' 'input_x_35' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.63ns)   --->   "%input_x_36 = add i11 %width_offset, i11 33" [utils.cpp:28]   --->   Operation 51 'add' 'input_x_36' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.63ns)   --->   "%input_x_37 = add i11 %width_offset, i11 34" [utils.cpp:28]   --->   Operation 52 'add' 'input_x_37' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.63ns)   --->   "%input_x_38 = add i11 %width_offset, i11 35" [utils.cpp:28]   --->   Operation 53 'add' 'input_x_38' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.63ns)   --->   "%input_x_39 = add i11 %width_offset, i11 36" [utils.cpp:28]   --->   Operation 54 'add' 'input_x_39' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.63ns)   --->   "%input_x_40 = add i11 %width_offset, i11 37" [utils.cpp:28]   --->   Operation 55 'add' 'input_x_40' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.63ns)   --->   "%input_x_41 = add i11 %width_offset, i11 38" [utils.cpp:28]   --->   Operation 56 'add' 'input_x_41' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.63ns)   --->   "%input_x_42 = add i11 %width_offset, i11 39" [utils.cpp:28]   --->   Operation 57 'add' 'input_x_42' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.63ns)   --->   "%input_x_43 = add i11 %width_offset, i11 40" [utils.cpp:28]   --->   Operation 58 'add' 'input_x_43' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.63ns)   --->   "%input_x_44 = add i11 %width_offset, i11 41" [utils.cpp:28]   --->   Operation 59 'add' 'input_x_44' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.63ns)   --->   "%input_x_45 = add i11 %width_offset, i11 42" [utils.cpp:28]   --->   Operation 60 'add' 'input_x_45' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.99ns)   --->   "%empty = icmp_ugt  i12 %input_x, i12 1279" [utils.cpp:28]   --->   Operation 61 'icmp' 'empty' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.99ns)   --->   "%empty_66 = icmp_ugt  i12 %input_x_1, i12 1279" [utils.cpp:28]   --->   Operation 62 'icmp' 'empty_66' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.99ns)   --->   "%empty_67 = icmp_ugt  i12 %input_x_2, i12 1279" [utils.cpp:28]   --->   Operation 63 'icmp' 'empty_67' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.88ns)   --->   "%empty_68 = icmp_ugt  i11 %input_x_4, i11 1279" [utils.cpp:28]   --->   Operation 64 'icmp' 'empty_68' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (1.88ns)   --->   "%empty_69 = icmp_ugt  i11 %input_x_5, i11 1279" [utils.cpp:28]   --->   Operation 65 'icmp' 'empty_69' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.88ns)   --->   "%empty_70 = icmp_ugt  i11 %input_x_6, i11 1279" [utils.cpp:28]   --->   Operation 66 'icmp' 'empty_70' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.88ns)   --->   "%empty_71 = icmp_ugt  i11 %input_x_7, i11 1279" [utils.cpp:28]   --->   Operation 67 'icmp' 'empty_71' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.88ns)   --->   "%empty_72 = icmp_ugt  i11 %input_x_8, i11 1279" [utils.cpp:28]   --->   Operation 68 'icmp' 'empty_72' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.88ns)   --->   "%empty_73 = icmp_ugt  i11 %input_x_9, i11 1279" [utils.cpp:28]   --->   Operation 69 'icmp' 'empty_73' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.88ns)   --->   "%empty_74 = icmp_ugt  i11 %input_x_10, i11 1279" [utils.cpp:28]   --->   Operation 70 'icmp' 'empty_74' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.88ns)   --->   "%empty_75 = icmp_ugt  i11 %input_x_43, i11 1279" [utils.cpp:28]   --->   Operation 71 'icmp' 'empty_75' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.88ns)   --->   "%empty_76 = icmp_ugt  i11 %input_x_44, i11 1279" [utils.cpp:28]   --->   Operation 72 'icmp' 'empty_76' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (1.88ns)   --->   "%empty_77 = icmp_ugt  i11 %input_x_45, i11 1279" [utils.cpp:28]   --->   Operation 73 'icmp' 'empty_77' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %input_x_45, i1 0" [utils.cpp:51]   --->   Operation 74 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i12 %shl_ln4" [utils.cpp:51]   --->   Operation 75 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%shl_ln51_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %input_x_44, i1 0" [utils.cpp:51]   --->   Operation 76 'bitconcatenate' 'shl_ln51_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln51_2 = zext i12 %shl_ln51_1" [utils.cpp:51]   --->   Operation 77 'zext' 'zext_ln51_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln51_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %input_x_43, i1 0" [utils.cpp:51]   --->   Operation 78 'bitconcatenate' 'shl_ln51_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln51_3 = zext i12 %shl_ln51_2" [utils.cpp:51]   --->   Operation 79 'zext' 'zext_ln51_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln51_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %input_x_42, i1 0" [utils.cpp:51]   --->   Operation 80 'bitconcatenate' 'shl_ln51_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln51_4 = zext i12 %shl_ln51_3" [utils.cpp:51]   --->   Operation 81 'zext' 'zext_ln51_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln51_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %input_x_41, i1 0" [utils.cpp:51]   --->   Operation 82 'bitconcatenate' 'shl_ln51_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln51_5 = zext i12 %shl_ln51_4" [utils.cpp:51]   --->   Operation 83 'zext' 'zext_ln51_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln51_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %input_x_40, i1 0" [utils.cpp:51]   --->   Operation 84 'bitconcatenate' 'shl_ln51_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln51_6 = zext i12 %shl_ln51_5" [utils.cpp:51]   --->   Operation 85 'zext' 'zext_ln51_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln51_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %input_x_39, i1 0" [utils.cpp:51]   --->   Operation 86 'bitconcatenate' 'shl_ln51_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln51_7 = zext i12 %shl_ln51_6" [utils.cpp:51]   --->   Operation 87 'zext' 'zext_ln51_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln51_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %input_x_38, i1 0" [utils.cpp:51]   --->   Operation 88 'bitconcatenate' 'shl_ln51_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln51_8 = zext i12 %shl_ln51_7" [utils.cpp:51]   --->   Operation 89 'zext' 'zext_ln51_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln51_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %input_x_37, i1 0" [utils.cpp:51]   --->   Operation 90 'bitconcatenate' 'shl_ln51_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln51_9 = zext i12 %shl_ln51_8" [utils.cpp:51]   --->   Operation 91 'zext' 'zext_ln51_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln51_9 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %input_x_36, i1 0" [utils.cpp:51]   --->   Operation 92 'bitconcatenate' 'shl_ln51_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln51_10 = zext i12 %shl_ln51_9" [utils.cpp:51]   --->   Operation 93 'zext' 'zext_ln51_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln51_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %input_x_35, i1 0" [utils.cpp:51]   --->   Operation 94 'bitconcatenate' 'shl_ln51_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln51_11 = zext i12 %shl_ln51_s" [utils.cpp:51]   --->   Operation 95 'zext' 'zext_ln51_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln51_10 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %input_x_34, i1 0" [utils.cpp:51]   --->   Operation 96 'bitconcatenate' 'shl_ln51_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln51_12 = zext i12 %shl_ln51_10" [utils.cpp:51]   --->   Operation 97 'zext' 'zext_ln51_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln51_11 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %input_x_33, i1 0" [utils.cpp:51]   --->   Operation 98 'bitconcatenate' 'shl_ln51_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln51_13 = zext i12 %shl_ln51_11" [utils.cpp:51]   --->   Operation 99 'zext' 'zext_ln51_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%shl_ln51_12 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %input_x_32, i1 0" [utils.cpp:51]   --->   Operation 100 'bitconcatenate' 'shl_ln51_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln51_14 = zext i12 %shl_ln51_12" [utils.cpp:51]   --->   Operation 101 'zext' 'zext_ln51_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln51_13 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %input_x_31, i1 0" [utils.cpp:51]   --->   Operation 102 'bitconcatenate' 'shl_ln51_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln51_15 = zext i12 %shl_ln51_13" [utils.cpp:51]   --->   Operation 103 'zext' 'zext_ln51_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln51_14 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %input_x_30, i1 0" [utils.cpp:51]   --->   Operation 104 'bitconcatenate' 'shl_ln51_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln51_16 = zext i12 %shl_ln51_14" [utils.cpp:51]   --->   Operation 105 'zext' 'zext_ln51_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%shl_ln51_15 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %input_x_29, i1 0" [utils.cpp:51]   --->   Operation 106 'bitconcatenate' 'shl_ln51_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln51_17 = zext i12 %shl_ln51_15" [utils.cpp:51]   --->   Operation 107 'zext' 'zext_ln51_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%shl_ln51_16 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %input_x_28, i1 0" [utils.cpp:51]   --->   Operation 108 'bitconcatenate' 'shl_ln51_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln51_18 = zext i12 %shl_ln51_16" [utils.cpp:51]   --->   Operation 109 'zext' 'zext_ln51_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln51_17 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %input_x_27, i1 0" [utils.cpp:51]   --->   Operation 110 'bitconcatenate' 'shl_ln51_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln51_19 = zext i12 %shl_ln51_17" [utils.cpp:51]   --->   Operation 111 'zext' 'zext_ln51_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%shl_ln51_18 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %input_x_26, i1 0" [utils.cpp:51]   --->   Operation 112 'bitconcatenate' 'shl_ln51_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln51_20 = zext i12 %shl_ln51_18" [utils.cpp:51]   --->   Operation 113 'zext' 'zext_ln51_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%shl_ln51_19 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %input_x_25, i1 0" [utils.cpp:51]   --->   Operation 114 'bitconcatenate' 'shl_ln51_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln51_21 = zext i12 %shl_ln51_19" [utils.cpp:51]   --->   Operation 115 'zext' 'zext_ln51_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%shl_ln51_20 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %input_x_24, i1 0" [utils.cpp:51]   --->   Operation 116 'bitconcatenate' 'shl_ln51_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln51_22 = zext i12 %shl_ln51_20" [utils.cpp:51]   --->   Operation 117 'zext' 'zext_ln51_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln51_21 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %input_x_23, i1 0" [utils.cpp:51]   --->   Operation 118 'bitconcatenate' 'shl_ln51_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln51_23 = zext i12 %shl_ln51_21" [utils.cpp:51]   --->   Operation 119 'zext' 'zext_ln51_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%shl_ln51_22 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %input_x_22, i1 0" [utils.cpp:51]   --->   Operation 120 'bitconcatenate' 'shl_ln51_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln51_24 = zext i12 %shl_ln51_22" [utils.cpp:51]   --->   Operation 121 'zext' 'zext_ln51_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%shl_ln51_23 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %input_x_21, i1 0" [utils.cpp:51]   --->   Operation 122 'bitconcatenate' 'shl_ln51_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln51_25 = zext i12 %shl_ln51_23" [utils.cpp:51]   --->   Operation 123 'zext' 'zext_ln51_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%shl_ln51_24 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %input_x_20, i1 0" [utils.cpp:51]   --->   Operation 124 'bitconcatenate' 'shl_ln51_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln51_26 = zext i12 %shl_ln51_24" [utils.cpp:51]   --->   Operation 125 'zext' 'zext_ln51_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%shl_ln51_25 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %input_x_19, i1 0" [utils.cpp:51]   --->   Operation 126 'bitconcatenate' 'shl_ln51_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln51_27 = zext i12 %shl_ln51_25" [utils.cpp:51]   --->   Operation 127 'zext' 'zext_ln51_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%shl_ln51_26 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %input_x_18, i1 0" [utils.cpp:51]   --->   Operation 128 'bitconcatenate' 'shl_ln51_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln51_28 = zext i12 %shl_ln51_26" [utils.cpp:51]   --->   Operation 129 'zext' 'zext_ln51_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%shl_ln51_27 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %input_x_17, i1 0" [utils.cpp:51]   --->   Operation 130 'bitconcatenate' 'shl_ln51_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln51_29 = zext i12 %shl_ln51_27" [utils.cpp:51]   --->   Operation 131 'zext' 'zext_ln51_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%shl_ln51_28 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %input_x_16, i1 0" [utils.cpp:51]   --->   Operation 132 'bitconcatenate' 'shl_ln51_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln51_30 = zext i12 %shl_ln51_28" [utils.cpp:51]   --->   Operation 133 'zext' 'zext_ln51_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%shl_ln51_29 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %input_x_15, i1 0" [utils.cpp:51]   --->   Operation 134 'bitconcatenate' 'shl_ln51_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln51_31 = zext i12 %shl_ln51_29" [utils.cpp:51]   --->   Operation 135 'zext' 'zext_ln51_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%shl_ln51_30 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %input_x_14, i1 0" [utils.cpp:51]   --->   Operation 136 'bitconcatenate' 'shl_ln51_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln51_32 = zext i12 %shl_ln51_30" [utils.cpp:51]   --->   Operation 137 'zext' 'zext_ln51_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%shl_ln51_31 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %input_x_13, i1 0" [utils.cpp:51]   --->   Operation 138 'bitconcatenate' 'shl_ln51_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln51_33 = zext i12 %shl_ln51_31" [utils.cpp:51]   --->   Operation 139 'zext' 'zext_ln51_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln51_32 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %input_x_12, i1 0" [utils.cpp:51]   --->   Operation 140 'bitconcatenate' 'shl_ln51_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln51_34 = zext i12 %shl_ln51_32" [utils.cpp:51]   --->   Operation 141 'zext' 'zext_ln51_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln51_33 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %input_x_11, i1 0" [utils.cpp:51]   --->   Operation 142 'bitconcatenate' 'shl_ln51_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln51_35 = zext i12 %shl_ln51_33" [utils.cpp:51]   --->   Operation 143 'zext' 'zext_ln51_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%shl_ln51_34 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %input_x_10, i1 0" [utils.cpp:51]   --->   Operation 144 'bitconcatenate' 'shl_ln51_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln51_36 = zext i12 %shl_ln51_34" [utils.cpp:51]   --->   Operation 145 'zext' 'zext_ln51_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%shl_ln51_35 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %input_x_9, i1 0" [utils.cpp:51]   --->   Operation 146 'bitconcatenate' 'shl_ln51_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln51_37 = zext i12 %shl_ln51_35" [utils.cpp:51]   --->   Operation 147 'zext' 'zext_ln51_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%shl_ln51_36 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %input_x_8, i1 0" [utils.cpp:51]   --->   Operation 148 'bitconcatenate' 'shl_ln51_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln51_38 = zext i12 %shl_ln51_36" [utils.cpp:51]   --->   Operation 149 'zext' 'zext_ln51_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%shl_ln51_37 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %input_x_7, i1 0" [utils.cpp:51]   --->   Operation 150 'bitconcatenate' 'shl_ln51_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln51_39 = zext i12 %shl_ln51_37" [utils.cpp:51]   --->   Operation 151 'zext' 'zext_ln51_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%shl_ln51_38 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %input_x_6, i1 0" [utils.cpp:51]   --->   Operation 152 'bitconcatenate' 'shl_ln51_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln51_40 = zext i12 %shl_ln51_38" [utils.cpp:51]   --->   Operation 153 'zext' 'zext_ln51_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%shl_ln51_39 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %input_x_5, i1 0" [utils.cpp:51]   --->   Operation 154 'bitconcatenate' 'shl_ln51_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln51_41 = zext i12 %shl_ln51_39" [utils.cpp:51]   --->   Operation 155 'zext' 'zext_ln51_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%shl_ln51_40 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %input_x_4, i1 0" [utils.cpp:51]   --->   Operation 156 'bitconcatenate' 'shl_ln51_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln51_42 = zext i12 %shl_ln51_40" [utils.cpp:51]   --->   Operation 157 'zext' 'zext_ln51_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%shl_ln51_41 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %width_offset, i1 0" [utils.cpp:51]   --->   Operation 158 'bitconcatenate' 'shl_ln51_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln51_43 = zext i12 %shl_ln51_41" [utils.cpp:51]   --->   Operation 159 'zext' 'zext_ln51_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%shl_ln51_42 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %input_x_2, i1 0" [utils.cpp:51]   --->   Operation 160 'bitconcatenate' 'shl_ln51_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln51_46 = sext i13 %shl_ln51_42" [utils.cpp:51]   --->   Operation 161 'sext' 'sext_ln51_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%shl_ln51_43 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %input_x_1, i1 0" [utils.cpp:51]   --->   Operation 162 'bitconcatenate' 'shl_ln51_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln51_47 = sext i13 %shl_ln51_43" [utils.cpp:51]   --->   Operation 163 'sext' 'sext_ln51_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%shl_ln51_44 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %input_x, i1 0" [utils.cpp:51]   --->   Operation 164 'bitconcatenate' 'shl_ln51_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i13 %shl_ln51_44" [utils.cpp:34]   --->   Operation 165 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (1.73ns)   --->   "%add_ln39 = add i11 %zext_ln27, i11 2045" [utils.cpp:39]   --->   Operation 166 'add' 'add_ln39' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (3.52ns)   --->   "%add_ln51_181 = add i64 %zext_ln51, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 167 'add' 'add_ln51_181' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (3.52ns)   --->   "%add_ln51_178 = add i64 %zext_ln51_2, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 168 'add' 'add_ln51_178' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (3.52ns)   --->   "%add_ln51_175 = add i64 %zext_ln51_3, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 169 'add' 'add_ln51_175' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (3.52ns)   --->   "%add_ln51_172 = add i64 %zext_ln51_4, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 170 'add' 'add_ln51_172' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (3.52ns)   --->   "%add_ln51_169 = add i64 %zext_ln51_5, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 171 'add' 'add_ln51_169' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (3.52ns)   --->   "%add_ln51_166 = add i64 %zext_ln51_6, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 172 'add' 'add_ln51_166' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (3.52ns)   --->   "%add_ln51_163 = add i64 %zext_ln51_7, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 173 'add' 'add_ln51_163' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (3.52ns)   --->   "%add_ln51_160 = add i64 %zext_ln51_8, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 174 'add' 'add_ln51_160' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (3.52ns)   --->   "%add_ln51_157 = add i64 %zext_ln51_9, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 175 'add' 'add_ln51_157' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (3.52ns)   --->   "%add_ln51_154 = add i64 %zext_ln51_10, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 176 'add' 'add_ln51_154' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (3.52ns)   --->   "%add_ln51_151 = add i64 %zext_ln51_11, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 177 'add' 'add_ln51_151' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (3.52ns)   --->   "%add_ln51_148 = add i64 %zext_ln51_12, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 178 'add' 'add_ln51_148' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (3.52ns)   --->   "%add_ln51_145 = add i64 %zext_ln51_13, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 179 'add' 'add_ln51_145' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (3.52ns)   --->   "%add_ln51_142 = add i64 %zext_ln51_14, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 180 'add' 'add_ln51_142' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (3.52ns)   --->   "%add_ln51_139 = add i64 %zext_ln51_15, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 181 'add' 'add_ln51_139' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (3.52ns)   --->   "%add_ln51_135 = add i64 %zext_ln51_16, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 182 'add' 'add_ln51_135' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (3.52ns)   --->   "%add_ln51_130 = add i64 %zext_ln51_17, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 183 'add' 'add_ln51_130' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (3.52ns)   --->   "%add_ln51_126 = add i64 %zext_ln51_18, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 184 'add' 'add_ln51_126' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (3.52ns)   --->   "%add_ln51_121 = add i64 %zext_ln51_19, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 185 'add' 'add_ln51_121' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (3.52ns)   --->   "%add_ln51_117 = add i64 %zext_ln51_20, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 186 'add' 'add_ln51_117' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (3.52ns)   --->   "%add_ln51_112 = add i64 %zext_ln51_21, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 187 'add' 'add_ln51_112' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (3.52ns)   --->   "%add_ln51_108 = add i64 %zext_ln51_22, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 188 'add' 'add_ln51_108' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (3.52ns)   --->   "%add_ln51_103 = add i64 %zext_ln51_23, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 189 'add' 'add_ln51_103' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (3.52ns)   --->   "%add_ln51_99 = add i64 %zext_ln51_24, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 190 'add' 'add_ln51_99' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (3.52ns)   --->   "%add_ln51_94 = add i64 %zext_ln51_25, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 191 'add' 'add_ln51_94' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (3.52ns)   --->   "%add_ln51_90 = add i64 %zext_ln51_26, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 192 'add' 'add_ln51_90' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (3.52ns)   --->   "%add_ln51_85 = add i64 %zext_ln51_27, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 193 'add' 'add_ln51_85' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (3.52ns)   --->   "%add_ln51_81 = add i64 %zext_ln51_28, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 194 'add' 'add_ln51_81' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (3.52ns)   --->   "%add_ln51_76 = add i64 %zext_ln51_29, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 195 'add' 'add_ln51_76' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (3.52ns)   --->   "%add_ln51_72 = add i64 %zext_ln51_30, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 196 'add' 'add_ln51_72' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (3.52ns)   --->   "%add_ln51_67 = add i64 %zext_ln51_31, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 197 'add' 'add_ln51_67' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (3.52ns)   --->   "%add_ln51_63 = add i64 %zext_ln51_32, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 198 'add' 'add_ln51_63' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (3.52ns)   --->   "%add_ln51_58 = add i64 %zext_ln51_33, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 199 'add' 'add_ln51_58' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (3.52ns)   --->   "%add_ln51_54 = add i64 %zext_ln51_34, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 200 'add' 'add_ln51_54' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (3.52ns)   --->   "%add_ln51_49 = add i64 %zext_ln51_35, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 201 'add' 'add_ln51_49' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (3.52ns)   --->   "%add_ln51_45 = add i64 %zext_ln51_36, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 202 'add' 'add_ln51_45' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (3.52ns)   --->   "%add_ln51_40 = add i64 %zext_ln51_37, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 203 'add' 'add_ln51_40' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (3.52ns)   --->   "%add_ln51_36 = add i64 %zext_ln51_38, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 204 'add' 'add_ln51_36' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (3.52ns)   --->   "%add_ln51_31 = add i64 %zext_ln51_39, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 205 'add' 'add_ln51_31' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (3.52ns)   --->   "%add_ln51_27 = add i64 %zext_ln51_40, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 206 'add' 'add_ln51_27' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (3.52ns)   --->   "%add_ln51_22 = add i64 %zext_ln51_41, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 207 'add' 'add_ln51_22' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (3.52ns)   --->   "%add_ln51_18 = add i64 %zext_ln51_42, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 208 'add' 'add_ln51_18' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (3.52ns)   --->   "%add_ln51_13 = add i64 %zext_ln51_43, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 209 'add' 'add_ln51_13' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (3.52ns)   --->   "%add_ln51_9 = add i64 %sext_ln51_46, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 210 'add' 'add_ln51_9' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (3.52ns)   --->   "%add_ln51_4 = add i64 %sext_ln51_47, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 211 'add' 'add_ln51_4' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (3.52ns)   --->   "%add_ln51 = add i64 %sext_ln34, i64 %in_fm_read" [utils.cpp:51]   --->   Operation 212 'add' 'add_ln51' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [2/2] (0.00ns)   --->   "%call_ln51 = call void @load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT, i64 %add_ln51_181, i16 %fm, i1 %empty_77, i64 %add_ln51_178, i1 %empty_76, i64 %add_ln51_175, i1 %empty_75, i64 %add_ln51_172, i64 %add_ln51_169, i64 %add_ln51_166, i64 %add_ln51_163, i64 %add_ln51_160, i64 %add_ln51_157, i64 %add_ln51_154, i64 %add_ln51_151, i64 %add_ln51_148, i64 %add_ln51_145, i64 %add_ln51_142, i64 %add_ln51_139, i64 %add_ln51_135, i64 %add_ln51_130, i64 %add_ln51_126, i64 %add_ln51_121, i64 %add_ln51_117, i64 %add_ln51_112, i64 %add_ln51_108, i64 %add_ln51_103, i64 %add_ln51_99, i64 %add_ln51_94, i64 %add_ln51_90, i64 %add_ln51_85, i64 %add_ln51_81, i64 %add_ln51_76, i64 %add_ln51_72, i64 %add_ln51_67, i64 %add_ln51_63, i64 %add_ln51_58, i64 %add_ln51_54, i64 %add_ln51_49, i64 %add_ln51_45, i1 %empty_74, i64 %add_ln51_40, i1 %empty_73, i64 %add_ln51_36, i1 %empty_72, i64 %add_ln51_31, i1 %empty_71, i64 %add_ln51_27, i1 %empty_70, i64 %add_ln51_22, i1 %empty_69, i64 %add_ln51_18, i1 %empty_68, i64 %add_ln51_13, i64 %add_ln51_9, i1 %empty_67, i64 %add_ln51_4, i1 %empty_66, i736 %in_fm_buf, i11 %add_ln39, i10 %height_offset, i1 %empty, i64 %add_ln51" [utils.cpp:51]   --->   Operation 213 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 1, void @empty_2, void @empty_20, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 214 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 215 [1/2] (0.00ns)   --->   "%call_ln51 = call void @load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT, i64 %add_ln51_181, i16 %fm, i1 %empty_77, i64 %add_ln51_178, i1 %empty_76, i64 %add_ln51_175, i1 %empty_75, i64 %add_ln51_172, i64 %add_ln51_169, i64 %add_ln51_166, i64 %add_ln51_163, i64 %add_ln51_160, i64 %add_ln51_157, i64 %add_ln51_154, i64 %add_ln51_151, i64 %add_ln51_148, i64 %add_ln51_145, i64 %add_ln51_142, i64 %add_ln51_139, i64 %add_ln51_135, i64 %add_ln51_130, i64 %add_ln51_126, i64 %add_ln51_121, i64 %add_ln51_117, i64 %add_ln51_112, i64 %add_ln51_108, i64 %add_ln51_103, i64 %add_ln51_99, i64 %add_ln51_94, i64 %add_ln51_90, i64 %add_ln51_85, i64 %add_ln51_81, i64 %add_ln51_76, i64 %add_ln51_72, i64 %add_ln51_67, i64 %add_ln51_63, i64 %add_ln51_58, i64 %add_ln51_54, i64 %add_ln51_49, i64 %add_ln51_45, i1 %empty_74, i64 %add_ln51_40, i1 %empty_73, i64 %add_ln51_36, i1 %empty_72, i64 %add_ln51_31, i1 %empty_71, i64 %add_ln51_27, i1 %empty_70, i64 %add_ln51_22, i1 %empty_69, i64 %add_ln51_18, i1 %empty_68, i64 %add_ln51_13, i64 %add_ln51_9, i1 %empty_67, i64 %add_ln51_4, i1 %empty_66, i736 %in_fm_buf, i11 %add_ln39, i10 %height_offset, i1 %empty, i64 %add_ln51" [utils.cpp:51]   --->   Operation 215 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%ret_ln55 = ret" [utils.cpp:55]   --->   Operation 216 'ret' 'ret_ln55' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.74ns
The critical path consists of the following:
	wire read operation ('ti_read') on port 'ti' [7]  (0 ns)
	'mul' operation ('height_offset', utils.cpp:27) [11]  (3.74 ns)

 <State 2>: 6.89ns
The critical path consists of the following:
	wire read operation ('tj_read') on port 'tj' [6]  (0 ns)
	'add' operation ('width_offset', utils.cpp:28) [17]  (1.73 ns)
	'add' operation ('input_x_45', utils.cpp:28) [63]  (1.64 ns)
	'add' operation ('add_ln51_181', utils.cpp:51) [170]  (3.52 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
