INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tiago/Documents/Vespa/project_micro/project_micro.ip_user_files/bd/memory_ip/ip/memory_ip_blk_mem_gen_0_1/sim/memory_ip_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_ip_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tiago/Documents/Vespa/project_micro/project_micro.ip_user_files/bd/memory_ip/ip/memory_ip_MemBlock0_0/sim/memory_ip_MemBlock0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_ip_MemBlock0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tiago/Documents/Vespa/project_micro/project_micro.ip_user_files/bd/memory_ip/ip/memory_ip_MemBlock0_1/sim/memory_ip_MemBlock0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_ip_MemBlock0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tiago/Documents/Vespa/project_micro/project_micro.ip_user_files/bd/memory_ip/ip/memory_ip_MemBlock0_2/sim/memory_ip_MemBlock0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_ip_MemBlock0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tiago/Documents/Vespa/project_micro/project_micro.ip_user_files/bd/memory_ip/sim/memory_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tiago/Documents/Vespa/project_micro/project_micro.ip_user_files/bd/RegFileIP/ip/RegFileIP_blk_mem_gen_0_0/sim/RegFileIP_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileIP_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tiago/Documents/Vespa/project_micro/project_micro.ip_user_files/bd/RegFileIP/ip/RegFileIP_blk_mem_gen_0_1/sim/RegFileIP_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileIP_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tiago/Documents/Vespa/project_micro/project_micro.ip_user_files/bd/RegFileIP/sim/RegFileIP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileIP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tiago/Documents/Vespa/project_micro/project_micro.srcs/sources_1/new/RegFileHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tiago/Documents/Vespa/project_micro/project_micro.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tiago/Documents/Vespa/project_micro/project_micro.srcs/sources_1/new/bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addressBus
INFO: [VRFC 10-311] analyzing module dataBus
INFO: [VRFC 10-311] analyzing module memoryMap
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tiago/Documents/Vespa/project_micro/project_micro.srcs/sources_1/new/checkCond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checkCondition
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tiago/Documents/Vespa/project_micro/project_micro.srcs/sources_1/new/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tiago/Documents/Vespa/project_micro/project_micro.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tiago/Documents/Vespa/project_micro/project_micro.srcs/sources_1/new/datapathBh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tiago/Documents/Vespa/project_micro/project_micro.srcs/sources_1/new/dmaController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmaController
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tiago/Documents/Vespa/project_micro/project_micro.srcs/sources_1/new/interruptController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interruptController
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tiago/Documents/Vespa/project_micro/project_micro.srcs/sources_1/new/memoryWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memoryWrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tiago/Documents/Vespa/project_micro/project_micro.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module clockModule
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tiago/Documents/Vespa/project_micro/project_micro.srcs/sim_1/new/topTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topTB
