

Implementation tool: Xilinx Vivado v.2019.2.1
Project:             myproject_prj
Solution:            solution1
Device target:       xcvu9p-flgb2104-2-i
Report date:         Tue Apr 13 19:20:09 CDT 2021

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          52255
FF:           34331
DSP:            191
BRAM:            29
SRL:           2050
URAM:             0
#=== Final timing ===
CP required:    5.000
CP achieved post-synthesis:    6.321
Timing not met
