<html>
<head>
<title>TriCore TC1797 (GPTA1)</title>
<style type="text/css">
.url {text-decoration:none;}
</style>
</head>
<body>

<a name="top">&nbsp;</a>

<h2>GPTA1</h2>

<h2><tt>#include &lt;tc1797/gpta1.h&gt;</tt></h2>

<h3>&rarr;&nbsp;<a href="#c-types">defined C types</a></h3>


<h3>defined SFRs</h3>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td><b>Register Name</b></td>
<td><b>Description</b></td>
<td><b>Address</b></td>
<td><b>Type</b></td>
<td><b>Reset</b></td>
<td><b>access (read)</b></td>
<td><b>access (write)</b></td>
</tr>

<tr>
<td><a class="url" href="#GPTA1_ID">GPTA1_ID</a></td>
<td>GPTA1 Identification Register</td>
<td>0xF0002008</td>
<td><a class="url" href="types/g.html#GPTAn_ID_t">GPTAn_ID_t</a></td>
<td>0x0029C0XX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRSC0">GPTA1_SRSC0</a></td>
<td>GPTA1 Service Request State Clear Register 0</td>
<td>0xF0002010</td>
<td><a class="url" href="types/g.html#GPTAn_SRSC0_t">GPTAn_SRSC0_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRSS0">GPTA1_SRSS0</a></td>
<td>GPTA1 Service Request State Set Register 0</td>
<td>0xF0002014</td>
<td><a class="url" href="types/g.html#GPTAn_SRSS0_t">GPTAn_SRSS0_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRSC1">GPTA1_SRSC1</a></td>
<td>GPTA1 Service Request State Clear Register 1</td>
<td>0xF0002018</td>
<td><a class="url" href="types/g.html#GPTAn_SRSC1_t">GPTAn_SRSC1_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRSS1">GPTA1_SRSS1</a></td>
<td>GPTA1 Service Request State Set Register 1</td>
<td>0xF000201C</td>
<td><a class="url" href="types/g.html#GPTAn_SRSS1_t">GPTAn_SRSS1_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRSC2">GPTA1_SRSC2</a></td>
<td>GPTA1 Service Request State Clear Register 2</td>
<td>0xF0002020</td>
<td><a class="url" href="types/g.html#GPTAn_SRSCm_t">GPTAn_SRSCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRSS2">GPTA1_SRSS2</a></td>
<td>GPTA1 Service Request State Set Register 2</td>
<td>0xF0002024</td>
<td><a class="url" href="types/g.html#GPTAn_SRSSm_t">GPTAn_SRSSm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRSC3">GPTA1_SRSC3</a></td>
<td>GPTA1 Service Request State Clear Register 3</td>
<td>0xF0002028</td>
<td><a class="url" href="types/g.html#GPTAn_SRSCm_t">GPTAn_SRSCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRSS3">GPTA1_SRSS3</a></td>
<td>GPTA1 Service Request State Set Register 3</td>
<td>0xF000202C</td>
<td><a class="url" href="types/g.html#GPTAn_SRSSm_t">GPTAn_SRSSm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRNR">GPTA1_SRNR</a></td>
<td>GPTA1 Service Request Node Redirection Register</td>
<td>0xF0002030</td>
<td><a class="url" href="types/g.html#GPTAn_SRNR_t">GPTAn_SRNR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_MRACTL">GPTA1_MRACTL</a></td>
<td>GPTA1 Multiplexer Register Array Control Register</td>
<td>0xF0002038</td>
<td><a class="url" href="types/g.html#GPTAn_MRACTL_t">GPTAn_MRACTL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_MRADIN">GPTA1_MRADIN</a></td>
<td>GPTA1 Multiplexer Register Array Data In Register</td>
<td>0xF000203C</td>
<td><a class="url" href="types/g.html#GPTAn_MRADIN_t">GPTAn_MRADIN_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_MRADOUT">GPTA1_MRADOUT</a></td>
<td>GPTA1 Multiplexer Register Array Data Out Register</td>
<td>0xF0002040</td>
<td><a class="url" href="types/g.html#GPTAn_MRADOUT_t">GPTAn_MRADOUT_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_FPCSTAT">GPTA1_FPCSTAT</a></td>
<td>GPTA1 Filter and Prescaler Cell Status Register</td>
<td>0xF0002044</td>
<td><a class="url" href="types/g.html#GPTAn_FPCSTAT_t">GPTAn_FPCSTAT_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_FPCCTR0">GPTA1_FPCCTR0</a></td>
<td>GPTA1 Filter and Prescaler Cell Control Register 0</td>
<td>0xF0002048</td>
<td><a class="url" href="types/g.html#GPTAn_FPCCTRm_t">GPTAn_FPCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_FPCTIM0">GPTA1_FPCTIM0</a></td>
<td>GPTA1 Filter and Prescaler Cell Timer Register 0</td>
<td>0xF000204C</td>
<td><a class="url" href="types/g.html#GPTAn_FPCTIMm_t">GPTAn_FPCTIMm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_FPCCTR1">GPTA1_FPCCTR1</a></td>
<td>GPTA1 Filter and Prescaler Cell Control Register 1</td>
<td>0xF0002050</td>
<td><a class="url" href="types/g.html#GPTAn_FPCCTRm_t">GPTAn_FPCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_FPCTIM1">GPTA1_FPCTIM1</a></td>
<td>GPTA1 Filter and Prescaler Cell Timer Register 1</td>
<td>0xF0002054</td>
<td><a class="url" href="types/g.html#GPTAn_FPCTIMm_t">GPTAn_FPCTIMm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_FPCCTR2">GPTA1_FPCCTR2</a></td>
<td>GPTA1 Filter and Prescaler Cell Control Register 2</td>
<td>0xF0002058</td>
<td><a class="url" href="types/g.html#GPTAn_FPCCTRm_t">GPTAn_FPCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_FPCTIM2">GPTA1_FPCTIM2</a></td>
<td>GPTA1 Filter and Prescaler Cell Timer Register 2</td>
<td>0xF000205C</td>
<td><a class="url" href="types/g.html#GPTAn_FPCTIMm_t">GPTAn_FPCTIMm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_FPCCTR3">GPTA1_FPCCTR3</a></td>
<td>GPTA1 Filter and Prescaler Cell Control Register 3</td>
<td>0xF0002060</td>
<td><a class="url" href="types/g.html#GPTAn_FPCCTRm_t">GPTAn_FPCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_FPCTIM3">GPTA1_FPCTIM3</a></td>
<td>GPTA1 Filter and Prescaler Cell Timer Register 3</td>
<td>0xF0002064</td>
<td><a class="url" href="types/g.html#GPTAn_FPCTIMm_t">GPTAn_FPCTIMm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_FPCCTR4">GPTA1_FPCCTR4</a></td>
<td>GPTA1 Filter and Prescaler Cell Control Register 4</td>
<td>0xF0002068</td>
<td><a class="url" href="types/g.html#GPTAn_FPCCTRm_t">GPTAn_FPCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_FPCTIM4">GPTA1_FPCTIM4</a></td>
<td>GPTA1 Filter and Prescaler Cell Timer Register 4</td>
<td>0xF000206C</td>
<td><a class="url" href="types/g.html#GPTAn_FPCTIMm_t">GPTAn_FPCTIMm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_FPCCTR5">GPTA1_FPCCTR5</a></td>
<td>GPTA1 Filter and Prescaler Cell Control Register 5</td>
<td>0xF0002070</td>
<td><a class="url" href="types/g.html#GPTAn_FPCCTRm_t">GPTAn_FPCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_FPCTIM5">GPTA1_FPCTIM5</a></td>
<td>GPTA1 Filter and Prescaler Cell Timer Register 5</td>
<td>0xF0002074</td>
<td><a class="url" href="types/g.html#GPTAn_FPCTIMm_t">GPTAn_FPCTIMm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_PDLCTR">GPTA1_PDLCTR</a></td>
<td>GPTA1 Phase Discrimination Logic Control Register</td>
<td>0xF0002078</td>
<td><a class="url" href="types/g.html#GPTAn_PDLCTR_t">GPTAn_PDLCTR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_DCMCTR0">GPTA1_DCMCTR0</a></td>
<td>GPTA1 Duty Cycle Measurement Control Register 0</td>
<td>0xF0002080</td>
<td><a class="url" href="types/g.html#GPTAn_DCMCTRm_t">GPTAn_DCMCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_DCMTIM0">GPTA1_DCMTIM0</a></td>
<td>GPTA1 Duty Cycle Measurement Timer Register 0</td>
<td>0xF0002084</td>
<td><a class="url" href="types/g.html#GPTAn_DCMTIMm_t">GPTAn_DCMTIMm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_DCMCAV0">GPTA1_DCMCAV0</a></td>
<td>GPTA1 Duty Cycle Measurement Capture Register 0</td>
<td>0xF0002088</td>
<td><a class="url" href="types/g.html#GPTAn_DCMCAVm_t">GPTAn_DCMCAVm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_DCMCOV0">GPTA1_DCMCOV0</a></td>
<td>GPTA1 Duty Cycle Measurement Capture/Compare Register 0</td>
<td>0xF000208C</td>
<td><a class="url" href="types/g.html#GPTAn_DCMCOVm_t">GPTAn_DCMCOVm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_DCMCTR1">GPTA1_DCMCTR1</a></td>
<td>GPTA1 Duty Cycle Measurement Control Register 1</td>
<td>0xF0002090</td>
<td><a class="url" href="types/g.html#GPTAn_DCMCTRm_t">GPTAn_DCMCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_DCMTIM1">GPTA1_DCMTIM1</a></td>
<td>GPTA1 Duty Cycle Measurement Timer Register 1</td>
<td>0xF0002094</td>
<td><a class="url" href="types/g.html#GPTAn_DCMTIMm_t">GPTAn_DCMTIMm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_DCMCAV1">GPTA1_DCMCAV1</a></td>
<td>GPTA1 Duty Cycle Measurement Capture Register 1</td>
<td>0xF0002098</td>
<td><a class="url" href="types/g.html#GPTAn_DCMCAVm_t">GPTAn_DCMCAVm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_DCMCOV1">GPTA1_DCMCOV1</a></td>
<td>GPTA1 Duty Cycle Measurement Capture/Compare Register 1</td>
<td>0xF000209C</td>
<td><a class="url" href="types/g.html#GPTAn_DCMCOVm_t">GPTAn_DCMCOVm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_DCMCTR2">GPTA1_DCMCTR2</a></td>
<td>GPTA1 Duty Cycle Measurement Control Register 2</td>
<td>0xF00020A0</td>
<td><a class="url" href="types/g.html#GPTAn_DCMCTRm_t">GPTAn_DCMCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_DCMTIM2">GPTA1_DCMTIM2</a></td>
<td>GPTA1 Duty Cycle Measurement Timer Register 2</td>
<td>0xF00020A4</td>
<td><a class="url" href="types/g.html#GPTAn_DCMTIMm_t">GPTAn_DCMTIMm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_DCMCAV2">GPTA1_DCMCAV2</a></td>
<td>GPTA1 Duty Cycle Measurement Capture Register 2</td>
<td>0xF00020A8</td>
<td><a class="url" href="types/g.html#GPTAn_DCMCAVm_t">GPTAn_DCMCAVm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_DCMCOV2">GPTA1_DCMCOV2</a></td>
<td>GPTA1 Duty Cycle Measurement Capture/Compare Register 2</td>
<td>0xF00020AC</td>
<td><a class="url" href="types/g.html#GPTAn_DCMCOVm_t">GPTAn_DCMCOVm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_DCMCTR3">GPTA1_DCMCTR3</a></td>
<td>GPTA1 Duty Cycle Measurement Control Register 3</td>
<td>0xF00020B0</td>
<td><a class="url" href="types/g.html#GPTAn_DCMCTRm_t">GPTAn_DCMCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_DCMTIM3">GPTA1_DCMTIM3</a></td>
<td>GPTA1 Duty Cycle Measurement Timer Register 3</td>
<td>0xF00020B4</td>
<td><a class="url" href="types/g.html#GPTAn_DCMTIMm_t">GPTAn_DCMTIMm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_DCMCAV3">GPTA1_DCMCAV3</a></td>
<td>GPTA1 Duty Cycle Measurement Capture Register 3</td>
<td>0xF00020B8</td>
<td><a class="url" href="types/g.html#GPTAn_DCMCAVm_t">GPTAn_DCMCAVm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_DCMCOV3">GPTA1_DCMCOV3</a></td>
<td>GPTA1 Duty Cycle Measurement Capture/Compare Register 3</td>
<td>0xF00020BC</td>
<td><a class="url" href="types/g.html#GPTAn_DCMCOVm_t">GPTAn_DCMCOVm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_PLLCTR">GPTA1_PLLCTR</a></td>
<td>GPTA1 Phase Locked Loop Control Register</td>
<td>0xF00020C0</td>
<td><a class="url" href="types/g.html#GPTAn_PLLCTR_t">GPTAn_PLLCTR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_PLLMTI">GPTA1_PLLMTI</a></td>
<td>GPTA1 Phase Locked Loop Microtick Register</td>
<td>0xF00020C4</td>
<td><a class="url" href="types/g.html#GPTAn_PLLMTI_t">GPTAn_PLLMTI_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_PLLCNT">GPTA1_PLLCNT</a></td>
<td>GPTA1 Phase Locked Loop Counter Register</td>
<td>0xF00020C8</td>
<td><a class="url" href="types/g.html#GPTAn_PLLCNT_t">GPTAn_PLLCNT_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_PLLSTP">GPTA1_PLLSTP</a></td>
<td>GPTA1 Phase Locked Loop Step Register</td>
<td>0xF00020CC</td>
<td><a class="url" href="types/g.html#GPTAn_PLLSTP_t">GPTAn_PLLSTP_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_PLLREV">GPTA1_PLLREV</a></td>
<td>GPTA1 Phase Locked Loop Reload Register</td>
<td>0xF00020D0</td>
<td><a class="url" href="types/g.html#GPTAn_PLLREV_t">GPTAn_PLLREV_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_PLLDTR">GPTA1_PLLDTR</a></td>
<td>GPTA1 Phase Locked Loop Delta Register</td>
<td>0xF00020D4</td>
<td><a class="url" href="types/g.html#GPTAn_PLLDTR_t">GPTAn_PLLDTR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_CKBCTR">GPTA1_CKBCTR</a></td>
<td>GPTA1 Clock Bus Control Register</td>
<td>0xF00020D8</td>
<td><a class="url" href="types/g.html#GPTAn_CKBCTR_t">GPTAn_CKBCTR_t</a></td>
<td>0x0000FFFF</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCTR0">GPTA1_GTCTR0</a></td>
<td>GPTA1 Global Timer Control Register 0</td>
<td>0xF00020E0</td>
<td><a class="url" href="types/g.html#GPTAn_GTCTRm_t">GPTAn_GTCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTREV0">GPTA1_GTREV0</a></td>
<td>GPTA1 Global Timer Reload Value Register 0</td>
<td>0xF00020E4</td>
<td><a class="url" href="types/g.html#GPTAn_GTREVm_t">GPTAn_GTREVm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTTIM0">GPTA1_GTTIM0</a></td>
<td>GPTA1 Global Timer Register 0</td>
<td>0xF00020E8</td>
<td><a class="url" href="types/g.html#GPTAn_GTTIMm_t">GPTAn_GTTIMm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCTR1">GPTA1_GTCTR1</a></td>
<td>GPTA1 Global Timer Control Register 1</td>
<td>0xF00020F0</td>
<td><a class="url" href="types/g.html#GPTAn_GTCTRm_t">GPTAn_GTCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTREV1">GPTA1_GTREV1</a></td>
<td>GPTA1 Global Timer Reload Value Register 1</td>
<td>0xF00020F4</td>
<td><a class="url" href="types/g.html#GPTAn_GTREVm_t">GPTAn_GTREVm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTTIM1">GPTA1_GTTIM1</a></td>
<td>GPTA1 Global Timer Register 1</td>
<td>0xF00020F8</td>
<td><a class="url" href="types/g.html#GPTAn_GTTIMm_t">GPTAn_GTTIMm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCCTR00">GPTA1_GTCCTR00</a></td>
<td>GPTA1 Global Timer Cell Control Register 00</td>
<td>0xF0002100</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCXR00">GPTA1_GTCXR00</a></td>
<td>GPTA1 Global Timer Cell X Register 00</td>
<td>0xF0002104</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCCTR01">GPTA1_GTCCTR01</a></td>
<td>GPTA1 Global Timer Cell Control Register 01</td>
<td>0xF0002108</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCXR01">GPTA1_GTCXR01</a></td>
<td>GPTA1 Global Timer Cell X Register 01</td>
<td>0xF000210C</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCCTR02">GPTA1_GTCCTR02</a></td>
<td>GPTA1 Global Timer Cell Control Register 02</td>
<td>0xF0002110</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCXR02">GPTA1_GTCXR02</a></td>
<td>GPTA1 Global Timer Cell X Register 02</td>
<td>0xF0002114</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCCTR03">GPTA1_GTCCTR03</a></td>
<td>GPTA1 Global Timer Cell Control Register 03</td>
<td>0xF0002118</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCXR03">GPTA1_GTCXR03</a></td>
<td>GPTA1 Global Timer Cell X Register 03</td>
<td>0xF000211C</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCCTR04">GPTA1_GTCCTR04</a></td>
<td>GPTA1 Global Timer Cell Control Register 04</td>
<td>0xF0002120</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCXR04">GPTA1_GTCXR04</a></td>
<td>GPTA1 Global Timer Cell X Register 04</td>
<td>0xF0002124</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCCTR05">GPTA1_GTCCTR05</a></td>
<td>GPTA1 Global Timer Cell Control Register 05</td>
<td>0xF0002128</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCXR05">GPTA1_GTCXR05</a></td>
<td>GPTA1 Global Timer Cell X Register 05</td>
<td>0xF000212C</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCCTR06">GPTA1_GTCCTR06</a></td>
<td>GPTA1 Global Timer Cell Control Register 06</td>
<td>0xF0002130</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCXR06">GPTA1_GTCXR06</a></td>
<td>GPTA1 Global Timer Cell X Register 06</td>
<td>0xF0002134</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCCTR07">GPTA1_GTCCTR07</a></td>
<td>GPTA1 Global Timer Cell Control Register 07</td>
<td>0xF0002138</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCXR07">GPTA1_GTCXR07</a></td>
<td>GPTA1 Global Timer Cell X Register 07</td>
<td>0xF000213C</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCCTR08">GPTA1_GTCCTR08</a></td>
<td>GPTA1 Global Timer Cell Control Register 08</td>
<td>0xF0002140</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCXR08">GPTA1_GTCXR08</a></td>
<td>GPTA1 Global Timer Cell X Register 08</td>
<td>0xF0002144</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCCTR09">GPTA1_GTCCTR09</a></td>
<td>GPTA1 Global Timer Cell Control Register 09</td>
<td>0xF0002148</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCXR09">GPTA1_GTCXR09</a></td>
<td>GPTA1 Global Timer Cell X Register 09</td>
<td>0xF000214C</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCCTR10">GPTA1_GTCCTR10</a></td>
<td>GPTA1 Global Timer Cell Control Register 10</td>
<td>0xF0002150</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCXR10">GPTA1_GTCXR10</a></td>
<td>GPTA1 Global Timer Cell X Register 10</td>
<td>0xF0002154</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCCTR11">GPTA1_GTCCTR11</a></td>
<td>GPTA1 Global Timer Cell Control Register 11</td>
<td>0xF0002158</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCXR11">GPTA1_GTCXR11</a></td>
<td>GPTA1 Global Timer Cell X Register 11</td>
<td>0xF000215C</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCCTR12">GPTA1_GTCCTR12</a></td>
<td>GPTA1 Global Timer Cell Control Register 12</td>
<td>0xF0002160</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCXR12">GPTA1_GTCXR12</a></td>
<td>GPTA1 Global Timer Cell X Register 12</td>
<td>0xF0002164</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCCTR13">GPTA1_GTCCTR13</a></td>
<td>GPTA1 Global Timer Cell Control Register 13</td>
<td>0xF0002168</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCXR13">GPTA1_GTCXR13</a></td>
<td>GPTA1 Global Timer Cell X Register 13</td>
<td>0xF000216C</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCCTR14">GPTA1_GTCCTR14</a></td>
<td>GPTA1 Global Timer Cell Control Register 14</td>
<td>0xF0002170</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCXR14">GPTA1_GTCXR14</a></td>
<td>GPTA1 Global Timer Cell X Register 14</td>
<td>0xF0002174</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCCTR15">GPTA1_GTCCTR15</a></td>
<td>GPTA1 Global Timer Cell Control Register 15</td>
<td>0xF0002178</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCXR15">GPTA1_GTCXR15</a></td>
<td>GPTA1 Global Timer Cell X Register 15</td>
<td>0xF000217C</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCCTR16">GPTA1_GTCCTR16</a></td>
<td>GPTA1 Global Timer Cell Control Register 16</td>
<td>0xF0002180</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCXR16">GPTA1_GTCXR16</a></td>
<td>GPTA1 Global Timer Cell X Register 16</td>
<td>0xF0002184</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCCTR17">GPTA1_GTCCTR17</a></td>
<td>GPTA1 Global Timer Cell Control Register 17</td>
<td>0xF0002188</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCXR17">GPTA1_GTCXR17</a></td>
<td>GPTA1 Global Timer Cell X Register 17</td>
<td>0xF000218C</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCCTR18">GPTA1_GTCCTR18</a></td>
<td>GPTA1 Global Timer Cell Control Register 18</td>
<td>0xF0002190</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCXR18">GPTA1_GTCXR18</a></td>
<td>GPTA1 Global Timer Cell X Register 18</td>
<td>0xF0002194</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCCTR19">GPTA1_GTCCTR19</a></td>
<td>GPTA1 Global Timer Cell Control Register 19</td>
<td>0xF0002198</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCXR19">GPTA1_GTCXR19</a></td>
<td>GPTA1 Global Timer Cell X Register 19</td>
<td>0xF000219C</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCCTR20">GPTA1_GTCCTR20</a></td>
<td>GPTA1 Global Timer Cell Control Register 20</td>
<td>0xF00021A0</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCXR20">GPTA1_GTCXR20</a></td>
<td>GPTA1 Global Timer Cell X Register 20</td>
<td>0xF00021A4</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCCTR21">GPTA1_GTCCTR21</a></td>
<td>GPTA1 Global Timer Cell Control Register 21</td>
<td>0xF00021A8</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCXR21">GPTA1_GTCXR21</a></td>
<td>GPTA1 Global Timer Cell X Register 21</td>
<td>0xF00021AC</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCCTR22">GPTA1_GTCCTR22</a></td>
<td>GPTA1 Global Timer Cell Control Register 22</td>
<td>0xF00021B0</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCXR22">GPTA1_GTCXR22</a></td>
<td>GPTA1 Global Timer Cell X Register 22</td>
<td>0xF00021B4</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCCTR23">GPTA1_GTCCTR23</a></td>
<td>GPTA1 Global Timer Cell Control Register 23</td>
<td>0xF00021B8</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCXR23">GPTA1_GTCXR23</a></td>
<td>GPTA1 Global Timer Cell X Register 23</td>
<td>0xF00021BC</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCCTR24">GPTA1_GTCCTR24</a></td>
<td>GPTA1 Global Timer Cell Control Register 24</td>
<td>0xF00021C0</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCXR24">GPTA1_GTCXR24</a></td>
<td>GPTA1 Global Timer Cell X Register 24</td>
<td>0xF00021C4</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCCTR25">GPTA1_GTCCTR25</a></td>
<td>GPTA1 Global Timer Cell Control Register 25</td>
<td>0xF00021C8</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCXR25">GPTA1_GTCXR25</a></td>
<td>GPTA1 Global Timer Cell X Register 25</td>
<td>0xF00021CC</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCCTR26">GPTA1_GTCCTR26</a></td>
<td>GPTA1 Global Timer Cell Control Register 26</td>
<td>0xF00021D0</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCXR26">GPTA1_GTCXR26</a></td>
<td>GPTA1 Global Timer Cell X Register 26</td>
<td>0xF00021D4</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCCTR27">GPTA1_GTCCTR27</a></td>
<td>GPTA1 Global Timer Cell Control Register 27</td>
<td>0xF00021D8</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCXR27">GPTA1_GTCXR27</a></td>
<td>GPTA1 Global Timer Cell X Register 27</td>
<td>0xF00021DC</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCCTR28">GPTA1_GTCCTR28</a></td>
<td>GPTA1 Global Timer Cell Control Register 28</td>
<td>0xF00021E0</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCXR28">GPTA1_GTCXR28</a></td>
<td>GPTA1 Global Timer Cell X Register 28</td>
<td>0xF00021E4</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCCTR29">GPTA1_GTCCTR29</a></td>
<td>GPTA1 Global Timer Cell Control Register 29</td>
<td>0xF00021E8</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCXR29">GPTA1_GTCXR29</a></td>
<td>GPTA1 Global Timer Cell X Register 29</td>
<td>0xF00021EC</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCCTR30">GPTA1_GTCCTR30</a></td>
<td>GPTA1 Global Timer Cell Control Register 30</td>
<td>0xF00021F0</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCXR30">GPTA1_GTCXR30</a></td>
<td>GPTA1 Global Timer Cell X Register 30</td>
<td>0xF00021F4</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCCTR31">GPTA1_GTCCTR31</a></td>
<td>GPTA1 Global Timer Cell Control Register 31</td>
<td>0xF00021F8</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_GTCXR31">GPTA1_GTCXR31</a></td>
<td>GPTA1 Global Timer Cell X Register 31</td>
<td>0xF00021FC</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR00">GPTA1_LTCCTR00</a></td>
<td>GPTA1 Local Timer Cell Control Register 00</td>
<td>0xF0002200</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR00">GPTA1_LTCXR00</a></td>
<td>GPTA1 Local Timer Cell X Register 00</td>
<td>0xF0002204</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR01">GPTA1_LTCCTR01</a></td>
<td>GPTA1 Local Timer Cell Control Register 01</td>
<td>0xF0002208</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR01">GPTA1_LTCXR01</a></td>
<td>GPTA1 Local Timer Cell X Register 01</td>
<td>0xF000220C</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR02">GPTA1_LTCCTR02</a></td>
<td>GPTA1 Local Timer Cell Control Register 02</td>
<td>0xF0002210</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR02">GPTA1_LTCXR02</a></td>
<td>GPTA1 Local Timer Cell X Register 02</td>
<td>0xF0002214</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR03">GPTA1_LTCCTR03</a></td>
<td>GPTA1 Local Timer Cell Control Register 03</td>
<td>0xF0002218</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR03">GPTA1_LTCXR03</a></td>
<td>GPTA1 Local Timer Cell X Register 03</td>
<td>0xF000221C</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR04">GPTA1_LTCCTR04</a></td>
<td>GPTA1 Local Timer Cell Control Register 04</td>
<td>0xF0002220</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR04">GPTA1_LTCXR04</a></td>
<td>GPTA1 Local Timer Cell X Register 04</td>
<td>0xF0002224</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR05">GPTA1_LTCCTR05</a></td>
<td>GPTA1 Local Timer Cell Control Register 05</td>
<td>0xF0002228</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR05">GPTA1_LTCXR05</a></td>
<td>GPTA1 Local Timer Cell X Register 05</td>
<td>0xF000222C</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR06">GPTA1_LTCCTR06</a></td>
<td>GPTA1 Local Timer Cell Control Register 06</td>
<td>0xF0002230</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR06">GPTA1_LTCXR06</a></td>
<td>GPTA1 Local Timer Cell X Register 06</td>
<td>0xF0002234</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR07">GPTA1_LTCCTR07</a></td>
<td>GPTA1 Local Timer Cell Control Register 07</td>
<td>0xF0002238</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR07">GPTA1_LTCXR07</a></td>
<td>GPTA1 Local Timer Cell X Register 07</td>
<td>0xF000223C</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR08">GPTA1_LTCCTR08</a></td>
<td>GPTA1 Local Timer Cell Control Register 08</td>
<td>0xF0002240</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR08">GPTA1_LTCXR08</a></td>
<td>GPTA1 Local Timer Cell X Register 08</td>
<td>0xF0002244</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR09">GPTA1_LTCCTR09</a></td>
<td>GPTA1 Local Timer Cell Control Register 09</td>
<td>0xF0002248</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR09">GPTA1_LTCXR09</a></td>
<td>GPTA1 Local Timer Cell X Register 09</td>
<td>0xF000224C</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR10">GPTA1_LTCCTR10</a></td>
<td>GPTA1 Local Timer Cell Control Register 10</td>
<td>0xF0002250</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR10">GPTA1_LTCXR10</a></td>
<td>GPTA1 Local Timer Cell X Register 10</td>
<td>0xF0002254</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR11">GPTA1_LTCCTR11</a></td>
<td>GPTA1 Local Timer Cell Control Register 11</td>
<td>0xF0002258</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR11">GPTA1_LTCXR11</a></td>
<td>GPTA1 Local Timer Cell X Register 11</td>
<td>0xF000225C</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR12">GPTA1_LTCCTR12</a></td>
<td>GPTA1 Local Timer Cell Control Register 12</td>
<td>0xF0002260</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR12">GPTA1_LTCXR12</a></td>
<td>GPTA1 Local Timer Cell X Register 12</td>
<td>0xF0002264</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR13">GPTA1_LTCCTR13</a></td>
<td>GPTA1 Local Timer Cell Control Register 13</td>
<td>0xF0002268</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR13">GPTA1_LTCXR13</a></td>
<td>GPTA1 Local Timer Cell X Register 13</td>
<td>0xF000226C</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR14">GPTA1_LTCCTR14</a></td>
<td>GPTA1 Local Timer Cell Control Register 14</td>
<td>0xF0002270</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR14">GPTA1_LTCXR14</a></td>
<td>GPTA1 Local Timer Cell X Register 14</td>
<td>0xF0002274</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR15">GPTA1_LTCCTR15</a></td>
<td>GPTA1 Local Timer Cell Control Register 15</td>
<td>0xF0002278</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR15">GPTA1_LTCXR15</a></td>
<td>GPTA1 Local Timer Cell X Register 15</td>
<td>0xF000227C</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR16">GPTA1_LTCCTR16</a></td>
<td>GPTA1 Local Timer Cell Control Register 16</td>
<td>0xF0002280</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR16">GPTA1_LTCXR16</a></td>
<td>GPTA1 Local Timer Cell X Register 16</td>
<td>0xF0002284</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR17">GPTA1_LTCCTR17</a></td>
<td>GPTA1 Local Timer Cell Control Register 17</td>
<td>0xF0002288</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR17">GPTA1_LTCXR17</a></td>
<td>GPTA1 Local Timer Cell X Register 17</td>
<td>0xF000228C</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR18">GPTA1_LTCCTR18</a></td>
<td>GPTA1 Local Timer Cell Control Register 18</td>
<td>0xF0002290</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR18">GPTA1_LTCXR18</a></td>
<td>GPTA1 Local Timer Cell X Register 18</td>
<td>0xF0002294</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR19">GPTA1_LTCCTR19</a></td>
<td>GPTA1 Local Timer Cell Control Register 19</td>
<td>0xF0002298</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR19">GPTA1_LTCXR19</a></td>
<td>GPTA1 Local Timer Cell X Register 19</td>
<td>0xF000229C</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR20">GPTA1_LTCCTR20</a></td>
<td>GPTA1 Local Timer Cell Control Register 20</td>
<td>0xF00022A0</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR20">GPTA1_LTCXR20</a></td>
<td>GPTA1 Local Timer Cell X Register 20</td>
<td>0xF00022A4</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR21">GPTA1_LTCCTR21</a></td>
<td>GPTA1 Local Timer Cell Control Register 21</td>
<td>0xF00022A8</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR21">GPTA1_LTCXR21</a></td>
<td>GPTA1 Local Timer Cell X Register 21</td>
<td>0xF00022AC</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR22">GPTA1_LTCCTR22</a></td>
<td>GPTA1 Local Timer Cell Control Register 22</td>
<td>0xF00022B0</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR22">GPTA1_LTCXR22</a></td>
<td>GPTA1 Local Timer Cell X Register 22</td>
<td>0xF00022B4</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR23">GPTA1_LTCCTR23</a></td>
<td>GPTA1 Local Timer Cell Control Register 23</td>
<td>0xF00022B8</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR23">GPTA1_LTCXR23</a></td>
<td>GPTA1 Local Timer Cell X Register 23</td>
<td>0xF00022BC</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR24">GPTA1_LTCCTR24</a></td>
<td>GPTA1 Local Timer Cell Control Register 24</td>
<td>0xF00022C0</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR24">GPTA1_LTCXR24</a></td>
<td>GPTA1 Local Timer Cell X Register 24</td>
<td>0xF00022C4</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR25">GPTA1_LTCCTR25</a></td>
<td>GPTA1 Local Timer Cell Control Register 25</td>
<td>0xF00022C8</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR25">GPTA1_LTCXR25</a></td>
<td>GPTA1 Local Timer Cell X Register 25</td>
<td>0xF00022CC</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR26">GPTA1_LTCCTR26</a></td>
<td>GPTA1 Local Timer Cell Control Register 26</td>
<td>0xF00022D0</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR26">GPTA1_LTCXR26</a></td>
<td>GPTA1 Local Timer Cell X Register 26</td>
<td>0xF00022D4</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR27">GPTA1_LTCCTR27</a></td>
<td>GPTA1 Local Timer Cell Control Register 27</td>
<td>0xF00022D8</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR27">GPTA1_LTCXR27</a></td>
<td>GPTA1 Local Timer Cell X Register 27</td>
<td>0xF00022DC</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR28">GPTA1_LTCCTR28</a></td>
<td>GPTA1 Local Timer Cell Control Register 28</td>
<td>0xF00022E0</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR28">GPTA1_LTCXR28</a></td>
<td>GPTA1 Local Timer Cell X Register 28</td>
<td>0xF00022E4</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR29">GPTA1_LTCCTR29</a></td>
<td>GPTA1 Local Timer Cell Control Register 29</td>
<td>0xF00022E8</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR29">GPTA1_LTCXR29</a></td>
<td>GPTA1 Local Timer Cell X Register 29</td>
<td>0xF00022EC</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR30">GPTA1_LTCCTR30</a></td>
<td>GPTA1 Local Timer Cell Control Register 30</td>
<td>0xF00022F0</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR30">GPTA1_LTCXR30</a></td>
<td>GPTA1 Local Timer Cell X Register 30</td>
<td>0xF00022F4</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR31">GPTA1_LTCCTR31</a></td>
<td>GPTA1 Local Timer Cell Control Register 31</td>
<td>0xF00022F8</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR31">GPTA1_LTCXR31</a></td>
<td>GPTA1 Local Timer Cell X Register 31</td>
<td>0xF00022FC</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR32">GPTA1_LTCCTR32</a></td>
<td>GPTA1 Local Timer Cell Control Register 32</td>
<td>0xF0002300</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR32">GPTA1_LTCXR32</a></td>
<td>GPTA1 Local Timer Cell X Register 32</td>
<td>0xF0002304</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR33">GPTA1_LTCCTR33</a></td>
<td>GPTA1 Local Timer Cell Control Register 33</td>
<td>0xF0002308</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR33">GPTA1_LTCXR33</a></td>
<td>GPTA1 Local Timer Cell X Register 33</td>
<td>0xF000230C</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR34">GPTA1_LTCCTR34</a></td>
<td>GPTA1 Local Timer Cell Control Register 34</td>
<td>0xF0002310</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR34">GPTA1_LTCXR34</a></td>
<td>GPTA1 Local Timer Cell X Register 34</td>
<td>0xF0002314</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR35">GPTA1_LTCCTR35</a></td>
<td>GPTA1 Local Timer Cell Control Register 35</td>
<td>0xF0002318</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR35">GPTA1_LTCXR35</a></td>
<td>GPTA1 Local Timer Cell X Register 35</td>
<td>0xF000231C</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR36">GPTA1_LTCCTR36</a></td>
<td>GPTA1 Local Timer Cell Control Register 36</td>
<td>0xF0002320</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR36">GPTA1_LTCXR36</a></td>
<td>GPTA1 Local Timer Cell X Register 36</td>
<td>0xF0002324</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR37">GPTA1_LTCCTR37</a></td>
<td>GPTA1 Local Timer Cell Control Register 37</td>
<td>0xF0002328</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR37">GPTA1_LTCXR37</a></td>
<td>GPTA1 Local Timer Cell X Register 37</td>
<td>0xF000232C</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR38">GPTA1_LTCCTR38</a></td>
<td>GPTA1 Local Timer Cell Control Register 38</td>
<td>0xF0002330</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR38">GPTA1_LTCXR38</a></td>
<td>GPTA1 Local Timer Cell X Register 38</td>
<td>0xF0002334</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR39">GPTA1_LTCCTR39</a></td>
<td>GPTA1 Local Timer Cell Control Register 39</td>
<td>0xF0002338</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR39">GPTA1_LTCXR39</a></td>
<td>GPTA1 Local Timer Cell X Register 39</td>
<td>0xF000233C</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR40">GPTA1_LTCCTR40</a></td>
<td>GPTA1 Local Timer Cell Control Register 40</td>
<td>0xF0002340</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR40">GPTA1_LTCXR40</a></td>
<td>GPTA1 Local Timer Cell X Register 40</td>
<td>0xF0002344</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR41">GPTA1_LTCCTR41</a></td>
<td>GPTA1 Local Timer Cell Control Register 41</td>
<td>0xF0002348</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR41">GPTA1_LTCXR41</a></td>
<td>GPTA1 Local Timer Cell X Register 41</td>
<td>0xF000234C</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR42">GPTA1_LTCCTR42</a></td>
<td>GPTA1 Local Timer Cell Control Register 42</td>
<td>0xF0002350</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR42">GPTA1_LTCXR42</a></td>
<td>GPTA1 Local Timer Cell X Register 42</td>
<td>0xF0002354</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR43">GPTA1_LTCCTR43</a></td>
<td>GPTA1 Local Timer Cell Control Register 43</td>
<td>0xF0002358</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR43">GPTA1_LTCXR43</a></td>
<td>GPTA1 Local Timer Cell X Register 43</td>
<td>0xF000235C</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR44">GPTA1_LTCCTR44</a></td>
<td>GPTA1 Local Timer Cell Control Register 44</td>
<td>0xF0002360</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR44">GPTA1_LTCXR44</a></td>
<td>GPTA1 Local Timer Cell X Register 44</td>
<td>0xF0002364</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR45">GPTA1_LTCCTR45</a></td>
<td>GPTA1 Local Timer Cell Control Register 45</td>
<td>0xF0002368</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR45">GPTA1_LTCXR45</a></td>
<td>GPTA1 Local Timer Cell X Register 45</td>
<td>0xF000236C</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR46">GPTA1_LTCCTR46</a></td>
<td>GPTA1 Local Timer Cell Control Register 46</td>
<td>0xF0002370</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR46">GPTA1_LTCXR46</a></td>
<td>GPTA1 Local Timer Cell X Register 46</td>
<td>0xF0002374</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR47">GPTA1_LTCCTR47</a></td>
<td>GPTA1 Local Timer Cell Control Register 47</td>
<td>0xF0002378</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR47">GPTA1_LTCXR47</a></td>
<td>GPTA1 Local Timer Cell X Register 47</td>
<td>0xF000237C</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR48">GPTA1_LTCCTR48</a></td>
<td>GPTA1 Local Timer Cell Control Register 48</td>
<td>0xF0002380</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR48">GPTA1_LTCXR48</a></td>
<td>GPTA1 Local Timer Cell X Register 48</td>
<td>0xF0002384</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR49">GPTA1_LTCCTR49</a></td>
<td>GPTA1 Local Timer Cell Control Register 49</td>
<td>0xF0002388</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR49">GPTA1_LTCXR49</a></td>
<td>GPTA1 Local Timer Cell X Register 49</td>
<td>0xF000238C</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR50">GPTA1_LTCCTR50</a></td>
<td>GPTA1 Local Timer Cell Control Register 50</td>
<td>0xF0002390</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR50">GPTA1_LTCXR50</a></td>
<td>GPTA1 Local Timer Cell X Register 50</td>
<td>0xF0002394</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR51">GPTA1_LTCCTR51</a></td>
<td>GPTA1 Local Timer Cell Control Register 51</td>
<td>0xF0002398</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR51">GPTA1_LTCXR51</a></td>
<td>GPTA1 Local Timer Cell X Register 51</td>
<td>0xF000239C</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR52">GPTA1_LTCCTR52</a></td>
<td>GPTA1 Local Timer Cell Control Register 52</td>
<td>0xF00023A0</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR52">GPTA1_LTCXR52</a></td>
<td>GPTA1 Local Timer Cell X Register 52</td>
<td>0xF00023A4</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR53">GPTA1_LTCCTR53</a></td>
<td>GPTA1 Local Timer Cell Control Register 53</td>
<td>0xF00023A8</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR53">GPTA1_LTCXR53</a></td>
<td>GPTA1 Local Timer Cell X Register 53</td>
<td>0xF00023AC</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR54">GPTA1_LTCCTR54</a></td>
<td>GPTA1 Local Timer Cell Control Register 54</td>
<td>0xF00023B0</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR54">GPTA1_LTCXR54</a></td>
<td>GPTA1 Local Timer Cell X Register 54</td>
<td>0xF00023B4</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR55">GPTA1_LTCCTR55</a></td>
<td>GPTA1 Local Timer Cell Control Register 55</td>
<td>0xF00023B8</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR55">GPTA1_LTCXR55</a></td>
<td>GPTA1 Local Timer Cell X Register 55</td>
<td>0xF00023BC</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR56">GPTA1_LTCCTR56</a></td>
<td>GPTA1 Local Timer Cell Control Register 56</td>
<td>0xF00023C0</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR56">GPTA1_LTCXR56</a></td>
<td>GPTA1 Local Timer Cell X Register 56</td>
<td>0xF00023C4</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR57">GPTA1_LTCCTR57</a></td>
<td>GPTA1 Local Timer Cell Control Register 57</td>
<td>0xF00023C8</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR57">GPTA1_LTCXR57</a></td>
<td>GPTA1 Local Timer Cell X Register 57</td>
<td>0xF00023CC</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR58">GPTA1_LTCCTR58</a></td>
<td>GPTA1 Local Timer Cell Control Register 58</td>
<td>0xF00023D0</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR58">GPTA1_LTCXR58</a></td>
<td>GPTA1 Local Timer Cell X Register 58</td>
<td>0xF00023D4</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR59">GPTA1_LTCCTR59</a></td>
<td>GPTA1 Local Timer Cell Control Register 59</td>
<td>0xF00023D8</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR59">GPTA1_LTCXR59</a></td>
<td>GPTA1 Local Timer Cell X Register 59</td>
<td>0xF00023DC</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR60">GPTA1_LTCCTR60</a></td>
<td>GPTA1 Local Timer Cell Control Register 60</td>
<td>0xF00023E0</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR60">GPTA1_LTCXR60</a></td>
<td>GPTA1 Local Timer Cell X Register 60</td>
<td>0xF00023E4</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR61">GPTA1_LTCCTR61</a></td>
<td>GPTA1 Local Timer Cell Control Register 61</td>
<td>0xF00023E8</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR61">GPTA1_LTCXR61</a></td>
<td>GPTA1 Local Timer Cell X Register 61</td>
<td>0xF00023EC</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR62">GPTA1_LTCCTR62</a></td>
<td>GPTA1 Local Timer Cell Control Register 62</td>
<td>0xF00023F0</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR62">GPTA1_LTCXR62</a></td>
<td>GPTA1 Local Timer Cell X Register 62</td>
<td>0xF00023F4</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCCTR63">GPTA1_LTCCTR63</a></td>
<td>GPTA1 Local Timer Cell Control Register 63</td>
<td>0xF00023F8</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTR63_t">GPTAn_LTCCTR63_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_LTCXR63">GPTA1_LTCXR63</a></td>
<td>GPTA1 Local Timer Cell X Register 63</td>
<td>0xF00023FC</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXR63_t">GPTAn_LTCXR63_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRC37">GPTA1_SRC37</a></td>
<td>GPTA1 Interrupt Service Request Control Register 37</td>
<td>0xF0002768</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRC36">GPTA1_SRC36</a></td>
<td>GPTA1 Interrupt Service Request Control Register 36</td>
<td>0xF000276C</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRC35">GPTA1_SRC35</a></td>
<td>GPTA1 Interrupt Service Request Control Register 35</td>
<td>0xF0002770</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRC34">GPTA1_SRC34</a></td>
<td>GPTA1 Interrupt Service Request Control Register 34</td>
<td>0xF0002774</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRC33">GPTA1_SRC33</a></td>
<td>GPTA1 Interrupt Service Request Control Register 33</td>
<td>0xF0002778</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRC32">GPTA1_SRC32</a></td>
<td>GPTA1 Interrupt Service Request Control Register 32</td>
<td>0xF000277C</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRC31">GPTA1_SRC31</a></td>
<td>GPTA1 Interrupt Service Request Control Register 31</td>
<td>0xF0002780</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRC30">GPTA1_SRC30</a></td>
<td>GPTA1 Interrupt Service Request Control Register 30</td>
<td>0xF0002784</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRC29">GPTA1_SRC29</a></td>
<td>GPTA1 Interrupt Service Request Control Register 29</td>
<td>0xF0002788</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRC28">GPTA1_SRC28</a></td>
<td>GPTA1 Interrupt Service Request Control Register 28</td>
<td>0xF000278C</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRC27">GPTA1_SRC27</a></td>
<td>GPTA1 Interrupt Service Request Control Register 27</td>
<td>0xF0002790</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRC26">GPTA1_SRC26</a></td>
<td>GPTA1 Interrupt Service Request Control Register 26</td>
<td>0xF0002794</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRC25">GPTA1_SRC25</a></td>
<td>GPTA1 Interrupt Service Request Control Register 25</td>
<td>0xF0002798</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRC24">GPTA1_SRC24</a></td>
<td>GPTA1 Interrupt Service Request Control Register 24</td>
<td>0xF000279C</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRC23">GPTA1_SRC23</a></td>
<td>GPTA1 Interrupt Service Request Control Register 23</td>
<td>0xF00027A0</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRC22">GPTA1_SRC22</a></td>
<td>GPTA1 Interrupt Service Request Control Register 22</td>
<td>0xF00027A4</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRC21">GPTA1_SRC21</a></td>
<td>GPTA1 Interrupt Service Request Control Register 21</td>
<td>0xF00027A8</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRC20">GPTA1_SRC20</a></td>
<td>GPTA1 Interrupt Service Request Control Register 20</td>
<td>0xF00027AC</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRC19">GPTA1_SRC19</a></td>
<td>GPTA1 Interrupt Service Request Control Register 19</td>
<td>0xF00027B0</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRC18">GPTA1_SRC18</a></td>
<td>GPTA1 Interrupt Service Request Control Register 18</td>
<td>0xF00027B4</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRC17">GPTA1_SRC17</a></td>
<td>GPTA1 Interrupt Service Request Control Register 17</td>
<td>0xF00027B8</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRC16">GPTA1_SRC16</a></td>
<td>GPTA1 Interrupt Service Request Control Register 16</td>
<td>0xF00027BC</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRC15">GPTA1_SRC15</a></td>
<td>GPTA1 Interrupt Service Request Control Register 15</td>
<td>0xF00027C0</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRC14">GPTA1_SRC14</a></td>
<td>GPTA1 Interrupt Service Request Control Register 14</td>
<td>0xF00027C4</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRC13">GPTA1_SRC13</a></td>
<td>GPTA1 Interrupt Service Request Control Register 13</td>
<td>0xF00027C8</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRC12">GPTA1_SRC12</a></td>
<td>GPTA1 Interrupt Service Request Control Register 12</td>
<td>0xF00027CC</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRC11">GPTA1_SRC11</a></td>
<td>GPTA1 Interrupt Service Request Control Register 11</td>
<td>0xF00027D0</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRC10">GPTA1_SRC10</a></td>
<td>GPTA1 Interrupt Service Request Control Register 10</td>
<td>0xF00027D4</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRC09">GPTA1_SRC09</a></td>
<td>GPTA1 Interrupt Service Request Control Register 09</td>
<td>0xF00027D8</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRC08">GPTA1_SRC08</a></td>
<td>GPTA1 Interrupt Service Request Control Register 08</td>
<td>0xF00027DC</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRC07">GPTA1_SRC07</a></td>
<td>GPTA1 Interrupt Service Request Control Register 07</td>
<td>0xF00027E0</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRC06">GPTA1_SRC06</a></td>
<td>GPTA1 Interrupt Service Request Control Register 06</td>
<td>0xF00027E4</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRC05">GPTA1_SRC05</a></td>
<td>GPTA1 Interrupt Service Request Control Register 05</td>
<td>0xF00027E8</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRC04">GPTA1_SRC04</a></td>
<td>GPTA1 Interrupt Service Request Control Register 04</td>
<td>0xF00027EC</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRC03">GPTA1_SRC03</a></td>
<td>GPTA1 Interrupt Service Request Control Register 03</td>
<td>0xF00027F0</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRC02">GPTA1_SRC02</a></td>
<td>GPTA1 Interrupt Service Request Control Register 02</td>
<td>0xF00027F4</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRC01">GPTA1_SRC01</a></td>
<td>GPTA1 Interrupt Service Request Control Register 01</td>
<td>0xF00027F8</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA1_SRC00">GPTA1_SRC00</a></td>
<td>GPTA1 Interrupt Service Request Control Register 00</td>
<td>0xF00027FC</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



</table>



<a name="c-types"><hr></a>

<h3>defined C types</h3>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td><b>Type</b></td>
<td><b>Registers</b></td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_CKBCTR_t">GPTAn_CKBCTR_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_CKBCTR">GPTA0_CKBCTR</a>,       
<a class="url" href="gpta1.html#GPTA1_CKBCTR">GPTA1_CKBCTR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_DCMCAVm_t">GPTAn_DCMCAVm_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_DCMCAV0">GPTA0_DCMCAV0</a>,       
<a class="url" href="gpta0.html#GPTA0_DCMCAV1">GPTA0_DCMCAV1</a>,       
<a class="url" href="gpta0.html#GPTA0_DCMCAV2">GPTA0_DCMCAV2</a>,       
<a class="url" href="gpta0.html#GPTA0_DCMCAV3">GPTA0_DCMCAV3</a>,       
<a class="url" href="gpta1.html#GPTA1_DCMCAV0">GPTA1_DCMCAV0</a>,       
<a class="url" href="gpta1.html#GPTA1_DCMCAV1">GPTA1_DCMCAV1</a>,       
<a class="url" href="gpta1.html#GPTA1_DCMCAV2">GPTA1_DCMCAV2</a>,       
<a class="url" href="gpta1.html#GPTA1_DCMCAV3">GPTA1_DCMCAV3</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_DCMCOVm_t">GPTAn_DCMCOVm_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_DCMCOV0">GPTA0_DCMCOV0</a>,       
<a class="url" href="gpta0.html#GPTA0_DCMCOV1">GPTA0_DCMCOV1</a>,       
<a class="url" href="gpta0.html#GPTA0_DCMCOV2">GPTA0_DCMCOV2</a>,       
<a class="url" href="gpta0.html#GPTA0_DCMCOV3">GPTA0_DCMCOV3</a>,       
<a class="url" href="gpta1.html#GPTA1_DCMCOV0">GPTA1_DCMCOV0</a>,       
<a class="url" href="gpta1.html#GPTA1_DCMCOV1">GPTA1_DCMCOV1</a>,       
<a class="url" href="gpta1.html#GPTA1_DCMCOV2">GPTA1_DCMCOV2</a>,       
<a class="url" href="gpta1.html#GPTA1_DCMCOV3">GPTA1_DCMCOV3</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_DCMCTRm_t">GPTAn_DCMCTRm_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_DCMCTR0">GPTA0_DCMCTR0</a>,       
<a class="url" href="gpta0.html#GPTA0_DCMCTR1">GPTA0_DCMCTR1</a>,       
<a class="url" href="gpta0.html#GPTA0_DCMCTR2">GPTA0_DCMCTR2</a>,       
<a class="url" href="gpta0.html#GPTA0_DCMCTR3">GPTA0_DCMCTR3</a>,       
<a class="url" href="gpta1.html#GPTA1_DCMCTR0">GPTA1_DCMCTR0</a>,       
<a class="url" href="gpta1.html#GPTA1_DCMCTR1">GPTA1_DCMCTR1</a>,       
<a class="url" href="gpta1.html#GPTA1_DCMCTR2">GPTA1_DCMCTR2</a>,       
<a class="url" href="gpta1.html#GPTA1_DCMCTR3">GPTA1_DCMCTR3</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_DCMTIMm_t">GPTAn_DCMTIMm_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_DCMTIM0">GPTA0_DCMTIM0</a>,       
<a class="url" href="gpta0.html#GPTA0_DCMTIM1">GPTA0_DCMTIM1</a>,       
<a class="url" href="gpta0.html#GPTA0_DCMTIM2">GPTA0_DCMTIM2</a>,       
<a class="url" href="gpta0.html#GPTA0_DCMTIM3">GPTA0_DCMTIM3</a>,       
<a class="url" href="gpta1.html#GPTA1_DCMTIM0">GPTA1_DCMTIM0</a>,       
<a class="url" href="gpta1.html#GPTA1_DCMTIM1">GPTA1_DCMTIM1</a>,       
<a class="url" href="gpta1.html#GPTA1_DCMTIM2">GPTA1_DCMTIM2</a>,       
<a class="url" href="gpta1.html#GPTA1_DCMTIM3">GPTA1_DCMTIM3</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_FPCCTRm_t">GPTAn_FPCCTRm_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_FPCCTR0">GPTA0_FPCCTR0</a>,       
<a class="url" href="gpta0.html#GPTA0_FPCCTR1">GPTA0_FPCCTR1</a>,       
<a class="url" href="gpta0.html#GPTA0_FPCCTR2">GPTA0_FPCCTR2</a>,       
<a class="url" href="gpta0.html#GPTA0_FPCCTR3">GPTA0_FPCCTR3</a>,       
<a class="url" href="gpta0.html#GPTA0_FPCCTR4">GPTA0_FPCCTR4</a>,       
<a class="url" href="gpta0.html#GPTA0_FPCCTR5">GPTA0_FPCCTR5</a>,       
<a class="url" href="gpta1.html#GPTA1_FPCCTR0">GPTA1_FPCCTR0</a>,       
<a class="url" href="gpta1.html#GPTA1_FPCCTR1">GPTA1_FPCCTR1</a>,       
<a class="url" href="gpta1.html#GPTA1_FPCCTR2">GPTA1_FPCCTR2</a>,       
<a class="url" href="gpta1.html#GPTA1_FPCCTR3">GPTA1_FPCCTR3</a>,       
<a class="url" href="gpta1.html#GPTA1_FPCCTR4">GPTA1_FPCCTR4</a>,       
<a class="url" href="gpta1.html#GPTA1_FPCCTR5">GPTA1_FPCCTR5</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_FPCSTAT_t">GPTAn_FPCSTAT_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_FPCSTAT">GPTA0_FPCSTAT</a>,       
<a class="url" href="gpta1.html#GPTA1_FPCSTAT">GPTA1_FPCSTAT</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_FPCTIMm_t">GPTAn_FPCTIMm_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_FPCTIM0">GPTA0_FPCTIM0</a>,       
<a class="url" href="gpta0.html#GPTA0_FPCTIM1">GPTA0_FPCTIM1</a>,       
<a class="url" href="gpta0.html#GPTA0_FPCTIM2">GPTA0_FPCTIM2</a>,       
<a class="url" href="gpta0.html#GPTA0_FPCTIM3">GPTA0_FPCTIM3</a>,       
<a class="url" href="gpta0.html#GPTA0_FPCTIM4">GPTA0_FPCTIM4</a>,       
<a class="url" href="gpta0.html#GPTA0_FPCTIM5">GPTA0_FPCTIM5</a>,       
<a class="url" href="gpta1.html#GPTA1_FPCTIM0">GPTA1_FPCTIM0</a>,       
<a class="url" href="gpta1.html#GPTA1_FPCTIM1">GPTA1_FPCTIM1</a>,       
<a class="url" href="gpta1.html#GPTA1_FPCTIM2">GPTA1_FPCTIM2</a>,       
<a class="url" href="gpta1.html#GPTA1_FPCTIM3">GPTA1_FPCTIM3</a>,       
<a class="url" href="gpta1.html#GPTA1_FPCTIM4">GPTA1_FPCTIM4</a>,       
<a class="url" href="gpta1.html#GPTA1_FPCTIM5">GPTA1_FPCTIM5</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_GTCCTR00">GPTA0_GTCCTR00</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR01">GPTA0_GTCCTR01</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR02">GPTA0_GTCCTR02</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR03">GPTA0_GTCCTR03</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR04">GPTA0_GTCCTR04</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR05">GPTA0_GTCCTR05</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR06">GPTA0_GTCCTR06</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR07">GPTA0_GTCCTR07</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR08">GPTA0_GTCCTR08</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR09">GPTA0_GTCCTR09</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR10">GPTA0_GTCCTR10</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR11">GPTA0_GTCCTR11</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR12">GPTA0_GTCCTR12</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR13">GPTA0_GTCCTR13</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR14">GPTA0_GTCCTR14</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR15">GPTA0_GTCCTR15</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR16">GPTA0_GTCCTR16</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR17">GPTA0_GTCCTR17</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR18">GPTA0_GTCCTR18</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR19">GPTA0_GTCCTR19</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR20">GPTA0_GTCCTR20</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR21">GPTA0_GTCCTR21</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR22">GPTA0_GTCCTR22</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR23">GPTA0_GTCCTR23</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR24">GPTA0_GTCCTR24</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR25">GPTA0_GTCCTR25</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR26">GPTA0_GTCCTR26</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR27">GPTA0_GTCCTR27</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR28">GPTA0_GTCCTR28</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR29">GPTA0_GTCCTR29</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR30">GPTA0_GTCCTR30</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR31">GPTA0_GTCCTR31</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR00">GPTA1_GTCCTR00</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR01">GPTA1_GTCCTR01</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR02">GPTA1_GTCCTR02</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR03">GPTA1_GTCCTR03</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR04">GPTA1_GTCCTR04</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR05">GPTA1_GTCCTR05</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR06">GPTA1_GTCCTR06</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR07">GPTA1_GTCCTR07</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR08">GPTA1_GTCCTR08</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR09">GPTA1_GTCCTR09</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR10">GPTA1_GTCCTR10</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR11">GPTA1_GTCCTR11</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR12">GPTA1_GTCCTR12</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR13">GPTA1_GTCCTR13</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR14">GPTA1_GTCCTR14</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR15">GPTA1_GTCCTR15</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR16">GPTA1_GTCCTR16</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR17">GPTA1_GTCCTR17</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR18">GPTA1_GTCCTR18</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR19">GPTA1_GTCCTR19</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR20">GPTA1_GTCCTR20</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR21">GPTA1_GTCCTR21</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR22">GPTA1_GTCCTR22</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR23">GPTA1_GTCCTR23</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR24">GPTA1_GTCCTR24</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR25">GPTA1_GTCCTR25</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR26">GPTA1_GTCCTR26</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR27">GPTA1_GTCCTR27</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR28">GPTA1_GTCCTR28</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR29">GPTA1_GTCCTR29</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR30">GPTA1_GTCCTR30</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR31">GPTA1_GTCCTR31</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_GTCTRm_t">GPTAn_GTCTRm_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_GTCTR0">GPTA0_GTCTR0</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCTR1">GPTA0_GTCTR1</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCTR0">GPTA1_GTCTR0</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCTR1">GPTA1_GTCTR1</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_GTCXR00">GPTA0_GTCXR00</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR01">GPTA0_GTCXR01</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR02">GPTA0_GTCXR02</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR03">GPTA0_GTCXR03</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR04">GPTA0_GTCXR04</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR05">GPTA0_GTCXR05</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR06">GPTA0_GTCXR06</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR07">GPTA0_GTCXR07</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR08">GPTA0_GTCXR08</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR09">GPTA0_GTCXR09</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR10">GPTA0_GTCXR10</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR11">GPTA0_GTCXR11</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR12">GPTA0_GTCXR12</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR13">GPTA0_GTCXR13</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR14">GPTA0_GTCXR14</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR15">GPTA0_GTCXR15</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR16">GPTA0_GTCXR16</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR17">GPTA0_GTCXR17</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR18">GPTA0_GTCXR18</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR19">GPTA0_GTCXR19</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR20">GPTA0_GTCXR20</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR21">GPTA0_GTCXR21</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR22">GPTA0_GTCXR22</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR23">GPTA0_GTCXR23</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR24">GPTA0_GTCXR24</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR25">GPTA0_GTCXR25</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR26">GPTA0_GTCXR26</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR27">GPTA0_GTCXR27</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR28">GPTA0_GTCXR28</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR29">GPTA0_GTCXR29</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR30">GPTA0_GTCXR30</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR31">GPTA0_GTCXR31</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR00">GPTA1_GTCXR00</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR01">GPTA1_GTCXR01</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR02">GPTA1_GTCXR02</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR03">GPTA1_GTCXR03</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR04">GPTA1_GTCXR04</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR05">GPTA1_GTCXR05</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR06">GPTA1_GTCXR06</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR07">GPTA1_GTCXR07</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR08">GPTA1_GTCXR08</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR09">GPTA1_GTCXR09</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR10">GPTA1_GTCXR10</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR11">GPTA1_GTCXR11</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR12">GPTA1_GTCXR12</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR13">GPTA1_GTCXR13</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR14">GPTA1_GTCXR14</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR15">GPTA1_GTCXR15</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR16">GPTA1_GTCXR16</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR17">GPTA1_GTCXR17</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR18">GPTA1_GTCXR18</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR19">GPTA1_GTCXR19</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR20">GPTA1_GTCXR20</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR21">GPTA1_GTCXR21</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR22">GPTA1_GTCXR22</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR23">GPTA1_GTCXR23</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR24">GPTA1_GTCXR24</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR25">GPTA1_GTCXR25</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR26">GPTA1_GTCXR26</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR27">GPTA1_GTCXR27</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR28">GPTA1_GTCXR28</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR29">GPTA1_GTCXR29</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR30">GPTA1_GTCXR30</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR31">GPTA1_GTCXR31</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_GTREVm_t">GPTAn_GTREVm_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_GTREV0">GPTA0_GTREV0</a>,       
<a class="url" href="gpta0.html#GPTA0_GTREV1">GPTA0_GTREV1</a>,       
<a class="url" href="gpta1.html#GPTA1_GTREV0">GPTA1_GTREV0</a>,       
<a class="url" href="gpta1.html#GPTA1_GTREV1">GPTA1_GTREV1</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_GTTIMm_t">GPTAn_GTTIMm_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_GTTIM0">GPTA0_GTTIM0</a>,       
<a class="url" href="gpta0.html#GPTA0_GTTIM1">GPTA0_GTTIM1</a>,       
<a class="url" href="gpta1.html#GPTA1_GTTIM0">GPTA1_GTTIM0</a>,       
<a class="url" href="gpta1.html#GPTA1_GTTIM1">GPTA1_GTTIM1</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_ID_t">GPTAn_ID_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_ID">GPTA0_ID</a>,       
<a class="url" href="gpta1.html#GPTA1_ID">GPTA1_ID</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_LTCCTR63_t">GPTAn_LTCCTR63_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_LTCCTR63">GPTA0_LTCCTR63</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR63">GPTA1_LTCCTR63</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_LTCCTR00">GPTA0_LTCCTR00</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR01">GPTA0_LTCCTR01</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR02">GPTA0_LTCCTR02</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR03">GPTA0_LTCCTR03</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR04">GPTA0_LTCCTR04</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR05">GPTA0_LTCCTR05</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR06">GPTA0_LTCCTR06</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR07">GPTA0_LTCCTR07</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR08">GPTA0_LTCCTR08</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR09">GPTA0_LTCCTR09</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR10">GPTA0_LTCCTR10</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR11">GPTA0_LTCCTR11</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR12">GPTA0_LTCCTR12</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR13">GPTA0_LTCCTR13</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR14">GPTA0_LTCCTR14</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR15">GPTA0_LTCCTR15</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR16">GPTA0_LTCCTR16</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR17">GPTA0_LTCCTR17</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR18">GPTA0_LTCCTR18</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR19">GPTA0_LTCCTR19</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR20">GPTA0_LTCCTR20</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR21">GPTA0_LTCCTR21</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR22">GPTA0_LTCCTR22</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR23">GPTA0_LTCCTR23</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR24">GPTA0_LTCCTR24</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR25">GPTA0_LTCCTR25</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR26">GPTA0_LTCCTR26</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR27">GPTA0_LTCCTR27</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR28">GPTA0_LTCCTR28</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR29">GPTA0_LTCCTR29</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR30">GPTA0_LTCCTR30</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR31">GPTA0_LTCCTR31</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR32">GPTA0_LTCCTR32</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR33">GPTA0_LTCCTR33</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR34">GPTA0_LTCCTR34</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR35">GPTA0_LTCCTR35</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR36">GPTA0_LTCCTR36</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR37">GPTA0_LTCCTR37</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR38">GPTA0_LTCCTR38</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR39">GPTA0_LTCCTR39</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR40">GPTA0_LTCCTR40</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR41">GPTA0_LTCCTR41</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR42">GPTA0_LTCCTR42</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR43">GPTA0_LTCCTR43</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR44">GPTA0_LTCCTR44</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR45">GPTA0_LTCCTR45</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR46">GPTA0_LTCCTR46</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR47">GPTA0_LTCCTR47</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR48">GPTA0_LTCCTR48</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR49">GPTA0_LTCCTR49</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR50">GPTA0_LTCCTR50</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR51">GPTA0_LTCCTR51</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR52">GPTA0_LTCCTR52</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR53">GPTA0_LTCCTR53</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR54">GPTA0_LTCCTR54</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR55">GPTA0_LTCCTR55</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR56">GPTA0_LTCCTR56</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR57">GPTA0_LTCCTR57</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR58">GPTA0_LTCCTR58</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR59">GPTA0_LTCCTR59</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR60">GPTA0_LTCCTR60</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR61">GPTA0_LTCCTR61</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR62">GPTA0_LTCCTR62</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR00">GPTA1_LTCCTR00</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR01">GPTA1_LTCCTR01</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR02">GPTA1_LTCCTR02</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR03">GPTA1_LTCCTR03</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR04">GPTA1_LTCCTR04</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR05">GPTA1_LTCCTR05</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR06">GPTA1_LTCCTR06</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR07">GPTA1_LTCCTR07</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR08">GPTA1_LTCCTR08</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR09">GPTA1_LTCCTR09</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR10">GPTA1_LTCCTR10</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR11">GPTA1_LTCCTR11</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR12">GPTA1_LTCCTR12</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR13">GPTA1_LTCCTR13</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR14">GPTA1_LTCCTR14</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR15">GPTA1_LTCCTR15</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR16">GPTA1_LTCCTR16</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR17">GPTA1_LTCCTR17</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR18">GPTA1_LTCCTR18</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR19">GPTA1_LTCCTR19</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR20">GPTA1_LTCCTR20</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR21">GPTA1_LTCCTR21</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR22">GPTA1_LTCCTR22</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR23">GPTA1_LTCCTR23</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR24">GPTA1_LTCCTR24</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR25">GPTA1_LTCCTR25</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR26">GPTA1_LTCCTR26</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR27">GPTA1_LTCCTR27</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR28">GPTA1_LTCCTR28</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR29">GPTA1_LTCCTR29</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR30">GPTA1_LTCCTR30</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR31">GPTA1_LTCCTR31</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR32">GPTA1_LTCCTR32</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR33">GPTA1_LTCCTR33</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR34">GPTA1_LTCCTR34</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR35">GPTA1_LTCCTR35</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR36">GPTA1_LTCCTR36</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR37">GPTA1_LTCCTR37</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR38">GPTA1_LTCCTR38</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR39">GPTA1_LTCCTR39</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR40">GPTA1_LTCCTR40</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR41">GPTA1_LTCCTR41</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR42">GPTA1_LTCCTR42</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR43">GPTA1_LTCCTR43</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR44">GPTA1_LTCCTR44</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR45">GPTA1_LTCCTR45</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR46">GPTA1_LTCCTR46</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR47">GPTA1_LTCCTR47</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR48">GPTA1_LTCCTR48</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR49">GPTA1_LTCCTR49</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR50">GPTA1_LTCCTR50</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR51">GPTA1_LTCCTR51</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR52">GPTA1_LTCCTR52</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR53">GPTA1_LTCCTR53</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR54">GPTA1_LTCCTR54</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR55">GPTA1_LTCCTR55</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR56">GPTA1_LTCCTR56</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR57">GPTA1_LTCCTR57</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR58">GPTA1_LTCCTR58</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR59">GPTA1_LTCCTR59</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR60">GPTA1_LTCCTR60</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR61">GPTA1_LTCCTR61</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR62">GPTA1_LTCCTR62</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_LTCXR63_t">GPTAn_LTCXR63_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_LTCXR63">GPTA0_LTCXR63</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR63">GPTA1_LTCXR63</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_LTCXR00">GPTA0_LTCXR00</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR01">GPTA0_LTCXR01</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR02">GPTA0_LTCXR02</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR03">GPTA0_LTCXR03</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR04">GPTA0_LTCXR04</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR05">GPTA0_LTCXR05</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR06">GPTA0_LTCXR06</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR07">GPTA0_LTCXR07</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR08">GPTA0_LTCXR08</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR09">GPTA0_LTCXR09</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR10">GPTA0_LTCXR10</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR11">GPTA0_LTCXR11</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR12">GPTA0_LTCXR12</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR13">GPTA0_LTCXR13</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR14">GPTA0_LTCXR14</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR15">GPTA0_LTCXR15</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR16">GPTA0_LTCXR16</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR17">GPTA0_LTCXR17</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR18">GPTA0_LTCXR18</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR19">GPTA0_LTCXR19</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR20">GPTA0_LTCXR20</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR21">GPTA0_LTCXR21</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR22">GPTA0_LTCXR22</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR23">GPTA0_LTCXR23</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR24">GPTA0_LTCXR24</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR25">GPTA0_LTCXR25</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR26">GPTA0_LTCXR26</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR27">GPTA0_LTCXR27</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR28">GPTA0_LTCXR28</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR29">GPTA0_LTCXR29</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR30">GPTA0_LTCXR30</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR31">GPTA0_LTCXR31</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR32">GPTA0_LTCXR32</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR33">GPTA0_LTCXR33</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR34">GPTA0_LTCXR34</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR35">GPTA0_LTCXR35</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR36">GPTA0_LTCXR36</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR37">GPTA0_LTCXR37</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR38">GPTA0_LTCXR38</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR39">GPTA0_LTCXR39</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR40">GPTA0_LTCXR40</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR41">GPTA0_LTCXR41</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR42">GPTA0_LTCXR42</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR43">GPTA0_LTCXR43</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR44">GPTA0_LTCXR44</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR45">GPTA0_LTCXR45</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR46">GPTA0_LTCXR46</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR47">GPTA0_LTCXR47</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR48">GPTA0_LTCXR48</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR49">GPTA0_LTCXR49</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR50">GPTA0_LTCXR50</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR51">GPTA0_LTCXR51</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR52">GPTA0_LTCXR52</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR53">GPTA0_LTCXR53</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR54">GPTA0_LTCXR54</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR55">GPTA0_LTCXR55</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR56">GPTA0_LTCXR56</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR57">GPTA0_LTCXR57</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR58">GPTA0_LTCXR58</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR59">GPTA0_LTCXR59</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR60">GPTA0_LTCXR60</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR61">GPTA0_LTCXR61</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR62">GPTA0_LTCXR62</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR00">GPTA1_LTCXR00</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR01">GPTA1_LTCXR01</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR02">GPTA1_LTCXR02</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR03">GPTA1_LTCXR03</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR04">GPTA1_LTCXR04</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR05">GPTA1_LTCXR05</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR06">GPTA1_LTCXR06</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR07">GPTA1_LTCXR07</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR08">GPTA1_LTCXR08</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR09">GPTA1_LTCXR09</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR10">GPTA1_LTCXR10</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR11">GPTA1_LTCXR11</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR12">GPTA1_LTCXR12</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR13">GPTA1_LTCXR13</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR14">GPTA1_LTCXR14</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR15">GPTA1_LTCXR15</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR16">GPTA1_LTCXR16</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR17">GPTA1_LTCXR17</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR18">GPTA1_LTCXR18</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR19">GPTA1_LTCXR19</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR20">GPTA1_LTCXR20</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR21">GPTA1_LTCXR21</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR22">GPTA1_LTCXR22</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR23">GPTA1_LTCXR23</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR24">GPTA1_LTCXR24</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR25">GPTA1_LTCXR25</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR26">GPTA1_LTCXR26</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR27">GPTA1_LTCXR27</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR28">GPTA1_LTCXR28</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR29">GPTA1_LTCXR29</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR30">GPTA1_LTCXR30</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR31">GPTA1_LTCXR31</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR32">GPTA1_LTCXR32</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR33">GPTA1_LTCXR33</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR34">GPTA1_LTCXR34</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR35">GPTA1_LTCXR35</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR36">GPTA1_LTCXR36</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR37">GPTA1_LTCXR37</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR38">GPTA1_LTCXR38</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR39">GPTA1_LTCXR39</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR40">GPTA1_LTCXR40</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR41">GPTA1_LTCXR41</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR42">GPTA1_LTCXR42</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR43">GPTA1_LTCXR43</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR44">GPTA1_LTCXR44</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR45">GPTA1_LTCXR45</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR46">GPTA1_LTCXR46</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR47">GPTA1_LTCXR47</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR48">GPTA1_LTCXR48</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR49">GPTA1_LTCXR49</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR50">GPTA1_LTCXR50</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR51">GPTA1_LTCXR51</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR52">GPTA1_LTCXR52</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR53">GPTA1_LTCXR53</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR54">GPTA1_LTCXR54</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR55">GPTA1_LTCXR55</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR56">GPTA1_LTCXR56</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR57">GPTA1_LTCXR57</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR58">GPTA1_LTCXR58</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR59">GPTA1_LTCXR59</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR60">GPTA1_LTCXR60</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR61">GPTA1_LTCXR61</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR62">GPTA1_LTCXR62</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_MRACTL_t">GPTAn_MRACTL_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_MRACTL">GPTA0_MRACTL</a>,       
<a class="url" href="gpta1.html#GPTA1_MRACTL">GPTA1_MRACTL</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_MRADIN_t">GPTAn_MRADIN_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_MRADIN">GPTA0_MRADIN</a>,       
<a class="url" href="gpta1.html#GPTA1_MRADIN">GPTA1_MRADIN</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_MRADOUT_t">GPTAn_MRADOUT_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_MRADOUT">GPTA0_MRADOUT</a>,       
<a class="url" href="gpta1.html#GPTA1_MRADOUT">GPTA1_MRADOUT</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_PDLCTR_t">GPTAn_PDLCTR_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_PDLCTR">GPTA0_PDLCTR</a>,       
<a class="url" href="gpta1.html#GPTA1_PDLCTR">GPTA1_PDLCTR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_PLLCNT_t">GPTAn_PLLCNT_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_PLLCNT">GPTA0_PLLCNT</a>,       
<a class="url" href="gpta1.html#GPTA1_PLLCNT">GPTA1_PLLCNT</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_PLLCTR_t">GPTAn_PLLCTR_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_PLLCTR">GPTA0_PLLCTR</a>,       
<a class="url" href="gpta1.html#GPTA1_PLLCTR">GPTA1_PLLCTR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_PLLDTR_t">GPTAn_PLLDTR_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_PLLDTR">GPTA0_PLLDTR</a>,       
<a class="url" href="gpta1.html#GPTA1_PLLDTR">GPTA1_PLLDTR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_PLLMTI_t">GPTAn_PLLMTI_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_PLLMTI">GPTA0_PLLMTI</a>,       
<a class="url" href="gpta1.html#GPTA1_PLLMTI">GPTA1_PLLMTI</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_PLLREV_t">GPTAn_PLLREV_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_PLLREV">GPTA0_PLLREV</a>,       
<a class="url" href="gpta1.html#GPTA1_PLLREV">GPTA1_PLLREV</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_PLLSTP_t">GPTAn_PLLSTP_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_PLLSTP">GPTA0_PLLSTP</a>,       
<a class="url" href="gpta1.html#GPTA1_PLLSTP">GPTA1_PLLSTP</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_SRC37">GPTA0_SRC37</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC36">GPTA0_SRC36</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC35">GPTA0_SRC35</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC34">GPTA0_SRC34</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC33">GPTA0_SRC33</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC32">GPTA0_SRC32</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC31">GPTA0_SRC31</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC30">GPTA0_SRC30</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC29">GPTA0_SRC29</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC28">GPTA0_SRC28</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC27">GPTA0_SRC27</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC26">GPTA0_SRC26</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC25">GPTA0_SRC25</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC24">GPTA0_SRC24</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC23">GPTA0_SRC23</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC22">GPTA0_SRC22</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC21">GPTA0_SRC21</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC20">GPTA0_SRC20</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC19">GPTA0_SRC19</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC18">GPTA0_SRC18</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC17">GPTA0_SRC17</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC16">GPTA0_SRC16</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC15">GPTA0_SRC15</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC14">GPTA0_SRC14</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC13">GPTA0_SRC13</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC12">GPTA0_SRC12</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC11">GPTA0_SRC11</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC10">GPTA0_SRC10</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC09">GPTA0_SRC09</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC08">GPTA0_SRC08</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC07">GPTA0_SRC07</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC06">GPTA0_SRC06</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC05">GPTA0_SRC05</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC04">GPTA0_SRC04</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC03">GPTA0_SRC03</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC02">GPTA0_SRC02</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC01">GPTA0_SRC01</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC00">GPTA0_SRC00</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC37">GPTA1_SRC37</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC36">GPTA1_SRC36</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC35">GPTA1_SRC35</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC34">GPTA1_SRC34</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC33">GPTA1_SRC33</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC32">GPTA1_SRC32</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC31">GPTA1_SRC31</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC30">GPTA1_SRC30</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC29">GPTA1_SRC29</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC28">GPTA1_SRC28</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC27">GPTA1_SRC27</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC26">GPTA1_SRC26</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC25">GPTA1_SRC25</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC24">GPTA1_SRC24</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC23">GPTA1_SRC23</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC22">GPTA1_SRC22</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC21">GPTA1_SRC21</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC20">GPTA1_SRC20</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC19">GPTA1_SRC19</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC18">GPTA1_SRC18</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC17">GPTA1_SRC17</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC16">GPTA1_SRC16</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC15">GPTA1_SRC15</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC14">GPTA1_SRC14</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC13">GPTA1_SRC13</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC12">GPTA1_SRC12</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC11">GPTA1_SRC11</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC10">GPTA1_SRC10</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC09">GPTA1_SRC09</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC08">GPTA1_SRC08</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC07">GPTA1_SRC07</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC06">GPTA1_SRC06</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC05">GPTA1_SRC05</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC04">GPTA1_SRC04</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC03">GPTA1_SRC03</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC02">GPTA1_SRC02</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC01">GPTA1_SRC01</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC00">GPTA1_SRC00</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_SRNR_t">GPTAn_SRNR_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_SRNR">GPTA0_SRNR</a>,       
<a class="url" href="gpta1.html#GPTA1_SRNR">GPTA1_SRNR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_SRSC0_t">GPTAn_SRSC0_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_SRSC0">GPTA0_SRSC0</a>,       
<a class="url" href="gpta1.html#GPTA1_SRSC0">GPTA1_SRSC0</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_SRSC1_t">GPTAn_SRSC1_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_SRSC1">GPTA0_SRSC1</a>,       
<a class="url" href="gpta1.html#GPTA1_SRSC1">GPTA1_SRSC1</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_SRSCm_t">GPTAn_SRSCm_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_SRSC2">GPTA0_SRSC2</a>,       
<a class="url" href="gpta0.html#GPTA0_SRSC3">GPTA0_SRSC3</a>,       
<a class="url" href="gpta1.html#GPTA1_SRSC2">GPTA1_SRSC2</a>,       
<a class="url" href="gpta1.html#GPTA1_SRSC3">GPTA1_SRSC3</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_SRSS0_t">GPTAn_SRSS0_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_SRSS0">GPTA0_SRSS0</a>,       
<a class="url" href="gpta1.html#GPTA1_SRSS0">GPTA1_SRSS0</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_SRSS1_t">GPTAn_SRSS1_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_SRSS1">GPTA0_SRSS1</a>,       
<a class="url" href="gpta1.html#GPTA1_SRSS1">GPTA1_SRSS1</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_SRSSm_t">GPTAn_SRSSm_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_SRSS2">GPTA0_SRSS2</a>,       
<a class="url" href="gpta0.html#GPTA0_SRSS3">GPTA0_SRSS3</a>,       
<a class="url" href="gpta1.html#GPTA1_SRSS2">GPTA1_SRSS2</a>,       
<a class="url" href="gpta1.html#GPTA1_SRSS3">GPTA1_SRSS3</a>      
</td>
</tr>

</table>

<br><hr><br>

<a name="GPTA1_ID">&nbsp;</a>
<h3>GPTA1_ID</h3>
<h3>"GPTA1 Identification Register"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_ID_ADDR = 0xF0002008</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_ID_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x0029C0XX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_ID_t">GPTAn_ID_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_ID.bits</b>&nbsp;&quot;GPTA1 Identification Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD_REV</td>
<td>8</td>
<td>0 - 7</td>
<td>GPTAn_ID_MOD_REV_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>r</td>
<td>GPTAn_ID_MOD_REV_SHIFT</td>
</tr>
<tr>
<td>MOD_TYPE</td>
<td>8</td>
<td>8 - 15</td>
<td>GPTAn_ID_MOD_TYPE_MASK</td>
<td><tt>0x0000ff00</tt></td>
<td>r</td>
<td>GPTAn_ID_MOD_TYPE_SHIFT</td>
</tr>
<tr>
<td>MOD_NUM</td>
<td>16</td>
<td>16 - 31</td>
<td>GPTAn_ID_MOD_NUM_MASK</td>
<td><tt>0xffff0000</tt></td>
<td>r</td>
<td>GPTAn_ID_MOD_NUM_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_ID_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRSC0">&nbsp;</a>
<h3>GPTA1_SRSC0</h3>
<h3>"GPTA1 Service Request State Clear Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRSC0_ADDR = 0xF0002010</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRSC0_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRSC0_t">GPTAn_SRSC0_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRSC0.bits</b>&nbsp;&quot;GPTA1 Service Request State Clear Register 0&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DCM00R</td>
<td>1</td>
<td>0 - 0</td>
<td>GPTAn_SRSC0_DCM00R_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC0_DCM00R_SHIFT</td>
</tr>
<tr>
<td>DCM00F</td>
<td>1</td>
<td>1 - 1</td>
<td>GPTAn_SRSC0_DCM00F_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC0_DCM00F_SHIFT</td>
</tr>
<tr>
<td>DCM00C</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_SRSC0_DCM00C_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC0_DCM00C_SHIFT</td>
</tr>
<tr>
<td>DCM01R</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_SRSC0_DCM01R_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC0_DCM01R_SHIFT</td>
</tr>
<tr>
<td>DCM01F</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_SRSC0_DCM01F_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC0_DCM01F_SHIFT</td>
</tr>
<tr>
<td>DCM01C</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_SRSC0_DCM01C_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC0_DCM01C_SHIFT</td>
</tr>
<tr>
<td>DCM02R</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_SRSC0_DCM02R_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC0_DCM02R_SHIFT</td>
</tr>
<tr>
<td>DCM02F</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_SRSC0_DCM02F_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC0_DCM02F_SHIFT</td>
</tr>
<tr>
<td>DCM02C</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_SRSC0_DCM02C_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC0_DCM02C_SHIFT</td>
</tr>
<tr>
<td>DCM03R</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_SRSC0_DCM03R_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC0_DCM03R_SHIFT</td>
</tr>
<tr>
<td>DCM03F</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRSC0_DCM03F_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC0_DCM03F_SHIFT</td>
</tr>
<tr>
<td>DCM03C</td>
<td>1</td>
<td>11 - 11</td>
<td>GPTAn_SRSC0_DCM03C_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC0_DCM03C_SHIFT</td>
</tr>
<tr>
<td>PLL</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRSC0_PLL_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC0_PLL_SHIFT</td>
</tr>
<tr>
<td>GT00</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRSC0_GT00_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC0_GT00_SHIFT</td>
</tr>
<tr>
<td>GT01</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRSC0_GT01_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC0_GT01_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRSC0_MASK</td><td><tt>0x00007fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00007fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00007fff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00007fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRSS0">&nbsp;</a>
<h3>GPTA1_SRSS0</h3>
<h3>"GPTA1 Service Request State Set Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRSS0_ADDR = 0xF0002014</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRSS0_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRSS0_t">GPTAn_SRSS0_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRSS0.bits</b>&nbsp;&quot;GPTA1 Service Request State Set Register 0&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DCM00R</td>
<td>1</td>
<td>0 - 0</td>
<td>GPTAn_SRSS0_DCM00R_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS0_DCM00R_SHIFT</td>
</tr>
<tr>
<td>DCM00F</td>
<td>1</td>
<td>1 - 1</td>
<td>GPTAn_SRSS0_DCM00F_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS0_DCM00F_SHIFT</td>
</tr>
<tr>
<td>DCM00C</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_SRSS0_DCM00C_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS0_DCM00C_SHIFT</td>
</tr>
<tr>
<td>DCM01R</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_SRSS0_DCM01R_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS0_DCM01R_SHIFT</td>
</tr>
<tr>
<td>DCM01F</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_SRSS0_DCM01F_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS0_DCM01F_SHIFT</td>
</tr>
<tr>
<td>DCM01C</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_SRSS0_DCM01C_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS0_DCM01C_SHIFT</td>
</tr>
<tr>
<td>DCM02R</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_SRSS0_DCM02R_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS0_DCM02R_SHIFT</td>
</tr>
<tr>
<td>DCM02F</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_SRSS0_DCM02F_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS0_DCM02F_SHIFT</td>
</tr>
<tr>
<td>DCM02C</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_SRSS0_DCM02C_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS0_DCM02C_SHIFT</td>
</tr>
<tr>
<td>DCM03R</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_SRSS0_DCM03R_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS0_DCM03R_SHIFT</td>
</tr>
<tr>
<td>DCM03F</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRSS0_DCM03F_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS0_DCM03F_SHIFT</td>
</tr>
<tr>
<td>DCM03C</td>
<td>1</td>
<td>11 - 11</td>
<td>GPTAn_SRSS0_DCM03C_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS0_DCM03C_SHIFT</td>
</tr>
<tr>
<td>PLL</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRSS0_PLL_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS0_PLL_SHIFT</td>
</tr>
<tr>
<td>GT00</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRSS0_GT00_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS0_GT00_SHIFT</td>
</tr>
<tr>
<td>GT01</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRSS0_GT01_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS0_GT01_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRSS0_MASK</td><td><tt>0x00007fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00007fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00007fff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00007fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRSC1">&nbsp;</a>
<h3>GPTA1_SRSC1</h3>
<h3>"GPTA1 Service Request State Clear Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRSC1_ADDR = 0xF0002018</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRSC1_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRSC1_t">GPTAn_SRSC1_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRSC1.bits</b>&nbsp;&quot;GPTA1 Service Request State Clear Register 1&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>GTC0</td>
<td>1</td>
<td>0 - 0</td>
<td>GPTAn_SRSC1_GTC0_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC1_GTC0_SHIFT</td>
</tr>
<tr>
<td>GTC1</td>
<td>1</td>
<td>1 - 1</td>
<td>GPTAn_SRSC1_GTC1_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC1_GTC1_SHIFT</td>
</tr>
<tr>
<td>GTC2</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_SRSC1_GTC2_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC1_GTC2_SHIFT</td>
</tr>
<tr>
<td>GTC3</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_SRSC1_GTC3_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC1_GTC3_SHIFT</td>
</tr>
<tr>
<td>GTC4</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_SRSC1_GTC4_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC1_GTC4_SHIFT</td>
</tr>
<tr>
<td>GTC5</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_SRSC1_GTC5_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC1_GTC5_SHIFT</td>
</tr>
<tr>
<td>GTC6</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_SRSC1_GTC6_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC1_GTC6_SHIFT</td>
</tr>
<tr>
<td>GTC7</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_SRSC1_GTC7_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC1_GTC7_SHIFT</td>
</tr>
<tr>
<td>GTC8</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_SRSC1_GTC8_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC1_GTC8_SHIFT</td>
</tr>
<tr>
<td>GTC9</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_SRSC1_GTC9_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC1_GTC9_SHIFT</td>
</tr>
<tr>
<td>GTC10</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRSC1_GTC10_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC1_GTC10_SHIFT</td>
</tr>
<tr>
<td>GTC11</td>
<td>1</td>
<td>11 - 11</td>
<td>GPTAn_SRSC1_GTC11_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC1_GTC11_SHIFT</td>
</tr>
<tr>
<td>GTC12</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRSC1_GTC12_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC1_GTC12_SHIFT</td>
</tr>
<tr>
<td>GTC13</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRSC1_GTC13_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC1_GTC13_SHIFT</td>
</tr>
<tr>
<td>GTC14</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRSC1_GTC14_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC1_GTC14_SHIFT</td>
</tr>
<tr>
<td>GTC15</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRSC1_GTC15_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC1_GTC15_SHIFT</td>
</tr>
<tr>
<td>GTC16</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_SRSC1_GTC16_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC1_GTC16_SHIFT</td>
</tr>
<tr>
<td>GTC17</td>
<td>1</td>
<td>17 - 17</td>
<td>GPTAn_SRSC1_GTC17_MASK</td>
<td><tt>0x00020000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC1_GTC17_SHIFT</td>
</tr>
<tr>
<td>GTC18</td>
<td>1</td>
<td>18 - 18</td>
<td>GPTAn_SRSC1_GTC18_MASK</td>
<td><tt>0x00040000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC1_GTC18_SHIFT</td>
</tr>
<tr>
<td>GTC19</td>
<td>1</td>
<td>19 - 19</td>
<td>GPTAn_SRSC1_GTC19_MASK</td>
<td><tt>0x00080000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC1_GTC19_SHIFT</td>
</tr>
<tr>
<td>GTC20</td>
<td>1</td>
<td>20 - 20</td>
<td>GPTAn_SRSC1_GTC20_MASK</td>
<td><tt>0x00100000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC1_GTC20_SHIFT</td>
</tr>
<tr>
<td>GTC21</td>
<td>1</td>
<td>21 - 21</td>
<td>GPTAn_SRSC1_GTC21_MASK</td>
<td><tt>0x00200000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC1_GTC21_SHIFT</td>
</tr>
<tr>
<td>GTC22</td>
<td>1</td>
<td>22 - 22</td>
<td>GPTAn_SRSC1_GTC22_MASK</td>
<td><tt>0x00400000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC1_GTC22_SHIFT</td>
</tr>
<tr>
<td>GTC23</td>
<td>1</td>
<td>23 - 23</td>
<td>GPTAn_SRSC1_GTC23_MASK</td>
<td><tt>0x00800000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC1_GTC23_SHIFT</td>
</tr>
<tr>
<td>GTC24</td>
<td>1</td>
<td>24 - 24</td>
<td>GPTAn_SRSC1_GTC24_MASK</td>
<td><tt>0x01000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC1_GTC24_SHIFT</td>
</tr>
<tr>
<td>GTC25</td>
<td>1</td>
<td>25 - 25</td>
<td>GPTAn_SRSC1_GTC25_MASK</td>
<td><tt>0x02000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC1_GTC25_SHIFT</td>
</tr>
<tr>
<td>GTC26</td>
<td>1</td>
<td>26 - 26</td>
<td>GPTAn_SRSC1_GTC26_MASK</td>
<td><tt>0x04000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC1_GTC26_SHIFT</td>
</tr>
<tr>
<td>GTC27</td>
<td>1</td>
<td>27 - 27</td>
<td>GPTAn_SRSC1_GTC27_MASK</td>
<td><tt>0x08000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC1_GTC27_SHIFT</td>
</tr>
<tr>
<td>GTC28</td>
<td>1</td>
<td>28 - 28</td>
<td>GPTAn_SRSC1_GTC28_MASK</td>
<td><tt>0x10000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC1_GTC28_SHIFT</td>
</tr>
<tr>
<td>GTC29</td>
<td>1</td>
<td>29 - 29</td>
<td>GPTAn_SRSC1_GTC29_MASK</td>
<td><tt>0x20000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC1_GTC29_SHIFT</td>
</tr>
<tr>
<td>GTC30</td>
<td>1</td>
<td>30 - 30</td>
<td>GPTAn_SRSC1_GTC30_MASK</td>
<td><tt>0x40000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC1_GTC30_SHIFT</td>
</tr>
<tr>
<td>GTC31</td>
<td>1</td>
<td>31 - 31</td>
<td>GPTAn_SRSC1_GTC31_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSC1_GTC31_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRSC1_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRSS1">&nbsp;</a>
<h3>GPTA1_SRSS1</h3>
<h3>"GPTA1 Service Request State Set Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRSS1_ADDR = 0xF000201C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRSS1_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRSS1_t">GPTAn_SRSS1_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRSS1.bits</b>&nbsp;&quot;GPTA1 Service Request State Set Register 1&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>GTC0</td>
<td>1</td>
<td>0 - 0</td>
<td>GPTAn_SRSS1_GTC0_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS1_GTC0_SHIFT</td>
</tr>
<tr>
<td>GTC1</td>
<td>1</td>
<td>1 - 1</td>
<td>GPTAn_SRSS1_GTC1_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS1_GTC1_SHIFT</td>
</tr>
<tr>
<td>GTC2</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_SRSS1_GTC2_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS1_GTC2_SHIFT</td>
</tr>
<tr>
<td>GTC3</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_SRSS1_GTC3_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS1_GTC3_SHIFT</td>
</tr>
<tr>
<td>GTC4</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_SRSS1_GTC4_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS1_GTC4_SHIFT</td>
</tr>
<tr>
<td>GTC5</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_SRSS1_GTC5_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS1_GTC5_SHIFT</td>
</tr>
<tr>
<td>GTC6</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_SRSS1_GTC6_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS1_GTC6_SHIFT</td>
</tr>
<tr>
<td>GTC7</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_SRSS1_GTC7_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS1_GTC7_SHIFT</td>
</tr>
<tr>
<td>GTC8</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_SRSS1_GTC8_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS1_GTC8_SHIFT</td>
</tr>
<tr>
<td>GTC9</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_SRSS1_GTC9_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS1_GTC9_SHIFT</td>
</tr>
<tr>
<td>GTC10</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRSS1_GTC10_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS1_GTC10_SHIFT</td>
</tr>
<tr>
<td>GTC11</td>
<td>1</td>
<td>11 - 11</td>
<td>GPTAn_SRSS1_GTC11_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS1_GTC11_SHIFT</td>
</tr>
<tr>
<td>GTC12</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRSS1_GTC12_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS1_GTC12_SHIFT</td>
</tr>
<tr>
<td>GTC13</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRSS1_GTC13_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS1_GTC13_SHIFT</td>
</tr>
<tr>
<td>GTC14</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRSS1_GTC14_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS1_GTC14_SHIFT</td>
</tr>
<tr>
<td>GTC15</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRSS1_GTC15_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS1_GTC15_SHIFT</td>
</tr>
<tr>
<td>GTC16</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_SRSS1_GTC16_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS1_GTC16_SHIFT</td>
</tr>
<tr>
<td>GTC17</td>
<td>1</td>
<td>17 - 17</td>
<td>GPTAn_SRSS1_GTC17_MASK</td>
<td><tt>0x00020000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS1_GTC17_SHIFT</td>
</tr>
<tr>
<td>GTC18</td>
<td>1</td>
<td>18 - 18</td>
<td>GPTAn_SRSS1_GTC18_MASK</td>
<td><tt>0x00040000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS1_GTC18_SHIFT</td>
</tr>
<tr>
<td>GTC19</td>
<td>1</td>
<td>19 - 19</td>
<td>GPTAn_SRSS1_GTC19_MASK</td>
<td><tt>0x00080000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS1_GTC19_SHIFT</td>
</tr>
<tr>
<td>GTC20</td>
<td>1</td>
<td>20 - 20</td>
<td>GPTAn_SRSS1_GTC20_MASK</td>
<td><tt>0x00100000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS1_GTC20_SHIFT</td>
</tr>
<tr>
<td>GTC21</td>
<td>1</td>
<td>21 - 21</td>
<td>GPTAn_SRSS1_GTC21_MASK</td>
<td><tt>0x00200000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS1_GTC21_SHIFT</td>
</tr>
<tr>
<td>GTC22</td>
<td>1</td>
<td>22 - 22</td>
<td>GPTAn_SRSS1_GTC22_MASK</td>
<td><tt>0x00400000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS1_GTC22_SHIFT</td>
</tr>
<tr>
<td>GTC23</td>
<td>1</td>
<td>23 - 23</td>
<td>GPTAn_SRSS1_GTC23_MASK</td>
<td><tt>0x00800000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS1_GTC23_SHIFT</td>
</tr>
<tr>
<td>GTC24</td>
<td>1</td>
<td>24 - 24</td>
<td>GPTAn_SRSS1_GTC24_MASK</td>
<td><tt>0x01000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS1_GTC24_SHIFT</td>
</tr>
<tr>
<td>GTC25</td>
<td>1</td>
<td>25 - 25</td>
<td>GPTAn_SRSS1_GTC25_MASK</td>
<td><tt>0x02000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS1_GTC25_SHIFT</td>
</tr>
<tr>
<td>GTC26</td>
<td>1</td>
<td>26 - 26</td>
<td>GPTAn_SRSS1_GTC26_MASK</td>
<td><tt>0x04000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS1_GTC26_SHIFT</td>
</tr>
<tr>
<td>GTC27</td>
<td>1</td>
<td>27 - 27</td>
<td>GPTAn_SRSS1_GTC27_MASK</td>
<td><tt>0x08000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS1_GTC27_SHIFT</td>
</tr>
<tr>
<td>GTC28</td>
<td>1</td>
<td>28 - 28</td>
<td>GPTAn_SRSS1_GTC28_MASK</td>
<td><tt>0x10000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS1_GTC28_SHIFT</td>
</tr>
<tr>
<td>GTC29</td>
<td>1</td>
<td>29 - 29</td>
<td>GPTAn_SRSS1_GTC29_MASK</td>
<td><tt>0x20000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS1_GTC29_SHIFT</td>
</tr>
<tr>
<td>GTC30</td>
<td>1</td>
<td>30 - 30</td>
<td>GPTAn_SRSS1_GTC30_MASK</td>
<td><tt>0x40000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS1_GTC30_SHIFT</td>
</tr>
<tr>
<td>GTC31</td>
<td>1</td>
<td>31 - 31</td>
<td>GPTAn_SRSS1_GTC31_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSS1_GTC31_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRSS1_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRSC2">&nbsp;</a>
<h3>GPTA1_SRSC2</h3>
<h3>"GPTA1 Service Request State Clear Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRSC2_ADDR = 0xF0002020</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRSCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRSCm_t">GPTAn_SRSCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRSC2.bits</b>&nbsp;&quot;GPTA1 Service Request State Clear Register 2&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>LTC0</td>
<td>1</td>
<td>0 - 0</td>
<td>GPTAn_SRSCm_LTC0_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC0_SHIFT</td>
</tr>
<tr>
<td>LTC1</td>
<td>1</td>
<td>1 - 1</td>
<td>GPTAn_SRSCm_LTC1_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC1_SHIFT</td>
</tr>
<tr>
<td>LTC2</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_SRSCm_LTC2_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC2_SHIFT</td>
</tr>
<tr>
<td>LTC3</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_SRSCm_LTC3_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC3_SHIFT</td>
</tr>
<tr>
<td>LTC4</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_SRSCm_LTC4_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC4_SHIFT</td>
</tr>
<tr>
<td>LTC5</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_SRSCm_LTC5_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC5_SHIFT</td>
</tr>
<tr>
<td>LTC6</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_SRSCm_LTC6_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC6_SHIFT</td>
</tr>
<tr>
<td>LTC7</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_SRSCm_LTC7_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC7_SHIFT</td>
</tr>
<tr>
<td>LTC8</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_SRSCm_LTC8_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC8_SHIFT</td>
</tr>
<tr>
<td>LTC9</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_SRSCm_LTC9_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC9_SHIFT</td>
</tr>
<tr>
<td>LTC10</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRSCm_LTC10_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC10_SHIFT</td>
</tr>
<tr>
<td>LTC11</td>
<td>1</td>
<td>11 - 11</td>
<td>GPTAn_SRSCm_LTC11_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC11_SHIFT</td>
</tr>
<tr>
<td>LTC12</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRSCm_LTC12_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC12_SHIFT</td>
</tr>
<tr>
<td>LTC13</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRSCm_LTC13_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC13_SHIFT</td>
</tr>
<tr>
<td>LTC14</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRSCm_LTC14_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC14_SHIFT</td>
</tr>
<tr>
<td>LTC15</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRSCm_LTC15_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC15_SHIFT</td>
</tr>
<tr>
<td>LTC16</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_SRSCm_LTC16_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC16_SHIFT</td>
</tr>
<tr>
<td>LTC17</td>
<td>1</td>
<td>17 - 17</td>
<td>GPTAn_SRSCm_LTC17_MASK</td>
<td><tt>0x00020000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC17_SHIFT</td>
</tr>
<tr>
<td>LTC18</td>
<td>1</td>
<td>18 - 18</td>
<td>GPTAn_SRSCm_LTC18_MASK</td>
<td><tt>0x00040000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC18_SHIFT</td>
</tr>
<tr>
<td>LTC19</td>
<td>1</td>
<td>19 - 19</td>
<td>GPTAn_SRSCm_LTC19_MASK</td>
<td><tt>0x00080000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC19_SHIFT</td>
</tr>
<tr>
<td>LTC20</td>
<td>1</td>
<td>20 - 20</td>
<td>GPTAn_SRSCm_LTC20_MASK</td>
<td><tt>0x00100000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC20_SHIFT</td>
</tr>
<tr>
<td>LTC21</td>
<td>1</td>
<td>21 - 21</td>
<td>GPTAn_SRSCm_LTC21_MASK</td>
<td><tt>0x00200000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC21_SHIFT</td>
</tr>
<tr>
<td>LTC22</td>
<td>1</td>
<td>22 - 22</td>
<td>GPTAn_SRSCm_LTC22_MASK</td>
<td><tt>0x00400000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC22_SHIFT</td>
</tr>
<tr>
<td>LTC23</td>
<td>1</td>
<td>23 - 23</td>
<td>GPTAn_SRSCm_LTC23_MASK</td>
<td><tt>0x00800000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC23_SHIFT</td>
</tr>
<tr>
<td>LTC24</td>
<td>1</td>
<td>24 - 24</td>
<td>GPTAn_SRSCm_LTC24_MASK</td>
<td><tt>0x01000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC24_SHIFT</td>
</tr>
<tr>
<td>LTC25</td>
<td>1</td>
<td>25 - 25</td>
<td>GPTAn_SRSCm_LTC25_MASK</td>
<td><tt>0x02000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC25_SHIFT</td>
</tr>
<tr>
<td>LTC26</td>
<td>1</td>
<td>26 - 26</td>
<td>GPTAn_SRSCm_LTC26_MASK</td>
<td><tt>0x04000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC26_SHIFT</td>
</tr>
<tr>
<td>LTC27</td>
<td>1</td>
<td>27 - 27</td>
<td>GPTAn_SRSCm_LTC27_MASK</td>
<td><tt>0x08000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC27_SHIFT</td>
</tr>
<tr>
<td>LTC28</td>
<td>1</td>
<td>28 - 28</td>
<td>GPTAn_SRSCm_LTC28_MASK</td>
<td><tt>0x10000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC28_SHIFT</td>
</tr>
<tr>
<td>LTC29</td>
<td>1</td>
<td>29 - 29</td>
<td>GPTAn_SRSCm_LTC29_MASK</td>
<td><tt>0x20000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC29_SHIFT</td>
</tr>
<tr>
<td>LTC30</td>
<td>1</td>
<td>30 - 30</td>
<td>GPTAn_SRSCm_LTC30_MASK</td>
<td><tt>0x40000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC30_SHIFT</td>
</tr>
<tr>
<td>LTC31</td>
<td>1</td>
<td>31 - 31</td>
<td>GPTAn_SRSCm_LTC31_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC31_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRSCm_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRSS2">&nbsp;</a>
<h3>GPTA1_SRSS2</h3>
<h3>"GPTA1 Service Request State Set Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRSS2_ADDR = 0xF0002024</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRSSm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRSSm_t">GPTAn_SRSSm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRSS2.bits</b>&nbsp;&quot;GPTA1 Service Request State Set Register 2&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>LTC0</td>
<td>1</td>
<td>0 - 0</td>
<td>GPTAn_SRSSm_LTC0_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC0_SHIFT</td>
</tr>
<tr>
<td>LTC1</td>
<td>1</td>
<td>1 - 1</td>
<td>GPTAn_SRSSm_LTC1_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC1_SHIFT</td>
</tr>
<tr>
<td>LTC2</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_SRSSm_LTC2_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC2_SHIFT</td>
</tr>
<tr>
<td>LTC3</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_SRSSm_LTC3_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC3_SHIFT</td>
</tr>
<tr>
<td>LTC4</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_SRSSm_LTC4_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC4_SHIFT</td>
</tr>
<tr>
<td>LTC5</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_SRSSm_LTC5_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC5_SHIFT</td>
</tr>
<tr>
<td>LTC6</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_SRSSm_LTC6_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC6_SHIFT</td>
</tr>
<tr>
<td>LTC7</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_SRSSm_LTC7_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC7_SHIFT</td>
</tr>
<tr>
<td>LTC8</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_SRSSm_LTC8_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC8_SHIFT</td>
</tr>
<tr>
<td>LTC9</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_SRSSm_LTC9_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC9_SHIFT</td>
</tr>
<tr>
<td>LTC10</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRSSm_LTC10_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC10_SHIFT</td>
</tr>
<tr>
<td>LTC11</td>
<td>1</td>
<td>11 - 11</td>
<td>GPTAn_SRSSm_LTC11_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC11_SHIFT</td>
</tr>
<tr>
<td>LTC12</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRSSm_LTC12_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC12_SHIFT</td>
</tr>
<tr>
<td>LTC13</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRSSm_LTC13_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC13_SHIFT</td>
</tr>
<tr>
<td>LTC14</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRSSm_LTC14_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC14_SHIFT</td>
</tr>
<tr>
<td>LTC15</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRSSm_LTC15_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC15_SHIFT</td>
</tr>
<tr>
<td>LTC16</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_SRSSm_LTC16_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC16_SHIFT</td>
</tr>
<tr>
<td>LTC17</td>
<td>1</td>
<td>17 - 17</td>
<td>GPTAn_SRSSm_LTC17_MASK</td>
<td><tt>0x00020000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC17_SHIFT</td>
</tr>
<tr>
<td>LTC18</td>
<td>1</td>
<td>18 - 18</td>
<td>GPTAn_SRSSm_LTC18_MASK</td>
<td><tt>0x00040000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC18_SHIFT</td>
</tr>
<tr>
<td>LTC19</td>
<td>1</td>
<td>19 - 19</td>
<td>GPTAn_SRSSm_LTC19_MASK</td>
<td><tt>0x00080000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC19_SHIFT</td>
</tr>
<tr>
<td>LTC20</td>
<td>1</td>
<td>20 - 20</td>
<td>GPTAn_SRSSm_LTC20_MASK</td>
<td><tt>0x00100000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC20_SHIFT</td>
</tr>
<tr>
<td>LTC21</td>
<td>1</td>
<td>21 - 21</td>
<td>GPTAn_SRSSm_LTC21_MASK</td>
<td><tt>0x00200000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC21_SHIFT</td>
</tr>
<tr>
<td>LTC22</td>
<td>1</td>
<td>22 - 22</td>
<td>GPTAn_SRSSm_LTC22_MASK</td>
<td><tt>0x00400000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC22_SHIFT</td>
</tr>
<tr>
<td>LTC23</td>
<td>1</td>
<td>23 - 23</td>
<td>GPTAn_SRSSm_LTC23_MASK</td>
<td><tt>0x00800000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC23_SHIFT</td>
</tr>
<tr>
<td>LTC24</td>
<td>1</td>
<td>24 - 24</td>
<td>GPTAn_SRSSm_LTC24_MASK</td>
<td><tt>0x01000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC24_SHIFT</td>
</tr>
<tr>
<td>LTC25</td>
<td>1</td>
<td>25 - 25</td>
<td>GPTAn_SRSSm_LTC25_MASK</td>
<td><tt>0x02000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC25_SHIFT</td>
</tr>
<tr>
<td>LTC26</td>
<td>1</td>
<td>26 - 26</td>
<td>GPTAn_SRSSm_LTC26_MASK</td>
<td><tt>0x04000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC26_SHIFT</td>
</tr>
<tr>
<td>LTC27</td>
<td>1</td>
<td>27 - 27</td>
<td>GPTAn_SRSSm_LTC27_MASK</td>
<td><tt>0x08000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC27_SHIFT</td>
</tr>
<tr>
<td>LTC28</td>
<td>1</td>
<td>28 - 28</td>
<td>GPTAn_SRSSm_LTC28_MASK</td>
<td><tt>0x10000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC28_SHIFT</td>
</tr>
<tr>
<td>LTC29</td>
<td>1</td>
<td>29 - 29</td>
<td>GPTAn_SRSSm_LTC29_MASK</td>
<td><tt>0x20000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC29_SHIFT</td>
</tr>
<tr>
<td>LTC30</td>
<td>1</td>
<td>30 - 30</td>
<td>GPTAn_SRSSm_LTC30_MASK</td>
<td><tt>0x40000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC30_SHIFT</td>
</tr>
<tr>
<td>LTC31</td>
<td>1</td>
<td>31 - 31</td>
<td>GPTAn_SRSSm_LTC31_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC31_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRSSm_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRSC3">&nbsp;</a>
<h3>GPTA1_SRSC3</h3>
<h3>"GPTA1 Service Request State Clear Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRSC3_ADDR = 0xF0002028</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRSCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRSCm_t">GPTAn_SRSCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRSC3.bits</b>&nbsp;&quot;GPTA1 Service Request State Clear Register 3&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>LTC0</td>
<td>1</td>
<td>0 - 0</td>
<td>GPTAn_SRSCm_LTC0_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC0_SHIFT</td>
</tr>
<tr>
<td>LTC1</td>
<td>1</td>
<td>1 - 1</td>
<td>GPTAn_SRSCm_LTC1_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC1_SHIFT</td>
</tr>
<tr>
<td>LTC2</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_SRSCm_LTC2_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC2_SHIFT</td>
</tr>
<tr>
<td>LTC3</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_SRSCm_LTC3_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC3_SHIFT</td>
</tr>
<tr>
<td>LTC4</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_SRSCm_LTC4_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC4_SHIFT</td>
</tr>
<tr>
<td>LTC5</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_SRSCm_LTC5_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC5_SHIFT</td>
</tr>
<tr>
<td>LTC6</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_SRSCm_LTC6_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC6_SHIFT</td>
</tr>
<tr>
<td>LTC7</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_SRSCm_LTC7_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC7_SHIFT</td>
</tr>
<tr>
<td>LTC8</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_SRSCm_LTC8_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC8_SHIFT</td>
</tr>
<tr>
<td>LTC9</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_SRSCm_LTC9_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC9_SHIFT</td>
</tr>
<tr>
<td>LTC10</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRSCm_LTC10_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC10_SHIFT</td>
</tr>
<tr>
<td>LTC11</td>
<td>1</td>
<td>11 - 11</td>
<td>GPTAn_SRSCm_LTC11_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC11_SHIFT</td>
</tr>
<tr>
<td>LTC12</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRSCm_LTC12_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC12_SHIFT</td>
</tr>
<tr>
<td>LTC13</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRSCm_LTC13_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC13_SHIFT</td>
</tr>
<tr>
<td>LTC14</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRSCm_LTC14_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC14_SHIFT</td>
</tr>
<tr>
<td>LTC15</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRSCm_LTC15_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC15_SHIFT</td>
</tr>
<tr>
<td>LTC16</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_SRSCm_LTC16_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC16_SHIFT</td>
</tr>
<tr>
<td>LTC17</td>
<td>1</td>
<td>17 - 17</td>
<td>GPTAn_SRSCm_LTC17_MASK</td>
<td><tt>0x00020000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC17_SHIFT</td>
</tr>
<tr>
<td>LTC18</td>
<td>1</td>
<td>18 - 18</td>
<td>GPTAn_SRSCm_LTC18_MASK</td>
<td><tt>0x00040000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC18_SHIFT</td>
</tr>
<tr>
<td>LTC19</td>
<td>1</td>
<td>19 - 19</td>
<td>GPTAn_SRSCm_LTC19_MASK</td>
<td><tt>0x00080000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC19_SHIFT</td>
</tr>
<tr>
<td>LTC20</td>
<td>1</td>
<td>20 - 20</td>
<td>GPTAn_SRSCm_LTC20_MASK</td>
<td><tt>0x00100000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC20_SHIFT</td>
</tr>
<tr>
<td>LTC21</td>
<td>1</td>
<td>21 - 21</td>
<td>GPTAn_SRSCm_LTC21_MASK</td>
<td><tt>0x00200000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC21_SHIFT</td>
</tr>
<tr>
<td>LTC22</td>
<td>1</td>
<td>22 - 22</td>
<td>GPTAn_SRSCm_LTC22_MASK</td>
<td><tt>0x00400000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC22_SHIFT</td>
</tr>
<tr>
<td>LTC23</td>
<td>1</td>
<td>23 - 23</td>
<td>GPTAn_SRSCm_LTC23_MASK</td>
<td><tt>0x00800000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC23_SHIFT</td>
</tr>
<tr>
<td>LTC24</td>
<td>1</td>
<td>24 - 24</td>
<td>GPTAn_SRSCm_LTC24_MASK</td>
<td><tt>0x01000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC24_SHIFT</td>
</tr>
<tr>
<td>LTC25</td>
<td>1</td>
<td>25 - 25</td>
<td>GPTAn_SRSCm_LTC25_MASK</td>
<td><tt>0x02000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC25_SHIFT</td>
</tr>
<tr>
<td>LTC26</td>
<td>1</td>
<td>26 - 26</td>
<td>GPTAn_SRSCm_LTC26_MASK</td>
<td><tt>0x04000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC26_SHIFT</td>
</tr>
<tr>
<td>LTC27</td>
<td>1</td>
<td>27 - 27</td>
<td>GPTAn_SRSCm_LTC27_MASK</td>
<td><tt>0x08000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC27_SHIFT</td>
</tr>
<tr>
<td>LTC28</td>
<td>1</td>
<td>28 - 28</td>
<td>GPTAn_SRSCm_LTC28_MASK</td>
<td><tt>0x10000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC28_SHIFT</td>
</tr>
<tr>
<td>LTC29</td>
<td>1</td>
<td>29 - 29</td>
<td>GPTAn_SRSCm_LTC29_MASK</td>
<td><tt>0x20000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC29_SHIFT</td>
</tr>
<tr>
<td>LTC30</td>
<td>1</td>
<td>30 - 30</td>
<td>GPTAn_SRSCm_LTC30_MASK</td>
<td><tt>0x40000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC30_SHIFT</td>
</tr>
<tr>
<td>LTC31</td>
<td>1</td>
<td>31 - 31</td>
<td>GPTAn_SRSCm_LTC31_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSCm_LTC31_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRSCm_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRSS3">&nbsp;</a>
<h3>GPTA1_SRSS3</h3>
<h3>"GPTA1 Service Request State Set Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRSS3_ADDR = 0xF000202C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRSSm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRSSm_t">GPTAn_SRSSm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRSS3.bits</b>&nbsp;&quot;GPTA1 Service Request State Set Register 3&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>LTC0</td>
<td>1</td>
<td>0 - 0</td>
<td>GPTAn_SRSSm_LTC0_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC0_SHIFT</td>
</tr>
<tr>
<td>LTC1</td>
<td>1</td>
<td>1 - 1</td>
<td>GPTAn_SRSSm_LTC1_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC1_SHIFT</td>
</tr>
<tr>
<td>LTC2</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_SRSSm_LTC2_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC2_SHIFT</td>
</tr>
<tr>
<td>LTC3</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_SRSSm_LTC3_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC3_SHIFT</td>
</tr>
<tr>
<td>LTC4</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_SRSSm_LTC4_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC4_SHIFT</td>
</tr>
<tr>
<td>LTC5</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_SRSSm_LTC5_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC5_SHIFT</td>
</tr>
<tr>
<td>LTC6</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_SRSSm_LTC6_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC6_SHIFT</td>
</tr>
<tr>
<td>LTC7</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_SRSSm_LTC7_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC7_SHIFT</td>
</tr>
<tr>
<td>LTC8</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_SRSSm_LTC8_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC8_SHIFT</td>
</tr>
<tr>
<td>LTC9</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_SRSSm_LTC9_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC9_SHIFT</td>
</tr>
<tr>
<td>LTC10</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRSSm_LTC10_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC10_SHIFT</td>
</tr>
<tr>
<td>LTC11</td>
<td>1</td>
<td>11 - 11</td>
<td>GPTAn_SRSSm_LTC11_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC11_SHIFT</td>
</tr>
<tr>
<td>LTC12</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRSSm_LTC12_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC12_SHIFT</td>
</tr>
<tr>
<td>LTC13</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRSSm_LTC13_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC13_SHIFT</td>
</tr>
<tr>
<td>LTC14</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRSSm_LTC14_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC14_SHIFT</td>
</tr>
<tr>
<td>LTC15</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRSSm_LTC15_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC15_SHIFT</td>
</tr>
<tr>
<td>LTC16</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_SRSSm_LTC16_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC16_SHIFT</td>
</tr>
<tr>
<td>LTC17</td>
<td>1</td>
<td>17 - 17</td>
<td>GPTAn_SRSSm_LTC17_MASK</td>
<td><tt>0x00020000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC17_SHIFT</td>
</tr>
<tr>
<td>LTC18</td>
<td>1</td>
<td>18 - 18</td>
<td>GPTAn_SRSSm_LTC18_MASK</td>
<td><tt>0x00040000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC18_SHIFT</td>
</tr>
<tr>
<td>LTC19</td>
<td>1</td>
<td>19 - 19</td>
<td>GPTAn_SRSSm_LTC19_MASK</td>
<td><tt>0x00080000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC19_SHIFT</td>
</tr>
<tr>
<td>LTC20</td>
<td>1</td>
<td>20 - 20</td>
<td>GPTAn_SRSSm_LTC20_MASK</td>
<td><tt>0x00100000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC20_SHIFT</td>
</tr>
<tr>
<td>LTC21</td>
<td>1</td>
<td>21 - 21</td>
<td>GPTAn_SRSSm_LTC21_MASK</td>
<td><tt>0x00200000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC21_SHIFT</td>
</tr>
<tr>
<td>LTC22</td>
<td>1</td>
<td>22 - 22</td>
<td>GPTAn_SRSSm_LTC22_MASK</td>
<td><tt>0x00400000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC22_SHIFT</td>
</tr>
<tr>
<td>LTC23</td>
<td>1</td>
<td>23 - 23</td>
<td>GPTAn_SRSSm_LTC23_MASK</td>
<td><tt>0x00800000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC23_SHIFT</td>
</tr>
<tr>
<td>LTC24</td>
<td>1</td>
<td>24 - 24</td>
<td>GPTAn_SRSSm_LTC24_MASK</td>
<td><tt>0x01000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC24_SHIFT</td>
</tr>
<tr>
<td>LTC25</td>
<td>1</td>
<td>25 - 25</td>
<td>GPTAn_SRSSm_LTC25_MASK</td>
<td><tt>0x02000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC25_SHIFT</td>
</tr>
<tr>
<td>LTC26</td>
<td>1</td>
<td>26 - 26</td>
<td>GPTAn_SRSSm_LTC26_MASK</td>
<td><tt>0x04000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC26_SHIFT</td>
</tr>
<tr>
<td>LTC27</td>
<td>1</td>
<td>27 - 27</td>
<td>GPTAn_SRSSm_LTC27_MASK</td>
<td><tt>0x08000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC27_SHIFT</td>
</tr>
<tr>
<td>LTC28</td>
<td>1</td>
<td>28 - 28</td>
<td>GPTAn_SRSSm_LTC28_MASK</td>
<td><tt>0x10000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC28_SHIFT</td>
</tr>
<tr>
<td>LTC29</td>
<td>1</td>
<td>29 - 29</td>
<td>GPTAn_SRSSm_LTC29_MASK</td>
<td><tt>0x20000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC29_SHIFT</td>
</tr>
<tr>
<td>LTC30</td>
<td>1</td>
<td>30 - 30</td>
<td>GPTAn_SRSSm_LTC30_MASK</td>
<td><tt>0x40000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC30_SHIFT</td>
</tr>
<tr>
<td>LTC31</td>
<td>1</td>
<td>31 - 31</td>
<td>GPTAn_SRSSm_LTC31_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rwh</td>
<td>GPTAn_SRSSm_LTC31_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRSSm_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRNR">&nbsp;</a>
<h3>GPTA1_SRNR</h3>
<h3>"GPTA1 Service Request Node Redirection Register"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRNR_ADDR = 0xF0002030</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRNR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRNR_t">GPTAn_SRNR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRNR.bits</b>&nbsp;&quot;GPTA1 Service Request Node Redirection Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>GTC01R</td>
<td>1</td>
<td>0 - 0</td>
<td>GPTAn_SRNR_GTC01R_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rw</td>
<td>GPTAn_SRNR_GTC01R_SHIFT</td>
</tr>
<tr>
<td>GTC03R</td>
<td>1</td>
<td>1 - 1</td>
<td>GPTAn_SRNR_GTC03R_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rw</td>
<td>GPTAn_SRNR_GTC03R_SHIFT</td>
</tr>
<tr>
<td>GTC05R</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_SRNR_GTC05R_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_SRNR_GTC05R_SHIFT</td>
</tr>
<tr>
<td>GTC07R</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_SRNR_GTC07R_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_SRNR_GTC07R_SHIFT</td>
</tr>
<tr>
<td>GTC09R</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_SRNR_GTC09R_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_SRNR_GTC09R_SHIFT</td>
</tr>
<tr>
<td>GTC11R</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_SRNR_GTC11R_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_SRNR_GTC11R_SHIFT</td>
</tr>
<tr>
<td>GTC13R</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_SRNR_GTC13R_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_SRNR_GTC13R_SHIFT</td>
</tr>
<tr>
<td>GTC15R</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_SRNR_GTC15R_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_SRNR_GTC15R_SHIFT</td>
</tr>
<tr>
<td>GTC17R</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_SRNR_GTC17R_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_SRNR_GTC17R_SHIFT</td>
</tr>
<tr>
<td>GTC19R</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_SRNR_GTC19R_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rw</td>
<td>GPTAn_SRNR_GTC19R_SHIFT</td>
</tr>
<tr>
<td>GTC21R</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRNR_GTC21R_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>GPTAn_SRNR_GTC21R_SHIFT</td>
</tr>
<tr>
<td>GTC23R</td>
<td>1</td>
<td>11 - 11</td>
<td>GPTAn_SRNR_GTC23R_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rw</td>
<td>GPTAn_SRNR_GTC23R_SHIFT</td>
</tr>
<tr>
<td>GTC25R</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRNR_GTC25R_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>GPTAn_SRNR_GTC25R_SHIFT</td>
</tr>
<tr>
<td>GTC27R</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRNR_GTC27R_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rw</td>
<td>GPTAn_SRNR_GTC27R_SHIFT</td>
</tr>
<tr>
<td>GTC29R</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRNR_GTC29R_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_SRNR_GTC29R_SHIFT</td>
</tr>
<tr>
<td>GTC31R</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRNR_GTC31R_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rw</td>
<td>GPTAn_SRNR_GTC31R_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRNR_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_MRACTL">&nbsp;</a>
<h3>GPTA1_MRACTL</h3>
<h3>"GPTA1 Multiplexer Register Array Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_MRACTL_ADDR = 0xF0002038</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_MRACTL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_MRACTL_t">GPTAn_MRACTL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_MRACTL.bits</b>&nbsp;&quot;GPTA1 Multiplexer Register Array Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MAEN</td>
<td>1</td>
<td>0 - 0</td>
<td>GPTAn_MRACTL_MAEN_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rw</td>
<td>GPTAn_MRACTL_MAEN_SHIFT</td>
</tr>
<tr>
<td>WCRES</td>
<td>1</td>
<td>1 - 1</td>
<td>GPTAn_MRACTL_WCRES_MASK</td>
<td><tt>0x00000002</tt></td>
<td>w</td>
<td>GPTAn_MRACTL_WCRES_SHIFT</td>
</tr>
<tr>
<td>FIFOFULL</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_MRACTL_FIFOFULL_MASK</td>
<td><tt>0x00000004</tt></td>
<td>r</td>
<td>GPTAn_MRACTL_FIFOFULL_SHIFT</td>
</tr>
<tr>
<td>FIFOFILLCNT</td>
<td>6</td>
<td>8 - 13</td>
<td>GPTAn_MRACTL_FIFOFILLCNT_MASK</td>
<td><tt>0x00003f00</tt></td>
<td>r</td>
<td>GPTAn_MRACTL_FIFOFILLCNT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_MRACTL_MASK</td><td><tt>0x00003f07</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00003f05</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000003</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_MRADIN">&nbsp;</a>
<h3>GPTA1_MRADIN</h3>
<h3>"GPTA1 Multiplexer Register Array Data In Register"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_MRADIN_ADDR = 0xF000203C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_MRADIN_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_MRADIN_t">GPTAn_MRADIN_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_MRADIN.bits</b>&nbsp;&quot;GPTA1 Multiplexer Register Array Data In Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DATAIN</td>
<td>32</td>
<td>0 - 31</td>
<td>GPTAn_MRADIN_DATAIN_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>w</td>
<td>GPTAn_MRADIN_DATAIN_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_MRADIN_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_MRADOUT">&nbsp;</a>
<h3>GPTA1_MRADOUT</h3>
<h3>"GPTA1 Multiplexer Register Array Data Out Register"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_MRADOUT_ADDR = 0xF0002040</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_MRADOUT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_MRADOUT_t">GPTAn_MRADOUT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_MRADOUT.bits</b>&nbsp;&quot;GPTA1 Multiplexer Register Array Data Out Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DATAOUT</td>
<td>32</td>
<td>0 - 31</td>
<td>GPTAn_MRADOUT_DATAOUT_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rh</td>
<td>GPTAn_MRADOUT_DATAOUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_MRADOUT_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_FPCSTAT">&nbsp;</a>
<h3>GPTA1_FPCSTAT</h3>
<h3>"GPTA1 Filter and Prescaler Cell Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_FPCSTAT_ADDR = 0xF0002044</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_FPCSTAT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_FPCSTAT_t">GPTAn_FPCSTAT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_FPCSTAT.bits</b>&nbsp;&quot;GPTA1 Filter and Prescaler Cell Status Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>REG0</td>
<td>1</td>
<td>0 - 0</td>
<td>GPTAn_FPCSTAT_REG0_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rwh</td>
<td>GPTAn_FPCSTAT_REG0_SHIFT</td>
</tr>
<tr>
<td>REG1</td>
<td>1</td>
<td>1 - 1</td>
<td>GPTAn_FPCSTAT_REG1_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rwh</td>
<td>GPTAn_FPCSTAT_REG1_SHIFT</td>
</tr>
<tr>
<td>REG2</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_FPCSTAT_REG2_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rwh</td>
<td>GPTAn_FPCSTAT_REG2_SHIFT</td>
</tr>
<tr>
<td>REG3</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_FPCSTAT_REG3_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rwh</td>
<td>GPTAn_FPCSTAT_REG3_SHIFT</td>
</tr>
<tr>
<td>REG4</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_FPCSTAT_REG4_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rwh</td>
<td>GPTAn_FPCSTAT_REG4_SHIFT</td>
</tr>
<tr>
<td>REG5</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_FPCSTAT_REG5_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rwh</td>
<td>GPTAn_FPCSTAT_REG5_SHIFT</td>
</tr>
<tr>
<td>FEG0</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_FPCSTAT_FEG0_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_FPCSTAT_FEG0_SHIFT</td>
</tr>
<tr>
<td>FEG1</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_FPCSTAT_FEG1_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_FPCSTAT_FEG1_SHIFT</td>
</tr>
<tr>
<td>FEG2</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_FPCSTAT_FEG2_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rwh</td>
<td>GPTAn_FPCSTAT_FEG2_SHIFT</td>
</tr>
<tr>
<td>FEG3</td>
<td>1</td>
<td>11 - 11</td>
<td>GPTAn_FPCSTAT_FEG3_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rwh</td>
<td>GPTAn_FPCSTAT_FEG3_SHIFT</td>
</tr>
<tr>
<td>FEG4</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_FPCSTAT_FEG4_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rwh</td>
<td>GPTAn_FPCSTAT_FEG4_SHIFT</td>
</tr>
<tr>
<td>FEG5</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_FPCSTAT_FEG5_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rwh</td>
<td>GPTAn_FPCSTAT_FEG5_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_FPCSTAT_MASK</td><td><tt>0x00003f3f</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00003f3f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00003f3f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00003f3f</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_FPCCTR0">&nbsp;</a>
<h3>GPTA1_FPCCTR0</h3>
<h3>"GPTA1 Filter and Prescaler Cell Control Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_FPCCTR0_ADDR = 0xF0002048</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_FPCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_FPCCTRm_t">GPTAn_FPCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_FPCCTR0.bits</b>&nbsp;&quot;GPTA1 Filter and Prescaler Cell Control Register 0&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CMP</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_FPCCTRm_CMP_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rw</td>
<td>GPTAn_FPCCTRm_CMP_SHIFT</td>
</tr>
<tr>
<td>MOD</td>
<td>3</td>
<td>16 - 18</td>
<td>GPTAn_FPCCTRm_MOD_MASK</td>
<td><tt>0x00070000</tt></td>
<td>rw</td>
<td>GPTAn_FPCCTRm_MOD_SHIFT</td>
</tr>
<tr>
<td>IPS</td>
<td>3</td>
<td>19 - 21</td>
<td>GPTAn_FPCCTRm_IPS_MASK</td>
<td><tt>0x00380000</tt></td>
<td>rw</td>
<td>GPTAn_FPCCTRm_IPS_SHIFT</td>
</tr>
<tr>
<td>CLK</td>
<td>2</td>
<td>22 - 23</td>
<td>GPTAn_FPCCTRm_CLK_MASK</td>
<td><tt>0x00c00000</tt></td>
<td>rw</td>
<td>GPTAn_FPCCTRm_CLK_SHIFT</td>
</tr>
<tr>
<td>RTG</td>
<td>1</td>
<td>24 - 24</td>
<td>GPTAn_FPCCTRm_RTG_MASK</td>
<td><tt>0x01000000</tt></td>
<td>rw</td>
<td>GPTAn_FPCCTRm_RTG_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_FPCCTRm_MASK</td><td><tt>0x01ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x01ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x01ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_FPCTIM0">&nbsp;</a>
<h3>GPTA1_FPCTIM0</h3>
<h3>"GPTA1 Filter and Prescaler Cell Timer Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_FPCTIM0_ADDR = 0xF000204C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_FPCTIMm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_FPCTIMm_t">GPTAn_FPCTIMm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_FPCTIM0.bits</b>&nbsp;&quot;GPTA1 Filter and Prescaler Cell Timer Register 0&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>TIM</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_FPCTIMm_TIM_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_FPCTIMm_TIM_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_FPCTIMm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_FPCCTR1">&nbsp;</a>
<h3>GPTA1_FPCCTR1</h3>
<h3>"GPTA1 Filter and Prescaler Cell Control Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_FPCCTR1_ADDR = 0xF0002050</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_FPCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_FPCCTRm_t">GPTAn_FPCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_FPCCTR1.bits</b>&nbsp;&quot;GPTA1 Filter and Prescaler Cell Control Register 1&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CMP</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_FPCCTRm_CMP_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rw</td>
<td>GPTAn_FPCCTRm_CMP_SHIFT</td>
</tr>
<tr>
<td>MOD</td>
<td>3</td>
<td>16 - 18</td>
<td>GPTAn_FPCCTRm_MOD_MASK</td>
<td><tt>0x00070000</tt></td>
<td>rw</td>
<td>GPTAn_FPCCTRm_MOD_SHIFT</td>
</tr>
<tr>
<td>IPS</td>
<td>3</td>
<td>19 - 21</td>
<td>GPTAn_FPCCTRm_IPS_MASK</td>
<td><tt>0x00380000</tt></td>
<td>rw</td>
<td>GPTAn_FPCCTRm_IPS_SHIFT</td>
</tr>
<tr>
<td>CLK</td>
<td>2</td>
<td>22 - 23</td>
<td>GPTAn_FPCCTRm_CLK_MASK</td>
<td><tt>0x00c00000</tt></td>
<td>rw</td>
<td>GPTAn_FPCCTRm_CLK_SHIFT</td>
</tr>
<tr>
<td>RTG</td>
<td>1</td>
<td>24 - 24</td>
<td>GPTAn_FPCCTRm_RTG_MASK</td>
<td><tt>0x01000000</tt></td>
<td>rw</td>
<td>GPTAn_FPCCTRm_RTG_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_FPCCTRm_MASK</td><td><tt>0x01ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x01ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x01ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_FPCTIM1">&nbsp;</a>
<h3>GPTA1_FPCTIM1</h3>
<h3>"GPTA1 Filter and Prescaler Cell Timer Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_FPCTIM1_ADDR = 0xF0002054</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_FPCTIMm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_FPCTIMm_t">GPTAn_FPCTIMm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_FPCTIM1.bits</b>&nbsp;&quot;GPTA1 Filter and Prescaler Cell Timer Register 1&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>TIM</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_FPCTIMm_TIM_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_FPCTIMm_TIM_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_FPCTIMm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_FPCCTR2">&nbsp;</a>
<h3>GPTA1_FPCCTR2</h3>
<h3>"GPTA1 Filter and Prescaler Cell Control Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_FPCCTR2_ADDR = 0xF0002058</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_FPCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_FPCCTRm_t">GPTAn_FPCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_FPCCTR2.bits</b>&nbsp;&quot;GPTA1 Filter and Prescaler Cell Control Register 2&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CMP</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_FPCCTRm_CMP_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rw</td>
<td>GPTAn_FPCCTRm_CMP_SHIFT</td>
</tr>
<tr>
<td>MOD</td>
<td>3</td>
<td>16 - 18</td>
<td>GPTAn_FPCCTRm_MOD_MASK</td>
<td><tt>0x00070000</tt></td>
<td>rw</td>
<td>GPTAn_FPCCTRm_MOD_SHIFT</td>
</tr>
<tr>
<td>IPS</td>
<td>3</td>
<td>19 - 21</td>
<td>GPTAn_FPCCTRm_IPS_MASK</td>
<td><tt>0x00380000</tt></td>
<td>rw</td>
<td>GPTAn_FPCCTRm_IPS_SHIFT</td>
</tr>
<tr>
<td>CLK</td>
<td>2</td>
<td>22 - 23</td>
<td>GPTAn_FPCCTRm_CLK_MASK</td>
<td><tt>0x00c00000</tt></td>
<td>rw</td>
<td>GPTAn_FPCCTRm_CLK_SHIFT</td>
</tr>
<tr>
<td>RTG</td>
<td>1</td>
<td>24 - 24</td>
<td>GPTAn_FPCCTRm_RTG_MASK</td>
<td><tt>0x01000000</tt></td>
<td>rw</td>
<td>GPTAn_FPCCTRm_RTG_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_FPCCTRm_MASK</td><td><tt>0x01ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x01ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x01ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_FPCTIM2">&nbsp;</a>
<h3>GPTA1_FPCTIM2</h3>
<h3>"GPTA1 Filter and Prescaler Cell Timer Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_FPCTIM2_ADDR = 0xF000205C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_FPCTIMm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_FPCTIMm_t">GPTAn_FPCTIMm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_FPCTIM2.bits</b>&nbsp;&quot;GPTA1 Filter and Prescaler Cell Timer Register 2&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>TIM</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_FPCTIMm_TIM_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_FPCTIMm_TIM_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_FPCTIMm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_FPCCTR3">&nbsp;</a>
<h3>GPTA1_FPCCTR3</h3>
<h3>"GPTA1 Filter and Prescaler Cell Control Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_FPCCTR3_ADDR = 0xF0002060</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_FPCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_FPCCTRm_t">GPTAn_FPCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_FPCCTR3.bits</b>&nbsp;&quot;GPTA1 Filter and Prescaler Cell Control Register 3&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CMP</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_FPCCTRm_CMP_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rw</td>
<td>GPTAn_FPCCTRm_CMP_SHIFT</td>
</tr>
<tr>
<td>MOD</td>
<td>3</td>
<td>16 - 18</td>
<td>GPTAn_FPCCTRm_MOD_MASK</td>
<td><tt>0x00070000</tt></td>
<td>rw</td>
<td>GPTAn_FPCCTRm_MOD_SHIFT</td>
</tr>
<tr>
<td>IPS</td>
<td>3</td>
<td>19 - 21</td>
<td>GPTAn_FPCCTRm_IPS_MASK</td>
<td><tt>0x00380000</tt></td>
<td>rw</td>
<td>GPTAn_FPCCTRm_IPS_SHIFT</td>
</tr>
<tr>
<td>CLK</td>
<td>2</td>
<td>22 - 23</td>
<td>GPTAn_FPCCTRm_CLK_MASK</td>
<td><tt>0x00c00000</tt></td>
<td>rw</td>
<td>GPTAn_FPCCTRm_CLK_SHIFT</td>
</tr>
<tr>
<td>RTG</td>
<td>1</td>
<td>24 - 24</td>
<td>GPTAn_FPCCTRm_RTG_MASK</td>
<td><tt>0x01000000</tt></td>
<td>rw</td>
<td>GPTAn_FPCCTRm_RTG_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_FPCCTRm_MASK</td><td><tt>0x01ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x01ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x01ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_FPCTIM3">&nbsp;</a>
<h3>GPTA1_FPCTIM3</h3>
<h3>"GPTA1 Filter and Prescaler Cell Timer Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_FPCTIM3_ADDR = 0xF0002064</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_FPCTIMm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_FPCTIMm_t">GPTAn_FPCTIMm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_FPCTIM3.bits</b>&nbsp;&quot;GPTA1 Filter and Prescaler Cell Timer Register 3&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>TIM</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_FPCTIMm_TIM_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_FPCTIMm_TIM_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_FPCTIMm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_FPCCTR4">&nbsp;</a>
<h3>GPTA1_FPCCTR4</h3>
<h3>"GPTA1 Filter and Prescaler Cell Control Register 4"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_FPCCTR4_ADDR = 0xF0002068</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_FPCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_FPCCTRm_t">GPTAn_FPCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_FPCCTR4.bits</b>&nbsp;&quot;GPTA1 Filter and Prescaler Cell Control Register 4&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CMP</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_FPCCTRm_CMP_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rw</td>
<td>GPTAn_FPCCTRm_CMP_SHIFT</td>
</tr>
<tr>
<td>MOD</td>
<td>3</td>
<td>16 - 18</td>
<td>GPTAn_FPCCTRm_MOD_MASK</td>
<td><tt>0x00070000</tt></td>
<td>rw</td>
<td>GPTAn_FPCCTRm_MOD_SHIFT</td>
</tr>
<tr>
<td>IPS</td>
<td>3</td>
<td>19 - 21</td>
<td>GPTAn_FPCCTRm_IPS_MASK</td>
<td><tt>0x00380000</tt></td>
<td>rw</td>
<td>GPTAn_FPCCTRm_IPS_SHIFT</td>
</tr>
<tr>
<td>CLK</td>
<td>2</td>
<td>22 - 23</td>
<td>GPTAn_FPCCTRm_CLK_MASK</td>
<td><tt>0x00c00000</tt></td>
<td>rw</td>
<td>GPTAn_FPCCTRm_CLK_SHIFT</td>
</tr>
<tr>
<td>RTG</td>
<td>1</td>
<td>24 - 24</td>
<td>GPTAn_FPCCTRm_RTG_MASK</td>
<td><tt>0x01000000</tt></td>
<td>rw</td>
<td>GPTAn_FPCCTRm_RTG_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_FPCCTRm_MASK</td><td><tt>0x01ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x01ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x01ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_FPCTIM4">&nbsp;</a>
<h3>GPTA1_FPCTIM4</h3>
<h3>"GPTA1 Filter and Prescaler Cell Timer Register 4"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_FPCTIM4_ADDR = 0xF000206C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_FPCTIMm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_FPCTIMm_t">GPTAn_FPCTIMm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_FPCTIM4.bits</b>&nbsp;&quot;GPTA1 Filter and Prescaler Cell Timer Register 4&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>TIM</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_FPCTIMm_TIM_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_FPCTIMm_TIM_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_FPCTIMm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_FPCCTR5">&nbsp;</a>
<h3>GPTA1_FPCCTR5</h3>
<h3>"GPTA1 Filter and Prescaler Cell Control Register 5"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_FPCCTR5_ADDR = 0xF0002070</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_FPCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_FPCCTRm_t">GPTAn_FPCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_FPCCTR5.bits</b>&nbsp;&quot;GPTA1 Filter and Prescaler Cell Control Register 5&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CMP</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_FPCCTRm_CMP_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rw</td>
<td>GPTAn_FPCCTRm_CMP_SHIFT</td>
</tr>
<tr>
<td>MOD</td>
<td>3</td>
<td>16 - 18</td>
<td>GPTAn_FPCCTRm_MOD_MASK</td>
<td><tt>0x00070000</tt></td>
<td>rw</td>
<td>GPTAn_FPCCTRm_MOD_SHIFT</td>
</tr>
<tr>
<td>IPS</td>
<td>3</td>
<td>19 - 21</td>
<td>GPTAn_FPCCTRm_IPS_MASK</td>
<td><tt>0x00380000</tt></td>
<td>rw</td>
<td>GPTAn_FPCCTRm_IPS_SHIFT</td>
</tr>
<tr>
<td>CLK</td>
<td>2</td>
<td>22 - 23</td>
<td>GPTAn_FPCCTRm_CLK_MASK</td>
<td><tt>0x00c00000</tt></td>
<td>rw</td>
<td>GPTAn_FPCCTRm_CLK_SHIFT</td>
</tr>
<tr>
<td>RTG</td>
<td>1</td>
<td>24 - 24</td>
<td>GPTAn_FPCCTRm_RTG_MASK</td>
<td><tt>0x01000000</tt></td>
<td>rw</td>
<td>GPTAn_FPCCTRm_RTG_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_FPCCTRm_MASK</td><td><tt>0x01ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x01ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x01ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_FPCTIM5">&nbsp;</a>
<h3>GPTA1_FPCTIM5</h3>
<h3>"GPTA1 Filter and Prescaler Cell Timer Register 5"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_FPCTIM5_ADDR = 0xF0002074</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_FPCTIMm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_FPCTIMm_t">GPTAn_FPCTIMm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_FPCTIM5.bits</b>&nbsp;&quot;GPTA1 Filter and Prescaler Cell Timer Register 5&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>TIM</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_FPCTIMm_TIM_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_FPCTIMm_TIM_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_FPCTIMm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_PDLCTR">&nbsp;</a>
<h3>GPTA1_PDLCTR</h3>
<h3>"GPTA1 Phase Discrimination Logic Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_PDLCTR_ADDR = 0xF0002078</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_PDLCTR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_PDLCTR_t">GPTAn_PDLCTR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_PDLCTR.bits</b>&nbsp;&quot;GPTA1 Phase Discrimination Logic Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MUX0</td>
<td>1</td>
<td>0 - 0</td>
<td>GPTAn_PDLCTR_MUX0_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rw</td>
<td>GPTAn_PDLCTR_MUX0_SHIFT</td>
</tr>
<tr>
<td>TSE0</td>
<td>1</td>
<td>1 - 1</td>
<td>GPTAn_PDLCTR_TSE0_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rw</td>
<td>GPTAn_PDLCTR_TSE0_SHIFT</td>
</tr>
<tr>
<td>ERR0</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_PDLCTR_ERR0_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rwh</td>
<td>GPTAn_PDLCTR_ERR0_SHIFT</td>
</tr>
<tr>
<td>MUX1</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_PDLCTR_MUX1_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_PDLCTR_MUX1_SHIFT</td>
</tr>
<tr>
<td>TSE1</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_PDLCTR_TSE1_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_PDLCTR_TSE1_SHIFT</td>
</tr>
<tr>
<td>ERR1</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_PDLCTR_ERR1_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_PDLCTR_ERR1_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_PDLCTR_MASK</td><td><tt>0x00000077</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000077</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000077</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000044</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_DCMCTR0">&nbsp;</a>
<h3>GPTA1_DCMCTR0</h3>
<h3>"GPTA1 Duty Cycle Measurement Control Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_DCMCTR0_ADDR = 0xF0002080</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_DCMCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_DCMCTRm_t">GPTAn_DCMCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_DCMCTR0.bits</b>&nbsp;&quot;GPTA1 Duty Cycle Measurement Control Register 0&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RCA</td>
<td>1</td>
<td>0 - 0</td>
<td>GPTAn_DCMCTRm_RCA_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rw</td>
<td>GPTAn_DCMCTRm_RCA_SHIFT</td>
</tr>
<tr>
<td>OCA</td>
<td>1</td>
<td>1 - 1</td>
<td>GPTAn_DCMCTRm_OCA_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rw</td>
<td>GPTAn_DCMCTRm_OCA_SHIFT</td>
</tr>
<tr>
<td>RZE</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_DCMCTRm_RZE_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_DCMCTRm_RZE_SHIFT</td>
</tr>
<tr>
<td>FZE</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_DCMCTRm_FZE_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_DCMCTRm_FZE_SHIFT</td>
</tr>
<tr>
<td>RCK</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_DCMCTRm_RCK_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_DCMCTRm_RCK_SHIFT</td>
</tr>
<tr>
<td>FCK</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_DCMCTRm_FCK_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_DCMCTRm_FCK_SHIFT</td>
</tr>
<tr>
<td>QCK</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_DCMCTRm_QCK_MASK</td>
<td><tt>0x00000040</tt></td>
<td>w</td>
<td>GPTAn_DCMCTRm_QCK_SHIFT</td>
</tr>
<tr>
<td>RRE</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_DCMCTRm_RRE_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_DCMCTRm_RRE_SHIFT</td>
</tr>
<tr>
<td>FRE</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_DCMCTRm_FRE_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_DCMCTRm_FRE_SHIFT</td>
</tr>
<tr>
<td>CRE</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_DCMCTRm_CRE_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rw</td>
<td>GPTAn_DCMCTRm_CRE_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_DCMCTRm_MASK</td><td><tt>0x000003ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000003bf</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000003ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_DCMTIM0">&nbsp;</a>
<h3>GPTA1_DCMTIM0</h3>
<h3>"GPTA1 Duty Cycle Measurement Timer Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_DCMTIM0_ADDR = 0xF0002084</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_DCMTIMm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_DCMTIMm_t">GPTAn_DCMTIMm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_DCMTIM0.bits</b>&nbsp;&quot;GPTA1 Duty Cycle Measurement Timer Register 0&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>TIM</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_DCMTIMm_TIM_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_DCMTIMm_TIM_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_DCMTIMm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_DCMCAV0">&nbsp;</a>
<h3>GPTA1_DCMCAV0</h3>
<h3>"GPTA1 Duty Cycle Measurement Capture Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_DCMCAV0_ADDR = 0xF0002088</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_DCMCAVm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_DCMCAVm_t">GPTAn_DCMCAVm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_DCMCAV0.bits</b>&nbsp;&quot;GPTA1 Duty Cycle Measurement Capture Register 0&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CAV</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_DCMCAVm_CAV_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_DCMCAVm_CAV_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_DCMCAVm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_DCMCOV0">&nbsp;</a>
<h3>GPTA1_DCMCOV0</h3>
<h3>"GPTA1 Duty Cycle Measurement Capture/Compare Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_DCMCOV0_ADDR = 0xF000208C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_DCMCOVm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_DCMCOVm_t">GPTAn_DCMCOVm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_DCMCOV0.bits</b>&nbsp;&quot;GPTA1 Duty Cycle Measurement Capture/Compare Register 0&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>COV</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_DCMCOVm_COV_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_DCMCOVm_COV_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_DCMCOVm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_DCMCTR1">&nbsp;</a>
<h3>GPTA1_DCMCTR1</h3>
<h3>"GPTA1 Duty Cycle Measurement Control Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_DCMCTR1_ADDR = 0xF0002090</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_DCMCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_DCMCTRm_t">GPTAn_DCMCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_DCMCTR1.bits</b>&nbsp;&quot;GPTA1 Duty Cycle Measurement Control Register 1&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RCA</td>
<td>1</td>
<td>0 - 0</td>
<td>GPTAn_DCMCTRm_RCA_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rw</td>
<td>GPTAn_DCMCTRm_RCA_SHIFT</td>
</tr>
<tr>
<td>OCA</td>
<td>1</td>
<td>1 - 1</td>
<td>GPTAn_DCMCTRm_OCA_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rw</td>
<td>GPTAn_DCMCTRm_OCA_SHIFT</td>
</tr>
<tr>
<td>RZE</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_DCMCTRm_RZE_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_DCMCTRm_RZE_SHIFT</td>
</tr>
<tr>
<td>FZE</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_DCMCTRm_FZE_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_DCMCTRm_FZE_SHIFT</td>
</tr>
<tr>
<td>RCK</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_DCMCTRm_RCK_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_DCMCTRm_RCK_SHIFT</td>
</tr>
<tr>
<td>FCK</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_DCMCTRm_FCK_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_DCMCTRm_FCK_SHIFT</td>
</tr>
<tr>
<td>QCK</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_DCMCTRm_QCK_MASK</td>
<td><tt>0x00000040</tt></td>
<td>w</td>
<td>GPTAn_DCMCTRm_QCK_SHIFT</td>
</tr>
<tr>
<td>RRE</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_DCMCTRm_RRE_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_DCMCTRm_RRE_SHIFT</td>
</tr>
<tr>
<td>FRE</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_DCMCTRm_FRE_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_DCMCTRm_FRE_SHIFT</td>
</tr>
<tr>
<td>CRE</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_DCMCTRm_CRE_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rw</td>
<td>GPTAn_DCMCTRm_CRE_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_DCMCTRm_MASK</td><td><tt>0x000003ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000003bf</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000003ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_DCMTIM1">&nbsp;</a>
<h3>GPTA1_DCMTIM1</h3>
<h3>"GPTA1 Duty Cycle Measurement Timer Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_DCMTIM1_ADDR = 0xF0002094</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_DCMTIMm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_DCMTIMm_t">GPTAn_DCMTIMm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_DCMTIM1.bits</b>&nbsp;&quot;GPTA1 Duty Cycle Measurement Timer Register 1&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>TIM</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_DCMTIMm_TIM_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_DCMTIMm_TIM_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_DCMTIMm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_DCMCAV1">&nbsp;</a>
<h3>GPTA1_DCMCAV1</h3>
<h3>"GPTA1 Duty Cycle Measurement Capture Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_DCMCAV1_ADDR = 0xF0002098</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_DCMCAVm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_DCMCAVm_t">GPTAn_DCMCAVm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_DCMCAV1.bits</b>&nbsp;&quot;GPTA1 Duty Cycle Measurement Capture Register 1&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CAV</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_DCMCAVm_CAV_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_DCMCAVm_CAV_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_DCMCAVm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_DCMCOV1">&nbsp;</a>
<h3>GPTA1_DCMCOV1</h3>
<h3>"GPTA1 Duty Cycle Measurement Capture/Compare Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_DCMCOV1_ADDR = 0xF000209C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_DCMCOVm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_DCMCOVm_t">GPTAn_DCMCOVm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_DCMCOV1.bits</b>&nbsp;&quot;GPTA1 Duty Cycle Measurement Capture/Compare Register 1&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>COV</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_DCMCOVm_COV_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_DCMCOVm_COV_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_DCMCOVm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_DCMCTR2">&nbsp;</a>
<h3>GPTA1_DCMCTR2</h3>
<h3>"GPTA1 Duty Cycle Measurement Control Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_DCMCTR2_ADDR = 0xF00020A0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_DCMCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_DCMCTRm_t">GPTAn_DCMCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_DCMCTR2.bits</b>&nbsp;&quot;GPTA1 Duty Cycle Measurement Control Register 2&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RCA</td>
<td>1</td>
<td>0 - 0</td>
<td>GPTAn_DCMCTRm_RCA_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rw</td>
<td>GPTAn_DCMCTRm_RCA_SHIFT</td>
</tr>
<tr>
<td>OCA</td>
<td>1</td>
<td>1 - 1</td>
<td>GPTAn_DCMCTRm_OCA_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rw</td>
<td>GPTAn_DCMCTRm_OCA_SHIFT</td>
</tr>
<tr>
<td>RZE</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_DCMCTRm_RZE_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_DCMCTRm_RZE_SHIFT</td>
</tr>
<tr>
<td>FZE</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_DCMCTRm_FZE_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_DCMCTRm_FZE_SHIFT</td>
</tr>
<tr>
<td>RCK</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_DCMCTRm_RCK_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_DCMCTRm_RCK_SHIFT</td>
</tr>
<tr>
<td>FCK</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_DCMCTRm_FCK_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_DCMCTRm_FCK_SHIFT</td>
</tr>
<tr>
<td>QCK</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_DCMCTRm_QCK_MASK</td>
<td><tt>0x00000040</tt></td>
<td>w</td>
<td>GPTAn_DCMCTRm_QCK_SHIFT</td>
</tr>
<tr>
<td>RRE</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_DCMCTRm_RRE_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_DCMCTRm_RRE_SHIFT</td>
</tr>
<tr>
<td>FRE</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_DCMCTRm_FRE_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_DCMCTRm_FRE_SHIFT</td>
</tr>
<tr>
<td>CRE</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_DCMCTRm_CRE_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rw</td>
<td>GPTAn_DCMCTRm_CRE_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_DCMCTRm_MASK</td><td><tt>0x000003ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000003bf</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000003ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_DCMTIM2">&nbsp;</a>
<h3>GPTA1_DCMTIM2</h3>
<h3>"GPTA1 Duty Cycle Measurement Timer Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_DCMTIM2_ADDR = 0xF00020A4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_DCMTIMm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_DCMTIMm_t">GPTAn_DCMTIMm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_DCMTIM2.bits</b>&nbsp;&quot;GPTA1 Duty Cycle Measurement Timer Register 2&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>TIM</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_DCMTIMm_TIM_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_DCMTIMm_TIM_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_DCMTIMm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_DCMCAV2">&nbsp;</a>
<h3>GPTA1_DCMCAV2</h3>
<h3>"GPTA1 Duty Cycle Measurement Capture Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_DCMCAV2_ADDR = 0xF00020A8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_DCMCAVm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_DCMCAVm_t">GPTAn_DCMCAVm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_DCMCAV2.bits</b>&nbsp;&quot;GPTA1 Duty Cycle Measurement Capture Register 2&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CAV</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_DCMCAVm_CAV_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_DCMCAVm_CAV_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_DCMCAVm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_DCMCOV2">&nbsp;</a>
<h3>GPTA1_DCMCOV2</h3>
<h3>"GPTA1 Duty Cycle Measurement Capture/Compare Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_DCMCOV2_ADDR = 0xF00020AC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_DCMCOVm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_DCMCOVm_t">GPTAn_DCMCOVm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_DCMCOV2.bits</b>&nbsp;&quot;GPTA1 Duty Cycle Measurement Capture/Compare Register 2&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>COV</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_DCMCOVm_COV_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_DCMCOVm_COV_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_DCMCOVm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_DCMCTR3">&nbsp;</a>
<h3>GPTA1_DCMCTR3</h3>
<h3>"GPTA1 Duty Cycle Measurement Control Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_DCMCTR3_ADDR = 0xF00020B0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_DCMCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_DCMCTRm_t">GPTAn_DCMCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_DCMCTR3.bits</b>&nbsp;&quot;GPTA1 Duty Cycle Measurement Control Register 3&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RCA</td>
<td>1</td>
<td>0 - 0</td>
<td>GPTAn_DCMCTRm_RCA_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rw</td>
<td>GPTAn_DCMCTRm_RCA_SHIFT</td>
</tr>
<tr>
<td>OCA</td>
<td>1</td>
<td>1 - 1</td>
<td>GPTAn_DCMCTRm_OCA_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rw</td>
<td>GPTAn_DCMCTRm_OCA_SHIFT</td>
</tr>
<tr>
<td>RZE</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_DCMCTRm_RZE_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_DCMCTRm_RZE_SHIFT</td>
</tr>
<tr>
<td>FZE</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_DCMCTRm_FZE_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_DCMCTRm_FZE_SHIFT</td>
</tr>
<tr>
<td>RCK</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_DCMCTRm_RCK_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_DCMCTRm_RCK_SHIFT</td>
</tr>
<tr>
<td>FCK</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_DCMCTRm_FCK_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_DCMCTRm_FCK_SHIFT</td>
</tr>
<tr>
<td>QCK</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_DCMCTRm_QCK_MASK</td>
<td><tt>0x00000040</tt></td>
<td>w</td>
<td>GPTAn_DCMCTRm_QCK_SHIFT</td>
</tr>
<tr>
<td>RRE</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_DCMCTRm_RRE_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_DCMCTRm_RRE_SHIFT</td>
</tr>
<tr>
<td>FRE</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_DCMCTRm_FRE_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_DCMCTRm_FRE_SHIFT</td>
</tr>
<tr>
<td>CRE</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_DCMCTRm_CRE_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rw</td>
<td>GPTAn_DCMCTRm_CRE_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_DCMCTRm_MASK</td><td><tt>0x000003ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000003bf</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000003ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_DCMTIM3">&nbsp;</a>
<h3>GPTA1_DCMTIM3</h3>
<h3>"GPTA1 Duty Cycle Measurement Timer Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_DCMTIM3_ADDR = 0xF00020B4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_DCMTIMm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_DCMTIMm_t">GPTAn_DCMTIMm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_DCMTIM3.bits</b>&nbsp;&quot;GPTA1 Duty Cycle Measurement Timer Register 3&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>TIM</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_DCMTIMm_TIM_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_DCMTIMm_TIM_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_DCMTIMm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_DCMCAV3">&nbsp;</a>
<h3>GPTA1_DCMCAV3</h3>
<h3>"GPTA1 Duty Cycle Measurement Capture Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_DCMCAV3_ADDR = 0xF00020B8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_DCMCAVm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_DCMCAVm_t">GPTAn_DCMCAVm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_DCMCAV3.bits</b>&nbsp;&quot;GPTA1 Duty Cycle Measurement Capture Register 3&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CAV</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_DCMCAVm_CAV_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_DCMCAVm_CAV_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_DCMCAVm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_DCMCOV3">&nbsp;</a>
<h3>GPTA1_DCMCOV3</h3>
<h3>"GPTA1 Duty Cycle Measurement Capture/Compare Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_DCMCOV3_ADDR = 0xF00020BC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_DCMCOVm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_DCMCOVm_t">GPTAn_DCMCOVm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_DCMCOV3.bits</b>&nbsp;&quot;GPTA1 Duty Cycle Measurement Capture/Compare Register 3&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>COV</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_DCMCOVm_COV_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_DCMCOVm_COV_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_DCMCOVm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_PLLCTR">&nbsp;</a>
<h3>GPTA1_PLLCTR</h3>
<h3>"GPTA1 Phase Locked Loop Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_PLLCTR_ADDR = 0xF00020C0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_PLLCTR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_PLLCTR_t">GPTAn_PLLCTR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_PLLCTR.bits</b>&nbsp;&quot;GPTA1 Phase Locked Loop Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MUX</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_PLLCTR_MUX_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_PLLCTR_MUX_SHIFT</td>
</tr>
<tr>
<td>AEN</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_PLLCTR_AEN_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_PLLCTR_AEN_SHIFT</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_PLLCTR_PEN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rwh</td>
<td>GPTAn_PLLCTR_PEN_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_PLLCTR_REN_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_PLLCTR_REN_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_PLLCTR_MASK</td><td><tt>0x0000001f</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000001f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000001f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000008</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_PLLMTI">&nbsp;</a>
<h3>GPTA1_PLLMTI</h3>
<h3>"GPTA1 Phase Locked Loop Microtick Register"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_PLLMTI_ADDR = 0xF00020C4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_PLLMTI_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_PLLMTI_t">GPTAn_PLLMTI_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_PLLMTI.bits</b>&nbsp;&quot;GPTA1 Phase Locked Loop Microtick Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MTI</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_PLLMTI_MTI_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rw</td>
<td>GPTAn_PLLMTI_MTI_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_PLLMTI_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_PLLCNT">&nbsp;</a>
<h3>GPTA1_PLLCNT</h3>
<h3>"GPTA1 Phase Locked Loop Counter Register"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_PLLCNT_ADDR = 0xF00020C8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_PLLCNT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_PLLCNT_t">GPTAn_PLLCNT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_PLLCNT.bits</b>&nbsp;&quot;GPTA1 Phase Locked Loop Counter Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CNT</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_PLLCNT_CNT_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_PLLCNT_CNT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_PLLCNT_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_PLLSTP">&nbsp;</a>
<h3>GPTA1_PLLSTP</h3>
<h3>"GPTA1 Phase Locked Loop Step Register"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_PLLSTP_ADDR = 0xF00020CC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_PLLSTP_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_PLLSTP_t">GPTAn_PLLSTP_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_PLLSTP.bits</b>&nbsp;&quot;GPTA1 Phase Locked Loop Step Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>STP</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_PLLSTP_STP_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rw</td>
<td>GPTAn_PLLSTP_STP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_PLLSTP_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_PLLREV">&nbsp;</a>
<h3>GPTA1_PLLREV</h3>
<h3>"GPTA1 Phase Locked Loop Reload Register"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_PLLREV_ADDR = 0xF00020D0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_PLLREV_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_PLLREV_t">GPTAn_PLLREV_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_PLLREV.bits</b>&nbsp;&quot;GPTA1 Phase Locked Loop Reload Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>REV</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_PLLREV_REV_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rw</td>
<td>GPTAn_PLLREV_REV_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_PLLREV_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_PLLDTR">&nbsp;</a>
<h3>GPTA1_PLLDTR</h3>
<h3>"GPTA1 Phase Locked Loop Delta Register"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_PLLDTR_ADDR = 0xF00020D4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_PLLDTR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_PLLDTR_t">GPTAn_PLLDTR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_PLLDTR.bits</b>&nbsp;&quot;GPTA1 Phase Locked Loop Delta Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DTR</td>
<td>25</td>
<td>0 - 24</td>
<td>GPTAn_PLLDTR_DTR_MASK</td>
<td><tt>0x01ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_PLLDTR_DTR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_PLLDTR_MASK</td><td><tt>0x01ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x01ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x01ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x01ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_CKBCTR">&nbsp;</a>
<h3>GPTA1_CKBCTR</h3>
<h3>"GPTA1 Clock Bus Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_CKBCTR_ADDR = 0xF00020D8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_CKBCTR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x0000FFFF</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_CKBCTR_t">GPTAn_CKBCTR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_CKBCTR.bits</b>&nbsp;&quot;GPTA1 Clock Bus Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DFA02</td>
<td>4</td>
<td>0 - 3</td>
<td>GPTAn_CKBCTR_DFA02_MASK</td>
<td><tt>0x0000000f</tt></td>
<td>rw</td>
<td>GPTAn_CKBCTR_DFA02_SHIFT</td>
</tr>
<tr>
<td>DFA04</td>
<td>4</td>
<td>4 - 7</td>
<td>GPTAn_CKBCTR_DFA04_MASK</td>
<td><tt>0x000000f0</tt></td>
<td>rw</td>
<td>GPTAn_CKBCTR_DFA04_SHIFT</td>
</tr>
<tr>
<td>DFA06</td>
<td>4</td>
<td>8 - 11</td>
<td>GPTAn_CKBCTR_DFA06_MASK</td>
<td><tt>0x00000f00</tt></td>
<td>rw</td>
<td>GPTAn_CKBCTR_DFA06_SHIFT</td>
</tr>
<tr>
<td>DFA07</td>
<td>4</td>
<td>12 - 15</td>
<td>GPTAn_CKBCTR_DFA07_MASK</td>
<td><tt>0x0000f000</tt></td>
<td>rw</td>
<td>GPTAn_CKBCTR_DFA07_SHIFT</td>
</tr>
<tr>
<td>DFA03</td>
<td>2</td>
<td>16 - 17</td>
<td>GPTAn_CKBCTR_DFA03_MASK</td>
<td><tt>0x00030000</tt></td>
<td>rw</td>
<td>GPTAn_CKBCTR_DFA03_SHIFT</td>
</tr>
<tr>
<td>DFALTC</td>
<td>3</td>
<td>18 - 20</td>
<td>GPTAn_CKBCTR_DFALTC_MASK</td>
<td><tt>0x001c0000</tt></td>
<td>rw</td>
<td>GPTAn_CKBCTR_DFALTC_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_CKBCTR_MASK</td><td><tt>0x001fffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x001fffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x001fffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCTR0">&nbsp;</a>
<h3>GPTA1_GTCTR0</h3>
<h3>"GPTA1 Global Timer Control Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCTR0_ADDR = 0xF00020E0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCTRm_t">GPTAn_GTCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCTR0.bits</b>&nbsp;&quot;GPTA1 Global Timer Control Register 0&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SCO</td>
<td>4</td>
<td>0 - 3</td>
<td>GPTAn_GTCTRm_SCO_MASK</td>
<td><tt>0x0000000f</tt></td>
<td>rw</td>
<td>GPTAn_GTCTRm_SCO_SHIFT</td>
</tr>
<tr>
<td>MUX</td>
<td>3</td>
<td>4 - 6</td>
<td>GPTAn_GTCTRm_MUX_MASK</td>
<td><tt>0x00000070</tt></td>
<td>rw</td>
<td>GPTAn_GTCTRm_MUX_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCTRm_REN_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCTRm_REN_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCTRm_MASK</td><td><tt>0x000000ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000000ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000000ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTREV0">&nbsp;</a>
<h3>GPTA1_GTREV0</h3>
<h3>"GPTA1 Global Timer Reload Value Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTREV0_ADDR = 0xF00020E4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTREVm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTREVm_t">GPTAn_GTREVm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTREV0.bits</b>&nbsp;&quot;GPTA1 Global Timer Reload Value Register 0&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>REV</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_GTREVm_REV_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rw</td>
<td>GPTAn_GTREVm_REV_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTREVm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTTIM0">&nbsp;</a>
<h3>GPTA1_GTTIM0</h3>
<h3>"GPTA1 Global Timer Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTTIM0_ADDR = 0xF00020E8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTTIMm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTTIMm_t">GPTAn_GTTIMm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTTIM0.bits</b>&nbsp;&quot;GPTA1 Global Timer Register 0&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>TIM</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_GTTIMm_TIM_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_GTTIMm_TIM_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTTIMm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCTR1">&nbsp;</a>
<h3>GPTA1_GTCTR1</h3>
<h3>"GPTA1 Global Timer Control Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCTR1_ADDR = 0xF00020F0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCTRm_t">GPTAn_GTCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCTR1.bits</b>&nbsp;&quot;GPTA1 Global Timer Control Register 1&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SCO</td>
<td>4</td>
<td>0 - 3</td>
<td>GPTAn_GTCTRm_SCO_MASK</td>
<td><tt>0x0000000f</tt></td>
<td>rw</td>
<td>GPTAn_GTCTRm_SCO_SHIFT</td>
</tr>
<tr>
<td>MUX</td>
<td>3</td>
<td>4 - 6</td>
<td>GPTAn_GTCTRm_MUX_MASK</td>
<td><tt>0x00000070</tt></td>
<td>rw</td>
<td>GPTAn_GTCTRm_MUX_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCTRm_REN_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCTRm_REN_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCTRm_MASK</td><td><tt>0x000000ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000000ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000000ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTREV1">&nbsp;</a>
<h3>GPTA1_GTREV1</h3>
<h3>"GPTA1 Global Timer Reload Value Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTREV1_ADDR = 0xF00020F4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTREVm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTREVm_t">GPTAn_GTREVm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTREV1.bits</b>&nbsp;&quot;GPTA1 Global Timer Reload Value Register 1&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>REV</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_GTREVm_REV_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rw</td>
<td>GPTAn_GTREVm_REV_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTREVm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTTIM1">&nbsp;</a>
<h3>GPTA1_GTTIM1</h3>
<h3>"GPTA1 Global Timer Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTTIM1_ADDR = 0xF00020F8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTTIMm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTTIMm_t">GPTAn_GTTIMm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTTIM1.bits</b>&nbsp;&quot;GPTA1 Global Timer Register 1&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>TIM</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_GTTIMm_TIM_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_GTTIMm_TIM_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTTIMm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCCTR00">&nbsp;</a>
<h3>GPTA1_GTCCTR00</h3>
<h3>"GPTA1 Global Timer Cell Control Register 00"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCCTR00_ADDR = 0xF0002100</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR00.capt</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 00 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_CAPT_NE_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_NE_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR00.comp</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 00 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_COMP_GES_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_GES_SHIFT</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_COMP_CAC_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAC_SHIFT</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_COMP_CAT_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAT_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_COMP_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCXR00">&nbsp;</a>
<h3>GPTA1_GTCXR00</h3>
<h3>"GPTA1 Global Timer Cell X Register 00"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCXR00_ADDR = 0xF0002104</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCXR00.bits</b>&nbsp;&quot;GPTA1 Global Timer Cell X Register 00&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_GTCXRm_X_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_GTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCXRm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCCTR01">&nbsp;</a>
<h3>GPTA1_GTCCTR01</h3>
<h3>"GPTA1 Global Timer Cell Control Register 01"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCCTR01_ADDR = 0xF0002108</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR01.capt</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 01 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_CAPT_NE_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_NE_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR01.comp</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 01 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_COMP_GES_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_GES_SHIFT</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_COMP_CAC_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAC_SHIFT</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_COMP_CAT_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAT_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_COMP_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCXR01">&nbsp;</a>
<h3>GPTA1_GTCXR01</h3>
<h3>"GPTA1 Global Timer Cell X Register 01"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCXR01_ADDR = 0xF000210C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCXR01.bits</b>&nbsp;&quot;GPTA1 Global Timer Cell X Register 01&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_GTCXRm_X_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_GTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCXRm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCCTR02">&nbsp;</a>
<h3>GPTA1_GTCCTR02</h3>
<h3>"GPTA1 Global Timer Cell Control Register 02"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCCTR02_ADDR = 0xF0002110</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR02.capt</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 02 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_CAPT_NE_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_NE_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR02.comp</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 02 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_COMP_GES_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_GES_SHIFT</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_COMP_CAC_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAC_SHIFT</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_COMP_CAT_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAT_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_COMP_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCXR02">&nbsp;</a>
<h3>GPTA1_GTCXR02</h3>
<h3>"GPTA1 Global Timer Cell X Register 02"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCXR02_ADDR = 0xF0002114</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCXR02.bits</b>&nbsp;&quot;GPTA1 Global Timer Cell X Register 02&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_GTCXRm_X_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_GTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCXRm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCCTR03">&nbsp;</a>
<h3>GPTA1_GTCCTR03</h3>
<h3>"GPTA1 Global Timer Cell Control Register 03"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCCTR03_ADDR = 0xF0002118</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR03.capt</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 03 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_CAPT_NE_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_NE_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR03.comp</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 03 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_COMP_GES_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_GES_SHIFT</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_COMP_CAC_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAC_SHIFT</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_COMP_CAT_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAT_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_COMP_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCXR03">&nbsp;</a>
<h3>GPTA1_GTCXR03</h3>
<h3>"GPTA1 Global Timer Cell X Register 03"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCXR03_ADDR = 0xF000211C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCXR03.bits</b>&nbsp;&quot;GPTA1 Global Timer Cell X Register 03&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_GTCXRm_X_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_GTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCXRm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCCTR04">&nbsp;</a>
<h3>GPTA1_GTCCTR04</h3>
<h3>"GPTA1 Global Timer Cell Control Register 04"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCCTR04_ADDR = 0xF0002120</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR04.capt</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 04 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_CAPT_NE_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_NE_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR04.comp</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 04 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_COMP_GES_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_GES_SHIFT</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_COMP_CAC_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAC_SHIFT</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_COMP_CAT_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAT_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_COMP_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCXR04">&nbsp;</a>
<h3>GPTA1_GTCXR04</h3>
<h3>"GPTA1 Global Timer Cell X Register 04"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCXR04_ADDR = 0xF0002124</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCXR04.bits</b>&nbsp;&quot;GPTA1 Global Timer Cell X Register 04&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_GTCXRm_X_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_GTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCXRm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCCTR05">&nbsp;</a>
<h3>GPTA1_GTCCTR05</h3>
<h3>"GPTA1 Global Timer Cell Control Register 05"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCCTR05_ADDR = 0xF0002128</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR05.capt</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 05 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_CAPT_NE_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_NE_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR05.comp</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 05 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_COMP_GES_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_GES_SHIFT</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_COMP_CAC_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAC_SHIFT</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_COMP_CAT_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAT_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_COMP_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCXR05">&nbsp;</a>
<h3>GPTA1_GTCXR05</h3>
<h3>"GPTA1 Global Timer Cell X Register 05"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCXR05_ADDR = 0xF000212C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCXR05.bits</b>&nbsp;&quot;GPTA1 Global Timer Cell X Register 05&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_GTCXRm_X_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_GTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCXRm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCCTR06">&nbsp;</a>
<h3>GPTA1_GTCCTR06</h3>
<h3>"GPTA1 Global Timer Cell Control Register 06"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCCTR06_ADDR = 0xF0002130</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR06.capt</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 06 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_CAPT_NE_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_NE_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR06.comp</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 06 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_COMP_GES_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_GES_SHIFT</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_COMP_CAC_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAC_SHIFT</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_COMP_CAT_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAT_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_COMP_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCXR06">&nbsp;</a>
<h3>GPTA1_GTCXR06</h3>
<h3>"GPTA1 Global Timer Cell X Register 06"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCXR06_ADDR = 0xF0002134</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCXR06.bits</b>&nbsp;&quot;GPTA1 Global Timer Cell X Register 06&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_GTCXRm_X_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_GTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCXRm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCCTR07">&nbsp;</a>
<h3>GPTA1_GTCCTR07</h3>
<h3>"GPTA1 Global Timer Cell Control Register 07"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCCTR07_ADDR = 0xF0002138</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR07.capt</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 07 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_CAPT_NE_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_NE_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR07.comp</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 07 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_COMP_GES_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_GES_SHIFT</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_COMP_CAC_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAC_SHIFT</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_COMP_CAT_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAT_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_COMP_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCXR07">&nbsp;</a>
<h3>GPTA1_GTCXR07</h3>
<h3>"GPTA1 Global Timer Cell X Register 07"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCXR07_ADDR = 0xF000213C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCXR07.bits</b>&nbsp;&quot;GPTA1 Global Timer Cell X Register 07&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_GTCXRm_X_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_GTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCXRm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCCTR08">&nbsp;</a>
<h3>GPTA1_GTCCTR08</h3>
<h3>"GPTA1 Global Timer Cell Control Register 08"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCCTR08_ADDR = 0xF0002140</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR08.capt</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 08 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_CAPT_NE_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_NE_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR08.comp</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 08 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_COMP_GES_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_GES_SHIFT</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_COMP_CAC_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAC_SHIFT</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_COMP_CAT_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAT_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_COMP_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCXR08">&nbsp;</a>
<h3>GPTA1_GTCXR08</h3>
<h3>"GPTA1 Global Timer Cell X Register 08"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCXR08_ADDR = 0xF0002144</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCXR08.bits</b>&nbsp;&quot;GPTA1 Global Timer Cell X Register 08&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_GTCXRm_X_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_GTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCXRm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCCTR09">&nbsp;</a>
<h3>GPTA1_GTCCTR09</h3>
<h3>"GPTA1 Global Timer Cell Control Register 09"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCCTR09_ADDR = 0xF0002148</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR09.capt</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 09 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_CAPT_NE_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_NE_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR09.comp</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 09 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_COMP_GES_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_GES_SHIFT</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_COMP_CAC_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAC_SHIFT</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_COMP_CAT_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAT_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_COMP_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCXR09">&nbsp;</a>
<h3>GPTA1_GTCXR09</h3>
<h3>"GPTA1 Global Timer Cell X Register 09"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCXR09_ADDR = 0xF000214C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCXR09.bits</b>&nbsp;&quot;GPTA1 Global Timer Cell X Register 09&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_GTCXRm_X_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_GTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCXRm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCCTR10">&nbsp;</a>
<h3>GPTA1_GTCCTR10</h3>
<h3>"GPTA1 Global Timer Cell Control Register 10"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCCTR10_ADDR = 0xF0002150</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR10.capt</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 10 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_CAPT_NE_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_NE_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR10.comp</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 10 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_COMP_GES_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_GES_SHIFT</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_COMP_CAC_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAC_SHIFT</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_COMP_CAT_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAT_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_COMP_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCXR10">&nbsp;</a>
<h3>GPTA1_GTCXR10</h3>
<h3>"GPTA1 Global Timer Cell X Register 10"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCXR10_ADDR = 0xF0002154</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCXR10.bits</b>&nbsp;&quot;GPTA1 Global Timer Cell X Register 10&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_GTCXRm_X_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_GTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCXRm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCCTR11">&nbsp;</a>
<h3>GPTA1_GTCCTR11</h3>
<h3>"GPTA1 Global Timer Cell Control Register 11"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCCTR11_ADDR = 0xF0002158</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR11.capt</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 11 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_CAPT_NE_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_NE_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR11.comp</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 11 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_COMP_GES_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_GES_SHIFT</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_COMP_CAC_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAC_SHIFT</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_COMP_CAT_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAT_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_COMP_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCXR11">&nbsp;</a>
<h3>GPTA1_GTCXR11</h3>
<h3>"GPTA1 Global Timer Cell X Register 11"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCXR11_ADDR = 0xF000215C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCXR11.bits</b>&nbsp;&quot;GPTA1 Global Timer Cell X Register 11&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_GTCXRm_X_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_GTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCXRm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCCTR12">&nbsp;</a>
<h3>GPTA1_GTCCTR12</h3>
<h3>"GPTA1 Global Timer Cell Control Register 12"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCCTR12_ADDR = 0xF0002160</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR12.capt</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 12 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_CAPT_NE_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_NE_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR12.comp</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 12 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_COMP_GES_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_GES_SHIFT</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_COMP_CAC_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAC_SHIFT</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_COMP_CAT_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAT_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_COMP_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCXR12">&nbsp;</a>
<h3>GPTA1_GTCXR12</h3>
<h3>"GPTA1 Global Timer Cell X Register 12"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCXR12_ADDR = 0xF0002164</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCXR12.bits</b>&nbsp;&quot;GPTA1 Global Timer Cell X Register 12&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_GTCXRm_X_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_GTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCXRm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCCTR13">&nbsp;</a>
<h3>GPTA1_GTCCTR13</h3>
<h3>"GPTA1 Global Timer Cell Control Register 13"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCCTR13_ADDR = 0xF0002168</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR13.capt</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 13 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_CAPT_NE_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_NE_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR13.comp</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 13 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_COMP_GES_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_GES_SHIFT</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_COMP_CAC_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAC_SHIFT</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_COMP_CAT_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAT_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_COMP_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCXR13">&nbsp;</a>
<h3>GPTA1_GTCXR13</h3>
<h3>"GPTA1 Global Timer Cell X Register 13"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCXR13_ADDR = 0xF000216C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCXR13.bits</b>&nbsp;&quot;GPTA1 Global Timer Cell X Register 13&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_GTCXRm_X_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_GTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCXRm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCCTR14">&nbsp;</a>
<h3>GPTA1_GTCCTR14</h3>
<h3>"GPTA1 Global Timer Cell Control Register 14"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCCTR14_ADDR = 0xF0002170</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR14.capt</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 14 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_CAPT_NE_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_NE_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR14.comp</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 14 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_COMP_GES_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_GES_SHIFT</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_COMP_CAC_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAC_SHIFT</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_COMP_CAT_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAT_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_COMP_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCXR14">&nbsp;</a>
<h3>GPTA1_GTCXR14</h3>
<h3>"GPTA1 Global Timer Cell X Register 14"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCXR14_ADDR = 0xF0002174</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCXR14.bits</b>&nbsp;&quot;GPTA1 Global Timer Cell X Register 14&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_GTCXRm_X_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_GTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCXRm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCCTR15">&nbsp;</a>
<h3>GPTA1_GTCCTR15</h3>
<h3>"GPTA1 Global Timer Cell Control Register 15"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCCTR15_ADDR = 0xF0002178</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR15.capt</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 15 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_CAPT_NE_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_NE_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR15.comp</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 15 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_COMP_GES_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_GES_SHIFT</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_COMP_CAC_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAC_SHIFT</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_COMP_CAT_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAT_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_COMP_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCXR15">&nbsp;</a>
<h3>GPTA1_GTCXR15</h3>
<h3>"GPTA1 Global Timer Cell X Register 15"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCXR15_ADDR = 0xF000217C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCXR15.bits</b>&nbsp;&quot;GPTA1 Global Timer Cell X Register 15&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_GTCXRm_X_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_GTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCXRm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCCTR16">&nbsp;</a>
<h3>GPTA1_GTCCTR16</h3>
<h3>"GPTA1 Global Timer Cell Control Register 16"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCCTR16_ADDR = 0xF0002180</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR16.capt</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 16 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_CAPT_NE_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_NE_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR16.comp</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 16 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_COMP_GES_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_GES_SHIFT</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_COMP_CAC_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAC_SHIFT</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_COMP_CAT_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAT_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_COMP_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCXR16">&nbsp;</a>
<h3>GPTA1_GTCXR16</h3>
<h3>"GPTA1 Global Timer Cell X Register 16"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCXR16_ADDR = 0xF0002184</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCXR16.bits</b>&nbsp;&quot;GPTA1 Global Timer Cell X Register 16&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_GTCXRm_X_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_GTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCXRm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCCTR17">&nbsp;</a>
<h3>GPTA1_GTCCTR17</h3>
<h3>"GPTA1 Global Timer Cell Control Register 17"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCCTR17_ADDR = 0xF0002188</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR17.capt</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 17 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_CAPT_NE_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_NE_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR17.comp</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 17 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_COMP_GES_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_GES_SHIFT</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_COMP_CAC_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAC_SHIFT</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_COMP_CAT_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAT_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_COMP_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCXR17">&nbsp;</a>
<h3>GPTA1_GTCXR17</h3>
<h3>"GPTA1 Global Timer Cell X Register 17"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCXR17_ADDR = 0xF000218C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCXR17.bits</b>&nbsp;&quot;GPTA1 Global Timer Cell X Register 17&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_GTCXRm_X_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_GTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCXRm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCCTR18">&nbsp;</a>
<h3>GPTA1_GTCCTR18</h3>
<h3>"GPTA1 Global Timer Cell Control Register 18"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCCTR18_ADDR = 0xF0002190</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR18.capt</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 18 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_CAPT_NE_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_NE_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR18.comp</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 18 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_COMP_GES_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_GES_SHIFT</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_COMP_CAC_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAC_SHIFT</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_COMP_CAT_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAT_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_COMP_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCXR18">&nbsp;</a>
<h3>GPTA1_GTCXR18</h3>
<h3>"GPTA1 Global Timer Cell X Register 18"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCXR18_ADDR = 0xF0002194</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCXR18.bits</b>&nbsp;&quot;GPTA1 Global Timer Cell X Register 18&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_GTCXRm_X_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_GTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCXRm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCCTR19">&nbsp;</a>
<h3>GPTA1_GTCCTR19</h3>
<h3>"GPTA1 Global Timer Cell Control Register 19"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCCTR19_ADDR = 0xF0002198</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR19.capt</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 19 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_CAPT_NE_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_NE_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR19.comp</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 19 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_COMP_GES_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_GES_SHIFT</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_COMP_CAC_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAC_SHIFT</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_COMP_CAT_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAT_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_COMP_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCXR19">&nbsp;</a>
<h3>GPTA1_GTCXR19</h3>
<h3>"GPTA1 Global Timer Cell X Register 19"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCXR19_ADDR = 0xF000219C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCXR19.bits</b>&nbsp;&quot;GPTA1 Global Timer Cell X Register 19&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_GTCXRm_X_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_GTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCXRm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCCTR20">&nbsp;</a>
<h3>GPTA1_GTCCTR20</h3>
<h3>"GPTA1 Global Timer Cell Control Register 20"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCCTR20_ADDR = 0xF00021A0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR20.capt</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 20 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_CAPT_NE_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_NE_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR20.comp</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 20 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_COMP_GES_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_GES_SHIFT</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_COMP_CAC_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAC_SHIFT</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_COMP_CAT_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAT_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_COMP_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCXR20">&nbsp;</a>
<h3>GPTA1_GTCXR20</h3>
<h3>"GPTA1 Global Timer Cell X Register 20"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCXR20_ADDR = 0xF00021A4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCXR20.bits</b>&nbsp;&quot;GPTA1 Global Timer Cell X Register 20&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_GTCXRm_X_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_GTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCXRm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCCTR21">&nbsp;</a>
<h3>GPTA1_GTCCTR21</h3>
<h3>"GPTA1 Global Timer Cell Control Register 21"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCCTR21_ADDR = 0xF00021A8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR21.capt</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 21 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_CAPT_NE_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_NE_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR21.comp</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 21 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_COMP_GES_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_GES_SHIFT</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_COMP_CAC_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAC_SHIFT</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_COMP_CAT_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAT_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_COMP_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCXR21">&nbsp;</a>
<h3>GPTA1_GTCXR21</h3>
<h3>"GPTA1 Global Timer Cell X Register 21"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCXR21_ADDR = 0xF00021AC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCXR21.bits</b>&nbsp;&quot;GPTA1 Global Timer Cell X Register 21&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_GTCXRm_X_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_GTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCXRm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCCTR22">&nbsp;</a>
<h3>GPTA1_GTCCTR22</h3>
<h3>"GPTA1 Global Timer Cell Control Register 22"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCCTR22_ADDR = 0xF00021B0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR22.capt</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 22 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_CAPT_NE_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_NE_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR22.comp</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 22 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_COMP_GES_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_GES_SHIFT</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_COMP_CAC_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAC_SHIFT</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_COMP_CAT_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAT_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_COMP_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCXR22">&nbsp;</a>
<h3>GPTA1_GTCXR22</h3>
<h3>"GPTA1 Global Timer Cell X Register 22"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCXR22_ADDR = 0xF00021B4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCXR22.bits</b>&nbsp;&quot;GPTA1 Global Timer Cell X Register 22&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_GTCXRm_X_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_GTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCXRm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCCTR23">&nbsp;</a>
<h3>GPTA1_GTCCTR23</h3>
<h3>"GPTA1 Global Timer Cell Control Register 23"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCCTR23_ADDR = 0xF00021B8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR23.capt</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 23 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_CAPT_NE_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_NE_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR23.comp</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 23 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_COMP_GES_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_GES_SHIFT</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_COMP_CAC_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAC_SHIFT</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_COMP_CAT_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAT_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_COMP_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCXR23">&nbsp;</a>
<h3>GPTA1_GTCXR23</h3>
<h3>"GPTA1 Global Timer Cell X Register 23"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCXR23_ADDR = 0xF00021BC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCXR23.bits</b>&nbsp;&quot;GPTA1 Global Timer Cell X Register 23&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_GTCXRm_X_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_GTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCXRm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCCTR24">&nbsp;</a>
<h3>GPTA1_GTCCTR24</h3>
<h3>"GPTA1 Global Timer Cell Control Register 24"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCCTR24_ADDR = 0xF00021C0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR24.capt</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 24 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_CAPT_NE_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_NE_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR24.comp</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 24 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_COMP_GES_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_GES_SHIFT</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_COMP_CAC_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAC_SHIFT</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_COMP_CAT_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAT_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_COMP_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCXR24">&nbsp;</a>
<h3>GPTA1_GTCXR24</h3>
<h3>"GPTA1 Global Timer Cell X Register 24"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCXR24_ADDR = 0xF00021C4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCXR24.bits</b>&nbsp;&quot;GPTA1 Global Timer Cell X Register 24&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_GTCXRm_X_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_GTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCXRm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCCTR25">&nbsp;</a>
<h3>GPTA1_GTCCTR25</h3>
<h3>"GPTA1 Global Timer Cell Control Register 25"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCCTR25_ADDR = 0xF00021C8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR25.capt</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 25 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_CAPT_NE_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_NE_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR25.comp</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 25 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_COMP_GES_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_GES_SHIFT</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_COMP_CAC_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAC_SHIFT</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_COMP_CAT_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAT_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_COMP_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCXR25">&nbsp;</a>
<h3>GPTA1_GTCXR25</h3>
<h3>"GPTA1 Global Timer Cell X Register 25"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCXR25_ADDR = 0xF00021CC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCXR25.bits</b>&nbsp;&quot;GPTA1 Global Timer Cell X Register 25&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_GTCXRm_X_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_GTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCXRm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCCTR26">&nbsp;</a>
<h3>GPTA1_GTCCTR26</h3>
<h3>"GPTA1 Global Timer Cell Control Register 26"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCCTR26_ADDR = 0xF00021D0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR26.capt</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 26 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_CAPT_NE_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_NE_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR26.comp</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 26 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_COMP_GES_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_GES_SHIFT</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_COMP_CAC_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAC_SHIFT</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_COMP_CAT_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAT_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_COMP_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCXR26">&nbsp;</a>
<h3>GPTA1_GTCXR26</h3>
<h3>"GPTA1 Global Timer Cell X Register 26"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCXR26_ADDR = 0xF00021D4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCXR26.bits</b>&nbsp;&quot;GPTA1 Global Timer Cell X Register 26&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_GTCXRm_X_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_GTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCXRm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCCTR27">&nbsp;</a>
<h3>GPTA1_GTCCTR27</h3>
<h3>"GPTA1 Global Timer Cell Control Register 27"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCCTR27_ADDR = 0xF00021D8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR27.capt</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 27 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_CAPT_NE_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_NE_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR27.comp</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 27 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_COMP_GES_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_GES_SHIFT</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_COMP_CAC_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAC_SHIFT</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_COMP_CAT_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAT_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_COMP_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCXR27">&nbsp;</a>
<h3>GPTA1_GTCXR27</h3>
<h3>"GPTA1 Global Timer Cell X Register 27"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCXR27_ADDR = 0xF00021DC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCXR27.bits</b>&nbsp;&quot;GPTA1 Global Timer Cell X Register 27&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_GTCXRm_X_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_GTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCXRm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCCTR28">&nbsp;</a>
<h3>GPTA1_GTCCTR28</h3>
<h3>"GPTA1 Global Timer Cell Control Register 28"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCCTR28_ADDR = 0xF00021E0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR28.capt</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 28 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_CAPT_NE_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_NE_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR28.comp</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 28 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_COMP_GES_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_GES_SHIFT</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_COMP_CAC_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAC_SHIFT</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_COMP_CAT_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAT_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_COMP_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCXR28">&nbsp;</a>
<h3>GPTA1_GTCXR28</h3>
<h3>"GPTA1 Global Timer Cell X Register 28"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCXR28_ADDR = 0xF00021E4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCXR28.bits</b>&nbsp;&quot;GPTA1 Global Timer Cell X Register 28&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_GTCXRm_X_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_GTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCXRm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCCTR29">&nbsp;</a>
<h3>GPTA1_GTCCTR29</h3>
<h3>"GPTA1 Global Timer Cell Control Register 29"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCCTR29_ADDR = 0xF00021E8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR29.capt</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 29 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_CAPT_NE_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_NE_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR29.comp</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 29 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_COMP_GES_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_GES_SHIFT</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_COMP_CAC_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAC_SHIFT</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_COMP_CAT_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAT_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_COMP_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCXR29">&nbsp;</a>
<h3>GPTA1_GTCXR29</h3>
<h3>"GPTA1 Global Timer Cell X Register 29"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCXR29_ADDR = 0xF00021EC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCXR29.bits</b>&nbsp;&quot;GPTA1 Global Timer Cell X Register 29&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_GTCXRm_X_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_GTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCXRm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCCTR30">&nbsp;</a>
<h3>GPTA1_GTCCTR30</h3>
<h3>"GPTA1 Global Timer Cell Control Register 30"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCCTR30_ADDR = 0xF00021F0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR30.capt</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 30 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_CAPT_NE_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_NE_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR30.comp</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 30 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_COMP_GES_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_GES_SHIFT</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_COMP_CAC_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAC_SHIFT</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_COMP_CAT_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAT_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_COMP_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCXR30">&nbsp;</a>
<h3>GPTA1_GTCXR30</h3>
<h3>"GPTA1 Global Timer Cell X Register 30"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCXR30_ADDR = 0xF00021F4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCXR30.bits</b>&nbsp;&quot;GPTA1 Global Timer Cell X Register 30&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_GTCXRm_X_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_GTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCXRm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCCTR31">&nbsp;</a>
<h3>GPTA1_GTCCTR31</h3>
<h3>"GPTA1 Global Timer Cell Control Register 31"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCCTR31_ADDR = 0xF00021F8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR31.capt</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 31 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_CAPT_NE_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_NE_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_CAPT_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCCTR31.comp</b>&nbsp;&quot;GPTA1 Global Timer Cell Control Register 31 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_GTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_GTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_GTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_GTCCTRm_COMP_GES_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_GES_SHIFT</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_GTCCTRm_COMP_CAC_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAC_SHIFT</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_GTCCTRm_COMP_CAT_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_CAT_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_GTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_GTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>GPTAn_GTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_GTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_GTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_GTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_GTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_GTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_GTCCTRm_COMP_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCCTRm_COMP_MASK</td><td><tt>0x0000fdff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fdff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_GTCXR31">&nbsp;</a>
<h3>GPTA1_GTCXR31</h3>
<h3>"GPTA1 Global Timer Cell X Register 31"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_GTCXR31_ADDR = 0xF00021FC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_GTCXR31.bits</b>&nbsp;&quot;GPTA1 Global Timer Cell X Register 31&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>GPTAn_GTCXRm_X_MASK</td>
<td><tt>0x00ffffff</tt></td>
<td>rwh</td>
<td>GPTAn_GTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_GTCXRm_MASK</td><td><tt>0x00ffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR00">&nbsp;</a>
<h3>GPTA1_LTCCTR00</h3>
<h3>"GPTA1 Local Timer Cell Control Register 00"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR00_ADDR = 0xF0002200</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR00.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 00 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR00.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 00 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR00.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 00 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR00">&nbsp;</a>
<h3>GPTA1_LTCXR00</h3>
<h3>"GPTA1 Local Timer Cell X Register 00"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR00_ADDR = 0xF0002204</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR00.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 00&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR01">&nbsp;</a>
<h3>GPTA1_LTCCTR01</h3>
<h3>"GPTA1 Local Timer Cell Control Register 01"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR01_ADDR = 0xF0002208</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR01.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 01 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR01.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 01 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR01.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 01 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR01">&nbsp;</a>
<h3>GPTA1_LTCXR01</h3>
<h3>"GPTA1 Local Timer Cell X Register 01"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR01_ADDR = 0xF000220C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR01.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 01&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR02">&nbsp;</a>
<h3>GPTA1_LTCCTR02</h3>
<h3>"GPTA1 Local Timer Cell Control Register 02"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR02_ADDR = 0xF0002210</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR02.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 02 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR02.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 02 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR02.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 02 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR02">&nbsp;</a>
<h3>GPTA1_LTCXR02</h3>
<h3>"GPTA1 Local Timer Cell X Register 02"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR02_ADDR = 0xF0002214</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR02.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 02&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR03">&nbsp;</a>
<h3>GPTA1_LTCCTR03</h3>
<h3>"GPTA1 Local Timer Cell Control Register 03"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR03_ADDR = 0xF0002218</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR03.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 03 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR03.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 03 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR03.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 03 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR03">&nbsp;</a>
<h3>GPTA1_LTCXR03</h3>
<h3>"GPTA1 Local Timer Cell X Register 03"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR03_ADDR = 0xF000221C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR03.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 03&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR04">&nbsp;</a>
<h3>GPTA1_LTCCTR04</h3>
<h3>"GPTA1 Local Timer Cell Control Register 04"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR04_ADDR = 0xF0002220</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR04.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 04 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR04.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 04 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR04.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 04 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR04">&nbsp;</a>
<h3>GPTA1_LTCXR04</h3>
<h3>"GPTA1 Local Timer Cell X Register 04"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR04_ADDR = 0xF0002224</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR04.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 04&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR05">&nbsp;</a>
<h3>GPTA1_LTCCTR05</h3>
<h3>"GPTA1 Local Timer Cell Control Register 05"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR05_ADDR = 0xF0002228</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR05.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 05 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR05.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 05 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR05.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 05 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR05">&nbsp;</a>
<h3>GPTA1_LTCXR05</h3>
<h3>"GPTA1 Local Timer Cell X Register 05"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR05_ADDR = 0xF000222C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR05.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 05&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR06">&nbsp;</a>
<h3>GPTA1_LTCCTR06</h3>
<h3>"GPTA1 Local Timer Cell Control Register 06"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR06_ADDR = 0xF0002230</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR06.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 06 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR06.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 06 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR06.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 06 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR06">&nbsp;</a>
<h3>GPTA1_LTCXR06</h3>
<h3>"GPTA1 Local Timer Cell X Register 06"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR06_ADDR = 0xF0002234</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR06.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 06&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR07">&nbsp;</a>
<h3>GPTA1_LTCCTR07</h3>
<h3>"GPTA1 Local Timer Cell Control Register 07"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR07_ADDR = 0xF0002238</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR07.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 07 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR07.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 07 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR07.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 07 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR07">&nbsp;</a>
<h3>GPTA1_LTCXR07</h3>
<h3>"GPTA1 Local Timer Cell X Register 07"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR07_ADDR = 0xF000223C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR07.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 07&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR08">&nbsp;</a>
<h3>GPTA1_LTCCTR08</h3>
<h3>"GPTA1 Local Timer Cell Control Register 08"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR08_ADDR = 0xF0002240</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR08.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 08 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR08.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 08 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR08.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 08 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR08">&nbsp;</a>
<h3>GPTA1_LTCXR08</h3>
<h3>"GPTA1 Local Timer Cell X Register 08"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR08_ADDR = 0xF0002244</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR08.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 08&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR09">&nbsp;</a>
<h3>GPTA1_LTCCTR09</h3>
<h3>"GPTA1 Local Timer Cell Control Register 09"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR09_ADDR = 0xF0002248</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR09.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 09 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR09.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 09 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR09.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 09 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR09">&nbsp;</a>
<h3>GPTA1_LTCXR09</h3>
<h3>"GPTA1 Local Timer Cell X Register 09"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR09_ADDR = 0xF000224C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR09.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 09&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR10">&nbsp;</a>
<h3>GPTA1_LTCCTR10</h3>
<h3>"GPTA1 Local Timer Cell Control Register 10"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR10_ADDR = 0xF0002250</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR10.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 10 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR10.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 10 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR10.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 10 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR10">&nbsp;</a>
<h3>GPTA1_LTCXR10</h3>
<h3>"GPTA1 Local Timer Cell X Register 10"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR10_ADDR = 0xF0002254</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR10.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 10&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR11">&nbsp;</a>
<h3>GPTA1_LTCCTR11</h3>
<h3>"GPTA1 Local Timer Cell Control Register 11"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR11_ADDR = 0xF0002258</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR11.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 11 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR11.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 11 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR11.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 11 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR11">&nbsp;</a>
<h3>GPTA1_LTCXR11</h3>
<h3>"GPTA1 Local Timer Cell X Register 11"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR11_ADDR = 0xF000225C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR11.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 11&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR12">&nbsp;</a>
<h3>GPTA1_LTCCTR12</h3>
<h3>"GPTA1 Local Timer Cell Control Register 12"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR12_ADDR = 0xF0002260</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR12.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 12 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR12.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 12 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR12.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 12 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR12">&nbsp;</a>
<h3>GPTA1_LTCXR12</h3>
<h3>"GPTA1 Local Timer Cell X Register 12"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR12_ADDR = 0xF0002264</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR12.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 12&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR13">&nbsp;</a>
<h3>GPTA1_LTCCTR13</h3>
<h3>"GPTA1 Local Timer Cell Control Register 13"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR13_ADDR = 0xF0002268</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR13.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 13 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR13.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 13 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR13.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 13 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR13">&nbsp;</a>
<h3>GPTA1_LTCXR13</h3>
<h3>"GPTA1 Local Timer Cell X Register 13"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR13_ADDR = 0xF000226C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR13.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 13&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR14">&nbsp;</a>
<h3>GPTA1_LTCCTR14</h3>
<h3>"GPTA1 Local Timer Cell Control Register 14"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR14_ADDR = 0xF0002270</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR14.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 14 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR14.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 14 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR14.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 14 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR14">&nbsp;</a>
<h3>GPTA1_LTCXR14</h3>
<h3>"GPTA1 Local Timer Cell X Register 14"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR14_ADDR = 0xF0002274</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR14.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 14&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR15">&nbsp;</a>
<h3>GPTA1_LTCCTR15</h3>
<h3>"GPTA1 Local Timer Cell Control Register 15"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR15_ADDR = 0xF0002278</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR15.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 15 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR15.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 15 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR15.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 15 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR15">&nbsp;</a>
<h3>GPTA1_LTCXR15</h3>
<h3>"GPTA1 Local Timer Cell X Register 15"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR15_ADDR = 0xF000227C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR15.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 15&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR16">&nbsp;</a>
<h3>GPTA1_LTCCTR16</h3>
<h3>"GPTA1 Local Timer Cell Control Register 16"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR16_ADDR = 0xF0002280</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR16.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 16 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR16.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 16 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR16.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 16 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR16">&nbsp;</a>
<h3>GPTA1_LTCXR16</h3>
<h3>"GPTA1 Local Timer Cell X Register 16"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR16_ADDR = 0xF0002284</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR16.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 16&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR17">&nbsp;</a>
<h3>GPTA1_LTCCTR17</h3>
<h3>"GPTA1 Local Timer Cell Control Register 17"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR17_ADDR = 0xF0002288</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR17.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 17 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR17.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 17 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR17.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 17 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR17">&nbsp;</a>
<h3>GPTA1_LTCXR17</h3>
<h3>"GPTA1 Local Timer Cell X Register 17"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR17_ADDR = 0xF000228C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR17.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 17&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR18">&nbsp;</a>
<h3>GPTA1_LTCCTR18</h3>
<h3>"GPTA1 Local Timer Cell Control Register 18"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR18_ADDR = 0xF0002290</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR18.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 18 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR18.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 18 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR18.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 18 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR18">&nbsp;</a>
<h3>GPTA1_LTCXR18</h3>
<h3>"GPTA1 Local Timer Cell X Register 18"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR18_ADDR = 0xF0002294</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR18.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 18&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR19">&nbsp;</a>
<h3>GPTA1_LTCCTR19</h3>
<h3>"GPTA1 Local Timer Cell Control Register 19"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR19_ADDR = 0xF0002298</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR19.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 19 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR19.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 19 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR19.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 19 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR19">&nbsp;</a>
<h3>GPTA1_LTCXR19</h3>
<h3>"GPTA1 Local Timer Cell X Register 19"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR19_ADDR = 0xF000229C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR19.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 19&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR20">&nbsp;</a>
<h3>GPTA1_LTCCTR20</h3>
<h3>"GPTA1 Local Timer Cell Control Register 20"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR20_ADDR = 0xF00022A0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR20.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 20 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR20.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 20 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR20.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 20 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR20">&nbsp;</a>
<h3>GPTA1_LTCXR20</h3>
<h3>"GPTA1 Local Timer Cell X Register 20"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR20_ADDR = 0xF00022A4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR20.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 20&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR21">&nbsp;</a>
<h3>GPTA1_LTCCTR21</h3>
<h3>"GPTA1 Local Timer Cell Control Register 21"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR21_ADDR = 0xF00022A8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR21.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 21 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR21.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 21 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR21.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 21 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR21">&nbsp;</a>
<h3>GPTA1_LTCXR21</h3>
<h3>"GPTA1 Local Timer Cell X Register 21"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR21_ADDR = 0xF00022AC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR21.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 21&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR22">&nbsp;</a>
<h3>GPTA1_LTCCTR22</h3>
<h3>"GPTA1 Local Timer Cell Control Register 22"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR22_ADDR = 0xF00022B0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR22.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 22 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR22.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 22 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR22.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 22 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR22">&nbsp;</a>
<h3>GPTA1_LTCXR22</h3>
<h3>"GPTA1 Local Timer Cell X Register 22"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR22_ADDR = 0xF00022B4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR22.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 22&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR23">&nbsp;</a>
<h3>GPTA1_LTCCTR23</h3>
<h3>"GPTA1 Local Timer Cell Control Register 23"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR23_ADDR = 0xF00022B8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR23.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 23 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR23.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 23 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR23.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 23 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR23">&nbsp;</a>
<h3>GPTA1_LTCXR23</h3>
<h3>"GPTA1 Local Timer Cell X Register 23"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR23_ADDR = 0xF00022BC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR23.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 23&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR24">&nbsp;</a>
<h3>GPTA1_LTCCTR24</h3>
<h3>"GPTA1 Local Timer Cell Control Register 24"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR24_ADDR = 0xF00022C0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR24.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 24 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR24.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 24 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR24.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 24 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR24">&nbsp;</a>
<h3>GPTA1_LTCXR24</h3>
<h3>"GPTA1 Local Timer Cell X Register 24"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR24_ADDR = 0xF00022C4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR24.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 24&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR25">&nbsp;</a>
<h3>GPTA1_LTCCTR25</h3>
<h3>"GPTA1 Local Timer Cell Control Register 25"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR25_ADDR = 0xF00022C8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR25.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 25 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR25.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 25 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR25.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 25 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR25">&nbsp;</a>
<h3>GPTA1_LTCXR25</h3>
<h3>"GPTA1 Local Timer Cell X Register 25"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR25_ADDR = 0xF00022CC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR25.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 25&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR26">&nbsp;</a>
<h3>GPTA1_LTCCTR26</h3>
<h3>"GPTA1 Local Timer Cell Control Register 26"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR26_ADDR = 0xF00022D0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR26.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 26 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR26.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 26 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR26.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 26 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR26">&nbsp;</a>
<h3>GPTA1_LTCXR26</h3>
<h3>"GPTA1 Local Timer Cell X Register 26"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR26_ADDR = 0xF00022D4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR26.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 26&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR27">&nbsp;</a>
<h3>GPTA1_LTCCTR27</h3>
<h3>"GPTA1 Local Timer Cell Control Register 27"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR27_ADDR = 0xF00022D8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR27.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 27 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR27.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 27 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR27.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 27 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR27">&nbsp;</a>
<h3>GPTA1_LTCXR27</h3>
<h3>"GPTA1 Local Timer Cell X Register 27"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR27_ADDR = 0xF00022DC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR27.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 27&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR28">&nbsp;</a>
<h3>GPTA1_LTCCTR28</h3>
<h3>"GPTA1 Local Timer Cell Control Register 28"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR28_ADDR = 0xF00022E0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR28.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 28 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR28.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 28 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR28.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 28 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR28">&nbsp;</a>
<h3>GPTA1_LTCXR28</h3>
<h3>"GPTA1 Local Timer Cell X Register 28"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR28_ADDR = 0xF00022E4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR28.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 28&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR29">&nbsp;</a>
<h3>GPTA1_LTCCTR29</h3>
<h3>"GPTA1 Local Timer Cell Control Register 29"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR29_ADDR = 0xF00022E8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR29.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 29 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR29.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 29 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR29.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 29 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR29">&nbsp;</a>
<h3>GPTA1_LTCXR29</h3>
<h3>"GPTA1 Local Timer Cell X Register 29"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR29_ADDR = 0xF00022EC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR29.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 29&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR30">&nbsp;</a>
<h3>GPTA1_LTCCTR30</h3>
<h3>"GPTA1 Local Timer Cell Control Register 30"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR30_ADDR = 0xF00022F0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR30.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 30 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR30.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 30 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR30.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 30 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR30">&nbsp;</a>
<h3>GPTA1_LTCXR30</h3>
<h3>"GPTA1 Local Timer Cell X Register 30"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR30_ADDR = 0xF00022F4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR30.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 30&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR31">&nbsp;</a>
<h3>GPTA1_LTCCTR31</h3>
<h3>"GPTA1 Local Timer Cell Control Register 31"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR31_ADDR = 0xF00022F8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR31.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 31 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR31.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 31 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR31.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 31 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR31">&nbsp;</a>
<h3>GPTA1_LTCXR31</h3>
<h3>"GPTA1 Local Timer Cell X Register 31"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR31_ADDR = 0xF00022FC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR31.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 31&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR32">&nbsp;</a>
<h3>GPTA1_LTCCTR32</h3>
<h3>"GPTA1 Local Timer Cell Control Register 32"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR32_ADDR = 0xF0002300</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR32.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 32 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR32.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 32 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR32.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 32 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR32">&nbsp;</a>
<h3>GPTA1_LTCXR32</h3>
<h3>"GPTA1 Local Timer Cell X Register 32"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR32_ADDR = 0xF0002304</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR32.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 32&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR33">&nbsp;</a>
<h3>GPTA1_LTCCTR33</h3>
<h3>"GPTA1 Local Timer Cell Control Register 33"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR33_ADDR = 0xF0002308</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR33.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 33 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR33.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 33 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR33.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 33 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR33">&nbsp;</a>
<h3>GPTA1_LTCXR33</h3>
<h3>"GPTA1 Local Timer Cell X Register 33"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR33_ADDR = 0xF000230C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR33.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 33&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR34">&nbsp;</a>
<h3>GPTA1_LTCCTR34</h3>
<h3>"GPTA1 Local Timer Cell Control Register 34"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR34_ADDR = 0xF0002310</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR34.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 34 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR34.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 34 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR34.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 34 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR34">&nbsp;</a>
<h3>GPTA1_LTCXR34</h3>
<h3>"GPTA1 Local Timer Cell X Register 34"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR34_ADDR = 0xF0002314</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR34.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 34&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR35">&nbsp;</a>
<h3>GPTA1_LTCCTR35</h3>
<h3>"GPTA1 Local Timer Cell Control Register 35"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR35_ADDR = 0xF0002318</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR35.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 35 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR35.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 35 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR35.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 35 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR35">&nbsp;</a>
<h3>GPTA1_LTCXR35</h3>
<h3>"GPTA1 Local Timer Cell X Register 35"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR35_ADDR = 0xF000231C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR35.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 35&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR36">&nbsp;</a>
<h3>GPTA1_LTCCTR36</h3>
<h3>"GPTA1 Local Timer Cell Control Register 36"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR36_ADDR = 0xF0002320</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR36.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 36 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR36.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 36 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR36.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 36 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR36">&nbsp;</a>
<h3>GPTA1_LTCXR36</h3>
<h3>"GPTA1 Local Timer Cell X Register 36"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR36_ADDR = 0xF0002324</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR36.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 36&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR37">&nbsp;</a>
<h3>GPTA1_LTCCTR37</h3>
<h3>"GPTA1 Local Timer Cell Control Register 37"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR37_ADDR = 0xF0002328</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR37.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 37 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR37.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 37 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR37.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 37 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR37">&nbsp;</a>
<h3>GPTA1_LTCXR37</h3>
<h3>"GPTA1 Local Timer Cell X Register 37"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR37_ADDR = 0xF000232C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR37.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 37&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR38">&nbsp;</a>
<h3>GPTA1_LTCCTR38</h3>
<h3>"GPTA1 Local Timer Cell Control Register 38"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR38_ADDR = 0xF0002330</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR38.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 38 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR38.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 38 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR38.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 38 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR38">&nbsp;</a>
<h3>GPTA1_LTCXR38</h3>
<h3>"GPTA1 Local Timer Cell X Register 38"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR38_ADDR = 0xF0002334</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR38.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 38&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR39">&nbsp;</a>
<h3>GPTA1_LTCCTR39</h3>
<h3>"GPTA1 Local Timer Cell Control Register 39"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR39_ADDR = 0xF0002338</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR39.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 39 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR39.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 39 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR39.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 39 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR39">&nbsp;</a>
<h3>GPTA1_LTCXR39</h3>
<h3>"GPTA1 Local Timer Cell X Register 39"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR39_ADDR = 0xF000233C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR39.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 39&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR40">&nbsp;</a>
<h3>GPTA1_LTCCTR40</h3>
<h3>"GPTA1 Local Timer Cell Control Register 40"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR40_ADDR = 0xF0002340</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR40.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 40 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR40.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 40 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR40.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 40 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR40">&nbsp;</a>
<h3>GPTA1_LTCXR40</h3>
<h3>"GPTA1 Local Timer Cell X Register 40"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR40_ADDR = 0xF0002344</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR40.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 40&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR41">&nbsp;</a>
<h3>GPTA1_LTCCTR41</h3>
<h3>"GPTA1 Local Timer Cell Control Register 41"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR41_ADDR = 0xF0002348</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR41.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 41 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR41.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 41 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR41.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 41 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR41">&nbsp;</a>
<h3>GPTA1_LTCXR41</h3>
<h3>"GPTA1 Local Timer Cell X Register 41"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR41_ADDR = 0xF000234C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR41.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 41&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR42">&nbsp;</a>
<h3>GPTA1_LTCCTR42</h3>
<h3>"GPTA1 Local Timer Cell Control Register 42"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR42_ADDR = 0xF0002350</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR42.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 42 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR42.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 42 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR42.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 42 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR42">&nbsp;</a>
<h3>GPTA1_LTCXR42</h3>
<h3>"GPTA1 Local Timer Cell X Register 42"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR42_ADDR = 0xF0002354</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR42.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 42&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR43">&nbsp;</a>
<h3>GPTA1_LTCCTR43</h3>
<h3>"GPTA1 Local Timer Cell Control Register 43"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR43_ADDR = 0xF0002358</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR43.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 43 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR43.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 43 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR43.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 43 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR43">&nbsp;</a>
<h3>GPTA1_LTCXR43</h3>
<h3>"GPTA1 Local Timer Cell X Register 43"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR43_ADDR = 0xF000235C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR43.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 43&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR44">&nbsp;</a>
<h3>GPTA1_LTCCTR44</h3>
<h3>"GPTA1 Local Timer Cell Control Register 44"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR44_ADDR = 0xF0002360</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR44.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 44 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR44.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 44 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR44.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 44 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR44">&nbsp;</a>
<h3>GPTA1_LTCXR44</h3>
<h3>"GPTA1 Local Timer Cell X Register 44"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR44_ADDR = 0xF0002364</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR44.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 44&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR45">&nbsp;</a>
<h3>GPTA1_LTCCTR45</h3>
<h3>"GPTA1 Local Timer Cell Control Register 45"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR45_ADDR = 0xF0002368</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR45.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 45 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR45.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 45 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR45.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 45 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR45">&nbsp;</a>
<h3>GPTA1_LTCXR45</h3>
<h3>"GPTA1 Local Timer Cell X Register 45"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR45_ADDR = 0xF000236C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR45.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 45&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR46">&nbsp;</a>
<h3>GPTA1_LTCCTR46</h3>
<h3>"GPTA1 Local Timer Cell Control Register 46"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR46_ADDR = 0xF0002370</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR46.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 46 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR46.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 46 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR46.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 46 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR46">&nbsp;</a>
<h3>GPTA1_LTCXR46</h3>
<h3>"GPTA1 Local Timer Cell X Register 46"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR46_ADDR = 0xF0002374</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR46.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 46&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR47">&nbsp;</a>
<h3>GPTA1_LTCCTR47</h3>
<h3>"GPTA1 Local Timer Cell Control Register 47"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR47_ADDR = 0xF0002378</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR47.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 47 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR47.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 47 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR47.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 47 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR47">&nbsp;</a>
<h3>GPTA1_LTCXR47</h3>
<h3>"GPTA1 Local Timer Cell X Register 47"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR47_ADDR = 0xF000237C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR47.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 47&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR48">&nbsp;</a>
<h3>GPTA1_LTCCTR48</h3>
<h3>"GPTA1 Local Timer Cell Control Register 48"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR48_ADDR = 0xF0002380</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR48.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 48 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR48.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 48 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR48.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 48 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR48">&nbsp;</a>
<h3>GPTA1_LTCXR48</h3>
<h3>"GPTA1 Local Timer Cell X Register 48"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR48_ADDR = 0xF0002384</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR48.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 48&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR49">&nbsp;</a>
<h3>GPTA1_LTCCTR49</h3>
<h3>"GPTA1 Local Timer Cell Control Register 49"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR49_ADDR = 0xF0002388</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR49.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 49 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR49.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 49 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR49.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 49 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR49">&nbsp;</a>
<h3>GPTA1_LTCXR49</h3>
<h3>"GPTA1 Local Timer Cell X Register 49"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR49_ADDR = 0xF000238C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR49.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 49&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR50">&nbsp;</a>
<h3>GPTA1_LTCCTR50</h3>
<h3>"GPTA1 Local Timer Cell Control Register 50"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR50_ADDR = 0xF0002390</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR50.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 50 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR50.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 50 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR50.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 50 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR50">&nbsp;</a>
<h3>GPTA1_LTCXR50</h3>
<h3>"GPTA1 Local Timer Cell X Register 50"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR50_ADDR = 0xF0002394</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR50.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 50&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR51">&nbsp;</a>
<h3>GPTA1_LTCCTR51</h3>
<h3>"GPTA1 Local Timer Cell Control Register 51"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR51_ADDR = 0xF0002398</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR51.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 51 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR51.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 51 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR51.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 51 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR51">&nbsp;</a>
<h3>GPTA1_LTCXR51</h3>
<h3>"GPTA1 Local Timer Cell X Register 51"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR51_ADDR = 0xF000239C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR51.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 51&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR52">&nbsp;</a>
<h3>GPTA1_LTCCTR52</h3>
<h3>"GPTA1 Local Timer Cell Control Register 52"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR52_ADDR = 0xF00023A0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR52.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 52 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR52.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 52 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR52.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 52 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR52">&nbsp;</a>
<h3>GPTA1_LTCXR52</h3>
<h3>"GPTA1 Local Timer Cell X Register 52"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR52_ADDR = 0xF00023A4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR52.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 52&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR53">&nbsp;</a>
<h3>GPTA1_LTCCTR53</h3>
<h3>"GPTA1 Local Timer Cell Control Register 53"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR53_ADDR = 0xF00023A8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR53.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 53 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR53.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 53 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR53.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 53 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR53">&nbsp;</a>
<h3>GPTA1_LTCXR53</h3>
<h3>"GPTA1 Local Timer Cell X Register 53"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR53_ADDR = 0xF00023AC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR53.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 53&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR54">&nbsp;</a>
<h3>GPTA1_LTCCTR54</h3>
<h3>"GPTA1 Local Timer Cell Control Register 54"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR54_ADDR = 0xF00023B0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR54.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 54 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR54.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 54 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR54.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 54 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR54">&nbsp;</a>
<h3>GPTA1_LTCXR54</h3>
<h3>"GPTA1 Local Timer Cell X Register 54"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR54_ADDR = 0xF00023B4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR54.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 54&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR55">&nbsp;</a>
<h3>GPTA1_LTCCTR55</h3>
<h3>"GPTA1 Local Timer Cell Control Register 55"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR55_ADDR = 0xF00023B8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR55.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 55 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR55.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 55 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR55.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 55 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR55">&nbsp;</a>
<h3>GPTA1_LTCXR55</h3>
<h3>"GPTA1 Local Timer Cell X Register 55"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR55_ADDR = 0xF00023BC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR55.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 55&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR56">&nbsp;</a>
<h3>GPTA1_LTCCTR56</h3>
<h3>"GPTA1 Local Timer Cell Control Register 56"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR56_ADDR = 0xF00023C0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR56.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 56 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR56.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 56 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR56.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 56 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR56">&nbsp;</a>
<h3>GPTA1_LTCXR56</h3>
<h3>"GPTA1 Local Timer Cell X Register 56"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR56_ADDR = 0xF00023C4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR56.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 56&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR57">&nbsp;</a>
<h3>GPTA1_LTCCTR57</h3>
<h3>"GPTA1 Local Timer Cell Control Register 57"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR57_ADDR = 0xF00023C8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR57.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 57 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR57.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 57 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR57.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 57 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR57">&nbsp;</a>
<h3>GPTA1_LTCXR57</h3>
<h3>"GPTA1 Local Timer Cell X Register 57"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR57_ADDR = 0xF00023CC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR57.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 57&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR58">&nbsp;</a>
<h3>GPTA1_LTCCTR58</h3>
<h3>"GPTA1 Local Timer Cell Control Register 58"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR58_ADDR = 0xF00023D0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR58.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 58 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR58.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 58 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR58.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 58 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR58">&nbsp;</a>
<h3>GPTA1_LTCXR58</h3>
<h3>"GPTA1 Local Timer Cell X Register 58"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR58_ADDR = 0xF00023D4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR58.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 58&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR59">&nbsp;</a>
<h3>GPTA1_LTCCTR59</h3>
<h3>"GPTA1 Local Timer Cell Control Register 59"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR59_ADDR = 0xF00023D8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR59.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 59 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR59.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 59 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR59.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 59 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR59">&nbsp;</a>
<h3>GPTA1_LTCXR59</h3>
<h3>"GPTA1 Local Timer Cell X Register 59"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR59_ADDR = 0xF00023DC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR59.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 59&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR60">&nbsp;</a>
<h3>GPTA1_LTCCTR60</h3>
<h3>"GPTA1 Local Timer Cell Control Register 60"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR60_ADDR = 0xF00023E0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR60.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 60 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR60.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 60 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR60.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 60 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR60">&nbsp;</a>
<h3>GPTA1_LTCXR60</h3>
<h3>"GPTA1 Local Timer Cell X Register 60"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR60_ADDR = 0xF00023E4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR60.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 60&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR61">&nbsp;</a>
<h3>GPTA1_LTCCTR61</h3>
<h3>"GPTA1 Local Timer Cell Control Register 61"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR61_ADDR = 0xF00023E8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR61.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 61 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR61.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 61 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR61.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 61 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR61">&nbsp;</a>
<h3>GPTA1_LTCXR61</h3>
<h3>"GPTA1 Local Timer Cell X Register 61"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR61_ADDR = 0xF00023EC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR61.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 61&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR62">&nbsp;</a>
<h3>GPTA1_LTCCTR62</h3>
<h3>"GPTA1 Local Timer Cell Control Register 62"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR62_ADDR = 0xF00023F0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR62.capt</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 62 [Capture Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_CAPT_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_CAPT_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_CAPT_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_FED_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_CAPT_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_CAPT_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_CAPT_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR62.comp</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 62 [Compare Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_COMP_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_COMP_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_COMP_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_REN_SHIFT</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_COMP_SOL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOL_SHIFT</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_COMP_SOH_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_SOH_SHIFT</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_COMP_BYP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_BYP_SHIFT</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_COMP_EOA_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_COMP_EOA_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_COMP_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_ILM_SHIFT</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_COMP_SLL_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_SLL_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_COMP_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_COMP_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_COMP_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_COMP_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_COMP_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_COMP_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_COMP_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR62.timer</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 62 [Timer Mode]&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_MOD_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>GPTAn_LTCCTRm_TIMER_REN_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTRm_TIMER_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTRm_TIMER_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_FED_SHIFT</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_SLO_SHIFT</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>GPTAn_LTCCTRm_TIMER_CUDCLR_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_ILM_SHIFT</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>GPTAn_LTCCTRm_TIMER_CUD_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_CEN_SHIFT</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OCM_SHIFT</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_OIA_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTRm_TIMER_OUT_SHIFT</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTRm_TIMER_GBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_MASK</td><td><tt>0x0001ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0001ff7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR62">&nbsp;</a>
<h3>GPTA1_LTCXR62</h3>
<h3>"GPTA1 Local Timer Cell X Register 62"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR62_ADDR = 0xF00023F4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR62.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 62&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXRm_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXRm_X_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCCTR63">&nbsp;</a>
<h3>GPTA1_LTCCTR63</h3>
<h3>"GPTA1 Local Timer Cell Control Register 63"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCCTR63_ADDR = 0xF00023F8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTR63_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTR63_t">GPTAn_LTCCTR63_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCCTR63.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell Control Register 63&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>BRM</td>
<td>1</td>
<td>0 - 0</td>
<td>GPTAn_LTCCTR63_BRM_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTR63_BRM_SHIFT</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>1 - 1</td>
<td>GPTAn_LTCCTR63_OSM_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTR63_OSM_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>2</td>
<td>2 - 3</td>
<td>GPTAn_LTCCTR63_REN_MASK</td>
<td><tt>0x0000000c</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTR63_REN_SHIFT</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>GPTAn_LTCCTR63_RED_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTR63_RED_SHIFT</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>GPTAn_LTCCTR63_FED_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTR63_FED_SHIFT</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>GPTAn_LTCCTR63_ILM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>GPTAn_LTCCTR63_ILM_SHIFT</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_LTCCTR63_CEN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTR63_CEN_SHIFT</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_LTCCTR63_OUT_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>GPTAn_LTCCTR63_OUT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCCTR63_MASK</td><td><tt>0x0000853f</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000853f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000013f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008400</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_LTCXR63">&nbsp;</a>
<h3>GPTA1_LTCXR63</h3>
<h3>"GPTA1 Local Timer Cell X Register 63"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_LTCXR63_ADDR = 0xF00023FC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXR63_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXR63_t">GPTAn_LTCXR63_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_LTCXR63.bits</b>&nbsp;&quot;GPTA1 Local Timer Cell X Register 63&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>GPTAn_LTCXR63_X_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rwh</td>
<td>GPTAn_LTCXR63_X_SHIFT</td>
</tr>
<tr>
<td>XS</td>
<td>16</td>
<td>16 - 31</td>
<td>GPTAn_LTCXR63_XS_MASK</td>
<td><tt>0xffff0000</tt></td>
<td>rw</td>
<td>GPTAn_LTCXR63_XS_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_LTCXR63_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRC37">&nbsp;</a>
<h3>GPTA1_SRC37</h3>
<h3>"GPTA1 Interrupt Service Request Control Register 37"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRC37_ADDR = 0xF0002768</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRC37.bits</b>&nbsp;&quot;GPTA1 Interrupt Service Request Control Register 37&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>GPTAn_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>GPTAn_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRC36">&nbsp;</a>
<h3>GPTA1_SRC36</h3>
<h3>"GPTA1 Interrupt Service Request Control Register 36"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRC36_ADDR = 0xF000276C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRC36.bits</b>&nbsp;&quot;GPTA1 Interrupt Service Request Control Register 36&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>GPTAn_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>GPTAn_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRC35">&nbsp;</a>
<h3>GPTA1_SRC35</h3>
<h3>"GPTA1 Interrupt Service Request Control Register 35"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRC35_ADDR = 0xF0002770</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRC35.bits</b>&nbsp;&quot;GPTA1 Interrupt Service Request Control Register 35&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>GPTAn_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>GPTAn_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRC34">&nbsp;</a>
<h3>GPTA1_SRC34</h3>
<h3>"GPTA1 Interrupt Service Request Control Register 34"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRC34_ADDR = 0xF0002774</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRC34.bits</b>&nbsp;&quot;GPTA1 Interrupt Service Request Control Register 34&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>GPTAn_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>GPTAn_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRC33">&nbsp;</a>
<h3>GPTA1_SRC33</h3>
<h3>"GPTA1 Interrupt Service Request Control Register 33"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRC33_ADDR = 0xF0002778</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRC33.bits</b>&nbsp;&quot;GPTA1 Interrupt Service Request Control Register 33&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>GPTAn_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>GPTAn_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRC32">&nbsp;</a>
<h3>GPTA1_SRC32</h3>
<h3>"GPTA1 Interrupt Service Request Control Register 32"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRC32_ADDR = 0xF000277C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRC32.bits</b>&nbsp;&quot;GPTA1 Interrupt Service Request Control Register 32&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>GPTAn_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>GPTAn_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRC31">&nbsp;</a>
<h3>GPTA1_SRC31</h3>
<h3>"GPTA1 Interrupt Service Request Control Register 31"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRC31_ADDR = 0xF0002780</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRC31.bits</b>&nbsp;&quot;GPTA1 Interrupt Service Request Control Register 31&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>GPTAn_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>GPTAn_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRC30">&nbsp;</a>
<h3>GPTA1_SRC30</h3>
<h3>"GPTA1 Interrupt Service Request Control Register 30"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRC30_ADDR = 0xF0002784</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRC30.bits</b>&nbsp;&quot;GPTA1 Interrupt Service Request Control Register 30&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>GPTAn_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>GPTAn_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRC29">&nbsp;</a>
<h3>GPTA1_SRC29</h3>
<h3>"GPTA1 Interrupt Service Request Control Register 29"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRC29_ADDR = 0xF0002788</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRC29.bits</b>&nbsp;&quot;GPTA1 Interrupt Service Request Control Register 29&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>GPTAn_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>GPTAn_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRC28">&nbsp;</a>
<h3>GPTA1_SRC28</h3>
<h3>"GPTA1 Interrupt Service Request Control Register 28"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRC28_ADDR = 0xF000278C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRC28.bits</b>&nbsp;&quot;GPTA1 Interrupt Service Request Control Register 28&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>GPTAn_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>GPTAn_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRC27">&nbsp;</a>
<h3>GPTA1_SRC27</h3>
<h3>"GPTA1 Interrupt Service Request Control Register 27"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRC27_ADDR = 0xF0002790</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRC27.bits</b>&nbsp;&quot;GPTA1 Interrupt Service Request Control Register 27&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>GPTAn_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>GPTAn_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRC26">&nbsp;</a>
<h3>GPTA1_SRC26</h3>
<h3>"GPTA1 Interrupt Service Request Control Register 26"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRC26_ADDR = 0xF0002794</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRC26.bits</b>&nbsp;&quot;GPTA1 Interrupt Service Request Control Register 26&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>GPTAn_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>GPTAn_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRC25">&nbsp;</a>
<h3>GPTA1_SRC25</h3>
<h3>"GPTA1 Interrupt Service Request Control Register 25"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRC25_ADDR = 0xF0002798</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRC25.bits</b>&nbsp;&quot;GPTA1 Interrupt Service Request Control Register 25&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>GPTAn_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>GPTAn_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRC24">&nbsp;</a>
<h3>GPTA1_SRC24</h3>
<h3>"GPTA1 Interrupt Service Request Control Register 24"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRC24_ADDR = 0xF000279C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRC24.bits</b>&nbsp;&quot;GPTA1 Interrupt Service Request Control Register 24&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>GPTAn_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>GPTAn_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRC23">&nbsp;</a>
<h3>GPTA1_SRC23</h3>
<h3>"GPTA1 Interrupt Service Request Control Register 23"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRC23_ADDR = 0xF00027A0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRC23.bits</b>&nbsp;&quot;GPTA1 Interrupt Service Request Control Register 23&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>GPTAn_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>GPTAn_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRC22">&nbsp;</a>
<h3>GPTA1_SRC22</h3>
<h3>"GPTA1 Interrupt Service Request Control Register 22"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRC22_ADDR = 0xF00027A4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRC22.bits</b>&nbsp;&quot;GPTA1 Interrupt Service Request Control Register 22&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>GPTAn_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>GPTAn_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRC21">&nbsp;</a>
<h3>GPTA1_SRC21</h3>
<h3>"GPTA1 Interrupt Service Request Control Register 21"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRC21_ADDR = 0xF00027A8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRC21.bits</b>&nbsp;&quot;GPTA1 Interrupt Service Request Control Register 21&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>GPTAn_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>GPTAn_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRC20">&nbsp;</a>
<h3>GPTA1_SRC20</h3>
<h3>"GPTA1 Interrupt Service Request Control Register 20"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRC20_ADDR = 0xF00027AC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRC20.bits</b>&nbsp;&quot;GPTA1 Interrupt Service Request Control Register 20&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>GPTAn_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>GPTAn_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRC19">&nbsp;</a>
<h3>GPTA1_SRC19</h3>
<h3>"GPTA1 Interrupt Service Request Control Register 19"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRC19_ADDR = 0xF00027B0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRC19.bits</b>&nbsp;&quot;GPTA1 Interrupt Service Request Control Register 19&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>GPTAn_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>GPTAn_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRC18">&nbsp;</a>
<h3>GPTA1_SRC18</h3>
<h3>"GPTA1 Interrupt Service Request Control Register 18"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRC18_ADDR = 0xF00027B4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRC18.bits</b>&nbsp;&quot;GPTA1 Interrupt Service Request Control Register 18&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>GPTAn_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>GPTAn_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRC17">&nbsp;</a>
<h3>GPTA1_SRC17</h3>
<h3>"GPTA1 Interrupt Service Request Control Register 17"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRC17_ADDR = 0xF00027B8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRC17.bits</b>&nbsp;&quot;GPTA1 Interrupt Service Request Control Register 17&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>GPTAn_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>GPTAn_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRC16">&nbsp;</a>
<h3>GPTA1_SRC16</h3>
<h3>"GPTA1 Interrupt Service Request Control Register 16"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRC16_ADDR = 0xF00027BC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRC16.bits</b>&nbsp;&quot;GPTA1 Interrupt Service Request Control Register 16&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>GPTAn_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>GPTAn_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRC15">&nbsp;</a>
<h3>GPTA1_SRC15</h3>
<h3>"GPTA1 Interrupt Service Request Control Register 15"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRC15_ADDR = 0xF00027C0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRC15.bits</b>&nbsp;&quot;GPTA1 Interrupt Service Request Control Register 15&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>GPTAn_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>GPTAn_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRC14">&nbsp;</a>
<h3>GPTA1_SRC14</h3>
<h3>"GPTA1 Interrupt Service Request Control Register 14"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRC14_ADDR = 0xF00027C4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRC14.bits</b>&nbsp;&quot;GPTA1 Interrupt Service Request Control Register 14&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>GPTAn_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>GPTAn_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRC13">&nbsp;</a>
<h3>GPTA1_SRC13</h3>
<h3>"GPTA1 Interrupt Service Request Control Register 13"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRC13_ADDR = 0xF00027C8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRC13.bits</b>&nbsp;&quot;GPTA1 Interrupt Service Request Control Register 13&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>GPTAn_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>GPTAn_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRC12">&nbsp;</a>
<h3>GPTA1_SRC12</h3>
<h3>"GPTA1 Interrupt Service Request Control Register 12"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRC12_ADDR = 0xF00027CC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRC12.bits</b>&nbsp;&quot;GPTA1 Interrupt Service Request Control Register 12&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>GPTAn_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>GPTAn_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRC11">&nbsp;</a>
<h3>GPTA1_SRC11</h3>
<h3>"GPTA1 Interrupt Service Request Control Register 11"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRC11_ADDR = 0xF00027D0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRC11.bits</b>&nbsp;&quot;GPTA1 Interrupt Service Request Control Register 11&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>GPTAn_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>GPTAn_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRC10">&nbsp;</a>
<h3>GPTA1_SRC10</h3>
<h3>"GPTA1 Interrupt Service Request Control Register 10"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRC10_ADDR = 0xF00027D4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRC10.bits</b>&nbsp;&quot;GPTA1 Interrupt Service Request Control Register 10&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>GPTAn_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>GPTAn_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRC09">&nbsp;</a>
<h3>GPTA1_SRC09</h3>
<h3>"GPTA1 Interrupt Service Request Control Register 09"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRC09_ADDR = 0xF00027D8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRC09.bits</b>&nbsp;&quot;GPTA1 Interrupt Service Request Control Register 09&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>GPTAn_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>GPTAn_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRC08">&nbsp;</a>
<h3>GPTA1_SRC08</h3>
<h3>"GPTA1 Interrupt Service Request Control Register 08"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRC08_ADDR = 0xF00027DC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRC08.bits</b>&nbsp;&quot;GPTA1 Interrupt Service Request Control Register 08&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>GPTAn_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>GPTAn_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRC07">&nbsp;</a>
<h3>GPTA1_SRC07</h3>
<h3>"GPTA1 Interrupt Service Request Control Register 07"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRC07_ADDR = 0xF00027E0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRC07.bits</b>&nbsp;&quot;GPTA1 Interrupt Service Request Control Register 07&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>GPTAn_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>GPTAn_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRC06">&nbsp;</a>
<h3>GPTA1_SRC06</h3>
<h3>"GPTA1 Interrupt Service Request Control Register 06"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRC06_ADDR = 0xF00027E4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRC06.bits</b>&nbsp;&quot;GPTA1 Interrupt Service Request Control Register 06&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>GPTAn_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>GPTAn_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRC05">&nbsp;</a>
<h3>GPTA1_SRC05</h3>
<h3>"GPTA1 Interrupt Service Request Control Register 05"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRC05_ADDR = 0xF00027E8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRC05.bits</b>&nbsp;&quot;GPTA1 Interrupt Service Request Control Register 05&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>GPTAn_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>GPTAn_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRC04">&nbsp;</a>
<h3>GPTA1_SRC04</h3>
<h3>"GPTA1 Interrupt Service Request Control Register 04"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRC04_ADDR = 0xF00027EC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRC04.bits</b>&nbsp;&quot;GPTA1 Interrupt Service Request Control Register 04&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>GPTAn_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>GPTAn_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRC03">&nbsp;</a>
<h3>GPTA1_SRC03</h3>
<h3>"GPTA1 Interrupt Service Request Control Register 03"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRC03_ADDR = 0xF00027F0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRC03.bits</b>&nbsp;&quot;GPTA1 Interrupt Service Request Control Register 03&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>GPTAn_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>GPTAn_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRC02">&nbsp;</a>
<h3>GPTA1_SRC02</h3>
<h3>"GPTA1 Interrupt Service Request Control Register 02"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRC02_ADDR = 0xF00027F4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRC02.bits</b>&nbsp;&quot;GPTA1 Interrupt Service Request Control Register 02&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>GPTAn_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>GPTAn_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRC01">&nbsp;</a>
<h3>GPTA1_SRC01</h3>
<h3>"GPTA1 Interrupt Service Request Control Register 01"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRC01_ADDR = 0xF00027F8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRC01.bits</b>&nbsp;&quot;GPTA1 Interrupt Service Request Control Register 01&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>GPTAn_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>GPTAn_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA1_SRC00">&nbsp;</a>
<h3>GPTA1_SRC00</h3>
<h3>"GPTA1 Interrupt Service Request Control Register 00"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA1_SRC00_ADDR = 0xF00027FC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>GPTA1_SRC00.bits</b>&nbsp;&quot;GPTA1 Interrupt Service Request Control Register 00&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>GPTAn_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>GPTAn_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>GPTAn_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>GPTAn_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>GPTAn_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>GPTAn_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>GPTAn_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>GPTAn_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>GPTAn_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>GPTAn_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>




</body>
</html>


