
	code for sm_35
		Function : bench
	.headerflags    @"EF_CUDA_SM35 EF_CUDA_PTX_SM(EF_CUDA_SM35)"
                                                                                               /* 0x0800b8008ca01000 */
        /*0008*/                   MOV R1, c[0x0][0x44];                                       /* 0x64c03c00089c0006 */
        /*0010*/                   MOV R6, c[0x0][0x140];                                      /* 0x64c03c00281c001a */
        /*0018*/                   MOV R7, c[0x0][0x144];                                      /* 0x64c03c00289c001e */
        /*0020*/                   LD.E.U16 R4, [R6];                                          /* 0xc2800000001c1810 */
        /*0028*/                   LD.E.U16 R5, [R6+0x2];                                      /* 0xc2800000011c1814 */
        /*0030*/                   CAL 0x58;                                                   /* 0x1300000010000100 */
        /*0038*/                   ST.E.U16 [R6], R4;                                          /* 0xe2800000001c1810 */
                                                                                               /* 0x08a0ac80a010b810 */
        /*0048*/                   MOV RZ, RZ;                                                 /* 0xe4c03c007f9c03fe */
        /*0050*/                   EXIT;                                                       /* 0x18000000001c003c */
        /*0058*/                   I2F.F32.U16 R3, R5;                                         /* 0xe5c00000029c180e */
        /*0060*/                   MOV32I R0, 0x3f800000;                                      /* 0x741fc000001fc002 */
        /*0068*/                   FSETP.LT.AND P1, PT, |R3|, 1.175494350822287508e-38, PT;    /* 0xb5881c04001c0e3d */
        /*0070*/                   FSETP.GT.AND P0, PT, |R3|, 8.50705917302346158658e+37, PT;  /* 0xb5a01ff4001c0e1d */
        /*0078*/                   SEL R0, R0, c[0x2][0x0], !P1;                               /* 0x65002440001c0002 */
                                                                                               /* 0x08a0a010a0a010a0 */
        /*0088*/                   SEL R0, R0, c[0x2][0x4], !P0;                               /* 0x65002040009c0002 */
        /*0090*/                   FMUL R2, R0, R3;                                            /* 0xe3400000019c000a */
        /*0098*/                   ISETP.NE.U32.AND P0, PT, R5, RZ, PT;                        /* 0xdb501c007f9c141e */
        /*00a0*/                   MUFU.RCP R3, R2;                                            /* 0x84000000021c080e */
        /*00a8*/                   FMUL R0, R0, R3;                                            /* 0xe3400000019c0002 */
        /*00b0*/                   I2F.F32.U16.RZ R3, R4;                                      /* 0xe5c00c00021c180e */
        /*00b8*/                   IADD R0, R0, 0x2;                                           /* 0xc0800000011c0001 */
                                                                                               /* 0x0800b8a080a0a0a0 */
        /*00c8*/                   FMUL.RZ R0, R3, R0;                                         /* 0xe3400c00001c0c02 */
        /*00d0*/                   F2I.U32.F32.TRUNC R0, R0;                                   /* 0xe5800c00001c2802 */
        /*00d8*/                   I2I.U32.U16 R0, R0;                                         /* 0xe6000000001c1802 */
        /*00e0*/                   IMAD.U32.U32 R4, -R0, R5, R4;                               /* 0xd0801000029c0012 */
        /*00e8*/              @!P0 LOP.PASS_B R4, RZ, ~R5;                                     /* 0xe200380002a3fc12 */
        /*00f0*/                   RET;                                                        /* 0x19000000001c003c */
        /*00f8*/                   BRA 0xf8;                                                   /* 0x12007ffffc1c003c */
		......................


