0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Salma/Processor/vivado/exp1.sim/sim_1/behav/xsim/glbl.v,1587332633,verilog,,,,glbl,,,,,,,,
C:/Users/Salma/Processor/vivado/exp1.srcs/sources_1/new/ALU.v,1587336310,verilog,,C:/Users/Salma/Processor/vivado/exp1.srcs/sources_1/new/ALUcontrolUnit.v,,ALU,,,,,,,,
C:/Users/Salma/Processor/vivado/exp1.srcs/sources_1/new/ALUcontrolUnit.v,1587337824,verilog,,C:/Users/Salma/Processor/vivado/exp1.srcs/sources_1/new/DataMem.v,,ALUcontrolUnit,,,,,,,,
C:/Users/Salma/Processor/vivado/exp1.srcs/sources_1/new/DataMem.v,1587332633,verilog,,C:/Users/Salma/Processor/vivado/exp1.srcs/sources_1/new/ImmGen.v,,DataMem,,,,,,,,
C:/Users/Salma/Processor/vivado/exp1.srcs/sources_1/new/ImmGen.v,1587332633,verilog,,C:/Users/Salma/Processor/vivado/exp1.srcs/sources_1/new/InstMem.v,C:/Users/Salma/Processor/vivado/exp1.srcs/sources_1/new/defines.v,ImmGen,,,,,,,,
C:/Users/Salma/Processor/vivado/exp1.srcs/sources_1/new/InstMem.v,1587337047,verilog,,C:/Users/Salma/Processor/vivado/exp1.srcs/sources_1/new/adderUnit.v,,InstMem,,,,,,,,
C:/Users/Salma/Processor/vivado/exp1.srcs/sources_1/new/adderUnit.v,1587332633,verilog,,C:/Users/Salma/Processor/vivado/exp1.srcs/sources_1/new/controlUnit.v,,adderUnit,,,,,,,,
C:/Users/Salma/Processor/vivado/exp1.srcs/sources_1/new/controlUnit.v,1587332633,verilog,,C:/Users/Salma/Processor/vivado/exp1.srcs/sources_1/new/driver.v,,controlUnit,,,,,,,,
C:/Users/Salma/Processor/vivado/exp1.srcs/sources_1/new/defines.v,1587332633,verilog,,,,,,,,,,,,
C:/Users/Salma/Processor/vivado/exp1.srcs/sources_1/new/driver.v,1587332633,verilog,,C:/Users/Salma/Processor/vivado/exp1.srcs/sources_1/new/ff.v,,driver,,,,,,,,
C:/Users/Salma/Processor/vivado/exp1.srcs/sources_1/new/ff.v,1587332633,verilog,,C:/Users/Salma/Processor/vivado/exp1.srcs/sources_1/new/fullAdder.v,,ff,,,,,,,,
C:/Users/Salma/Processor/vivado/exp1.srcs/sources_1/new/fullAdder.v,1587332633,verilog,,C:/Users/Salma/Processor/vivado/exp1.srcs/sources_1/new/mux_2to1.v,,fullAdder,,,,,,,,
C:/Users/Salma/Processor/vivado/exp1.srcs/sources_1/new/mux_2to1.v,1587332633,verilog,,C:/Users/Salma/Processor/vivado/exp1.srcs/sources_1/new/mux_4to1.v,,mux_2to1,,,,,,,,
C:/Users/Salma/Processor/vivado/exp1.srcs/sources_1/new/mux_4to1.v,1587332633,verilog,,C:/Users/Salma/Processor/vivado/exp1.srcs/sources_1/new/processor.v,,mux_4to1,,,,,,,,
C:/Users/Salma/Processor/vivado/exp1.srcs/sources_1/new/processor.v,1587335575,verilog,,C:/Users/Salma/Processor/vivado/exp1.srcs/sources_1/new/regFile.v,,processor,,,,,,,,
C:/Users/Salma/Processor/vivado/exp1.srcs/sources_1/new/processor_tb.v,1587332633,verilog,,,,processor_tb,,,,,,,,
C:/Users/Salma/Processor/vivado/exp1.srcs/sources_1/new/regFile.v,1587332633,verilog,,C:/Users/Salma/Processor/vivado/exp1.srcs/sources_1/new/reg_Nbit.v,,regFile,,,,,,,,
C:/Users/Salma/Processor/vivado/exp1.srcs/sources_1/new/reg_Nbit.v,1587332633,verilog,,C:/Users/Salma/Processor/vivado/exp1.srcs/sources_1/new/shifter.v,,reg_Nbit,,,,,,,,
C:/Users/Salma/Processor/vivado/exp1.srcs/sources_1/new/shifter.v,1587335003,verilog,,C:/Users/Salma/Processor/vivado/exp1.srcs/sources_1/new/shifter_nBit.v,C:/Users/Salma/Processor/vivado/exp1.srcs/sources_1/new/defines.v,shifter,,,,,,,,
C:/Users/Salma/Processor/vivado/exp1.srcs/sources_1/new/shifter_nBit.v,1587332633,verilog,,C:/Users/Salma/Processor/vivado/exp1.srcs/sources_1/new/processor_tb.v,,shifter_nBit,,,,,,,,
