{
    "ndevice": [
        "xilinx_aws-vu9p-f1-04261818", 
        "xilinx:aws:vu9p:f1:04261818"
    ], 
    "name": "Vector Addition ~ Asymmetrical Multiple Compute Units (C) ", 
    "contributors": [
        {
            "url": "http://www.xilinx.com", 
            "group": "Xilinx"
        }
    ], 
    "launch": [
        {
            "cmd_args": "BUILD/vadd.xclbin", 
            "name": "generic launch for all flows"
        }
    ], 
    "platform_type": "pcie", 
    "host": {
        "compiler": {
            "sources": [
                "REPO_DIR/common/includes/xcl2"
            ], 
            "includepaths": [
                "REPO_DIR/common/includes/xcl2"
            ]
        }, 
        "host_exe": "host"
    }, 
    "key_concepts": [
        "Multiple Compute Units"
    ], 
    "keywords": [
        "#pragma HLS PIPELINE"
    ], 
    "runtime": [
        "OpenCL"
    ], 
    "os": [
        "Linux"
    ], 
    "containers": [
        {
            "accelerators": [
                {
                    "num_compute_units": "4:vadd_1.vadd_2.vadd_3.vadd_4", 
                    "name": "vadd", 
                    "location": "src/vadd.cpp",
		    "compute_units": [ 
			{
				"arguments": [
					 {
						"name" : "in1",
						"memory": "DDR[0]"
					},
					{
						"name" : "in2",
						"memory" : "DDR[0]"
							
					},
					{
						"name" : "out_r",
						"memory" : "DDR[0]"
							
					}
				]
			},
			{	
				"arguments": [
					 {
						"name" : "in1",
						"memory": "DDR[1]"
					},
					{
						"name" : "in2",
						"memory" : "DDR[1]"
							
					},
					{
						"name" : "out_r",
						"memory" : "DDR[1]"
							
					}
				]
			},
			{
	
				"arguments": [
					 {
						"name" : "in1",
						"memory": "PLRAM[0]"
					},
					{
						"name" : "in2",
						"memory" : "PLRAM[0]"
							
					},
					{
						"name" : "out_r",
						"memory" : "PLRAM[0]"
							
					}
				]
			},
			{	
				"arguments": [
					 {
						"name" : "in1",
						"memory": "PLRAM[1]"
					},
					{
						"name" : "in2",
						"memory" : "PLRAM[1]"
							
					},
					{
						"name" : "out_r",
						"memory" : "PLRAM[1]"
							
					}
				]	
			}
		]
                }
            ], 
            "name": "vadd"
        }
    ], 
    "description": [
        "This is simple example of vector addition to demonstrate how to connect each compute unit to different banks and how to use these compute units in host applications"
    ]
}
