// Seed: 974908081
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
endmodule
module module_1 #(
    parameter id_1  = 32'd70,
    parameter id_14 = 32'd96,
    parameter id_15 = 32'd81,
    parameter id_3  = 32'd5
) (
    _id_1,
    id_2,
    _id_3,
    id_4
);
  input wire id_4;
  inout wire _id_3;
  output logic [7:0] id_2;
  inout wire _id_1;
  logic [1 : id_3  |  1] id_5;
  ;
  logic id_6;
  logic id_7;
  ;
  wire id_8, id_9, id_10, id_11, id_12, id_13, _id_14, _id_15, id_16, id_17, id_18, id_19;
  logic id_20;
  wire [-1 : id_1] id_21;
  module_0 modCall_1 (
      id_6,
      id_13,
      id_21
  );
  wire id_22;
  always id_2[id_15&&id_14] <= (id_14 ^ id_13 ^ id_11);
endmodule
