module top_module(
    input [31:0] a,
    input [31:0] b,
    output [31:0] sum
);
    logic [15:0] sum1, sum2;
    logic carry;
    add16 u1(.a(a[15:0]), .b(b[15:0]), .sum(sum1), .cin(0), .cout(carry));
    add16 u2(.a(a[31:16]), .b(b[31:16]), .sum(sum2), .cin(carry), .cout());
    assign sum = {sum2, sum1};
endmodule
