(edif blk_mem_circ_buff_v6_4
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2012 4 26 10 10 14)
      (program "Xilinx ngc2edif" (version "O.61xd"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: blk_mem_circ_buff_v6_4.ngc ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAMB16BWER
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port REGCEA
              (direction INPUT)
            )
            (port CLKA
              (direction INPUT)
            )
            (port ENB
              (direction INPUT)
            )
            (port RSTB
              (direction INPUT)
            )
            (port CLKB
              (direction INPUT)
            )
            (port REGCEB
              (direction INPUT)
            )
            (port RSTA
              (direction INPUT)
            )
            (port ENA
              (direction INPUT)
            )
            (port (array (rename DIPA "DIPA(3:0)") 4)
              (direction INPUT))
            (port (array (rename WEA "WEA(3:0)") 4)
              (direction INPUT))
            (port (array (rename DOA "DOA(31:0)") 32)
              (direction OUTPUT))
            (port (array (rename ADDRA "ADDRA(13:0)") 14)
              (direction INPUT))
            (port (array (rename ADDRB "ADDRB(13:0)") 14)
              (direction INPUT))
            (port (array (rename DIB "DIB(31:0)") 32)
              (direction INPUT))
            (port (array (rename DOPA "DOPA(3:0)") 4)
              (direction OUTPUT))
            (port (array (rename DIPB "DIPB(3:0)") 4)
              (direction INPUT))
            (port (array (rename DOPB "DOPB(3:0)") 4)
              (direction OUTPUT))
            (port (array (rename DOB "DOB(31:0)") 32)
              (direction OUTPUT))
            (port (array (rename WEB "WEB(3:0)") 4)
              (direction INPUT))
            (port (array (rename DIA "DIA(31:0)") 32)
              (direction INPUT))
          )
      )
    )
  )

  (library blk_mem_circ_buff_v6_4_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell blk_mem_circ_buff_v6_4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clka
              (direction INPUT)
            )
            (port ena
              (direction INPUT)
            )
            (port clkb
              (direction INPUT)
            )
            (port enb
              (direction INPUT)
            )
            (port (array (rename wea "wea(0:0)") 1)
              (direction INPUT))
            (port (array (rename addra "addra(7:0)") 8)
              (direction INPUT))
            (port (array (rename dina "dina(127:0)") 128)
              (direction INPUT))
            (port (array (rename web "web(0:0)") 1)
              (direction INPUT))
            (port (array (rename addrb "addrb(9:0)") 10)
              (direction INPUT))
            (port (array (rename dinb "dinb(31:0)") 32)
              (direction INPUT))
            (port (array (rename douta "douta(127:0)") 128)
              (direction OUTPUT))
            (port (array (rename doutb "doutb(31:0)") 32)
              (direction OUTPUT))
            (designator "6slx45tfgg484-2")
            (property TYPE (string "blk_mem_circ_buff_v6_4") (owner "Xilinx"))
            (property BUS_INFO (string "1:INPUT:wea(0:0)") (owner "Xilinx"))
            (property BUS_INFO (string "8:INPUT:addra(7:0)") (owner "Xilinx"))
            (property BUS_INFO (string "128:INPUT:dina(127:0)") (owner "Xilinx"))
            (property BUS_INFO (string "1:INPUT:web(0:0)") (owner "Xilinx"))
            (property BUS_INFO (string "10:INPUT:addrb(9:0)") (owner "Xilinx"))
            (property BUS_INFO (string "32:INPUT:dinb(31:0)") (owner "Xilinx"))
            (property BUS_INFO (string "128:OUTPUT:douta(127:0)") (owner "Xilinx"))
            (property BUS_INFO (string "32:OUTPUT:doutb(31:0)") (owner "Xilinx"))
            (property X_CORE_INFO (string "blk_mem_gen_v6_2, Xilinx CORE Generator 13.3") (owner "Xilinx"))
            (property CHECK_LICENSE_TYPE (string "blk_mem_circ_buff_v6_4,blk_mem_gen_v6_2,{}") (owner "Xilinx"))
            (property CORE_GENERATION_INFO (string "blk_mem_circ_buff_v6_4,blk_mem_gen_v6_2,{c_addra_width=8,c_addrb_width=10,c_algorithm=1,c_axi_id_width=4,c_axi_slave_type=0,c_axi_type=1,c_byte_size=9,c_common_clk=0,c_default_data=0,c_disable_warn_bhv_coll=0,c_disable_warn_bhv_range=0,c_elaboration_dir=/afs/cern.ch/eng/eda/cds_users/gfernand/projects/tdc/src/ip_cores/mem_core/tmp/_cg/,c_family=spartan6,c_has_axi_id=0,c_has_ena=1,c_has_enb=1,c_has_injecterr=0,c_has_mem_output_regs_a=0,c_has_mem_output_regs_b=1,c_has_mux_output_regs_a=0,c_has_mux_output_regs_b=0,c_has_regcea=0,c_has_regceb=0,c_has_rsta=0,c_has_rstb=0,c_has_softecc_input_regs_a=0,c_has_softecc_output_regs_b=0,c_init_file_name=no_coe_file_loaded,c_inita_val=0,c_initb_val=0,c_interface_type=0,c_load_init_file=0,c_mem_type=2,c_mux_pipeline_stages=0,c_prim_type=1,c_read_depth_a=256,c_read_depth_b=1024,c_read_width_a=128,c_read_width_b=32,c_rst_priority_a=CE,c_rst_priority_b=CE,c_rst_type=SYNC,c_rstram_a=0,c_rstram_b=0,c_sim_collision_check=ALL,c_use_byte_wea=0,c_use_byte_web=0,c_use_default_data=0,c_use_ecc=0,c_use_softecc=0,c_wea_width=1,c_web_width=1,c_write_depth_a=256,c_write_depth_b=1024,c_write_mode_a=WRITE_FIRST,c_write_mode_b=WRITE_FIRST,c_write_width_a=128,c_write_width_b=32,c_xdevicefamily=spartan6}") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "-1") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "Yes") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "blk_mem_circ_buff_v6_4_blk_mem_circ_buff_v6_4") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA(13:0)") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB(13:0)") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA(3:0)") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA(3:0)") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB(3:0)") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB(3:0)") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA(3:0)") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA(31:0)") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB(31:0)") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB(31:0)") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB(3:0)") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA(31:0)") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 36) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 9) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 1) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_08 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_09 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_10 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_11 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_12 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_14 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_15 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_16 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_20 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_31 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_33 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_35 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA(13:0)") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB(13:0)") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA(3:0)") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA(3:0)") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB(3:0)") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB(3:0)") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA(3:0)") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA(31:0)") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB(31:0)") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB(31:0)") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB(3:0)") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA(31:0)") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 36) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 9) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 1) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_08 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_09 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_10 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_11 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_12 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_14 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_15 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_16 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_20 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_31 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_33 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_35 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA(13:0)") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB(13:0)") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA(3:0)") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA(3:0)") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB(3:0)") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB(3:0)") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA(3:0)") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA(31:0)") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB(31:0)") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB(31:0)") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB(3:0)") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA(31:0)") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 36) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 9) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 1) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_08 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_09 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_10 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_11 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_12 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_14 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_15 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_16 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_20 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_31 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_33 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_35 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA(13:0)") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB(13:0)") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA(3:0)") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA(3:0)") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB(3:0)") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB(3:0)") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA(3:0)") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA(31:0)") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB(31:0)") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB(31:0)") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB(3:0)") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA(31:0)") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 36) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 9) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 1) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_08 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_09 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_10 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_11 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_12 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_14 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_15 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_16 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_20 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_31 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_33 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_35 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (net N1
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename doutb_0_ "doutb(0)")
              (joined
                (portRef (member doutb 31))
                (portRef (member DOB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename doutb_1_ "doutb(1)")
              (joined
                (portRef (member doutb 30))
                (portRef (member DOB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename doutb_2_ "doutb(2)")
              (joined
                (portRef (member doutb 29))
                (portRef (member DOB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename doutb_3_ "doutb(3)")
              (joined
                (portRef (member doutb 28))
                (portRef (member DOB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename doutb_4_ "doutb(4)")
              (joined
                (portRef (member doutb 27))
                (portRef (member DOB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename doutb_5_ "doutb(5)")
              (joined
                (portRef (member doutb 26))
                (portRef (member DOB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename doutb_6_ "doutb(6)")
              (joined
                (portRef (member doutb 25))
                (portRef (member DOB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename doutb_7_ "doutb(7)")
              (joined
                (portRef (member doutb 24))
                (portRef (member DOB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename doutb_8_ "doutb(8)")
              (joined
                (portRef (member doutb 23))
                (portRef (member DOPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename doutb_9_ "doutb(9)")
              (joined
                (portRef (member doutb 22))
                (portRef (member DOB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename doutb_10_ "doutb(10)")
              (joined
                (portRef (member doutb 21))
                (portRef (member DOB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename doutb_11_ "doutb(11)")
              (joined
                (portRef (member doutb 20))
                (portRef (member DOB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename doutb_12_ "doutb(12)")
              (joined
                (portRef (member doutb 19))
                (portRef (member DOB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename doutb_13_ "doutb(13)")
              (joined
                (portRef (member doutb 18))
                (portRef (member DOB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename doutb_14_ "doutb(14)")
              (joined
                (portRef (member doutb 17))
                (portRef (member DOB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename doutb_15_ "doutb(15)")
              (joined
                (portRef (member doutb 16))
                (portRef (member DOB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename doutb_16_ "doutb(16)")
              (joined
                (portRef (member doutb 15))
                (portRef (member DOB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename doutb_17_ "doutb(17)")
              (joined
                (portRef (member doutb 14))
                (portRef (member DOPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename doutb_18_ "doutb(18)")
              (joined
                (portRef (member doutb 13))
                (portRef (member DOB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename doutb_19_ "doutb(19)")
              (joined
                (portRef (member doutb 12))
                (portRef (member DOB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename doutb_20_ "doutb(20)")
              (joined
                (portRef (member doutb 11))
                (portRef (member DOB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename doutb_21_ "doutb(21)")
              (joined
                (portRef (member doutb 10))
                (portRef (member DOB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename doutb_22_ "doutb(22)")
              (joined
                (portRef (member doutb 9))
                (portRef (member DOB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename doutb_23_ "doutb(23)")
              (joined
                (portRef (member doutb 8))
                (portRef (member DOB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename doutb_24_ "doutb(24)")
              (joined
                (portRef (member doutb 7))
                (portRef (member DOB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename doutb_25_ "doutb(25)")
              (joined
                (portRef (member doutb 6))
                (portRef (member DOB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename doutb_26_ "doutb(26)")
              (joined
                (portRef (member doutb 5))
                (portRef (member DOPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename doutb_27_ "doutb(27)")
              (joined
                (portRef (member doutb 4))
                (portRef (member DOB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename doutb_28_ "doutb(28)")
              (joined
                (portRef (member doutb 3))
                (portRef (member DOB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename doutb_29_ "doutb(29)")
              (joined
                (portRef (member doutb 2))
                (portRef (member DOB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename doutb_30_ "doutb(30)")
              (joined
                (portRef (member doutb 1))
                (portRef (member DOB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename doutb_31_ "doutb(31)")
              (joined
                (portRef (member doutb 0))
                (portRef (member DOB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_0_ "douta(0)")
              (joined
                (portRef (member douta 127))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_1_ "douta(1)")
              (joined
                (portRef (member douta 126))
                (portRef (member DOA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_2_ "douta(2)")
              (joined
                (portRef (member douta 125))
                (portRef (member DOA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_3_ "douta(3)")
              (joined
                (portRef (member douta 124))
                (portRef (member DOA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_4_ "douta(4)")
              (joined
                (portRef (member douta 123))
                (portRef (member DOA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_5_ "douta(5)")
              (joined
                (portRef (member douta 122))
                (portRef (member DOA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_6_ "douta(6)")
              (joined
                (portRef (member douta 121))
                (portRef (member DOA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_7_ "douta(7)")
              (joined
                (portRef (member douta 120))
                (portRef (member DOA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_8_ "douta(8)")
              (joined
                (portRef (member douta 119))
                (portRef (member DOPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_9_ "douta(9)")
              (joined
                (portRef (member douta 118))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_10_ "douta(10)")
              (joined
                (portRef (member douta 117))
                (portRef (member DOA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_11_ "douta(11)")
              (joined
                (portRef (member douta 116))
                (portRef (member DOA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_12_ "douta(12)")
              (joined
                (portRef (member douta 115))
                (portRef (member DOA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_13_ "douta(13)")
              (joined
                (portRef (member douta 114))
                (portRef (member DOA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_14_ "douta(14)")
              (joined
                (portRef (member douta 113))
                (portRef (member DOA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_15_ "douta(15)")
              (joined
                (portRef (member douta 112))
                (portRef (member DOA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_16_ "douta(16)")
              (joined
                (portRef (member douta 111))
                (portRef (member DOA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_17_ "douta(17)")
              (joined
                (portRef (member douta 110))
                (portRef (member DOPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_18_ "douta(18)")
              (joined
                (portRef (member douta 109))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_19_ "douta(19)")
              (joined
                (portRef (member douta 108))
                (portRef (member DOA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_20_ "douta(20)")
              (joined
                (portRef (member douta 107))
                (portRef (member DOA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_21_ "douta(21)")
              (joined
                (portRef (member douta 106))
                (portRef (member DOA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_22_ "douta(22)")
              (joined
                (portRef (member douta 105))
                (portRef (member DOA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_23_ "douta(23)")
              (joined
                (portRef (member douta 104))
                (portRef (member DOA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_24_ "douta(24)")
              (joined
                (portRef (member douta 103))
                (portRef (member DOA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_25_ "douta(25)")
              (joined
                (portRef (member douta 102))
                (portRef (member DOA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_26_ "douta(26)")
              (joined
                (portRef (member douta 101))
                (portRef (member DOPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_27_ "douta(27)")
              (joined
                (portRef (member douta 100))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_28_ "douta(28)")
              (joined
                (portRef (member douta 99))
                (portRef (member DOA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_29_ "douta(29)")
              (joined
                (portRef (member douta 98))
                (portRef (member DOA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_30_ "douta(30)")
              (joined
                (portRef (member douta 97))
                (portRef (member DOA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_31_ "douta(31)")
              (joined
                (portRef (member douta 96))
                (portRef (member DOA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_32_ "douta(32)")
              (joined
                (portRef (member douta 95))
                (portRef (member DOA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_33_ "douta(33)")
              (joined
                (portRef (member douta 94))
                (portRef (member DOA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_34_ "douta(34)")
              (joined
                (portRef (member douta 93))
                (portRef (member DOA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_35_ "douta(35)")
              (joined
                (portRef (member douta 92))
                (portRef (member DOA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_36_ "douta(36)")
              (joined
                (portRef (member douta 91))
                (portRef (member DOA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_37_ "douta(37)")
              (joined
                (portRef (member douta 90))
                (portRef (member DOA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_38_ "douta(38)")
              (joined
                (portRef (member douta 89))
                (portRef (member DOA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_39_ "douta(39)")
              (joined
                (portRef (member douta 88))
                (portRef (member DOA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_40_ "douta(40)")
              (joined
                (portRef (member douta 87))
                (portRef (member DOPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_41_ "douta(41)")
              (joined
                (portRef (member douta 86))
                (portRef (member DOA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_42_ "douta(42)")
              (joined
                (portRef (member douta 85))
                (portRef (member DOA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_43_ "douta(43)")
              (joined
                (portRef (member douta 84))
                (portRef (member DOA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_44_ "douta(44)")
              (joined
                (portRef (member douta 83))
                (portRef (member DOA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_45_ "douta(45)")
              (joined
                (portRef (member douta 82))
                (portRef (member DOA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_46_ "douta(46)")
              (joined
                (portRef (member douta 81))
                (portRef (member DOA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_47_ "douta(47)")
              (joined
                (portRef (member douta 80))
                (portRef (member DOA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_48_ "douta(48)")
              (joined
                (portRef (member douta 79))
                (portRef (member DOA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_49_ "douta(49)")
              (joined
                (portRef (member douta 78))
                (portRef (member DOPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_50_ "douta(50)")
              (joined
                (portRef (member douta 77))
                (portRef (member DOA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_51_ "douta(51)")
              (joined
                (portRef (member douta 76))
                (portRef (member DOA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_52_ "douta(52)")
              (joined
                (portRef (member douta 75))
                (portRef (member DOA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_53_ "douta(53)")
              (joined
                (portRef (member douta 74))
                (portRef (member DOA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_54_ "douta(54)")
              (joined
                (portRef (member douta 73))
                (portRef (member DOA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_55_ "douta(55)")
              (joined
                (portRef (member douta 72))
                (portRef (member DOA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_56_ "douta(56)")
              (joined
                (portRef (member douta 71))
                (portRef (member DOA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_57_ "douta(57)")
              (joined
                (portRef (member douta 70))
                (portRef (member DOA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_58_ "douta(58)")
              (joined
                (portRef (member douta 69))
                (portRef (member DOPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_59_ "douta(59)")
              (joined
                (portRef (member douta 68))
                (portRef (member DOA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_60_ "douta(60)")
              (joined
                (portRef (member douta 67))
                (portRef (member DOA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_61_ "douta(61)")
              (joined
                (portRef (member douta 66))
                (portRef (member DOA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_62_ "douta(62)")
              (joined
                (portRef (member douta 65))
                (portRef (member DOA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_63_ "douta(63)")
              (joined
                (portRef (member douta 64))
                (portRef (member DOA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_64_ "douta(64)")
              (joined
                (portRef (member douta 63))
                (portRef (member DOA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_65_ "douta(65)")
              (joined
                (portRef (member douta 62))
                (portRef (member DOA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_66_ "douta(66)")
              (joined
                (portRef (member douta 61))
                (portRef (member DOA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_67_ "douta(67)")
              (joined
                (portRef (member douta 60))
                (portRef (member DOA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_68_ "douta(68)")
              (joined
                (portRef (member douta 59))
                (portRef (member DOA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_69_ "douta(69)")
              (joined
                (portRef (member douta 58))
                (portRef (member DOA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_70_ "douta(70)")
              (joined
                (portRef (member douta 57))
                (portRef (member DOA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_71_ "douta(71)")
              (joined
                (portRef (member douta 56))
                (portRef (member DOA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_72_ "douta(72)")
              (joined
                (portRef (member douta 55))
                (portRef (member DOPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_73_ "douta(73)")
              (joined
                (portRef (member douta 54))
                (portRef (member DOA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_74_ "douta(74)")
              (joined
                (portRef (member douta 53))
                (portRef (member DOA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_75_ "douta(75)")
              (joined
                (portRef (member douta 52))
                (portRef (member DOA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_76_ "douta(76)")
              (joined
                (portRef (member douta 51))
                (portRef (member DOA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_77_ "douta(77)")
              (joined
                (portRef (member douta 50))
                (portRef (member DOA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_78_ "douta(78)")
              (joined
                (portRef (member douta 49))
                (portRef (member DOA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_79_ "douta(79)")
              (joined
                (portRef (member douta 48))
                (portRef (member DOA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_80_ "douta(80)")
              (joined
                (portRef (member douta 47))
                (portRef (member DOA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_81_ "douta(81)")
              (joined
                (portRef (member douta 46))
                (portRef (member DOPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_82_ "douta(82)")
              (joined
                (portRef (member douta 45))
                (portRef (member DOA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_83_ "douta(83)")
              (joined
                (portRef (member douta 44))
                (portRef (member DOA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_84_ "douta(84)")
              (joined
                (portRef (member douta 43))
                (portRef (member DOA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_85_ "douta(85)")
              (joined
                (portRef (member douta 42))
                (portRef (member DOA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_86_ "douta(86)")
              (joined
                (portRef (member douta 41))
                (portRef (member DOA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_87_ "douta(87)")
              (joined
                (portRef (member douta 40))
                (portRef (member DOA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_88_ "douta(88)")
              (joined
                (portRef (member douta 39))
                (portRef (member DOA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_89_ "douta(89)")
              (joined
                (portRef (member douta 38))
                (portRef (member DOA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_90_ "douta(90)")
              (joined
                (portRef (member douta 37))
                (portRef (member DOPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_91_ "douta(91)")
              (joined
                (portRef (member douta 36))
                (portRef (member DOA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_92_ "douta(92)")
              (joined
                (portRef (member douta 35))
                (portRef (member DOA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_93_ "douta(93)")
              (joined
                (portRef (member douta 34))
                (portRef (member DOA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_94_ "douta(94)")
              (joined
                (portRef (member douta 33))
                (portRef (member DOA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_95_ "douta(95)")
              (joined
                (portRef (member douta 32))
                (portRef (member DOA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_96_ "douta(96)")
              (joined
                (portRef (member douta 31))
                (portRef (member DOA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_97_ "douta(97)")
              (joined
                (portRef (member douta 30))
                (portRef (member DOA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_98_ "douta(98)")
              (joined
                (portRef (member douta 29))
                (portRef (member DOA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_99_ "douta(99)")
              (joined
                (portRef (member douta 28))
                (portRef (member DOA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_100_ "douta(100)")
              (joined
                (portRef (member douta 27))
                (portRef (member DOA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_101_ "douta(101)")
              (joined
                (portRef (member douta 26))
                (portRef (member DOA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_102_ "douta(102)")
              (joined
                (portRef (member douta 25))
                (portRef (member DOA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_103_ "douta(103)")
              (joined
                (portRef (member douta 24))
                (portRef (member DOA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_104_ "douta(104)")
              (joined
                (portRef (member douta 23))
                (portRef (member DOPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_105_ "douta(105)")
              (joined
                (portRef (member douta 22))
                (portRef (member DOA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_106_ "douta(106)")
              (joined
                (portRef (member douta 21))
                (portRef (member DOA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_107_ "douta(107)")
              (joined
                (portRef (member douta 20))
                (portRef (member DOA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_108_ "douta(108)")
              (joined
                (portRef (member douta 19))
                (portRef (member DOA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_109_ "douta(109)")
              (joined
                (portRef (member douta 18))
                (portRef (member DOA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_110_ "douta(110)")
              (joined
                (portRef (member douta 17))
                (portRef (member DOA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_111_ "douta(111)")
              (joined
                (portRef (member douta 16))
                (portRef (member DOA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_112_ "douta(112)")
              (joined
                (portRef (member douta 15))
                (portRef (member DOA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_113_ "douta(113)")
              (joined
                (portRef (member douta 14))
                (portRef (member DOPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_114_ "douta(114)")
              (joined
                (portRef (member douta 13))
                (portRef (member DOA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_115_ "douta(115)")
              (joined
                (portRef (member douta 12))
                (portRef (member DOA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_116_ "douta(116)")
              (joined
                (portRef (member douta 11))
                (portRef (member DOA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_117_ "douta(117)")
              (joined
                (portRef (member douta 10))
                (portRef (member DOA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_118_ "douta(118)")
              (joined
                (portRef (member douta 9))
                (portRef (member DOA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_119_ "douta(119)")
              (joined
                (portRef (member douta 8))
                (portRef (member DOA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_120_ "douta(120)")
              (joined
                (portRef (member douta 7))
                (portRef (member DOA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_121_ "douta(121)")
              (joined
                (portRef (member douta 6))
                (portRef (member DOA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_122_ "douta(122)")
              (joined
                (portRef (member douta 5))
                (portRef (member DOPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_123_ "douta(123)")
              (joined
                (portRef (member douta 4))
                (portRef (member DOA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_124_ "douta(124)")
              (joined
                (portRef (member douta 3))
                (portRef (member DOA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_125_ "douta(125)")
              (joined
                (portRef (member douta 2))
                (portRef (member DOA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_126_ "douta(126)")
              (joined
                (portRef (member douta 1))
                (portRef (member DOA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename douta_127_ "douta(127)")
              (joined
                (portRef (member douta 0))
                (portRef (member DOA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net enb
              (joined
                (portRef enb)
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net clkb
              (joined
                (portRef clkb)
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net ena
              (joined
                (portRef ena)
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net clka
              (joined
                (portRef clka)
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dinb_0_ "dinb(0)")
              (joined
                (portRef (member dinb 31))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dinb_1_ "dinb(1)")
              (joined
                (portRef (member dinb 30))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dinb_2_ "dinb(2)")
              (joined
                (portRef (member dinb 29))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dinb_3_ "dinb(3)")
              (joined
                (portRef (member dinb 28))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dinb_4_ "dinb(4)")
              (joined
                (portRef (member dinb 27))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dinb_5_ "dinb(5)")
              (joined
                (portRef (member dinb 26))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dinb_6_ "dinb(6)")
              (joined
                (portRef (member dinb 25))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dinb_7_ "dinb(7)")
              (joined
                (portRef (member dinb 24))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dinb_8_ "dinb(8)")
              (joined
                (portRef (member dinb 23))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dinb_9_ "dinb(9)")
              (joined
                (portRef (member dinb 22))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dinb_10_ "dinb(10)")
              (joined
                (portRef (member dinb 21))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dinb_11_ "dinb(11)")
              (joined
                (portRef (member dinb 20))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dinb_12_ "dinb(12)")
              (joined
                (portRef (member dinb 19))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dinb_13_ "dinb(13)")
              (joined
                (portRef (member dinb 18))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dinb_14_ "dinb(14)")
              (joined
                (portRef (member dinb 17))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dinb_15_ "dinb(15)")
              (joined
                (portRef (member dinb 16))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dinb_16_ "dinb(16)")
              (joined
                (portRef (member dinb 15))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dinb_17_ "dinb(17)")
              (joined
                (portRef (member dinb 14))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dinb_18_ "dinb(18)")
              (joined
                (portRef (member dinb 13))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dinb_19_ "dinb(19)")
              (joined
                (portRef (member dinb 12))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dinb_20_ "dinb(20)")
              (joined
                (portRef (member dinb 11))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dinb_21_ "dinb(21)")
              (joined
                (portRef (member dinb 10))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dinb_22_ "dinb(22)")
              (joined
                (portRef (member dinb 9))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dinb_23_ "dinb(23)")
              (joined
                (portRef (member dinb 8))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dinb_24_ "dinb(24)")
              (joined
                (portRef (member dinb 7))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dinb_25_ "dinb(25)")
              (joined
                (portRef (member dinb 6))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dinb_26_ "dinb(26)")
              (joined
                (portRef (member dinb 5))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dinb_27_ "dinb(27)")
              (joined
                (portRef (member dinb 4))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dinb_28_ "dinb(28)")
              (joined
                (portRef (member dinb 3))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dinb_29_ "dinb(29)")
              (joined
                (portRef (member dinb 2))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dinb_30_ "dinb(30)")
              (joined
                (portRef (member dinb 1))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dinb_31_ "dinb(31)")
              (joined
                (portRef (member dinb 0))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addrb_0_ "addrb(0)")
              (joined
                (portRef (member addrb 9))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addrb_1_ "addrb(1)")
              (joined
                (portRef (member addrb 8))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addrb_2_ "addrb(2)")
              (joined
                (portRef (member addrb 7))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addrb_3_ "addrb(3)")
              (joined
                (portRef (member addrb 6))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addrb_4_ "addrb(4)")
              (joined
                (portRef (member addrb 5))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addrb_5_ "addrb(5)")
              (joined
                (portRef (member addrb 4))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addrb_6_ "addrb(6)")
              (joined
                (portRef (member addrb 3))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addrb_7_ "addrb(7)")
              (joined
                (portRef (member addrb 2))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addrb_8_ "addrb(8)")
              (joined
                (portRef (member addrb 1))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addrb_9_ "addrb(9)")
              (joined
                (portRef (member addrb 0))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename web_0_ "web(0)")
              (joined
                (portRef (member web 0))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_0_ "dina(0)")
              (joined
                (portRef (member dina 127))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_1_ "dina(1)")
              (joined
                (portRef (member dina 126))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_2_ "dina(2)")
              (joined
                (portRef (member dina 125))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_3_ "dina(3)")
              (joined
                (portRef (member dina 124))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_4_ "dina(4)")
              (joined
                (portRef (member dina 123))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_5_ "dina(5)")
              (joined
                (portRef (member dina 122))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_6_ "dina(6)")
              (joined
                (portRef (member dina 121))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_7_ "dina(7)")
              (joined
                (portRef (member dina 120))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_8_ "dina(8)")
              (joined
                (portRef (member dina 119))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_9_ "dina(9)")
              (joined
                (portRef (member dina 118))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_10_ "dina(10)")
              (joined
                (portRef (member dina 117))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_11_ "dina(11)")
              (joined
                (portRef (member dina 116))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_12_ "dina(12)")
              (joined
                (portRef (member dina 115))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_13_ "dina(13)")
              (joined
                (portRef (member dina 114))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_14_ "dina(14)")
              (joined
                (portRef (member dina 113))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_15_ "dina(15)")
              (joined
                (portRef (member dina 112))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_16_ "dina(16)")
              (joined
                (portRef (member dina 111))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_17_ "dina(17)")
              (joined
                (portRef (member dina 110))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_18_ "dina(18)")
              (joined
                (portRef (member dina 109))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_19_ "dina(19)")
              (joined
                (portRef (member dina 108))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_20_ "dina(20)")
              (joined
                (portRef (member dina 107))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_21_ "dina(21)")
              (joined
                (portRef (member dina 106))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_22_ "dina(22)")
              (joined
                (portRef (member dina 105))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_23_ "dina(23)")
              (joined
                (portRef (member dina 104))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_24_ "dina(24)")
              (joined
                (portRef (member dina 103))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_25_ "dina(25)")
              (joined
                (portRef (member dina 102))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_26_ "dina(26)")
              (joined
                (portRef (member dina 101))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_27_ "dina(27)")
              (joined
                (portRef (member dina 100))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_28_ "dina(28)")
              (joined
                (portRef (member dina 99))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_29_ "dina(29)")
              (joined
                (portRef (member dina 98))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_30_ "dina(30)")
              (joined
                (portRef (member dina 97))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_31_ "dina(31)")
              (joined
                (portRef (member dina 96))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_32_ "dina(32)")
              (joined
                (portRef (member dina 95))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_33_ "dina(33)")
              (joined
                (portRef (member dina 94))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_34_ "dina(34)")
              (joined
                (portRef (member dina 93))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_35_ "dina(35)")
              (joined
                (portRef (member dina 92))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_36_ "dina(36)")
              (joined
                (portRef (member dina 91))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_37_ "dina(37)")
              (joined
                (portRef (member dina 90))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_38_ "dina(38)")
              (joined
                (portRef (member dina 89))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_39_ "dina(39)")
              (joined
                (portRef (member dina 88))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_40_ "dina(40)")
              (joined
                (portRef (member dina 87))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_41_ "dina(41)")
              (joined
                (portRef (member dina 86))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_42_ "dina(42)")
              (joined
                (portRef (member dina 85))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_43_ "dina(43)")
              (joined
                (portRef (member dina 84))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_44_ "dina(44)")
              (joined
                (portRef (member dina 83))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_45_ "dina(45)")
              (joined
                (portRef (member dina 82))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_46_ "dina(46)")
              (joined
                (portRef (member dina 81))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_47_ "dina(47)")
              (joined
                (portRef (member dina 80))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_48_ "dina(48)")
              (joined
                (portRef (member dina 79))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_49_ "dina(49)")
              (joined
                (portRef (member dina 78))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_50_ "dina(50)")
              (joined
                (portRef (member dina 77))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_51_ "dina(51)")
              (joined
                (portRef (member dina 76))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_52_ "dina(52)")
              (joined
                (portRef (member dina 75))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_53_ "dina(53)")
              (joined
                (portRef (member dina 74))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_54_ "dina(54)")
              (joined
                (portRef (member dina 73))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_55_ "dina(55)")
              (joined
                (portRef (member dina 72))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_56_ "dina(56)")
              (joined
                (portRef (member dina 71))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_57_ "dina(57)")
              (joined
                (portRef (member dina 70))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_58_ "dina(58)")
              (joined
                (portRef (member dina 69))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_59_ "dina(59)")
              (joined
                (portRef (member dina 68))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_60_ "dina(60)")
              (joined
                (portRef (member dina 67))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_61_ "dina(61)")
              (joined
                (portRef (member dina 66))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_62_ "dina(62)")
              (joined
                (portRef (member dina 65))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_63_ "dina(63)")
              (joined
                (portRef (member dina 64))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_64_ "dina(64)")
              (joined
                (portRef (member dina 63))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_65_ "dina(65)")
              (joined
                (portRef (member dina 62))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_66_ "dina(66)")
              (joined
                (portRef (member dina 61))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_67_ "dina(67)")
              (joined
                (portRef (member dina 60))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_68_ "dina(68)")
              (joined
                (portRef (member dina 59))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_69_ "dina(69)")
              (joined
                (portRef (member dina 58))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_70_ "dina(70)")
              (joined
                (portRef (member dina 57))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_71_ "dina(71)")
              (joined
                (portRef (member dina 56))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_72_ "dina(72)")
              (joined
                (portRef (member dina 55))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_73_ "dina(73)")
              (joined
                (portRef (member dina 54))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_74_ "dina(74)")
              (joined
                (portRef (member dina 53))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_75_ "dina(75)")
              (joined
                (portRef (member dina 52))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_76_ "dina(76)")
              (joined
                (portRef (member dina 51))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_77_ "dina(77)")
              (joined
                (portRef (member dina 50))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_78_ "dina(78)")
              (joined
                (portRef (member dina 49))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_79_ "dina(79)")
              (joined
                (portRef (member dina 48))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_80_ "dina(80)")
              (joined
                (portRef (member dina 47))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_81_ "dina(81)")
              (joined
                (portRef (member dina 46))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_82_ "dina(82)")
              (joined
                (portRef (member dina 45))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_83_ "dina(83)")
              (joined
                (portRef (member dina 44))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_84_ "dina(84)")
              (joined
                (portRef (member dina 43))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_85_ "dina(85)")
              (joined
                (portRef (member dina 42))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_86_ "dina(86)")
              (joined
                (portRef (member dina 41))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_87_ "dina(87)")
              (joined
                (portRef (member dina 40))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_88_ "dina(88)")
              (joined
                (portRef (member dina 39))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_89_ "dina(89)")
              (joined
                (portRef (member dina 38))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_90_ "dina(90)")
              (joined
                (portRef (member dina 37))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_91_ "dina(91)")
              (joined
                (portRef (member dina 36))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_92_ "dina(92)")
              (joined
                (portRef (member dina 35))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_93_ "dina(93)")
              (joined
                (portRef (member dina 34))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_94_ "dina(94)")
              (joined
                (portRef (member dina 33))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_95_ "dina(95)")
              (joined
                (portRef (member dina 32))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_96_ "dina(96)")
              (joined
                (portRef (member dina 31))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_97_ "dina(97)")
              (joined
                (portRef (member dina 30))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_98_ "dina(98)")
              (joined
                (portRef (member dina 29))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_99_ "dina(99)")
              (joined
                (portRef (member dina 28))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_100_ "dina(100)")
              (joined
                (portRef (member dina 27))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_101_ "dina(101)")
              (joined
                (portRef (member dina 26))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_102_ "dina(102)")
              (joined
                (portRef (member dina 25))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_103_ "dina(103)")
              (joined
                (portRef (member dina 24))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_104_ "dina(104)")
              (joined
                (portRef (member dina 23))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_105_ "dina(105)")
              (joined
                (portRef (member dina 22))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_106_ "dina(106)")
              (joined
                (portRef (member dina 21))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_107_ "dina(107)")
              (joined
                (portRef (member dina 20))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_108_ "dina(108)")
              (joined
                (portRef (member dina 19))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_109_ "dina(109)")
              (joined
                (portRef (member dina 18))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_110_ "dina(110)")
              (joined
                (portRef (member dina 17))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_111_ "dina(111)")
              (joined
                (portRef (member dina 16))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_112_ "dina(112)")
              (joined
                (portRef (member dina 15))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_113_ "dina(113)")
              (joined
                (portRef (member dina 14))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_114_ "dina(114)")
              (joined
                (portRef (member dina 13))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_115_ "dina(115)")
              (joined
                (portRef (member dina 12))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_116_ "dina(116)")
              (joined
                (portRef (member dina 11))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_117_ "dina(117)")
              (joined
                (portRef (member dina 10))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_118_ "dina(118)")
              (joined
                (portRef (member dina 9))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_119_ "dina(119)")
              (joined
                (portRef (member dina 8))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_120_ "dina(120)")
              (joined
                (portRef (member dina 7))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_121_ "dina(121)")
              (joined
                (portRef (member dina 6))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_122_ "dina(122)")
              (joined
                (portRef (member dina 5))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_123_ "dina(123)")
              (joined
                (portRef (member dina 4))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_124_ "dina(124)")
              (joined
                (portRef (member dina 3))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_125_ "dina(125)")
              (joined
                (portRef (member dina 2))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_126_ "dina(126)")
              (joined
                (portRef (member dina 1))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_127_ "dina(127)")
              (joined
                (portRef (member dina 0))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addra_0_ "addra(0)")
              (joined
                (portRef (member addra 7))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addra_1_ "addra(1)")
              (joined
                (portRef (member addra 6))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addra_2_ "addra(2)")
              (joined
                (portRef (member addra 5))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addra_3_ "addra(3)")
              (joined
                (portRef (member addra 4))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addra_4_ "addra(4)")
              (joined
                (portRef (member addra 3))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addra_5_ "addra(5)")
              (joined
                (portRef (member addra 2))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addra_6_ "addra(6)")
              (joined
                (portRef (member addra 1))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addra_7_ "addra(7)")
              (joined
                (portRef (member addra 0))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename wea_0_ "wea(0)")
              (joined
                (portRef (member wea 0))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_noinit_ram_TRUE_DP_PRIM18_ram))
              )
            )
          )
      )
    )
  )

  (design blk_mem_circ_buff_v6_4
    (cellRef blk_mem_circ_buff_v6_4
      (libraryRef blk_mem_circ_buff_v6_4_lib)
    )
    (property PART (string "6slx45tfgg484-2") (owner "Xilinx"))
  )
)

