#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Nov 13 16:25:40 2018
# Process ID: 57020
# Current directory: D:/vivado/Projects/lab_12_servo_motor/lab_12_servo_motor.runs/synth_1
# Command line: vivado.exe -log servoPWM.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source servoPWM.tcl
# Log file: D:/vivado/Projects/lab_12_servo_motor/lab_12_servo_motor.runs/synth_1/servoPWM.vds
# Journal file: D:/vivado/Projects/lab_12_servo_motor/lab_12_servo_motor.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source servoPWM.tcl -notrace
Command: synth_design -top servoPWM -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11920 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 357.715 ; gain = 99.531
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'servoPWM' [D:/vivado/Projects/lab_12_servo_motor/lab_12_servo_motor.srcs/sources_1/new/servoPWM.v:4]
	Parameter period_width bound to: 2000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'divider_v' [D:/vivado/Projects/lab_12_servo_motor/lab_12_servo_motor.srcs/sources_1/new/divider_v.v:3]
	Parameter divisor bound to: 1000 - type: integer 
	Parameter divisor2 bound to: 500 - type: integer 
WARNING: [Synth 8-3848] Net compare2 in module/entity divider_v does not have driver. [D:/vivado/Projects/lab_12_servo_motor/lab_12_servo_motor.srcs/sources_1/new/divider_v.v:15]
INFO: [Synth 8-6155] done synthesizing module 'divider_v' (1#1) [D:/vivado/Projects/lab_12_servo_motor/lab_12_servo_motor.srcs/sources_1/new/divider_v.v:3]
INFO: [Synth 8-6155] done synthesizing module 'servoPWM' (2#1) [D:/vivado/Projects/lab_12_servo_motor/lab_12_servo_motor.srcs/sources_1/new/servoPWM.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 412.254 ; gain = 154.070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 412.254 ; gain = 154.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 412.254 ; gain = 154.070
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'red[0]'. [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc:238]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc:238]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'red[0]'. [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc:239]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc:239]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'red[1]'. [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc:240]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc:240]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'red[1]'. [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc:241]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc:241]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'red[2]'. [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc:242]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc:242]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'red[2]'. [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc:243]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc:243]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'blue[0]'. [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc:250]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc:250]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'blue[0]'. [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc:251]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc:251]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'blue[1]'. [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc:252]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc:252]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'blue[1]'. [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc:253]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc:253]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'green[0]'. [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc:257]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc:257]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'green[0]'. [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc:258]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc:258]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'green[1]'. [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc:259]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc:259]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'green[1]'. [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc:260]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc:260]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'green[2]'. [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc:261]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc:261]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'green[2]'. [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc:262]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc:262]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hsync'. [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc:264]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc:264]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hsync'. [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc:265]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc:265]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vsync'. [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc:266]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc:266]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vsync'. [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc:267]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc:267]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado/Projects/lab_12_servo_motor/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/servoPWM_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/servoPWM_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 725.031 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 725.031 ; gain = 466.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 725.031 ; gain = 466.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 725.031 ; gain = 466.848
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "cnt1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "compare10" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "N_left" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N_right" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "period" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 725.031 ; gain = 466.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module servoPWM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module divider_v 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "N_left" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N_right" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "inst1/cnt1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "period" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
CRITICAL WARNING: [Synth 8-3352] multi-driven net out0[0] with 1st driver pin 'inst1/compare10_inferred/out0[0]' [D:/vivado/Projects/lab_12_servo_motor/lab_12_servo_motor.srcs/sources_1/new/divider_v.v:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net out0[0] with 2nd driver pin 'GND' [D:/vivado/Projects/lab_12_servo_motor/lab_12_servo_motor.srcs/sources_1/new/divider_v.v:21]
CRITICAL WARNING: [Synth 8-5559] multi-driven net out0[0] is connected to constant driver, other driver is ignored [D:/vivado/Projects/lab_12_servo_motor/lab_12_servo_motor.srcs/sources_1/new/divider_v.v:21]
WARNING: [Synth 8-3332] Sequential element (inst1/cnt1_reg[31]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (inst1/cnt1_reg[30]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (inst1/cnt1_reg[29]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (inst1/cnt1_reg[28]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (inst1/cnt1_reg[27]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (inst1/cnt1_reg[26]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (inst1/cnt1_reg[25]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (inst1/cnt1_reg[24]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (inst1/cnt1_reg[23]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (inst1/cnt1_reg[22]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (inst1/cnt1_reg[21]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (inst1/cnt1_reg[20]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (inst1/cnt1_reg[19]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (inst1/cnt1_reg[18]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (inst1/cnt1_reg[17]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (inst1/cnt1_reg[16]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (inst1/cnt1_reg[15]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (inst1/cnt1_reg[14]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (inst1/cnt1_reg[13]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (inst1/cnt1_reg[12]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (inst1/cnt1_reg[11]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (inst1/cnt1_reg[10]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (inst1/cnt1_reg[9]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (inst1/cnt1_reg[8]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (inst1/cnt1_reg[7]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (inst1/cnt1_reg[6]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (inst1/cnt1_reg[5]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (inst1/cnt1_reg[4]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (inst1/cnt1_reg[3]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (inst1/cnt1_reg[2]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (inst1/cnt1_reg[1]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (inst1/cnt1_reg[0]) is unused and will be removed from module servoPWM.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 725.031 ; gain = 466.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 734.117 ; gain = 475.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 734.117 ; gain = 475.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (inst1/cnt2_reg) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (period_reg[31]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (period_reg[30]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (period_reg[29]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (period_reg[28]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (period_reg[27]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (period_reg[26]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (period_reg[25]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (period_reg[24]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (period_reg[23]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (period_reg[22]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (period_reg[21]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (period_reg[20]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (period_reg[19]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (period_reg[18]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (period_reg[17]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (period_reg[16]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (period_reg[15]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (period_reg[14]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (period_reg[13]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (period_reg[12]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (period_reg[11]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (period_reg[10]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (period_reg[9]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (period_reg[8]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (period_reg[7]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (period_reg[6]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (period_reg[5]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (period_reg[4]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (period_reg[3]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (period_reg[2]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (period_reg[1]) is unused and will be removed from module servoPWM.
WARNING: [Synth 8-3332] Sequential element (period_reg[0]) is unused and will be removed from module servoPWM.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 743.656 ; gain = 485.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 743.656 ; gain = 485.473
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 743.656 ; gain = 485.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 743.656 ; gain = 485.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 743.656 ; gain = 485.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 743.656 ; gain = 485.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 743.656 ; gain = 485.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    10|
|2     |LUT4   |     4|
|3     |IBUF   |     4|
|4     |OBUF   |     2|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    20|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 743.656 ; gain = 485.473
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 65 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 743.656 ; gain = 172.695
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 743.656 ; gain = 485.473
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 86 Warnings, 23 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 753.242 ; gain = 507.895
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/vivado/Projects/lab_12_servo_motor/lab_12_servo_motor.runs/synth_1/servoPWM.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file servoPWM_utilization_synth.rpt -pb servoPWM_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 753.242 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 13 16:26:16 2018...
