VPR FPGA Placement and Routing.
Version: 8.1.0-dev+unkown
Revision: unkown
Compiled: 2025-02-16T14:22:44
Compiler: GNU 11.4.0 on Linux-6.8.0-47-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratixiv_arch.timing.xml /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/c1908_dup.blif --route_chan_width 250

Using up to 1 parallel worker(s)

Architecture file: /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratixiv_arch.timing.xml
Circuit name: c1908_dup

# Loading Architecture Description
# Loading Architecture Description took 0.39 seconds (max_rss 79.9 MiB, delta_rss +64.7 MiB)

Timing analysis: ON
Circuit netlist file: c1908_dup.net
Circuit placement file: c1908_dup.place
Circuit routing file: c1908_dup.route
Circuit SDC file: c1908_dup.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 250
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 250
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
# Building complex block graph took 5.14 seconds (max_rss 953.4 MiB, delta_rss +873.5 MiB)
Circuit file: /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/c1908_dup.blif
# Load circuit
# Load circuit took 0.00 seconds (max_rss 953.4 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 953.4 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 953.4 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 953.4 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 131
    .input :      33
    .output:      25
    6-LUT  :      73
  Nets  : 106
    Avg Fanout:     3.0
    Max Fanout:    19.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 427
  Timing Graph Edges: 617
  Timing Graph Levels: 12
# Build Timing Graph took 0.00 seconds (max_rss 953.4 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'c1908_dup.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 953.4 MiB, delta_rss +0.0 MiB)
# Packing
Warning 1: Block type 'M144K' grid location specification startx (33 = 33) falls outside device horizontal range [0,9]
Warning 2: Block type 'EMPTY' grid location specification startx (33 = 33) falls outside device horizontal range [0,9]
Begin packing '/media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/c1908_dup.blif'.

After removing unused inputs...
	total blocks: 131, total nets: 106, total inputs: 33, total outputs: 25
Begin prepacking.

There is one chain in this architecture called "LAB_carry_chain" with the following starting points:
	LAB[0]/alm[0]/lut[0]/lcell_comb[0].cin[0]


There is one chain in this architecture called "share_chain" with the following starting points:
	LAB[0]/alm[0]/lut[0]/lcell_comb[0].sharein[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.01382e-09
âœ… Final Pin Utilization: io:1.00,1.00 LAB:0.80,1.00
Packing with pin utilization targets: io:1,1 PLL:1,1 LAB:0.8,1 DSP:1,1 M9K:1,1 M144K:1,1
Packing with high fanout thresholds: io:128 PLL:128 LAB:32 DSP:128 M9K:128 M144K:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
     5/131       3%                            1     6 x 4     
    10/131       7%                            1     6 x 4     
    15/131      11%                            1     6 x 4     
    20/131      15%                            1     6 x 4     
    25/131      19%                            2     7 x 5     
    30/131      22%                            2     7 x 5     
    35/131      26%                            2     7 x 5     
    40/131      30%                            2     7 x 5     
    45/131      34%                            3     7 x 5     
    50/131      38%                            3     7 x 5     
    55/131      41%                            3     7 x 5     
    60/131      45%                            3     7 x 5     
    65/131      49%                            4     8 x 6     
    70/131      53%                            4     8 x 6     
    75/131      57%                            5     8 x 6     
    80/131      61%                           10     9 x 7     
    85/131      64%                           15    10 x 7     
    90/131      68%                           20    11 x 8     
    95/131      72%                           25    12 x 9     
   100/131      76%                           30    12 x 9     
   105/131      80%                           35    13 x 10    
   110/131      83%                           40    14 x 10    
   115/131      87%                           45    15 x 11    
   120/131      91%                           50    15 x 11    
   125/131      95%                           55    16 x 12    
   130/131      99%                           60    17 x 13    
Incr Slack updates 1 in 2.795e-06 sec
Full Max Req/Worst Slack updates 1 in 3.136e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.0931e-05 sec
FPGA sized to 17 x 13 (auto)
Device Utilization: 0.15 (target 1.00)
	Block Utilization: 0.91 Type: io
	Block Utilization: 0.04 Type: LAB

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         58                               0.431034                     0.568965   
       PLL          0                                      0                            0   
       LAB          4                                   31.5                           13   
       DSP          0                                      0                            0   
       M9K          0                                      0                            0   
     M144K          0                                      0                            0   
Absorbed logical nets 21 out of 106 nets, 85 nets not absorbed.

Netlist conversion complete.

# Packing took 0.19 seconds (max_rss 953.4 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'c1908_dup.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.022894 seconds).
Warning 3: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.02 seconds (max_rss 976.5 MiB, delta_rss +23.1 MiB)
Warning 4: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io         : 58
   pad       : 58
    inpad    : 33
    outpad   : 25
  LAB        : 4
   alm       : 37
    lut      : 73
     lut6    : 73
      lut    : 73

# Create Device
## Build Device Grid
FPGA sized to 17 x 13: 221 grid tiles (auto)

Resource usage...
	Netlist
		58	blocks of type: io
	Architecture
		64	blocks of type: io
	Netlist
		0	blocks of type: PLL
	Architecture
		16	blocks of type: PLL
	Netlist
		4	blocks of type: LAB
	Architecture
		99	blocks of type: LAB
	Netlist
		0	blocks of type: DSP
	Architecture
		2	blocks of type: DSP
	Netlist
		0	blocks of type: M9K
	Architecture
		9	blocks of type: M9K
	Netlist
		0	blocks of type: M144K
	Architecture
		0	blocks of type: M144K

Device Utilization: 0.15 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.91 Logical Block: io
	Physical Tile PLL:
	Block Utilization: 0.00 Logical Block: PLL
	Physical Tile LAB:
	Block Utilization: 0.04 Logical Block: LAB
	Physical Tile DSP:
	Block Utilization: 0.00 Logical Block: DSP
	Physical Tile M9K:
	Block Utilization: 0.00 Logical Block: M9K

FPGA size limited by block type(s): io

## Build Device Grid took 0.00 seconds (max_rss 976.7 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:22302
OPIN->CHANX/CHANY edge count before creating direct connections: 138976
OPIN->CHANX/CHANY edge count after creating direct connections: 143904
CHAN->CHAN type edge count:391110
## Build routing resource graph took 0.38 seconds (max_rss 976.7 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 57740
  RR Graph Edges: 557316
# Create Device took 0.39 seconds (max_rss 976.7 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.55 seconds (max_rss 976.7 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 976.7 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.55 seconds (max_rss 976.7 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 0.07 seconds (max_rss 976.7 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.07 seconds (max_rss 976.7 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 976.7 MiB, delta_rss +0.0 MiB)

There are 151 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 877

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 3.50622 td_cost: 4.31949e-08
Initial placement estimated Critical Path Delay (CPD): 8.04051 ns
Initial placement estimated setup Total Negative Slack (sTNS): -190.882 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -8.04051 ns

Initial placement estimated setup slack histogram:
[   -8e-09:   -8e-09) 5 ( 20.0%) |*************************************************
[   -8e-09: -7.9e-09) 1 (  4.0%) |**********
[ -7.9e-09: -7.8e-09) 0 (  0.0%) |
[ -7.8e-09: -7.7e-09) 4 ( 16.0%) |***************************************
[ -7.7e-09: -7.6e-09) 2 (  8.0%) |********************
[ -7.6e-09: -7.5e-09) 4 ( 16.0%) |***************************************
[ -7.5e-09: -7.4e-09) 4 ( 16.0%) |***************************************
[ -7.4e-09: -7.4e-09) 3 ( 12.0%) |*****************************
[ -7.4e-09: -7.3e-09) 0 (  0.0%) |
[ -7.3e-09: -7.2e-09) 2 (  8.0%) |********************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 122
Warning 5: Starting t: 22 of 62 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 1.5e-04   0.986       3.37 4.1034e-08   7.995       -191   -7.995   0.270  0.0054   16.0     1.00       122  0.200
   2    0.0 1.4e-04   0.996       3.36 3.7425e-08   7.902       -189   -7.902   0.164  0.0032   13.3     2.27       244  0.950
   3    0.0 1.4e-04   0.993       3.32 3.3161e-08   7.898       -189   -7.898   0.189  0.0037    9.6     3.98       366  0.950
   4    0.0 1.3e-04   0.983       3.25 3.0485e-08   7.902       -188   -7.902   0.164  0.0073    7.2     5.11       488  0.950
   5    0.0 1.2e-04   0.997       3.24 2.8894e-08   7.879       -187   -7.879   0.139  0.0069    5.2     6.03       610  0.950
   6    0.0 1.2e-04   0.998       3.15 2.8918e-08   7.768       -187   -7.768   0.180  0.0016    3.6     6.77       732  0.950
   7    0.0 1.1e-04   0.999       3.15 2.7455e-08   7.849       -187   -7.849   0.115  0.0012    2.7     7.21       854  0.950
   8    0.0 1.1e-04   0.992       3.15 2.6526e-08   7.843       -187   -7.843   0.262  0.0042    1.8     7.62       976  0.950
   9    0.0 1.0e-04   0.997       3.17 2.609e-08    7.744       -184   -7.744   0.279  0.0013    1.5     7.77      1098  0.950
  10    0.0 9.5e-05   0.997       3.17 2.5018e-08   7.787       -186   -7.787   0.246  0.0012    1.3     7.88      1220  0.950
  11    0.0 9.1e-05   0.998       3.17 2.6337e-08   7.743       -184   -7.743   0.189  0.0009    1.0     7.99      1342  0.950
  12    0.0 8.6e-05   0.998       3.17 2.6737e-08   7.647       -184   -7.647   0.156  0.0014    1.0     8.00      1464  0.950
  13    0.0 8.2e-05   0.999       3.17 2.5964e-08   7.690       -186   -7.690   0.238  0.0005    1.0     8.00      1586  0.950
  14    0.0 7.8e-05   0.999       3.17 2.5062e-08   7.744       -187   -7.744   0.221  0.0011    1.0     8.00      1708  0.950
  15    0.0 7.4e-05   1.000       3.17 2.5012e-08   7.714       -187   -7.714   0.123  0.0002    1.0     8.00      1830  0.950
  16    0.0 5.9e-05   0.999       3.17 2.5083e-08   7.714       -187   -7.714   0.066  0.0006    1.0     8.00      1952  0.800
Agent's 2nd state: 
  17    0.0 0.0e+00   0.998       3.17 2.501e-08    7.714       -187   -7.714   0.131  0.0008    1.0     8.00      2074  0.800
## Placement Quench took 0.00 seconds (max_rss 976.7 MiB)
post-quench CPD = 7.60292 (ns) 

BB estimate of min-dist (placement) wire length: 792

Completed placement consistency check successfully.

Swaps called: 2136

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 7.60292 ns, Fmax: 131.528 MHz
Placement estimated setup Worst Negative Slack (sWNS): -7.60292 ns
Placement estimated setup Total Negative Slack (sTNS): -183.864 ns

Placement estimated setup slack histogram:
[ -7.6e-09: -7.5e-09) 5 ( 20.0%) |***************************
[ -7.5e-09: -7.5e-09) 3 ( 12.0%) |****************
[ -7.5e-09: -7.4e-09) 0 (  0.0%) |
[ -7.4e-09: -7.3e-09) 9 ( 36.0%) |*************************************************
[ -7.3e-09: -7.2e-09) 3 ( 12.0%) |****************
[ -7.2e-09: -7.2e-09) 2 (  8.0%) |***********
[ -7.2e-09: -7.1e-09) 1 (  4.0%) |*****
[ -7.1e-09:   -7e-09) 0 (  0.0%) |
[   -7e-09: -6.9e-09) 0 (  0.0%) |
[ -6.9e-09: -6.9e-09) 2 (  8.0%) |***********

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 0.996852, bb_cost: 3.1695, td_cost: 2.73072e-08, 

Placement resource usage:
  io  implemented as io : 58
  LAB implemented as LAB: 4

Placement number of temperatures: 17
Placement total # of swap attempts: 2136
	Swaps accepted:  404 (18.9 %)
	Swaps rejected: 1608 (75.3 %)
	Swaps aborted:  124 ( 5.8 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                24.67            26.19           73.81          0.00         
                   Median                 23.27            18.71           73.64          7.65         
                   Centroid               21.44            17.47           74.24          8.30         
                   W. Centroid            22.38            17.36           73.22          9.41         
                   W. Median              0.66             14.29           64.29          21.43        
                   Crit. Uniform          0.42             22.22           77.78          0.00         
                   Feasible Region        0.33             14.29           85.71          0.00         

LAB                Uniform                1.40             0.00            100.00         0.00         
                   Median                 1.12             8.33            91.67          0.00         
                   Centroid               1.69             8.33            91.67          0.00         
                   W. Centroid            1.87             0.00            100.00         0.00         
                   W. Median              0.05             0.00            100.00         0.00         
                   Crit. Uniform          0.33             0.00            100.00         0.00         
                   Feasible Region        0.37             0.00            100.00         0.00         


Placement Quench timing analysis took 7.3958e-05 seconds (6.5943e-05 STA, 8.015e-06 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.00303411 seconds (0.00282853 STA, 0.000205578 slack) (19 full updates: 19 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.04 seconds (max_rss 976.7 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.6:      0.7)   0 (  0.0%) |
[      0.7:      0.8)  10 (  6.6%) |****
[      0.8:      0.9)  19 ( 12.6%) |*******
[      0.9:        1) 122 ( 80.8%) |***********************************************
## Initializing router criticalities took 0.00 seconds (max_rss 976.7 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0   89816      85     151      57 ( 0.099%)     916 ( 1.0%)    7.896     -190.5     -7.896      0.000      0.000      N/A
Incr Slack updates 19 in 6.6499e-05 sec
Full Max Req/Worst Slack updates 12 in 1.2758e-05 sec
Incr Max Req/Worst Slack updates 7 in 6.451e-06 sec
Incr Criticality updates 2 in 9.448e-06 sec
Full Criticality updates 17 in 8.1843e-05 sec
   2    0.0     0.5    1   44900      54     109      24 ( 0.042%)     936 ( 1.1%)    7.897     -190.5     -7.897      0.000      0.000      N/A
   3    0.0     0.6    0   12185      25      60      13 ( 0.023%)     935 ( 1.1%)    7.897     -190.5     -7.897      0.000      0.000      N/A
   4    0.0     0.8    0   12345      21      53      10 ( 0.017%)     934 ( 1.0%)    7.896     -190.5     -7.896      0.000      0.000      N/A
   5    0.0     1.1    0    8137      17      45       6 ( 0.010%)     939 ( 1.1%)    7.897     -190.5     -7.897      0.000      0.000      N/A
   6    0.0     1.4    0    6642      11      29       6 ( 0.010%)     939 ( 1.1%)    7.897     -190.5     -7.897      0.000      0.000      N/A
   7    0.0     1.9    0    5762      10      26       3 ( 0.005%)     939 ( 1.1%)    7.897     -190.5     -7.897      0.000      0.000      N/A
   8    0.0     2.4    0    2084       4      12       2 ( 0.003%)     957 ( 1.1%)    7.897     -190.5     -7.897      0.000      0.000      N/A
   9    0.0     3.1    0    4100       5      13       2 ( 0.003%)     957 ( 1.1%)    7.897     -190.5     -7.897      0.000      0.000      N/A
  10    0.0     4.1    0    2537       4       9       1 ( 0.002%)     957 ( 1.1%)    7.897     -190.5     -7.897      0.000      0.000       11
  11    0.0     5.3    0    1154       3       9       0 ( 0.000%)     957 ( 1.1%)    7.897     -190.5     -7.897      0.000      0.000       10
Restoring best routing
Critical path: 7.89746 ns
Successfully routed after 11 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.6:      0.7)   0 (  0.0%) |
[      0.7:      0.8)  10 (  6.6%) |****
[      0.8:      0.9)  19 ( 12.6%) |*******
[      0.9:        1) 122 ( 80.8%) |***********************************************
Router Stats: total_nets_routed: 239 total_connections_routed: 516 total_heap_pushes: 189662 total_heap_pops: 30711 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 189662 total_external_heap_pops: 30711 total_external_SOURCE_pushes: 516 total_external_SOURCE_pops: 353 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 516 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 516 total_external_SINK_pushes: 3355 total_external_SINK_pops: 3127 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 3924 total_external_IPIN_pops: 3362 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 7560 total_external_OPIN_pops: 5925 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 280 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 280 total_external_CHANX_pushes: 84320 total_external_CHANX_pops: 8619 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 421 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 421 total_external_CHANY_pushes: 89987 total_external_CHANY_pops: 9325 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 394 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 394 total_number_of_adding_all_rt: 2495 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.05 seconds (max_rss 976.7 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 976.7 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -22093136
Circuit successfully routed with a channel width factor of 250.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 976.7 MiB, delta_rss +0.0 MiB)
Found 287 mismatches between routing and packing results.
Fixed 125 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.02 seconds (max_rss 976.7 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         58                               0.431034                     0.568965   
       PLL          0                                      0                            0   
       LAB          4                                   31.5                           13   
       DSP          0                                      0                            0   
       M9K          0                                      0                            0   
     M144K          0                                      0                            0   
Absorbed logical nets 21 out of 106 nets, 85 nets not absorbed.


Average number of bends per net: 1.22353  Maximum # of bends: 3

Number of global nets: 0
Number of routed nets (nonglobal): 85
Wire length results (in units of 1 clb segments)...
	Total wirelength: 957, average net length: 11.2588
	Maximum net length: 36

Wire length results in terms of physical segments...
	Total wiring segments used: 257, average wire segments per net: 3.02353
	Maximum segments used by a net: 9
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 6

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.1:      0.2)   6 (  1.6%) |*
[        0:      0.1) 378 ( 98.4%) |***********************************************
Maximum routing channel utilization:      0.13 at (8,7)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       2   0.941      250
                         1       3   1.412      250
                         2       4   1.647      250
                         3       3   1.118      250
                         4       3   1.588      250
                         5       1   0.235      250
                         6       4   1.412      250
                         7      32  11.882      250
                         8       4   1.706      250
                         9       5   2.176      250
                        10       5   2.647      250
                        11       5   1.294      250
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       5   2.308      250
                         1       1   0.154      250
                         2       2   0.462      250
                         3       2   0.692      250
                         4       3   1.615      250
                         5       4   1.846      250
                         6       2   1.231      250
                         7       6   2.385      250
                         8      25  10.231      250
                         9      20   7.154      250
                        10       9   4.769      250
                        11       2   1.385      250
                        12       2   0.692      250
                        13       2   1.077      250
                        14       2   0.615      250
                        15       1   0.308      250

Total tracks in x-direction: 3000, in y-direction: 4000

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 0
	Total used logic block area: 0

Routing area (in minimum width transistor areas)...
	Total routing area: 3.32433e+06, per logic tile: 15042.2

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4  11664
                                                      Y      4  12096
                                                      X     16    768
                                                      Y     16    884

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4      0.0104
                                            16     0.00391

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4      0.0107
                                            16     0.00452

Segment occupancy by length: Length utilization
                             ------ -----------
                             L4          0.0105
                             L16         0.00424

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L4    0      0.0105
                            L16    1     0.00424

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  5.1e-09:  5.2e-09) 2 (  8.0%) |**************
[  5.2e-09:  5.2e-09) 1 (  4.0%) |*******
[  5.2e-09:  5.3e-09) 4 ( 16.0%) |****************************
[  5.3e-09:  5.3e-09) 2 (  8.0%) |**************
[  5.3e-09:  5.4e-09) 7 ( 28.0%) |*************************************************
[  5.4e-09:  5.5e-09) 4 ( 16.0%) |****************************
[  5.5e-09:  5.5e-09) 2 (  8.0%) |**************
[  5.5e-09:  5.6e-09) 1 (  4.0%) |*******
[  5.6e-09:  5.6e-09) 1 (  4.0%) |*******
[  5.6e-09:  5.7e-09) 1 (  4.0%) |*******

Final critical path delay (least slack): 7.89746 ns, Fmax: 126.623 MHz
Final setup Worst Negative Slack (sWNS): -7.89746 ns
Final setup Total Negative Slack (sTNS): -190.518 ns

Final setup slack histogram:
[ -7.9e-09: -7.8e-09) 3 ( 12.0%) |*********************
[ -7.8e-09: -7.7e-09) 4 ( 16.0%) |****************************
[ -7.7e-09: -7.7e-09) 2 (  8.0%) |**************
[ -7.7e-09: -7.6e-09) 7 ( 28.0%) |*************************************************
[ -7.6e-09: -7.5e-09) 5 ( 20.0%) |***********************************
[ -7.5e-09: -7.4e-09) 1 (  4.0%) |*******
[ -7.4e-09: -7.4e-09) 0 (  0.0%) |
[ -7.4e-09: -7.3e-09) 0 (  0.0%) |
[ -7.3e-09: -7.2e-09) 1 (  4.0%) |*******
[ -7.2e-09: -7.1e-09) 2 (  8.0%) |**************

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 4.518e-06 sec
Full Max Req/Worst Slack updates 1 in 2.725e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.0269e-05 sec
Flow timing analysis took 0.0115313 seconds (0.0108835 STA, 0.000647877 slack) (33 full updates: 20 setup, 0 hold, 13 combined).
VPR succeeded
The entire flow of VPR took 7.55 seconds (max_rss 976.7 MiB)
Incr Slack updates 12 in 5.0584e-05 sec
Full Max Req/Worst Slack updates 2 in 4.068e-06 sec
Incr Max Req/Worst Slack updates 10 in 2.9987e-05 sec
Incr Criticality updates 6 in 2.2292e-05 sec
Full Criticality updates 6 in 8.3685e-05 sec
