# RTL Design Verilog Projects

This repository contains Verilog HDL code for basic RTL design components as part of my VLSI front-end learning journey.

## ğŸ“ Modules Included

- âœ… 2:1 and 4:1 Multiplexer (MUX)
- âœ… 2:4 and 3:8 Decoder
- âœ… Half Adder, Full Adder
- âœ… D Flip-Flop
- âœ… 4-bit Counter (Up/Down)
- âœ… FSM (Mealy Machine - Traffic Light Controller)

## ğŸ›  Tools Used

- Vivado (Xilinx)
- GTKWave (Optional for waveform viewing)
- Git + GitHub

## â–¶ï¸ How to Simulate

1. Open in Vivado.
2. Add the `.v` Verilog and testbench files.
3. Run **Behavioral Simulation**.
4. View waveforms and verify output.

## ğŸ“Œ Author

**Pradeep Gowda**  
GitHub: [Pradeep-VLSI](https://github.com/Pradeep-VLSI)




