/*
-----------------------------------------------
--- Testbench del Sumador completo de 1 bit ---
-----------------------------------------------
-----------------------------------------------
---------- Saymon Astua Madrigal --------------
-----------------------------------------------
*/

library ieee;
use ieee.std_logic_1164.all;

entity sumador_1_tb is
end sumador_1_tb;

architecture arch of sumador_1_tb is
	signal a, b, c_in: std_logic;
begin
	sum1: entity Problema2.sumador_1(archSum_1) port map (a, b, c_in);
	
	a <= '0', '0' after 40 ns, 
			'1' after 40 ns, 
			'1' after 40 ns;
			
	b <= '0', '1' after 40 ns, 
			'0' after 40 ns, 
			'1' after 40 ns;

end arch;
