# vsim -c -do "run -all; quit" testbench 
# Start time: 03:23:42 on May 25,2024
# Loading sv_std.std
# Loading work.testbench
# Loading work.adder_8bit
# Loading work.full_adder
# ** Fatal: (vsim-3365) Too many port connections. Expected 5, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/uut/fa_7 File: adder_8bit.v Line: 20
# FATAL ERROR while loading design
# Error loading design
# End time: 03:23:42 on May 25,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
