/* Generated by Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os) */

module GJC46_post_route (reset, enable_n, data_i, bitslip_ctrl_n, clkGHz, data_o, ready);
  input bitslip_ctrl_n;
  input clkGHz;
  input data_i;
  output data_o;
  input enable_n;
  output ready;
  input reset;
  wire \$auto$clkbufmap.cc:266:execute$1746 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:36.10-36.22" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1785.bitslip_ctrl ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:13.18-13.32" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1785.bitslip_ctrl_n ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:35.10-35.28" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1785.bitslip_ctrl_n_buf ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:38.10-38.27" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1785.buf_output_enable ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:14.18-14.24" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1785.clkGHz ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:37.10-37.20" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1785.clkGHz_buf ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:12.18-12.24" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1785.data_i ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:23.10-23.20" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1785.data_i_buf ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:24.10-24.22" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1785.data_i_delay ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:29.26-29.39" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:29.26-29.39" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:29.26-29.39" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:29.26-29.39" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:29.26-29.39" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:29.26-29.39" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:29.26-29.39" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:29.26-29.39" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:29.26-29.39" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:29.26-29.39" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes[9] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:30.25-30.42" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes_reg[0] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:30.25-30.42" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes_reg[1] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:30.25-30.42" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes_reg[2] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:30.25-30.42" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes_reg[3] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:30.25-30.42" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes_reg[4] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:30.25-30.42" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes_reg[5] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:30.25-30.42" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes_reg[6] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:30.25-30.42" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes_reg[7] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:30.25-30.42" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes_reg[8] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:30.25-30.42" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes_reg[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:31.10-31.22" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1785.data_i_valid ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:15.18-15.24" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1785.data_o ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:39.10-39.18" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1785.delay_in ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:40.10-40.19" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1785.delay_out ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:22.10-22.20" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1785.enable_buf ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:21.10-21.22" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1785.enable_buf_n ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:11.18-11.26" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1785.enable_n ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:16.17-16.22" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1785.ready ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:33.10-33.19" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1785.ready_buf ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:10.18-10.23" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1785.reset ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:19.10-19.19" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1785.reset_buf ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:20.10-20.21" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1785.reset_buf_n ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:34.10-34.25" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1785.serdes_dpa_lock ;
  wire \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 ;
  wire \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 ;
  wire \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1778 ;
  wire \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1779 ;
  wire \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1780 ;
  wire \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1781 ;
  wire \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1782 ;
  wire \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1783 ;
  wire \$auto$rs_design_edit.cc:841:execute$1763 ;
  wire \$auto$rs_design_edit.cc:841:execute$1764 ;
  wire \$auto$rs_design_edit.cc:841:execute$1765 ;
  wire \$auto$rs_design_edit.cc:841:execute$1766 ;
  wire \$auto$rs_design_edit.cc:841:execute$1767 ;
  wire \$auto$rs_design_edit.cc:841:execute$1768 ;
  wire \$auto$rs_design_edit.cc:841:execute$1769 ;
  wire \$auto$rs_design_edit.cc:841:execute$1770 ;
  wire \$auto$rs_design_edit.cc:841:execute$1771 ;
  wire \$auto$rs_design_edit.cc:841:execute$1772 ;
  wire \$auto$rs_design_edit.cc:841:execute$1773 ;
  wire \$auto$rs_design_edit.cc:841:execute$1774 ;
  wire \$auto$rs_design_edit.cc:841:execute$1775 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$clkbufmap.cc:266:execute$1746 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:464:add_wire_btw_prims$1778 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:464:add_wire_btw_prims$1779 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:464:add_wire_btw_prims$1780 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:464:add_wire_btw_prims$1781 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:464:add_wire_btw_prims$1782 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:464:add_wire_btw_prims$1783 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:841:execute$1763 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:841:execute$1764 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:841:execute$1765 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:841:execute$1766 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:841:execute$1767 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:841:execute$1768 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:841:execute$1769 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:841:execute$1770 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:841:execute$1771 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:841:execute$1772 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:841:execute$1773 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:841:execute$1774 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:841:execute$1775 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:36.10-36.22" *)
  wire bitslip_ctrl;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:13.18-13.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:13.18-13.32" *)
  wire bitslip_ctrl_n;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:35.10-35.28" *)
  wire bitslip_ctrl_n_buf;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:38.10-38.27" *)
  wire buf_output_enable;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:14.18-14.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:14.18-14.24" *)
  wire clkGHz;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:37.10-37.20" *)
  wire clkGHz_buf;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:12.18-12.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:12.18-12.24" *)
  wire data_i;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:23.10-23.20" *)
  wire data_i_buf;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:24.10-24.22" *)
  wire data_i_delay;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:29.26-29.39" *)
  wire \data_i_serdes[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:29.26-29.39" *)
  wire \data_i_serdes[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:29.26-29.39" *)
  wire \data_i_serdes[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:29.26-29.39" *)
  wire \data_i_serdes[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:29.26-29.39" *)
  wire \data_i_serdes[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:29.26-29.39" *)
  wire \data_i_serdes[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:29.26-29.39" *)
  wire \data_i_serdes[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:29.26-29.39" *)
  wire \data_i_serdes[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:29.26-29.39" *)
  wire \data_i_serdes[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:29.26-29.39" *)
  wire \data_i_serdes[9] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:30.25-30.42" *)
  wire \data_i_serdes_reg[0] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:30.25-30.42" *)
  wire \data_i_serdes_reg[1] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:30.25-30.42" *)
  wire \data_i_serdes_reg[2] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:30.25-30.42" *)
  wire \data_i_serdes_reg[3] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:30.25-30.42" *)
  wire \data_i_serdes_reg[4] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:30.25-30.42" *)
  wire \data_i_serdes_reg[5] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:30.25-30.42" *)
  wire \data_i_serdes_reg[6] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:30.25-30.42" *)
  wire \data_i_serdes_reg[7] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:30.25-30.42" *)
  wire \data_i_serdes_reg[8] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:30.25-30.42" *)
  wire \data_i_serdes_reg[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:31.10-31.22" *)
  wire data_i_valid;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:15.18-15.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:15.18-15.24" *)
  wire data_o;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:39.10-39.18" *)
  wire delay_in;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:40.10-40.19" *)
  wire delay_out;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:22.10-22.20" *)
  wire enable_buf;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:21.10-21.22" *)
  wire enable_buf_n;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:11.18-11.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:11.18-11.26" *)
  wire enable_n;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:16.17-16.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:16.17-16.22" *)
  wire ready;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:33.10-33.19" *)
  wire ready_buf;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:10.18-10.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:10.18-10.23" *)
  wire reset;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:19.10-19.19" *)
  wire reset_buf;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:20.10-20.21" *)
  wire reset_buf_n;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:34.10-34.25" *)
  wire serdes_dpa_lock;
  fabric_GJC46 \$auto$rs_design_edit.cc:1120:execute$1784  (
    .\$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (\$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 ),
    .\$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (\$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 ),
    .\$auto$rs_design_edit.cc:464:add_wire_btw_prims$1778 (\$auto$rs_design_edit.cc:464:add_wire_btw_prims$1778 ),
    .\$auto$rs_design_edit.cc:464:add_wire_btw_prims$1779 (\$auto$rs_design_edit.cc:464:add_wire_btw_prims$1779 ),
    .\$auto$rs_design_edit.cc:464:add_wire_btw_prims$1780 (\$auto$rs_design_edit.cc:464:add_wire_btw_prims$1780 ),
    .\$auto$rs_design_edit.cc:464:add_wire_btw_prims$1781 (\$auto$rs_design_edit.cc:464:add_wire_btw_prims$1781 ),
    .\$auto$rs_design_edit.cc:464:add_wire_btw_prims$1782 (\$auto$rs_design_edit.cc:464:add_wire_btw_prims$1782 ),
    .\$auto$rs_design_edit.cc:464:add_wire_btw_prims$1783 (\$auto$rs_design_edit.cc:464:add_wire_btw_prims$1783 ),
    .\$auto$rs_design_edit.cc:841:execute$1763 (\$auto$rs_design_edit.cc:841:execute$1763 ),
    .\$auto$rs_design_edit.cc:841:execute$1764 (\$auto$rs_design_edit.cc:841:execute$1764 ),
    .\$auto$rs_design_edit.cc:841:execute$1765 (\$auto$rs_design_edit.cc:841:execute$1765 ),
    .\$auto$rs_design_edit.cc:841:execute$1766 (\$auto$rs_design_edit.cc:841:execute$1766 ),
    .\$auto$rs_design_edit.cc:841:execute$1767 (\$auto$rs_design_edit.cc:841:execute$1767 ),
    .\$auto$rs_design_edit.cc:841:execute$1768 (\$auto$rs_design_edit.cc:841:execute$1768 ),
    .\$auto$rs_design_edit.cc:841:execute$1769 (\$auto$rs_design_edit.cc:841:execute$1769 ),
    .\$auto$rs_design_edit.cc:841:execute$1770 (\$auto$rs_design_edit.cc:841:execute$1770 ),
    .\$auto$rs_design_edit.cc:841:execute$1771 (\$auto$rs_design_edit.cc:841:execute$1771 ),
    .\$auto$rs_design_edit.cc:841:execute$1772 (\$auto$rs_design_edit.cc:841:execute$1772 ),
    .\$auto$rs_design_edit.cc:841:execute$1773 (\$auto$rs_design_edit.cc:841:execute$1773 ),
    .\$auto$rs_design_edit.cc:841:execute$1774 (\$auto$rs_design_edit.cc:841:execute$1774 ),
    .\$auto$rs_design_edit.cc:841:execute$1775 (\$auto$rs_design_edit.cc:841:execute$1775 ),
    .bitslip_ctrl(bitslip_ctrl),
    .bitslip_ctrl_n_buf(bitslip_ctrl_n_buf),
    .\data_i_serdes[0] (\data_i_serdes[0] ),
    .\data_i_serdes[1] (\data_i_serdes[1] ),
    .\data_i_serdes[2] (\data_i_serdes[2] ),
    .\data_i_serdes[3] (\data_i_serdes[3] ),
    .\data_i_serdes[4] (\data_i_serdes[4] ),
    .\data_i_serdes[5] (\data_i_serdes[5] ),
    .\data_i_serdes[6] (\data_i_serdes[6] ),
    .\data_i_serdes[7] (\data_i_serdes[7] ),
    .\data_i_serdes[8] (\data_i_serdes[8] ),
    .\data_i_serdes[9] (\data_i_serdes[9] ),
    .\data_i_serdes_reg[0] (\data_i_serdes_reg[0] ),
    .\data_i_serdes_reg[1] (\data_i_serdes_reg[1] ),
    .\data_i_serdes_reg[2] (\data_i_serdes_reg[2] ),
    .\data_i_serdes_reg[3] (\data_i_serdes_reg[3] ),
    .\data_i_serdes_reg[4] (\data_i_serdes_reg[4] ),
    .\data_i_serdes_reg[5] (\data_i_serdes_reg[5] ),
    .\data_i_serdes_reg[6] (\data_i_serdes_reg[6] ),
    .\data_i_serdes_reg[7] (\data_i_serdes_reg[7] ),
    .\data_i_serdes_reg[8] (\data_i_serdes_reg[8] ),
    .\data_i_serdes_reg[9] (\data_i_serdes_reg[9] ),
    .data_i_valid(data_i_valid),
    .enable_buf(enable_buf),
    .enable_buf_n(enable_buf_n),
    .ready_buf(ready_buf),
    .reset_buf(reset_buf),
    .reset_buf_n(reset_buf_n),
    .serdes_dpa_lock(serdes_dpa_lock)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:54.37-54.112" *)
  I_BUF #(
    .WEAK_KEEPER("PULLUP")
  ) \$auto$rs_design_edit.cc:1122:execute$1785.bitslip_buffer0  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:841:execute$1763 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$1785.bitslip_ctrl_n ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1785.bitslip_ctrl_n_buf )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:55.39-55.96" *)
  I_BUF #(
    .WEAK_KEEPER("PULLDOWN")
  ) \$auto$rs_design_edit.cc:1122:execute$1785.clk_i_buffer0  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:841:execute$1764 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$1785.clkGHz ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1785.clkGHz_buf )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:56.13-56.53" *)
  CLK_BUF \$auto$rs_design_edit.cc:1122:execute$1785.clock_buffer  (
    .I(\$auto$rs_design_edit.cc:1122:execute$1785.clkGHz_buf ),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:129.12-133.6" *)
  O_BUFT \$auto$rs_design_edit.cc:1122:execute$1785.counter_o_buft  (
    .I(\$auto$rs_design_edit.cc:1122:execute$1785.delay_out ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1785.data_o ),
    .T(\$auto$rs_design_edit.cc:1122:execute$1785.buf_output_enable )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:120.7-127.6" *)
  O_DELAY #(
    .DELAY(32'sd0)
  ) \$auto$rs_design_edit.cc:1122:execute$1785.counter_o_delay  (
    .CLK_IN(\$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:464:add_wire_btw_prims$1778 ),
    .DLY_ADJ(\$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:841:execute$1765 ),
    .DLY_INCDEC(\$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:841:execute$1766 ),
    .DLY_LOAD(\$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:841:execute$1767 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$1785.delay_in ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1785.delay_out )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:106.7-116.6" *)
  O_SERDES #(
    .DATA_RATE("SDR"),
    .WIDTH(32'sd10)
  ) \$auto$rs_design_edit.cc:1122:execute$1785.counter_o_serdes  (
    .CLK_IN(\$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:464:add_wire_btw_prims$1780 ),
    .D({ \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes_reg[9] , \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes_reg[8] , \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes_reg[7] , \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes_reg[6] , \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes_reg[5] , \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes_reg[4] , \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes_reg[3] , \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes_reg[2] , \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes_reg[1] , \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes_reg[0]  }),
    .LOAD_WORD(\$auto$rs_design_edit.cc:1122:execute$1785.enable_buf ),
    .OE_IN(\$auto$rs_design_edit.cc:1122:execute$1785.enable_buf ),
    .OE_OUT(\$auto$rs_design_edit.cc:1122:execute$1785.buf_output_enable ),
    .PLL_CLK(\$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:464:add_wire_btw_prims$1779 ),
    .PLL_LOCK(\$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:841:execute$1768 ),
    .Q(\$auto$rs_design_edit.cc:1122:execute$1785.delay_in ),
    .RST(\$auto$rs_design_edit.cc:1122:execute$1785.reset_buf_n )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:53.39-53.97" *)
  I_BUF #(
    .WEAK_KEEPER("PULLDOWN")
  ) \$auto$rs_design_edit.cc:1122:execute$1785.data_i_buffer0  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:841:execute$1769 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$1785.data_i ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1785.data_i_buf )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:52.37-52.97" *)
  I_BUF #(
    .WEAK_KEEPER("PULLUP")
  ) \$auto$rs_design_edit.cc:1122:execute$1785.enable_buffer0  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:841:execute$1770 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$1785.enable_n ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1785.enable_buf_n )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:62.13-69.6" *)
  I_DELAY \$auto$rs_design_edit.cc:1122:execute$1785.input_data_delay  (
    .CLK_IN(\$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:464:add_wire_btw_prims$1781 ),
    .DLY_ADJ(\$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:841:execute$1771 ),
    .DLY_INCDEC(\$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:841:execute$1772 ),
    .DLY_LOAD(\$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:841:execute$1773 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$1785.data_i_buf ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1785.data_i_delay )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:75.7-87.6" *)
  I_SERDES #(
    .DPA_MODE("DPA"),
    .WIDTH(32'sd10)
  ) \$auto$rs_design_edit.cc:1122:execute$1785.input_data_serdes  (
    .BITSLIP_ADJ(\$auto$rs_design_edit.cc:1122:execute$1785.bitslip_ctrl ),
    .CLK_IN(\$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:464:add_wire_btw_prims$1782 ),
    .CLK_OUT(\$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$clkbufmap.cc:266:execute$1746 ),
    .D(\$auto$rs_design_edit.cc:1122:execute$1785.data_i_delay ),
    .DATA_VALID(\$auto$rs_design_edit.cc:1122:execute$1785.data_i_valid ),
    .DPA_LOCK(\$auto$rs_design_edit.cc:1122:execute$1785.serdes_dpa_lock ),
    .EN(\$auto$rs_design_edit.cc:1122:execute$1785.enable_buf ),
    .PLL_CLK(\$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:464:add_wire_btw_prims$1783 ),
    .PLL_LOCK(\$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:841:execute$1774 ),
    .Q({ \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes[9] , \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes[8] , \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes[7] , \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes[6] , \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes[5] , \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes[4] , \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes[3] , \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes[2] , \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes[1] , \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes[0]  }),
    .RX_RST(\$auto$rs_design_edit.cc:1122:execute$1785.reset_buf_n )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:59.11-59.53" *)
  O_BUF \$auto$rs_design_edit.cc:1122:execute$1785.ready_o_buffer0  (
    .I(\$auto$rs_design_edit.cc:1122:execute$1785.ready_buf ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1785.ready )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:51.39-51.94" *)
  I_BUF #(
    .WEAK_KEEPER("PULLDOWN")
  ) \$auto$rs_design_edit.cc:1122:execute$1785.reset_buffer0  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:841:execute$1775 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$1785.reset ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1785.reset_buf )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$clkbufmap.cc:265:execute$1745  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$clkbufmap.cc:266:execute$1746 ),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 )
  );
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:464:add_wire_btw_prims$1783  = \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1783 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:464:add_wire_btw_prims$1782  = \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1782 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:464:add_wire_btw_prims$1781  = \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1781 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:464:add_wire_btw_prims$1780  = \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1780 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:464:add_wire_btw_prims$1779  = \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1779 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:464:add_wire_btw_prims$1778  = \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1778 ;
  assign \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777  = \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 ;
  assign \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776  = \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:841:execute$1775  = \$auto$rs_design_edit.cc:841:execute$1775 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:841:execute$1774  = \$auto$rs_design_edit.cc:841:execute$1774 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:841:execute$1773  = \$auto$rs_design_edit.cc:841:execute$1773 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:841:execute$1772  = \$auto$rs_design_edit.cc:841:execute$1772 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:841:execute$1771  = \$auto$rs_design_edit.cc:841:execute$1771 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:841:execute$1770  = \$auto$rs_design_edit.cc:841:execute$1770 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:841:execute$1769  = \$auto$rs_design_edit.cc:841:execute$1769 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:841:execute$1768  = \$auto$rs_design_edit.cc:841:execute$1768 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:841:execute$1767  = \$auto$rs_design_edit.cc:841:execute$1767 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:841:execute$1766  = \$auto$rs_design_edit.cc:841:execute$1766 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:841:execute$1765  = \$auto$rs_design_edit.cc:841:execute$1765 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:841:execute$1764  = \$auto$rs_design_edit.cc:841:execute$1764 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$1785.$auto$rs_design_edit.cc:841:execute$1763  = \$auto$rs_design_edit.cc:841:execute$1763 ;
  assign \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes_reg[9]  = \data_i_serdes_reg[9] ;
  assign \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes_reg[8]  = \data_i_serdes_reg[8] ;
  assign \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes_reg[7]  = \data_i_serdes_reg[7] ;
  assign \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes_reg[6]  = \data_i_serdes_reg[6] ;
  assign \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes_reg[5]  = \data_i_serdes_reg[5] ;
  assign \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes_reg[4]  = \data_i_serdes_reg[4] ;
  assign \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes_reg[3]  = \data_i_serdes_reg[3] ;
  assign \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes_reg[2]  = \data_i_serdes_reg[2] ;
  assign \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes_reg[1]  = \data_i_serdes_reg[1] ;
  assign \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes_reg[0]  = \data_i_serdes_reg[0] ;
  assign \data_i_serdes[9]  = \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes[9] ;
  assign \data_i_serdes[8]  = \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes[8] ;
  assign \data_i_serdes[7]  = \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes[7] ;
  assign \data_i_serdes[6]  = \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes[6] ;
  assign \data_i_serdes[5]  = \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes[5] ;
  assign \data_i_serdes[4]  = \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes[4] ;
  assign \data_i_serdes[3]  = \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes[3] ;
  assign \data_i_serdes[2]  = \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes[2] ;
  assign \data_i_serdes[1]  = \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes[1] ;
  assign \data_i_serdes[0]  = \$auto$rs_design_edit.cc:1122:execute$1785.data_i_serdes[0] ;
  assign \$auto$rs_design_edit.cc:1122:execute$1785.bitslip_ctrl  = bitslip_ctrl;
  assign \$auto$rs_design_edit.cc:1122:execute$1785.bitslip_ctrl_n  = bitslip_ctrl_n;
  assign bitslip_ctrl_n_buf = \$auto$rs_design_edit.cc:1122:execute$1785.bitslip_ctrl_n_buf ;
  assign \$auto$rs_design_edit.cc:1122:execute$1785.clkGHz  = clkGHz;
  assign \$auto$rs_design_edit.cc:1122:execute$1785.data_i  = data_i;
  assign data_i_valid = \$auto$rs_design_edit.cc:1122:execute$1785.data_i_valid ;
  assign data_o = \$auto$rs_design_edit.cc:1122:execute$1785.data_o ;
  assign \$auto$rs_design_edit.cc:1122:execute$1785.enable_buf  = enable_buf;
  assign enable_buf_n = \$auto$rs_design_edit.cc:1122:execute$1785.enable_buf_n ;
  assign \$auto$rs_design_edit.cc:1122:execute$1785.enable_n  = enable_n;
  assign ready = \$auto$rs_design_edit.cc:1122:execute$1785.ready ;
  assign \$auto$rs_design_edit.cc:1122:execute$1785.ready_buf  = ready_buf;
  assign \$auto$rs_design_edit.cc:1122:execute$1785.reset  = reset;
  assign reset_buf = \$auto$rs_design_edit.cc:1122:execute$1785.reset_buf ;
  assign \$auto$rs_design_edit.cc:1122:execute$1785.reset_buf_n  = reset_buf_n;
  assign serdes_dpa_lock = \$auto$rs_design_edit.cc:1122:execute$1785.serdes_dpa_lock ;
endmodule

