Base address,Reg address,Reg name,Reg cat,Model Cat,Read,Write,Correct cat,Comments GT
0x40000400,0x40000400,14.4.1TIM1 and TIM8 control register 1 (TIMx_CR1)   ,CR,CR,1,1,Yes,
0x40000400,0x40000404,TIM1 and TIM8 control register 2 (TIMx_CR2)   ,CR,CR,1,1,Yes,
0x40000400,0x40000428,14.4.11 TIM1 and TIM8 prescaler (TIMx_PSC)  ,CR,DR,0,1,NO,
0x40000400,0x4000042c,14.4.12 TIM1 and TIM8 auto-reload register (TIMx_ARR)  ,CR,DR,0,1,NO,
0x40010000,0x40010014,9.4.5External interrupt configuration register 4 (AFIO_EXTICR4) ,CR,CR,1,1,Yes,
0x40010400,0x40010400,Interrupt mask register (EXTI_IMR) ,CR,CR,1,1,Yes,
0x40010400,0x4001040c,Falling trigger selection register (EXTI_FTSR)   ,CR,CR,1,1,Yes,
0x40010400,0x40010414,Pending register (EXTI_PR)   ,SR,SR,1,1,Yes,
0x40010800,0x40010800,Port configuration register low (GPIOx_CRL) (x=A..G)  ,CR,CR,1,1,Yes,
0x40010800,0x40010810,9.2.4Port bit set/reset register (GPIOx_BSRR) (x=A..G)  ,DR,DR,0,1,Yes,
0x40010800,0x40010814,9.2.6Port bit reset register (GPIOx_BRR) (x=A..G)  ,DR,DR,0,1,Yes,
0x40011000,0x40011004,9.2.1Port configuration register high (GPIOx_CRH) (x=A..G)  ,CR,CR,1,1,Yes,
0x40011000,0x4001100c,Port output data register (GPIOx_ODR) (x=A..G)  ,DR,CR,1,1,NO,
0x40012400,0x40012408,11.12.3 ADC control register 2 (ADC_CR2)  ,CR,C&SR,1,1,NO,
0x40012400,0x40012410,11.12.5 ADC sample time register 2 (ADC_SMPR2)  ,CR,CR,1,1,Yes,
0x40012400,0x4001242c,11.12.9 ADC regular sequence register 1 (ADC_SQR1)  ,CR,CR,1,1,Yes,
0x40012400,0x40012434,11.12.11 ADC regular sequence register 3 (ADC_SQR3)  ,CR,CR,1,1,Yes,
0x40020000,0x40020000,DMA interrupt status register (DMA_ISR)  ,SR,SR,1,0,Yes,
0x40020000,0x40020004,DMA interrupt flag clear register (DMA_IFCR)   ,CR,DR,0,1,NO,
0x40020000,0x40020008,DMA channel x configuration register (DMA_CCRx),CR,CR,1,1,Yes,
0x40020000,0x4002000c,DMA channel x number of data register (DMA_CNDTRx),CR,CR,1,1,Yes,
0x40020000,0x40020010,DMA channel x peripheral address register (DMA_CPARx),CR,DR,0,1,NO,
0x40020000,0x40020014,DMA channel x memory address register (DMA_CMARx),CR,DR,0,1,NO,
0x40021000,0x40021000,Control register (RCC_CR)  ,C&SR,C&SR,1,1,Yes,
0x40021000,0x40021004,Clock configuration register (RCC_CFGR)   ,C&SR,C&SR,1,1,Yes,
0x40021000,0x40021008,7.3.2Clock interrupt register (RCC_CIR)  ,CR,DR,0,1,NO,
0x40021000,0x40021014,7.3.5AHB peripheral clock enable register (RCC_AHBENR)   ,CR,CR,1,1,Yes,
0x40021000,0x40021018,7.3.7APB2 peripheral clock enable register (RCC_APB2ENR) ,CR,CR,1,1,Yes,
0x40021000,0x4002101c,APB1 peripheral clock enable register (RCC_APB1ENR) ,CR,CR,1,1,Yes,
0x40022000,0x40022000,FLASH_ACR,CR,CR,1,1,Yes,hybrid enables prefetch and shows the status of prefetch mode (read only bit)
