INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.sim/sim_1/synth/timing/xsim/SoC_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_CPU_0_0
INFO: [VRFC 10-311] analyzing module design_1_CPU_0_0_ALU
INFO: [VRFC 10-311] analyzing module design_1_CPU_0_0_CPU
INFO: [VRFC 10-311] analyzing module design_1_CPU_0_0_CodeMemory
INFO: [VRFC 10-311] analyzing module design_1_CPU_0_0_ControlUnit
INFO: [VRFC 10-311] analyzing module design_1_CPU_0_0_DecodeExecuteReg
INFO: [VRFC 10-311] analyzing module design_1_CPU_0_0_ExecuteMemoryReg
INFO: [VRFC 10-311] analyzing module design_1_CPU_0_0_FetchDecodeReg
INFO: [VRFC 10-311] analyzing module design_1_CPU_0_0_HazardUnit
INFO: [VRFC 10-311] analyzing module design_1_CPU_0_0_InstructionDecode
INFO: [VRFC 10-311] analyzing module design_1_CPU_0_0_InstructionExecute
INFO: [VRFC 10-311] analyzing module design_1_CPU_0_0_InstructionFetch
INFO: [VRFC 10-311] analyzing module design_1_CPU_0_0_MemoryWriteBackReg
INFO: [VRFC 10-311] analyzing module design_1_CPU_0_0_RegisterFile
INFO: [VRFC 10-311] analyzing module design_1_CPU_0_0_control_hazards
INFO: [VRFC 10-311] analyzing module design_1_CustomInterconnect_0_0
INFO: [VRFC 10-311] analyzing module design_1_CustomInterconnect_0_0_CustomInterconnect
INFO: [VRFC 10-311] analyzing module design_1_DataMemory_0_0
INFO: [VRFC 10-311] analyzing module design_1_DataMemory_0_0_SlaveInterface
INFO: [VRFC 10-311] analyzing module design_1_DataMemory_0_0_VeSPA_RAM
INFO: [VRFC 10-311] analyzing module design_1_GPIO_Slave_0_0
INFO: [VRFC 10-311] analyzing module design_1_GPIO_Slave_0_0_GPIO_PORT
INFO: [VRFC 10-311] analyzing module design_1_GPIO_Slave_0_0_GPIO_Slave
INFO: [VRFC 10-311] analyzing module design_1_PS2_Slave_0_0
INFO: [VRFC 10-311] analyzing module design_1_PS2_Slave_0_0_custom_ps2_interface
INFO: [VRFC 10-311] analyzing module design_1_PS2_Slave_0_0_ps2_new
INFO: [VRFC 10-311] analyzing module design_1_UartSlave_0_0
INFO: [VRFC 10-311] analyzing module design_1_UartSlave_0_0_Uart
INFO: [VRFC 10-311] analyzing module design_1_UartSlave_0_0_UartBaudRate
INFO: [VRFC 10-311] analyzing module design_1_UartSlave_0_0_UartRx
INFO: [VRFC 10-311] analyzing module design_1_UartSlave_0_0_UartTx
INFO: [VRFC 10-311] analyzing module design_1_interruptControllerS_0_0
INFO: [VRFC 10-311] analyzing module design_1_interruptControllerS_0_0_interruptController
INFO: [VRFC 10-311] analyzing module design_1_interruptControllerS_0_0_interruptController_wrapper
INFO: [VRFC 10-311] analyzing module design_1_timerSlave_0_0
INFO: [VRFC 10-311] analyzing module design_1_timerSlave_0_0_Timer
INFO: [VRFC 10-311] analyzing module design_1_timerSlave_0_0_timerSlave
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-311] analyzing module design_1_CPU_0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module design_1_CPU_0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module design_1_CPU_0_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_CPU_0_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_CPU_0_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module design_1_CPU_0_0_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module design_1_CPU_0_0_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_CPU_0_0_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_CPU_0_0_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module design_1_CPU_0_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module design_1_CPU_0_0_blk_mem_gen_v8_4_6
INFO: [VRFC 10-311] analyzing module design_1_CPU_0_0_blk_mem_gen_v8_4_6_synth
INFO: [VRFC 10-311] analyzing module design_1_DataMemory_0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module design_1_DataMemory_0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module design_1_DataMemory_0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module design_1_DataMemory_0_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module design_1_DataMemory_0_0_blk_mem_gen_v8_4_6
INFO: [VRFC 10-311] analyzing module design_1_DataMemory_0_0_blk_mem_gen_v8_4_6_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sim_1/new/SoC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SoC_tb
