INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/VID_OE2/VID_OE2.tmp/frame_buffer_v1_0_project/frame_buffer_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/VID_OE2/VID_OE2.tmp/frame_buffer_v1_0_project/frame_buffer_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdes_10_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/VID_OE2/VID_OE2.tmp/frame_buffer_v1_0_project/frame_buffer_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/srldelay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srldelay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/VID_OE2/VID_OE2.tmp/frame_buffer_v1_0_project/frame_buffer_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/VID_OE2/VID_OE2.tmp/frame_buffer_v1_0_project/frame_buffer_v1_0_project.gen/sources_1/ip/hdmi_tx_0/sim/hdmi_tx_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/ip_repo/frame_buffer_1_0/src/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/ip_repo/frame_buffer_1_0/src/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/ip_repo/frame_buffer_1_0/src/vram_1/sim/vram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sean/Downloads/git/ECE385_FP/ip_repo/frame_buffer_1_0/src/VGA_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sean/Downloads/git/ECE385_FP/ip_repo/frame_buffer_1_0/src/hdmi_text_controller_v1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sean/Downloads/git/ECE385_FP/ip_repo/frame_buffer_1_0/src/hdmi_text_controller_v1_0_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sean/Downloads/git/ECE385_FP/ip_repo/frame_buffer_1_0/src/hdmi_text_controller_v1_0_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_tb
