=====
SETUP
0.283
17.702
17.985
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n2626_s4
9.166
9.683
u_z80/u_cz80/u_mcode/mcycles_d_0_s18
10.493
10.946
u_z80/n281_s17
11.364
11.826
u_z80/n281_s10
11.998
12.451
u_z80/n281_s6
13.107
13.656
u_z80/n281_s5
13.658
14.213
u_z80/d_Z_7_s0
15.218
15.589
u_z80/d_Z_7_s3
16.249
16.620
u_z80/ff_di_reg_7_s0
17.702
=====
SETUP
0.796
17.188
17.985
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n2626_s4
9.166
9.683
u_z80/u_cz80/u_mcode/mcycles_d_0_s18
10.493
10.946
u_z80/n281_s17
11.364
11.826
u_z80/n281_s10
11.998
12.451
u_z80/n281_s6
13.107
13.656
u_z80/n281_s5
13.658
14.213
u_z80/d_Z_7_s0
15.218
15.589
u_z80/d_Z_7_s3
16.249
16.620
u_z80/ff_dinst_7_s0
17.188
=====
SETUP
0.969
17.016
17.985
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n2626_s4
9.166
9.683
u_z80/u_cz80/u_mcode/mcycles_d_0_s18
10.493
10.946
u_z80/n281_s17
11.364
11.826
u_z80/n281_s10
11.998
12.451
u_z80/n281_s6
13.107
13.656
u_z80/n281_s5
13.658
14.213
u_z80/d_Z_5_s
15.108
15.663
u_z80/ff_di_reg_5_s0
17.016
=====
SETUP
1.135
16.850
17.985
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n2626_s4
9.166
9.683
u_z80/u_cz80/u_mcode/mcycles_d_0_s18
10.493
10.946
u_z80/n281_s17
11.364
11.826
u_z80/n281_s10
11.998
12.451
u_z80/n281_s6
13.107
13.656
u_z80/n281_s5
13.658
14.213
u_z80/d_Z_3_s
15.122
15.493
u_z80/ff_di_reg_3_s0
16.850
=====
SETUP
2.323
15.623
17.947
u_sdram/ff_sdr_read_data_8_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
8.263
8.818
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
9.687
10.058
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.058
10.093
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.093
10.128
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.128
10.598
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9
10.607
11.177
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8
11.178
11.695
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5
12.219
12.768
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
12.769
13.286
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
13.710
14.172
u_v9958/u_v9958_core/u_vdp_sprite/n3171_s0
14.347
14.896
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_3_s0
15.623
=====
SETUP
2.364
15.583
17.947
u_sdram/ff_sdr_read_data_8_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
8.263
8.818
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
9.687
10.058
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.058
10.093
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.093
10.128
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.128
10.598
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9
10.607
11.177
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8
11.178
11.695
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5
12.219
12.768
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
12.769
13.286
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
13.710
14.172
u_v9958/u_v9958_core/u_vdp_sprite/n3171_s0
14.347
14.896
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_0_s0
15.583
=====
SETUP
2.364
15.583
17.947
u_sdram/ff_sdr_read_data_8_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
8.263
8.818
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
9.687
10.058
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.058
10.093
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.093
10.128
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.128
10.598
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9
10.607
11.177
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8
11.178
11.695
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5
12.219
12.768
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
12.769
13.286
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
13.710
14.172
u_v9958/u_v9958_core/u_vdp_sprite/n3171_s0
14.347
14.896
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_4_s0
15.583
=====
SETUP
2.482
15.465
17.947
u_sdram/ff_sdr_read_data_8_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
8.263
8.818
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
9.687
10.058
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.058
10.093
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.093
10.128
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.128
10.598
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9
10.607
11.177
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8
11.178
11.695
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5
12.219
12.768
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
12.769
13.286
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
13.710
14.163
u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0
14.594
14.921
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_4_s0
15.465
=====
SETUP
2.514
15.433
17.947
u_sdram/ff_sdr_read_data_8_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
8.263
8.818
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
9.687
10.058
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.058
10.093
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.093
10.128
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.128
10.598
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9
10.607
11.177
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8
11.178
11.695
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5
12.219
12.768
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
12.769
13.286
u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1
13.710
14.172
u_v9958/u_v9958_core/u_vdp_sprite/n3211_s0
14.349
14.919
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[7]_1_s0
15.433
=====
SETUP
2.514
15.433
17.947
u_sdram/ff_sdr_read_data_8_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
8.263
8.818
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
9.687
10.058
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.058
10.093
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.093
10.128
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.128
10.598
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9
10.607
11.177
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8
11.178
11.695
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5
12.219
12.768
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
12.769
13.286
u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1
13.710
14.172
u_v9958/u_v9958_core/u_vdp_sprite/n3211_s0
14.349
14.919
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[7]_2_s0
15.433
=====
SETUP
2.523
15.424
17.947
u_sdram/ff_sdr_read_data_8_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
8.263
8.818
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
9.687
10.058
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.058
10.093
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.093
10.128
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.128
10.598
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9
10.607
11.177
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8
11.178
11.695
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5
12.219
12.768
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
12.769
13.286
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
13.710
14.163
u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0
14.594
14.921
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_3_s0
15.424
=====
SETUP
2.526
15.420
17.947
u_sdram/ff_sdr_read_data_8_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
8.263
8.818
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
9.687
10.058
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.058
10.093
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.093
10.128
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.128
10.598
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9
10.607
11.177
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8
11.178
11.695
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5
12.219
12.768
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
12.769
13.286
u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1
13.710
14.172
u_v9958/u_v9958_core/u_vdp_sprite/n3211_s0
14.349
14.919
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[7]_0_s0
15.420
=====
SETUP
2.526
15.420
17.947
u_sdram/ff_sdr_read_data_8_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
8.263
8.818
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
9.687
10.058
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.058
10.093
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.093
10.128
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.128
10.598
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9
10.607
11.177
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8
11.178
11.695
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5
12.219
12.768
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
12.769
13.286
u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1
13.710
14.172
u_v9958/u_v9958_core/u_vdp_sprite/n3191_s0
14.349
14.919
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_3_s0
15.420
=====
SETUP
1.312
16.673
17.985
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n2626_s4
9.166
9.683
u_z80/u_cz80/u_mcode/mcycles_d_0_s18
10.493
10.946
u_z80/n281_s17
11.364
11.826
u_z80/n281_s10
11.998
12.451
u_z80/n281_s6
13.107
13.656
u_z80/n281_s5
13.658
14.213
u_z80/d_Z_4_s
14.895
15.450
u_z80/ff_dinst_4_s0
16.673
=====
SETUP
1.317
16.668
17.985
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n2626_s4
9.166
9.683
u_z80/u_cz80/u_mcode/mcycles_d_0_s18
10.493
10.946
u_z80/n281_s17
11.364
11.826
u_z80/n281_s10
11.998
12.451
u_z80/n281_s6
13.107
13.656
u_z80/n281_s5
13.658
14.213
u_z80/d_Z_5_s
15.108
15.663
u_z80/ff_dinst_5_s0
16.668
=====
SETUP
1.406
16.579
17.985
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n2626_s4
9.166
9.683
u_z80/u_cz80/u_mcode/mcycles_d_0_s18
10.493
10.946
u_z80/n281_s17
11.364
11.826
u_z80/n281_s10
11.998
12.451
u_z80/n281_s6
13.107
13.656
u_z80/n281_s5
13.658
14.213
u_z80/d_Z_3_s
15.122
15.493
u_z80/ff_dinst_3_s0
16.579
=====
SETUP
1.477
16.507
17.985
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n2626_s4
9.166
9.683
u_z80/u_cz80/u_mcode/mcycles_d_0_s18
10.493
10.946
u_z80/n281_s17
11.364
11.826
u_z80/n281_s10
11.998
12.451
u_z80/n281_s6
13.107
13.656
u_z80/n281_s5
13.658
14.213
u_z80/d_Z_0_s
14.758
15.313
u_z80/ff_di_reg_0_s0
16.507
=====
SETUP
1.501
16.483
17.985
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n2626_s4
9.166
9.683
u_z80/u_cz80/u_mcode/mcycles_d_0_s18
10.493
10.946
u_z80/n281_s17
11.364
11.826
u_z80/n281_s10
11.998
12.451
u_z80/n281_s6
13.107
13.656
u_z80/n281_s5
13.658
14.213
u_z80/d_Z_1_s
14.851
15.406
u_z80/ff_di_reg_1_s0
16.483
=====
SETUP
1.701
16.283
17.985
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n2626_s4
9.166
9.683
u_z80/u_cz80/u_mcode/mcycles_d_0_s18
10.493
10.946
u_z80/n281_s17
11.364
11.826
u_z80/n281_s10
11.998
12.451
u_z80/n281_s6
13.107
13.656
u_z80/n281_s5
13.658
14.213
u_z80/d_Z_6_s
14.758
15.211
u_z80/ff_di_reg_6_s0
16.283
=====
SETUP
1.722
16.262
17.985
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n2626_s4
9.166
9.683
u_z80/u_cz80/u_mcode/mcycles_d_0_s18
10.493
10.946
u_z80/n281_s17
11.364
11.826
u_z80/n281_s10
11.998
12.451
u_z80/n281_s6
13.107
13.656
u_z80/n281_s5
13.658
14.213
u_z80/d_Z_2_s
14.753
15.206
u_z80/ff_dinst_2_s0
16.262
=====
SETUP
1.733
16.252
17.985
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n2626_s4
9.166
9.683
u_z80/u_cz80/u_mcode/mcycles_d_0_s18
10.493
10.946
u_z80/n281_s17
11.364
11.826
u_z80/n281_s10
11.998
12.451
u_z80/n281_s6
13.107
13.656
u_z80/n281_s5
13.658
14.213
u_z80/d_Z_4_s
14.895
15.450
u_z80/ff_di_reg_4_s0
16.252
=====
SETUP
1.750
16.234
17.985
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n2626_s4
9.166
9.683
u_z80/u_cz80/u_mcode/mcycles_d_0_s18
10.493
10.946
u_z80/n281_s17
11.364
11.826
u_z80/n281_s10
11.998
12.451
u_z80/n281_s6
13.107
13.656
u_z80/n281_s5
13.658
14.213
u_z80/d_Z_2_s
14.753
15.206
u_z80/ff_di_reg_2_s0
16.234
=====
SETUP
1.765
16.219
17.985
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n2626_s4
9.166
9.683
u_z80/u_cz80/u_mcode/mcycles_d_0_s18
10.493
10.946
u_z80/n281_s17
11.364
11.826
u_z80/n281_s10
11.998
12.451
u_z80/n281_s6
13.107
13.656
u_z80/n281_s5
13.658
14.213
u_z80/d_Z_0_s
14.758
15.313
u_z80/ff_dinst_0_s0
16.219
=====
SETUP
1.772
16.212
17.985
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n2626_s4
9.166
9.683
u_z80/u_cz80/u_mcode/mcycles_d_0_s18
10.493
10.946
u_z80/n281_s17
11.364
11.826
u_z80/n281_s10
11.998
12.451
u_z80/n281_s6
13.107
13.656
u_z80/n281_s5
13.658
14.213
u_z80/d_Z_1_s
14.851
15.406
u_z80/ff_dinst_1_s0
16.212
=====
SETUP
1.963
16.022
17.985
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n2626_s4
9.166
9.683
u_z80/u_cz80/u_mcode/mcycles_d_0_s18
10.493
10.946
u_z80/n281_s17
11.364
11.826
u_z80/n281_s10
11.998
12.451
u_z80/n281_s6
13.107
13.656
u_z80/n281_s5
13.658
14.213
u_z80/d_Z_6_s
14.758
15.211
u_z80/ff_dinst_6_s0
16.022
=====
HOLD
0.060
5.816
5.756
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.205
5.937
5.733
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_7_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
5.937
=====
HOLD
0.207
5.940
5.733
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_3_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
5.940
=====
HOLD
0.225
6.089
5.864
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_14_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.089
=====
HOLD
0.225
6.089
5.864
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_12_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.089
=====
HOLD
0.225
6.089
5.864
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_7_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.089
=====
HOLD
0.225
6.089
5.864
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_6_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.089
=====
HOLD
0.225
6.089
5.864
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_3_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.089
=====
HOLD
0.225
6.089
5.864
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_2_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.089
=====
HOLD
0.225
6.089
5.864
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_7_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.089
=====
HOLD
0.225
6.089
5.864
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_3_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.089
=====
HOLD
0.225
6.089
5.864
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_2_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.089
=====
HOLD
0.227
6.090
5.864
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_2_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.090
=====
HOLD
0.313
5.937
5.625
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_x_1_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_5_s
5.937
=====
HOLD
0.313
5.937
5.625
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_x_0_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_5_s
5.937
=====
HOLD
0.313
5.937
5.625
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_color_3_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_1_s
5.937
=====
HOLD
0.313
5.937
5.625
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_color_2_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_1_s
5.937
=====
HOLD
0.315
5.940
5.625
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_x_4_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_6_s
5.940
=====
HOLD
0.315
5.940
5.625
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_x_2_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_6_s
5.940
=====
HOLD
0.318
5.944
5.626
ff_delay_s1
5.615
5.817
ff_reset_n_s4
5.944
=====
HOLD
0.325
6.189
5.864
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_9_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.189
