{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735385901007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735385901007 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 28 14:38:20 2024 " "Processing started: Sat Dec 28 14:38:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735385901007 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735385901007 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OOO_CPU -c OOO_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off OOO_CPU -c OOO_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735385901007 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1735385901368 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1735385901369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github repos/josdc-silicore/ssooo/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /github repos/josdc-silicore/ssooo/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735385908575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735385908575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github repos/josdc-silicore/ssooo/alu_oper.v 1 1 " "Found 1 design units, including 1 entities, in source file /github repos/josdc-silicore/ssooo/alu_oper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_OPER " "Found entity 1: ALU_OPER" {  } { { "../ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/ALU_OPER.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735385908578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735385908578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github repos/josdc-silicore/ssooo/ooo_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /github repos/josdc-silicore/ssooo/ooo_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 OOO_CPU " "Found entity 1: OOO_CPU" {  } { { "../OOO_CPU.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/OOO_CPU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735385908581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735385908581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github repos/josdc-silicore/ssooo/ooo_cpu_sim.v 1 1 " "Found 1 design units, including 1 entities, in source file /github repos/josdc-silicore/ssooo/ooo_cpu_sim.v" { { "Info" "ISGN_ENTITY_NAME" "1 OOO_CPU_Sim " "Found entity 1: OOO_CPU_Sim" {  } { { "../OOO_CPU_Sim.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/OOO_CPU_Sim.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735385908583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735385908583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github repos/josdc-silicore/ssooo/pc_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /github repos/josdc-silicore/ssooo/pc_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_register " "Found entity 1: PC_register" {  } { { "../PC_register.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/PC_register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735385908585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735385908585 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FU_Branch_Decision OOO_CPU.v(208) " "Verilog HDL Implicit Net warning at OOO_CPU.v(208): created implicit net for \"FU_Branch_Decision\"" {  } { { "../OOO_CPU.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/OOO_CPU.v" 208 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735385908585 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "OOO_CPU " "Elaborating entity \"OOO_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1735385908614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_register PC_register:pcreg " "Elaborating entity \"PC_register\" for hierarchy \"PC_register:pcreg\"" {  } { { "../OOO_CPU.v" "pcreg" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/OOO_CPU.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735385908619 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/github repos/josdc-silicore/ssooo/instruction queue/instq.v 1 1 " "Using design file /github repos/josdc-silicore/ssooo/instruction queue/instq.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 InstQ " "Found entity 1: InstQ" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735385908641 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1735385908641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstQ InstQ:instq " "Elaborating entity \"InstQ\" for hierarchy \"InstQ:instq\"" {  } { { "../OOO_CPU.v" "instq" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/OOO_CPU.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735385908642 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.data_a 0 instq.v(14) " "Net \"InstMem.data_a\" at instq.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1735385908644 "|OOO_CPU|InstQ:instq"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.waddr_a 0 instq.v(14) " "Net \"InstMem.waddr_a\" at instq.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1735385908644 "|OOO_CPU|InstQ:instq"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.we_a 0 instq.v(14) " "Net \"InstMem.we_a\" at instq.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1735385908644 "|OOO_CPU|InstQ:instq"}
{ "Warning" "WSGN_SEARCH_FILE" "/github repos/josdc-silicore/ssooo/register file/regfile.v 1 1 " "Using design file /github repos/josdc-silicore/ssooo/register file/regfile.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "regfile.v" "" { Text "d:/github repos/josdc-silicore/ssooo/register file/regfile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735385908663 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1735385908663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:regfile " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:regfile\"" {  } { { "../OOO_CPU.v" "regfile" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/OOO_CPU.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735385908664 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(46) " "Verilog HDL Always Construct warning at regfile.v(46): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "regfile.v" "" { Text "d:/github repos/josdc-silicore/ssooo/register file/regfile.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1735385908672 "|OOO_CPU|RegFile:regfile"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j regfile.v(62) " "Verilog HDL Always Construct warning at regfile.v(62): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "regfile.v" "" { Text "d:/github repos/josdc-silicore/ssooo/register file/regfile.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1735385908678 "|OOO_CPU|RegFile:regfile"}
{ "Warning" "WSGN_SEARCH_FILE" "/github repos/josdc-silicore/ssooo/reorder buffer/rob.v 1 1 " "Using design file /github repos/josdc-silicore/ssooo/reorder buffer/rob.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ROB " "Found entity 1: ROB" {  } { { "rob.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735385908925 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1735385908925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROB ROB:rob " "Elaborating entity \"ROB\" for hierarchy \"ROB:rob\"" {  } { { "../OOO_CPU.v" "rob" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/OOO_CPU.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735385908928 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rob.v(112) " "Verilog HDL assignment warning at rob.v(112): truncated value with size 32 to match size of target (5)" {  } { { "rob.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735385908936 "|OOO_CPU|ROB:rob"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i rob.v(110) " "Verilog HDL Always Construct warning at rob.v(110): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "rob.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1735385908952 "|OOO_CPU|ROB:rob"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "rob.v(164) " "Verilog HDL Conditional Statement error at rob.v(164): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "rob.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v" 164 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1735385908970 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rob.v(185) " "Verilog HDL assignment warning at rob.v(185): truncated value with size 32 to match size of target (5)" {  } { { "rob.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735385908973 "|OOO_CPU|ROB:rob"}
{ "Error" "EVRFX_VERI_NON_CONST_LOOP" "250 rob.v(185) " "Verilog HDL Loop Statement error at rob.v(185): loop with non-constant loop condition must terminate within 250 iterations" {  } { { "rob.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v" 185 0 0 } }  } 0 10119 "Verilog HDL Loop Statement error at %2!s!: loop with non-constant loop condition must terminate within %1!d! iterations" 0 0 "Analysis & Synthesis" 0 -1 1735385909001 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Start_Index rob.v(155) " "Verilog HDL Always Construct warning at rob.v(155): inferring latch(es) for variable \"Start_Index\", which holds its previous value in one or more paths through the always construct" {  } { { "rob.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v" 155 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1735385909003 "|OOO_CPU|ROB:rob"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k rob.v(155) " "Verilog HDL Always Construct warning at rob.v(155): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "rob.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v" 155 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1735385909006 "|OOO_CPU|ROB:rob"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ROB:rob " "Can't elaborate user hierarchy \"ROB:rob\"" {  } { { "../OOO_CPU.v" "rob" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/OOO_CPU.v" 237 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735385909015 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4749 " "Peak virtual memory: 4749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735385909080 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 28 14:38:29 2024 " "Processing ended: Sat Dec 28 14:38:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735385909080 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735385909080 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735385909080 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735385909080 ""}
