Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Dec  3 17:36:29 2024
| Host         : DESKTOP-4EQVLHR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file obj/post_route_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.993        0.000                      0                 1456        0.148        0.000                      0                 1456        3.500        0.000                       0                   555  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                0.993        0.000                      0                 1456        0.148        0.000                      0                 1456        3.500        0.000                       0                   555  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :            0  Failing Endpoints,  Worst Slack        0.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 reciever/new_data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            uci/charbuff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        8.997ns  (logic 3.332ns (37.036%)  route 5.665ns (62.964%))
  Logic Levels:           18  (CARRY4=12 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 14.758 - 10.000 ) 
    Source Clock Delay      (SCD):    5.051ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.543     5.051    reciever/clk_100mhz_IBUF_BUFG
    SLICE_X14Y71         FDRE                                         r  reciever/new_data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDRE (Prop_fdre_C_Q)         0.478     5.529 r  reciever/new_data_out_reg/Q
                         net (fo=401, routed)         1.692     7.221    uci/charbuff_reg[15][0]_0
    SLICE_X10Y74         LUT3 (Prop_lut3_I1_O)        0.295     7.516 r  uci/charbuff[1][1]_i_2/O
                         net (fo=13, routed)          0.719     8.235    uci/charbuff[1][1]_i_2_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I0_O)        0.124     8.359 r  uci/charbuff[13][7]_i_113/O
                         net (fo=1, routed)           0.000     8.359    uci/charbuff[13][7]_i_113_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.735 r  uci/charbuff_reg[13][7]_i_103/CO[3]
                         net (fo=1, routed)           0.000     8.735    uci/charbuff_reg[13][7]_i_103_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.852 r  uci/charbuff_reg[13][7]_i_93/CO[3]
                         net (fo=1, routed)           0.000     8.852    uci/charbuff_reg[13][7]_i_93_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.969 r  uci/charbuff_reg[13][7]_i_83/CO[3]
                         net (fo=1, routed)           0.000     8.969    uci/charbuff_reg[13][7]_i_83_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.086 r  uci/charbuff_reg[13][7]_i_73/CO[3]
                         net (fo=1, routed)           0.000     9.086    uci/charbuff_reg[13][7]_i_73_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.203 r  uci/charbuff_reg[13][7]_i_63/CO[3]
                         net (fo=1, routed)           0.000     9.203    uci/charbuff_reg[13][7]_i_63_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.320 r  uci/charbuff_reg[13][7]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.320    uci/charbuff_reg[13][7]_i_53_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.437 r  uci/charbuff_reg[13][7]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.437    uci/charbuff_reg[13][7]_i_43_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.554 r  uci/charbuff_reg[13][7]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.554    uci/charbuff_reg[13][7]_i_33_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.671 r  uci/charbuff_reg[13][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.671    uci/charbuff_reg[13][7]_i_23_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.788 r  uci/charbuff_reg[13][7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.788    uci/charbuff_reg[13][7]_i_13_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.905 r  uci/charbuff_reg[13][7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.905    uci/charbuff_reg[13][7]_i_7_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.062 f  uci/charbuff_reg[13][7]_i_5/CO[1]
                         net (fo=3, routed)           0.845    10.907    uci/charbuff_reg[13][7]_i_5_n_2
    SLICE_X13Y90         LUT6 (Prop_lut6_I0_O)        0.332    11.239 r  uci/charbuff[0][7]_i_4/O
                         net (fo=4, routed)           0.164    11.402    uci/charbuff[0][7]_i_4_n_0
    SLICE_X13Y90         LUT6 (Prop_lut6_I5_O)        0.124    11.526 r  uci/FSM_sequential_current_state[2]_i_10/O
                         net (fo=1, routed)           0.722    12.248    uci/FSM_sequential_current_state[2]_i_10_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I5_O)        0.124    12.372 f  uci/FSM_sequential_current_state[2]_i_3/O
                         net (fo=118, routed)         1.524    13.895    uci/FSM_sequential_current_state[2]_i_3_n_0
    SLICE_X13Y69         LUT2 (Prop_lut2_I1_O)        0.152    14.047 r  uci/charbuff[0][6]_i_1/O
                         net (fo=1, routed)           0.000    14.047    uci/charbuff[0][6]_i_1_n_0
    SLICE_X13Y69         FDRE                                         r  uci/charbuff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.429    14.758    uci/clk_100mhz_IBUF_BUFG
    SLICE_X13Y69         FDRE                                         r  uci/charbuff_reg[0][6]/C
                         clock pessimism              0.271    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X13Y69         FDRE (Setup_fdre_C_D)        0.047    15.040    uci/charbuff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -14.047    
  -------------------------------------------------------------------
                         slack                                  0.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 uci/info_in_buff_reg[52][2]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            uci/info_in_buff_reg[51][2]/D
                            (rising edge-triggered cell FDSE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.189ns (64.673%)  route 0.103ns (35.327%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.593     1.461    uci/clk_100mhz_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  uci/info_in_buff_reg[52][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     1.602 r  uci/info_in_buff_reg[52][2]/Q
                         net (fo=3, routed)           0.103     1.706    uci/p_0_in__0[418]
    SLICE_X2Y93          LUT3 (Prop_lut3_I2_O)        0.048     1.754 r  uci/info_in_buff[51][2]_i_1/O
                         net (fo=1, routed)           0.000     1.754    uci/info_in_buff[51][2]_i_1_n_0
    SLICE_X2Y93          FDSE                                         r  uci/info_in_buff_reg[51][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.863     1.977    uci/clk_100mhz_IBUF_BUFG
    SLICE_X2Y93          FDSE                                         r  uci/info_in_buff_reg[51][2]/C
                         clock pessimism             -0.503     1.474    
    SLICE_X2Y93          FDSE (Hold_fdse_C_D)         0.131     1.605    uci/info_in_buff_reg[51][2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100mhz_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X12Y70   reciever/data_byte_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X12Y70   reciever/data_byte_out_reg[0]/C



