# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1720 6.4e-05 4096 450 2460 270336 72.6351 55.614 3216.43 1695.13 5039.93 5040.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1940 3.2e-05 1024 150 680 602624 41.8635 26.8823 502.644 837.879 1409.41 1409.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1760 0.000512 2048 440 720 34112 3.48301 44.5094 124.423 172.461 172.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 460 0.000512 2048 170 3230 10240 5.42154 3.4665 74.5112 104.675 188.175 188.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 810 3.2e-05 4096 200 1630 454656 329.451 143.101 3874.82 4268.2 8615.91 8616.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 810 0.000512 512 190 320 28672 1.52822 0.830016 5.60813 26.2916 34.3888 34.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1970 0.000128 1024 500 650 137216 11.095 6.83469 108.045 209.63 335.735 335.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1830 3.2e-05 4096 200 5320 592640 152.03 117.714 14092.9 3525.65 17888.6 17888.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1250 0.000256 1024 280 650 65024 4.57722 3.40931 49.3444 104.586 162.021 162.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1840 0.000128 1024 470 1340 137216 11.0987 6.83616 221.791 209.631 449.489 449.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1720 6.4e-05 4096 450 2460 270432 72.8284 55.7185 3660.03 1676.53 5465.22 5465.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1940 3.2e-05 1024 150 680 602496 41.95 26.9435 572.08 838.409 1479.52 1479.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1760 0.000512 2048 440 720 34128 3.4857 51.2077 125.931 180.668 180.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 460 0.000512 2048 170 3230 10368 5.4151 3.46522 89.6985 105.447 204.127 204.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 810 3.2e-05 4096 200 1630 455040 329.467 143.253 4401.31 4280.71 9155.07 9155.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 810 0.000512 512 190 320 28224 1.52682 0.824576 6.37005 26.11 34.9629 35.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1970 0.000128 1024 500 650 137088 11.1211 6.84931 122.743 209.756 350.602 350.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1830 3.2e-05 4096 200 5320 592416 152.485 117.962 16290.9 3527.81 20089.4 20089.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1250 0.000256 1024 280 650 65376 4.60662 3.42426 57.0322 105.11 170.273 170.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1840 0.000128 1024 470 1340 137088 11.1087 7.22378 257.488 209.757 485.71 485.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1720 6.4e-05 4096 450 2460 270400 72.6144 55.6885 3827.07 1675.5 5630.99 5631.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1940 3.2e-05 1024 150 680 602880 41.7858 26.9244 601.567 837.874 1508.29 1508.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1760 0.000512 2048 440 720 34080 3.47088 53.6391 110.878 168.032 168.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 460 0.000512 2048 170 3230 10240 5.38707 3.45238 92.2651 104.196 205.402 205.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 810 3.2e-05 4096 200 1630 454400 329.59 143.341 4579.71 4282.56 9335.54 9335.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 810 0.000512 512 190 320 28160 1.51891 0.81952 6.67421 25.9586 35.0994 35.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1970 0.000128 1024 500 650 137600 11.0702 6.84486 129.349 210.442 357.838 357.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1830 3.2e-05 4096 200 5320 592320 151.924 117.788 16923.1 3528.39 20721.4 20721.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1250 0.000256 1024 280 650 64960 4.56979 3.40627 59.1644 104.511 171.754 171.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1840 0.000128 1024 470 1340 136960 11.1212 6.84592 269.066 209.631 496.801 496.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1720 6.4e-05 4096 450 2460 270336 72.567 55.6282 3564.02 1675.04 5367.38 5367.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1940 3.2e-05 1024 150 680 602112 41.7792 26.8944 559.879 838.422 1467.11 1467.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1760 0.000512 2048 440 720 34080 3.48365 49.9014 125.706 179.135 179.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 460 0.000512 2048 170 3230 9984 5.40083 3.45498 83.7984 104.413 197.171 197.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 810 3.2e-05 4096 200 1630 453120 329.221 143.12 4261.61 4291.49 9025.87 9026.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 810 0.000512 512 190 320 27648 1.5257 0.819328 6.09222 25.9682 34.5334 34.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1970 0.000128 1024 500 650 136704 11.0767 7.21715 119.525 209.328 347.275 347.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1830 3.2e-05 4096 200 5320 592512 151.818 117.76 15774.3 3525.01 19569.1 19569.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1250 0.000256 1024 280 650 65280 4.57549 3.40992 55.4641 104.891 168.441 168.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1840 0.000128 1024 470 1340 136704 11.087 6.83226 249.923 209.325 477.296 477.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1720 6.4e-05 4096 450 2460 270400 73.0532 55.7691 3606.96 1676.27 5412.16 5412.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1940 3.2e-05 1024 150 680 602400 42.0389 26.9807 567.306 838.15 1474.61 1474.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1760 0.000512 2048 440 720 34100 3.47539 50.7884 125.734 180.038 180.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 460 0.000512 2048 170 3230 10000 5.43494 3.46294 85.1028 104.471 198.572 198.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 810 3.2e-05 4096 200 1630 454400 329.933 143.446 4323.4 4276.03 9073.13 9073.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 810 0.000512 512 190 320 28000 1.52611 0.82336 6.29139 25.9716 34.7422 34.8488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1970 0.000128 1024 500 650 136800 11.1549 6.85158 120.319 209.464 347.917 348.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1830 3.2e-05 4096 200 5320 592400 152.961 118.062 15938.1 3526.23 19735.6 19735.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1250 0.000256 1024 280 650 65200 4.61219 3.42061 55.9851 104.869 168.985 169.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1840 0.000128 1024 470 1340 136800 11.1617 6.84461 252.323 209.561 480.019 480.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1720 6.4e-05 4096 450 2460 270144 72.6458 55.6708 3678.79 1677.13 5484.35 5484.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1940 3.2e-05 1024 150 680 602112 41.8492 26.9227 581.323 838.562 1488.79 1488.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1760 0.000512 2048 440 720 34048 3.47142 52.1912 124.568 180.277 180.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 460 0.000512 2048 170 3230 9856 5.36266 3.41242 86.145 103.871 198.897 198.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 810 3.2e-05 4096 200 1630 453376 329.372 143.172 4402.83 4263.56 9139.28 9139.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 810 0.000512 512 190 320 27776 1.5312 0.821248 6.39203 26.0942 34.9646 35.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1970 0.000128 1024 500 650 137088 11.062 6.83827 124.618 209.548 352.2 352.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1830 3.2e-05 4096 200 5320 592256 151.829 117.741 16225.8 3527.48 20023.1 20023.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1250 0.000256 1024 280 650 64960 4.59517 3.41254 56.9794 104.918 170.005 170.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1840 0.000128 1024 470 1340 136192 11.1409 6.83594 257.345 209.551 485.005 485.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1720 6.4e-05 4096 450 2460 270240 72.8332 55.7346 3714.1 1674.17 5516.95 5517.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1940 3.2e-05 1024 150 680 601920 41.9056 26.9293 584.29 837.14 1490.39 1490.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1760 0.000512 2048 440 720 34080 3.4816 52.4904 124.55 180.565 180.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 460 0.000512 2048 170 3230 10080 5.44182 3.46522 88.6681 104.734 202.411 202.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 810 3.2e-05 4096 200 1630 453120 331.075 143.485 4439.11 4283.51 9197.5 9197.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 810 0.000512 512 190 320 27840 1.52966 0.818272 6.43213 25.9846 34.8905 35.0005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1970 0.000128 1024 500 650 136320 11.0756 6.84442 124.484 208.836 351.368 351.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1830 3.2e-05 4096 200 5320 591840 152.544 117.993 16381.8 3525.96 20178.6 20178.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1250 0.000256 1024 280 650 64800 4.59821 3.4167 57.0847 104.568 169.767 169.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1840 0.000128 1024 470 1340 136320 11.0835 6.8407 259.453 208.845 486.353 486.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1720 6.4e-05 4096 450 2460 270336 72.6689 55.6201 3593.43 1677.33 5399.17 5399.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1940 3.2e-05 1024 150 680 602112 41.773 26.8844 565.088 838.669 1472.54 1472.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1760 0.000512 2048 440 720 34048 3.48058 50.5713 125.651 179.746 179.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 460 0.000512 2048 170 3230 10240 5.42336 3.48211 86.5637 104.93 200.5 200.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 810 3.2e-05 4096 200 1630 454656 329.16 143.133 4304.93 4267.37 9044.93 9045.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 810 0.000512 512 190 320 28672 1.5337 0.832992 6.4128 26.3605 35.2673 35.3751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1970 0.000128 1024 500 650 136192 11.0734 6.83213 120.282 209.203 347.524 347.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1830 3.2e-05 4096 200 5320 592384 151.885 117.71 15838.1 3527.71 19635.7 19636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1250 0.000256 1024 280 650 65024 4.57587 3.41178 55.4952 104.758 168.341 168.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1840 0.000128 1024 470 1340 136192 11.087 6.83226 250.596 209.203 477.842 477.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1720 6.4e-05 4096 450 2460 269568 72.6316 55.6217 3613.47 1673.29 5415.13 5415.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1940 3.2e-05 1024 150 680 600576 41.8104 26.9926 567.781 836.6 1473.32 1473.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1760 0.000512 2048 440 720 33984 3.4815 51.0974 125.75 180.372 180.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 460 0.000512 2048 170 3230 9216 5.38477 3.41709 77.375 103.625 189.901 190.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 810 3.2e-05 4096 200 1630 451584 330.89 143.32 4317.93 4287.73 9080.19 9080.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 810 0.000512 512 190 320 27648 1.53088 0.820352 6.24368 26.0299 34.7538 34.8655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1970 0.000128 1024 500 650 135168 11.1024 6.82762 120.558 208.398 347.014 347.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1830 3.2e-05 4096 200 5320 592128 151.805 117.65 15998.3 3523.8 19791.7 19792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1250 0.000256 1024 280 650 64512 4.57635 3.40326 55.4982 104.394 167.97 168.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1840 0.000128 1024 470 1340 135168 11.1079 7.03891 251.238 208.396 477.908 478.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1720 6.4e-05 4096 450 2460 269600 72.8869 55.7179 3834.64 1674.66 5638.02 5638.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1940 3.2e-05 1024 150 680 601600 41.9365 26.9332 604.82 837.227 1511.05 1511.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1760 0.000512 2048 440 720 34000 3.4857 54.8319 114.022 172.382 172.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 460 0.000512 2048 170 3230 9600 5.38038 3.41606 87.4304 103.664 199.991 200.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 810 3.2e-05 4096 200 1630 454400 329.69 143.348 4615.63 4259.08 9348.08 9348.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 810 0.000512 512 190 320 27200 1.55018 0.82064 6.56778 26.0424 35.1066 35.2154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1970 0.000128 1024 500 650 136000 11.0823 6.84749 129.65 210.886 358.594 358.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1830 3.2e-05 4096 200 5320 592000 152.699 118.256 17118.1 3529.54 20918.9 20919.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1250 0.000256 1024 280 650 64800 4.58416 3.40973 59.9864 104.466 172.548 172.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1840 0.000128 1024 470 1340 136000 11.0814 6.84685 271.291 208.53 497.879 497.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1720 6.4e-05 4096 450 2460 269312 72.503 55.5839 4498.68 1672.73 6299.61 6299.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1940 3.2e-05 1024 150 680 602112 41.7262 26.8984 712.127 839.765 1620.65 1620.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1760 0.000512 2048 440 720 33792 3.46445 63.7934 124.01 191.31 191.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 460 0.000512 2048 170 3230 9216 5.32621 3.36256 94.888 102.538 206.217 206.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 810 3.2e-05 4096 200 1630 450560 330.492 143.152 5364.69 4272.56 10111.2 10111.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 810 0.000512 512 190 320 26624 1.47901 0.780288 7.70326 25.0719 35.1614 35.2706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1970 0.000128 1024 500 650 135168 11.1756 6.8345 150.267 211.192 379.597 379.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1830 3.2e-05 4096 200 5320 591872 152.013 117.948 19807.8 3532.51 23610.5 23610.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1250 0.000256 1024 280 650 64512 4.60186 3.40973 70.3146 104.94 183.371 183.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1840 0.000128 1024 470 1340 135168 11.1716 6.83011 311.892 209.5 539.523 539.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1720 6.4e-05 4096 450 2460 270464 72.7064 55.5921 5344.24 1676.14 7148.8 7148.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1940 3.2e-05 1024 150 690 602368 41.9311 26.8904 510.115 838.239 1417.31 1417.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1760 0.000512 2048 440 720 34144 3.47955 84.0473 127.421 214.993 215.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 460 0.000512 2048 170 3225 10240 5.41469 3.46285 74.87 104.594 188.444 188.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 810 3.2e-05 4096 200 1635 454656 329.811 143.071 6870.97 4287.38 11631.6 11631.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 810 0.000512 512 190 330 28160 1.53555 0.829984 5.60378 26.27 34.368 34.4758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1970 0.000128 1024 500 645 137472 11.0872 6.83242 198.236 209.583 425.875 425.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1830 3.2e-05 4096 200 5325 592384 152.239 117.757 13926.8 3526.53 17723.5 17723.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1250 0.000256 1024 280 645 65536 4.60813 3.41299 91.8893 104.889 204.905 204.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1840 0.000128 1024 470 1335 137216 11.0741 6.83034 218.5 209.581 446.124 446.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1720 6.4e-05 4096 450 2460 270400 72.8382 55.7302 3173.49 1676.61 4978.79 4978.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1940 3.2e-05 1024 150 690 602560 42.0225 26.9537 502.669 839.452 1411.23 1411.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1760 0.000512 2048 440 720 34160 3.48234 44.1237 124.256 171.905 171.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 460 0.000512 2048 170 3225 10080 5.43811 3.46646 75.0065 104.601 188.615 188.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 810 3.2e-05 4096 200 1635 454400 330.862 143.483 6880.53 4284.88 11640.1 11640.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 810 0.000512 512 190 330 27840 1.54506 0.82768 5.53907 26.1654 34.206 34.3124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1970 0.000128 1024 500 645 137600 11.0983 6.84515 106.045 209.746 333.865 334.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1830 3.2e-05 4096 200 5325 592480 152.883 118.06 14024.1 3529.22 17824.5 17824.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1250 0.000256 1024 280 645 65440 4.60925 3.4263 48.3142 105.062 161.513 161.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1840 0.000128 1024 470 1335 136960 11.1483 6.88096 221.447 209.744 449.355 449.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1720 6.4e-05 4096 450 2460 270336 72.7557 55.6995 3167.54 1676.13 4972.24 4972.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1940 3.2e-05 1024 150 690 602112 41.9967 26.9271 498.935 838.237 1406.23 1406.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1760 0.000512 2048 440 720 34128 3.47942 43.4945 126.528 173.546 173.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 460 0.000512 2048 170 3225 10176 5.43024 3.47546 74.8911 104.818 188.715 188.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 810 3.2e-05 4096 200 1635 454656 329.606 143.145 6536.43 4260.76 11270.3 11270.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 810 0.000512 512 190 330 28032 1.53542 0.826816 5.59325 26.1996 34.2769 34.3839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1970 0.000128 1024 500 645 137088 11.0692 6.84566 104.737 209.3 332.086 332.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1830 3.2e-05 4096 200 5325 592320 152.328 117.892 13985.5 3532.41 17788.4 17788.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1250 0.000256 1024 280 645 65280 4.57658 3.41414 47.2938 104.745 160.127 160.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1840 0.000128 1024 470 1335 136704 11.0993 6.83507 218.92 209.299 446.283 446.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1720 6.4e-05 4096 450 2460 270368 72.8453 55.7261 3233.1 1676.64 5038.43 5038.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1940 3.2e-05 1024 150 690 602112 42.021 26.9517 511.857 838.417 1419.38 1419.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1760 0.000512 2048 440 720 34104 3.47347 45.2977 126.05 174.862 174.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 460 0.000512 2048 170 3225 10304 5.44669 3.48016 78.0123 104.911 191.948 192.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 810 3.2e-05 4096 200 1635 454272 330.532 143.501 3898.14 4267.18 8639.67 8639.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 810 0.000512 512 190 330 28224 1.5463 0.832288 5.75622 26.3573 34.6196 34.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1970 0.000128 1024 500 645 137088 11.1083 6.84893 108.078 209.451 335.618 335.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1830 3.2e-05 4096 200 5325 592256 152.711 117.985 14237.5 3529.77 18038.2 18038.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1250 0.000256 1024 280 645 65408 4.59776 3.42016 49.3087 104.83 162.258 162.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1840 0.000128 1024 470 1335 136640 11.1408 6.84272 224.971 209.543 452.626 452.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1720 6.4e-05 4096 450 2460 270336 72.577 55.6121 3310.14 1676.71 5115.15 5115.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1940 3.2e-05 1024 150 690 602112 41.8408 26.8882 523.49 838.601 1430.97 1431.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1760 0.000512 2048 440 720 34112 3.4775 46.4365 117.783 167.74 167.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 460 0.000512 2048 170 3225 10240 5.40778 3.46522 77.8443 104.744 191.561 191.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 810 3.2e-05 4096 200 1635 454656 329.422 143.104 3983.89 4281.59 8738.34 8738.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 810 0.000512 512 190 330 28160 1.53811 0.827648 5.90678 26.3072 34.7091 34.8166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1970 0.000128 1024 500 645 137216 11.084 6.82803 110.762 209.766 338.571 338.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1830 3.2e-05 4096 200 5325 592384 152.061 117.778 14494.2 3546.49 18310.8 18311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1250 0.000256 1024 280 645 65280 4.57229 3.40787 50.6189 104.655 163.355 163.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1840 0.000128 1024 470 1335 137216 11.1028 6.83882 227.721 209.766 455.563 455.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1720 6.4e-05 4096 450 2460 270144 72.787 55.7284 3713.12 1675.2 5516.95 5517.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1940 3.2e-05 1024 150 690 601920 41.9045 26.9473 590.77 837.665 1497.42 1497.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1760 0.000512 2048 440 720 34128 3.47546 52.779 124.537 180.834 180.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 460 0.000512 2048 170 3225 10080 5.4263 3.46989 89.2292 104.627 202.854 202.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 810 3.2e-05 4096 200 1635 453888 330.373 143.495 4463.24 4265.15 9202.6 9202.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 810 0.000512 512 190 330 27648 1.54227 0.822272 6.64557 26.0865 35.2267 35.3331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1970 0.000128 1024 500 645 137088 11.1129 6.84442 124.638 209.587 352.306 352.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1830 3.2e-05 4096 200 5325 592128 152.537 117.969 16407.5 3526.53 20204.8 20204.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1250 0.000256 1024 280 645 65376 4.59629 3.42806 57.5935 104.913 170.63 170.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1840 0.000128 1024 470 1335 137088 11.1164 6.85469 261.234 209.58 488.913 489.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1720 6.4e-05 4096 450 2460 270400 72.5727 55.6933 3625.99 1675.26 5429.63 5429.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1940 3.2e-05 1024 150 690 602240 41.8157 26.9247 579.218 837.703 1485.8 1485.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1760 0.000512 2048 440 720 34080 3.47341 51.5189 125.886 180.925 180.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 460 0.000512 2048 170 3225 9920 5.39648 3.44678 85.9792 104.179 199.105 199.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 810 3.2e-05 4096 200 1635 454400 329.462 143.321 4350.22 4282.15 9105.49 9105.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 810 0.000512 512 190 330 27520 1.53642 0.817152 6.47664 25.954 34.9157 35.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1970 0.000128 1024 500 645 137600 11.0769 6.84442 122.49 209.601 350.148 350.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1830 3.2e-05 4096 200 5325 592000 152.02 117.871 15981.7 3525.46 19777.2 19777.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1250 0.000256 1024 280 645 64960 4.57376 3.41104 55.9825 104.493 168.563 168.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1840 0.000128 1024 470 1335 136960 11.119 6.93248 254.565 209.595 482.344 482.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1720 6.4e-05 4096 450 2460 269952 72.4746 55.618 3852.82 1675.42 5656.45 5656.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1940 3.2e-05 1024 150 690 601344 41.7496 26.9804 616.193 850.345 1536.23 1536.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1760 0.000512 2048 440 720 34080 3.47731 55.0789 124.315 182.917 182.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 460 0.000512 2048 170 3225 9984 5.3903 3.4527 91.8203 104.438 205.203 205.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 810 3.2e-05 4096 200 1635 453120 328.816 143.065 4630.61 4261.24 9364.08 9364.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 810 0.000512 512 190 330 27648 1.52787 0.818656 6.94134 25.9747 35.3896 35.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1970 0.000128 1024 500 645 136704 11.0707 6.82627 130.002 209.36 357.388 357.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1830 3.2e-05 4096 200 5325 592128 151.909 117.863 17017.5 3527.91 20815.4 20815.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1250 0.000256 1024 280 645 65280 4.56608 3.41062 60.0284 104.905 173.009 173.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1840 0.000128 1024 470 1335 136704 11.0635 6.82746 270.093 209.364 497.48 497.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1720 6.4e-05 4096 450 2460 270400 72.9491 55.7477 3835.98 1676.47 5641.27 5641.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1940 3.2e-05 1024 150 690 602400 41.9741 26.9722 613.358 838.256 1520.7 1520.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1760 0.000512 2048 440 720 34100 3.48323 54.6728 125.647 183.845 183.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 460 0.000512 2048 170 3225 10000 5.43475 3.46522 91.1322 104.482 204.619 204.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 810 3.2e-05 4096 200 1635 452800 331.25 143.649 4597.02 4285 9357.25 9357.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 810 0.000512 512 190 330 27200 1.5448 0.819488 6.75226 25.9726 35.2205 35.3279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1970 0.000128 1024 500 645 136800 11.1555 6.84774 129.104 209.491 356.726 356.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1830 3.2e-05 4096 200 5325 592000 152.956 118.227 16894.1 3528.9 20694.4 20694.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1250 0.000256 1024 280 645 65200 4.61248 3.42221 59.7794 104.885 172.801 172.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1840 0.000128 1024 470 1335 136800 11.1446 6.85261 268.713 209.498 496.337 496.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1720 6.4e-05 4096 450 2460 270144 72.6173 55.6645 3863.52 1676.77 5668.68 5668.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1940 3.2e-05 1024 150 690 602112 41.8173 26.9224 617.935 838.405 1525.21 1525.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1760 0.000512 2048 440 720 34048 3.47251 55.079 125.626 184.222 184.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 460 0.000512 2048 170 3225 9856 5.36976 3.41296 90.8897 103.847 203.622 203.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 810 3.2e-05 4096 200 1635 453376 329.2 143.153 4642.14 4269.58 9384.4 9384.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 810 0.000512 512 190 330 27776 1.53386 0.819488 7.00838 26.0877 35.5739 35.6813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1970 0.000128 1024 500 645 137088 11.0682 7.8688 130.539 209.511 359.115 359.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1830 3.2e-05 4096 200 5325 591808 152.173 117.893 17053.7 3529.04 20853 20853.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1250 0.000256 1024 280 645 65408 4.57798 3.41197 60.2873 104.998 173.374 173.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1840 0.000128 1024 470 1335 136192 11.1147 6.83875 269.957 209.502 497.544 497.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1720 6.4e-05 4096 450 2460 269760 72.8058 55.7195 3808.49 1675.79 5612.93 5613.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1940 3.2e-05 1024 150 690 600960 41.9264 26.951 604.517 837.941 1511.47 1511.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1760 0.000512 2048 440 720 34080 3.4816 54.3557 125.167 183.049 183.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 460 0.000512 2048 170 3225 10080 5.43658 3.47136 91.6882 104.838 205.537 205.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 810 3.2e-05 4096 200 1635 453120 330.963 143.491 4580.44 4285.67 9340.91 9341.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 810 0.000512 512 190 330 26880 1.5569 0.818464 6.73853 26.0118 35.2515 35.3606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1970 0.000128 1024 500 645 136320 11.0797 6.84029 127.606 209.038 354.693 354.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1830 3.2e-05 4096 200 5325 591840 152.479 118 16844.8 3537.3 20652.8 20653.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1250 0.000256 1024 280 645 64800 4.59571 3.41402 58.8721 104.669 174.136 174.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1840 0.000128 1024 470 1335 136320 11.077 6.83862 266.447 209.044 493.539 493.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1720 6.4e-05 4096 450 2460 270336 72.5623 55.6114 3658.61 1675.95 5462.84 5462.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1940 3.2e-05 1024 150 690 602112 41.7529 26.8851 581.3 838.035 1488.11 1488.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1760 0.000512 2048 440 720 34048 3.47955 51.8062 124.552 179.879 179.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 460 0.000512 2048 170 3225 10240 5.42762 3.47907 88.9128 104.838 202.761 202.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 810 3.2e-05 4096 200 1635 454656 329.034 143.114 4398.2 4268.95 9139.62 9139.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 810 0.000512 512 190 330 27648 1.5536 0.833536 6.4737 26.3351 35.3243 35.4304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1970 0.000128 1024 500 645 136192 11.0741 6.82778 122.113 209.092 349.239 349.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1830 3.2e-05 4096 200 5325 591872 152.158 117.883 16126.3 3527.49 19924.1 19924.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1250 0.000256 1024 280 645 65024 4.57632 3.41242 56.482 104.771 169.343 169.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1840 0.000128 1024 470 1335 136192 11.0822 6.82394 253.634 209.029 480.696 480.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1720 6.4e-05 4096 450 2460 269568 72.5924 55.6203 4222.11 1674.95 6025.39 6025.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1940 3.2e-05 1024 150 690 600576 41.7874 26.8615 676.898 837.4 1583.08 1583.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1760 0.000512 2048 440 720 33984 3.47229 60.4964 124.321 188.334 188.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 460 0.000512 2048 170 3225 9216 5.38173 3.41334 92.3164 103.734 204.944 205.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 810 3.2e-05 4096 200 1635 451584 330.72 143.313 5055.46 4273.47 9803.28 9803.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 810 0.000512 512 190 330 27648 1.53357 0.821248 7.76256 26.0579 36.2978 36.4084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1970 0.000128 1024 500 645 135168 11.0976 6.82394 140.688 208.602 367.335 367.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1830 3.2e-05 4096 200 5325 591360 152.043 117.853 18598.2 3538.02 22406.3 22406.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1250 0.000256 1024 280 645 64512 4.57296 3.40589 65.3568 104.503 177.938 178.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1840 0.000128 1024 470 1335 135168 11.0956 6.824 292.983 208.711 519.743 519.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1720 6.4e-05 4096 450 2460 269600 72.8356 55.7196 4247.03 1676.03 6051.74 6051.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1940 3.2e-05 1024 150 690 601600 41.8675 26.9337 675.742 837.98 1582.66 1582.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1760 0.000512 2048 440 720 34000 3.4855 60.3779 124.324 188.232 188.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 460 0.000512 2048 170 3225 9600 5.37683 3.42528 96.7064 103.753 209.361 209.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 810 3.2e-05 4096 200 1635 451200 332.762 143.858 5083.32 4279.88 9840.16 9840.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 810 0.000512 512 190 330 27200 1.54854 0.819904 7.61373 26.0601 36.1672 36.2803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1970 0.000128 1024 500 645 136000 11.0789 6.83827 141.821 208.698 368.562 368.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1830 3.2e-05 4096 200 5325 592000 152.562 118.183 18924.1 3538.56 22733.6 22733.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1250 0.000256 1024 280 645 64800 4.58208 3.41642 65.802 104.556 178.461 178.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1840 0.000128 1024 470 1335 136000 11.0792 6.8504 296.686 208.702 523.446 523.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1720 6.4e-05 4096 450 2460 269312 72.5179 55.5643 3894.1 1670.69 5692.99 5693.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1940 3.2e-05 1024 150 690 602112 41.7285 26.8863 619.629 837.943 1526.32 1526.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1760 0.000512 2048 440 720 33792 3.46435 55.1746 124.031 182.714 182.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 460 0.000512 2048 170 3225 9216 5.32394 3.36691 83.5813 102.413 194.79 194.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 810 3.2e-05 4096 200 1635 450560 330.61 143.151 4660.33 4270.79 9405.23 9405.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 810 0.000512 512 190 330 24576 1.53114 0.779008 6.37878 25.04 33.8583 33.9648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1970 0.000128 1024 500 645 135168 11.1622 6.85526 128.954 209.286 356.386 356.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1830 3.2e-05 4096 200 5325 591872 152.092 117.94 17194.9 3528.05 20993.2 20993.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1250 0.000256 1024 280 645 64512 4.59923 3.41123 60.2785 104.815 173.202 173.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1840 0.000128 1024 470 1335 135168 11.1684 6.82803 270.404 209.207 497.738 497.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1720 6.4e-05 4096 450 2460 270592 72.6673 55.6072 5183.63 1677.68 6989.71 6989.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1940 3.2e-05 1024 150 680 603136 41.8475 26.8858 466.563 838.941 1374.37 1374.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1760 0.000512 2048 440 720 34144 3.4775 79.9433 124.995 208.46 208.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 460 0.000512 2048 170 3240 10240 5.40627 3.46726 71.5405 104.689 185.21 185.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 810 3.2e-05 4096 200 1640 454656 329.591 143.074 6835.4 4269.02 11577.4 11577.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 810 0.000512 512 190 320 27904 1.53888 0.831552 5.15862 26.299 33.9601 34.0685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1970 0.000128 1024 500 660 136704 11.1206 6.83632 119.041 209.78 346.909 347.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1830 3.2e-05 4096 200 5320 592384 151.772 117.712 13093 3529.87 16892.6 16892.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1250 0.000256 1024 280 660 65408 4.58042 3.41606 46.4446 105.067 159.609 159.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1840 0.000128 1024 470 1340 137216 11.0687 6.83005 208.429 209.79 436.251 436.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1720 6.4e-05 4096 450 2460 270560 72.939 55.7343 3334.52 1676.61 5139.92 5140.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1940 3.2e-05 1024 150 680 603200 41.9839 26.9539 523.976 838.914 1431.96 1432.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1760 0.000512 2048 440 720 34160 3.47955 46.4755 125.772 175.769 175.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 460 0.000512 2048 170 3240 10240 5.42198 3.46765 80.348 104.596 193.936 194.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 810 3.2e-05 4096 200 1640 455040 330.115 143.344 6995.12 4284.97 11753.9 11754.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 810 0.000512 512 190 320 27840 1.5473 0.828 5.72637 26.1638 34.3911 34.5013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1970 0.000128 1024 500 660 136640 11.1684 6.84336 113.456 209.743 341.346 341.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1830 3.2e-05 4096 200 5320 592480 152.486 117.95 14732.1 3535.88 18538.7 18538.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1250 0.000256 1024 280 660 65280 4.608 3.42426 52.3793 105.05 165.561 165.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1840 0.000128 1024 470 1340 136960 11.1514 6.84435 234.397 209.741 462.262 462.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1720 6.4e-05 4096 450 2460 270528 72.6273 55.6728 3096.61 1675.88 4900.9 4901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1940 3.2e-05 1024 150 680 602880 41.891 26.9153 488.975 838.088 1396.01 1396.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1760 0.000512 2048 440 720 34128 3.47699 43.2085 124.615 171.346 171.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 460 0.000512 2048 170 3240 10176 5.43085 3.4673 74.3756 104.803 188.179 188.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 810 3.2e-05 4096 200 1640 454656 329.183 143.162 3752.94 4260.3 8485.92 8486.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 810 0.000512 512 190 320 27648 1.54806 0.82272 5.30573 26.1949 33.9968 34.1036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1970 0.000128 1024 500 660 136320 11.1177 6.8416 105.137 209.275 332.497 332.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1830 3.2e-05 4096 200 5320 592320 152.175 117.863 13669.4 3534.18 17473.8 17474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1250 0.000256 1024 280 660 65280 4.57203 3.41811 48.4404 104.733 161.266 161.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1840 0.000128 1024 470 1340 136704 11.085 6.83757 217.6 209.264 444.922 445.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1720 6.4e-05 4096 450 2460 270368 72.8204 55.7273 3153.48 1675.25 4957.39 4957.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1940 3.2e-05 1024 150 680 602560 41.9493 26.952 495.064 837.707 1401.81 1401.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1760 0.000512 2048 440 720 34104 3.47136 44.5548 111.551 159.619 159.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 460 0.000512 2048 170 3240 10304 5.44272 3.48186 76.825 104.826 190.675 190.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 810 3.2e-05 4096 200 1640 454272 330.454 143.478 3825.19 4292.86 8592.32 8592.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 810 0.000512 512 190 320 27776 1.55923 0.833824 5.47952 26.3351 34.3331 34.4432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1970 0.000128 1024 500 660 136640 11.1348 6.84339 107.72 209.269 335.103 335.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1830 3.2e-05 4096 200 5320 592256 152.597 118.034 13858.4 3525.76 17655 17655.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1250 0.000256 1024 280 660 65184 4.59888 3.41811 49.6244 104.84 162.579 162.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1840 0.000128 1024 470 1340 136640 11.1309 6.84093 220.197 209.272 447.573 447.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1720 6.4e-05 4096 450 2460 270336 72.5996 55.6096 3195.76 1675.61 4999.69 4999.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1940 3.2e-05 1024 150 680 602624 41.7644 26.8859 502.631 837.876 1409.29 1409.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1760 0.000512 2048 440 720 34112 3.47798 45.2054 124.618 173.347 173.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 460 0.000512 2048 170 3240 10240 5.40726 3.46986 75.226 104.673 188.88 188.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 810 3.2e-05 4096 200 1640 454656 329.221 143.101 3870.91 4295.39 8639.08 8639.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 810 0.000512 512 190 320 27648 1.5497 0.829632 5.54563 26.2928 34.3474 34.4577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1970 0.000128 1024 500 660 136704 11.1167 6.8312 109.162 219.173 346.414 346.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1830 3.2e-05 4096 200 5320 592384 151.855 117.718 14008.7 3526.92 17805.4 17805.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1250 0.000256 1024 280 660 65024 4.57139 3.40979 50.066 104.584 162.736 162.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1840 0.000128 1024 470 1340 137216 11.0866 6.88742 220.854 209.629 448.594 448.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1720 6.4e-05 4096 450 2460 270432 72.7831 55.7302 3881.8 1676.19 5686.62 5686.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1940 3.2e-05 1024 150 680 602496 41.8687 26.9418 615.695 838.164 1522.81 1522.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1760 0.000512 2048 440 720 34128 3.48646 55.4308 124.439 183.399 183.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 460 0.000512 2048 170 3240 10080 5.43334 3.46694 93.7602 104.685 207.445 207.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 810 3.2e-05 4096 200 1640 453888 330.119 143.493 4673.51 4267.7 9415.15 9415.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 810 0.000512 512 190 320 27648 1.5385 0.825344 6.75037 26.1023 35.3402 35.4485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1970 0.000128 1024 500 660 136512 11.148 6.84502 133.167 212.045 363.337 363.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1830 3.2e-05 4096 200 5320 592128 152.475 117.994 17133 3528.69 20932.3 20932.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1250 0.000256 1024 280 660 65376 4.60157 3.42195 62.1482 104.976 175.247 175.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1840 0.000128 1024 470 1340 137088 11.1084 6.84058 273.912 209.705 501.691 501.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1720 6.4e-05 4096 450 2460 270144 72.5323 55.6651 2694.25 1675.26 4497.82 4497.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1940 3.2e-05 1024 150 680 602496 41.752 26.9189 428.744 837.641 1335.19 1335.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1760 0.000512 2048 440 720 33984 3.47341 38.6252 124.044 166.185 166.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 460 0.000512 2048 170 3240 9792 5.37837 3.44064 63.8798 104.025 176.821 176.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 810 3.2e-05 4096 200 1640 453888 329.564 143.374 3249.72 4264.93 7987.92 7988.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 810 0.000512 512 190 320 26496 1.53888 0.809312 4.69277 25.7451 32.9105 33.0184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1970 0.000128 1024 500 660 135936 11.074 6.83418 92.9439 209.012 319.991 320.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1830 3.2e-05 4096 200 5320 591552 151.954 117.912 11836.9 3529.05 15636.1 15636.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1250 0.000256 1024 280 660 65088 4.56525 3.41197 43.1189 104.691 155.888 155.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1840 0.000128 1024 470 1340 135936 11.0775 6.83488 189.849 208.865 416.755 416.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1720 6.4e-05 4096 450 2460 270400 72.5614 55.686 3756.33 1675.72 5560.41 5560.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1940 3.2e-05 1024 150 680 602880 41.7546 27.0459 592.923 837.932 1499.79 1499.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1760 0.000512 2048 440 720 34080 3.47453 53.3647 125.396 182.276 182.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 460 0.000512 2048 170 3240 9920 5.39043 3.44883 88.7707 104.204 201.913 202.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 810 3.2e-05 4096 200 1640 454400 329.298 143.366 4530.75 4264.63 9268.36 9268.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 810 0.000512 512 190 320 27520 1.53379 0.818592 6.54278 25.9583 34.9815 35.0866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1970 0.000128 1024 500 660 136320 11.128 6.84314 127.791 209.648 355.539 355.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1830 3.2e-05 4096 200 5320 592000 151.935 117.834 16656.8 3526.35 20453.2 20453.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1250 0.000256 1024 280 660 64960 4.56947 3.40832 59.1243 104.517 171.72 171.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1840 0.000128 1024 470 1340 136960 11.103 6.84006 265.104 209.65 492.827 492.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1720 6.4e-05 4096 450 2460 270080 72.5262 55.6032 2623.07 1676.38 4427.7 4427.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1940 3.2e-05 1024 150 680 602880 41.6582 26.8917 416.457 838.11 1323.25 1323.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1760 0.000512 2048 440 720 33920 3.46771 37.46 125.179 166.149 166.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 460 0.000512 2048 170 3240 9600 5.34742 3.4143 60.0393 103.575 172.478 172.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 810 3.2e-05 4096 200 1640 453120 330.191 143.339 3150 4273.01 7896.88 7897.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 810 0.000512 512 190 320 26880 1.55219 0.8192 4.6568 26.0177 33.1742 33.2864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1970 0.000128 1024 500 660 134400 11.0793 6.81565 89.2706 208.189 315.479 315.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1830 3.2e-05 4096 200 5320 592000 151.839 117.872 11545.9 3527.84 15343.7 15343.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1250 0.000256 1024 280 660 64640 4.55133 3.39763 41.5386 104.216 153.805 153.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1840 0.000128 1024 470 1340 135680 10.9956 6.8159 183.88 208.072 409.893 410.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1720 6.4e-05 4096 450 2460 270336 72.4515 55.6046 3525.53 1675.05 5328.76 5328.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1940 3.2e-05 1024 150 680 602112 41.7002 26.8861 554.936 837.57 1461.23 1461.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1760 0.000512 2048 440 720 34080 3.47382 49.9876 124.396 177.903 177.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 460 0.000512 2048 170 3240 9984 5.39014 3.45501 83.6988 104.419 197.068 197.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 810 3.2e-05 4096 200 1640 453120 328.944 143.092 4248.62 4260.71 8981.69 8981.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 810 0.000512 512 190 320 26880 1.5455 0.820416 6.05366 25.9686 34.512 34.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1970 0.000128 1024 500 660 135936 11.1227 6.8345 119.894 209.334 347.313 347.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1830 3.2e-05 4096 200 5320 592128 151.744 117.807 15628.6 3527.24 19425.6 19425.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1250 0.000256 1024 280 660 65280 4.56848 3.40794 55.8614 104.927 168.866 168.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1840 0.000128 1024 470 1340 136704 11.0641 6.83357 247.72 209.326 475.078 475.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1720 6.4e-05 4096 450 2460 269568 72.5675 55.6146 2502.83 1673.49 4304.63 4304.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1940 3.2e-05 1024 150 680 600576 41.7643 26.868 396.669 836.642 1302.08 1302.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1760 0.000512 2048 440 720 33984 3.47443 35.9668 124.126 163.61 163.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 460 0.000512 2048 170 3240 9216 5.3801 3.42595 55.3242 103.637 167.869 167.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 810 3.2e-05 4096 200 1640 451584 330.723 143.328 3014.68 4269.52 7758.6 7758.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 810 0.000512 512 190 320 26112 1.56845 0.821248 4.27066 26.0336 32.8236 32.9355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1970 0.000128 1024 500 660 135168 11.0956 6.83018 86.0369 210.347 314.443 314.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1830 3.2e-05 4096 200 5320 591360 151.938 117.918 11050.5 3528 14848.6 14848.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1250 0.000256 1024 280 660 64512 4.57395 3.40813 39.9907 104.497 152.575 152.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1840 0.000128 1024 470 1340 135168 11.1 6.83235 175.615 208.41 402.089 402.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1720 6.4e-05 4096 450 2460 270400 72.9678 55.7552 3674.58 1677.47 5480.89 5480.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1940 3.2e-05 1024 150 680 602400 41.9608 26.9663 580.405 838.764 1488.23 1488.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1760 0.000512 2048 440 720 34100 3.4815 52.4124 124.399 180.334 180.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 460 0.000512 2048 170 3240 10000 5.43014 3.46579 87.6328 104.542 201.174 201.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 810 3.2e-05 4096 200 1640 454400 329.575 143.438 4435.04 4261.05 9169.45 9169.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 810 0.000512 512 190 320 27200 1.54349 0.817504 6.2943 25.9931 34.7741 34.8815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1970 0.000128 1024 500 660 136000 11.1926 6.85261 125.549 209.623 353.35 353.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1830 3.2e-05 4096 200 5320 592400 152.74 118.079 16214.8 3535.25 20021.1 20021.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1250 0.000256 1024 280 660 65200 4.61232 3.41997 58.5792 104.946 171.659 171.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1840 0.000128 1024 470 1340 136800 11.1556 6.8559 259.316 209.615 487.075 487.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1720 6.4e-05 4096 450 2460 269600 72.8162 55.7068 2574.04 1676.03 4378.71 4378.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1940 3.2e-05 1024 150 680 601600 41.8731 26.9327 409.338 837.884 1316.16 1316.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1760 0.000512 2048 440 720 34000 3.48573 37.0546 124.321 164.903 164.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 460 0.000512 2048 170 3240 9600 5.38746 3.41331 59.623 103.75 172.274 172.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 810 3.2e-05 4096 200 1640 454400 329.473 143.338 3113.23 4264.86 7851.22 7851.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 810 0.000512 512 190 320 27200 1.5471 0.821248 4.55568 26.0627 33.1119 33.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1970 0.000128 1024 500 660 134400 11.1919 6.84282 87.8342 208.697 314.693 314.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1830 3.2e-05 4096 200 5320 592000 152.608 118.212 11322.8 3534.71 15128.6 15128.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1250 0.000256 1024 280 660 64800 4.58752 3.41402 40.9861 104.551 153.637 153.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1840 0.000128 1024 470 1340 136000 11.0838 6.83827 181.091 208.703 407.845 407.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1720 6.4e-05 4096 450 2460 270144 72.5957 55.6729 4655.13 1676.7 6460.22 6460.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1940 3.2e-05 1024 150 680 602112 41.744 26.9251 735.392 838.345 1642.54 1642.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1760 0.000512 2048 440 720 34048 3.47094 66.5148 124.208 194.24 194.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 460 0.000512 2048 170 3240 9856 5.36189 3.42221 110.056 103.843 222.786 222.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 810 3.2e-05 4096 200 1640 453376 329.031 143.133 5605.22 4266.43 10344.1 10344.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 810 0.000512 512 190 320 26880 1.55104 0.821248 8.02614 26.0859 36.6192 36.7268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1970 0.000128 1024 500 660 136192 11.1274 6.83418 159.529 209.504 387.123 387.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1830 3.2e-05 4096 200 5320 591808 151.828 117.881 20438.6 3535.56 24244.1 24244.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1250 0.000256 1024 280 660 64960 4.59152 3.41402 73.9118 104.895 186.913 187.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1840 0.000128 1024 470 1340 136192 11.1258 6.83981 325.847 209.497 553.443 553.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1720 6.4e-05 4096 450 2460 269696 72.4388 55.6073 3075.96 1674.94 4879.06 4879.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1940 3.2e-05 1024 150 680 600320 41.7346 26.8716 484.173 837.223 1390.14 1390.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1760 0.000512 2048 440 720 33824 3.45907 43.5373 124.928 171.967 172.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 460 0.000512 2048 170 3240 9856 5.38077 3.44883 71.7352 104.147 184.814 184.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 810 3.2e-05 4096 200 1640 451584 330.543 143.338 3697.25 4273.33 8444.8 8445.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 810 0.000512 512 190 320 25088 1.55523 0.802592 4.94918 25.5567 32.9903 33.0977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1970 0.000128 1024 500 660 136192 11.1094 6.90032 105.489 209.654 333.28 333.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1830 3.2e-05 4096 200 5320 591360 151.82 117.952 13530.7 3532.5 17333.2 17333.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1250 0.000256 1024 280 660 63616 4.53968 3.38179 47.873 103.843 159.739 159.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1840 0.000128 1024 470 1340 136192 11.1114 6.83373 214.541 209.651 442.268 442.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1720 6.4e-05 4096 450 2460 270240 72.7429 55.7303 4492.36 1675.59 6296.54 6296.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1940 3.2e-05 1024 150 680 601920 41.8625 26.9266 706.18 837.881 1612.98 1613.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1760 0.000512 2048 440 720 34080 3.4817 63.8205 124.293 191.641 191.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 460 0.000512 2048 170 3240 10080 5.43696 3.47149 107.657 104.829 221.494 221.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 810 3.2e-05 4096 200 1640 453120 330.832 143.492 5397.83 4268.66 10141.2 10141.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 810 0.000512 512 190 320 26880 1.5575 0.817152 7.66941 26.0136 36.1836 36.2932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1970 0.000128 1024 500 660 135360 11.1394 6.84448 151.961 209.019 379.094 379.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1830 3.2e-05 4096 200 5320 591840 152.244 117.987 19707.2 3528.97 23506.6 23506.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1250 0.000256 1024 280 660 64800 4.5951 3.41408 70.9113 104.666 183.686 183.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1840 0.000128 1024 470 1340 136320 11.0695 6.84237 313.067 209.119 540.227 540.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1720 6.4e-05 4096 450 2460 269760 72.608 55.6859 3033.97 1674.56 4836.94 4837.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1940 3.2e-05 1024 150 680 600960 41.768 26.9169 478.247 837.011 1384.07 1384.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1760 0.000512 2048 440 720 33840 3.46854 43.3233 123.902 170.737 170.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 460 0.000512 2048 170 3240 9600 5.38003 3.41811 69.2754 103.758 181.931 182.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 810 3.2e-05 4096 200 1640 449280 331.356 143.464 3624.43 4265.62 8365.2 8365.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 810 0.000512 512 190 320 26880 1.55699 0.82288 5.23053 26.0627 33.801 33.9084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1970 0.000128 1024 500 660 134400 11.1862 6.84304 103.05 209.034 330.239 330.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1830 3.2e-05 4096 200 5320 591360 151.95 117.838 13321.7 3529.62 17121.3 17121.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1250 0.000256 1024 280 660 64320 4.60422 3.41136 47.7581 104.72 160.595 160.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1840 0.000128 1024 470 1340 136320 11.0688 6.83709 212.033 208.975 439.04 439.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1720 6.4e-05 4096 450 2460 270336 72.5786 55.6084 4370.35 1676.17 6174.82 6174.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1940 3.2e-05 1024 150 680 602112 41.7396 26.8812 684.516 838.085 1591.36 1591.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1760 0.000512 2048 440 720 34048 3.48365 62.0207 125.319 190.866 190.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 460 0.000512 2048 170 3240 10240 5.41914 3.47843 106.345 106.344 221.692 221.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 810 3.2e-05 4096 200 1640 454656 328.842 143.102 5273.91 4270.34 10016.5 10016.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 810 0.000512 512 190 320 27648 1.55158 0.833312 7.72557 26.3406 36.5762 36.6858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1970 0.000128 1024 500 660 136192 11.0696 6.8297 148.401 209.057 375.489 375.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1830 3.2e-05 4096 200 5320 591872 151.924 117.815 19253 3528.11 23051.1 23051.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1250 0.000256 1024 280 660 65024 4.57789 3.40582 68.9947 104.682 181.765 181.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1840 0.000128 1024 470 1340 136192 11.0754 6.83386 303.11 209.056 530.208 530.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1720 6.4e-05 4096 450 2460 269312 72.495 55.5586 2927.72 1671 4726.89 4727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1940 3.2e-05 1024 150 680 602112 41.6975 26.8858 461.749 837.95 1368.41 1368.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1760 0.000512 2048 440 720 33792 3.46442 41.6236 124.954 170.085 170.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 460 0.000512 2048 170 3240 9216 5.32758 3.36208 63.2308 102.446 174.469 174.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 810 3.2e-05 4096 200 1640 450560 330.556 143.138 3516.06 4269.94 8260.01 8260.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 810 0.000512 512 190 320 24576 1.52906 0.77952 4.81251 25.0448 32.2942 32.3978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1970 0.000128 1024 500 660 135168 11.1611 6.83219 99.5645 209.183 326.871 326.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1830 3.2e-05 4096 200 5320 591872 152.094 117.955 12892.3 3528.67 16691.2 16691.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1250 0.000256 1024 280 660 64512 4.6024 3.4145 46.4049 104.831 159.355 159.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1840 0.000128 1024 470 1340 135168 11.1692 6.90381 202.895 209.185 430.282 430.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1720 6.4e-05 4096 450 2460 269568 72.5721 55.6104 3822.17 1673.54 5624.01 5624.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1940 3.2e-05 1024 150 680 600576 41.7739 26.8673 596.638 836.708 1502.12 1502.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1760 0.000512 2048 440 720 33984 3.47965 54.0262 124.14 181.688 181.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 460 0.000512 2048 170 3240 9216 5.38064 3.41933 82.7098 104.399 196.012 196.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 810 3.2e-05 4096 200 1640 451584 330.766 143.34 4589.39 4288.45 9352.28 9352.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 810 0.000512 512 190 320 26112 1.56918 0.819168 6.33136 26.0363 34.8815 34.9901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1970 0.000128 1024 500 660 135168 11.0892 6.86278 128.557 208.429 355.07 355.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1830 3.2e-05 4096 200 5320 591360 151.967 117.867 16883 3528.32 20681.4 20681.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1250 0.000256 1024 280 660 64512 4.56835 3.40787 59.8744 104.539 172.49 172.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1840 0.000128 1024 470 1340 135168 11.0926 6.82275 263.399 208.428 489.872 489.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1720 6.4e-05 4096 450 2460 268800 72.6161 55.5924 2651.93 1674.84 4455.1 4455.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1940 3.2e-05 1024 150 680 599040 41.8397 26.8719 420.92 837.3 1327.07 1327.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1760 0.000512 2048 440 720 33792 3.4816 38.0645 125.203 166.791 166.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 460 0.000512 2048 170 3240 9216 5.40579 3.45293 59.4129 104.176 172.55 172.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 810 3.2e-05 4096 200 1640 448512 330.217 142.871 3175 4275.05 7923.46 7923.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 810 0.000512 512 190 320 24576 1.53914 0.782336 4.41126 25.1413 32.0031 32.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1970 0.000128 1024 500 660 132096 11.0642 6.80173 89.3839 206.754 314.128 314.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1830 3.2e-05 4096 200 5320 589824 152.041 118.059 11668.6 3530.86 15469.8 15470
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1250 0.000256 1024 280 660 62976 4.5585 3.37827 41.4571 103.684 153.172 153.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1840 0.000128 1024 470 1340 132096 11.0659 6.94886 181.569 206.656 406.372 406.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1720 6.4e-05 4096 450 2460 269600 72.8228 55.7095 3913.58 1674.87 5717.1 5717.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1940 3.2e-05 1024 150 680 601600 41.8983 26.9394 619.846 851.545 1542.89 1543.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1760 0.000512 2048 440 720 34000 3.47958 55.9418 125.42 184.887 184.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 460 0.000512 2048 170 3240 9600 5.38051 3.4208 91.5277 103.68 204.11 204.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 810 3.2e-05 4096 200 1640 454400 329.572 143.339 4724.8 4272.89 9470.94 9471.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 810 0.000512 512 190 320 27200 1.54906 0.81952 6.7889 26.0439 35.3288 35.4388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1970 0.000128 1024 500 660 134400 11.193 6.84038 132.825 208.556 359.544 359.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1830 3.2e-05 4096 200 5320 592000 152.632 118.227 17356.9 3529.98 21158 21158.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1250 0.000256 1024 280 660 64800 4.58707 3.41402 62.2328 104.481 174.815 174.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1840 0.000128 1024 470 1340 136000 11.094 6.84109 276.384 208.553 503.005 503.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1720 6.4e-05 4096 450 2460 268800 72.6443 55.6877 2781.74 1675.96 4586.15 4586.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1940 3.2e-05 1024 150 680 601600 41.7824 26.9044 439.815 837.495 1346.13 1346.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1760 0.000512 2048 440 720 33600 3.46099 39.5253 123.724 166.754 166.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 460 0.000512 2048 170 3240 9600 5.39651 3.44496 66.1814 104.221 179.345 179.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 810 3.2e-05 4096 200 1640 448000 331.526 143.285 3327.45 4261.82 8064.4 8064.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 810 0.000512 512 190 320 25600 1.59728 0.824992 4.77946 26.1828 33.5088 33.6195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1970 0.000128 1024 500 660 131200 11.1531 6.80627 93.1674 206.801 318.056 318.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1830 3.2e-05 4096 200 5320 590400 152.335 118.198 12485.8 3532.22 16288.7 16288.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1250 0.000256 1024 280 660 64000 4.54122 3.3793 44.1043 103.678 155.803 155.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1840 0.000128 1024 470 1340 134400 10.9458 6.8079 198.099 206.674 422.655 422.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1720 6.4e-05 4096 450 2472 270336 72.6147 55.6298 2973.1 1676.15 4777.62 4777.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1940 3.2e-05 1024 150 696 601856 41.8404 26.8876 469.527 838.211 1376.6 1376.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1760 0.000512 2048 440 720 34144 3.4775 41.4156 113.135 158.071 158.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 460 0.000512 2048 170 3240 10368 5.3985 3.46864 71.4759 104.593 185.038 185.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 810 3.2e-05 4096 200 1632 452608 331.806 143.456 6540.7 4273.64 11289.9 11290.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 810 0.000512 512 190 336 28416 1.5329 0.831488 5.35533 26.2769 34.1229 34.2396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1970 0.000128 1024 500 648 137472 11.053 6.83219 99.0306 209.586 326.632 326.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1830 3.2e-05 4096 200 5328 592512 151.983 117.743 12984.7 3526.04 16780.7 16780.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1250 0.000256 1024 280 648 65024 4.5968 3.42016 45.3736 104.888 158.38 158.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1840 0.000128 1024 470 1344 136960 11.0949 6.82381 206.075 209.672 433.795 433.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1720 6.4e-05 4096 450 2472 270240 72.868 55.7158 3104.02 1675.74 4908.46 4908.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1940 3.2e-05 1024 150 696 601920 41.9807 26.9535 497.802 838.424 1405.3 1405.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1760 0.000512 2048 440 720 34160 3.48198 43.3283 126.115 172.97 173.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 460 0.000512 2048 170 3240 10240 5.41859 3.46845 74.8096 104.543 188.342 188.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 810 3.2e-05 4096 200 1632 452480 333.139 143.772 6138.03 4306.15 10921.5 10921.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 810 0.000512 512 190 336 28160 1.53731 0.827392 5.56864 26.1502 34.2112 34.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1970 0.000128 1024 500 648 137280 11.1186 6.84442 104.005 209.629 331.731 331.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1830 3.2e-05 4096 200 5328 592480 152.869 118.069 13634.5 3527.49 17433.2 17433.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1250 0.000256 1024 280 648 65120 4.61661 3.42426 47.788 104.91 160.842 160.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1840 0.000128 1024 470 1344 136960 11.1496 6.84314 217.741 218.892 454.76 454.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1720 6.4e-05 4096 450 2472 270336 72.6767 55.6627 3059.27 1677.46 4865.18 4865.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1940 3.2e-05 1024 150 696 601728 41.8453 26.9248 490.463 838.831 1398.2 1398.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1760 0.000512 2048 440 720 34128 3.47776 42.9218 124.629 171.074 171.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 460 0.000512 2048 170 3240 10368 5.41629 3.4681 74.8924 104.897 188.776 188.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 810 3.2e-05 4096 200 1632 452352 331.39 143.526 3655.38 4276.55 8407.18 8407.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 810 0.000512 512 190 336 28032 1.53894 0.82784 5.60163 26.22 34.3164 34.4228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1970 0.000128 1024 500 648 137088 11.0574 6.84573 102.055 209.461 329.55 329.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1830 3.2e-05 4096 200 5328 592320 152.21 117.865 13423.1 3529.19 17222.6 17222.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1250 0.000256 1024 280 648 64896 4.58813 3.41472 47.1618 104.832 160.096 160.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1840 0.000128 1024 470 1344 136704 11.0853 6.83984 214.236 209.527 441.816 441.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1720 6.4e-05 4096 450 2472 269952 72.4786 55.6032 1967.65 1675.34 3771.18 3771.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1940 3.2e-05 1024 150 696 601344 41.7646 26.8805 317.556 837.594 1223.93 1224.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1760 0.000512 2048 440 720 34080 3.48371 27.6173 125.377 156.52 156.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 460 0.000512 2048 170 3240 9984 5.39946 3.45549 46.5507 104.428 159.93 160.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 810 3.2e-05 4096 200 1632 451584 330.92 143.288 5978.99 4288.85 10742.4 10742.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 810 0.000512 512 190 336 27648 1.52982 0.815136 3.70509 25.9751 32.1556 32.2629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1970 0.000128 1024 500 648 136704 11.0684 6.82778 66.3599 209.358 293.744 293.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1830 3.2e-05 4096 200 5328 592128 151.956 117.89 8694.68 3527.84 12492.6 12492.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1250 0.000256 1024 280 648 64896 4.58653 3.40934 30.7516 104.819 143.667 143.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1840 0.000128 1024 470 1344 136704 11.0792 6.82803 138.911 209.361 366.306 366.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1720 6.4e-05 4096 450 2472 270144 72.777 55.722 3548.75 1674.81 5352.18 5352.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1940 3.2e-05 1024 150 696 601216 41.9281 26.9574 565.39 837.561 1471.97 1472.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1760 0.000512 2048 440 720 34104 3.46973 49.9958 125.458 178.966 179.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 460 0.000512 2048 170 3240 10304 5.43069 3.47686 86.0419 104.799 199.849 199.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 810 3.2e-05 4096 200 1632 452480 332.094 143.778 4234.76 4291.32 9002.27 9002.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 810 0.000512 512 190 336 28224 1.54032 0.830016 6.54848 26.3254 35.3727 35.4796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1970 0.000128 1024 500 648 137088 11.088 7.49149 118.524 209.22 346.451 346.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1830 3.2e-05 4096 200 5328 592256 152.482 118.03 15558 3525.14 19353.9 19354.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1250 0.000256 1024 280 648 64960 4.6079 3.41971 54.7206 104.717 167.564 167.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1840 0.000128 1024 470 1344 136640 11.1117 6.84051 246.003 209.223 473.305 473.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1720 6.4e-05 4096 450 2472 270144 72.6075 55.6774 2248.93 1675.18 4052.51 4052.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1940 3.2e-05 1024 150 696 601216 41.7718 26.9171 359.614 838.317 1266.76 1266.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1760 0.000512 2048 440 720 34048 3.4775 31.9696 124.101 159.591 159.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 460 0.000512 2048 170 3240 9856 5.3647 3.41594 52.3848 103.747 165.012 165.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 810 3.2e-05 4096 200 1632 451584 331.257 143.479 6987.5 4285.92 11748.5 11748.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 810 0.000512 512 190 336 27776 1.53766 0.821248 4.21363 26.0609 32.7591 32.8679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1970 0.000128 1024 500 648 137088 11.0467 6.83453 75.7325 209.294 303.04 303.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1830 3.2e-05 4096 200 5328 591808 152.148 117.924 9793.46 3525.68 13589.4 13589.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1250 0.000256 1024 280 648 64960 4.58515 3.41366 35.2852 104.788 148.174 148.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1840 0.000128 1024 470 1344 136192 11.1273 6.8425 155.673 209.303 383.074 383.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1720 6.4e-05 4096 450 2472 270080 72.6034 55.6159 3435.95 1675.55 5239.84 5239.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1940 3.2e-05 1024 150 696 601600 41.8044 27.1607 552.989 837.905 1459.99 1460.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1760 0.000512 2048 440 720 34112 3.47546 48.7962 126.321 178.638 178.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 460 0.000512 2048 170 3240 10240 5.40493 3.46931 81.0855 104.666 194.73 194.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 810 3.2e-05 4096 200 1632 452608 331.271 143.44 4110.12 4280.38 8865.55 8865.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 810 0.000512 512 190 336 28160 1.544 0.82944 6.30301 26.2936 35.0954 35.2049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1970 0.000128 1024 500 648 137216 11.0812 6.83328 115.404 209.689 343.134 343.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1830 3.2e-05 4096 200 5328 592384 152.057 117.83 14981.7 3526.84 18778.7 18778.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1250 0.000256 1024 280 648 64768 4.58518 3.4081 53.2946 104.576 165.964 166.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1840 0.000128 1024 470 1344 136704 11.1147 6.82598 234.958 209.623 462.655 462.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1720 6.4e-05 4096 450 2472 269824 72.6151 55.6093 2278.29 1675.94 4082.57 4082.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1940 3.2e-05 1024 150 696 601088 41.7582 26.9165 368.025 837.963 1274.8 1274.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1760 0.000512 2048 440 720 34048 3.4775 32.6052 124.246 160.369 160.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 460 0.000512 2048 170 3240 10240 5.4199 3.48589 53.1675 104.845 167.019 167.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 810 3.2e-05 4096 200 1632 452608 331.125 143.465 2741.26 4274.59 7490.78 7491.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 810 0.000512 512 190 336 27648 1.55523 0.833536 4.22125 26.3372 33.078 33.1836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1970 0.000128 1024 500 648 136192 11.0786 6.83008 77.1345 209.162 304.328 304.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1830 3.2e-05 4096 200 5328 591872 152.04 117.884 9831.72 3527.53 13629.4 13629.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1250 0.000256 1024 280 648 64512 4.59194 3.40627 35.8872 104.759 148.745 148.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1840 0.000128 1024 470 1344 136192 11.0819 6.83024 155.162 209.03 382.239 382.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1720 6.4e-05 4096 450 2472 270144 72.7471 55.7279 3749.24 1676.17 5554 5554.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1940 3.2e-05 1024 150 696 601344 41.9142 26.9449 602.294 838.163 1509.45 1509.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1760 0.000512 2048 440 720 34128 3.48736 53.2681 125.458 182.254 182.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 460 0.000512 2048 170 3240 10080 5.42086 3.46963 90.1171 104.686 203.795 203.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 810 3.2e-05 4096 200 1632 452736 331.336 143.626 4471.26 4291.58 9238.13 9238.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 810 0.000512 512 190 336 27648 1.54253 0.822592 6.82458 26.1099 35.4253 35.5373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1970 0.000128 1024 500 648 137088 11.1002 6.8401 125.763 209.704 353.539 353.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1830 3.2e-05 4096 200 5328 592128 152.538 118.031 16517.4 3528.47 20316.7 20316.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1250 0.000256 1024 280 648 65088 4.60864 3.42394 58.9738 104.97 172.076 172.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1840 0.000128 1024 470 1344 136512 11.1583 6.84413 262.778 209.791 490.701 490.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1720 6.4e-05 4096 450 2472 270144 72.5732 55.6692 2624.21 1675.55 4428.11 4428.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1940 3.2e-05 1024 150 696 601344 41.7833 26.917 422.504 837.619 1328.95 1329.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1760 0.000512 2048 440 720 33984 3.47341 37.2894 124.049 164.852 164.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 460 0.000512 2048 170 3240 9792 5.39043 3.44483 61.8063 104.042 174.785 174.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 810 3.2e-05 4096 200 1632 451584 331.626 143.79 3119.23 4278.01 7872.98 7873.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 810 0.000512 512 190 336 26496 1.5408 0.809984 4.70266 25.7502 32.9323 33.0419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1970 0.000128 1024 500 648 135936 11.0776 6.83971 88.0748 209.006 315.127 315.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1830 3.2e-05 4096 200 5328 591552 152.039 117.974 11489.9 3527.19 15287.3 15287.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1250 0.000256 1024 280 648 64512 4.59782 3.4089 40.8999 104.616 153.623 153.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1840 0.000128 1024 470 1344 135936 11.0726 6.83728 183.497 208.906 410.439 410.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1720 6.4e-05 4096 450 2472 270080 72.6184 55.6896 3565.94 1677.27 5371.63 5371.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1940 3.2e-05 1024 150 696 601600 41.7753 26.9169 571.942 838.722 1479.48 1479.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1760 0.000512 2048 440 720 34080 3.47357 50.3738 125.467 179.357 179.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 460 0.000512 2048 170 3240 9920 5.38157 3.44634 83.887 104.303 197.119 197.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 810 3.2e-05 4096 200 1632 451840 332.201 143.742 4240.53 4282.3 8999.12 8999.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 810 0.000512 512 190 336 27520 1.53539 0.818496 6.3887 25.9833 34.8538 34.9576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1970 0.000128 1024 500 648 136960 11.1002 6.84442 120.023 209.855 347.95 348.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1830 3.2e-05 4096 200 5328 592000 152.164 117.928 15719.2 3536.3 19525.8 19526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1250 0.000256 1024 280 648 64640 4.57846 3.40787 55.1365 104.622 167.842 167.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1840 0.000128 1024 470 1344 136960 11.1067 7.09046 250.443 209.852 478.615 478.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1720 6.4e-05 4096 450 2472 270080 72.4957 55.602 2545.75 1677.34 4351.3 4351.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1940 3.2e-05 1024 150 696 601600 41.6696 26.8809 410.913 838.572 1318.17 1318.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1760 0.000512 2048 440 720 33920 3.47072 36.1066 124.066 163.685 163.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 460 0.000512 2048 170 3240 9600 5.35309 3.41184 58.5758 103.631 171.073 171.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 810 3.2e-05 4096 200 1632 450560 332.658 143.818 3013.52 4289.05 7779.37 7779.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 810 0.000512 512 190 336 26880 1.54707 0.819136 4.60362 26.0337 33.1299 33.2408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1970 0.000128 1024 500 648 135680 10.9969 6.81779 85.4893 208.308 311.74 311.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1830 3.2e-05 4096 200 5328 592000 151.844 117.865 11140.8 3529.76 14940.4 14940.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1250 0.000256 1024 280 648 64000 4.56765 3.39446 39.5135 104.272 151.848 151.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1840 0.000128 1024 470 1344 135680 11.0061 6.82176 177.863 208.194 404.014 404.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1720 6.4e-05 4096 450 2472 269952 72.4696 55.6071 4528.34 1676.28 6332.81 6332.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1940 3.2e-05 1024 150 696 601344 41.7089 26.8841 731.576 838.226 1638.53 1638.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1760 0.000512 2048 440 720 34080 3.47731 64.4722 125.301 193.292 193.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 460 0.000512 2048 170 3240 9984 5.39034 3.45376 107.854 105.809 222.608 222.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 810 3.2e-05 4096 200 1632 451584 330.298 143.268 5381.26 4278.79 10133.9 10134.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 810 0.000512 512 190 336 27648 1.53152 0.818976 8.31635 25.9875 36.7804 36.8879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1970 0.000128 1024 500 648 136704 11.0685 6.82659 152.377 209.478 379.877 379.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1830 3.2e-05 4096 200 5328 592128 151.847 117.84 19813 3529.84 23612.7 23612.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1250 0.000256 1024 280 648 64896 4.58099 3.41587 70.8195 104.887 183.802 183.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1840 0.000128 1024 470 1344 136704 11.0689 6.85085 317.942 209.482 545.47 545.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1720 6.4e-05 4096 450 2472 269568 72.5504 55.625 2948.71 1674.77 4751.76 4751.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1940 3.2e-05 1024 150 696 600576 41.7678 26.8675 472.182 837.172 1378.12 1378.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1760 0.000512 2048 440 720 33984 3.48179 41.5704 124.211 169.307 169.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 460 0.000512 2048 170 3240 9216 5.38173 3.41446 62.9756 103.718 175.587 175.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 810 3.2e-05 4096 200 1632 451584 330.655 143.329 3504.79 4290.83 8269.92 8270.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 810 0.000512 512 190 336 27648 1.53552 0.820928 5.55853 26.054 34.0954 34.2054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1970 0.000128 1024 500 648 135168 11.0992 6.83024 97.5794 208.58 324.218 324.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1830 3.2e-05 4096 200 5328 591360 151.96 117.864 12883 3530.94 16684 16684.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1250 0.000256 1024 280 648 64512 4.57034 3.40586 45.6781 104.486 158.235 158.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1840 0.000128 1024 470 1344 135168 11.0954 6.83264 203.489 208.576 430.12 430.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1720 6.4e-05 4096 450 2472 270000 72.9973 55.7576 4479.22 1677.63 6285.72 6285.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1940 3.2e-05 1024 150 696 601600 41.9001 26.9686 719.116 838.846 1626.97 1627.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1760 0.000512 2048 440 720 34100 3.48432 63.6329 124.405 191.566 191.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 460 0.000512 2048 170 3240 10000 5.43334 3.46611 106.663 104.555 220.22 220.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 810 3.2e-05 4096 200 1632 451200 332.798 143.963 5310.06 4278.6 10065.8 10066.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 810 0.000512 512 190 336 27200 1.5449 0.8192 8.02173 25.9965 36.5074 36.6202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1970 0.000128 1024 500 648 136800 11.1447 6.89299 149.988 209.638 377.792 377.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1830 3.2e-05 4096 200 5328 592400 152.785 118.151 19597.6 3529.27 23398 23398.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1250 0.000256 1024 280 648 64800 4.6185 3.4224 70.0714 104.958 183.172 183.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1840 0.000128 1024 470 1344 136800 11.1532 6.84778 313.516 209.73 541.375 541.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1720 6.4e-05 4096 450 2472 269600 72.8364 55.7103 3035.89 1674.87 4839.42 4839.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1940 3.2e-05 1024 150 696 600000 41.9244 26.9292 486.687 837.224 1392.89 1393.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1760 0.000512 2048 440 720 34000 3.48365 43.2865 125.314 172.127 172.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 460 0.000512 2048 170 3240 9600 5.38291 3.41344 69.3386 104.426 182.662 182.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 810 3.2e-05 4096 200 1632 451200 332.835 143.891 3608.65 4280.27 8365.97 8366.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 810 0.000512 512 190 336 27200 1.5519 0.8192 5.49002 26.046 34.0324 34.1422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1970 0.000128 1024 500 648 136000 11.0809 6.84237 101.231 208.553 327.838 327.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1830 3.2e-05 4096 200 5328 592000 152.552 118.221 13280.5 3536.43 17087.9 17088.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1250 0.000256 1024 280 648 64000 4.61018 3.41286 46.9099 104.483 159.518 159.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1840 0.000128 1024 470 1344 136000 11.0859 6.84246 211.32 208.565 437.942 438.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1720 6.4e-05 4096 450 2472 270144 72.5981 55.679 4401.89 1675.77 6206.05 6206.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1940 3.2e-05 1024 150 696 601216 41.7905 26.921 705.387 837.892 1612.12 1612.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1760 0.000512 2048 440 720 34048 3.46986 62.4128 124.353 190.278 190.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 460 0.000512 2048 170 3240 9856 5.3711 3.41606 103.163 103.783 215.837 215.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 810 3.2e-05 4096 200 1632 451584 331.069 143.481 5231.93 4269.68 9976.49 9976.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 810 0.000512 512 190 336 27776 1.52934 0.81952 8.1305 26.07 36.6747 36.7803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1970 0.000128 1024 500 648 137088 11.0568 6.83616 147.783 209.384 375.188 375.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1830 3.2e-05 4096 200 5328 591808 152.072 117.915 19243.1 3526.95 23040.3 23040.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1250 0.000256 1024 280 648 64960 4.59878 3.41584 69.1031 104.837 182.055 182.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1840 0.000128 1024 470 1344 136192 11.1199 7.00563 305.404 209.385 533.046 533.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1720 6.4e-05 4096 450 2472 269696 72.4418 55.6238 2897.37 1675.31 4700.86 4700.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1940 3.2e-05 1024 150 696 600320 41.7403 26.8616 467.474 837.418 1373.63 1373.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1760 0.000512 2048 440 720 33824 3.46288 41.0497 123.892 168.448 168.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 460 0.000512 2048 170 3240 9856 5.37626 3.44269 67.938 104.182 181.041 181.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 810 3.2e-05 4096 200 1632 451584 330.418 143.336 3447.68 4274.24 8196.03 8196.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 810 0.000512 512 190 336 26880 1.5104 0.800768 5.26499 25.5674 33.2701 33.3831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1970 0.000128 1024 500 648 136192 11.122 7.1665 97.299 209.703 325.422 325.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1830 3.2e-05 4096 200 5328 591360 151.852 117.918 12664.4 3533.31 16467.7 16467.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1250 0.000256 1024 280 648 63616 4.54915 3.37808 44.5336 103.868 156.43 156.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1840 0.000128 1024 470 1344 136192 11.1179 6.83411 202.851 209.699 430.632 430.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1720 6.4e-05 4096 450 2472 269760 72.7862 55.719 4243.08 1674.2 6045.9 6046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1940 3.2e-05 1024 150 696 600960 41.9255 26.9293 686.474 837.094 1592.56 1592.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1760 0.000512 2048 440 720 34080 3.48282 60.4808 125.252 189.259 189.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 460 0.000512 2048 170 3240 10080 5.43565 3.4751 102.211 104.74 215.965 216.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 810 3.2e-05 4096 200 1632 451200 332.111 143.775 5037.97 4305.94 9820.12 9820.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 810 0.000512 512 190 336 27840 1.52794 0.817536 7.90022 25.9852 36.358 36.4703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1970 0.000128 1024 500 648 136320 11.0755 6.84442 142.51 208.849 369.409 369.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1830 3.2e-05 4096 200 5328 591840 152.473 117.988 18571.9 3535.38 22378 22378.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1250 0.000256 1024 280 648 64800 4.60253 3.4143 66.4729 104.569 182.592 182.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1840 0.000128 1024 470 1344 136320 11.0826 8.33984 297.892 208.879 526.326 526.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1720 6.4e-05 4096 450 2472 269760 72.5852 55.6749 2731.6 1674.85 4534.84 4534.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1940 3.2e-05 1024 150 696 600960 41.771 26.9271 443.023 837.264 1349.13 1349.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1760 0.000512 2048 440 720 33840 3.46726 38.9585 123.916 166.382 166.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 460 0.000512 2048 170 3240 9600 5.37661 3.41942 63.1112 103.773 175.783 175.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 810 3.2e-05 4096 200 1632 449280 331.329 143.42 3229.76 4284.4 7989.24 7989.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 810 0.000512 512 190 336 26880 1.55536 0.822624 5.2025 26.0677 33.7771 33.8903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1970 0.000128 1024 500 648 136320 11.0725 6.83882 92.1653 209.01 319.219 319.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1830 3.2e-05 4096 200 5328 591360 151.958 117.857 11935.8 3524.63 15730.5 15730.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1250 0.000256 1024 280 648 64320 4.60493 3.41344 42.6884 104.799 155.609 155.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1840 0.000128 1024 470 1344 136320 11.0639 6.84058 192.48 209.008 419.524 419.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1720 6.4e-05 4096 450 2472 269824 72.6175 55.5849 4058.36 1675.6 5862.28 5862.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1940 3.2e-05 1024 150 696 601088 41.7621 26.8802 656.673 837.795 1563.24 1563.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1760 0.000512 2048 440 720 34048 3.48365 57.7128 125.494 186.734 186.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 460 0.000512 2048 170 3240 10240 5.41667 3.4823 99.0214 104.821 212.845 212.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 810 3.2e-05 4096 200 1632 452608 331.092 143.429 4829.46 4273.82 9578.14 9578.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 810 0.000512 512 190 336 27648 1.55824 0.830144 7.44192 26.3313 36.2859 36.3952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1970 0.000128 1024 500 648 136192 11.0767 6.83309 135.983 208.988 363.013 363.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1830 3.2e-05 4096 200 5328 591872 152.012 117.87 17749.1 3533.09 21552.2 21552.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1250 0.000256 1024 280 648 64512 4.58723 3.40992 63.0697 104.783 175.952 176.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1840 0.000128 1024 470 1344 136192 11.0783 6.82966 283.996 208.983 511.017 511.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1720 6.4e-05 4096 450 2472 268288 72.5253 55.5728 2750.44 1672.54 4551.19 4551.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1940 3.2e-05 1024 150 696 600064 41.7695 26.8882 443.473 839.344 1351.61 1351.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1760 0.000512 2048 440 720 33792 3.46522 38.9109 125.046 167.465 167.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 460 0.000512 2048 170 3240 9216 5.32147 3.36042 59.5823 102.527 170.887 170.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 810 3.2e-05 4096 200 1632 450560 330.539 143.143 3276.36 4287.27 8037.64 8037.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 810 0.000512 512 190 336 24576 1.53229 0.780928 4.71203 25.0687 32.2195 32.3258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1970 0.000128 1024 500 648 135168 11.1634 6.83014 91.9105 209.377 319.408 319.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1830 3.2e-05 4096 200 5328 591872 152.03 117.928 12096.3 3532.08 15898.6 15898.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1250 0.000256 1024 280 648 64512 4.59981 3.41555 43.0079 104.936 156.059 156.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1840 0.000128 1024 470 1344 135168 11.1639 6.82854 191.753 209.467 419.344 419.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1720 6.4e-05 4096 450 2475 270592 72.4705 55.6085 3341.58 1677.13 5146.91 5147.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1940 3.2e-05 1024 150 700 602368 41.8265 26.8884 538.569 838.767 1446.19 1446.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1760 0.000512 2048 440 725 34112 3.48528 47.1414 124.742 175.411 175.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 460 0.000512 2048 170 3225 9984 5.41754 3.46496 78.2167 104.652 191.854 191.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 810 3.2e-05 4096 200 1625 453632 330.429 143.256 7283.22 4270.73 12028 12028.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 810 0.000512 512 190 325 27904 1.54195 0.830656 5.92531 26.2901 34.7161 34.8314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1970 0.000128 1024 500 650 136960 11.0954 6.83174 113.202 209.717 340.978 341.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1830 3.2e-05 4096 200 5325 592256 151.915 117.815 14620.8 3529.39 18420.1 18420.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1250 0.000256 1024 280 650 65408 4.58336 3.41811 51.9748 105.038 165.115 165.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1840 0.000128 1024 470 1350 136448 11.1277 6.87366 232.331 209.713 460.172 460.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1720 6.4e-05 4096 450 2475 270400 72.833 55.7164 2981.86 1675.46 4785.98 4786.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1940 3.2e-05 1024 150 700 602560 41.9798 26.9599 484.794 838.264 1392.14 1392.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1760 0.000512 2048 440 725 34120 3.48992 41.9764 109.97 155.48 155.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 460 0.000512 2048 170 3225 9920 5.43101 3.46966 69.5254 104.662 183.19 183.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 810 3.2e-05 4096 200 1625 453760 331.992 143.616 5915.24 4284.43 10675.6 10675.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 810 0.000512 512 190 325 27840 1.54157 0.827616 5.23846 26.1502 33.8842 33.9968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1970 0.000128 1024 500 650 136960 11.1543 7.0505 100.79 209.6 328.73 328.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1830 3.2e-05 4096 200 5325 592320 152.862 118.122 13116.3 3527.62 16915.1 16915.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1250 0.000256 1024 280 650 65280 4.60454 3.42432 45.7266 104.892 158.747 158.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1840 0.000128 1024 470 1350 136640 11.1718 6.84586 209.309 209.601 437.059 437.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1720 6.4e-05 4096 450 2475 270400 72.6102 55.7007 1921.69 1677.11 3727.22 3727.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1940 3.2e-05 1024 150 700 602240 41.8364 26.9249 313.47 838.508 1220.87 1221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1760 0.000512 2048 440 725 34080 3.49267 27.299 124.698 155.53 155.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 460 0.000512 2048 170 3225 9600 5.39539 3.45088 43.8126 104.286 157.045 157.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 810 3.2e-05 4096 200 1625 453120 331.861 143.505 6102.47 4278.12 10856.3 10856.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 810 0.000512 512 190 325 27520 1.53411 0.817152 3.57914 25.9823 32.039 32.1577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1970 0.000128 1024 500 650 136960 11.1089 6.8431 65.397 209.829 293.307 293.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1830 3.2e-05 4096 200 5325 592000 152.094 117.891 8451.47 3529.55 12251.2 12251.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1250 0.000256 1024 280 650 64960 4.57011 3.40992 30.0655 104.615 142.76 142.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1840 0.000128 1024 470 1350 136320 11.1576 6.85014 135.293 209.828 363.264 363.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1720 6.4e-05 4096 450 2475 270528 72.624 55.6775 3180.13 1677.42 4985.97 4986.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1940 3.2e-05 1024 150 700 602112 41.8476 26.9251 515.068 838.823 1422.81 1422.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1760 0.000512 2048 440 725 34080 3.4775 44.7306 124.714 172.968 173.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 460 0.000512 2048 170 3225 9984 5.42976 3.4704 74.7978 104.902 188.7 188.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 810 3.2e-05 4096 200 1625 453120 330.736 143.41 3793.55 4272.25 8540.3 8540.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 810 0.000512 512 190 325 27648 1.55053 0.827392 5.59898 26.2176 34.3203 34.4304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1970 0.000128 1024 500 650 136704 11.1053 6.84032 106.821 209.598 334.499 334.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1830 3.2e-05 4096 200 5325 592128 152.251 117.944 13984.8 3530 17785.2 17785.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1250 0.000256 1024 280 650 65280 4.58736 3.41411 49.1671 104.836 162.107 162.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1840 0.000128 1024 470 1350 136320 11.112 6.84019 222.276 209.462 449.821 449.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1720 6.4e-05 4096 450 2475 270336 72.4358 55.6075 2051.22 1676.68 3856.06 3856.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1940 3.2e-05 1024 150 700 601344 41.7555 26.8847 333.813 838.272 1240.86 1240.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1760 0.000512 2048 440 725 33984 3.47136 28.952 125.544 158.008 158.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 460 0.000512 2048 170 3225 9600 5.40205 3.45475 46.4388 104.515 159.91 160.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 810 3.2e-05 4096 200 1625 451584 331.018 143.285 5925.38 4291.61 10691.6 10691.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 810 0.000512 512 190 325 26880 1.54781 0.817664 3.6751 25.9935 32.165 32.2729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1970 0.000128 1024 500 650 136704 11.0733 6.8361 69.4085 209.53 296.978 297.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1830 3.2e-05 4096 200 5325 592128 151.993 117.874 9073.6 3530.77 12874.5 12874.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1250 0.000256 1024 280 650 65280 4.56848 3.41018 32.2314 104.9 145.213 145.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1840 0.000128 1024 470 1350 135936 11.127 6.82618 144.195 209.524 371.799 371.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1720 6.4e-05 4096 450 2475 270368 72.7636 55.7179 3407.99 1675.15 5211.74 5211.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1940 3.2e-05 1024 150 700 602112 41.9564 26.9507 549.54 837.729 1456.32 1456.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1760 0.000512 2048 440 725 34104 3.4904 48.3231 124.389 176.247 176.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 460 0.000512 2048 170 3225 10080 5.44461 3.48163 80.1939 104.819 194.045 194.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 810 3.2e-05 4096 200 1625 453376 331.27 143.663 4064.99 4286.33 8826.59 8826.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 810 0.000512 512 190 325 27776 1.56118 0.831392 6.11085 26.3297 34.9605 35.0752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1970 0.000128 1024 500 650 136640 11.1194 6.84474 114.739 209.266 342.096 342.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1830 3.2e-05 4096 200 5325 592032 152.586 118.063 14936.6 3526.83 18734.3 18734.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1250 0.000256 1024 280 650 65184 4.59181 3.41606 53.346 104.863 166.322 166.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1840 0.000128 1024 470 1350 136192 11.1503 6.84646 235.8 209.363 463.295 463.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1720 6.4e-05 4096 450 2475 270144 72.5848 55.6872 2164.24 1676.73 3969.36 3969.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1940 3.2e-05 1024 150 700 602112 41.8224 26.9251 350.866 838.261 1258 1258.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1760 0.000512 2048 440 725 34048 3.48986 31.0029 124.298 158.833 158.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 460 0.000512 2048 170 3225 9408 5.38285 3.41888 48.1884 103.848 160.934 161.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 810 3.2e-05 4096 200 1625 451584 331.099 143.498 2588.8 4289.82 7353.54 7353.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 810 0.000512 512 190 325 26880 1.5545 0.821248 3.83475 26.0887 32.4271 32.5345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1970 0.000128 1024 500 650 136192 11.1289 6.84122 73.686 209.504 301.292 301.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1830 3.2e-05 4096 200 5325 591808 152.159 117.911 9413.52 3529.05 13212.9 13213.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1250 0.000256 1024 280 650 64960 4.59936 3.41856 34.1053 104.893 147.117 147.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1840 0.000128 1024 470 1350 136192 11.1295 6.83776 150.434 209.503 378.035 378.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1720 6.4e-05 4096 450 2475 270336 72.5331 55.6018 3530.9 1677.17 5336.33 5336.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1940 3.2e-05 1024 150 700 602112 41.7486 26.8848 575.489 838.66 1482.91 1483.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1760 0.000512 2048 440 725 34048 3.47542 50.3828 124.479 178.383 178.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 460 0.000512 2048 170 3225 9984 5.41482 3.46726 82.2959 104.775 196.056 196.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 810 3.2e-05 4096 200 1625 453632 330.227 143.254 4206.37 4272.49 8952.67 8952.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 810 0.000512 512 190 325 27648 1.55421 0.829344 6.26051 26.3167 35.0898 35.1972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1970 0.000128 1024 500 650 136704 11.1191 6.83213 120.219 209.83 348.13 348.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1830 3.2e-05 4096 200 5325 592128 152.098 117.92 15425.6 3538.11 19233.9 19234.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1250 0.000256 1024 280 650 65024 4.572 3.40992 55.495 104.723 168.302 168.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1840 0.000128 1024 470 1350 136192 11.1372 6.83939 245.157 209.829 473.091 473.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1720 6.4e-05 4096 450 2475 270336 72.5843 55.6156 2350.14 1675.5 4153.96 4154.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1940 3.2e-05 1024 150 700 602112 41.7393 26.8908 383.494 837.739 1290 1290.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1760 0.000512 2048 440 725 33920 3.4735 33.7393 123.972 161.229 161.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 460 0.000512 2048 170 3225 9728 5.43683 3.48797 52.5467 104.817 166.388 166.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 810 3.2e-05 4096 200 1625 452608 331.166 143.432 2809.01 4273.58 7557.51 7557.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 810 0.000512 512 190 325 27648 1.56214 0.833824 4.31306 26.3291 33.1602 33.2762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1970 0.000128 1024 500 650 136192 11.0712 7.11962 80.1829 209.073 307.576 307.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1830 3.2e-05 4096 200 5325 591872 152.025 117.865 10168.8 3526.76 13965.7 13965.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1250 0.000256 1024 280 650 65024 4.57354 3.40899 37.2678 104.644 149.994 150.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1840 0.000128 1024 470 1350 135168 11.1466 6.83306 159.469 208.974 386.554 386.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1720 6.4e-05 4096 450 2475 270144 72.7982 55.708 3740.65 1675.2 5544.47 5544.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1940 3.2e-05 1024 150 700 601920 41.9091 26.942 607.355 837.663 1514 1514.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1760 0.000512 2048 440 725 34056 3.4792 53.1823 124.254 180.957 181.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 460 0.000512 2048 170 3225 9792 5.42736 3.46202 87.2687 104.625 200.885 200.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 810 3.2e-05 4096 200 1625 452736 331.367 143.608 4453.71 4284.78 9213.81 9214.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 810 0.000512 512 190 325 27648 1.54006 0.821248 6.71443 26.0851 35.2868 35.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1970 0.000128 1024 500 650 136512 11.1443 6.84435 127.057 209.582 354.758 354.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1830 3.2e-05 4096 200 5325 592128 152.48 118.015 16557.5 3532.66 20360.9 20361.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1250 0.000256 1024 280 650 65376 4.6009 3.42586 58.9608 105.028 172.116 172.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1840 0.000128 1024 470 1350 136512 11.1459 6.84246 263.475 209.58 491.174 491.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1720 6.4e-05 4096 450 2475 270144 72.5804 55.6637 2677.62 1676.56 4482.54 4482.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1940 3.2e-05 1024 150 700 601344 41.7667 26.9166 436.301 838.244 1343.36 1343.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1760 0.000512 2048 440 725 33984 3.47773 38.3409 124.215 166.078 166.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 460 0.000512 2048 170 3225 9216 5.39898 3.44435 59.1509 104.108 172.203 172.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 810 3.2e-05 4096 200 1625 451584 331.641 143.777 3183.12 4280.74 7939.61 7939.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 810 0.000512 512 190 325 26496 1.53965 0.809152 4.78058 25.7624 33.0184 33.1284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1970 0.000128 1024 500 650 135936 11.0908 6.83635 91.0576 209.033 318.149 318.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1830 3.2e-05 4096 200 5325 591552 152.066 117.958 11767 3529.29 15566.6 15566.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1250 0.000256 1024 280 650 65088 4.57504 3.4201 42.4976 104.686 155.284 155.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1840 0.000128 1024 470 1350 135936 11.0843 6.8376 188.728 209.037 415.814 415.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1720 6.4e-05 4096 450 2475 270400 72.5656 55.6892 3641.24 1675.72 5445.33 5445.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1940 3.2e-05 1024 150 700 602240 41.7709 26.9231 593.019 837.906 1499.75 1499.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1760 0.000512 2048 440 725 34080 3.48746 52.0312 124.392 179.952 180.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 460 0.000512 2048 170 3225 9600 5.3951 3.4481 83.2241 104.206 196.376 196.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 810 3.2e-05 4096 200 1625 453120 330.787 143.495 4323.7 4271.46 9069.76 9070.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 810 0.000512 512 190 325 27520 1.52848 0.818944 6.45229 25.9637 34.8912 34.9957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1970 0.000128 1024 500 650 136960 11.1032 6.84083 123.924 209.651 351.646 351.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1830 3.2e-05 4096 200 5325 592000 151.971 117.882 16012.4 3526.7 19809.2 19809.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1250 0.000256 1024 280 650 64960 4.56835 3.40992 57.1003 104.596 169.776 169.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1840 0.000128 1024 470 1350 136320 11.1451 6.84106 255.273 209.656 483.042 483.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1720 6.4e-05 4096 450 2475 270080 72.5055 55.6067 2550.68 1675.91 4354.82 4354.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1940 3.2e-05 1024 150 700 601600 41.6891 26.8871 417.218 837.781 1323.71 1323.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1760 0.000512 2048 440 725 33920 3.47293 36.6091 125.118 165.241 165.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 460 0.000512 2048 170 3225 8960 5.38138 3.41578 54.938 103.546 167.386 167.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 810 3.2e-05 4096 200 1625 453120 330.18 143.329 3031.22 4271.73 7776.79 7777.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 810 0.000512 512 190 325 26880 1.55312 0.8192 4.6009 26.0094 33.11 33.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1970 0.000128 1024 500 650 135680 10.9868 6.82512 86.7078 208.137 312.784 312.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1830 3.2e-05 4096 200 5325 592000 151.833 117.843 11168.7 3526.81 14965.4 14965.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1250 0.000256 1024 280 650 64640 4.5512 3.39238 40.0604 104.187 152.291 152.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1840 0.000128 1024 470 1350 134400 11.0871 6.82022 177.632 208.014 403.682 403.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1720 6.4e-05 4096 450 2475 270336 72.4039 55.6032 4423.46 1676.5 6228.08 6228.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1940 3.2e-05 1024 150 700 601344 41.6883 26.879 720.451 838.28 1627.43 1627.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1760 0.000512 2048 440 725 33984 3.47034 63.0503 125.282 191.846 191.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 460 0.000512 2048 170 3225 9600 5.39731 3.45696 100.862 104.5 214.317 214.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 810 3.2e-05 4096 200 1625 451584 330.331 143.256 5235.76 4279.62 9989.29 9989.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 810 0.000512 512 190 325 26880 1.544 0.818624 7.83974 25.9919 36.3211 36.4298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1970 0.000128 1024 500 650 136704 11.0644 6.82739 150.005 209.508 377.535 377.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1830 3.2e-05 4096 200 5325 592128 151.839 117.864 19359.6 3530.21 23159.8 23160
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1250 0.000256 1024 280 650 65280 4.57062 3.41168 70.0966 104.89 183.068 183.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1840 0.000128 1024 470 1350 135936 11.1188 6.83232 309.082 209.64 536.801 536.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1720 6.4e-05 4096 450 2475 269568 72.5741 55.6157 2972.93 1673.5 4774.74 4774.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1940 3.2e-05 1024 150 700 600576 41.7657 26.8627 483.951 837.171 1389.88 1390.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1760 0.000512 2048 440 725 33792 3.46522 42.4301 124.758 170.695 170.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 460 0.000512 2048 170 3225 9216 5.38771 3.41795 64.1061 103.639 176.652 176.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 810 3.2e-05 4096 200 1625 451584 330.802 143.321 3535.06 4288.53 8298.04 8298.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 810 0.000512 512 190 325 26112 1.57043 0.81696 5.07382 26.037 33.6221 33.7334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1970 0.000128 1024 500 650 135168 11.0834 6.83008 100.255 208.42 326.718 326.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1830 3.2e-05 4096 200 5325 591360 151.951 117.863 13034.6 3528.27 16832.9 16833.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1250 0.000256 1024 280 650 64512 4.56669 3.40509 46.5608 104.411 159.041 159.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1840 0.000128 1024 470 1350 135168 11.0873 6.82598 206.959 208.421 433.424 433.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1720 6.4e-05 4096 450 2475 270400 72.9481 55.7609 4448.28 1676.22 6253.33 6253.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1940 3.2e-05 1024 150 700 602400 41.9435 26.9722 720.12 839.271 1628.44 1628.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1760 0.000512 2048 440 725 34000 3.47891 63.1329 124.134 190.789 190.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 460 0.000512 2048 170 3225 9600 5.44557 3.45942 101.068 104.47 214.541 214.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 810 3.2e-05 4096 200 1625 452800 331.15 143.624 5278.74 4284.19 10038 10038.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 810 0.000512 512 190 325 27200 1.54765 0.8192 7.89066 25.971 36.354 36.4585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1970 0.000128 1024 500 650 136800 11.1463 6.84902 150.281 209.458 377.861 377.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1830 3.2e-05 4096 200 5325 592000 152.898 118.274 19509.9 3528.38 23309.7 23309.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1250 0.000256 1024 280 650 65200 4.60832 3.42048 70.0943 104.87 183.097 183.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1840 0.000128 1024 470 1350 136000 11.1986 6.85283 309.053 209.56 536.793 536.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1720 6.4e-05 4096 450 2475 269600 72.8334 55.706 2974.58 1676.03 4779.27 4779.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1940 3.2e-05 1024 150 700 601600 41.8714 26.9341 481.137 837.792 1387.87 1388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1760 0.000512 2048 440 725 33800 3.46624 42.3404 124.937 170.786 170.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 460 0.000512 2048 170 3225 8800 5.41696 3.42387 61.8433 103.754 174.541 174.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 810 3.2e-05 4096 200 1625 451200 332.852 143.889 3533.74 4288.13 8298.94 8299.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 810 0.000512 512 190 325 27200 1.55325 0.819616 5.33994 26.0633 33.9052 34.0205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1970 0.000128 1024 500 650 136000 11.0843 6.84429 100.473 208.701 327.229 327.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1830 3.2e-05 4096 200 5325 592000 152.535 118.182 13048 3532.31 16851.3 16851.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1250 0.000256 1024 280 650 64800 4.58301 3.41453 46.7297 104.551 159.377 159.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1840 0.000128 1024 470 1350 134400 11.1996 6.84339 204.418 208.704 431.293 431.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1720 6.4e-05 4096 450 2475 270144 72.5584 55.6654 4280.13 1675.49 6083.97 6084.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1940 3.2e-05 1024 150 700 602112 41.7964 26.9259 698.426 837.757 1605.05 1605.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1760 0.000512 2048 440 725 34048 3.49206 61.2188 124.22 188.975 189.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 460 0.000512 2048 170 3225 9408 5.39392 3.41811 96.2132 103.77 208.897 209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 810 3.2e-05 4096 200 1625 451584 330.984 143.485 5076.29 4278.39 9829.5 9829.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 810 0.000512 512 190 325 26880 1.55478 0.822976 7.52323 26.0692 36.0934 36.2045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1970 0.000128 1024 500 650 136192 11.1252 6.8361 145.691 209.346 373.133 373.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1830 3.2e-05 4096 200 5325 591808 152.116 117.913 18772.1 3526.37 22568.7 22568.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1250 0.000256 1024 280 650 64960 4.58979 3.41613 67.5529 104.93 180.59 180.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1840 0.000128 1024 470 1350 136192 11.1191 6.83926 302.151 209.396 529.637 529.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1720 6.4e-05 4096 450 2475 269696 72.4403 55.6012 2797.92 1673.66 4599.73 4599.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1940 3.2e-05 1024 150 700 600320 41.7453 26.8695 458.674 836.602 1364.03 1364.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1760 0.000512 2048 440 725 33824 3.46931 40.134 123.885 167.53 167.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 460 0.000512 2048 170 3225 8960 5.40794 3.44186 59.7743 104.068 172.794 172.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 810 3.2e-05 4096 200 1625 451584 330.442 143.292 3320.99 4300.49 8106.58 8106.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 810 0.000512 512 190 325 25088 1.55293 0.799424 4.82278 25.5413 32.8414 32.9531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1970 0.000128 1024 500 650 136192 11.1153 6.83008 95.4714 214.313 327.858 327.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1830 3.2e-05 4096 200 5325 591360 151.874 117.948 12249.9 3529.84 16049.8 16050
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1250 0.000256 1024 280 650 63616 4.54045 3.38106 43.4055 103.764 155.191 155.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1840 0.000128 1024 470 1350 136192 11.1229 6.83213 197.235 209.494 424.811 424.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1720 6.4e-05 4096 450 2475 269760 72.7867 55.7254 4138.78 1674.43 5941.84 5941.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1940 3.2e-05 1024 150 700 600960 41.9256 26.9365 677.826 837.27 1584.1 1584.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1760 0.000512 2048 440 725 33960 3.4751 59.1446 123.982 186.647 186.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 460 0.000512 2048 170 3225 9600 5.44947 3.46899 94.7217 104.755 208.501 208.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 810 3.2e-05 4096 200 1625 453120 330.764 143.505 4923.07 4265.56 9663.25 9663.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 810 0.000512 512 190 325 26880 1.55331 0.819008 7.28067 25.9907 35.7733 35.8818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1970 0.000128 1024 500 650 136320 11.0812 6.84544 140.684 208.872 367.61 367.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1830 3.2e-05 4096 200 5325 591840 152.492 118.013 18143.6 3526.49 21940.8 21941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1250 0.000256 1024 280 650 64800 4.5952 3.41626 65.2331 104.59 177.937 178.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1840 0.000128 1024 470 1350 135360 11.1431 6.84333 289.61 208.919 516.65 516.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1720 6.4e-05 4096 450 2475 269760 72.5975 55.6769 2764.11 1674.39 4566.9 4567.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1940 3.2e-05 1024 150 700 600960 41.8068 26.9148 452.31 836.937 1358.11 1358.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1760 0.000512 2048 440 725 33840 3.46646 39.5191 123.978 167.005 167.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 460 0.000512 2048 170 3225 8640 5.40938 3.41584 56.6694 103.745 169.345 169.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 810 3.2e-05 4096 200 1625 449280 331.301 143.423 3260.42 4284.62 8020.11 8020.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 810 0.000512 512 190 325 26880 1.55501 0.823296 5.10416 26.0634 33.6784 33.7881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1970 0.000128 1024 500 650 136320 11.0603 6.84237 94.5475 208.951 321.533 321.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1830 3.2e-05 4096 200 5325 591360 151.885 117.834 12108.6 3523.72 15902.2 15902.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1250 0.000256 1024 280 650 64320 4.61027 3.41194 43.214 104.706 156.047 156.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1840 0.000128 1024 470 1350 134400 11.1908 6.84022 192.766 208.954 419.881 419.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1720 6.4e-05 4096 450 2475 270336 72.5553 55.6119 3970.61 1677.33 5776.23 5776.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1940 3.2e-05 1024 150 700 602112 41.7211 26.8857 647.373 838.716 1554.83 1554.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1760 0.000512 2048 440 725 33920 3.47546 56.5568 125.145 185.223 185.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 460 0.000512 2048 170 3225 9728 5.4313 3.48032 91.8694 104.93 205.809 205.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 810 3.2e-05 4096 200 1625 452608 331.06 143.518 4715.52 4295.93 9486.35 9486.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 810 0.000512 512 190 325 27648 1.5576 0.832064 7.22861 26.3588 36.1026 36.2127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1970 0.000128 1024 500 650 136192 11.0801 6.83062 134.212 209.209 361.457 361.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1830 3.2e-05 4096 200 5325 591872 152.059 117.866 17410.6 3539.51 21220.2 21220.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1250 0.000256 1024 280 650 65024 4.57885 3.41126 62.5946 104.754 188.095 188.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1840 0.000128 1024 470 1350 135168 11.1468 6.83434 275.471 209.201 502.784 502.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1720 6.4e-05 4096 450 2475 269312 72.4945 55.5602 2836.51 1672.73 4637.41 4637.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1940 3.2e-05 1024 150 700 602112 41.6913 26.8823 459.586 839.393 1367.68 1367.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1760 0.000512 2048 440 725 33792 3.46944 40.0535 124.097 167.664 167.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 460 0.000512 2048 170 3225 8192 5.36339 3.35693 53.6759 102.536 165.036 165.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 810 3.2e-05 4096 200 1625 450560 330.545 143.128 3358.89 4287.84 8120.74 8121.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 810 0.000512 512 190 325 24576 1.52746 0.780288 4.79034 25.0708 32.2985 32.4062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1970 0.000128 1024 500 650 135168 11.1607 6.82864 94.581 209.4 322.099 322.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1830 3.2e-05 4096 200 5325 591872 152.029 117.924 12448.1 3532.44 16250.8 16251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1250 0.000256 1024 280 650 64512 4.60323 3.40867 44.0468 104.943 157.104 157.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1840 0.000128 1024 470 1350 135168 11.1711 6.8287 195.588 209.403 423.123 423.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1720 6.4e-05 4096 450 2464 270080 72.6262 55.6052 2931.98 1675.78 4736.11 4736.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1940 3.2e-05 1024 150 704 601600 41.8069 26.8861 468.322 838.027 1375.18 1375.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1760 0.000512 2048 440 736 34048 3.49389 41.6097 125.663 170.81 170.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 460 0.000512 2048 170 3232 9984 5.41565 3.4695 68.1071 104.575 181.67 181.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 810 3.2e-05 4096 200 1632 453120 331.331 143.336 6152.68 4300.02 10927.7 10928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 810 0.000512 512 190 320 26624 1.57475 0.831488 4.99123 26.2648 33.7934 33.9077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1970 0.000128 1024 500 672 136448 11.1243 6.92893 101.753 209.551 329.489 329.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1830 3.2e-05 4096 200 5344 592128 152.02 117.885 12820.1 3527.19 16617.4 16617.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1250 0.000256 1024 280 672 65024 4.59389 3.41542 46.0701 110.197 164.383 164.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1840 0.000128 1024 470 1344 136704 11.1079 6.8303 203.411 209.548 431.031 431.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1720 6.4e-05 4096 450 2464 269824 72.8116 55.6139 4591.08 1675.78 6395.41 6395.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1940 3.2e-05 1024 150 704 601088 41.8402 26.8818 318.174 838.039 1225.07 1225.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1760 0.000512 2048 440 736 33984 3.47744 74.3951 126.942 204.859 204.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 460 0.000512 2048 170 3232 9984 5.4152 3.464 44.3666 104.678 158.029 158.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 810 3.2e-05 4096 200 1632 452608 332.431 143.417 5967.21 4286.92 10730.3 10730.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 810 0.000512 512 190 320 26624 1.58134 0.831392 3.45453 26.2953 32.2915 32.3992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1970 0.000128 1024 500 672 136192 11.2049 6.82976 180.502 209.635 408.301 408.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1830 3.2e-05 4096 200 5344 592128 152.278 117.924 8247.69 3528.39 12046.5 12046.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1250 0.000256 1024 280 672 64768 4.61699 3.40582 82.2629 104.586 194.979 195.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1840 0.000128 1024 470 1344 136704 11.1186 6.83622 131.745 209.633 359.464 359.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1720 6.4e-05 4096 450 2464 269920 72.9585 55.7281 2973.81 1675.48 4778.09 4778.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1940 3.2e-05 1024 150 704 601600 41.9934 27.0601 480.388 838.153 1387.72 1387.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1760 0.000512 2048 440 736 34040 3.48278 42.249 124.709 170.481 170.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 460 0.000512 2048 170 3232 9920 5.43523 3.46397 69.7771 104.523 183.301 183.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 810 3.2e-05 4096 200 1632 453120 332.535 143.695 6017.71 4289.14 10783.4 10783.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 810 0.000512 512 190 320 26240 1.58755 0.82944 5.03318 26.1442 33.7172 33.8268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1970 0.000128 1024 500 672 136320 11.1751 6.84688 103.297 209.604 331.053 331.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1830 3.2e-05 4096 200 5344 592160 152.817 118.153 13146.1 3528.54 16945.8 16946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1250 0.000256 1024 280 672 64960 4.6152 3.42467 46.7788 104.896 159.814 159.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1840 0.000128 1024 470 1344 136640 11.1774 6.84067 208.405 209.631 436.181 436.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1720 6.4e-05 4096 450 2464 269760 72.6424 55.6786 1910.56 1677.09 3716.08 3716.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1940 3.2e-05 1024 150 704 600960 41.8494 26.9185 309.267 838.743 1216.91 1217.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1760 0.000512 2048 440 736 34000 3.48982 27.3162 125.541 156.392 156.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 460 0.000512 2048 170 3232 9600 5.4023 3.44458 43.4469 104.291 156.684 156.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 810 3.2e-05 4096 200 1632 453120 331.567 143.494 5587.69 4293.27 10356.3 10356.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 810 0.000512 512 190 320 25600 1.5785 0.81856 3.27853 25.982 31.7814 31.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1970 0.000128 1024 500 672 136320 11.152 6.83984 67.0814 209.892 295.093 295.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1830 3.2e-05 4096 200 5344 591680 152.36 117.992 8486.72 3531.33 12288.6 12288.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1250 0.000256 1024 280 672 64640 4.57597 3.40688 30.4303 104.608 143.12 143.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1840 0.000128 1024 470 1344 136320 11.1532 6.84237 135.023 209.903 363.048 363.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1720 6.4e-05 4096 450 2464 269952 72.6278 55.6728 3215.1 1677.39 5020.91 5021.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1940 3.2e-05 1024 150 704 601344 41.8149 26.9251 516.252 838.8 1423.93 1424.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1760 0.000512 2048 440 736 34032 3.48608 46.2717 124.471 174.27 174.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 460 0.000512 2048 170 3232 9984 5.42262 3.47315 75.6448 104.895 189.536 189.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 810 3.2e-05 4096 200 1632 453120 330.388 143.395 3866.18 4272.32 8612.61 8612.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 810 0.000512 512 190 320 26496 1.57414 0.824928 5.5679 26.2179 34.3121 34.4202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1970 0.000128 1024 500 672 135936 11.1367 6.83888 110.714 211.805 340.623 340.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1830 3.2e-05 4096 200 5344 591936 152.376 118.002 14197 3531.06 17998.6 17998.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1250 0.000256 1024 280 672 64896 4.59475 3.41402 51.1386 104.83 164.078 164.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1840 0.000128 1024 470 1344 136320 11.1217 6.83853 223.71 209.452 451.25 451.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1720 6.4e-05 4096 450 2464 269568 72.5115 55.5985 2047.08 1676.85 3852.15 3852.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1940 3.2e-05 1024 150 704 600576 41.7153 26.882 334.247 838.827 1241.79 1241.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1760 0.000512 2048 440 736 33984 3.48787 29.8182 124.304 157.653 157.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 460 0.000512 2048 170 3232 9600 5.40422 3.46112 47.4263 104.512 160.905 161.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 810 3.2e-05 4096 200 1632 451584 330.683 143.26 6356.26 4290.86 11121.4 11121.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 810 0.000512 512 190 320 26112 1.56451 0.817152 3.58061 25.9988 32.0911 32.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1970 0.000128 1024 500 672 135936 11.128 6.83213 72.5356 209.517 300.137 300.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1830 3.2e-05 4096 200 5344 591744 151.788 117.99 9032.43 3532.94 12835.4 12835.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1250 0.000256 1024 280 672 64896 4.58666 3.40992 33.2328 104.897 146.228 146.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1840 0.000128 1024 470 1344 135936 11.1141 6.83642 144.952 209.535 372.566 372.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1720 6.4e-05 4096 450 2464 269920 72.8583 55.7003 3158.9 1676.69 4964.26 4964.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1940 3.2e-05 1024 150 704 601216 41.989 26.9828 512.053 838.409 1419.56 1419.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1760 0.000512 2048 440 736 33992 3.47683 45.7142 124.328 173.561 173.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 460 0.000512 2048 170 3232 9856 5.45178 3.48368 73.9754 104.908 187.92 188.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 810 3.2e-05 4096 200 1632 453376 331.337 143.629 3785.25 4271.91 8532.45 8532.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 810 0.000512 512 190 320 26432 1.59162 0.834496 5.43645 26.351 34.3423 34.4515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1970 0.000128 1024 500 672 136192 11.1698 6.84563 110.549 211.796 340.489 340.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1830 3.2e-05 4096 200 5344 591808 152.833 118.143 13860.9 3531.14 17663.3 17663.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1250 0.000256 1024 280 672 64736 4.61312 3.42016 50.4711 104.831 163.438 163.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1840 0.000128 1024 470 1344 136640 11.1247 6.84442 222.089 209.45 449.636 449.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1720 6.4e-05 4096 450 2464 269696 72.6489 55.6734 2034.85 1676.7 3839.99 3840.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1940 3.2e-05 1024 150 704 601216 41.8502 26.9355 328.26 838.248 1235.42 1235.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1760 0.000512 2048 440 736 33936 3.4775 29.5813 124.188 157.29 157.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 460 0.000512 2048 170 3232 9408 5.38224 3.42237 45.4923 104.6 159 159.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 810 3.2e-05 4096 200 1632 451584 331.212 143.499 2456.83 4289.68 7221.56 7221.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 810 0.000512 512 190 320 25984 1.5793 0.8192 3.62448 26.0833 32.2366 32.3473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1970 0.000128 1024 500 672 136192 11.1231 6.89152 71.378 209.591 299.111 299.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1830 3.2e-05 4096 200 5344 591360 152.089 118.044 8921.27 3531.32 12722.9 12723.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1250 0.000256 1024 280 672 64512 4.60474 3.41789 32.7194 104.895 145.738 145.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1840 0.000128 1024 470 1344 136192 11.1308 6.92224 142.224 209.495 369.898 370.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1720 6.4e-05 4096 450 2464 269472 72.8429 55.7335 1678.83 1673.66 3481.19 3481.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1940 3.2e-05 1024 150 704 599424 41.9388 26.921 269.454 836.646 1175.09 1175.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1760 0.000512 2048 440 736 33768 3.47341 24.3464 123.802 151.663 151.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 460 0.000512 2048 170 3232 8736 5.4 3.40582 34.9082 103.339 147.152 147.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 810 3.2e-05 4096 200 1632 451584 332.428 143.673 5659.44 4289.33 10425.2 10425.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 810 0.000512 512 190 320 24192 1.57686 0.799872 2.91885 25.5078 30.9339 31.0406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1970 0.000128 1024 500 672 135744 11.2034 6.83965 59.8675 209.552 287.588 287.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1830 3.2e-05 4096 200 5344 591360 152.41 118.047 7348.36 3527.83 11146.9 11147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1250 0.000256 1024 280 672 64512 4.63002 3.42422 27.3623 104.913 140.426 140.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1840 0.000128 1024 470 1344 135744 11.1948 6.84646 117.165 209.456 344.79 344.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1720 6.4e-05 4096 450 2464 269824 72.6057 55.63 3219.4 1676.8 5024.55 5024.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1940 3.2e-05 1024 150 704 601088 41.8288 26.8833 519.594 838.461 1426.9 1427.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1760 0.000512 2048 440 736 33984 3.4768 46.4524 125.435 175.407 175.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 460 0.000512 2048 170 3232 9984 5.42048 3.46678 74.5828 104.747 188.318 188.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 810 3.2e-05 4096 200 1632 452608 331.258 143.428 3864.04 4276.97 8616.02 8616.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 810 0.000512 512 190 320 26624 1.5776 0.831488 5.59795 26.3106 34.4471 34.5511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1970 0.000128 1024 500 672 136192 11.1476 6.82918 112.944 209.781 340.823 340.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1830 3.2e-05 4096 200 5344 592128 152.195 117.913 14064.5 3537.7 17872.6 17872.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1250 0.000256 1024 280 672 64768 4.57802 3.4063 51.4446 104.661 164.19 164.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1840 0.000128 1024 470 1344 136704 11.1084 6.83046 222.964 209.783 450.813 450.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1720 6.4e-05 4096 450 2464 269824 72.6367 55.6017 2184.49 1675.92 3988.76 3988.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1940 3.2e-05 1024 150 704 601088 41.7566 26.8763 351.936 837.939 1258.64 1258.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1760 0.000512 2048 440 736 33920 3.47421 31.544 124.2 159.262 159.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 460 0.000512 2048 170 3232 9728 5.43133 3.48749 48.4884 104.843 162.352 162.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 810 3.2e-05 4096 200 1632 452608 331.144 143.445 2633.24 4294.01 7402.15 7402.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 810 0.000512 512 190 320 26624 1.57974 0.833312 3.92272 26.3369 32.8001 32.9072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1970 0.000128 1024 500 672 135168 11.1259 6.82858 76.1665 209.147 303.392 303.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1830 3.2e-05 4096 200 5344 591872 151.894 117.904 9491.26 3527.51 13288.8 13289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1250 0.000256 1024 280 672 64512 4.5881 3.40605 34.9801 104.666 147.742 147.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1840 0.000128 1024 470 1344 136192 11.0748 6.83162 148.291 209.022 375.348 375.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1720 6.4e-05 4096 450 2464 268800 72.6123 55.6195 1795.21 1673.77 3597.33 3597.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1940 3.2e-05 1024 150 704 599040 41.8476 26.8656 291.154 836.678 1196.68 1196.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1760 0.000512 2048 440 736 33792 3.46589 26.3844 123.925 153.82 153.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 460 0.000512 2048 170 3232 9216 5.38195 3.42016 38.8167 103.662 151.382 151.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 810 3.2e-05 4096 200 1632 451584 330.797 143.325 2169.96 4288.36 6932.76 6933.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 810 0.000512 512 190 320 26112 1.5752 0.823296 3.22416 26.0371 31.7855 31.8976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1970 0.000128 1024 500 672 135168 11.1068 6.83011 63.3941 208.455 289.917 290.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1830 3.2e-05 4096 200 5344 591360 151.985 117.928 7778 3528.71 11576.8 11577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1250 0.000256 1024 280 672 64512 4.56957 3.40582 29.2416 104.426 141.749 141.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1840 0.000128 1024 470 1344 135168 11.0958 6.82794 122.017 208.457 348.526 348.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1720 6.4e-05 4096 450 2464 269856 72.7904 55.7176 4535.34 1674.94 6338.89 6338.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1940 3.2e-05 1024 150 704 600768 41.9224 26.9476 736.733 837.537 1643.27 1643.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1760 0.000512 2048 440 736 33984 3.47222 65.8175 124.275 193.609 193.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 460 0.000512 2048 170 3232 9792 5.4312 3.46371 105.951 104.608 219.554 219.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 810 3.2e-05 4096 200 1632 452736 331.206 143.626 5410.66 4277.69 10163.5 10163.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 810 0.000512 512 190 320 25920 1.58016 0.821472 7.61792 26.0841 36.2319 36.3344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1970 0.000128 1024 500 672 135936 11.1833 6.84291 158.915 209.554 386.623 386.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1830 3.2e-05 4096 200 5344 591840 152.31 118.118 19900.9 3527.55 23699.1 23699.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1250 0.000256 1024 280 672 64800 4.6137 3.42374 72.5121 104.895 185.546 185.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1840 0.000128 1024 470 1344 136512 11.1435 6.84237 318.089 209.554 545.758 545.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1720 6.4e-05 4096 450 2464 269568 72.6089 55.6789 2924.22 1675.37 4727.98 4728.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1940 3.2e-05 1024 150 704 600192 41.8386 26.9189 469.226 837.549 1375.66 1375.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1760 0.000512 2048 440 736 33840 3.4767 41.705 125.006 170.23 170.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 460 0.000512 2048 170 3232 9216 5.40272 3.43645 64.1244 104.038 177.101 177.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 810 3.2e-05 4096 200 1632 451584 331.623 143.765 3489.55 4295.5 8260.76 8261.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 810 0.000512 512 190 320 25344 1.56672 0.808928 4.98138 25.7566 33.2388 33.3491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1970 0.000128 1024 500 672 134784 11.1492 6.83574 100.683 208.878 327.674 327.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1830 3.2e-05 4096 200 5344 591552 152.029 117.929 12897.2 3526.75 16694.1 16694.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1250 0.000256 1024 280 672 64512 4.58938 3.40992 46.2884 104.612 158.997 159.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1840 0.000128 1024 470 1344 135936 11.0793 6.83635 203.702 208.879 430.624 430.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1720 6.4e-05 4096 450 2464 269568 72.7838 55.7169 2381.9 1675.28 4185.8 4185.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1940 3.2e-05 1024 150 704 599616 41.934 26.9399 386.75 837.597 1293.35 1293.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1760 0.000512 2048 440 736 33696 3.46198 34.1786 123.388 161.072 161.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 460 0.000512 2048 170 3232 8640 5.38096 3.37904 49.4477 102.747 161.053 161.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 810 3.2e-05 4096 200 1632 449280 332.487 143.523 2841.39 4287.89 7605.63 7605.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 810 0.000512 512 190 320 24192 1.60659 0.810912 4.16461 25.8106 32.5209 32.6332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1970 0.000128 1024 500 672 134784 11.2146 6.84787 83.6985 209.115 311.006 311.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1830 3.2e-05 4096 200 5344 591840 152.424 118.197 10599.6 3531.29 14401.7 14401.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1250 0.000256 1024 280 672 63936 4.62538 3.41949 38.2978 104.775 151.216 151.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1840 0.000128 1024 470 1344 134784 11.2156 6.84701 167.878 209.112 395.187 395.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1720 6.4e-05 4096 450 2464 269760 72.6556 55.6931 4259.49 1676.92 6064.87 6064.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1940 3.2e-05 1024 150 704 600960 41.8102 26.921 686.622 839.082 1594.58 1594.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1760 0.000512 2048 440 736 34000 3.49184 61.6559 124.357 189.547 189.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 460 0.000512 2048 170 3232 9600 5.40106 3.44902 97.3393 104.273 210.568 210.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 810 3.2e-05 4096 200 1632 453120 330.783 143.514 5083 4292.43 9850.06 9850.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 810 0.000512 512 190 320 25600 1.57478 0.816736 7.19389 25.9751 35.6892 35.7978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1970 0.000128 1024 500 672 136320 11.1554 6.84426 148.6 209.806 376.532 376.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1830 3.2e-05 4096 200 5344 591680 152.203 118.049 18763.1 3530.71 22564.3 22564.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1250 0.000256 1024 280 672 64640 4.57494 3.41024 68.1361 104.596 180.818 180.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1840 0.000128 1024 470 1344 136320 11.1435 6.84442 297.817 209.8 525.737 525.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1720 6.4e-05 4096 450 2464 269440 72.5217 55.5971 2870.9 1676.37 4675.51 4675.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1940 3.2e-05 1024 150 704 600320 41.746 26.8876 457.334 838.341 1364.44 1364.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1760 0.000512 2048 440 736 33920 3.48979 41.5041 125.35 170.384 170.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 460 0.000512 2048 170 3232 8960 5.37427 3.41565 61.7682 103.582 174.242 174.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 810 3.2e-05 4096 200 1632 453120 333.198 143.353 3430.93 4291.89 8199.7 8199.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 810 0.000512 512 190 320 25600 1.58035 0.820768 4.8224 26.0179 33.3647 33.4746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1970 0.000128 1024 500 672 134400 11.0862 6.8185 98.025 208.069 324.127 324.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1830 3.2e-05 4096 200 5344 591360 151.903 118.107 12604.5 3531.22 16405.9 16406.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1250 0.000256 1024 280 672 64000 4.57706 3.39395 45.0816 104.216 157.369 157.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1840 0.000128 1024 470 1344 134400 11.0932 6.81779 195.66 208.075 421.772 421.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1720 6.4e-05 4096 450 2464 268800 72.5969 55.684 2408.4 1675.09 4211.89 4211.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1940 3.2e-05 1024 150 704 599040 41.8514 26.9293 385.191 837.39 1291.5 1291.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1760 0.000512 2048 440 736 33840 3.4857 34.9983 123.777 162.304 162.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 460 0.000512 2048 170 3232 8640 5.41389 3.41693 48.2918 103.787 161.01 161.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 810 3.2e-05 4096 200 1632 449280 331.258 143.405 2863 4285.98 7623.97 7624.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 810 0.000512 512 190 320 24960 1.60144 0.820576 4.16515 26.0694 32.7844 32.8918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1970 0.000128 1024 500 672 134400 11.1954 6.84186 83.1812 209.036 310.379 310.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1830 3.2e-05 4096 200 5344 590400 152.077 118.135 10621.2 3530.44 14422.1 14422.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1250 0.000256 1024 280 672 64320 4.60259 3.41606 38.2574 104.747 151.124 151.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1840 0.000128 1024 470 1344 134400 11.18 6.83728 165.486 209.038 392.669 392.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1720 6.4e-05 4096 450 2464 269568 72.4799 55.6065 4016.53 1674.95 5819.68 5819.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1940 3.2e-05 1024 150 704 600576 41.7379 26.88 654.314 837.505 1560.57 1560.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1760 0.000512 2048 440 736 33984 3.49197 58.2455 124.193 185.975 186.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 460 0.000512 2048 170 3232 9600 5.40093 3.46051 92.3868 104.406 205.758 205.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 810 3.2e-05 4096 200 1632 451584 330.31 143.295 4785.34 4286.48 9545.75 9546.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 810 0.000512 512 190 320 26112 1.56634 0.818688 6.81526 25.9666 35.2919 35.3991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1970 0.000128 1024 500 672 135936 11.1121 6.8273 140.61 209.314 367.998 368.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1830 3.2e-05 4096 200 5344 591744 151.756 117.99 17662.4 3529.08 21461.4 21461.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1250 0.000256 1024 280 672 64896 4.5864 3.40973 64.3546 104.929 177.378 177.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1840 0.000128 1024 470 1344 135936 11.1088 6.83213 281.835 209.346 509.253 509.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1720 6.4e-05 4096 450 2464 268800 72.6112 55.6096 2618.56 1675.11 4422.01 4422.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1940 3.2e-05 1024 150 704 599040 41.8242 26.8575 426.111 838.093 1333.02 1333.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1760 0.000512 2048 440 736 33792 3.47136 38.0118 122.96 164.485 164.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 460 0.000512 2048 170 3232 9216 5.38349 3.41162 58.4804 103.74 171.115 171.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 810 3.2e-05 4096 200 1632 451584 330.692 143.344 3123.74 4292.33 7890.42 7890.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 810 0.000512 512 190 320 26112 1.5712 0.818848 4.60627 26.0599 33.1814 33.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1970 0.000128 1024 500 672 135168 11.0841 6.82835 91.6907 208.621 318.352 318.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1830 3.2e-05 4096 200 5344 591360 151.929 117.906 11524.5 3531.55 15326.1 15326.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1250 0.000256 1024 280 672 64512 4.5759 3.40227 42.3593 104.591 155.029 155.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1840 0.000128 1024 470 1344 135168 11.0867 7.11389 183.87 208.621 410.817 410.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1720 6.4e-05 4096 450 2464 269568 72.5116 55.6114 2265.29 1675.96 4069.5 4069.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1940 3.2e-05 1024 150 704 599040 41.7812 26.8774 367.523 837.662 1273.97 1274.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1760 0.000512 2048 440 736 33696 3.47139 32.9465 124.682 161.142 161.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 460 0.000512 2048 170 3232 8064 5.37853 3.37744 44.2932 102.865 156.016 156.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 810 3.2e-05 4096 200 1632 446976 333.312 143.626 2675.25 4297.65 7450.16 7450.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 810 0.000512 512 190 320 23040 1.56029 0.781664 3.712 25.0691 31.2491 31.3538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1970 0.000128 1024 500 672 133632 11.069 6.81328 78.7189 207.52 304.249 304.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1830 3.2e-05 4096 200 5344 590976 151.816 118.212 9930.75 3531.07 13732.1 13732.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1250 0.000256 1024 280 672 63360 4.58096 3.38534 35.5635 104.017 147.647 147.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1840 0.000128 1024 470 1344 133632 11.0634 6.81386 156.76 207.508 382.272 382.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1720 6.4e-05 4096 450 2464 270000 73.0081 55.7588 3970.5 1677.63 5777.02 5777.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1940 3.2e-05 1024 150 704 600800 42.0402 26.9714 642.105 839.572 1550.83 1550.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1760 0.000512 2048 440 736 33900 3.4737 57.2094 125.208 185.936 185.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 460 0.000512 2048 170 3232 9600 5.4401 3.46394 91.0868 104.555 204.648 204.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 810 3.2e-05 4096 200 1632 452800 331.097 143.638 4729.1 4288.56 9492.73 9493.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 810 0.000512 512 190 320 25600 1.58272 0.821216 6.75667 25.9925 35.2798 35.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1970 0.000128 1024 500 672 136000 11.1953 6.85466 138.361 209.644 366.184 366.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1830 3.2e-05 4096 200 5344 592000 152.65 118.22 17435.2 3531.42 21237.7 21237.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1250 0.000256 1024 280 672 64800 4.62598 3.42227 63.5692 104.951 176.671 176.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1840 0.000128 1024 470 1344 136000 11.1934 6.86522 276.807 209.641 504.643 504.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1720 6.4e-05 4096 450 2464 269600 72.8228 55.6994 2800.96 1674.49 4604.09 4604.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1940 3.2e-05 1024 150 704 600000 41.9171 26.9331 448.615 837.014 1354.61 1354.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1760 0.000512 2048 440 736 33800 3.46842 40.0782 123.982 167.57 167.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 460 0.000512 2048 170 3232 8800 5.42106 3.41738 57.1102 103.655 169.707 169.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 810 3.2e-05 4096 200 1632 451200 332.794 143.884 3325.75 4275.95 8078.71 8078.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 810 0.000512 512 190 320 25600 1.58384 0.819584 4.79149 26.8648 34.1916 34.3032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1970 0.000128 1024 500 672 134400 11.1949 6.83866 95.8129 208.51 322.485 322.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1830 3.2e-05 4096 200 5344 592000 152.47 118.226 12299.5 3529.07 16099.5 16099.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1250 0.000256 1024 280 672 64000 4.60963 3.41747 43.9446 104.457 156.525 156.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1840 0.000128 1024 470 1344 134400 11.1923 6.84314 191.605 208.507 418.276 418.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1720 6.4e-05 4096 450 2464 268800 72.9643 55.7482 2303.61 1676.58 4109.01 4109.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1940 3.2e-05 1024 150 704 600000 41.994 26.9628 373.565 838.686 1281.34 1281.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1760 0.000512 2048 440 736 33600 3.45514 33.0445 124.871 161.414 161.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 460 0.000512 2048 170 3232 8400 5.45635 3.43706 46.6909 104.022 159.706 159.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 810 3.2e-05 4096 200 1632 451200 334.193 144.046 2749.6 4298.46 7526.62 7526.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 810 0.000512 512 190 320 24000 1.62458 0.823296 3.97552 26.1284 32.6775 32.7844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1970 0.000128 1024 500 672 132000 11.1281 6.82413 78.5536 206.696 303.329 303.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1830 3.2e-05 4096 200 5344 590400 152.959 118.437 10130.1 3533.4 13935.1 13935.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1250 0.000256 1024 280 672 63600 4.55856 3.38035 36.5731 103.614 148.222 148.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1840 0.000128 1024 470 1344 132000 11.1273 6.82144 156.834 206.685 381.595 381.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1720 6.4e-05 4096 450 2464 269696 72.631 55.6852 3884.46 1677.14 5690.03 5690.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1940 3.2e-05 1024 150 704 601216 41.7947 26.9237 625.649 838.557 1533.06 1533.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1760 0.000512 2048 440 736 33936 3.47597 56.0257 125.27 184.814 184.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 460 0.000512 2048 170 3232 9408 5.38566 3.42179 87.0934 103.868 199.87 199.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 810 3.2e-05 4096 200 1632 451584 331.032 143.478 4622.46 4291.4 9388.7 9388.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 810 0.000512 512 190 320 25984 1.5808 0.821248 6.74467 26.0898 35.3628 35.4779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1970 0.000128 1024 500 672 136192 11.1384 6.83357 135.214 209.547 362.86 362.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1830 3.2e-05 4096 200 5344 591360 152.084 118.132 17084.1 3532.18 20886.8 20887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1250 0.000256 1024 280 672 64512 4.60186 3.4159 61.7681 104.915 174.802 174.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1840 0.000128 1024 470 1344 136192 11.1193 6.83622 271.48 209.539 499.105 499.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1720 6.4e-05 4096 450 2464 268800 72.5279 55.6073 2708.65 1675.14 4512.04 4512.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1940 3.2e-05 1024 150 704 600320 41.7441 26.8626 438.574 837.318 1344.63 1344.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1760 0.000512 2048 440 736 33824 3.47728 39.236 125.219 167.976 168.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 460 0.000512 2048 170 3232 8960 5.40906 3.44474 57.063 104.16 170.177 170.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 810 3.2e-05 4096 200 1632 451584 330.459 143.316 3239.16 4293.2 8006.46 8006.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 810 0.000512 512 190 320 25088 1.55651 0.800896 4.74198 25.5632 32.7922 32.8984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1970 0.000128 1024 500 672 136192 11.1116 6.83386 95.1594 209.677 322.911 323.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1830 3.2e-05 4096 200 5344 591360 151.91 118.072 11941.2 3532.95 15744.3 15744.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1250 0.000256 1024 280 672 63616 4.5464 3.37946 43.0964 103.945 155.066 155.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1840 0.000128 1024 470 1344 136192 11.1113 6.88109 190.032 209.68 417.835 417.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1720 6.4e-05 4096 450 2464 268800 72.6121 55.6598 2212.69 1674.38 4015.46 4015.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1940 3.2e-05 1024 150 704 599424 41.86 26.9087 359.163 836.813 1264.88 1265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1760 0.000512 2048 440 736 33600 3.46902 31.8222 123.369 158.705 158.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 460 0.000512 2048 170 3232 8064 5.33853 3.33216 43.8055 101.972 154.55 154.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 810 3.2e-05 4096 200 1632 451584 331.369 143.575 2651.24 4290.88 7417.38 7417.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 810 0.000512 512 190 320 24192 1.58365 0.8056 3.99619 25.6179 32.1307 32.2417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1970 0.000128 1024 500 672 134400 11.2501 6.84621 77.6352 209.658 305.512 305.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1830 3.2e-05 4096 200 5344 590016 152.118 118.189 9764.15 3528.87 13563.5 13563.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1250 0.000256 1024 280 672 63168 4.52902 3.37078 35.7453 103.321 147.065 147.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1840 0.000128 1024 470 1344 134400 11.2601 6.84323 154.472 209.664 382.371 382.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1720 6.4e-05 4096 450 2464 269280 72.8456 55.7276 3825.71 1675.37 5629.77 5629.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1940 3.2e-05 1024 150 704 600000 41.9566 26.9358 608.807 837.683 1515.52 1515.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1760 0.000512 2048 440 736 33960 3.48368 54.7845 124.245 182.557 182.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 460 0.000512 2048 170 3232 9600 5.44717 3.47008 86.5141 104.819 200.353 200.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 810 3.2e-05 4096 200 1632 451200 332.075 143.804 4555.91 4283.47 9315.59 9315.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 810 0.000512 512 190 320 25920 1.57235 0.821536 6.55014 26.0052 35.0797 35.1908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1970 0.000128 1024 500 672 135360 11.1363 6.83862 130.442 208.998 357.548 357.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1830 3.2e-05 4096 200 5344 591360 152.517 118.182 16854.1 3531.06 20656.1 20656.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1250 0.000256 1024 280 672 64320 4.61248 3.41869 60.0755 104.774 172.983 173.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1840 0.000128 1024 470 1344 135360 11.1459 6.84038 261.015 208.991 488.126 488.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1720 6.4e-05 4096 450 2464 268800 72.5954 55.6768 2697.33 1674.38 4500.09 4500.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1940 3.2e-05 1024 150 704 599040 41.8735 26.9087 438.647 836.979 1344.54 1344.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1760 0.000512 2048 440 736 33840 3.48611 39.3084 125.229 168.065 168.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 460 0.000512 2048 170 3232 8640 5.40698 3.42118 56.1743 103.74 168.839 168.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 810 3.2e-05 4096 200 1632 449280 331.309 143.409 3208.84 4265.14 7949.03 7949.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 810 0.000512 512 190 320 24960 1.60291 0.820896 4.71002 26.0628 33.3209 33.4275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1970 0.000128 1024 500 672 134400 11.1957 6.84454 93.9203 208.955 321.039 321.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1830 3.2e-05 4096 200 5344 590400 152.156 118.137 11846.6 3528.88 15646 15646.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1250 0.000256 1024 280 672 64320 4.60483 3.41376 43.0739 104.706 155.897 155.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1840 0.000128 1024 470 1344 134400 11.1941 6.8423 187.659 208.952 414.774 414.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1720 6.4e-05 4096 450 2464 267840 72.8304 55.6943 2262.06 1671.74 4062.43 4062.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1940 3.2e-05 1024 150 704 596160 41.9597 26.8839 362.921 835.43 1267.33 1267.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1760 0.000512 2048 440 736 33480 3.45088 32.5199 124.362 160.375 160.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 460 0.000512 2048 170 3232 7200 5.36026 3.32595 39.9004 101.604 150.292 150.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 810 3.2e-05 4096 200 1632 449280 332.88 143.667 2696.21 4287.7 7460.78 7461.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 810 0.000512 512 190 320 23040 1.60416 0.798848 3.7873 25.5269 31.8456 31.9549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1970 0.000128 1024 500 672 135360 11.1933 6.84259 79.8265 214.395 312.387 312.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1830 3.2e-05 4096 200 5344 590400 152.53 118.096 9981.46 3529.39 13781.7 13781.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1250 0.000256 1024 280 672 63360 4.64163 3.4279 35.739 104.98 148.891 148.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1840 0.000128 1024 470 1344 135360 11.1931 6.84477 157.56 209.34 385.069 385.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1720 6.4e-05 4096 450 2464 269824 72.6044 55.6032 3803.91 1677.54 5609.77 5609.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1940 3.2e-05 1024 150 704 601088 41.7714 26.8859 616.983 838.783 1524.56 1524.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1760 0.000512 2048 440 736 33920 3.47386 55.1506 125.918 184.587 184.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 460 0.000512 2048 170 3232 9728 5.43754 3.48806 88.7443 104.948 202.721 202.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 810 3.2e-05 4096 200 1632 452608 331.056 143.449 4537.52 4285.59 9297.94 9298.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 810 0.000512 512 190 320 26624 1.58659 0.833536 6.75261 26.3595 35.6587 35.7703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1970 0.000128 1024 500 672 135168 11.1335 6.82854 132.117 209.226 359.435 359.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1830 3.2e-05 4096 200 5344 591872 151.822 117.901 16702.5 3531.01 20503.4 20503.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1250 0.000256 1024 280 672 64512 4.5905 3.40762 60.8384 104.795 173.727 173.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1840 0.000128 1024 470 1344 136192 11.0765 6.83235 266.743 209.227 494.012 494.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1720 6.4e-05 4096 450 2464 268288 72.5764 55.5601 2569.41 1670.96 4368.61 4368.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1940 3.2e-05 1024 150 704 600064 41.7996 26.9108 419.883 838.393 1327.12 1327.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1760 0.000512 2048 440 736 33792 3.47523 37.3365 125.235 166.09 166.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 460 0.000512 2048 170 3232 8192 5.36381 3.35923 50.998 102.43 162.252 162.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 810 3.2e-05 4096 200 1632 450560 330.593 143.146 3070.47 4283.37 7827.91 7828.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 810 0.000512 512 190 320 24576 1.53654 0.779648 4.40538 25.0461 31.8955 32.0041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1970 0.000128 1024 500 672 135168 11.1587 6.82803 90.1573 209.173 317.441 317.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1830 3.2e-05 4096 200 5344 591872 151.93 117.936 11336.7 3528.46 15135.2 15135.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1250 0.000256 1024 280 672 64512 4.60176 3.4119 41.4811 104.91 154.51 154.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1840 0.000128 1024 470 1344 135168 11.1625 6.83008 180.024 209.172 407.319 407.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1720 6.4e-05 4096 450 2464 268800 72.5796 55.5848 2355.43 1676.18 4159.89 4160
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1940 3.2e-05 1024 150 704 599040 41.8365 26.8823 375.765 837.637 1282.26 1282.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1760 0.000512 2048 440 736 33408 3.45293 33.4643 123.075 160.036 160.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 460 0.000512 2048 170 3232 9216 5.42099 3.44982 50.7342 104.77 164.476 164.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 810 3.2e-05 4096 200 1632 448512 330.173 142.875 2807.6 4277.45 7558.43 7558.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 810 0.000512 512 190 320 24576 1.54173 0.784832 4.13706 25.163 31.7555 31.8653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1970 0.000128 1024 500 672 132096 11.0686 6.8055 80.0157 206.825 304.849 304.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1830 3.2e-05 4096 200 5344 589824 152.014 118.059 10380.5 3533.87 14184.7 14184.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1250 0.000256 1024 280 672 62976 4.56291 3.37882 36.6062 103.741 148.39 148.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1840 0.000128 1024 470 1344 132096 11.0787 6.80038 159.491 206.829 384.333 384.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1720 6.4e-05 4096 450 2480 270464 72.5136 55.6219 2982.7 1676.37 4787.32 4787.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1940 3.2e-05 1024 150 680 602880 41.7587 26.8867 469.492 838.186 1376.46 1376.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1760 0.000512 2048 440 720 34144 3.47955 41.7997 124.642 169.965 170.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 460 0.000512 2048 170 3240 9984 5.41674 3.46902 69.6808 104.605 183.272 183.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 810 3.2e-05 4096 200 1640 451072 333.089 143.667 6408.7 4282.54 11168.3 11168.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 810 0.000512 512 190 320 27648 1.54733 0.83136 5.27949 26.2739 34.0589 34.1726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1970 0.000128 1024 500 680 135936 11.1617 6.8335 103.346 209.621 331.091 331.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1830 3.2e-05 4096 200 5320 592256 151.662 117.733 13015.2 3527.72 16812.6 16812.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1250 0.000256 1024 280 680 64384 4.61597 3.41443 48.0991 104.901 161.132 161.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1840 0.000128 1024 470 1360 136960 11.0814 6.83066 209.329 209.709 437.079 437.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1720 6.4e-05 4096 450 2480 270336 72.7541 55.6004 4748.93 1675.87 6553.27 6553.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1940 3.2e-05 1024 150 680 602624 41.7755 26.878 317.379 838.058 1224.22 1224.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1760 0.000512 2048 440 720 34112 3.47846 75.8415 125.186 204.55 204.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 460 0.000512 2048 170 3240 9984 5.41027 3.464 45.0004 105.829 159.801 159.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 810 3.2e-05 4096 200 1640 450560 334.228 143.783 6220.4 4303.83 11002.6 11002.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 810 0.000512 512 190 320 27648 1.56074 0.830944 3.57594 26.2998 32.3915 32.5007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1970 0.000128 1024 500 680 135680 11.1951 6.83418 91.5475 209.663 319.365 319.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1830 3.2e-05 4096 200 5320 592128 151.965 117.89 8378.78 3528.77 12177.6 12177.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1250 0.000256 1024 280 680 64000 4.63194 3.40582 84.8911 104.598 197.633 197.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1840 0.000128 1024 470 1360 136704 11.1145 6.83104 135.173 209.662 362.91 363.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1720 6.4e-05 4096 450 2480 270400 72.7407 55.7216 3380.04 1676.89 5185.5 5185.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1940 3.2e-05 1024 150 680 602880 41.8534 26.9516 531.047 838.998 1438.98 1439.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1760 0.000512 2048 440 720 34160 3.48534 47.4214 124.748 175.698 175.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 460 0.000512 2048 170 3240 9920 5.42515 3.46656 79.3944 104.611 192.993 193.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 810 3.2e-05 4096 200 1640 451200 333.658 144.042 6837.07 4288.43 11603.5 11603.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 810 0.000512 512 190 320 27520 1.55206 0.827104 5.95843 26.1734 34.6356 34.7443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1970 0.000128 1024 500 680 135680 11.2135 6.83981 116.116 209.776 344.073 344.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1830 3.2e-05 4096 200 5320 592320 152.376 118.028 14879.2 3537.33 18687.2 18687.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1250 0.000256 1024 280 680 64480 4.63296 3.4263 54.52 105.101 167.779 167.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1840 0.000128 1024 470 1360 136960 11.1438 6.844 238.924 209.777 466.813 466.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1720 6.4e-05 4096 450 2480 270400 72.5723 55.6913 2138.1 1675.93 3942.41 3942.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1940 3.2e-05 1024 150 680 602240 41.724 26.9435 340.275 838.033 1247.11 1247.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1760 0.000512 2048 440 720 34080 3.47274 30.3631 125.278 159.155 159.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 460 0.000512 2048 170 3240 9600 5.39584 3.45088 48.9916 104.217 162.154 162.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 810 3.2e-05 4096 200 1640 450560 333.479 143.984 6404.4 4285.77 11168 11168.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 810 0.000512 512 190 320 26880 1.54486 0.8176 3.82237 25.9604 32.2779 32.3863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1970 0.000128 1024 500 680 135680 11.1994 6.84646 74.5761 209.678 302.434 302.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1830 3.2e-05 4096 200 5320 592000 151.877 117.839 9391.69 3533.23 13194.9 13195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1250 0.000256 1024 280 680 64000 4.59795 3.41008 34.955 104.538 147.602 147.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1840 0.000128 1024 470 1360 136960 11.109 6.84378 152.464 209.68 380.227 380.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1720 6.4e-05 4096 450 2480 269760 72.7589 55.7228 1742.89 1673.77 3545.26 3545.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1940 3.2e-05 1024 150 680 601920 41.8678 26.9353 279.379 836.782 1185.1 1185.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1760 0.000512 2048 440 720 34080 3.4816 25.0749 123.122 151.724 151.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 460 0.000512 2048 170 3240 9600 5.45114 3.47238 40.676 104.712 154.414 154.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 810 3.2e-05 4096 200 1640 449280 335.095 144.117 7011.3 4284.32 11775.2 11775.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 810 0.000512 512 190 320 26880 1.55654 0.818752 3.34336 25.9788 31.8293 31.9468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1970 0.000128 1024 500 680 134400 11.2066 6.84442 60.8632 208.799 287.846 287.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1830 3.2e-05 4096 200 5320 591840 152.282 117.99 7659.42 3525.01 11454.9 11455.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1250 0.000256 1024 280 680 63840 4.63149 3.41798 28.5448 104.544 141.234 141.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1840 0.000128 1024 470 1360 136320 11.0771 6.84669 124.015 208.795 350.859 350.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1720 6.4e-05 4096 450 2480 270336 72.6012 55.681 3097.26 1677.45 4903.1 4903.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1940 3.2e-05 1024 150 680 602496 41.8178 26.9433 492.001 851.391 1412.29 1412.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1760 0.000512 2048 440 720 34128 3.47878 43.7575 124.598 171.879 171.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 460 0.000512 2048 170 3240 9984 5.42493 3.47514 73.4292 104.903 187.333 187.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 810 3.2e-05 4096 200 1640 450816 332.661 143.854 3727.57 4297.98 8502.41 8502.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 810 0.000512 512 190 320 27264 1.55539 0.825152 5.39082 26.2187 34.1164 34.2262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1970 0.000128 1024 500 680 135552 11.1684 6.83776 107.17 209.474 334.779 334.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1830 3.2e-05 4096 200 5320 592128 152.024 117.924 13605.8 3530.02 17406 17406.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1250 0.000256 1024 280 680 64320 4.61005 3.41414 49.8326 104.946 162.904 162.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1840 0.000128 1024 470 1360 136704 11.0868 6.85094 218.736 209.459 446.262 446.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1720 6.4e-05 4096 450 2480 269952 72.4498 55.6169 2015.83 1675.07 3819.08 3819.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1940 3.2e-05 1024 150 680 602112 41.673 26.8807 320.936 837.873 1227.49 1227.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1760 0.000512 2048 440 720 34080 3.47837 28.6944 124.164 156.38 156.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 460 0.000512 2048 170 3240 9600 5.40774 3.4561 46.6217 104.419 160.005 160.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 810 3.2e-05 4096 200 1640 450048 332.407 143.559 5518.43 4295.11 10289.9 10290.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 810 0.000512 512 190 320 26880 1.55242 0.817696 3.69776 25.9694 32.1622 32.2762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1970 0.000128 1024 500 680 135168 11.1758 6.83181 70.5352 209.325 297.996 298.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1830 3.2e-05 4096 200 5320 592128 151.683 117.812 8854.11 3527.34 12651.2 12651.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1250 0.000256 1024 280 680 64128 4.60592 3.40992 33.0552 104.798 145.967 146.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1840 0.000128 1024 470 1360 136704 11.0754 6.82643 143.455 209.323 370.807 370.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1720 6.4e-05 4096 450 2480 270144 72.5669 55.6626 1661.12 1675.35 3464.82 3464.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1940 3.2e-05 1024 150 680 601344 41.7706 26.9155 266.312 837.531 1172.66 1172.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1760 0.000512 2048 440 720 33984 3.47536 23.7117 124.048 151.278 151.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 460 0.000512 2048 170 3240 9216 5.40176 3.44211 36.6889 104.028 149.658 149.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 810 3.2e-05 4096 200 1640 449280 334.565 144.108 5456.53 4290.84 10226.4 10226.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 810 0.000512 512 190 320 26496 1.53981 0.80896 3.07139 25.7437 31.2903 31.3999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1970 0.000128 1024 500 680 134784 11.1536 6.85261 58.5992 208.893 285.627 285.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1830 3.2e-05 4096 200 5320 591552 151.951 117.913 7330.68 3527.01 11127.8 11128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1250 0.000256 1024 280 680 63936 4.60749 3.41197 27.5421 104.61 140.271 140.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1840 0.000128 1024 470 1360 135936 11.0891 6.8375 118.928 208.879 345.862 345.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1720 6.4e-05 4096 450 2480 270368 72.7349 55.7177 4404.16 1676.79 6209.52 6209.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1940 3.2e-05 1024 150 680 602560 41.8656 26.9454 711.284 838.545 1618.77 1618.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1760 0.000512 2048 440 720 34104 3.4673 63.2158 124.402 191.129 191.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 460 0.000512 2048 170 3240 9856 5.45334 3.47574 103.656 104.916 217.603 217.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 810 3.2e-05 4096 200 1640 450688 333.843 144.082 5319.32 4286.91 10084.5 10084.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 810 0.000512 512 190 320 27776 1.55965 0.83328 7.79114 26.3521 36.6666 36.7749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1970 0.000128 1024 500 680 135296 11.2067 6.8407 155.616 209.475 383.267 383.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1830 3.2e-05 4096 200 5320 592032 152.321 118.027 19216.7 3531.26 23018.6 23018.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1250 0.000256 1024 280 680 64288 4.6208 3.42067 72.7435 104.842 185.724 185.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1840 0.000128 1024 470 1360 136640 11.1191 7.18022 315.155 209.475 543.06 543.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1720 6.4e-05 4096 450 2480 270144 72.5731 55.6646 2776.25 1675.81 4580.42 4580.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1940 3.2e-05 1024 150 680 602112 41.7529 26.9186 444.212 837.867 1350.88 1351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1760 0.000512 2048 440 720 34048 3.47286 39.6274 124.513 167.655 167.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 460 0.000512 2048 170 3240 9408 5.38899 3.4143 62.3602 103.789 175.053 175.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 810 3.2e-05 4096 200 1640 449792 332.563 143.786 3322.23 4297.1 8096.02 8096.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 810 0.000512 512 190 320 26880 1.55376 0.8216 4.9768 26.0705 33.5507 33.6565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1970 0.000128 1024 500 680 135296 11.1827 6.836 97.2566 209.382 324.787 324.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1830 3.2e-05 4096 200 5320 591808 151.852 117.904 12123.8 3526.95 15920.8 15921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1250 0.000256 1024 280 680 64064 4.61117 3.41219 45.2961 104.844 158.265 158.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1840 0.000128 1024 470 1360 136192 11.1236 6.83622 196.645 209.383 424.118 424.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1720 6.4e-05 4096 450 2480 269472 72.8211 55.7378 2259.71 1674.82 4063.21 4063.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1940 3.2e-05 1024 150 680 600768 41.8794 26.9307 362.064 837.235 1268.24 1268.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1760 0.000512 2048 440 720 33936 3.45702 32.3434 124.69 160.532 160.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 460 0.000512 2048 170 3240 8736 5.40301 3.40339 46.9035 103.407 159.22 159.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 810 3.2e-05 4096 200 1640 448896 334.668 144.136 2719.51 4305.61 7504.25 7504.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 810 0.000512 512 190 320 25536 1.54915 0.799712 3.9839 25.5254 31.9844 32.0948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1970 0.000128 1024 500 680 134400 11.2625 6.84237 79.3414 209.605 307.177 307.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1830 3.2e-05 4096 200 5320 591360 152.462 118.045 9881.45 3529.89 13682.1 13682.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1250 0.000256 1024 280 680 63840 4.6353 3.43168 36.9799 105.073 150.218 150.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1840 0.000128 1024 470 1360 135744 11.1951 6.84237 160.355 209.598 388.12 388.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1720 6.4e-05 4096 450 2480 270336 72.5145 55.6196 4098.93 1676.93 5904.11 5904.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1940 3.2e-05 1024 150 680 602624 41.6925 26.8816 662.546 838.484 1569.73 1569.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1760 0.000512 2048 440 720 34112 3.48115 58.6461 125.44 187.609 187.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 460 0.000512 2048 170 3240 9984 5.41517 3.47136 97.3046 105.853 212.146 212.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 810 3.2e-05 4096 200 1640 450560 333.132 143.791 4905.6 4295.08 9677.92 9678.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 810 0.000512 512 190 320 27648 1.55667 0.830848 7.3959 26.3178 36.2273 36.3359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1970 0.000128 1024 500 680 135680 11.1827 6.83622 144.644 209.786 372.581 372.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1830 3.2e-05 4096 200 5320 592128 151.814 117.83 17880 3531.01 21680.9 21681.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1250 0.000256 1024 280 680 64000 4.60496 3.4064 67.2989 104.663 180.074 180.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1840 0.000128 1024 470 1360 136704 11.1108 6.84032 290.927 209.782 518.79 518.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1720 6.4e-05 4096 450 2480 270336 72.5612 55.6093 2638.79 1677.35 4444.43 4444.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1940 3.2e-05 1024 150 680 602112 41.7147 26.881 421.976 838.813 1329.51 1329.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1760 0.000512 2048 440 720 34048 3.4816 37.5202 125.387 166.431 166.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 460 0.000512 2048 170 3240 9728 5.4272 3.48819 60.2415 104.934 174.189 174.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 810 3.2e-05 4096 200 1640 450560 333.269 143.84 3173.08 4289.19 7939.71 7939.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 810 0.000512 512 190 320 27648 1.55933 0.832128 4.87632 26.3559 33.7508 33.8575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1970 0.000128 1024 500 680 135168 11.1507 6.82986 92.4123 209.206 319.727 319.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1830 3.2e-05 4096 200 5320 591872 151.852 117.821 11372.9 3530.62 15173.4 15173.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1250 0.000256 1024 280 680 64000 4.60579 3.40787 43.3586 104.756 156.225 156.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1840 0.000128 1024 470 1360 136192 11.0873 6.83008 183.032 209.202 410.282 410.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1720 6.4e-05 4096 450 2480 269568 72.5746 55.5968 2135.07 1673.56 3936.92 3937.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1940 3.2e-05 1024 150 680 600576 41.7718 26.8684 341.823 836.579 1247.18 1247.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1760 0.000512 2048 440 720 33984 3.47741 30.3595 124.131 158.013 158.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 460 0.000512 2048 170 3240 9216 5.38166 3.42221 47.1451 103.65 159.701 159.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 810 3.2e-05 4096 200 1640 448512 333.863 143.852 2553.05 4286.44 7317.56 7317.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 810 0.000512 512 190 320 26112 1.57795 0.816736 3.67856 26.0345 32.2367 32.3483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1970 0.000128 1024 500 680 133632 11.1804 6.83235 73.83 208.429 300.403 300.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1830 3.2e-05 4096 200 5320 591360 151.939 117.901 9275.99 3528.26 13074.3 13074.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1250 0.000256 1024 280 680 63744 4.60227 3.3993 35.2071 104.411 147.723 147.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1840 0.000128 1024 470 1360 135168 11.1025 6.82656 148.47 208.422 374.955 375.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1720 6.4e-05 4096 450 2480 270144 72.7106 55.7148 4207.75 1676.17 6012.46 6012.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1940 3.2e-05 1024 150 680 601920 41.8898 26.9532 674.364 838.138 1581.48 1581.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1760 0.000512 2048 440 720 34128 3.48272 59.9884 124.523 188.037 188.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 460 0.000512 2048 170 3240 9792 5.42858 3.46426 98.5598 104.682 212.235 212.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 810 3.2e-05 4096 200 1640 450432 333.675 144.071 5029.31 4305.8 9813.19 9813.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 810 0.000512 512 190 320 27072 1.55677 0.826688 7.48698 26.0984 36.0967 36.2065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1970 0.000128 1024 500 680 135360 11.2251 6.84634 146.996 209.71 374.905 375.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1830 3.2e-05 4096 200 5320 592128 152.367 117.986 18407.9 3528.49 22207 22207.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1250 0.000256 1024 280 680 64224 4.6407 3.4263 68.6869 104.975 181.836 181.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1840 0.000128 1024 470 1360 137088 11.0944 6.84429 300.446 209.716 528.226 528.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1720 6.4e-05 4096 450 2480 270144 72.5561 55.6614 2726.36 1675.21 4529.9 4530.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1940 3.2e-05 1024 150 680 601344 41.775 26.9161 435.915 837.423 1342.16 1342.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1760 0.000512 2048 440 720 33984 3.47539 38.9604 124.029 166.505 166.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 460 0.000512 2048 170 3240 9216 5.40282 3.44656 60.5631 104.017 173.529 173.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 810 3.2e-05 4096 200 1640 449280 346.629 144.148 3255.58 4319.12 8065.8 8066.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 810 0.000512 512 190 320 26496 1.54054 0.80896 4.86045 25.7437 33.0827 33.1914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1970 0.000128 1024 500 680 134784 11.1444 6.83418 95.2723 208.855 322.233 322.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1830 3.2e-05 4096 200 5320 591552 151.868 117.911 11906.1 3526.43 15702.5 15702.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1250 0.000256 1024 280 680 63936 4.60986 3.41018 44.51 104.593 157.221 157.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1840 0.000128 1024 470 1360 135936 11.0697 6.83283 192.962 217.152 428.149 428.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1720 6.4e-05 4096 450 2480 269568 72.7874 55.7179 2405.87 1674.44 4208.93 4209.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1940 3.2e-05 1024 150 680 601344 41.8621 26.9283 383.778 836.985 1289.69 1289.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1760 0.000512 2048 440 720 33912 3.46781 34.4166 124.998 162.926 162.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 460 0.000512 2048 170 3240 8640 5.3801 3.37606 50.5327 102.693 162.086 162.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 810 3.2e-05 4096 200 1640 445824 335.357 144.085 2861.58 4302.76 7644.11 7644.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 810 0.000512 512 190 320 25920 1.56838 0.80896 4.29075 25.798 32.5932 32.7007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1970 0.000128 1024 500 680 134784 11.2054 6.84531 84.267 209 311.45 311.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1830 3.2e-05 4096 200 5320 591840 152.504 118.181 10549.9 3529.49 14350.3 14350.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1250 0.000256 1024 280 680 63936 4.62093 3.41571 39.5014 104.716 152.357 152.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1840 0.000128 1024 470 1360 136512 11.0689 6.84064 171.127 209.007 398.172 398.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1720 6.4e-05 4096 450 2480 269568 72.509 55.6077 2147.87 1676.12 3952.22 3952.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1940 3.2e-05 1024 150 680 601344 41.668 26.8819 342.533 837.727 1248.95 1249.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1760 0.000512 2048 440 720 33696 3.45635 30.28 123.311 157.092 157.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 460 0.000512 2048 170 3240 8064 5.39069 3.38419 41.632 102.872 153.381 153.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 810 3.2e-05 4096 200 1640 446976 333.331 143.643 2566.44 4279.02 7322.78 7323.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 810 0.000512 512 190 320 25344 1.51437 0.780288 3.93904 25.0726 31.4366 31.5433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1970 0.000128 1024 500 680 133632 11.0525 6.82368 74.9208 207.525 300.452 300.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1830 3.2e-05 4096 200 5320 590976 152.007 118.025 9462.54 3533.25 13266 13266.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1250 0.000256 1024 280 680 63360 4.57098 3.38957 35.4323 104.033 147.527 147.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1840 0.000128 1024 470 1360 133632 11.0541 6.81251 150.212 207.527 375.736 375.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1720 6.4e-05 4096 450 2480 270400 72.5746 55.6769 3950.94 1675.33 5754.65 5754.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1940 3.2e-05 1024 150 680 602240 41.7215 26.923 628.919 837.739 1535.44 1535.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1760 0.000512 2048 440 720 34080 3.47546 56.0456 125.239 184.806 184.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 460 0.000512 2048 170 3240 9600 5.40019 3.44064 90.5943 104.18 203.715 203.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 810 3.2e-05 4096 200 1640 450560 333.161 143.99 4722.83 4284.25 9484.58 9484.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 810 0.000512 512 190 320 26880 1.54973 0.819264 6.9439 25.9565 35.3986 35.5083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1970 0.000128 1024 500 680 135680 11.186 6.84442 137.525 211.966 367.651 367.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1830 3.2e-05 4096 200 5320 592000 151.795 117.827 17257 3525.65 21052.5 21052.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1250 0.000256 1024 280 680 64000 4.60358 3.40982 64.0177 104.497 176.631 176.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1840 0.000128 1024 470 1360 136960 11.1163 6.83843 279.668 209.606 507.361 507.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1720 6.4e-05 4096 450 2480 270080 72.4977 55.6012 2707.9 1677.63 4513.75 4513.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1940 3.2e-05 1024 150 680 601600 41.6954 26.8902 429.926 838.596 1337.24 1337.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1760 0.000512 2048 440 720 33920 3.4631 38.3058 124.084 165.898 165.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 460 0.000512 2048 170 3240 8960 5.38038 3.4096 57.1629 103.648 169.704 169.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 810 3.2e-05 4096 200 1640 450560 332.638 143.804 3237.52 4289.61 8003.9 8004.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 810 0.000512 512 190 320 26880 1.54922 0.819296 4.88915 26.0345 33.4178 33.5282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1970 0.000128 1024 500 680 134400 11.0865 6.82035 93.6674 208.215 319.918 320.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1830 3.2e-05 4096 200 5320 592000 151.873 117.839 11865.3 3530.31 15665.6 15665.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1250 0.000256 1024 280 680 63360 4.58726 3.39482 43.6626 104.288 156.032 156.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1840 0.000128 1024 470 1360 135680 10.9973 6.84646 189.834 208.215 416.019 416.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1720 6.4e-05 4096 450 2480 269760 72.5586 55.687 2256.51 1676.24 4061.11 4061.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1940 3.2e-05 1024 150 680 600960 41.7915 26.9145 360.229 837.863 1266.93 1267.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1760 0.000512 2048 440 720 33840 3.46931 32.1412 123.609 159.259 159.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 460 0.000512 2048 170 3240 8640 5.40429 3.42074 47.0353 103.856 159.815 159.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 810 3.2e-05 4096 200 1640 445440 334.998 144.03 2676.95 4292.56 7448.88 7449.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 810 0.000512 512 190 320 26880 1.56042 0.824448 4.31846 26.0956 32.9245 33.0377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1970 0.000128 1024 500 680 134400 11.197 6.84029 78.9825 209.189 306.336 306.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1830 3.2e-05 4096 200 5320 591360 151.906 117.853 9920.03 3527.56 13717.6 13717.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1250 0.000256 1024 280 680 63360 4.61885 3.41462 36.6164 104.821 149.571 149.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1840 0.000128 1024 470 1360 136320 11.0752 6.84237 160.771 209.185 388.006 388.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1720 6.4e-05 4096 450 2480 268800 72.4724 55.5457 2261.08 1671.7 4060.91 4061.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1940 3.2e-05 1024 150 680 601600 41.7137 26.8843 350.286 838.916 1257.93 1258.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1760 0.000512 2048 440 720 33600 3.45088 31.6075 123.225 158.327 158.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 460 0.000512 2048 170 3240 8960 5.41242 3.43706 45.5964 104.084 158.631 158.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 810 3.2e-05 4096 200 1640 450560 333.444 143.826 2721.02 4295.18 7493.81 7494.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 810 0.000512 512 190 320 25600 1.5935 0.822976 4.14243 26.1489 32.8368 32.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1970 0.000128 1024 500 680 133120 10.9919 6.80186 77.0316 206.741 301.694 301.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1830 3.2e-05 4096 200 5320 591360 152.187 118.132 9942.21 3540.51 13753.3 13753.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1250 0.000256 1024 280 680 62720 4.56474 3.37498 35.7848 103.654 147.476 147.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1840 0.000128 1024 470 1360 133120 10.9975 6.79363 153.843 206.731 378.498 378.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1720 6.4e-05 4096 450 2480 269952 72.4604 55.6192 3759.55 1675.14 5562.89 5562.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1940 3.2e-05 1024 150 680 602112 41.6836 26.8773 587.051 838.236 1493.98 1494.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1760 0.000512 2048 440 720 34080 3.4816 52.9372 125.297 181.758 181.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 460 0.000512 2048 170 3240 9600 5.3951 3.45712 85.7608 104.422 199.138 199.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 810 3.2e-05 4096 200 1640 450048 331.843 143.586 4499.81 4295.86 9271.43 9271.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 810 0.000512 512 190 320 26880 1.54672 0.818112 6.76614 25.9709 35.231 35.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1970 0.000128 1024 500 680 135168 11.166 6.82803 128.493 209.332 355.943 356.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1830 3.2e-05 4096 200 5320 592128 151.702 117.807 16489.4 3527.37 20286.5 20286.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1250 0.000256 1024 280 680 64128 4.60646 3.41171 60.6568 104.804 173.577 173.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1840 0.000128 1024 470 1360 136704 11.0647 6.83021 261.155 209.456 488.635 488.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1720 6.4e-05 4096 450 2480 269568 72.5466 55.6134 2657.07 1673.15 4458.5 4458.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1940 3.2e-05 1024 150 680 600576 41.7782 26.9049 423.223 836.366 1328.4 1328.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1760 0.000512 2048 440 720 33984 3.47757 37.7876 125.158 166.467 166.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 460 0.000512 2048 170 3240 9216 5.3841 3.41501 59.0322 103.617 171.551 171.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 810 3.2e-05 4096 200 1640 448512 333.726 143.858 3173.19 4301.55 7952.65 7952.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 810 0.000512 512 190 320 26112 1.58067 0.821568 4.47302 26.024 33.0332 33.1397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1970 0.000128 1024 500 680 133632 11.2048 6.82608 91.6051 208.382 318.146 318.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1830 3.2e-05 4096 200 5320 591360 151.918 117.855 11631.3 3527.41 15428.8 15428.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1250 0.000256 1024 280 680 63744 4.60285 3.40787 43.5085 104.384 156.003 156.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1840 0.000128 1024 470 1360 135168 11.0944 6.82394 186.391 208.377 412.812 412.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1720 6.4e-05 4096 450 2480 269568 72.5189 55.618 2182.94 1677.65 3988.84 3988.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1940 3.2e-05 1024 150 680 601344 41.6859 26.8775 348.951 838.827 1256.47 1256.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1760 0.000512 2048 440 720 33696 3.45341 30.9032 123.433 157.834 157.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 460 0.000512 2048 170 3240 8064 5.38314 3.37747 42.2753 102.965 154.1 154.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 810 3.2e-05 4096 200 1640 446976 333.386 143.645 2606.02 4302.06 7385.44 7385.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 810 0.000512 512 190 320 25344 1.50976 0.781024 3.94346 25.0908 31.457 31.5699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1970 0.000128 1024 500 680 133632 11.0696 6.81805 75.8048 207.719 301.536 301.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1830 3.2e-05 4096 200 5320 590976 152.06 118.035 9591.48 3534.59 13396.4 13396.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1250 0.000256 1024 280 680 63360 4.57011 3.38666 35.9649 104.277 148.297 148.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1840 0.000128 1024 470 1360 133632 11.0676 6.81466 152.218 207.717 377.947 378.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1720 6.4e-05 4096 450 2480 268800 72.5787 55.6035 2036.84 1674.95 3840.08 3840.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1940 3.2e-05 1024 150 680 599040 41.8501 26.8678 326.226 836.936 1232.01 1232.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1760 0.000512 2048 440 720 33792 3.47517 29.6652 123.728 156.908 156.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 460 0.000512 2048 170 3240 9216 5.41142 3.44838 46.7102 104.174 159.844 159.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 810 3.2e-05 4096 200 1640 442368 335.909 143.852 2414.19 4306.79 7201.07 7201.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 810 0.000512 512 190 320 24576 1.54118 0.782336 3.71654 25.1409 31.3065 31.4161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1970 0.000128 1024 500 680 132096 11.0566 6.79936 70.2063 206.655 294.842 294.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1830 3.2e-05 4096 200 5320 589824 152.012 118.076 8909.13 3530.8 12710.2 12710.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1250 0.000256 1024 280 680 62976 4.55885 3.37306 33.4271 103.653 145.114 145.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1840 0.000128 1024 470 1360 132096 11.082 6.80166 141.119 206.656 365.79 365.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1720 6.4e-05 4096 450 2480 270400 72.9585 55.7527 3872.97 1677.94 5679.75 5679.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1940 3.2e-05 1024 150 680 602400 41.9361 26.9862 619.218 838.983 1527.26 1527.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1760 0.000512 2048 440 720 34100 3.48339 55.2292 124.413 183.171 183.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 460 0.000512 2048 170 3240 9600 5.43555 3.46845 89.004 104.57 202.577 202.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 810 3.2e-05 4096 200 1640 449600 334.452 144.243 4618.91 4306.25 9404.19 9404.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 810 0.000512 512 190 320 27200 1.55347 0.817344 6.64323 26 35.1418 35.2569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1970 0.000128 1024 500 680 135200 11.2507 6.85302 134.622 209.658 362.512 362.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1830 3.2e-05 4096 200 5320 592000 152.859 118.264 16942.4 3531.71 20745.5 20745.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1250 0.000256 1024 280 680 64400 4.63277 3.42019 63.5106 104.966 176.629 176.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1840 0.000128 1024 470 1360 136800 11.1593 6.85059 275.855 209.657 503.655 503.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1720 6.4e-05 4096 450 2480 269600 72.8292 55.7179 2626.16 1674.43 4429.25 4429.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1940 3.2e-05 1024 150 680 601600 41.8901 26.9337 420.426 837.078 1326.46 1326.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1760 0.000512 2048 440 720 34000 3.48368 37.1855 124.222 164.933 164.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 460 0.000512 2048 170 3240 8800 5.41917 3.42016 56.1165 103.653 168.706 168.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 810 3.2e-05 4096 200 1640 448000 335.505 144.367 3133.02 4292.76 7906 7906.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 810 0.000512 512 190 320 27200 1.55398 0.821248 4.62269 26.0355 33.1644 33.2698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1970 0.000128 1024 500 680 134400 11.2032 6.84032 91.4023 208.497 318.078 318.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1830 3.2e-05 4096 200 5320 592000 152.638 118.212 11494.9 3528.92 15294.9 15295.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1250 0.000256 1024 280 680 64000 4.61651 3.41466 42.9302 104.448 155.511 155.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1840 0.000128 1024 470 1360 136000 11.0802 6.84061 185.61 208.501 412.163 412.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1720 6.4e-05 4096 450 2480 270000 72.9153 55.7703 2347.29 1676.75 4152.84 4152.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1940 3.2e-05 1024 150 680 600000 41.9786 26.9615 362.456 838.03 1269.56 1269.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1760 0.000512 2048 440 720 33900 3.4775 32.3495 123.928 159.797 159.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 460 0.000512 2048 170 3240 8400 5.45219 3.43859 45.7724 104.03 158.795 158.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 810 3.2e-05 4096 200 1640 446400 337.508 144.656 2786.75 4316.88 7586.12 7586.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 810 0.000512 512 190 320 26400 1.57949 0.827392 4.30176 26.1329 32.9681 33.0789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1970 0.000128 1024 500 680 132000 11.1272 6.8216 78.6757 206.7 303.455 303.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1830 3.2e-05 4096 200 5320 590400 152.908 118.274 10317.1 3533.76 14122.2 14122.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1250 0.000256 1024 280 680 62400 4.6015 3.38534 36.6367 103.626 148.348 148.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1840 0.000128 1024 470 1360 134400 10.9943 6.82285 159.72 206.711 384.377 384.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1720 6.4e-05 4096 450 2480 268800 72.659 55.6839 2082.59 1676.93 3887.98 3888.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1940 3.2e-05 1024 150 680 601600 41.7547 26.9123 334.808 837.992 1241.6 1241.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1760 0.000512 2048 440 720 33600 3.46266 30.2079 124.998 158.712 158.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 460 0.000512 2048 170 3240 8000 5.45878 3.4465 42.1198 104.282 155.407 155.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 810 3.2e-05 4096 200 1640 441600 336.554 144.2 2467.8 4316.62 7265.5 7265.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 810 0.000512 512 190 320 25600 1.59722 0.829728 3.97882 26.1919 32.7258 32.8401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1970 0.000128 1024 500 680 131200 11.155 6.81562 71.9207 206.796 296.818 296.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1830 3.2e-05 4096 200 5320 590400 152.318 118.168 9143.72 3534.17 12948.6 12948.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1250 0.000256 1024 280 680 62400 4.58426 3.38125 33.9919 103.737 145.795 145.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1840 0.000128 1024 470 1360 134400 10.9553 6.81264 147.491 206.805 372.19 372.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1720 6.4e-05 4096 450 2496 269824 72.5134 55.5935 3238.33 1677.52 5044.08 5044.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1940 3.2e-05 1024 150 720 600320 41.7438 26.8903 529.137 838.899 1436.81 1436.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1760 0.000512 2048 440 720 34144 3.47654 44.9794 125.477 173.975 174.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 460 0.000512 2048 170 3264 9856 5.40717 3.4664 74.4163 104.675 188.068 188.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 810 3.2e-05 4096 200 1632 448000 335.158 144.163 7176.7 4301.98 11958.3 11958.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 810 0.000512 512 190 336 26624 1.58061 0.833536 5.75504 26.2921 34.5859 34.7037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1970 0.000128 1024 500 672 136704 11.0914 6.83261 111.627 209.76 339.441 339.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1830 3.2e-05 4096 200 5328 592512 151.638 117.744 14011.3 3528.78 17809.7 17809.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1250 0.000256 1024 280 672 64640 4.60221 3.41763 51.5362 105.063 164.718 164.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1840 0.000128 1024 470 1344 136704 11.099 6.83306 222.653 209.764 450.483 450.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1720 6.4e-05 4096 450 2496 269568 72.7453 55.6194 5467.75 1675.85 7272.08 7272.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1940 3.2e-05 1024 150 720 600064 41.7961 26.8798 344.501 838.77 1252.08 1252.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1760 0.000512 2048 440 720 34112 3.4761 29.6181 125.559 158.697 158.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 460 0.000512 2048 170 3264 9728 5.42301 3.46803 48.1698 104.692 161.855 161.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 810 3.2e-05 4096 200 1632 447488 336.395 144.254 6985.47 4320.57 11787 11787.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 810 0.000512 512 190 336 26624 1.57984 0.829696 3.99338 26.2979 32.8291 32.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1970 0.000128 1024 500 672 136704 11.1099 6.8336 72.6645 209.658 300.396 300.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1830 3.2e-05 4096 200 5328 592384 152.015 117.862 8926.07 3532.27 12728.4 12728.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1250 0.000256 1024 280 672 64256 4.59046 3.40803 33.7948 104.6 146.5 146.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1840 0.000128 1024 470 1344 136704 11.1164 6.83008 145.47 209.66 373.208 373.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1720 6.4e-05 4096 450 2496 269568 72.5946 55.6052 5392.29 1676.68 7197.29 7197.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1940 3.2e-05 1024 150 720 599808 41.7974 26.9432 304.313 838.411 1211.61 1211.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1760 0.000512 2048 440 720 34080 3.48106 83.4567 125.578 212.559 212.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 460 0.000512 2048 170 3264 9600 5.40915 3.45184 39.3725 104.516 152.85 152.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 810 3.2e-05 4096 200 1632 446976 335.026 144.023 7197.24 4300.02 11976.7 11976.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 810 0.000512 512 190 336 26112 1.56963 0.8176 3.22659 25.9977 31.7397 31.8524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1970 0.000128 1024 500 672 135936 11.1472 6.83008 198.439 209.527 426.073 426.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1830 3.2e-05 4096 200 5328 592128 151.864 117.875 7383.39 3530.56 11183.9 11184.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1250 0.000256 1024 280 672 64512 4.60762 3.40787 92.2765 104.899 205.292 205.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1840 0.000128 1024 470 1344 135936 11.1276 6.82813 119.199 209.531 346.817 346.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1720 6.4e-05 4096 450 2496 269600 72.8553 55.7353 3105.02 1676.87 4910.59 4910.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1940 3.2e-05 1024 150 720 600320 41.9274 26.9578 515.64 838.987 1423.65 1423.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1760 0.000512 2048 440 720 34160 3.48189 43.6058 125.96 173.091 173.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 460 0.000512 2048 170 3264 9760 5.42227 3.46653 72.4092 104.612 186.01 186.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 810 3.2e-05 4096 200 1632 448000 336.685 144.499 5994.18 4320.57 10796.3 10796.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 810 0.000512 512 190 336 26560 1.57504 0.825344 5.5441 26.1722 34.2427 34.3535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1970 0.000128 1024 500 672 136640 11.1601 6.84509 106.756 209.774 334.668 334.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1830 3.2e-05 4096 200 5328 592480 152.691 118.075 13557.6 3546.07 17374.7 17374.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1250 0.000256 1024 280 672 64640 4.62541 3.42947 49.7148 104.98 162.851 162.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1840 0.000128 1024 470 1344 136640 11.1652 6.84237 216.99 209.776 444.901 445.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1720 6.4e-05 4096 450 2496 269440 72.6188 55.6831 2029.07 1675.82 3833.31 3833.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1940 3.2e-05 1024 150 720 599680 41.844 26.9189 336.986 837.78 1243.66 1243.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1760 0.000512 2048 440 720 34080 3.47773 28.6413 125.259 157.42 157.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 460 0.000512 2048 170 3264 9600 5.39994 3.44858 47.0558 104.202 160.206 160.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 810 3.2e-05 4096 200 1632 448000 335.754 144.297 5577.68 4300.82 10358.9 10359.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 810 0.000512 512 190 336 26240 1.56413 0.817248 3.73174 25.96 32.2028 32.3154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1970 0.000128 1024 500 672 136320 11.1476 6.83776 70.195 209.652 297.96 298.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1830 3.2e-05 4096 200 5328 592000 152.101 117.939 8827.78 3526.78 12624.8 12625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1250 0.000256 1024 280 672 64320 4.58518 3.40797 32.7941 104.521 145.407 145.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1840 0.000128 1024 470 1344 136320 11.1411 6.84125 141.964 209.655 369.73 369.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1720 6.4e-05 4096 450 2496 269280 72.8247 55.7571 1661.87 1674.19 3464.76 3464.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1940 3.2e-05 1024 150 720 599040 41.986 26.9373 278.304 836.988 1184.35 1184.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1760 0.000512 2048 440 720 34080 3.48381 23.638 124.197 151.362 151.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 460 0.000512 2048 170 3264 9600 5.43968 3.47034 38.8268 104.737 152.576 152.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 810 3.2e-05 4096 200 1632 447360 336.815 144.394 5563.78 4295.87 10341.2 10341.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 810 0.000512 512 190 336 25920 1.58054 0.81872 3.18246 25.9866 31.6938 31.7955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1970 0.000128 1024 500 672 135360 11.1423 6.84106 58.1654 208.843 285.118 285.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1830 3.2e-05 4096 200 5328 591840 152.532 118.014 7273.12 3526.04 11069.9 11070.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1250 0.000256 1024 280 672 64320 4.61027 3.41296 27.2941 104.573 139.986 140.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1840 0.000128 1024 470 1344 135360 11.1471 6.84275 117.184 209.02 344.321 344.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1720 6.4e-05 4096 450 2496 269760 72.624 55.6728 4296.8 1676.09 6101.31 6101.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1940 3.2e-05 1024 150 720 600192 41.8298 26.9291 728.569 838.142 1635.61 1635.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1760 0.000512 2048 440 720 34128 3.47546 60.9485 125.32 189.788 189.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 460 0.000512 2048 170 3264 9792 5.42304 3.47341 100.89 104.814 214.703 214.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 810 3.2e-05 4096 200 1632 447744 334.986 144.26 5054.71 4315.49 9849.79 9850.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 810 0.000512 512 190 336 26496 1.57894 0.827296 7.75962 26.1979 36.4931 36.6023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1970 0.000128 1024 500 672 136320 11.0974 6.83926 150.442 209.295 377.804 377.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1830 3.2e-05 4096 200 5328 592320 151.954 117.9 18663 3526.22 22459.2 22459.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1250 0.000256 1024 280 672 64512 4.60506 3.41402 70.4243 104.807 183.352 183.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1840 0.000128 1024 470 1344 136320 11.1101 6.83814 304.711 209.291 532.082 532.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1720 6.4e-05 4096 450 2496 269568 72.4927 55.6 2713.98 1676.59 4518.78 4518.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1940 3.2e-05 1024 150 720 599808 41.7914 26.8808 454.899 838.218 1361.92 1362.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1760 0.000512 2048 440 720 34080 3.47878 38.5659 125.321 167.408 167.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 460 0.000512 2048 170 3264 9600 5.40118 3.45331 62.473 104.508 175.941 176.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 810 3.2e-05 4096 200 1632 446976 334.413 144.029 3171.67 4313.38 7963.82 7964.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 810 0.000512 512 190 336 26112 1.5671 0.8176 4.76403 25.9898 33.2653 33.3748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1970 0.000128 1024 500 672 135936 11.1156 6.82835 94.0829 209.519 321.673 321.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1830 3.2e-05 4096 200 5328 592128 151.812 117.893 11778 3530.38 15578.3 15578.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1250 0.000256 1024 280 672 64512 4.59258 3.41034 44.0083 104.894 157.009 157.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1840 0.000128 1024 470 1344 135936 11.1194 6.83558 189.923 209.521 417.528 417.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1720 6.4e-05 4096 450 2496 269568 72.5948 55.6524 2188.51 1676.47 3993.33 3993.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1940 3.2e-05 1024 150 720 599040 41.8836 26.9148 367.924 838.102 1274.96 1275.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1760 0.000512 2048 440 720 33984 3.47136 31.2986 123.722 158.533 158.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 460 0.000512 2048 170 3264 9216 5.40262 3.444 48.2049 104.099 161.249 161.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 810 3.2e-05 4096 200 1632 446976 336.127 144.42 7851.45 4323.63 12656 12656.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 810 0.000512 512 190 336 25344 1.57795 0.807488 3.96742 25.8473 32.3282 32.4395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1970 0.000128 1024 500 672 135936 11.0862 6.83542 76.4354 209.017 303.5 303.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1830 3.2e-05 4096 200 5328 591552 152.03 117.947 9531.9 3529.03 13331.1 13331.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1250 0.000256 1024 280 672 63936 4.61158 3.40992 35.5874 104.675 148.384 148.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1840 0.000128 1024 470 1344 135936 11.0747 6.83232 154.419 209.013 381.467 381.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1720 6.4e-05 4096 450 2496 268800 72.6033 55.6044 1843.36 1675.1 3646.79 3646.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1940 3.2e-05 1024 150 720 599040 41.8078 26.8645 311.024 837.355 1217.18 1217.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1760 0.000512 2048 440 720 33984 3.48134 26.4883 123.825 153.837 153.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 460 0.000512 2048 170 3264 9216 5.38483 3.41574 40.8794 103.738 153.52 153.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 810 3.2e-05 4096 200 1632 445440 336.514 144.261 7752.04 4325.11 12558.3 12558.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 810 0.000512 512 190 336 26112 1.57949 0.82016 3.4633 26.0597 32.0487 32.1591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1970 0.000128 1024 500 672 135168 11.0944 6.83046 64.2379 208.624 290.918 291.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1830 3.2e-05 4096 200 5328 591360 152.015 117.846 8035.27 3531.51 11836.9 11837.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1250 0.000256 1024 280 672 63744 4.58995 3.40182 29.9186 104.505 142.512 142.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1840 0.000128 1024 470 1344 135168 11.0984 6.82963 129.771 208.624 356.455 356.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1720 6.4e-05 4096 450 2496 269472 72.8253 55.7096 3977.12 1675.2 5780.98 5781.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1940 3.2e-05 1024 150 720 599872 41.9852 26.9477 674.135 837.688 1580.9 1581.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1760 0.000512 2048 440 720 34104 3.48042 56.5686 123.083 183.176 183.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 460 0.000512 2048 170 3264 9856 5.44755 3.48272 94.0903 104.825 207.946 208.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 810 3.2e-05 4096 200 1632 448000 335.823 144.474 4674.3 4297.25 9452.19 9452.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 810 0.000512 512 190 336 26432 1.59075 0.832032 7.20349 26.3307 36.0841 36.1964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1970 0.000128 1024 500 672 136192 11.1594 6.84515 139.267 209.276 366.678 366.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1830 3.2e-05 4096 200 5328 592256 152.368 118.023 17226.4 3531.91 21028.9 21029.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1250 0.000256 1024 280 672 64512 4.61373 3.41811 65.1653 104.741 178.041 178.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1840 0.000128 1024 470 1344 136192 11.1497 6.84237 281.891 209.276 509.285 509.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1720 6.4e-05 4096 450 2496 269248 72.6723 55.6631 2530.93 1675.5 4334.88 4334.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1940 3.2e-05 1024 150 720 599424 41.891 26.9244 426.027 837.692 1332.67 1332.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1760 0.000512 2048 440 720 34048 3.47338 36.1808 124.134 163.83 163.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 460 0.000512 2048 170 3264 9408 5.38 3.42016 57.3527 103.774 170.027 170.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 810 3.2e-05 4096 200 1632 446208 336.126 144.346 2979.52 4317.21 7777.53 7777.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 810 0.000512 512 190 336 25984 1.57866 0.819904 4.70582 26.0682 33.2989 33.4093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1970 0.000128 1024 500 672 136192 11.1221 6.83731 88.4211 209.348 315.857 315.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1830 3.2e-05 4096 200 5328 591808 152.109 117.935 10928.6 3526.32 14725.2 14725.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1250 0.000256 1024 280 672 64512 4.60534 3.40992 41.4916 104.818 154.425 154.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1840 0.000128 1024 470 1344 136192 11.1282 6.83226 177.833 209.351 405.272 405.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1720 6.4e-05 4096 450 2496 268800 72.8765 55.7609 2073.65 1673.04 3875.44 3875.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1940 3.2e-05 1024 150 720 598080 41.9823 26.9271 347.133 836.344 1252.51 1252.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1760 0.000512 2048 440 720 33936 3.46563 29.4772 124.578 157.562 157.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 460 0.000512 2048 170 3264 8736 5.40986 3.40992 43.077 103.299 155.293 155.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 810 3.2e-05 4096 200 1632 446208 336.562 144.55 2450.36 4297.54 7229.32 7229.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 810 0.000512 512 190 336 24192 1.57696 0.79872 3.7168 25.4952 31.7138 31.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1970 0.000128 1024 500 672 135744 11.1988 6.84557 72.238 211.321 301.731 301.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1830 3.2e-05 4096 200 5328 591360 152.554 118.084 8993.58 3526.15 12790.6 12790.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1250 0.000256 1024 280 672 64512 4.63501 3.42426 34.1148 104.869 147.141 147.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1840 0.000128 1024 470 1344 135744 11.1948 6.84576 145.419 209.38 372.969 373.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1720 6.4e-05 4096 450 2496 268800 72.5069 55.6093 1874.74 1675.27 3678.24 3678.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1940 3.2e-05 1024 150 720 598528 41.8295 26.8675 314.115 837.392 1220.34 1220.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1760 0.000512 2048 440 720 33824 3.46381 26.923 123.446 153.878 153.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 460 0.000512 2048 170 3264 8960 5.41123 3.44166 40.0749 104.17 153.2 153.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 810 3.2e-05 4096 200 1632 444416 336.696 144.461 6815.31 4330.8 11627.6 11627.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 810 0.000512 512 190 336 25088 1.55658 0.800768 3.64192 25.5672 31.6951 31.8013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1970 0.000128 1024 500 672 136192 11.1113 6.83606 66.3691 209.694 294.139 294.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1830 3.2e-05 4096 200 5328 591360 151.846 117.954 8127.59 3533.27 11930.9 11931.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1250 0.000256 1024 280 672 63616 4.5473 3.38125 30.8414 103.871 142.74 142.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1840 0.000128 1024 470 1344 136192 11.1026 6.84016 132.261 209.697 360.033 360.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1720 6.4e-05 4096 450 2496 269568 72.5958 55.6066 3868.81 1675.85 5672.97 5673.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1940 3.2e-05 1024 150 720 600064 41.7941 26.88 649.947 838.027 1556.78 1556.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1760 0.000512 2048 440 720 34112 3.47837 54.8974 125.495 183.915 183.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 460 0.000512 2048 170 3264 9728 5.42202 3.46931 88.8828 104.692 202.568 202.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 810 3.2e-05 4096 200 1632 447488 335.816 144.239 4539.89 4302.07 9322.35 9322.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 810 0.000512 512 190 336 26624 1.57965 0.829952 7.12221 26.2965 35.9572 36.0673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1970 0.000128 1024 500 672 136704 11.1059 6.83165 135.047 209.666 362.784 362.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1830 3.2e-05 4096 200 5328 592384 151.916 117.842 16705.1 3541.91 20517 20517.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1250 0.000256 1024 280 672 64256 4.58813 3.40742 62.7504 104.601 175.451 175.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1840 0.000128 1024 470 1344 136704 11.109 6.83254 272.293 209.661 500.028 500.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1720 6.4e-05 4096 450 2496 269312 72.6379 55.6121 2510.88 1677.52 4316.76 4316.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1940 3.2e-05 1024 150 720 600064 41.7829 26.8894 420.211 838.655 1327.67 1327.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1760 0.000512 2048 440 720 34048 3.47898 35.6925 124.347 163.561 163.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 460 0.000512 2048 170 3264 9728 5.43885 3.4857 57.0736 104.943 171.044 171.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 810 3.2e-05 4096 200 1632 446464 336.734 144.419 2945.17 4311.75 7738.42 7738.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 810 0.000512 512 190 336 26624 1.58381 0.833472 4.74176 26.3615 33.6558 33.7674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1970 0.000128 1024 500 672 136192 11.0696 6.82515 87.1671 209.229 314.419 314.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1830 3.2e-05 4096 200 5328 591872 151.991 117.894 10785.5 3531.01 14586.6 14586.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1250 0.000256 1024 280 672 64000 4.60643 3.41123 40.6056 104.77 153.494 153.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1840 0.000128 1024 470 1344 136192 11.071 6.83059 174.356 209.228 401.617 401.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1720 6.4e-05 4096 450 2496 268800 72.6142 55.6119 2099.37 1675.14 3902.85 3902.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1940 3.2e-05 1024 150 720 599040 41.8028 26.8623 352.259 837.37 1258.42 1258.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1760 0.000512 2048 440 720 33984 3.48282 30.3733 124.895 158.79 158.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 460 0.000512 2048 170 3264 9216 5.38067 3.41606 44.7961 103.744 157.437 157.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 810 3.2e-05 4096 200 1632 445440 336.509 144.276 2475.12 4326.13 7282.36 7282.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 810 0.000512 512 190 336 26112 1.57533 0.818016 3.8953 26.0626 32.4773 32.5919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1970 0.000128 1024 500 672 135168 11.0948 6.82803 72.9991 208.625 299.668 299.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1830 3.2e-05 4096 200 5328 591360 152 117.879 9016.74 3531.62 12818.4 12818.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1250 0.000256 1024 280 672 63744 4.60563 3.40541 34.2515 104.511 146.872 146.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1840 0.000128 1024 470 1344 135168 11.0986 6.82803 143.645 208.626 370.324 370.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1720 6.4e-05 4096 450 2496 268288 72.5259 55.5757 1847.01 1671.11 3646.34 3646.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1940 3.2e-05 1024 150 720 600064 41.7557 26.8877 309.82 838.011 1216.61 1216.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1760 0.000512 2048 440 720 33792 3.45907 26.7306 123.497 153.73 153.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 460 0.000512 2048 170 3264 8192 5.37043 3.36486 35.2117 102.434 146.481 146.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 810 3.2e-05 4096 200 1632 442368 337.259 144.42 2165.14 4309.73 6956.88 6957.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 810 0.000512 512 190 336 24576 1.53363 0.780224 3.5688 25.0464 31.0551 31.1676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1970 0.000128 1024 500 672 135168 11.1658 6.83184 64.1916 209.195 291.516 291.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1830 3.2e-05 4096 200 5328 591872 152.007 117.956 7952.87 3528.86 11751.9 11752.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1250 0.000256 1024 280 672 63488 4.61178 3.40986 30.0791 104.835 143.037 143.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1840 0.000128 1024 470 1344 135168 11.1703 6.82915 126.41 209.192 353.73 353.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1720 6.4e-05 4096 450 2496 269568 72.8355 55.7218 3826.5 1676.39 5631.57 5631.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1940 3.2e-05 1024 150 720 599616 41.975 26.9455 628.501 838.257 1535.82 1535.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1760 0.000512 2048 440 720 34128 3.48746 53.7173 125.378 182.626 182.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 460 0.000512 2048 170 3264 9792 5.42595 3.46522 89.164 104.699 202.857 202.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 810 3.2e-05 4096 200 1632 446976 336.873 144.535 4469.44 4305.36 9256.54 9256.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 810 0.000512 512 190 336 25920 1.58237 0.82224 6.85146 26.1045 35.4864 35.5946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1970 0.000128 1024 500 672 136512 11.1452 6.84246 130.497 209.736 358.347 358.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1830 3.2e-05 4096 200 5328 592128 152.483 118.011 16674.4 3528.96 20474 20474.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1250 0.000256 1024 280 672 64512 4.62438 3.42576 61.6401 104.983 174.779 174.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1840 0.000128 1024 470 1344 136512 11.1538 6.84032 265.628 209.732 493.487 493.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1720 6.4e-05 4096 450 2496 269568 72.5732 55.6724 2640.5 1676.75 4445.61 4445.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1940 3.2e-05 1024 150 720 599040 41.8982 26.907 438.583 838.228 1345.75 1345.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1760 0.000512 2048 440 720 33984 3.46954 37.4746 124.128 165.118 165.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 460 0.000512 2048 170 3264 9216 5.40042 3.4393 58.9724 104.12 172.034 172.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 810 3.2e-05 4096 200 1632 446976 336.059 144.443 3081.56 4343.4 7905.79 7906.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 810 0.000512 512 190 336 25344 1.56685 0.80896 4.71962 25.7657 32.9872 33.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1970 0.000128 1024 500 672 135936 11.0788 6.83757 90.8715 209.053 317.972 318.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1830 3.2e-05 4096 200 5328 591552 152.065 117.96 11476 3529.65 15275.9 15276.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1250 0.000256 1024 280 672 63936 4.60784 3.40624 42.5908 104.764 155.468 155.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1840 0.000128 1024 470 1344 135936 11.0683 6.8289 184.179 209.056 411.259 411.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1720 6.4e-05 4096 450 2496 268704 72.8356 55.7261 2232.19 1674.21 4035.07 4035.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1940 3.2e-05 1024 150 720 597888 42.0536 26.9313 372.452 836.861 1278.43 1278.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1760 0.000512 2048 440 720 33912 3.46979 31.695 125.058 160.266 160.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 460 0.000512 2048 170 3264 8640 5.3833 3.37526 48.073 102.678 159.611 159.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 810 3.2e-05 4096 200 1632 442368 338.203 144.575 2592.77 4318.64 7394.5 7394.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 810 0.000512 512 190 336 24192 1.60397 0.80896 4.08694 25.795 32.4221 32.5319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1970 0.000128 1024 500 672 134784 11.2051 6.84237 76.6776 208.979 303.836 303.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1830 3.2e-05 4096 200 5328 591840 152.513 118.16 9735.57 3529.05 13535.5 13535.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1250 0.000256 1024 280 672 63936 4.62115 3.41402 36.3694 104.704 149.21 149.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1840 0.000128 1024 470 1344 134784 11.2019 6.84442 155.061 208.979 382.214 382.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1720 6.4e-05 4096 450 2496 269568 72.4993 55.6064 2234.29 1676.36 4038.86 4038.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1940 3.2e-05 1024 150 720 599040 41.7813 26.8751 369.659 837.836 1276.28 1276.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1760 0.000512 2048 440 720 33696 3.45955 31.5862 123.207 158.296 158.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 460 0.000512 2048 170 3264 8064 5.3793 3.38256 43.9964 102.886 155.742 155.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 810 3.2e-05 4096 200 1632 442368 336.689 144.261 2601.36 4321.98 7404.61 7404.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 810 0.000512 512 190 336 23040 1.56618 0.779648 3.9048 25.0735 31.453 31.5617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1970 0.000128 1024 500 672 133632 11.0566 6.81395 76.901 207.55 302.448 302.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1830 3.2e-05 4096 200 5328 590976 152.093 118.106 9748.5 3531.94 13550.9 13551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1250 0.000256 1024 280 672 63360 4.57763 3.38422 36.3024 104.039 148.401 148.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1840 0.000128 1024 470 1344 133632 11.0543 6.81338 155.369 207.553 380.92 381.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1720 6.4e-05 4096 450 2496 269440 72.654 55.7097 3793.11 1677.25 5598.86 5598.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1940 3.2e-05 1024 150 720 599680 42.2175 27.1113 616.968 838.699 1525.14 1525.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1760 0.000512 2048 440 720 34080 3.47184 53.0449 124.307 180.866 180.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 460 0.000512 2048 170 3264 9600 5.40195 3.4505 86.9768 104.292 200.225 200.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 810 3.2e-05 4096 200 1632 448000 335.032 144.316 4441 4306.61 9227.3 9227.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 810 0.000512 512 190 336 26240 1.56691 0.816544 6.91411 25.9831 35.4088 35.5185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1970 0.000128 1024 500 672 136320 11.1462 6.84195 128.481 209.849 356.446 356.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1830 3.2e-05 4096 200 5328 592000 152.069 117.963 16541.5 3529.89 20341.6 20341.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1250 0.000256 1024 280 672 64320 4.58362 3.40918 60.1284 104.621 172.843 172.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1840 0.000128 1024 470 1344 136320 11.1471 6.84448 258.839 209.846 486.805 486.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1720 6.4e-05 4096 450 2496 269440 72.5286 55.6092 2698.32 1676.13 4502.7 4502.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1940 3.2e-05 1024 150 720 599040 41.791 26.8821 448.531 838.012 1355.36 1355.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1760 0.000512 2048 440 720 33920 3.46992 37.9761 123.999 165.488 165.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 460 0.000512 2048 170 3264 8960 5.37914 3.41075 57.7479 103.556 170.191 170.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 810 3.2e-05 4096 200 1632 448000 334.607 144.158 3160.62 4299.69 7939.41 7939.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 810 0.000512 512 190 336 25600 1.58502 0.82032 4.90144 26.0132 33.445 33.5544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1970 0.000128 1024 500 672 134400 11.0866 6.82112 92.0109 208.04 318.089 318.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1830 3.2e-05 4096 200 5328 592000 151.854 117.866 11706.2 3527.24 15503.4 15503.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1250 0.000256 1024 280 672 64000 4.57146 3.39763 43.3651 104.201 155.637 155.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1840 0.000128 1024 470 1344 134400 11.0927 6.82243 185.967 208.043 412.057 412.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1720 6.4e-05 4096 450 2496 268800 72.5904 55.6644 2213.84 1676.51 4018.72 4018.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1940 3.2e-05 1024 150 720 599040 41.8585 26.9124 369.823 837.938 1276.67 1276.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1760 0.000512 2048 440 720 33840 3.46755 31.83 124.671 160.013 160.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 460 0.000512 2048 170 3264 8640 5.40691 3.42 47.5668 103.867 160.363 160.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 810 3.2e-05 4096 200 1632 445440 335.136 144.013 2589.29 4290.8 7359.57 7359.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 810 0.000512 512 190 336 24960 1.60106 0.823296 4.18051 26.0984 32.8319 32.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1970 0.000128 1024 500 672 134400 11.1942 6.84678 76.4625 209.206 303.84 303.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1830 3.2e-05 4096 200 5328 591360 151.889 117.843 9668.72 3529.83 13468.5 13468.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1250 0.000256 1024 280 672 64320 4.61005 3.41402 36.0081 104.834 148.972 149.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1840 0.000128 1024 470 1344 134400 11.1945 6.84582 154.19 209.202 381.564 381.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1720 6.4e-05 4096 450 2496 267520 72.5898 55.5575 2047.92 1671.5 3847.69 3847.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1940 3.2e-05 1024 150 720 599040 41.8688 26.8913 345.042 838.798 1252.73 1252.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1760 0.000512 2048 440 720 33600 3.45136 29.6978 124.274 157.465 157.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 460 0.000512 2048 170 3264 8960 5.40045 3.43654 46.5095 104.076 159.52 159.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 810 3.2e-05 4096 200 1632 445440 337.951 144.765 2409.52 4318.76 7211.33 7211.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 810 0.000512 512 190 336 25600 1.59517 0.826624 4.04621 26.144 32.739 32.8494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1970 0.000128 1024 500 672 133120 11.0016 6.79936 70.8424 206.709 295.483 295.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1830 3.2e-05 4096 200 5328 591360 152.089 118.154 8929.97 3535.26 12735.7 12735.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1250 0.000256 1024 280 672 62720 4.56675 3.37101 32.8915 103.639 144.568 144.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1840 0.000128 1024 470 1344 133120 10.9949 6.80291 141.671 206.71 366.309 366.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1720 6.4e-05 4096 450 2500 270080 72.5089 55.5909 3393.99 1676.4 5198.61 5198.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1940 3.2e-05 1024 150 700 602112 41.7115 26.8888 542.687 838.342 1449.76 1449.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1760 0.000512 2048 440 750 33952 3.49344 49.4471 124.414 177.395 177.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 460 0.000512 2048 170 3250 9856 5.40426 3.46541 78.4969 104.604 192.072 192.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 810 3.2e-05 4096 200 1650 451072 332.521 143.679 7359.49 4304.5 12140.6 12140.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 810 0.000512 512 190 350 26112 1.58867 0.829984 6.14115 26.2766 34.9666 35.0781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1970 0.000128 1024 500 650 136192 11.1164 6.8313 113.629 209.629 341.333 341.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1830 3.2e-05 4096 200 5350 592000 151.79 117.931 14814.2 3542.54 18626.7 18626.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1250 0.000256 1024 280 650 64384 4.60944 3.41606 53.3392 104.899 166.362 166.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1840 0.000128 1024 470 1350 136448 11.1142 6.83587 235.1 209.628 462.808 462.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1720 6.4e-05 4096 450 2500 269824 72.6901 55.6154 5403.37 1675.59 7207.38 7207.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1940 3.2e-05 1024 150 700 601600 41.7405 26.8843 351.657 838.694 1259.11 1259.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1760 0.000512 2048 440 750 33920 3.49389 31.7872 124.365 159.689 159.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 460 0.000512 2048 170 3250 9728 5.42307 3.46726 49.7273 104.677 163.392 163.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 810 3.2e-05 4096 200 1650 450560 333.884 143.802 7151.08 4288.37 11917.5 11917.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 810 0.000512 512 190 350 26112 1.59056 0.829536 4.19354 26.2939 33.0373 33.1618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1970 0.000128 1024 500 650 136192 11.1511 6.8311 74.0116 209.627 301.755 301.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1830 3.2e-05 4096 200 5350 591872 152.036 117.983 9375.6 3536.54 13182.4 13182.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1250 0.000256 1024 280 650 64000 4.608 3.40576 34.5391 104.582 147.239 147.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1840 0.000128 1024 470 1350 136192 11.1407 6.88032 150.952 209.631 378.739 378.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1720 6.4e-05 4096 450 2500 269568 72.5823 55.5993 5302.22 1675.07 7105.58 7105.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1940 3.2e-05 1024 150 700 601344 41.7148 26.8841 306.055 837.626 1212.41 1212.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1760 0.000512 2048 440 750 33888 3.4896 87.4516 129.061 220.047 220.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 460 0.000512 2048 170 3250 9600 5.40278 3.45498 40.6691 104.413 154.036 154.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 810 3.2e-05 4096 200 1650 450048 332.463 143.587 7076.45 4282.3 11835.1 11835.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 810 0.000512 512 190 350 25344 1.58432 0.817216 3.5033 25.9727 32.0056 32.1091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1970 0.000128 1024 500 650 135936 11.143 6.83034 194.596 209.328 422.025 422.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1830 3.2e-05 4096 200 5350 591744 151.842 118.051 7682.26 3533.95 11486.3 11486.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1250 0.000256 1024 280 650 64128 4.63053 3.40858 91.3287 104.795 204.265 204.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1840 0.000128 1024 470 1350 135936 11.1337 6.82768 124.047 209.324 351.461 351.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1720 6.4e-05 4096 450 2500 269920 72.8583 55.7261 3120.88 1676.83 4926.41 4926.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1940 3.2e-05 1024 150 700 602240 41.8509 26.9538 512.6 838.966 1420.5 1420.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1760 0.000512 2048 440 750 33960 3.48774 45.5025 125.651 174.686 174.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 460 0.000512 2048 170 3250 9760 5.43597 3.46429 72.4268 104.608 186.037 186.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 810 3.2e-05 4096 200 1650 451200 333.929 144.024 6035.18 4284.73 10798.2 10798.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 810 0.000512 512 190 350 25920 1.5904 0.825056 5.70944 26.169 34.418 34.5252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1970 0.000128 1024 500 650 136000 11.1986 6.84048 105.496 209.767 333.429 333.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1830 3.2e-05 4096 200 5350 592160 152.525 118.189 13694.7 3531.53 17497.2 17497.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1250 0.000256 1024 280 650 64320 4.6273 3.42048 48.8643 104.976 161.988 162.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1840 0.000128 1024 470 1350 136320 11.1862 6.84032 219.457 209.77 447.382 447.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1720 6.4e-05 4096 450 2500 269760 72.6605 55.6892 2004.75 1676.94 3810.15 3810.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1940 3.2e-05 1024 150 700 601600 41.76 26.9188 329.709 838.447 1236.97 1237.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1760 0.000512 2048 440 750 33920 3.48774 29.4536 124.401 157.382 157.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 460 0.000512 2048 170 3250 9600 5.40467 3.4505 46.3954 104.278 159.63 159.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 810 3.2e-05 4096 200 1650 450560 333.922 143.995 5608.68 4306.76 10393.7 10393.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 810 0.000512 512 190 350 25600 1.58102 0.817152 3.79226 25.978 32.292 32.4037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1970 0.000128 1024 500 650 135680 11.1927 6.83843 68.1789 209.803 296.14 296.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1830 3.2e-05 4096 200 5350 591680 152.025 118.03 8786.19 3530.81 12587.3 12587.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1250 0.000256 1024 280 650 64000 4.59981 3.40198 31.7376 104.598 144.438 144.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1840 0.000128 1024 470 1350 136320 11.1611 6.83635 141.241 209.81 369.176 369.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1720 6.4e-05 4096 450 2500 269280 72.85 55.7322 1672.39 1675.38 3476.47 3476.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1940 3.2e-05 1024 150 700 600960 41.898 26.9332 276.216 837.573 1182.75 1182.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1760 0.000512 2048 440 750 33840 3.47955 24.7967 124.171 152.487 152.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 460 0.000512 2048 170 3250 9600 5.4497 3.47158 38.9201 104.811 152.755 152.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 810 3.2e-05 4096 200 1650 449280 335.24 144.125 5559.11 4306.46 10345.3 10345.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 810 0.000512 512 190 350 24960 1.60406 0.8192 3.20717 26.0051 31.7597 31.8697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1970 0.000128 1024 500 650 135360 11.156 6.84442 57.4835 208.99 284.603 284.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1830 3.2e-05 4096 200 5350 591360 152.531 118.155 7349.95 3531.17 11152 11152.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1250 0.000256 1024 280 650 63840 4.62566 3.41373 26.7626 104.649 139.55 139.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1840 0.000128 1024 470 1350 135360 11.1431 6.84237 118.294 208.992 345.399 345.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1720 6.4e-05 4096 450 2500 269440 72.5173 55.6093 1440.52 1675.95 3244.71 3244.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1940 3.2e-05 1024 150 700 601600 41.6833 26.9901 237.27 837.812 1143.89 1144.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1760 0.000512 2048 440 750 33760 3.4736 21.2234 124.1 148.839 148.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 460 0.000512 2048 170 3250 8960 5.3824 3.41197 31.2413 103.769 143.907 144.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 810 3.2e-05 4096 200 1650 450560 333.882 143.807 6049.65 4304.46 10832.1 10832.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 810 0.000512 512 190 350 25600 1.58685 0.817344 3.00048 26.0108 31.5408 31.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1970 0.000128 1024 500 650 134400 11.09 6.81821 49.2249 208.017 275.276 275.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1830 3.2e-05 4096 200 5350 591360 151.955 118.097 6330.16 3530.5 10130.9 10131.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1250 0.000256 1024 280 650 63360 4.58582 3.39363 22.9348 104.186 135.202 135.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1840 0.000128 1024 470 1350 134400 11.0919 6.81984 101.569 208.019 327.63 327.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1720 6.4e-05 4096 450 2500 269952 72.6182 55.683 4242.09 1675.54 6046.05 6046.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1940 3.2e-05 1024 150 700 602112 41.756 26.9237 706.445 837.922 1613.18 1613.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1760 0.000512 2048 440 750 33936 3.4857 62.1123 124.356 189.996 190.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 460 0.000512 2048 170 3250 9984 5.42493 3.47341 101.081 104.782 214.861 214.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 810 3.2e-05 4096 200 1650 450816 332.215 143.831 5084.86 4279.92 9841.16 9841.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 810 0.000512 512 190 350 26112 1.58224 0.825664 7.61472 26.1884 36.3338 36.4424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1970 0.000128 1024 500 650 135936 11.1331 6.83888 145.255 209.224 372.576 372.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1830 3.2e-05 4096 200 5350 591936 151.973 118.018 18495.6 3533.78 22299.5 22299.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1250 0.000256 1024 280 650 64128 4.6121 3.41606 67.3971 104.716 180.241 180.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1840 0.000128 1024 470 1350 136320 11.1048 6.86662 301.241 209.226 528.566 528.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1720 6.4e-05 4096 450 2500 269568 72.4929 55.6028 2632.03 1676.48 4436.72 4436.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1940 3.2e-05 1024 150 700 601344 41.6992 26.8756 436.085 838.166 1342.96 1343.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1760 0.000512 2048 440 750 33888 3.49066 38.6314 124.285 166.45 166.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 460 0.000512 2048 170 3250 9600 5.40394 3.45933 60.909 104.505 174.379 174.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 810 3.2e-05 4096 200 1650 450048 331.806 143.566 3155.11 4285.36 7916.16 7916.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 810 0.000512 512 190 350 25344 1.58643 0.820032 4.80877 25.9899 33.3313 33.4425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1970 0.000128 1024 500 650 135936 11.1052 6.83274 90.058 209.503 317.623 317.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1830 3.2e-05 4096 200 5350 591744 151.823 118.004 11491.1 3532.2 15293.3 15293.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1250 0.000256 1024 280 650 64128 4.60051 3.40992 41.8299 104.886 154.824 154.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1840 0.000128 1024 470 1350 135936 11.1102 6.82941 185.799 209.502 413.366 413.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1720 6.4e-05 4096 450 2500 269568 72.6047 55.6626 2150.42 1676.52 3955.32 3955.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1940 3.2e-05 1024 150 700 601344 41.7567 26.9132 356.015 838.116 1262.94 1263.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1760 0.000512 2048 440 750 33840 3.48832 31.4892 123.873 158.896 158.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 460 0.000512 2048 170 3250 9216 5.40614 3.43904 48.2634 104.1 161.308 161.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 810 3.2e-05 4096 200 1650 449280 334.061 144.117 7761.34 4311.34 12551.2 12551.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 810 0.000512 512 190 350 25344 1.57654 0.80896 4.02781 25.7632 32.3019 32.4105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1970 0.000128 1024 500 650 134784 11.167 6.90045 73.14 209.088 300.43 300.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1830 3.2e-05 4096 200 5350 591552 152.036 117.983 9413.82 3529.15 13213.2 13213.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1250 0.000256 1024 280 650 63936 4.61546 3.40992 34.184 104.679 146.991 147.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1840 0.000128 1024 470 1350 135936 11.0755 6.83555 152.053 209.022 379.117 379.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1720 6.4e-05 4096 450 2500 268800 72.6228 55.6093 1833.22 1675.12 3636.69 3636.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1940 3.2e-05 1024 150 700 600576 41.7792 26.8641 304.529 837.34 1210.65 1210.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1760 0.000512 2048 440 750 33792 3.49594 26.9115 124.264 154.715 154.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 460 0.000512 2048 170 3250 9216 5.3857 3.4161 40.8606 103.749 153.516 153.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 810 3.2e-05 4096 200 1650 448512 333.804 143.856 7645.48 4292.45 12415.9 12416.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 810 0.000512 512 190 350 24576 1.60835 0.82256 3.5441 26.0585 32.1598 32.2736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1970 0.000128 1024 500 650 135168 11.0968 6.83245 62.6537 208.622 289.339 289.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1830 3.2e-05 4096 200 5350 591360 152.016 117.918 8022.01 3532.27 11824.4 11824.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1250 0.000256 1024 280 650 63744 4.60307 3.40701 29.1452 104.513 141.767 141.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1840 0.000128 1024 470 1350 135168 11.1121 6.82691 129.843 208.694 356.61 356.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1720 6.4e-05 4096 450 2500 269696 72.8329 55.7252 3900.23 1676.82 5705.73 5705.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1940 3.2e-05 1024 150 700 601664 43.2435 26.9484 652.109 838.486 1560.92 1561.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1760 0.000512 2048 440 750 33936 3.48774 57.2232 124.402 185.158 185.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 460 0.000512 2048 170 3250 9856 5.4447 3.4816 91.8543 104.924 205.805 205.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 810 3.2e-05 4096 200 1650 450688 333.812 144.126 4691.79 4305.6 9475.65 9475.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 810 0.000512 512 190 350 25984 1.60054 0.83344 7.30042 26.3546 36.2152 36.3223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1970 0.000128 1024 500 650 135744 11.1773 6.84237 134.198 209.478 361.824 361.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1830 3.2e-05 4096 200 5350 591808 152.377 118.168 16975.3 3531.6 20777.7 20777.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1250 0.000256 1024 280 650 64288 4.62736 3.41811 62.7186 104.843 175.703 175.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1840 0.000128 1024 470 1350 136192 11.1572 6.84262 277.386 209.474 504.986 505.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1720 6.4e-05 4096 450 2500 269696 72.6462 55.6666 2484.43 1675.42 4288.28 4288.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1940 3.2e-05 1024 150 700 601216 41.7745 26.918 412.675 837.616 1319.11 1319.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1760 0.000512 2048 440 750 33824 3.48342 36.4626 125.12 165.107 165.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 460 0.000512 2048 170 3250 9408 5.39114 3.41606 56.3332 103.762 169.005 169.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 810 3.2e-05 4096 200 1650 449792 332.49 143.769 2989.96 4278.39 7744.92 7745.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 810 0.000512 512 190 350 25088 1.5977 0.821248 4.66582 26.0669 33.2794 33.3841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1970 0.000128 1024 500 650 135296 11.1855 6.83213 85.0996 209.341 312.586 312.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1830 3.2e-05 4096 200 5350 591360 152.054 118.118 10800 3528.6 14599 14599.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1250 0.000256 1024 280 650 64064 4.61414 3.41402 39.9142 104.814 152.854 152.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1840 0.000128 1024 470 1350 136192 11.1349 6.83827 175.798 209.338 403.235 403.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1720 6.4e-05 4096 450 2500 268800 72.8613 55.7428 2030.18 1674.81 3833.71 3833.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1940 3.2e-05 1024 150 700 600768 41.8772 26.9271 335.947 837.214 1242.1 1242.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1760 0.000512 2048 440 750 33768 3.47942 30.0751 124.758 158.355 158.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 460 0.000512 2048 170 3250 8736 5.39738 3.40346 42.6138 103.412 154.929 155.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 810 3.2e-05 4096 200 1650 448896 334.706 144.116 2454.94 4305.57 7239.66 7239.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 810 0.000512 512 190 350 24192 1.58141 0.7984 3.78925 25.5239 31.8211 31.9283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1970 0.000128 1024 500 650 135744 11.2053 6.84122 69.7139 209.601 297.493 297.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1830 3.2e-05 4096 200 5350 591360 152.36 118.078 8863.91 3529.88 12664.4 12664.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1250 0.000256 1024 280 650 63840 4.6407 3.4256 32.5047 104.982 145.651 145.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1840 0.000128 1024 470 1350 135744 11.2104 6.84246 143.329 209.6 371.109 371.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1720 6.4e-05 4096 450 2500 268800 72.5231 55.6114 1831.16 1675.35 3634.77 3634.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1940 3.2e-05 1024 150 700 600320 41.7234 26.8718 303.111 837.71 1209.55 1209.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1760 0.000512 2048 440 750 33600 3.46371 27.3329 123.463 154.3 154.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 460 0.000512 2048 170 3250 8960 5.40634 3.44451 40.1812 104.176 153.309 153.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 810 3.2e-05 4096 200 1650 448000 333.75 143.969 6736.84 4311.64 11526.5 11526.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 810 0.000512 512 190 350 23296 1.60067 0.79872 3.48778 25.5654 31.5777 31.6884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1970 0.000128 1024 500 650 134400 11.2222 6.88128 62.8706 209.704 290.81 290.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1830 3.2e-05 4096 200 5350 591360 151.848 118.07 8002.13 3533.53 11805.8 11806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1250 0.000256 1024 280 650 62720 4.57552 3.38112 29.1978 103.866 141.117 141.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1840 0.000128 1024 470 1350 136192 11.1248 6.84896 129.725 209.702 357.526 357.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1720 6.4e-05 4096 450 2500 269824 72.581 55.6172 3857.55 1677.19 5663.05 5663.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1940 3.2e-05 1024 150 700 601600 41.7497 26.8835 636.983 838.741 1544.49 1544.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1760 0.000512 2048 440 750 33920 3.48365 56.5862 124.578 184.692 184.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 460 0.000512 2048 170 3250 9728 5.42112 3.47101 88.771 104.775 202.535 202.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 810 3.2e-05 4096 200 1650 450560 333.187 143.798 4628.89 4307 9413.19 9413.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 810 0.000512 512 190 350 26112 1.59149 0.829248 7.15405 26.3168 36.0179 36.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1970 0.000128 1024 500 650 136192 11.1447 6.85408 131.307 209.828 359.259 359.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1830 3.2e-05 4096 200 5350 591872 151.888 117.999 16767 3533.06 20570.2 20570.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1250 0.000256 1024 280 650 64000 4.60547 3.40675 61.3043 104.685 174.102 174.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1840 0.000128 1024 470 1350 136192 11.151 6.83213 271.572 209.957 499.641 499.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1720 6.4e-05 4096 450 2500 269824 72.6067 55.6047 2515.68 1675.73 4319.74 4319.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1940 3.2e-05 1024 150 700 601088 41.7356 26.8804 414.47 837.655 1320.87 1320.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1760 0.000512 2048 440 750 33792 3.47837 37.0173 125.138 165.676 165.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 460 0.000512 2048 170 3250 9728 5.43136 3.4816 58.358 104.82 172.192 172.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 810 3.2e-05 4096 200 1650 450560 333.263 143.795 3013.43 4284.56 7775.38 7775.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 810 0.000512 512 190 350 25600 1.60272 0.831488 4.80659 26.3288 33.6932 33.7997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1970 0.000128 1024 500 650 135168 11.1397 6.83626 85.2543 209.042 312.404 312.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1830 3.2e-05 4096 200 5350 591360 152.074 118.066 10900.3 3529.44 14700.1 14700.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1250 0.000256 1024 280 650 64000 4.60602 3.78886 40.1843 104.642 153.326 153.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1840 0.000128 1024 470 1350 135168 11.1439 6.83238 174.151 208.974 401.229 401.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1720 6.4e-05 4096 450 2500 268800 72.6043 55.6114 2117.21 1674.76 3920.3 3920.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1940 3.2e-05 1024 150 700 600576 41.7507 26.866 350.537 837.18 1256.47 1256.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1760 0.000512 2048 440 750 33792 3.48822 31.3425 123.847 158.72 158.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 460 0.000512 2048 170 3250 9216 5.38054 3.41702 46.1149 103.716 158.734 158.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 810 3.2e-05 4096 200 1650 448512 333.716 143.83 2556.97 4308.51 7343.35 7343.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 810 0.000512 512 190 350 24576 1.60915 0.8192 4.0544 26.0527 32.6618 32.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1970 0.000128 1024 500 650 135168 11.0916 6.83027 72.4404 208.578 299.068 299.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1830 3.2e-05 4096 200 5350 591360 151.899 117.888 9184.22 3530.88 12985.1 12985.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1250 0.000256 1024 280 650 63744 4.59856 3.40477 33.9358 104.485 146.525 146.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1840 0.000128 1024 470 1350 135168 11.1018 6.8319 147.069 208.581 373.714 373.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1720 6.4e-05 4096 450 2500 268288 72.5379 55.5573 1887 1672.77 3687.98 3688.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1940 3.2e-05 1024 150 700 600064 41.7787 26.8884 310.696 838.839 1218.33 1218.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1760 0.000512 2048 440 750 33536 3.46528 27.4898 123.472 154.47 154.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 460 0.000512 2048 170 3250 8192 5.36902 3.35878 35.9472 102.538 147.311 147.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 810 3.2e-05 4096 200 1650 446464 334.055 143.802 2269.32 4324.32 7071.83 7072.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 810 0.000512 512 190 350 22528 1.58346 0.781312 3.32211 25.0712 30.8843 30.9979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1970 0.000128 1024 500 650 135168 11.1575 6.82614 64.4242 209.4 291.934 292.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1830 3.2e-05 4096 200 5350 590848 152.056 118.303 8205.41 3537.96 12014 12014.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1250 0.000256 1024 280 650 63488 4.61824 3.40851 30.0905 104.944 143.161 143.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1840 0.000128 1024 470 1350 135168 11.1756 6.8313 129.779 209.402 357.314 357.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1720 6.4e-05 4096 450 2500 269568 72.8182 55.7219 3971.21 1675.2 5775.07 5775.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1940 3.2e-05 1024 150 700 601344 41.914 26.9452 646.118 837.732 1552.85 1552.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1760 0.000512 2048 440 750 33912 3.49386 57.7966 121.28 182.615 182.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 460 0.000512 2048 170 3250 9792 5.4313 3.47091 92.5665 104.629 206.201 206.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 810 3.2e-05 4096 200 1650 450432 333.624 144.06 4750.93 4283.63 9512.59 9512.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 810 0.000512 512 190 350 25920 1.58502 0.821248 7.34819 26.0893 35.9706 36.0837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1970 0.000128 1024 500 650 135936 11.1984 6.84045 133.344 209.59 361.11 361.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1830 3.2e-05 4096 200 5350 591840 152.376 118.092 17399.3 3534.47 21204.4 21204.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1250 0.000256 1024 280 650 64224 4.6384 3.4264 62.6167 104.908 175.69 175.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1840 0.000128 1024 470 1350 136512 11.139 7.15971 276.709 209.588 504.728 504.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1720 6.4e-05 4096 450 2500 269568 72.5841 55.6687 2826.47 1676.77 4631.6 4631.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1940 3.2e-05 1024 150 700 601344 41.7913 26.912 462.26 838.234 1369.33 1369.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1760 0.000512 2048 440 750 33840 3.48611 41.1792 125.341 170.05 170.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 460 0.000512 2048 170 3250 9216 5.40032 3.44131 63.1302 104.119 176.191 176.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 810 3.2e-05 4096 200 1650 449280 333.878 144.139 3376.46 4312.27 8167.07 8167.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 810 0.000512 512 190 350 25344 1.57728 0.809728 5.18582 25.768 33.467 33.5795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1970 0.000128 1024 500 650 134784 11.1479 6.86838 94.8586 209.054 322.056 322.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1830 3.2e-05 4096 200 5350 591552 151.97 117.964 12363.7 3529.67 16163.5 16163.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1250 0.000256 1024 280 650 63936 4.60602 3.41197 44.5047 104.691 157.312 157.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1840 0.000128 1024 470 1350 135936 11.0782 6.83837 197.668 209.058 424.775 424.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1720 6.4e-05 4096 450 2500 268704 72.8225 55.7296 2316.19 1675.58 4120.43 4120.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1940 3.2e-05 1024 150 700 599616 41.9384 26.9455 380.246 837.563 1286.82 1286.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1760 0.000512 2048 440 750 33696 3.47149 34.0376 124.71 162.262 162.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 460 0.000512 2048 170 3250 8640 5.3871 3.37043 49.7125 102.766 161.338 161.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 810 3.2e-05 4096 200 1650 445824 335.431 144.1 2765.42 4292.67 7537.94 7538.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 810 0.000512 512 190 350 24192 1.60746 0.812672 4.39296 25.8146 32.7507 32.8568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1970 0.000128 1024 500 650 134784 11.211 6.84112 78.5844 209.155 305.923 306.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1830 3.2e-05 4096 200 5350 591840 152.398 118.174 10198.9 3536.54 14006.3 14006.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1250 0.000256 1024 280 650 63936 4.6304 3.41741 37.1975 104.791 150.134 150.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1840 0.000128 1024 470 1350 134784 11.2203 6.92883 162.365 209.153 389.797 389.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1720 6.4e-05 4096 450 2500 269568 72.5289 55.5985 2192.48 1677.7 3998.41 3998.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1940 3.2e-05 1024 150 700 601344 41.674 26.9909 361.977 838.516 1269.29 1269.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1760 0.000512 2048 440 750 33696 3.49763 32.1287 124.002 159.67 159.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 460 0.000512 2048 170 3250 8064 5.38947 3.37667 43.2321 102.968 155.064 155.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 810 3.2e-05 4096 200 1650 446976 333.289 143.632 2608.67 4283.16 7369.07 7369.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 810 0.000512 512 190 350 23040 1.56643 0.780128 4.02019 25.0915 31.579 31.6885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1970 0.000128 1024 500 650 133632 11.0629 6.82326 74.1042 207.723 299.84 299.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1830 3.2e-05 4096 200 5350 590976 151.81 118.226 9555.54 3536.97 13362.8 13363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1250 0.000256 1024 280 650 63360 4.58099 3.3849 35.1481 104.125 147.334 147.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1840 0.000128 1024 470 1350 133632 11.0572 6.82285 152.618 207.726 378.351 378.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1720 6.4e-05 4096 450 2500 267840 72.8182 55.684 1994.93 1671.85 3795.4 3795.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1940 3.2e-05 1024 150 700 599040 41.8611 26.8914 330.451 835.431 1234.77 1234.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1760 0.000512 2048 440 750 33480 3.46726 29.7196 123.281 156.509 156.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 460 0.000512 2048 170 3250 7200 5.35802 3.324 36.869 101.603 147.254 147.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 810 3.2e-05 4096 200 1650 443520 337.327 144.439 2375.77 4306.02 7163.89 7164.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 810 0.000512 512 190 350 23040 1.60589 0.79872 3.90976 25.5254 31.963 32.0735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1970 0.000128 1024 500 650 135360 11.1947 6.84467 69.2823 209.341 296.79 296.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1830 3.2e-05 4096 200 5350 590400 152.519 118.12 8776.91 3528.85 12576.6 12576.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1250 0.000256 1024 280 650 63360 4.64138 3.42426 32.1498 104.984 145.3 145.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1840 0.000128 1024 470 1350 135360 11.2 6.84451 142.47 209.342 369.984 370.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1720 6.4e-05 4096 450 2500 269760 72.6389 55.6909 3846.39 1676.87 5651.7 5651.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1940 3.2e-05 1024 150 700 601600 41.7649 26.923 633.939 838.468 1541.23 1541.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1760 0.000512 2048 440 750 33920 3.49149 56.3669 125.714 185.618 185.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 460 0.000512 2048 170 3250 9600 5.39626 3.45088 88.5912 104.265 201.807 201.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 810 3.2e-05 4096 200 1650 450560 333.039 143.964 4594.46 4306.24 9378.02 9378.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 810 0.000512 512 190 350 25600 1.57683 0.814208 7.148 25.976 35.6424 35.7518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1970 0.000128 1024 500 650 135680 11.1791 6.84026 130.423 209.78 358.351 358.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1830 3.2e-05 4096 200 5350 591680 151.899 118.021 16801.1 3530.47 20601.7 20601.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1250 0.000256 1024 280 650 64000 4.59997 3.40787 61.0598 104.586 173.754 173.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1840 0.000128 1024 470 1350 136320 11.147 6.84157 271.382 209.912 499.411 499.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1720 6.4e-05 4096 450 2500 269440 72.5218 55.6031 2630.28 1677.53 4436.05 4436.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1940 3.2e-05 1024 150 700 601600 41.685 26.8784 433.453 838.587 1340.73 1340.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1760 0.000512 2048 440 750 33760 3.47974 38.7111 124.195 166.426 166.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 460 0.000512 2048 170 3250 8960 5.37242 3.40973 56.7788 103.643 169.304 169.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 810 3.2e-05 4096 200 1650 450560 332.596 143.794 3150.34 4289.46 7916.52 7916.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 810 0.000512 512 190 350 25600 1.5825 0.8192 5.00733 26.0339 33.5707 33.6794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1970 0.000128 1024 500 650 134400 11.081 6.81258 88.6528 209.033 315.709 315.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1830 3.2e-05 4096 200 5350 591360 151.903 118.103 11480.5 3533.56 15284.3 15284.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1250 0.000256 1024 280 650 63360 4.5967 3.39549 41.2434 104.28 153.614 153.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1840 0.000128 1024 470 1350 134400 11.0868 6.81885 183.143 208.212 409.386 409.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1720 6.4e-05 4096 450 2500 268800 72.6081 55.6824 2262.69 1676.42 4067.52 4067.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1940 3.2e-05 1024 150 700 600960 41.7586 27.1007 368.53 837.946 1275.46 1275.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1760 0.000512 2048 440 750 33600 3.4775 32.5118 123.528 159.558 159.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 460 0.000512 2048 170 3250 8640 5.40842 3.41254 47.9269 103.869 160.715 160.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 810 3.2e-05 4096 200 1650 445440 335.119 143.999 2673.72 4290.95 7444.11 7444.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 810 0.000512 512 190 350 24960 1.6039 0.822624 4.44048 26.09 33.0826 33.1919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1970 0.000128 1024 500 650 134400 11.1866 6.83962 76.1323 209.211 303.5 303.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1830 3.2e-05 4096 200 5350 590400 152.151 118.286 9963.08 3535.19 13768.9 13769.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1250 0.000256 1024 280 650 63360 4.61411 3.41325 35.2718 104.833 148.23 148.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1840 0.000128 1024 470 1350 134400 11.1921 6.83814 156.818 209.208 384.184 384.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1720 6.4e-05 4096 450 2500 267520 72.5596 55.5663 2052.39 1671.53 3852.16 3852.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1940 3.2e-05 1024 150 700 601600 41.7074 26.8923 340.862 838.825 1248.42 1248.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1760 0.000512 2048 440 750 33600 3.47949 30.8388 123.861 158.222 158.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 460 0.000512 2048 170 3250 8960 5.41066 3.43504 45.3206 104.075 158.344 158.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 810 3.2e-05 4096 200 1650 450560 333.393 143.797 2479.19 4310.52 7267.22 7267.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 810 0.000512 512 190 350 25600 1.59302 0.825344 4.23226 26.1432 32.9175 33.0299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1970 0.000128 1024 500 650 133120 10.9997 6.7999 70.1583 206.714 294.801 294.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1830 3.2e-05 4096 200 5350 591360 152.045 118.288 9055.51 3535.33 12861.4 12861.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1250 0.000256 1024 280 650 62720 4.56218 3.3777 32.5384 103.648 144.229 144.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1840 0.000128 1024 470 1350 133120 10.9915 6.79914 143.642 206.712 368.273 368.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1720 6.4e-05 4096 450 2500 268800 72.6198 55.6926 1991.52 1677.29 3797.24 3797.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1940 3.2e-05 1024 150 700 598400 41.9121 26.9067 324.863 838.159 1231.97 1232.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1760 0.000512 2048 440 750 33600 3.48643 29.4515 123.969 156.948 157.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 460 0.000512 2048 170 3250 8000 5.46294 3.44678 40.1101 104.303 153.425 153.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 810 3.2e-05 4096 200 1650 441600 336.579 144.196 2337.99 4318.87 7137.95 7138.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 810 0.000512 512 190 350 25600 1.60061 0.824512 4.26205 26.198 33.0059 33.1141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1970 0.000128 1024 500 650 131200 11.1458 6.80653 67.027 206.844 291.949 292.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1830 3.2e-05 4096 200 5350 590400 152.144 118.262 8758.56 3534.83 12564 12564.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1250 0.000256 1024 280 650 62400 4.58147 3.37875 31.3472 103.761 143.166 143.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1840 0.000128 1024 470 1350 131200 11.1488 6.83795 136.541 206.838 361.495 361.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1720 6.4e-05 4096 450 2460 270080 72.5215 55.6073 3088.89 1676.38 4893.51 4893.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1940 3.2e-05 1024 150 720 600064 41.7837 26.8861 516.99 838.39 1424.18 1424.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1760 0.000512 2048 440 720 34144 3.47146 43.9119 124.695 172.122 172.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 460 0.000512 2048 170 3240 9984 5.40829 3.46522 73.0344 104.604 186.609 186.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 810 3.2e-05 4096 200 1680 452608 331.286 143.455 6197.33 4276.52 10948.9 10949.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 810 0.000512 512 190 360 24576 1.62406 0.831648 5.36851 26.2734 34.2229 34.3306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1970 0.000128 1024 500 660 135424 11.1836 6.82803 105.431 209.678 333.251 333.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1830 3.2e-05 4096 200 5340 592384 151.852 117.838 13530.3 3527.06 17327.3 17327.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1250 0.000256 1024 280 660 64768 4.59472 3.41606 49.5468 104.909 162.565 162.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1840 0.000128 1024 470 1380 136448 11.1182 6.8336 219.376 209.621 447.077 447.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1720 6.4e-05 4096 450 2460 269824 72.6027 55.6206 2019 1677 3824.33 3824.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1940 3.2e-05 1024 150 720 599552 41.8257 26.8964 339.126 838.474 1246.45 1246.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1760 0.000512 2048 440 720 34112 3.48454 29.0775 124.336 156.942 156.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 460 0.000512 2048 170 3240 9984 5.41626 3.47136 47.9543 104.76 161.702 161.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 810 3.2e-05 4096 200 1680 452608 332.099 143.446 6394.78 4277.64 11148.3 11148.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 810 0.000512 512 190 360 24576 1.62979 0.8304 3.80077 26.3155 32.7033 32.8175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1970 0.000128 1024 500 660 135168 11.1985 6.83482 69.6036 209.8 297.564 297.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1830 3.2e-05 4096 200 5340 592384 151.983 117.855 8814.33 3529.95 12614.3 12614.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1250 0.000256 1024 280 660 64512 4.59712 3.40845 32.9332 104.673 145.709 145.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1840 0.000128 1024 470 1380 136192 11.1504 6.84691 143.704 209.807 371.635 371.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1720 6.4e-05 4096 450 2460 269568 72.6471 55.6054 4571.59 1676.33 6376.28 6376.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1940 3.2e-05 1024 150 720 599040 41.8076 26.877 296.052 838.249 1203.12 1203.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1760 0.000512 2048 440 720 34080 3.47757 75.1109 124.678 203.309 203.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 460 0.000512 2048 170 3240 9600 5.40605 3.45968 37.8622 104.492 151.32 151.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 810 3.2e-05 4096 200 1680 451584 331.303 143.282 6329.65 4289.61 11094.2 11094.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 810 0.000512 512 190 360 23808 1.61571 0.81904 3.1128 25.9916 31.6666 31.7793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1970 0.000128 1024 500 660 135168 11.2105 6.8305 176.498 209.483 404.152 404.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1830 3.2e-05 4096 200 5340 592128 151.566 117.903 7187.49 3529.84 10987 10987.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1250 0.000256 1024 280 660 64512 4.61702 3.41152 81.8851 104.876 194.892 194.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1840 0.000128 1024 470 1380 135936 11.1247 6.84032 118.167 209.485 345.744 345.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1720 6.4e-05 4096 450 2460 269824 72.8223 55.6059 4529.91 1677.35 6335.81 6335.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1940 3.2e-05 1024 150 720 599040 41.8616 26.8739 258.665 839.342 1166.87 1167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1760 0.000512 2048 440 720 34048 3.47462 74.5336 126.278 204.327 204.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 460 0.000512 2048 170 3240 9728 5.43174 3.48365 33.9353 104.935 147.885 147.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 810 3.2e-05 4096 200 1680 452608 332.715 143.464 6954.78 4296.14 11727.4 11727.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 810 0.000512 512 190 360 24576 1.63168 0.831552 2.92266 26.3573 31.8698 31.9852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1970 0.000128 1024 500 660 134144 11.248 6.82989 172.943 209.196 400.343 400.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1830 3.2e-05 4096 200 5340 591872 152.17 117.859 6213.85 3530.65 10014.7 10014.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1250 0.000256 1024 280 660 64512 4.61706 3.41274 81.5884 104.761 194.479 194.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1840 0.000128 1024 470 1380 135168 11.1425 6.83418 101.359 209.197 328.661 328.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1720 6.4e-05 4096 450 2460 269920 72.83 55.7118 4192.21 1677.06 5997.92 5998.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1940 3.2e-05 1024 150 720 600000 41.9631 26.9527 722.391 839.75 1631.19 1631.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1760 0.000512 2048 440 720 34160 3.47955 60.1255 125.651 189.3 189.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 460 0.000512 2048 170 3240 9920 5.42742 3.46662 100.398 104.625 214.018 214.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 810 3.2e-05 4096 200 1680 452480 332.114 143.764 8535.8 4296.41 13308.4 13308.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 810 0.000512 512 190 360 24320 1.62541 0.827616 7.24179 26.1744 35.9996 36.1098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1970 0.000128 1024 500 660 135360 11.2342 6.84032 146.502 209.8 374.506 374.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1830 3.2e-05 4096 200 5340 592480 152.613 118.077 18502 3530.23 22303.2 22303.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1250 0.000256 1024 280 660 64800 4.61504 3.42378 68.9506 105 182.086 182.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1840 0.000128 1024 470 1380 136320 11.1727 6.83827 306.059 209.799 534.003 534.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1720 6.4e-05 4096 450 2460 269760 72.6298 55.6831 2609.98 1676.72 4415.12 4415.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1940 3.2e-05 1024 150 720 599680 41.8581 26.9332 446.172 838.302 1353.4 1353.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1760 0.000512 2048 440 720 34080 3.47155 37.675 124.273 165.464 165.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 460 0.000512 2048 170 3240 9600 5.39933 3.44806 61.0123 104.265 174.229 174.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 810 3.2e-05 4096 200 1680 451840 332.064 143.736 8098.49 4282.86 12857.5 12857.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 810 0.000512 512 190 360 23680 1.61987 0.8192 4.80006 25.9759 33.3424 33.4504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1970 0.000128 1024 500 660 135040 11.2076 6.84403 90.381 209.78 318.342 318.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1830 3.2e-05 4096 200 5340 592000 152.09 117.936 11458.9 3528.49 15257.7 15257.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1250 0.000256 1024 280 660 64320 4.59411 3.40598 42.3209 104.585 155.005 155.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1840 0.000128 1024 470 1380 136320 11.15 6.84224 188.41 209.779 416.311 416.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1720 6.4e-05 4096 450 2460 269280 72.8474 55.7196 2136.07 1675.8 3940.55 3940.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1940 3.2e-05 1024 150 720 599040 41.9767 26.9312 364.864 837.788 1271.69 1271.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1760 0.000512 2048 440 720 34080 3.48534 30.9313 125.352 159.811 159.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 460 0.000512 2048 170 3240 9600 5.45526 3.47034 49.6775 104.837 163.537 163.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 810 3.2e-05 4096 200 1680 451200 332.144 143.78 7929.27 4297.66 12703.2 12703.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 810 0.000512 512 190 360 24000 1.62483 0.8192 3.87782 26.0105 32.4564 32.5669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1970 0.000128 1024 500 660 134400 11.2031 6.84067 73.6844 209.047 300.903 301.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1830 3.2e-05 4096 200 5340 591840 152.61 118.101 9383.57 3529.29 13183.8 13184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1250 0.000256 1024 280 660 64320 4.60355 3.41402 34.5409 104.677 147.333 147.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1840 0.000128 1024 470 1380 135360 11.1445 6.84237 153.352 209.044 380.513 380.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1720 6.4e-05 4096 450 2460 269440 72.5251 55.6071 1812.36 1676.11 3616.72 3616.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1940 3.2e-05 1024 150 720 599040 41.8177 26.8824 310.621 837.903 1217.36 1217.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1760 0.000512 2048 440 720 33920 3.46618 26.0321 123.992 153.532 153.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 460 0.000512 2048 170 3240 8960 5.37581 3.40986 39.5752 103.556 152.017 152.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 810 3.2e-05 4096 200 1680 450560 332.618 143.821 8766.7 4304.4 13547.9 13548.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 810 0.000512 512 190 360 23040 1.64512 0.8192 3.39245 26.0154 31.9977 32.1125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1970 0.000128 1024 500 660 133120 11.1504 6.81779 62.4996 208.101 288.69 288.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1830 3.2e-05 4096 200 5340 592000 151.935 117.83 7956.8 3527.18 11754 11754.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1250 0.000256 1024 280 660 64000 4.57021 3.39277 29.4733 104.202 141.736 141.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1840 0.000128 1024 470 1380 134400 11.0872 6.81568 129.328 208.046 355.406 355.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1720 6.4e-05 4096 450 2460 269952 72.6124 55.6746 3850.05 1675.84 5654.3 5654.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1940 3.2e-05 1024 150 720 599808 41.8714 26.9189 665.877 838.021 1572.82 1572.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1760 0.000512 2048 440 720 34128 3.47709 55.1484 124.254 182.922 182.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 460 0.000512 2048 170 3240 9984 5.42563 3.47005 92.9118 104.803 206.71 206.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 810 3.2e-05 4096 200 1680 452352 330.914 143.508 4738.76 4287.6 9501.12 9501.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 810 0.000512 512 190 360 24192 1.62195 0.825408 6.67107 26.1961 35.4395 35.5512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1970 0.000128 1024 500 660 135168 11.1735 6.84032 133.933 209.266 361.344 361.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1830 3.2e-05 4096 200 5340 592128 152.102 117.978 16953.9 3526.71 20750.9 20751.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1250 0.000256 1024 280 660 64704 4.59933 3.4065 63.3052 104.733 176.146 176.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1840 0.000128 1024 470 1380 136320 11.1014 6.83251 281.342 209.26 508.668 508.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1720 6.4e-05 4096 450 2460 269568 72.4569 55.5925 2418.25 1676.51 4222.92 4223.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1940 3.2e-05 1024 150 720 599040 41.802 27.223 417.533 838.179 1324.87 1324.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1760 0.000512 2048 440 720 34080 3.47341 34.7013 124.265 162.482 162.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 460 0.000512 2048 170 3240 9600 5.40038 3.45898 56.2469 104.502 169.708 169.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 810 3.2e-05 4096 200 1680 451584 330.304 143.265 2990.47 4272.37 7736.74 7737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 810 0.000512 512 190 360 23808 1.61334 0.818688 4.33757 25.9939 32.8905 32.9995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1970 0.000128 1024 500 660 135168 11.1703 6.83008 84.2721 209.508 311.905 312.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1830 3.2e-05 4096 200 5340 592128 151.468 117.841 10629.1 3530.19 14428.8 14429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1250 0.000256 1024 280 660 64512 4.59658 3.40822 39.6623 104.893 152.661 152.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1840 0.000128 1024 470 1380 135936 11.1221 6.82394 175.944 209.506 403.522 403.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1720 6.4e-05 4096 450 2460 269568 72.6116 55.658 1987.12 1676.94 3792.45 3792.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1940 3.2e-05 1024 150 720 599040 41.8822 26.9148 340.125 838.343 1247.4 1247.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1760 0.000512 2048 440 720 33984 3.4792 28.3863 123.754 155.661 155.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 460 0.000512 2048 170 3240 9216 5.40592 3.44173 44.2277 104.127 157.3 157.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 810 3.2e-05 4096 200 1680 451584 331.844 143.737 6817.44 4299.98 11593.3 11593.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 810 0.000512 512 190 360 23040 1.61984 0.808448 3.66522 25.7702 31.9942 32.1024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1970 0.000128 1024 500 660 134784 11.1527 6.83766 69.1883 209.075 296.379 296.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1830 3.2e-05 4096 200 5340 591552 152.081 117.923 8786.77 3530.11 12587.1 12587.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1250 0.000256 1024 280 660 64512 4.59789 3.40794 32.6491 104.704 145.456 145.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1840 0.000128 1024 470 1380 135936 11.0754 6.83622 144.432 209.07 371.539 371.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1720 6.4e-05 4096 450 2460 268800 72.5893 55.6134 1790.46 1674.95 3593.72 3593.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1940 3.2e-05 1024 150 720 597504 41.8971 26.8616 305.397 837.266 1211.56 1211.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1760 0.000512 2048 440 720 33984 3.47149 26.0724 124.923 154.509 154.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 460 0.000512 2048 170 3240 9216 5.37094 3.42013 41.3258 103.73 153.95 154.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 810 3.2e-05 4096 200 1680 451584 330.9 143.298 6846.86 4291.24 11612.6 11612.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 810 0.000512 512 190 360 23040 1.64166 0.819648 3.33402 26.0549 31.9777 32.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1970 0.000128 1024 500 660 133632 11.1954 6.83363 61.5859 208.602 288.342 288.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1830 3.2e-05 4096 200 5340 591360 151.933 117.924 7892.38 3531.18 11693.6 11693.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1250 0.000256 1024 280 660 63744 4.60365 3.66182 29.0953 104.498 141.957 142.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1840 0.000128 1024 470 1380 135168 11.0945 6.82803 128.788 208.603 355.44 355.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1720 6.4e-05 4096 450 2460 268800 72.6139 55.6677 1555.39 1676.4 3360.19 3360.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1940 3.2e-05 1024 150 720 599040 41.879 26.9072 267.424 838.666 1175.01 1175.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1760 0.000512 2048 440 720 33840 3.47136 22.0377 125.17 150.72 150.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 460 0.000512 2048 170 3240 8640 5.40464 3.41654 32.9611 103.871 145.754 145.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 810 3.2e-05 4096 200 1680 449280 331.562 143.445 6718.63 4288.14 11482.1 11482.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 810 0.000512 512 190 360 23040 1.64637 0.821248 3.1601 26.0911 31.8419 31.9557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1970 0.000128 1024 500 660 134400 11.1966 6.84067 54.4131 209.206 281.786 281.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1830 3.2e-05 4096 200 5340 591360 151.855 117.898 6856.43 3528.05 10654.4 10654.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1250 0.000256 1024 280 660 64320 4.60694 3.41603 25.3899 104.834 138.349 138.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1840 0.000128 1024 470 1380 134400 11.1926 6.85939 111.625 209.207 339.011 339.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1720 6.4e-05 4096 450 2460 269920 72.8378 55.7098 3691.42 1691.3 5511.38 5511.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1940 3.2e-05 1024 150 720 599424 42.023 27.2245 629.758 845.685 1544.83 1544.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1760 0.000512 2048 440 720 34104 3.46934 52.8844 125.258 181.654 181.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 460 0.000512 2048 170 3240 10080 5.44336 3.47498 89.4898 105.832 204.34 204.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 810 3.2e-05 4096 200 1680 452480 331.976 143.751 4537.06 4319.17 9332.27 9332.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 810 0.000512 512 190 360 24640 1.62826 0.830784 6.58886 26.5832 35.7563 35.8625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1970 0.000128 1024 500 660 135296 11.2127 6.84042 127.3 211.278 356.761 356.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1830 3.2e-05 4096 200 5340 592256 152.633 118.069 16204.7 3559.65 20035.3 20035.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1250 0.000256 1024 280 660 64736 4.60778 3.4185 59.9938 105.747 173.868 173.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1840 0.000128 1024 470 1380 136192 11.1605 6.8425 265.708 211.331 495.169 495.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1720 6.4e-05 4096 450 2460 269696 72.605 55.6789 2346.37 1675.34 4150.1 4150.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1940 3.2e-05 1024 150 720 599424 41.8914 26.923 398.449 837.58 1304.98 1305.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1760 0.000512 2048 440 720 34048 3.46608 33.6732 125.172 162.354 162.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 460 0.000512 2048 170 3240 9408 5.39219 3.41766 53.3762 103.761 166.046 166.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 810 3.2e-05 4096 200 1680 451584 330.983 143.492 2892.49 4287.73 7655.02 7655.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 810 0.000512 512 190 360 24192 1.62093 0.822592 4.45626 26.0632 33.0905 33.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1970 0.000128 1024 500 660 135296 11.1739 6.83827 81.2522 209.331 308.723 308.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1830 3.2e-05 4096 200 5340 591808 151.838 117.898 10242.4 3526.01 14038.4 14038.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1250 0.000256 1024 280 660 64512 4.60448 3.41501 38.5035 104.807 151.429 151.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1840 0.000128 1024 470 1380 136192 11.1316 6.83523 168.476 209.325 395.896 396.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1720 6.4e-05 4096 450 2460 269472 72.8388 55.7548 1981.04 1673.45 3783.19 3783.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1940 3.2e-05 1024 150 720 598080 41.9942 26.9271 337.584 836.56 1243.19 1243.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1760 0.000512 2048 440 720 33936 3.46467 28.4468 121.846 153.799 153.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 460 0.000512 2048 170 3240 9408 5.36986 3.40397 44.9139 103.322 157.115 157.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 810 3.2e-05 4096 200 1680 451584 331.872 143.693 2453.19 4269.72 7198.8 7199.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 810 0.000512 512 190 360 22848 1.61382 0.800768 3.45731 25.5048 31.5004 31.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1970 0.000128 1024 500 660 134400 11.2615 6.84378 68.4995 209.424 296.155 296.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1830 3.2e-05 4096 200 5340 591360 152.356 118.057 8654.08 3527.02 12451.7 12451.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1250 0.000256 1024 280 660 64512 4.62614 3.42778 33.0346 104.894 146.079 146.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1840 0.000128 1024 470 1380 135744 11.2037 6.84022 142.145 209.426 369.744 369.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1720 6.4e-05 4096 450 2460 268800 72.5091 55.6032 1738.33 1674.96 3541.52 3541.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1940 3.2e-05 1024 150 720 598528 41.8417 26.8716 296.008 837.221 1202.07 1202.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1760 0.000512 2048 440 720 33824 3.46138 24.8804 123.869 152.254 152.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 460 0.000512 2048 170 3240 8960 5.41795 3.4447 36.5881 104.152 149.705 149.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 810 3.2e-05 4096 200 1680 451584 330.479 143.313 2158.14 4273.27 6905.54 6905.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 810 0.000512 512 190 360 23296 1.59658 0.79984 3.49594 25.5596 31.5767 31.6846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1970 0.000128 1024 500 660 134400 11.2152 6.8321 60.9934 209.71 288.878 288.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1830 3.2e-05 4096 200 5340 591360 151.871 118.08 7599.48 3532.6 11402.2 11402.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1250 0.000256 1024 280 660 63616 4.54896 3.37859 28.3802 103.845 140.252 140.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1840 0.000128 1024 470 1380 136192 11.1151 6.83315 125.021 209.652 352.75 352.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1720 6.4e-05 4096 450 2460 268800 72.7961 55.7186 1546.59 1671.29 3346.51 3346.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1940 3.2e-05 1024 150 720 595840 41.9733 26.9256 261.583 835.334 1165.95 1166.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1760 0.000512 2048 440 720 33880 3.46931 22.6056 125.006 151.124 151.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 460 0.000512 2048 170 3240 8960 5.3865 3.39392 33.8965 102.999 145.781 145.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 810 3.2e-05 4096 200 1680 448000 334.662 144.009 6148.47 4298.04 10925.5 10925.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 810 0.000512 512 190 360 22400 1.65597 0.816608 3.10179 25.8799 31.5809 31.6924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1970 0.000128 1024 500 660 132160 11.2238 6.8865 52.8659 207.737 278.841 278.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1830 3.2e-05 4096 200 5340 591360 152.232 117.915 6708.69 3522.69 10501.7 10501.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1250 0.000256 1024 280 660 63840 4.59568 3.39597 25.4535 104.127 137.675 137.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1840 0.000128 1024 470 1380 134400 11.0979 6.82634 109.503 207.734 335.29 335.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1720 6.4e-05 4096 450 2460 269824 72.5877 55.6082 3511.66 1675.59 5315.56 5315.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1940 3.2e-05 1024 150 720 599552 41.8443 26.88 603.677 837.928 1510.47 1510.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1760 0.000512 2048 440 720 34112 3.47667 50.5698 124.247 178.339 178.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 460 0.000512 2048 170 3240 9984 5.41958 3.47078 82.3739 104.673 196.04 196.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 810 3.2e-05 4096 200 1680 452608 331.108 143.454 4329.96 4287.43 9092.29 9092.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 810 0.000512 512 190 360 24576 1.62627 0.83072 6.43014 26.2954 35.3089 35.4181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1970 0.000128 1024 500 660 135168 11.2047 6.9537 121.561 209.628 349.476 349.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1830 3.2e-05 4096 200 5340 592384 152.015 117.846 15308.2 3527.11 19105.3 19105.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1250 0.000256 1024 280 660 64512 4.58733 3.40342 57.9385 104.583 170.612 170.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1840 0.000128 1024 470 1380 136192 11.1453 6.83037 252.588 209.761 480.457 480.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1720 6.4e-05 4096 450 2460 269824 72.6201 55.5998 2406.36 1677.12 4211.82 4211.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1940 3.2e-05 1024 150 720 599040 41.8656 26.8835 409.441 838.443 1316.76 1316.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1760 0.000512 2048 440 720 34048 3.47805 34.3695 124.32 162.212 162.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 460 0.000512 2048 170 3240 9728 5.42925 3.48195 55.5951 104.921 169.532 169.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 810 3.2e-05 4096 200 1680 452608 331.079 143.433 2972.3 4277.66 7724.8 7725.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 810 0.000512 512 190 360 24576 1.62874 0.831488 4.43802 26.3528 33.3828 33.4937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1970 0.000128 1024 500 660 134144 11.2006 6.83008 82.6114 209.173 309.939 310.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1830 3.2e-05 4096 200 5340 591872 152.142 117.881 10412.6 3530.03 14212.9 14213.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1250 0.000256 1024 280 660 64512 4.59197 3.40582 39.2469 104.743 152.085 152.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1840 0.000128 1024 470 1380 135168 11.147 6.8321 168.689 209.177 395.972 396.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1720 6.4e-05 4096 450 2460 268800 72.6139 55.6134 1982.86 1673.72 3784.93 3785.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1940 3.2e-05 1024 150 720 597504 41.9068 26.86 338.179 836.638 1243.72 1243.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1760 0.000512 2048 440 720 33984 3.47136 28.9386 124.854 157.306 157.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 460 0.000512 2048 170 3240 9216 5.38118 3.41683 44.214 103.651 156.762 156.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 810 3.2e-05 4096 200 1680 451584 330.724 143.329 2462.92 4289.74 7227.04 7227.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 810 0.000512 512 190 360 23040 1.64394 0.819104 3.66272 26.0341 32.2869 32.3972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1970 0.000128 1024 500 660 133632 11.1961 6.82346 68.5652 208.449 295.157 295.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1830 3.2e-05 4096 200 5340 591360 151.97 117.89 8646.2 3528.57 12444.8 12445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1250 0.000256 1024 280 660 63744 4.59539 3.40608 32.5182 104.42 145.041 145.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1840 0.000128 1024 470 1380 135168 11.1036 6.82592 140.056 208.45 366.566 366.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1720 6.4e-05 4096 450 2460 268288 72.5133 55.5848 1832.52 1671.47 3632.2 3632.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1940 3.2e-05 1024 150 720 598016 41.9488 26.8876 313.854 838.137 1220.96 1221.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1760 0.000512 2048 440 720 33792 3.4617 26.8887 123.549 153.943 153.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 460 0.000512 2048 170 3240 8192 5.36554 3.36282 35.6529 102.458 146.938 147.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 810 3.2e-05 4096 200 1680 450560 330.578 143.139 2280.34 4265.65 7020.03 7020.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 810 0.000512 512 190 360 22528 1.57626 0.782336 3.34221 25.0554 30.8813 30.9862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1970 0.000128 1024 500 660 133120 11.2551 6.83203 63.7279 209.23 291.173 291.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1830 3.2e-05 4096 200 5340 591872 151.937 117.962 7945.74 3535.96 11751.8 11752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1250 0.000256 1024 280 660 64512 4.60813 3.41027 30.5346 104.857 143.513 143.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1840 0.000128 1024 470 1380 135168 11.1763 6.82621 128.514 209.228 355.874 355.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1720 6.4e-05 4096 450 2460 267520 72.549 55.5479 1668.98 1671.6 3468.79 3468.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1940 3.2e-05 1024 150 720 599040 41.8528 26.8864 286.279 838.812 1193.96 1194.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1760 0.000512 2048 440 720 33600 3.44842 24.3139 123.261 151.066 151.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 460 0.000512 2048 170 3240 8960 5.40621 3.44288 35.7822 104.793 149.526 149.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 810 3.2e-05 4096 200 1680 450560 333.493 143.806 2079.26 4309.14 6866.03 6866.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 810 0.000512 512 190 360 23040 1.65549 0.825216 3.48717 26.1408 32.2318 32.3482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1970 0.000128 1024 500 660 130560 11.1691 6.80701 56.7854 207.547 282.434 282.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1830 3.2e-05 4096 200 5340 591360 152.116 118.119 7249.02 3535.31 11054.8 11055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1250 0.000256 1024 280 660 62720 4.56278 3.37299 27.6658 103.641 139.342 139.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1840 0.000128 1024 470 1380 133120 11.007 6.80371 116.05 206.713 340.701 340.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1720 6.4e-05 4096 450 2496 269824 72.6002 55.5966 3068.43 1677.36 4874.1 4874.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1940 3.2e-05 1024 150 704 599296 41.8229 26.8889 494.545 838.783 1402.18 1402.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1760 0.000512 2048 440 768 33824 3.47955 45.6623 125.765 174.95 175.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 460 0.000512 2048 170 3264 9728 5.41469 3.46749 71.0138 104.661 184.659 184.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 810 3.2e-05 4096 200 1664 448000 335.387 144.148 5869.05 4302.78 10651.7 10652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 810 0.000512 512 190 320 24064 1.62957 0.831488 4.91523 26.2943 33.7988 33.9061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1970 0.000128 1024 500 704 134144 11.2268 6.8287 109.748 209.738 337.672 337.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1830 3.2e-05 4096 200 5376 592000 151.596 118.098 13388.6 3531.14 17189.7 17189.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1250 0.000256 1024 280 704 64768 4.5951 3.41968 50.2672 104.962 163.343 163.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1840 0.000128 1024 470 1344 135424 11.1821 6.83149 213.596 209.813 441.55 441.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1720 6.4e-05 4096 450 2496 269568 72.6344 55.6114 1981.41 1677.02 3786.79 3786.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1940 3.2e-05 1024 150 704 599040 41.859 26.8816 317.198 838.466 1224.54 1224.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1760 0.000512 2048 440 768 33792 3.4816 29.7935 124.343 157.663 157.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 460 0.000512 2048 170 3264 9728 5.42106 3.4663 46.2102 104.761 159.961 160.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 810 3.2e-05 4096 200 1664 447488 336.945 144.225 6040.71 4305.85 10828.1 10828.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 810 0.000512 512 190 320 24064 1.6425 0.831392 3.46141 26.3144 32.377 32.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1970 0.000128 1024 500 704 134144 11.2442 6.83008 71.4142 209.806 299.423 299.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1830 3.2e-05 4096 200 5376 591872 151.682 118.26 8589.96 3532.71 12392.8 12393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1250 0.000256 1024 280 704 64512 4.5895 3.40368 32.8547 104.672 145.619 145.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1840 0.000128 1024 470 1344 135168 11.2098 6.82803 137.433 209.811 365.41 365.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1720 6.4e-05 4096 450 2496 269568 72.61 55.6073 4568.42 1676.49 6373.25 6373.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1940 3.2e-05 1024 150 704 598272 41.8769 26.8841 283.306 839.057 1191.25 1191.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1760 0.000512 2048 440 768 33696 3.47546 75.2865 125.45 204.256 204.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 460 0.000512 2048 170 3264 9600 5.41334 3.45613 37.8619 104.504 151.334 151.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 810 3.2e-05 4096 200 1664 446976 335.391 144.051 5979.37 4318.4 10777.6 10777.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 810 0.000512 512 190 320 23040 1.64278 0.817664 2.84522 25.9895 31.4235 31.5351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1970 0.000128 1024 500 704 133632 11.2517 6.83261 86.6177 209.5 314.336 314.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1830 3.2e-05 4096 200 5376 591744 151.508 118.198 7127.01 3535.82 10932.8 10933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1250 0.000256 1024 280 704 64512 4.62042 3.40787 82.7228 104.888 195.743 195.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1840 0.000128 1024 470 1344 135168 11.1837 6.82387 114.685 209.604 342.42 342.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1720 6.4e-05 4096 450 2496 269312 72.8017 55.6175 4510.31 1677.13 6315.97 6316.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1940 3.2e-05 1024 150 704 599040 41.8602 26.8815 247.424 839.352 1155.65 1155.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1760 0.000512 2048 440 768 33664 3.46893 74.7352 127.904 206.149 206.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 460 0.000512 2048 170 3264 9728 5.44154 3.48202 33.5524 104.919 147.495 147.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 810 3.2e-05 4096 200 1664 446464 337.848 144.419 6148.12 4315.25 10946 10946.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 810 0.000512 512 190 320 23552 1.65238 0.833536 2.67178 26.3539 31.6373 31.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1970 0.000128 1024 500 704 133120 11.2857 6.83642 178.857 211.891 408.999 409.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1830 3.2e-05 4096 200 5376 591360 151.813 118.367 6142.76 3536.35 9949.51 9949.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1250 0.000256 1024 280 704 64512 4.62099 3.408 82.4302 104.743 195.304 195.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1840 0.000128 1024 470 1344 134144 11.1919 6.83136 98.351 209.177 325.68 325.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1720 6.4e-05 4096 450 2496 269760 72.8554 55.7228 4085.87 1676.69 5891.26 5891.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1940 3.2e-05 1024 150 704 599360 41.9679 26.9557 668.316 839.733 1577.11 1577.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1760 0.000512 2048 440 768 33840 3.48774 61.3141 124.489 189.332 189.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 460 0.000512 2048 170 3264 9760 5.42691 3.46691 96.098 104.599 209.688 209.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 810 3.2e-05 4096 200 1664 448000 336.196 144.485 7771.37 4306.57 12559 12559.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 810 0.000512 512 190 320 23680 1.64054 0.827392 6.39267 26.1657 35.1511 35.2656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1970 0.000128 1024 500 704 134080 11.281 6.85114 147.463 209.746 375.472 375.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1830 3.2e-05 4096 200 5376 592000 152.184 118.394 17896.6 3532.02 21699.4 21699.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1250 0.000256 1024 280 704 64800 4.61891 3.42541 67.957 104.978 181.077 181.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1840 0.000128 1024 470 1344 135360 11.2359 6.8409 288.925 209.747 516.879 516.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1720 6.4e-05 4096 450 2496 269760 72.6439 55.6892 2483.42 1677.08 4288.96 4289.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1940 3.2e-05 1024 150 704 599040 41.8825 26.9204 410.215 838.485 1317.64 1317.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1760 0.000512 2048 440 768 33760 3.47968 37.4043 125.358 166.286 166.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 460 0.000512 2048 170 3264 9600 5.39837 3.45088 57.4161 104.287 170.653 170.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 810 3.2e-05 4096 200 1664 448000 335.176 144.316 7484.99 4302.3 12267.1 12267.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 810 0.000512 512 190 320 23040 1.6409 0.817152 4.26499 25.9795 32.8308 32.9359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1970 0.000128 1024 500 704 133760 11.2566 6.83622 90.5876 209.827 318.635 318.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1830 3.2e-05 4096 200 5376 591680 151.669 118.286 10844 3531.18 14645.3 14645.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1250 0.000256 1024 280 704 64320 4.58931 3.40902 41.3292 104.608 154.035 154.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1840 0.000128 1024 470 1344 135040 11.2259 6.85507 176.713 209.826 404.749 404.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1720 6.4e-05 4096 450 2496 269280 72.8445 55.7338 2057.75 1675.42 3861.87 3861.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1940 3.2e-05 1024 150 704 598080 42.0431 26.9373 336.487 837.603 1243.2 1243.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1760 0.000512 2048 440 768 33720 3.47331 30.9551 125.239 159.709 159.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 460 0.000512 2048 170 3264 9600 5.44365 3.47395 48.2831 104.816 162.119 162.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 810 3.2e-05 4096 200 1664 447360 336.252 144.402 7318.63 4317.16 12116.8 12117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 810 0.000512 512 190 320 23040 1.64893 0.817792 3.47469 26.0034 32.0711 32.1802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1970 0.000128 1024 500 704 133440 11.2465 6.84358 74.2777 208.997 301.493 301.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1830 3.2e-05 4096 200 5376 591360 152.209 118.356 8994.06 3531.08 12795.9 12796.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1250 0.000256 1024 280 704 64320 4.61293 3.41811 33.9129 104.652 146.692 146.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1840 0.000128 1024 470 1344 134400 11.2124 6.84006 144.45 208.997 371.629 371.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1720 6.4e-05 4096 450 2496 269440 72.522 55.6075 1767.53 1677.71 3573.49 3573.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1940 3.2e-05 1024 150 704 599040 41.7928 26.8902 290.382 838.809 1198.01 1198.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1760 0.000512 2048 440 768 33600 3.47075 26.8184 123.724 154.054 154.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 460 0.000512 2048 170 3264 8960 5.38557 3.41197 38.02 103.654 150.569 150.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 810 3.2e-05 4096 200 1664 448000 334.718 144.142 7297.61 4322.07 12098.9 12099.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 810 0.000512 512 190 320 23040 1.6457 0.81824 3.14342 26.038 31.7716 31.8782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1970 0.000128 1024 500 704 131840 11.2013 6.82147 63.9388 208.244 290.334 290.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1830 3.2e-05 4096 200 5376 591360 151.436 118.329 7721.67 3534.02 11525.7 11525.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1250 0.000256 1024 280 704 64000 4.57296 3.39072 29.3342 104.296 141.692 141.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1840 0.000128 1024 470 1344 133120 11.17 6.81891 123.625 208.239 349.984 350.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1720 6.4e-05 4096 450 2496 268800 72.831 55.724 1614.11 1676.32 3419.1 3419.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1940 3.2e-05 1024 150 704 598400 42.0062 26.9357 263.971 837.878 1170.93 1171.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1760 0.000512 2048 440 768 33600 3.47078 24.2453 124.823 152.582 152.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 460 0.000512 2048 170 3264 8800 5.4215 3.41805 34.4515 103.761 147.156 147.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 810 3.2e-05 4096 200 1664 444800 338.069 144.8 7884.56 4315.18 12683 12683.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 810 0.000512 512 190 320 22400 1.66592 0.821248 3.06022 26.0636 31.7386 31.8546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1970 0.000128 1024 500 704 132800 11.2823 6.84189 58.8866 217.664 294.803 294.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1830 3.2e-05 4096 200 5376 591200 152.366 118.845 7079.41 3544.29 10895.1 10895.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1250 0.000256 1024 280 704 64000 4.61184 3.4184 26.8883 104.563 139.581 139.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1840 0.000128 1024 470 1344 134400 11.2063 6.84691 114.146 208.716 341.046 341.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1720 6.4e-05 4096 450 2496 269760 72.6447 55.697 3765.82 1677.51 5571.78 5571.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1940 3.2e-05 1024 150 704 599040 41.8887 26.9206 622.462 838.879 1530.28 1530.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1760 0.000512 2048 440 768 33792 3.47546 56.4695 125.367 185.354 185.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 460 0.000512 2048 170 3264 9792 5.42115 3.47526 88.5593 104.904 202.461 202.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 810 3.2e-05 4096 200 1664 447744 334.958 144.277 4479.42 4303.28 9262.26 9262.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 810 0.000512 512 190 320 23808 1.63459 0.8264 5.98986 26.2206 34.7945 34.9041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1970 0.000128 1024 500 704 133632 11.2624 6.84045 136.556 209.589 364.379 364.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1830 3.2e-05 4096 200 5376 591936 151.773 118.196 16443.3 3533.21 20246.7 20246.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1250 0.000256 1024 280 704 64704 4.59635 3.41606 63.0742 104.836 176.022 176.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1840 0.000128 1024 470 1344 135168 11.1825 6.84086 267.546 209.576 495.272 495.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1720 6.4e-05 4096 450 2496 269568 72.4907 55.5948 2357.73 1676.68 4162.61 4162.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1940 3.2e-05 1024 150 704 598272 41.8784 26.8799 390.326 838.272 1297.49 1297.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1760 0.000512 2048 440 768 33696 3.46797 35.0872 124.111 162.711 162.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 460 0.000512 2048 170 3264 9600 5.40099 3.45523 54.3925 104.519 167.869 167.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 810 3.2e-05 4096 200 1664 446976 334.427 144.028 2819.2 4299.33 7597.33 7597.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 810 0.000512 512 190 320 23040 1.64032 0.817152 3.85808 26.0022 32.4466 32.5602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1970 0.000128 1024 500 704 133632 11.2274 6.92205 85.9566 209.531 313.765 313.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1830 3.2e-05 4096 200 5376 591744 151.448 118.163 10301.3 3532.6 14103.7 14103.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1250 0.000256 1024 280 704 64512 4.59965 3.40858 39.3398 104.899 152.347 152.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1840 0.000128 1024 470 1344 135168 11.1634 6.83171 167.625 209.521 395.272 395.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1720 6.4e-05 4096 450 2496 269568 72.6117 55.6646 1943.58 1675.6 3747.57 3747.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1940 3.2e-05 1024 150 704 597888 41.9926 26.9682 317.94 837.659 1224.7 1224.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1760 0.000512 2048 440 768 33696 3.47766 29.3382 124.153 157.012 157.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 460 0.000512 2048 170 3264 9216 5.40518 3.4464 42.9137 104.047 155.912 156.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 810 3.2e-05 4096 200 1664 446976 336.103 144.43 2329.5 4318.86 7129.22 7129.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 810 0.000512 512 190 320 23040 1.62259 0.807008 3.23994 25.7502 31.5508 31.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1970 0.000128 1024 500 704 132480 11.2459 6.83814 69.787 208.914 296.913 297.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1830 3.2e-05 4096 200 5376 591552 151.681 118.135 8496.46 3527.21 12293.7 12293.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1250 0.000256 1024 280 704 64512 4.59504 3.41504 32.3555 104.621 145.086 145.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1840 0.000128 1024 470 1344 134784 11.1434 6.83254 137.106 208.914 364.127 364.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1720 6.4e-05 4096 450 2496 268800 72.607 55.5997 1713.65 1673.24 3515.21 3515.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1940 3.2e-05 1024 150 704 597504 41.9204 26.8718 279.594 836.401 1184.92 1185.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1760 0.000512 2048 440 768 33600 3.47194 25.5751 123.55 152.643 152.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 460 0.000512 2048 170 3264 9216 5.38806 3.42243 38.7669 103.622 151.3 151.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 810 3.2e-05 4096 200 1664 445440 336.757 144.29 6353.49 4320.5 11155.4 11155.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 810 0.000512 512 190 320 23040 1.64781 0.821248 2.95389 26.0316 31.582 31.6928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1970 0.000128 1024 500 704 132096 11.2447 6.82976 61.6947 208.393 288.292 288.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1830 3.2e-05 4096 200 5376 591360 151.651 118.203 7496.06 3527.6 11293.7 11293.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1250 0.000256 1024 280 704 63744 4.60781 3.40582 28.1753 104.394 140.683 140.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1840 0.000128 1024 470 1344 133632 11.2135 6.82941 119.657 208.393 346.226 346.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1720 6.4e-05 4096 450 2496 268800 72.6099 55.7279 1513.6 1676.41 3318.47 3318.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1940 3.2e-05 1024 150 704 597120 42.0247 26.9066 248.644 837.937 1155.65 1155.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1760 0.000512 2048 440 768 33600 3.48125 22.5853 125.388 151.496 151.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 460 0.000512 2048 170 3264 8640 5.41232 3.41827 32.1021 103.866 144.9 145.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 810 3.2e-05 4096 200 1664 445440 335.267 144.052 6254.44 4291.57 11025.7 11025.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 810 0.000512 512 190 320 23040 1.64797 0.8192 3.02362 26.0944 31.7126 31.8203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1970 0.000128 1024 500 704 132480 11.2738 6.87062 55.8549 209.208 283.337 283.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1830 3.2e-05 4096 200 5376 590400 151.905 118.421 6661.2 3533.26 10465 10465.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1250 0.000256 1024 280 704 64320 4.61328 3.41606 25.2263 104.833 138.188 138.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1840 0.000128 1024 470 1344 134400 11.1936 6.83414 107.475 209.207 334.839 334.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1720 6.4e-05 4096 450 2496 269696 72.8369 55.7123 3538.49 1676.59 5343.74 5343.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1940 3.2e-05 1024 150 704 598528 42.0607 26.9517 577.399 838.377 1484.92 1485.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1760 0.000512 2048 440 768 33824 3.48749 53.0282 125.589 182.148 182.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 460 0.000512 2048 170 3264 9856 5.44358 3.4816 83.8076 104.912 197.743 197.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 810 3.2e-05 4096 200 1664 448000 335.808 144.484 4203.78 4300.68 8985.07 8985.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 810 0.000512 512 190 320 23744 1.65494 0.833856 5.79434 26.353 34.7629 34.8704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1970 0.000128 1024 500 704 133504 11.2894 6.85008 127.135 209.447 354.849 354.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1830 3.2e-05 4096 200 5376 591808 152.194 118.336 15447.1 3537.28 19255.2 19255.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1250 0.000256 1024 280 704 64512 4.61789 3.41722 58.4638 104.832 171.431 171.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1840 0.000128 1024 470 1344 135296 11.2156 6.84646 249.547 209.448 477.185 477.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1720 6.4e-05 4096 450 2496 269696 72.6408 55.6705 2266.93 1676.91 4072.27 4072.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1940 3.2e-05 1024 150 704 598528 41.9545 26.9255 368.378 838.41 1275.8 1275.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1760 0.000512 2048 440 768 33712 3.4775 34.1545 124.187 161.867 161.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 460 0.000512 2048 170 3264 9408 5.38714 3.42016 51.1802 103.855 163.946 164.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 810 3.2e-05 4096 200 1664 446208 336.14 144.341 2701.92 4301.39 7484.12 7484.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 810 0.000512 512 190 320 23296 1.64317 0.823456 3.92083 26.0874 32.6057 32.7132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1970 0.000128 1024 500 704 133504 11.2504 6.83546 82.1244 209.644 309.984 310.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1830 3.2e-05 4096 200 5376 591360 151.856 118.307 9883.1 3531.89 13685.4 13685.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1250 0.000256 1024 280 704 64512 4.60675 3.41878 37.8151 104.904 150.846 150.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1840 0.000128 1024 470 1344 135296 11.1782 6.83763 159.702 209.519 387.364 387.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1720 6.4e-05 4096 450 2496 268800 72.8562 55.744 1913.68 1673.25 3715.64 3715.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1940 3.2e-05 1024 150 704 596736 42.0966 26.9241 312.72 836.446 1218.32 1218.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1760 0.000512 2048 440 768 33600 3.47136 28.9924 123.9 156.407 156.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 460 0.000512 2048 170 3264 8736 5.3961 3.40173 40.4388 103.31 152.647 152.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 810 3.2e-05 4096 200 1664 446208 336.758 144.533 2285.72 4302.31 7069.64 7069.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 810 0.000512 512 190 320 21504 1.64214 0.802368 3.08685 25.4986 31.1575 31.2668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1970 0.000128 1024 500 704 133056 11.3237 6.8425 69.3764 209.404 297.074 297.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1830 3.2e-05 4096 200 5376 591360 152.26 118.263 8343.94 3526.59 12141.3 12141.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1250 0.000256 1024 280 704 64512 4.62771 3.42826 32.4291 104.885 145.467 145.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1840 0.000128 1024 470 1344 134400 11.2733 6.84682 134.852 209.408 362.508 362.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1720 6.4e-05 4096 450 2496 268800 72.5121 55.6196 1681.71 1675.31 3485.26 3485.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1940 3.2e-05 1024 150 704 596736 41.9425 26.8653 273.874 837.404 1180.22 1180.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1760 0.000512 2048 440 768 33600 3.47853 25.4362 124.154 153.111 153.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 460 0.000512 2048 170 3264 8960 5.412 3.4457 35.7068 104.176 148.84 148.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 810 3.2e-05 4096 200 1664 444416 347.308 144.456 2008.48 4349.87 6850.44 6850.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 810 0.000512 512 190 320 21504 1.63859 0.802368 3.08611 25.5653 31.2206 31.3271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1970 0.000128 1024 500 704 132608 11.2684 6.82854 60.7454 209.691 288.664 288.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1830 3.2e-05 4096 200 5376 591360 151.304 118.336 7317.19 3533.36 11120.4 11120.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1250 0.000256 1024 280 704 63616 4.54518 3.38355 28.0447 103.867 139.94 140.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1840 0.000128 1024 470 1344 134400 11.21 6.83181 118.289 209.696 346.157 346.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1720 6.4e-05 4096 450 2496 268800 72.8066 55.7056 1506.46 1671.61 3306.7 3306.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1940 3.2e-05 1024 150 704 595840 42.0136 26.8913 243.255 835.473 1147.77 1147.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1760 0.000512 2048 440 768 33600 3.48365 23.1875 124.089 150.802 150.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 460 0.000512 2048 170 3264 8960 5.38624 3.3881 32.3914 103.018 144.284 144.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 810 3.2e-05 4096 200 1664 443520 338.084 144.638 5804.08 4324.82 10611.9 10612.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 810 0.000512 512 190 320 22400 1.64992 0.815104 2.65408 25.8818 31.1244 31.2359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1970 0.000128 1024 500 704 132160 11.2376 6.90803 54.2468 207.772 280.292 280.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1830 3.2e-05 4096 200 5376 590240 152.066 118.567 6489.01 3529.37 10289.2 10289.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1250 0.000256 1024 280 704 63840 4.59866 3.39661 25.045 104.141 137.278 137.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1840 0.000128 1024 470 1344 132160 11.2346 6.82493 103.144 207.774 329.106 329.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1720 6.4e-05 4096 450 2496 269568 72.6139 55.6073 3514.79 1675.82 5318.94 5319.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1940 3.2e-05 1024 150 704 599040 41.8632 26.882 578.509 837.996 1485.38 1485.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1760 0.000512 2048 440 768 33792 3.47558 52.8552 125.552 181.926 181.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 460 0.000512 2048 170 3264 9728 5.41936 3.46522 81.9209 104.685 195.591 195.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 810 3.2e-05 4096 200 1664 447488 335.856 144.248 4182.56 4301.93 8964.92 8965.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 810 0.000512 512 190 320 24064 1.6407 0.830848 5.90118 26.2963 34.7976 34.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1970 0.000128 1024 500 704 134144 11.2507 6.83034 127.855 209.659 355.722 355.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1830 3.2e-05 4096 200 5376 591872 151.642 118.264 15256.5 3530.92 19057.6 19057.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1250 0.000256 1024 280 704 64512 4.59101 3.40378 58.9884 104.599 171.681 171.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1840 0.000128 1024 470 1344 135168 11.2098 6.83066 246.953 209.787 474.909 475.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1720 6.4e-05 4096 450 2496 269312 72.613 55.6087 2368.94 1677.22 4174.49 4174.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1940 3.2e-05 1024 150 704 599040 41.8713 26.8791 388.12 838.501 1295.5 1295.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1760 0.000512 2048 440 768 33664 3.47341 35.7356 124.17 163.421 163.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 460 0.000512 2048 170 3264 9728 5.42755 3.48483 54.2695 104.922 168.202 168.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 810 3.2e-05 4096 200 1664 446464 336.632 144.432 2833.18 4311 7625.55 7625.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 810 0.000512 512 190 320 23552 1.65162 0.833536 4.01398 26.3554 32.9814 33.0895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1970 0.000128 1024 500 704 133120 11.2364 6.83226 85.8196 209.188 313.203 313.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1830 3.2e-05 4096 200 5376 591360 151.719 118.358 10218.7 3532.95 14021.9 14022.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1250 0.000256 1024 280 704 64512 4.5887 3.40982 39.5383 104.749 152.385 152.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1840 0.000128 1024 470 1344 134144 11.197 6.83008 162.412 209.187 389.754 389.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1720 6.4e-05 4096 450 2496 268800 72.6041 55.6218 1961.33 1675.15 3764.82 3764.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1940 3.2e-05 1024 150 704 597504 41.9123 26.8635 319.597 837.677 1226.19 1226.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1760 0.000512 2048 440 768 33600 3.46893 29.329 123.689 156.528 156.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 460 0.000512 2048 170 3264 9216 5.38589 3.41402 41.8605 103.739 154.499 154.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 810 3.2e-05 4096 200 1664 445440 336.485 144.297 2345.81 4325.05 7151.97 7152.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 810 0.000512 512 190 320 23040 1.64384 0.8208 3.33037 26.0596 31.9855 32.0942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1970 0.000128 1024 500 704 132096 11.2516 6.82944 70.9812 208.623 297.811 297.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1830 3.2e-05 4096 200 5376 591360 151.605 118.163 8485.1 3531.58 12286.7 12286.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1250 0.000256 1024 280 704 63744 4.6001 3.40941 32.4566 104.514 145.079 145.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1840 0.000128 1024 470 1344 133632 11.2064 6.82947 134.159 208.63 360.955 361.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1720 6.4e-05 4096 450 2496 268288 72.5047 55.5704 1801.55 1672.55 3602.29 3602.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1940 3.2e-05 1024 150 704 598016 41.9 26.88 294.253 839.285 1202.45 1202.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1760 0.000512 2048 440 768 33536 3.47933 27.6407 123.808 154.972 155.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 460 0.000512 2048 170 3264 8192 5.36986 3.36608 34.4976 102.529 146.034 146.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 810 3.2e-05 4096 200 1664 442368 337.284 144.409 2147.81 4330.5 6960.32 6960.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 810 0.000512 512 190 320 20480 1.63142 0.780288 2.86765 25.0708 30.4788 30.5903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1970 0.000128 1024 500 704 133120 11.2541 6.83382 65.8887 209.373 293.48 293.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1830 3.2e-05 4096 200 5376 590848 151.878 118.706 7769.86 3537.38 11578 11578.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1250 0.000256 1024 280 704 64512 4.60947 3.40867 30.4446 104.933 143.494 143.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1840 0.000128 1024 470 1344 133120 11.2558 6.83219 122.311 209.377 349.903 350.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1720 6.4e-05 4096 450 2496 267520 72.5607 55.5418 1657.83 1671.52 3457.56 3457.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1940 3.2e-05 1024 150 704 599040 41.85 26.8897 272.354 838.808 1180.03 1180.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1760 0.000512 2048 440 768 33280 3.44621 25.4115 123.341 152.243 152.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 460 0.000512 2048 170 3264 8960 5.41709 3.4345 33.9257 104.074 146.954 147.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 810 3.2e-05 4096 200 1664 445440 337.919 144.772 1993.82 4318.96 6795.79 6796.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 810 0.000512 512 190 320 23040 1.65094 0.824736 3.28358 26.143 32.0284 32.1388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1970 0.000128 1024 500 704 130560 11.171 6.79914 59.3185 206.718 284.137 284.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1830 3.2e-05 4096 200 5376 591360 151.635 118.59 7173.55 3535.34 10979.3 10979.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1250 0.000256 1024 280 704 62720 4.56973 3.36973 27.6202 103.64 139.301 139.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1840 0.000128 1024 470 1344 130560 11.1721 6.79782 110.335 206.718 335.151 335.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1720 6.4e-05 4096 450 2496 268800 72.6104 55.6134 1585.59 1674.59 3388.52 3388.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1940 3.2e-05 1024 150 704 595968 42.0938 26.872 258.007 836.836 1163.94 1164.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1760 0.000512 2048 440 768 33408 3.47136 24.434 123.977 151.925 151.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 460 0.000512 2048 170 3264 9216 5.41594 3.45315 33.961 104.158 147.09 147.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 810 3.2e-05 4096 200 1664 442368 335.961 143.878 1884.64 4307.76 6672.55 6672.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 810 0.000512 512 190 320 21504 1.61821 0.78592 2.96691 25.1418 30.6399 30.7495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1970 0.000128 1024 500 704 129024 11.2177 6.80979 56.6704 206.631 281.455 281.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1830 3.2e-05 4096 200 5376 589824 151.824 118.246 6746.14 3530.36 10546.8 10547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1250 0.000256 1024 280 704 62976 4.56058 3.3751 26.1873 103.643 137.867 137.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1840 0.000128 1024 470 1344 132096 11.07 6.80688 106.219 206.63 330.857 330.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1720 6.4e-05 4096 450 2560 269440 72.9722 55.6728 5664.53 1677.62 7470.92 7471.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1940 3.2e-05 1024 150 768 597760 42.4478 26.9269 953.044 839.019 1861.58 1861.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1760 0.000512 2048 440 768 33856 3.48979 75.8993 128.85 208.283 208.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 460 0.000512 2048 170 3328 9472 5.44336 3.47917 70.5663 104.993 184.585 184.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 810 3.2e-05 4096 200 1664 436224 348.429 146.583 7173.41 4370.61 12039.4 12039.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 810 0.000512 512 190 384 22528 1.68032 0.83088 8.38365 26.3714 37.3995 37.5076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1970 0.000128 1024 500 768 131968 11.3585 6.84646 195.661 209.764 423.759 423.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1830 3.2e-05 4096 200 5376 591680 151.971 118.394 13376.6 3534.2 17181.3 17181.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1250 0.000256 1024 280 768 62720 4.66262 3.41597 87.1257 105.025 200.333 200.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1840 0.000128 1024 470 1408 133632 11.2603 6.83178 217.541 209.77 445.534 445.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1720 6.4e-05 4096 450 2560 269440 72.5134 55.6097 3468.32 1676.1 5272.67 5272.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1940 3.2e-05 1024 150 768 597760 41.945 26.8861 604.02 838.228 1511.21 1511.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1760 0.000512 2048 440 768 33824 3.4855 51.4253 124.572 179.529 179.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 460 0.000512 2048 170 3328 9344 5.42682 3.46528 78.336 104.589 191.922 192.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 810 3.2e-05 4096 200 1664 435712 347.19 146.448 6307.16 4382 11183.1 11183.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 810 0.000512 512 190 384 22272 1.67802 0.833696 6.07616 26.2724 34.9903 35.1006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1970 0.000128 1024 500 768 131840 11.3066 6.83037 132.375 209.583 360.228 360.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1830 3.2e-05 4096 200 5376 591616 151.562 118.266 14952.4 3530.7 18753.1 18753.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1250 0.000256 1024 280 768 62720 4.6321 3.41632 60.1474 104.882 173.179 173.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1840 0.000128 1024 470 1408 133632 11.2334 6.83274 247.973 209.586 475.756 475.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1720 6.4e-05 4096 450 2560 269312 72.6173 55.6022 2241.14 1675.89 4045.36 4045.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1940 3.2e-05 1024 150 768 597504 41.991 26.8852 390.32 837.958 1297.29 1297.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1760 0.000512 2048 440 768 33792 3.48288 33.1407 125.332 161.998 162.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 460 0.000512 2048 170 3328 9216 5.43699 3.46522 50.4802 104.687 164.169 164.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 810 3.2e-05 4096 200 1664 435200 348.156 146.578 5909.13 4386.66 10790.9 10791.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 810 0.000512 512 190 384 22016 1.68781 0.82944 4.14832 26.2973 33.0882 33.1981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1970 0.000128 1024 500 768 131584 11.3345 6.83344 85.7162 209.66 313.673 313.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1830 3.2e-05 4096 200 5376 591616 151.725 118.341 9616.02 3531.55 13417.9 13418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1250 0.000256 1024 280 768 62464 4.62371 3.40963 39.4326 104.599 152.164 152.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1840 0.000128 1024 470 1408 133632 11.2569 6.83315 160.363 209.666 388.249 388.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1720 6.4e-05 4096 450 2560 269184 72.5313 55.5949 1847.85 1674.78 3650.87 3650.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1940 3.2e-05 1024 150 768 596736 42.0015 26.882 317.205 837.32 1223.54 1223.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1760 0.000512 2048 440 768 33696 3.46883 26.9667 125.048 155.527 155.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 460 0.000512 2048 170 3328 9216 5.41824 3.46112 41.9636 104.395 155.338 155.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 810 3.2e-05 4096 200 1664 434688 347.089 146.344 6390.4 4358.65 11242.8 11243.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 810 0.000512 512 190 384 21504 1.6768 0.817152 3.38547 25.9657 31.9721 32.0914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1970 0.000128 1024 500 768 131328 11.3185 6.82858 70.7518 209.289 298.32 298.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1830 3.2e-05 4096 200 5376 591360 151.616 118.331 7863.46 3537.08 11670.7 11670.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1250 0.000256 1024 280 768 62592 4.62429 3.40778 32.0686 104.778 144.976 145.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1840 0.000128 1024 470 1408 132864 11.2784 6.83213 129.543 209.287 357.074 357.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1720 6.4e-05 4096 450 2560 269312 72.6203 55.5971 1654.13 1677.53 3459.98 3460.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1940 3.2e-05 1024 150 768 596992 42.0145 26.8802 283.238 838.664 1190.93 1191.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1760 0.000512 2048 440 768 33664 3.47104 24.8025 123.795 152.111 152.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 460 0.000512 2048 170 3328 9216 5.44973 3.4816 37.1874 104.943 151.162 151.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 810 3.2e-05 4096 200 1664 434176 349.047 146.74 6343.85 4395.95 11235.9 11236.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 810 0.000512 512 190 384 21504 1.70528 0.831488 3.41107 26.361 32.4334 32.5528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1970 0.000128 1024 500 768 131072 11.3236 6.82874 63.1482 209.228 290.656 290.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1830 3.2e-05 4096 200 5376 591360 151.767 118.375 7030.1 3533.64 10834.1 10834.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1250 0.000256 1024 280 768 62464 4.62963 3.41158 29.232 104.773 142.144 142.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1840 0.000128 1024 470 1408 133120 11.244 6.83171 116.816 209.297 344.318 344.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1720 6.4e-05 4096 450 2560 268800 72.604 55.6127 4812.25 1677.52 6618.11 6618.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1940 3.2e-05 1024 150 768 596480 41.9665 26.8948 260.741 839.643 1169.38 1169.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1760 0.000512 2048 440 768 33600 3.46954 22.7492 124.09 150.351 150.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 460 0.000512 2048 170 3328 8320 5.39696 3.40998 30.1655 103.648 142.721 142.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 810 3.2e-05 4096 200 1664 435200 347.82 146.6 6348.6 4389.59 11232.9 11233.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 810 0.000512 512 190 384 21760 1.67558 0.816896 2.76381 26.0325 31.4183 31.5249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1970 0.000128 1024 500 768 130560 11.2577 6.82125 57.3289 208.211 283.75 283.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1830 3.2e-05 4096 200 5376 591360 151.498 118.334 6455.06 3533.71 10258.8 10259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1250 0.000256 1024 280 768 62080 4.60227 3.39734 26.5823 104.284 138.972 139.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1840 0.000128 1024 470 1408 131840 11.2159 6.81398 106.882 208.217 333.257 333.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1720 6.4e-05 4096 450 2560 268800 72.7546 55.6077 4780.68 1674.92 6584.09 6584.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1940 3.2e-05 1024 150 768 595968 42.0724 26.8998 261.716 837.427 1168.25 1168.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1760 0.000512 2048 440 768 33600 3.46899 78.6977 126.047 208.256 208.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 460 0.000512 2048 170 3328 8448 5.4113 3.41606 29.4764 103.731 142.136 142.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 810 3.2e-05 4096 200 1664 433152 348.843 146.622 6280.25 4397.55 11173.6 11173.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 810 0.000512 512 190 384 21504 1.6815 0.817184 2.62986 26.0551 31.3065 31.4137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1970 0.000128 1024 500 768 130560 11.3334 6.82698 197.447 208.61 424.348 424.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1830 3.2e-05 4096 200 5376 590592 151.879 118.544 5971 3547.39 9789.02 9789.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1250 0.000256 1024 280 768 62208 4.63907 3.40403 89.5539 104.499 202.205 202.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1840 0.000128 1024 470 1408 132096 11.2579 6.82794 98.3641 208.599 325.179 325.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1720 6.4e-05 4096 450 2560 268800 72.6045 55.6066 4760.17 1675.34 6563.83 6563.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1940 3.2e-05 1024 150 768 594944 42.0778 26.8672 246.75 837.55 1153.37 1153.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1760 0.000512 2048 440 768 33600 3.47296 79.0903 128.362 210.967 211.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 460 0.000512 2048 170 3328 8960 5.41002 3.44678 29.7006 104.171 142.828 142.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 810 3.2e-05 4096 200 1664 433664 347.721 146.552 6293.14 4377.61 11165.3 11165.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 810 0.000512 512 190 384 19712 1.68582 0.80096 2.49936 25.5638 30.6744 30.7835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1970 0.000128 1024 500 768 130816 11.388 6.83632 198.714 209.693 426.761 426.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1830 3.2e-05 4096 200 5376 590464 151.724 118.774 5589.41 3538.21 9398.33 9398.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1250 0.000256 1024 280 768 60928 4.62278 3.38029 87.91 103.863 199.878 199.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1840 0.000128 1024 470 1408 132608 11.2875 6.83488 93.198 209.696 321.146 321.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1720 6.4e-05 4096 450 2560 268288 72.7071 55.5621 4736.01 1670.88 6535.28 6535.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1940 3.2e-05 1024 150 768 595968 42.0189 26.8811 235.764 838.059 1142.86 1142.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1760 0.000512 2048 440 768 33536 3.4775 78.2336 125.528 207.281 207.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 460 0.000512 2048 170 3328 8192 5.37091 3.36486 27.4876 102.425 138.75 138.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 810 3.2e-05 4096 200 1664 430080 350.523 146.755 6443.33 4381.12 11322.1 11322.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 810 0.000512 512 190 384 18432 1.67117 0.780288 2.64496 25.0432 30.2711 30.3821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1970 0.000128 1024 500 768 131072 11.3741 6.83213 197.77 209.177 425.294 425.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1830 3.2e-05 4096 200 5376 590848 151.893 118.716 5311.4 3534.08 9116.31 9116.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1250 0.000256 1024 280 768 62464 4.64992 3.40787 90.0644 104.823 203.045 203.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1840 0.000128 1024 470 1408 133120 11.2559 6.82762 88.7086 209.166 316.084 316.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1720 6.4e-05 4096 450 2460 268800 72.7994 55.6124 5115.17 1673.95 6917.65 6917.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1940 3.2e-05 1024 150 720 598528 42.194 26.8666 885.39 836.831 1791.42 1791.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1760 0.000512 2048 440 720 33824 3.46509 74.2113 125.836 203.557 203.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 460 0.000512 2048 170 3240 8960 5.41286 3.44269 25.7152 104.094 138.764 138.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 810 3.2e-05 4096 200 1680 451584 331.739 143.312 6959.06 4288.19 11722.6 11722.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 810 0.000512 512 190 360 23296 1.59174 0.800128 8.0865 25.5443 36.1565 36.2718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1970 0.000128 1024 500 660 134400 11.246 6.83107 177.008 209.527 404.744 404.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1830 3.2e-05 4096 200 5340 591360 151.852 118.078 5123.95 3530.53 8924.62 8924.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1250 0.000256 1024 280 660 63616 4.57309 3.37802 81.3573 103.781 193.189 193.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1840 0.000128 1024 470 1380 136192 11.1226 6.83187 84.7717 209.534 312.386 312.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1720 6.4e-05 4096 450 2496 268800 72.8598 55.6058 5108.03 1673.96 6910.56 6910.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1940 3.2e-05 1024 150 704 596736 42.3042 26.8798 686.385 836.916 1592.62 1592.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1760 0.000512 2048 440 768 33600 3.47539 75.1204 126.563 205.202 205.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 460 0.000512 2048 170 3264 8960 5.41443 3.44342 25.6735 104.09 138.73 138.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 810 3.2e-05 4096 200 1664 444416 337.929 144.486 6552.73 4322.5 11358 11358.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 810 0.000512 512 190 320 21504 1.63971 0.7992 6.79472 25.5447 34.9082 35.0269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1970 0.000128 1024 500 704 132608 11.3174 6.83491 181.079 209.528 408.891 409.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1830 3.2e-05 4096 200 5376 591360 151.429 118.373 5084.5 3530.66 8885.17 8885.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1250 0.000256 1024 280 704 63616 4.57091 3.37808 81.8519 103.79 193.694 193.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1840 0.000128 1024 470 1344 134400 11.2162 6.83382 82.4019 209.532 310.112 310.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1720 6.4e-05 4096 450 2500 268800 73.0558 55.7117 5243.09 1671.61 7043.59 7043.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1940 3.2e-05 1024 150 700 598080 42.3702 26.8981 885.296 835.704 1790.4 1790.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1760 0.000512 2048 440 750 33600 3.47546 76.2327 126.009 205.761 205.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 460 0.000512 2048 170 3250 8960 5.37942 3.38739 26.3833 103.022 138.272 138.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 810 3.2e-05 4096 200 1650 448000 335.67 144.024 6781.77 4298.15 11560 11560.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 810 0.000512 512 190 350 24640 1.59606 0.816672 8.79962 25.8781 37.2178 37.3309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1970 0.000128 1024 500 650 134400 11.1355 6.82778 180.042 207.774 405.908 406.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1830 3.2e-05 4096 200 5350 590240 152.763 118.229 5196.01 3529.55 8996.77 8996.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1250 0.000256 1024 280 650 62720 4.64269 3.39709 81.6775 104.143 193.961 194.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1840 0.000128 1024 470 1350 134400 11.095 6.82589 84.1497 207.774 309.975 310.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1720 6.4e-05 4096 450 2496 267680 73.1453 55.7153 5151.71 1671.97 6952.65 6952.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1940 3.2e-05 1024 150 720 598080 42.3222 26.8966 904.528 849.048 1822.93 1823.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1760 0.000512 2048 440 720 33880 3.47546 74.5964 126.336 204.45 204.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 460 0.000512 2048 170 3264 8960 5.3903 3.39536 25.7462 103.04 137.671 137.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 810 3.2e-05 4096 200 1632 443520 339.144 144.631 6674.43 4305.09 11463.6 11463.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 810 0.000512 512 190 336 24640 1.59558 0.815264 8.43987 25.88 36.859 36.9825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1970 0.000128 1024 500 672 134400 11.1431 6.8287 183.554 207.806 409.461 409.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1830 3.2e-05 4096 200 5328 591360 152.315 117.85 5137.29 3523.97 8931.63 8931.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1250 0.000256 1024 280 672 63840 4.61456 3.4015 84.75 104.159 197.027 197.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1840 0.000128 1024 470 1344 134400 11.1161 6.82755 82.7564 207.804 308.632 308.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1720 6.4e-05 4096 450 2464 269824 72.9603 55.6073 5375.56 1676.2 7180.45 7180.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1940 3.2e-05 1024 150 704 601088 42.3097 26.8841 846.341 838.092 1753.77 1753.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1760 0.000512 2048 440 736 33920 3.47955 74.9676 126.761 205.252 205.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 460 0.000512 2048 170 3232 9728 5.43779 3.48579 31.8116 104.865 145.701 145.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 810 3.2e-05 4096 200 1632 452608 332.837 143.45 6541.72 4282.16 11300.5 11300.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 810 0.000512 512 190 320 26624 1.58365 0.833536 8.34819 26.3372 37.2345 37.3412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1970 0.000128 1024 500 672 135168 11.2026 6.83213 180.438 209.061 407.669 407.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1830 3.2e-05 4096 200 5344 591872 151.95 117.879 5971.58 3528.17 9769.8 9769.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1250 0.000256 1024 280 672 64512 4.62573 3.40992 80.8173 104.684 193.639 193.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1840 0.000128 1024 470 1344 136192 11.0724 6.83197 94.7991 209.061 321.895 322.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1720 6.4e-05 4096 450 2464 266880 72.4911 55.5643 6284.46 1672.38 8085.01 8085.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1940 3.2e-05 1024 150 704 595200 41.9195 26.8247 933.16 836.642 1838.68 1838.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1760 0.000512 2048 440 736 33600 3.48944 106.821 125.477 235.83 235.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 460 0.000512 2048 170 3232 7680 5.48909 3.4593 38.9783 104.502 152.536 152.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 810 3.2e-05 4096 200 1632 445440 333.797 143.842 9006.12 4310.57 13794.7 13794.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 810 0.000512 512 190 320 23040 1.65718 0.828256 9.34832 26.2512 38.2163 38.3285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1970 0.000128 1024 500 672 130560 11.1686 6.80416 235.049 206.934 460.085 460.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1830 3.2e-05 4096 200 5344 589440 152.093 118.663 8892.16 3540.57 12703.7 12703.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1250 0.000256 1024 280 672 63360 4.55843 3.4023 109.312 103.854 221.227 221.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1840 0.000128 1024 470 1344 130560 11.171 6.80141 137.116 206.925 362.143 362.255
