--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx4,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    3.646(R)|      SLOW  |   -1.658(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hsync       |         7.562(R)|      SLOW  |         3.984(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<0>      |        11.573(R)|      SLOW  |         4.882(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<1>      |        11.577(R)|      SLOW  |         4.886(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<2>      |        12.300(R)|      SLOW  |         5.299(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<3>      |        12.095(R)|      SLOW  |         5.191(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<4>      |        11.827(R)|      SLOW  |         4.810(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<5>      |        11.994(R)|      SLOW  |         4.939(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<6>      |        12.309(R)|      SLOW  |         5.111(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<7>      |        12.148(R)|      SLOW  |         5.014(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<8>      |        12.164(R)|      SLOW  |         4.918(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<9>      |        12.003(R)|      SLOW  |         4.821(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<10>     |        12.236(R)|      SLOW  |         5.019(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<11>     |        12.403(R)|      SLOW  |         5.148(R)|      FAST  |clk_BUFGP         |   0.000|
vsync       |         7.851(R)|      SLOW  |         4.237(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.829|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
reset          |seg1<0>        |   10.359|
reset          |seg1<1>        |   10.376|
reset          |seg1<2>        |   10.519|
reset          |seg1<3>        |   10.297|
reset          |seg1<4>        |    9.814|
reset          |seg1<5>        |   10.304|
reset          |seg1<6>        |   10.559|
reset          |seg2<0>        |    7.869|
reset          |seg2<1>        |    7.799|
reset          |seg2<2>        |    7.876|
reset          |seg2<3>        |    7.558|
reset          |seg2<4>        |    8.925|
reset          |seg2<5>        |    7.987|
reset          |seg2<6>        |    7.966|
---------------+---------------+---------+


Analysis completed Sun Apr 17 12:30:38 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4545 MB



