// Seed: 2041672118
module module_0 (
    input supply1 id_0
    , id_6 = -1,
    input supply1 id_1,
    input tri id_2,
    input wor id_3,
    input tri1 id_4
);
  wire id_7;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    input wor id_2,
    input wire id_3,
    output tri0 id_4,
    input supply0 id_5,
    output tri id_6,
    output supply1 id_7,
    output tri0 id_8,
    output tri1 id_9,
    input tri id_10,
    input supply1 id_11,
    input tri id_12,
    input wor id_13,
    input supply1 id_14,
    input wand id_15,
    output wor id_16,
    output tri0 id_17,
    input tri1 id_18,
    input tri1 id_19,
    input supply1 id_20
);
  assign id_9 = id_10;
  supply0 [1 'b0 : 1] id_22, id_23;
  assign id_22 = 1'b0;
  logic id_24;
  logic id_25;
  wire id_26[1 : -1], id_27;
  wire id_28;
  module_0 modCall_1 (
      id_3,
      id_20,
      id_12,
      id_1,
      id_11
  );
endmodule
