# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"sim_vga_func_synth.v" \
"../../../../../VGA2.srcs/sim_1/new/sim_vga.v" \

# Do not sort compile order
nosort
