
<html><head><title>Netlist Generation</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="rgirdhar" />
<meta name="CreateDate" content="2023-08-04" />
<meta name="CreateTime" content="1691175853" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes how to use the Virtuoso SystemVerilog Netlister to generate netlist views" />
<meta name="DocTitle" content="Virtuoso SystemVerilog Netlister User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Netlist Generation" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="vsvn" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-08-04" />
<meta name="ModifiedTime" content="1691175853" />
<meta name="NextFile" content="chap2_ct_Netlist_Generation_Flow_in_SystemVerilog_Netlister.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="chap1.html" />
<meta name="c_product" content="Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso SystemVerilog Netlister User Guide -- Netlist Generation" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="SystemVerilog" />
<meta name="prod_subfeature" content="Netlisting,VSVN" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="vsvnIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vsvnTOC.html">Contents</a></li><li><a class="prev" href="chap1.html" title="Introduction to Virtuoso SystemVerilog Netlister">Introduction to Virtuoso Syste ...</a></li><li style="float: right;"><a class="viewPrint" href="vsvn.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap2_ct_Netlist_Generation_Flow_in_SystemVerilog_Netlister.html" title="Netlist Generation Flow in SystemVerilog Netlister">Netlist Generation Flow in Sys ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso SystemVerilog Netlister User Guide<br />Product Version IC23.1, August 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<h1>2
<a id="pgfId-1078566"></a></h1>
<h1>
<a id="pgfId-1078567"></a><hr />
Netlist Generation<hr />
</h1>

<p>
<a id="pgfId-1112871"></a>Use the SystemVerilog Netlister to specify a design, configure the netlist generation options, configure design variables, netlist the design, view the netlist, and manage the states. You can generate a netlist, which contains connectivity information of a design, after you have specified the design. Configure the netlist generation options before you generate the netlist. When you generate the netlist, SystemVerilog Netlister creates a netlist file of your design based on the settings that you specify and lets you view the netlist file. </p>

<h4><em>
<a id="pgfId-1137548"></a>Related Topics</em></h4>

<p>
<a id="pgfId-1138577"></a><h-hot><a href="chap2_tk_Specifying_a_Design_for_Netlist_Generation.html#91694">Specifying a Design for Netlist Generation</a></h-hot></p>
<p>
<a id="pgfId-1138589"></a><h-hot><a href="chap2_tk_Configuring_Netlist_Generation_Options.html#79498">Configuring Netlist Generation Options</a></h-hot></p>
<p>
<a id="pgfId-1138601"></a><h-hot><a href="chap2_ct_ATPG_Compatible_Verilog_Netlists.html#20150">ATPG Compatible Verilog Netlists</a></h-hot></p>
<p>
<a id="pgfId-1136149"></a><a href="chap2_tk_Importing_a_SystemVerilog_Package_File.html#19404">Importing a SystemVerilog Package File</a></p>
<p>
<a id="pgfId-1136061"></a><a href="chap2_tk_Specifying_Additional_xrun_Arguments_in_SystemVerilog_Netlister.html#44891">Specifying Additional xrun Arguments in SystemVerilog Netlister</a></p>
<p>
<a id="pgfId-1136067"></a><a href="chap2_ct_Port_Properties_of_an_Instance.html#56813">DataType Propagation</a></p>
<p>
<a id="pgfId-1130817"></a><a href="chap2_re_Netlist_Customization_Using_the_simrc_File.html#57459">Netlist Customization Using the .simrc File</a></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap1.html" id="prev" title="Introduction to Virtuoso SystemVerilog Netlister">Introduction to Virtuoso Syste ...</a></em></b><b><em><a href="chap2_ct_Netlist_Generation_Flow_in_SystemVerilog_Netlister.html" id="nex" title="Netlist Generation Flow in SystemVerilog Netlister">Netlist Generation Flow in Sys ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>