// Seed: 1880329393
module module_0 (
    output wire id_0,
    input  tri0 id_1,
    input  wire id_2
);
  assign id_0 = id_1 ? id_1 : id_2 ? -1 : id_1;
  final $unsigned(88);
  ;
  reg id_4;
  assign module_1.id_3 = 0;
  always @(negedge 1 or -1 == {1}) id_4 <= id_1;
  initial id_4 = -1;
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    input wor id_2,
    output supply0 id_3
);
  localparam id_5 = 1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2
  );
endmodule
