Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by i7-8700 with POP3-SSL;
  24 Dec 2018 15:52:34 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from fmsmga006.fm.intel.com (fmsmga006.fm.intel.com [10.253.24.20])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id C98EA5804D6
	for <like.xu@linux.intel.com>; Fri, 21 Dec 2018 08:07:25 -0800 (PST)
Received: from fmsmga102.fm.intel.com ([10.1.193.69])
  by fmsmga006-1.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 21 Dec 2018 08:07:25 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3AKoa3wBKqHob1H5igPdmcpTZWNBhigK39O0sv0rFi?=
 =?us-ascii?q?tYgfI/rxwZ3uMQTl6Ol3ixeRBMOHs6IC07KempujcFRI2YyGvnEGfc4EfD4+ou?=
 =?us-ascii?q?JSoTYdBtWYA1bwNv/gYn9yNs1DUFh44yPzahANS47xaFLIv3K98yMZFAnhOgpp?=
 =?us-ascii?q?POT1HZPZg9iq2+yo9JDffwZFiCChbb9uMR67sRjfus4KjIV4N60/0AHJonxGe+?=
 =?us-ascii?q?RXwWNnO1eelAvi68mz4ZBu7T1et+ou+MBcX6r6eb84TaFDAzQ9L281/szrugLd?=
 =?us-ascii?q?QgaJ+3ART38ZkhtMAwjC8RH6QpL8uTb0u+ZhxCWXO9D9QKsqUjq+8ahkVB7oiD?=
 =?us-ascii?q?8GNzEn9mHXltdwh79frB64uhBz35LYbISTOfFjfK3SYMkaSHJPUMhSUCJOAI28?=
 =?us-ascii?q?YYsRAeQcJeZVrYvzqlQToRawGQWjGvjvxyRUinPqx6A2z/4sHR3a0AEmAtkAsG?=
 =?us-ascii?q?7UrNLwNKoKS+661q3IzTDdYPNMxDzz5pLHfQs6rv6SWbJwbdfaxE43FwzfilWQ?=
 =?us-ascii?q?rJLqPymO2+QWsmib4etgVfyxhGI9tw5xpT2vy94qh4LUhYwV0kjJ+TtlzIs2P9?=
 =?us-ascii?q?G0VVN3bN2+HJdOuSyXN5F6Tt4gTm1wpio3y6EKtYO+cSQXy5kr2RvSZOCDfoWL?=
 =?us-ascii?q?/h7uUeKcLDZki39ge7+wmgu9/E2vx+DzVcS501NHoy5ZntbXq3wA0hze58yaRf?=
 =?us-ascii?q?dg+EqqxCyB2BrJ6u5eJEA5jarbJIAlwr43jpcTtUXDHjTqmEXtlqOWeUMk+vWy?=
 =?us-ascii?q?5+TgeLXmqYeQN45yig7gLqQjgtKzDfg7PwQUQmSX5Oex2Kf98UD3QLhGlOA6n6?=
 =?us-ascii?q?vBvJDfP8sbp6q5AwFP0oYk7hayFy6m38odnXkaNV5KZQyIj5b3NFHKOfz3FvC/?=
 =?us-ascii?q?g0mqkDh32f/GJbrtApHMLnjAjrjtZ7l861NExQo3zNBf4Y9UC74bLPLyXE/xqM?=
 =?us-ascii?q?LXDhsjPwOoxObnDc5w1oUZWWKJDa+ZNr7SvUWP5uI1LOmAfJUVtyrlK/g5+/7u?=
 =?us-ascii?q?imc0mVscfamqw5Qbcn+5Hul9LkWdYHrshMoBEGgQsgo/SuzqlEONUTpJa3muWK?=
 =?us-ascii?q?I842JzNYS9EI2WRpyxmKfTm2C/H4ZKfSZADVaDF2qucJ+LHPIFaSaXK8kmlSQY?=
 =?us-ascii?q?VL+nUMg42BSz8QP31bdjfdfS4TAS4Jfq1dxp4L/KmBQvsDB5EcmZlnuAVnx5hX?=
 =?us-ascii?q?8gQTgw06Zi50tnxQCYzKJ6jvdEQMFV/O5DSQwgNJTRnNB9Xsn/Xx+EZNaSQ0iO?=
 =?us-ascii?q?RNKgDjcsCNUrzIwgeUF4Tu2rihXOxWKGCrUfmriXTMgs+6bZ0mLZPMdzymjLkq?=
 =?us-ascii?q?Imig91EYN0KWS6i/snpEDoDInTnhDczv7yeA=3D=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0CuAgDiDh1chxHrdtBkHgEGBwaBZYExg?=
 =?us-ascii?q?mKMdYsdgg2ZUBUBARgUhzAiOBIBAwEBAQEBAQIBEwEBAQoLCQgbDiMMgjoFAgM?=
 =?us-ascii?q?fAQaCYQMDAQIkGQEBBAopAQIDAQIGAQEfKQgDATABBQEcGQWDHYICAQSaPDyKK?=
 =?us-ascii?q?YFsM4J2AQEFgkSEZwgSh2yEQReBf4ERgmSFfIUSkGKQZQmCKY80DBhiiRiHZSy?=
 =?us-ascii?q?ZSQIEAgQFAgUPIYE8gXczGggbFYMnghsMF4NKinRRgQIFIROLZIF3AQE?=
X-IPAS-Result: =?us-ascii?q?A0CuAgDiDh1chxHrdtBkHgEGBwaBZYExgmKMdYsdgg2ZUBU?=
 =?us-ascii?q?BARgUhzAiOBIBAwEBAQEBAQIBEwEBAQoLCQgbDiMMgjoFAgMfAQaCYQMDAQIkG?=
 =?us-ascii?q?QEBBAopAQIDAQIGAQEfKQgDATABBQEcGQWDHYICAQSaPDyKKYFsM4J2AQEFgkS?=
 =?us-ascii?q?EZwgSh2yEQReBf4ERgmSFfIUSkGKQZQmCKY80DBhiiRiHZSyZSQIEAgQFAgUPI?=
 =?us-ascii?q?YE8gXczGggbFYMnghsMF4NKinRRgQIFIROLZIF3AQE?=
X-IronPort-AV: E=Sophos;i="5.56,382,1539673200"; 
   d="scan'208";a="57862082"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 21 Dec 2018 08:07:24 -0800
Received: from localhost ([::1]:46423 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gaNKe-00047H-1i
	for like.xu@linux.intel.com; Fri, 21 Dec 2018 11:07:24 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:52847)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <palmer@sifive.com>) id 1gaNHD-0001Tz-3a
	for qemu-devel@nongnu.org; Fri, 21 Dec 2018 11:03:51 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <palmer@sifive.com>) id 1gaNH5-00046I-My
	for qemu-devel@nongnu.org; Fri, 21 Dec 2018 11:03:45 -0500
Received: from mail-qt1-x841.google.com ([2607:f8b0:4864:20::841]:47021)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <palmer@sifive.com>) id 1gaNH5-00045l-20
	for qemu-devel@nongnu.org; Fri, 21 Dec 2018 11:03:43 -0500
Received: by mail-qt1-x841.google.com with SMTP id y20so6153913qtm.13
	for <qemu-devel@nongnu.org>; Fri, 21 Dec 2018 08:03:42 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google;
	h=subject:date:message-id:in-reply-to:references:cc:from:to;
	bh=ZFe5OLfgkbGyNHW683WS7kU/EYaB5fvA+Mo6gZiihOw=;
	b=WA1hu0ATw5P872RVR53pSPFfN0wT3/cEIm4Mc76YwTq0J3mHbSoOzHTYFXrA94NCbS
	ql0R97LQa06CnjHZhkLFnETPuj1uSsg0DCIFH7GWmCKdCc0QJc7kC+r5A9FYfuo/eRwq
	3+hqamQ0qbrbs8wilQQcz2Emh/GnZaO7KXlDjM6NCLpwAZ5lUjLbeNBQDrAXezYOQidP
	LZ5cGumCuO3PPw0UFYm/2fRuhnbYsPEWAlyK2jDsPPxs2nFcIBBt9wOvPb/ob0cTtIwW
	lIQzk1EzAtHbHk+3F7GJ6WxJv4GzrsJ9N4LwLZK/3Er0CABiWYBtaVXXykZATE2PbCM0
	KGlg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:subject:date:message-id:in-reply-to:references
	:cc:from:to;
	bh=ZFe5OLfgkbGyNHW683WS7kU/EYaB5fvA+Mo6gZiihOw=;
	b=FzEmLArpPEorpKeBi3Sx4Dgrf9NjfQnwD63DHShn6ltnoev6YXFb7WfbkynBAI9zJx
	ATdM7NFwq8K+deBvTr0O4Nlqw7S/8hoj6xQBwnBNAVr9gVN9i3Wvk9hgVxcXHgjmPld6
	Ix6leNR/yPjltIi7OTEdcxehsxxr1nJFXjUANUBuVi1GiV9JL9zZOSxpCyaT+BCUOSeD
	6S/odeUQWbMBxeSu6+JldrPj9cTvWZIqCmRL6K1yLmvY401CeWVnUffWJSkBTKld3rAa
	cvo6c3EYJvr86jpYW9uI+UlG0u+WMex307PHBG0oOiEGE8+LHrHdHNBCUcD6rz+XdILh
	cyPw==
X-Gm-Message-State: AJcUukcQuEoo4GWO3he5t1nI7GF2ifH4lRNZN0ZM+uqYKL7MeTyv38cl
	dwSt6JrcsMEPsZU1rYRpQDENZNvB4k0=
X-Google-Smtp-Source: ALg8bN6+XskU91DsmCTzLPLmxw5+yyCwMsHUWRS8+tbCbOMZjWlms19RdhAbjm/Tofar3qAVvmRPGg==
X-Received: by 2002:a0c:b407:: with SMTP id u7mr2842358qve.179.1545408222095; 
	Fri, 21 Dec 2018 08:03:42 -0800 (PST)
Received: from localhost ([2601:182:c980:96c:8dd:4488:90b1:59d1])
	by smtp.gmail.com with ESMTPSA id
	u16sm7447467qkg.14.2018.12.21.08.03.40
	(version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);
	Fri, 21 Dec 2018 08:03:41 -0800 (PST)
Date: Fri, 21 Dec 2018 08:02:58 -0800
Message-Id: <20181221160307.14819-6-palmer@sifive.com>
X-Mailer: git-send-email 2.18.1
In-Reply-To: <20181221160307.14819-1-palmer@sifive.com>
References: <20181221160307.14819-1-palmer@sifive.com>
From: Palmer Dabbelt <palmer@sifive.com>
To: qemu-riscv@nongnu.org
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2607:f8b0:4864:20::841
Subject: [Qemu-devel] [PULL 05/14] sifive_u: Add clock DT node for GEM
 ethernet
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Anup Patel <anup@brainfault.org>, Anup Patel <anup.patel@wdc.com>,
	Alistair Francis <alistair.francis@wdc.com>,
	qemu-devel@nongnu.org, Palmer Dabbelt <palmer@sifive.com>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

From: Anup Patel <anup@brainfault.org>

The GEM ethernet on SiFive unleashed has fixed input clock
of 125MHz as-per SiFive FU540 manual. This patch updates FDT
generation for QEMU sifive_u machine to provide fixed-rate
clock for GEM ethernet.

Signed-off-by: Anup Patel <anup@brainfault.org>
Signed-off-by: Anup Patel <anup.patel@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Reviewed-by: Palmer Dabbelt <palmer@sifive.com>
Signed-off-by: Palmer Dabbelt <palmer@sifive.com>
---
 hw/riscv/sifive_u.c         | 18 +++++++++++++++++-
 include/hw/riscv/sifive_u.h |  3 ++-
 2 files changed, 19 insertions(+), 2 deletions(-)

diff --git a/hw/riscv/sifive_u.c b/hw/riscv/sifive_u.c
index ef07df244241..5c41ee5017e4 100644
--- a/hw/riscv/sifive_u.c
+++ b/hw/riscv/sifive_u.c
@@ -85,7 +85,8 @@ static void create_fdt(SiFiveUState *s, const struct MemmapEntry *memmap,
     int cpu;
     uint32_t *cells;
     char *nodename;
-    uint32_t plic_phandle;
+    char ethclk_names[] = "pclk\0hclk\0tx_clk";
+    uint32_t plic_phandle, ethclk_phandle;
 
     fdt = s->fdt = create_device_tree(&s->fdt_size);
     if (!fdt) {
@@ -197,6 +198,17 @@ static void create_fdt(SiFiveUState *s, const struct MemmapEntry *memmap,
     g_free(cells);
     g_free(nodename);
 
+    nodename = g_strdup_printf("/soc/ethclk");
+    qemu_fdt_add_subnode(fdt, nodename);
+    qemu_fdt_setprop_string(fdt, nodename, "compatible", "fixed-clock");
+    qemu_fdt_setprop_cell(fdt, nodename, "#clock-cells", 0x0);
+    qemu_fdt_setprop_cell(fdt, nodename, "clock-frequency",
+        SIFIVE_U_GEM_CLOCK_FREQ);
+    qemu_fdt_setprop_cell(fdt, nodename, "phandle", 3);
+    qemu_fdt_setprop_cell(fdt, nodename, "linux,phandle", 3);
+    ethclk_phandle = qemu_fdt_get_phandle(fdt, nodename);
+    g_free(nodename);
+
     nodename = g_strdup_printf("/soc/ethernet@%lx",
         (long)memmap[SIFIVE_U_GEM].base);
     qemu_fdt_add_subnode(fdt, nodename);
@@ -208,6 +220,10 @@ static void create_fdt(SiFiveUState *s, const struct MemmapEntry *memmap,
     qemu_fdt_setprop_string(fdt, nodename, "phy-mode", "gmii");
     qemu_fdt_setprop_cells(fdt, nodename, "interrupt-parent", plic_phandle);
     qemu_fdt_setprop_cells(fdt, nodename, "interrupts", SIFIVE_U_GEM_IRQ);
+    qemu_fdt_setprop_cells(fdt, nodename, "clocks",
+        ethclk_phandle, ethclk_phandle, ethclk_phandle);
+    qemu_fdt_setprop(fdt, nodename, "clocks-names", ethclk_names,
+        sizeof(ethclk_names));
     qemu_fdt_setprop_cells(fdt, nodename, "#address-cells", 1);
     qemu_fdt_setprop_cells(fdt, nodename, "#size-cells", 0);
     g_free(nodename);
diff --git a/include/hw/riscv/sifive_u.h b/include/hw/riscv/sifive_u.h
index e8b4d9ffa3fb..be13cc1304cc 100644
--- a/include/hw/riscv/sifive_u.h
+++ b/include/hw/riscv/sifive_u.h
@@ -63,7 +63,8 @@ enum {
 };
 
 enum {
-    SIFIVE_U_CLOCK_FREQ = 1000000000
+    SIFIVE_U_CLOCK_FREQ = 1000000000,
+    SIFIVE_U_GEM_CLOCK_FREQ = 125000000
 };
 
 #define SIFIVE_U_PLIC_HART_CONFIG "MS"
-- 
2.18.1


