# Reading D:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# ERROR: No extended dataflow license exists
# do Project2_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+E:/Dropbox/Documents/University/CS\ 3220/Assignment/Real\ Project\ 4\ -\ Bussing/Project3 {E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/ForwardingUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ForwardingUnit
# 
# Top level modules:
# 	ForwardingUnit
# vlog -vlog01compat -work work +incdir+E:/Dropbox/Documents/University/CS\ 3220/Assignment/Real\ Project\ 4\ -\ Bussing/Project3 {E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/Project2.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# vlog -vlog01compat -work work +incdir+E:/Dropbox/Documents/University/CS\ 3220/Assignment/Real\ Project\ 4\ -\ Bussing/Project3 {E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/SevenSeg.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SevenSeg
# 
# Top level modules:
# 	SevenSeg
# vlog -vlog01compat -work work +incdir+E:/Dropbox/Documents/University/CS\ 3220/Assignment/Real\ Project\ 4\ -\ Bussing/Project3 {E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/SignExtension.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SignExtension
# 
# Top level modules:
# 	SignExtension
# vlog -vlog01compat -work work +incdir+E:/Dropbox/Documents/University/CS\ 3220/Assignment/Real\ Project\ 4\ -\ Bussing/Project3 {E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/ALU.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# vlog -vlog01compat -work work +incdir+E:/Dropbox/Documents/University/CS\ 3220/Assignment/Real\ Project\ 4\ -\ Bussing/Project3 {E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/DataMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# vlog -vlog01compat -work work +incdir+E:/Dropbox/Documents/University/CS\ 3220/Assignment/Real\ Project\ 4\ -\ Bussing/Project3 {E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/InstMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InstMemory
# 
# Top level modules:
# 	InstMemory
# vlog -vlog01compat -work work +incdir+E:/Dropbox/Documents/University/CS\ 3220/Assignment/Real\ Project\ 4\ -\ Bussing/Project3 {E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/Mux2to1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Mux2to1
# 
# Top level modules:
# 	Mux2to1
# vlog -vlog01compat -work work +incdir+E:/Dropbox/Documents/University/CS\ 3220/Assignment/Real\ Project\ 4\ -\ Bussing/Project3 {E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/Mux3to1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Mux3to1
# 
# Top level modules:
# 	Mux3to1
# vlog -vlog01compat -work work +incdir+E:/Dropbox/Documents/University/CS\ 3220/Assignment/Real\ Project\ 4\ -\ Bussing/Project3 {E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/PCAdder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module PCAdder
# 
# Top level modules:
# 	PCAdder
# vlog -vlog01compat -work work +incdir+E:/Dropbox/Documents/University/CS\ 3220/Assignment/Real\ Project\ 4\ -\ Bussing/Project3 {E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/PCIncrement.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module PCIncrement
# 
# Top level modules:
# 	PCIncrement
# vlog -vlog01compat -work work +incdir+E:/Dropbox/Documents/University/CS\ 3220/Assignment/Real\ Project\ 4\ -\ Bussing/Project3 {E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/Register.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Register
# 
# Top level modules:
# 	Register
# vlog -vlog01compat -work work +incdir+E:/Dropbox/Documents/University/CS\ 3220/Assignment/Real\ Project\ 4\ -\ Bussing/Project3 {E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/RegisterFile.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# vlog -vlog01compat -work work +incdir+E:/Dropbox/Documents/University/CS\ 3220/Assignment/Real\ Project\ 4\ -\ Bussing/Project3 {E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/SCProcController.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SCProcController
# 
# Top level modules:
# 	SCProcController
# vlog -vlog01compat -work work +incdir+E:/Dropbox/Documents/University/CS\ 3220/Assignment/Real\ Project\ 4\ -\ Bussing/Project3 {E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/timer.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Timer
# 
# Top level modules:
# 	Timer
# 
# vlog -vlog01compat -work work +incdir+E:/Dropbox/Documents/University/CS\ 3220/Assignment/Real\ Project\ 4\ -\ Bussing/Project3 {E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/ProcTest.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ProcTest
# 
# Top level modules:
# 	ProcTest
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  ProcTest
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps ProcTest 
# Loading work.ProcTest
# Loading work.Project2
# Loading work.Mux3to1
# Loading work.Register
# Loading work.PCIncrement
# Loading work.InstMemory
# Loading work.SCProcController
# Loading work.SignExtension
# Loading work.PCAdder
# Loading work.RegisterFile
# Loading work.ForwardingUnit
# Loading work.Mux2to1
# Loading work.ALU
# Loading work.Timer
# Loading work.DataMemory
# Loading work.SevenSeg
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# time	 clk  reset
# 0	   0    1
# cycle =           0
# PC    = xxx
# instr = xxxxxxxx
# Stage 1
# memWrite        :          x
# KEY             :          0
# SW              :          0
# aluOut          :          x
# sr2Out          :          x
# instWord[31:28] :          x
# memtoReg        :          x
# regWrite        :          x
# jal             :          x
# branch          :          x
# fwr1Out         :          x
# aluMuxOut         :          x
#  
# Registers
# A0=         0, T0=         0, S2 =         0, GP=         0
# A1=        10, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=         0, R10=         0, SP=         0
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          x
# memWrite        :          x
# KEY             :          x
# SW              :          x
# aluOut          :          x
# sr2Out          :          x
# instWord[31:28] :          x
# memtoReg        :          x
# regWrite        :          x
# jal             :          x
# data_bus        :          x
# addr_bus        :          x
# DataMemory.wrtEn:          x
# DataMemory.dIn  :          x
# tcnt            :          x
# tctl            :          x
# tlim            :          x
# count           :          x
# timer.dbus_out  :          0
# timer.abus      : xxxxxxxx
# timer.wren      :          x
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[         x]=         x
# --------------------------------------------------------------
# 
# 
# 10	   1    1
# 20	   0    1
# cycle =           1
# PC    = 010
# instr = e00000b8
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :         14
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=         0, T0=         0, S2 =         0, GP=         0
# A1=        10, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=         0, R10=         0, SP=         0
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :          0
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          0
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          0
# tctl            :          0
# tlim            :          0
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000000
# timer.wren      :          0
#  
# Data Memory
# DMEM[         x]=         x
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 30	   1    1
# 40	   0    1
# cycle =           2
# PC    = 010
# instr = e00000b8
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :         14
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=         0, T0=         0, S2 =         0, GP=         0
# A1=        10, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=         0, R10=         0, SP=         0
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :          0
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          0
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          0
# tctl            :          0
# tlim            :          0
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000000
# timer.wren      :          0
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 50	   1    0
# 60	   0    0
# cycle =           3
# PC    = 011
# instr = ee080008
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :       2048
# sr2Out          :          0
# instWord[31:28] :         14
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :          0
# aluMuxOut         :       2048
#  
# Registers
# A0=         0, T0=         0, S2 =         0, GP=         0
# A1=        10, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=         0, R10=         0, SP=         0
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :         14
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        :          0
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          0
# tctl            :          0
# tlim            :          0
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000000
# timer.wren      :          0
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 70	   1    0
# 80	   0    0
# cycle =           4
# PC    = 012
# instr = c0f000b8
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :          0
# aluMuxOut         : 4294963200
#  
# Registers
# A0=         0, T0=         0, S2 =         0, GP=         0
# A1=        10, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=         0, R10=         0, SP=         0
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :       2048
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :       2048
# sr2Out          :          0
# instWord[31:28] :         14
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        :       2048
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          0
# tctl            :          0
# tlim            :          0
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000800
# timer.wren      :          0
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[      2048]=         0
# --------------------------------------------------------------
# 
# 
# 90	   1    0
# 100	   0    0
# cycle =           5
# PC    = 013
# instr = ddd00060
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :         13
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=         0, T0=         0, S2 =         0, GP=         0
# A1=        10, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=         0, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531840
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531840
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          0
# tctl            :          0
# tlim            :          0
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000000
# timer.wren      :          0
#  
# Data Memory
# DMEM[      2048]=         x
# DMEM[4026531840]=         x
# --------------------------------------------------------------
# 
# 
# 110	   1    0
# 120	   0    0
# cycle =           6
# PC    = 014
# instr = 0d002408
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         36
# sr2Out          :          0
# instWord[31:28] :          0
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :          0
# aluMuxOut         :         36
#  
# Registers
# A0=         0, T0=         0, S2 =         0, GP=4026531840
# A1=        10, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=         0, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :         13
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        :          0
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          0
# tctl            :          0
# tlim            :          0
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000000
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531840]=         x
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 130	   1    0
# 140	   0    0
# cycle =           7
# PC    = 015
# instr = 1d001a08
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         26
# sr2Out          :          0
# instWord[31:28] :          1
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :          0
# aluMuxOut         :         26
#  
# Registers
# A0=         0, T0=         0, S2 =         0, GP=4026531840
# A1=        10, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=         0, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         36
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         36
# sr2Out          :          0
# instWord[31:28] :          0
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        :         36
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          1
# tctl            :          0
# tlim            :          0
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000024
# timer.wren      :          0
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[        36]=         0
# --------------------------------------------------------------
# 
# 
# 150	   1    0
# 160	   0    0
# cycle =           8
# PC    = 016
# instr = 4d006408
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :        100
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :          0
# aluMuxOut         :        100
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        10, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=         0, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         26
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         26
# sr2Out          :         36
# instWord[31:28] :          1
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        :         26
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          1
# tctl            :          0
# tlim            :          0
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 0000001a
# timer.wren      :          0
#  
# Data Memory
# DMEM[        36]=         0
# DMEM[        26]=         0
# --------------------------------------------------------------
# 
# 
# 170	   1    0
# 180	   0    0
# cycle =           9
# PC    = 017
# instr = c4002405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531876
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :         36
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=         0, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :        100
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :        100
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        :        100
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          1
# tctl            :          0
# tlim            :          0
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000064
# timer.wren      :          0
#  
# Data Memory
# DMEM[        26]=         0
# DMEM[       100]=         0
# --------------------------------------------------------------
# 
# 
# 190	   1    0
# 200	   0    0
# cycle =          10
# PC    = 018
# instr = 60100000
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         62
# sr2Out          :         26
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :         36
# aluMuxOut         :         26
#  
# Registers
# A0=        36, T0=       100, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=         0, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531876
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531876
# sr2Out          :        100
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :        100
# addr_bus        : 4026531876
# DataMemory.wrtEn:          0
# DataMemory.dIn  :        100
# tcnt            :          1
# tctl            :          0
# tlim            :          0
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000024
# timer.wren      :          1
#  
# Data Memory
# DMEM[       100]=         0
# DMEM[4026531876]=         x
# --------------------------------------------------------------
# 
# 
# 210	   1    0
# 220	   0    0
# cycle =          11
# PC    = 019
# instr = c6000005
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=       100, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=         0, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         62
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         62
# sr2Out          :         26
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        :         62
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          1
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 0000003e
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531876]=         x
# DMEM[        62]=         0
# --------------------------------------------------------------
# 
# 
# 230	   1    0
# 240	   0    0
# cycle =          12
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :        100
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=       100, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531840
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         62
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :         62
# addr_bus        : 4026531840
# DataMemory.wrtEn:          1
# DataMemory.dIn  :         62
# tcnt            :          2
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000000
# timer.wren      :          1
#  
# Data Memory
# DMEM[        62]=         0
# DMEM[4026531840]=        15
# --------------------------------------------------------------
# 
# 
# 250	   1    0
# 260	   0    0
# cycle =          13
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=       100, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :        100
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :        100
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :        100
# tcnt            :          2
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[4026531840]=         x
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 270	   1    0
# 280	   0    0
# cycle =          14
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=       100, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          2
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 290	   1    0
# 300	   0    0
# cycle =          15
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          2
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 310	   1    0
# 320	   0    0
# cycle =          16
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :          2
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 330	   1    0
# 340	   0    0
# cycle =          17
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          3
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 350	   1    0
# 360	   0    0
# cycle =          18
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          3
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 370	   1    0
# 380	   0    0
# cycle =          19
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :          3
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 390	   1    0
# 400	   0    0
# cycle =          20
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          3
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 410	   1    0
# 420	   0    0
# cycle =          21
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          3
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 430	   1    0
# 440	   0    0
# cycle =          22
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :          4
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 450	   1    0
# 460	   0    0
# cycle =          23
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          4
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 470	   1    0
# 480	   0    0
# cycle =          24
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          4
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 490	   1    0
# 500	   0    0
# cycle =          25
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :          4
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 510	   1    0
# 520	   0    0
# cycle =          26
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          4
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 530	   1    0
# 540	   0    0
# cycle =          27
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          5
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 550	   1    0
# 560	   0    0
# cycle =          28
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :          5
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 570	   1    0
# 580	   0    0
# cycle =          29
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          5
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 590	   1    0
# 600	   0    0
# cycle =          30
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          5
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 610	   1    0
# 620	   0    0
# cycle =          31
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :          5
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 630	   1    0
# 640	   0    0
# cycle =          32
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          6
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 650	   1    0
# 660	   0    0
# cycle =          33
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          6
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 670	   1    0
# 680	   0    0
# cycle =          34
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :          6
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 690	   1    0
# 700	   0    0
# cycle =          35
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          6
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 710	   1    0
# 720	   0    0
# cycle =          36
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          6
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 730	   1    0
# 740	   0    0
# cycle =          37
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :          7
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 750	   1    0
# 760	   0    0
# cycle =          38
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          7
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 770	   1    0
# 780	   0    0
# cycle =          39
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          7
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 790	   1    0
# 800	   0    0
# cycle =          40
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :          7
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 810	   1    0
# 820	   0    0
# cycle =          41
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          7
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 830	   1    0
# 840	   0    0
# cycle =          42
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          8
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 850	   1    0
# 860	   0    0
# cycle =          43
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :          8
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 870	   1    0
# 880	   0    0
# cycle =          44
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          8
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 890	   1    0
# 900	   0    0
# cycle =          45
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          8
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 910	   1    0
# 920	   0    0
# cycle =          46
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :          8
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 930	   1    0
# 940	   0    0
# cycle =          47
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          9
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 950	   1    0
# 960	   0    0
# cycle =          48
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          9
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 970	   1    0
# 980	   0    0
# cycle =          49
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :          9
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 990	   1    0
# 1000	   0    0
# cycle =          50
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          9
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 1010	   1    0
# 1020	   0    0
# cycle =          51
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          9
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 1030	   1    0
# 1040	   0    0
# cycle =          52
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         10
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 1050	   1    0
# 1060	   0    0
# cycle =          53
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         10
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 1070	   1    0
# 1080	   0    0
# cycle =          54
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         10
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 1090	   1    0
# 1100	   0    0
# cycle =          55
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         10
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 1110	   1    0
# 1120	   0    0
# cycle =          56
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         10
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 1130	   1    0
# 1140	   0    0
# cycle =          57
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         11
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 1150	   1    0
# 1160	   0    0
# cycle =          58
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         11
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 1170	   1    0
# 1180	   0    0
# cycle =          59
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         11
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 1190	   1    0
# 1200	   0    0
# cycle =          60
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         11
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 1210	   1    0
# 1220	   0    0
# cycle =          61
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         11
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 1230	   1    0
# 1240	   0    0
# cycle =          62
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         12
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 1250	   1    0
# 1260	   0    0
# cycle =          63
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         12
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 1270	   1    0
# 1280	   0    0
# cycle =          64
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         12
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 1290	   1    0
# 1300	   0    0
# cycle =          65
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         12
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 1310	   1    0
# 1320	   0    0
# cycle =          66
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         12
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 1330	   1    0
# 1340	   0    0
# cycle =          67
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         13
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 1350	   1    0
# 1360	   0    0
# cycle =          68
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         13
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 1370	   1    0
# 1380	   0    0
# cycle =          69
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         13
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 1390	   1    0
# 1400	   0    0
# cycle =          70
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         13
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 1410	   1    0
# 1420	   0    0
# cycle =          71
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         13
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 1430	   1    0
# 1440	   0    0
# cycle =          72
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         14
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 1450	   1    0
# 1460	   0    0
# cycle =          73
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         14
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 1470	   1    0
# 1480	   0    0
# cycle =          74
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         14
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 1490	   1    0
# 1500	   0    0
# cycle =          75
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         14
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 1510	   1    0
# 1520	   0    0
# cycle =          76
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         14
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 1530	   1    0
# 1540	   0    0
# cycle =          77
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         15
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 1550	   1    0
# 1560	   0    0
# cycle =          78
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         15
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 1570	   1    0
# 1580	   0    0
# cycle =          79
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         15
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 1590	   1    0
# 1600	   0    0
# cycle =          80
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         15
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 1610	   1    0
# 1620	   0    0
# cycle =          81
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         15
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 1630	   1    0
# 1640	   0    0
# cycle =          82
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         16
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 1650	   1    0
# 1660	   0    0
# cycle =          83
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         16
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 1670	   1    0
# 1680	   0    0
# cycle =          84
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         16
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 1690	   1    0
# 1700	   0    0
# cycle =          85
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         16
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 1710	   1    0
# 1720	   0    0
# cycle =          86
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         16
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 1730	   1    0
# 1740	   0    0
# cycle =          87
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         17
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 1750	   1    0
# 1760	   0    0
# cycle =          88
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         17
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 1770	   1    0
# 1780	   0    0
# cycle =          89
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         17
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 1790	   1    0
# 1800	   0    0
# cycle =          90
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         17
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 1810	   1    0
# 1820	   0    0
# cycle =          91
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         17
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 1830	   1    0
# 1840	   0    0
# cycle =          92
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         18
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 1850	   1    0
# 1860	   0    0
# cycle =          93
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         18
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 1870	   1    0
# 1880	   0    0
# cycle =          94
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         18
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 1890	   1    0
# 1900	   0    0
# cycle =          95
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         18
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 1910	   1    0
# 1920	   0    0
# cycle =          96
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         18
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 1930	   1    0
# 1940	   0    0
# cycle =          97
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         19
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 1950	   1    0
# 1960	   0    0
# cycle =          98
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         19
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 1970	   1    0
# 1980	   0    0
# cycle =          99
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         19
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 1990	   1    0
# 2000	   0    0
# cycle =         100
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         19
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 2010	   1    0
# 2020	   0    0
# cycle =         101
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         19
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 2030	   1    0
# 2040	   0    0
# cycle =         102
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         20
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 2050	   1    0
# 2060	   0    0
# cycle =         103
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         20
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 2070	   1    0
# 2080	   0    0
# cycle =         104
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         20
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 2090	   1    0
# 2100	   0    0
# cycle =         105
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         20
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 2110	   1    0
# 2120	   0    0
# cycle =         106
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         20
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 2130	   1    0
# 2140	   0    0
# cycle =         107
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         21
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 2150	   1    0
# 2160	   0    0
# cycle =         108
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         21
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 2170	   1    0
# 2180	   0    0
# cycle =         109
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         21
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 2190	   1    0
# 2200	   0    0
# cycle =         110
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         21
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 2210	   1    0
# 2220	   0    0
# cycle =         111
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         21
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 2230	   1    0
# 2240	   0    0
# cycle =         112
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         22
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 2250	   1    0
# 2260	   0    0
# cycle =         113
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         22
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 2270	   1    0
# 2280	   0    0
# cycle =         114
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         22
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 2290	   1    0
# 2300	   0    0
# cycle =         115
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         22
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 2310	   1    0
# 2320	   0    0
# cycle =         116
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         22
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 2330	   1    0
# 2340	   0    0
# cycle =         117
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         23
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 2350	   1    0
# 2360	   0    0
# cycle =         118
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         23
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 2370	   1    0
# 2380	   0    0
# cycle =         119
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         23
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 2390	   1    0
# 2400	   0    0
# cycle =         120
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         23
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 2410	   1    0
# 2420	   0    0
# cycle =         121
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         23
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 2430	   1    0
# 2440	   0    0
# cycle =         122
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         24
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 2450	   1    0
# 2460	   0    0
# cycle =         123
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         24
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 2470	   1    0
# 2480	   0    0
# cycle =         124
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         24
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 2490	   1    0
# 2500	   0    0
# cycle =         125
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         24
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 2510	   1    0
# 2520	   0    0
# cycle =         126
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         24
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 2530	   1    0
# 2540	   0    0
# cycle =         127
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         25
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 2550	   1    0
# 2560	   0    0
# cycle =         128
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         25
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 2570	   1    0
# 2580	   0    0
# cycle =         129
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         25
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 2590	   1    0
# 2600	   0    0
# cycle =         130
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         25
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 2610	   1    0
# 2620	   0    0
# cycle =         131
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         25
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 2630	   1    0
# 2640	   0    0
# cycle =         132
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         26
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 2650	   1    0
# 2660	   0    0
# cycle =         133
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         26
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 2670	   1    0
# 2680	   0    0
# cycle =         134
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         26
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 2690	   1    0
# 2700	   0    0
# cycle =         135
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         26
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 2710	   1    0
# 2720	   0    0
# cycle =         136
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         26
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 2730	   1    0
# 2740	   0    0
# cycle =         137
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         27
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 2750	   1    0
# 2760	   0    0
# cycle =         138
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         27
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 2770	   1    0
# 2780	   0    0
# cycle =         139
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         27
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 2790	   1    0
# 2800	   0    0
# cycle =         140
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         27
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 2810	   1    0
# 2820	   0    0
# cycle =         141
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         27
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 2830	   1    0
# 2840	   0    0
# cycle =         142
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         28
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 2850	   1    0
# 2860	   0    0
# cycle =         143
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         28
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 2870	   1    0
# 2880	   0    0
# cycle =         144
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         28
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 2890	   1    0
# 2900	   0    0
# cycle =         145
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         28
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 2910	   1    0
# 2920	   0    0
# cycle =         146
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         28
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 2930	   1    0
# 2940	   0    0
# cycle =         147
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         29
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 2950	   1    0
# 2960	   0    0
# cycle =         148
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         29
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 2970	   1    0
# 2980	   0    0
# cycle =         149
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         29
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 2990	   1    0
# 3000	   0    0
# cycle =         150
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         29
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 3010	   1    0
# 3020	   0    0
# cycle =         151
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         29
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 3030	   1    0
# 3040	   0    0
# cycle =         152
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         30
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 3050	   1    0
# 3060	   0    0
# cycle =         153
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         30
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 3070	   1    0
# 3080	   0    0
# cycle =         154
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         30
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 3090	   1    0
# 3100	   0    0
# cycle =         155
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         30
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 3110	   1    0
# 3120	   0    0
# cycle =         156
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         30
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 3130	   1    0
# 3140	   0    0
# cycle =         157
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         31
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 3150	   1    0
# 3160	   0    0
# cycle =         158
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         31
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 3170	   1    0
# 3180	   0    0
# cycle =         159
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         31
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 3190	   1    0
# 3200	   0    0
# cycle =         160
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         31
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 3210	   1    0
# 3220	   0    0
# cycle =         161
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         31
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 3230	   1    0
# 3240	   0    0
# cycle =         162
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         32
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 3250	   1    0
# 3260	   0    0
# cycle =         163
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         32
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 3270	   1    0
# 3280	   0    0
# cycle =         164
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         32
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 3290	   1    0
# 3300	   0    0
# cycle =         165
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         32
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 3310	   1    0
# 3320	   0    0
# cycle =         166
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         32
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 3330	   1    0
# 3340	   0    0
# cycle =         167
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         33
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 3350	   1    0
# 3360	   0    0
# cycle =         168
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         33
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 3370	   1    0
# 3380	   0    0
# cycle =         169
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         33
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 3390	   1    0
# 3400	   0    0
# cycle =         170
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         33
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 3410	   1    0
# 3420	   0    0
# cycle =         171
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         33
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 3430	   1    0
# 3440	   0    0
# cycle =         172
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         34
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 3450	   1    0
# 3460	   0    0
# cycle =         173
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         34
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 3470	   1    0
# 3480	   0    0
# cycle =         174
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         34
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 3490	   1    0
# 3500	   0    0
# cycle =         175
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         34
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 3510	   1    0
# 3520	   0    0
# cycle =         176
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         34
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 3530	   1    0
# 3540	   0    0
# cycle =         177
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         35
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 3550	   1    0
# 3560	   0    0
# cycle =         178
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         35
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 3570	   1    0
# 3580	   0    0
# cycle =         179
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         35
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 3590	   1    0
# 3600	   0    0
# cycle =         180
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         35
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 3610	   1    0
# 3620	   0    0
# cycle =         181
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         35
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 3630	   1    0
# 3640	   0    0
# cycle =         182
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         36
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 3650	   1    0
# 3660	   0    0
# cycle =         183
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         36
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 3670	   1    0
# 3680	   0    0
# cycle =         184
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         36
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 3690	   1    0
# 3700	   0    0
# cycle =         185
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         36
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 3710	   1    0
# 3720	   0    0
# cycle =         186
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         36
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 3730	   1    0
# 3740	   0    0
# cycle =         187
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         37
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 3750	   1    0
# 3760	   0    0
# cycle =         188
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         37
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 3770	   1    0
# 3780	   0    0
# cycle =         189
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         37
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 3790	   1    0
# 3800	   0    0
# cycle =         190
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         37
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 3810	   1    0
# 3820	   0    0
# cycle =         191
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         37
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 3830	   1    0
# 3840	   0    0
# cycle =         192
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         38
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 3850	   1    0
# 3860	   0    0
# cycle =         193
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         38
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 3870	   1    0
# 3880	   0    0
# cycle =         194
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         38
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 3890	   1    0
# 3900	   0    0
# cycle =         195
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         38
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 3910	   1    0
# 3920	   0    0
# cycle =         196
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         38
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 3930	   1    0
# 3940	   0    0
# cycle =         197
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         39
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 3950	   1    0
# 3960	   0    0
# cycle =         198
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         39
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 3970	   1    0
# 3980	   0    0
# cycle =         199
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         39
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 3990	   1    0
# 4000	   0    0
# cycle =         200
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         39
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 4010	   1    0
# 4020	   0    0
# cycle =         201
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         39
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 4030	   1    0
# 4040	   0    0
# cycle =         202
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         40
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 4050	   1    0
# 4060	   0    0
# cycle =         203
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         40
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 4070	   1    0
# 4080	   0    0
# cycle =         204
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         40
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 4090	   1    0
# 4100	   0    0
# cycle =         205
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         40
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 4110	   1    0
# 4120	   0    0
# cycle =         206
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         40
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 4130	   1    0
# 4140	   0    0
# cycle =         207
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         41
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 4150	   1    0
# 4160	   0    0
# cycle =         208
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         41
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 4170	   1    0
# 4180	   0    0
# cycle =         209
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         41
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 4190	   1    0
# 4200	   0    0
# cycle =         210
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         41
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 4210	   1    0
# 4220	   0    0
# cycle =         211
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         41
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 4230	   1    0
# 4240	   0    0
# cycle =         212
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         42
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 4250	   1    0
# 4260	   0    0
# cycle =         213
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         42
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 4270	   1    0
# 4280	   0    0
# cycle =         214
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         42
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 4290	   1    0
# 4300	   0    0
# cycle =         215
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         42
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 4310	   1    0
# 4320	   0    0
# cycle =         216
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         42
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 4330	   1    0
# 4340	   0    0
# cycle =         217
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         43
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 4350	   1    0
# 4360	   0    0
# cycle =         218
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         43
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 4370	   1    0
# 4380	   0    0
# cycle =         219
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         43
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 4390	   1    0
# 4400	   0    0
# cycle =         220
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         43
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 4410	   1    0
# 4420	   0    0
# cycle =         221
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         43
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 4430	   1    0
# 4440	   0    0
# cycle =         222
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         44
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 4450	   1    0
# 4460	   0    0
# cycle =         223
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         44
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 4470	   1    0
# 4480	   0    0
# cycle =         224
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         44
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 4490	   1    0
# 4500	   0    0
# cycle =         225
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         44
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 4510	   1    0
# 4520	   0    0
# cycle =         226
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         44
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 4530	   1    0
# 4540	   0    0
# cycle =         227
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         45
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 4550	   1    0
# 4560	   0    0
# cycle =         228
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         45
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 4570	   1    0
# 4580	   0    0
# cycle =         229
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         45
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 4590	   1    0
# 4600	   0    0
# cycle =         230
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         45
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 4610	   1    0
# 4620	   0    0
# cycle =         231
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         45
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 4630	   1    0
# 4640	   0    0
# cycle =         232
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         46
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 4650	   1    0
# 4660	   0    0
# cycle =         233
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         46
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 4670	   1    0
# 4680	   0    0
# cycle =         234
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         46
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 4690	   1    0
# 4700	   0    0
# cycle =         235
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         46
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 4710	   1    0
# 4720	   0    0
# cycle =         236
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         46
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 4730	   1    0
# 4740	   0    0
# cycle =         237
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         47
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 4750	   1    0
# 4760	   0    0
# cycle =         238
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         47
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 4770	   1    0
# 4780	   0    0
# cycle =         239
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         47
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 4790	   1    0
# 4800	   0    0
# cycle =         240
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         47
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 4810	   1    0
# 4820	   0    0
# cycle =         241
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         47
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 4830	   1    0
# 4840	   0    0
# cycle =         242
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         48
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 4850	   1    0
# 4860	   0    0
# cycle =         243
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         48
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 4870	   1    0
# 4880	   0    0
# cycle =         244
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         48
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 4890	   1    0
# 4900	   0    0
# cycle =         245
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         48
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 4910	   1    0
# 4920	   0    0
# cycle =         246
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         48
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 4930	   1    0
# 4940	   0    0
# cycle =         247
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         49
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 4950	   1    0
# 4960	   0    0
# cycle =         248
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         49
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 4970	   1    0
# 4980	   0    0
# cycle =         249
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         49
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 4990	   1    0
# 5000	   0    0
# cycle =         250
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         49
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 5010	   1    0
# 5020	   0    0
# cycle =         251
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         49
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 5030	   1    0
# 5040	   0    0
# cycle =         252
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         50
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 5050	   1    0
# 5060	   0    0
# cycle =         253
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         50
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 5070	   1    0
# 5080	   0    0
# cycle =         254
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         50
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 5090	   1    0
# 5100	   0    0
# cycle =         255
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         50
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 5110	   1    0
# 5120	   0    0
# cycle =         256
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         50
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 5130	   1    0
# 5140	   0    0
# cycle =         257
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         51
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 5150	   1    0
# 5160	   0    0
# cycle =         258
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         51
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 5170	   1    0
# 5180	   0    0
# cycle =         259
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         51
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 5190	   1    0
# 5200	   0    0
# cycle =         260
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         51
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 5210	   1    0
# 5220	   0    0
# cycle =         261
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         51
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 5230	   1    0
# 5240	   0    0
# cycle =         262
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         52
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 5250	   1    0
# 5260	   0    0
# cycle =         263
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         52
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 5270	   1    0
# 5280	   0    0
# cycle =         264
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         52
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 5290	   1    0
# 5300	   0    0
# cycle =         265
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         52
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 5310	   1    0
# 5320	   0    0
# cycle =         266
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         52
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 5330	   1    0
# 5340	   0    0
# cycle =         267
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         53
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 5350	   1    0
# 5360	   0    0
# cycle =         268
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         53
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 5370	   1    0
# 5380	   0    0
# cycle =         269
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         53
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 5390	   1    0
# 5400	   0    0
# cycle =         270
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         53
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 5410	   1    0
# 5420	   0    0
# cycle =         271
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         53
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 5430	   1    0
# 5440	   0    0
# cycle =         272
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         54
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 5450	   1    0
# 5460	   0    0
# cycle =         273
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         54
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 5470	   1    0
# 5480	   0    0
# cycle =         274
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         54
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 5490	   1    0
# 5500	   0    0
# cycle =         275
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         54
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 5510	   1    0
# 5520	   0    0
# cycle =         276
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         54
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 5530	   1    0
# 5540	   0    0
# cycle =         277
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         55
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 5550	   1    0
# 5560	   0    0
# cycle =         278
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         55
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 5570	   1    0
# 5580	   0    0
# cycle =         279
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         55
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 5590	   1    0
# 5600	   0    0
# cycle =         280
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         55
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 5610	   1    0
# 5620	   0    0
# cycle =         281
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         55
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 5630	   1    0
# 5640	   0    0
# cycle =         282
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         56
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 5650	   1    0
# 5660	   0    0
# cycle =         283
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         56
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 5670	   1    0
# 5680	   0    0
# cycle =         284
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         56
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 5690	   1    0
# 5700	   0    0
# cycle =         285
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         56
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 5710	   1    0
# 5720	   0    0
# cycle =         286
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         56
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 5730	   1    0
# 5740	   0    0
# cycle =         287
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         57
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 5750	   1    0
# 5760	   0    0
# cycle =         288
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         57
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 5770	   1    0
# 5780	   0    0
# cycle =         289
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         57
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 5790	   1    0
# 5800	   0    0
# cycle =         290
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         57
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 5810	   1    0
# 5820	   0    0
# cycle =         291
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         57
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 5830	   1    0
# 5840	   0    0
# cycle =         292
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         58
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 5850	   1    0
# 5860	   0    0
# cycle =         293
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         58
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 5870	   1    0
# 5880	   0    0
# cycle =         294
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         58
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 5890	   1    0
# 5900	   0    0
# cycle =         295
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         58
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 5910	   1    0
# 5920	   0    0
# cycle =         296
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         58
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 5930	   1    0
# 5940	   0    0
# cycle =         297
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         59
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 5950	   1    0
# 5960	   0    0
# cycle =         298
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         59
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 5970	   1    0
# 5980	   0    0
# cycle =         299
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         59
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 5990	   1    0
# 6000	   0    0
# cycle =         300
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         59
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 6010	   1    0
# 6020	   0    0
# cycle =         301
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         59
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 6030	   1    0
# 6040	   0    0
# cycle =         302
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         60
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 6050	   1    0
# 6060	   0    0
# cycle =         303
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         60
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 6070	   1    0
# 6080	   0    0
# cycle =         304
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         60
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 6090	   1    0
# 6100	   0    0
# cycle =         305
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         60
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 6110	   1    0
# 6120	   0    0
# cycle =         306
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         60
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 6130	   1    0
# 6140	   0    0
# cycle =         307
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         61
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 6150	   1    0
# 6160	   0    0
# cycle =         308
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         61
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 6170	   1    0
# 6180	   0    0
# cycle =         309
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         61
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 6190	   1    0
# 6200	   0    0
# cycle =         310
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         61
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 6210	   1    0
# 6220	   0    0
# cycle =         311
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         61
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 6230	   1    0
# 6240	   0    0
# cycle =         312
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         62
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 6250	   1    0
# 6260	   0    0
# cycle =         313
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         62
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 6270	   1    0
# 6280	   0    0
# cycle =         314
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         62
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 6290	   1    0
# 6300	   0    0
# cycle =         315
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         62
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 6310	   1    0
# 6320	   0    0
# cycle =         316
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         62
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 6330	   1    0
# 6340	   0    0
# cycle =         317
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         63
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 6350	   1    0
# 6360	   0    0
# cycle =         318
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         63
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 6370	   1    0
# 6380	   0    0
# cycle =         319
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         63
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 6390	   1    0
# 6400	   0    0
# cycle =         320
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         63
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 6410	   1    0
# 6420	   0    0
# cycle =         321
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         63
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 6430	   1    0
# 6440	   0    0
# cycle =         322
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         64
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 6450	   1    0
# 6460	   0    0
# cycle =         323
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         64
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 6470	   1    0
# 6480	   0    0
# cycle =         324
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         64
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 6490	   1    0
# 6500	   0    0
# cycle =         325
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         64
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 6510	   1    0
# 6520	   0    0
# cycle =         326
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         64
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 6530	   1    0
# 6540	   0    0
# cycle =         327
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         65
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 6550	   1    0
# 6560	   0    0
# cycle =         328
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         65
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 6570	   1    0
# 6580	   0    0
# cycle =         329
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         65
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 6590	   1    0
# 6600	   0    0
# cycle =         330
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         65
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 6610	   1    0
# 6620	   0    0
# cycle =         331
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         65
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 6630	   1    0
# 6640	   0    0
# cycle =         332
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         66
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 6650	   1    0
# 6660	   0    0
# cycle =         333
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         66
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 6670	   1    0
# 6680	   0    0
# cycle =         334
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         66
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 6690	   1    0
# 6700	   0    0
# cycle =         335
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         66
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 6710	   1    0
# 6720	   0    0
# cycle =         336
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         66
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 6730	   1    0
# 6740	   0    0
# cycle =         337
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         67
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 6750	   1    0
# 6760	   0    0
# cycle =         338
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         67
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 6770	   1    0
# 6780	   0    0
# cycle =         339
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         67
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 6790	   1    0
# 6800	   0    0
# cycle =         340
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         67
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 6810	   1    0
# 6820	   0    0
# cycle =         341
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         67
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 6830	   1    0
# 6840	   0    0
# cycle =         342
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         68
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 6850	   1    0
# 6860	   0    0
# cycle =         343
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         68
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 6870	   1    0
# 6880	   0    0
# cycle =         344
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         68
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 6890	   1    0
# 6900	   0    0
# cycle =         345
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         68
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 6910	   1    0
# 6920	   0    0
# cycle =         346
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         68
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 6930	   1    0
# 6940	   0    0
# cycle =         347
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         69
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 6950	   1    0
# 6960	   0    0
# cycle =         348
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         69
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 6970	   1    0
# 6980	   0    0
# cycle =         349
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         69
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 6990	   1    0
# 7000	   0    0
# cycle =         350
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         69
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 7010	   1    0
# 7020	   0    0
# cycle =         351
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         69
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 7030	   1    0
# 7040	   0    0
# cycle =         352
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         70
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 7050	   1    0
# 7060	   0    0
# cycle =         353
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         70
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 7070	   1    0
# 7080	   0    0
# cycle =         354
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         70
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 7090	   1    0
# 7100	   0    0
# cycle =         355
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         70
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 7110	   1    0
# 7120	   0    0
# cycle =         356
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         70
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 7130	   1    0
# 7140	   0    0
# cycle =         357
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         71
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 7150	   1    0
# 7160	   0    0
# cycle =         358
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         71
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 7170	   1    0
# 7180	   0    0
# cycle =         359
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         71
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 7190	   1    0
# 7200	   0    0
# cycle =         360
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         71
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 7210	   1    0
# 7220	   0    0
# cycle =         361
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         71
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 7230	   1    0
# 7240	   0    0
# cycle =         362
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         72
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 7250	   1    0
# 7260	   0    0
# cycle =         363
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         72
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 7270	   1    0
# 7280	   0    0
# cycle =         364
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         72
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 7290	   1    0
# 7300	   0    0
# cycle =         365
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         72
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 7310	   1    0
# 7320	   0    0
# cycle =         366
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         72
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 7330	   1    0
# 7340	   0    0
# cycle =         367
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         73
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 7350	   1    0
# 7360	   0    0
# cycle =         368
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         73
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 7370	   1    0
# 7380	   0    0
# cycle =         369
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         73
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 7390	   1    0
# 7400	   0    0
# cycle =         370
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         73
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 7410	   1    0
# 7420	   0    0
# cycle =         371
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         73
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 7430	   1    0
# 7440	   0    0
# cycle =         372
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         74
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 7450	   1    0
# 7460	   0    0
# cycle =         373
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         74
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 7470	   1    0
# 7480	   0    0
# cycle =         374
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         74
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 7490	   1    0
# 7500	   0    0
# cycle =         375
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         74
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 7510	   1    0
# 7520	   0    0
# cycle =         376
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         74
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 7530	   1    0
# 7540	   0    0
# cycle =         377
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         75
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 7550	   1    0
# 7560	   0    0
# cycle =         378
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         75
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 7570	   1    0
# 7580	   0    0
# cycle =         379
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         75
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 7590	   1    0
# 7600	   0    0
# cycle =         380
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         75
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 7610	   1    0
# 7620	   0    0
# cycle =         381
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         75
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 7630	   1    0
# 7640	   0    0
# cycle =         382
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         76
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 7650	   1    0
# 7660	   0    0
# cycle =         383
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         76
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 7670	   1    0
# 7680	   0    0
# cycle =         384
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         76
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 7690	   1    0
# 7700	   0    0
# cycle =         385
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         76
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 7710	   1    0
# 7720	   0    0
# cycle =         386
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         76
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 7730	   1    0
# 7740	   0    0
# cycle =         387
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         77
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 7750	   1    0
# 7760	   0    0
# cycle =         388
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         77
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 7770	   1    0
# 7780	   0    0
# cycle =         389
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         77
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 7790	   1    0
# 7800	   0    0
# cycle =         390
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         77
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 7810	   1    0
# 7820	   0    0
# cycle =         391
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         77
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 7830	   1    0
# 7840	   0    0
# cycle =         392
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         78
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 7850	   1    0
# 7860	   0    0
# cycle =         393
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         78
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 7870	   1    0
# 7880	   0    0
# cycle =         394
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         78
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 7890	   1    0
# 7900	   0    0
# cycle =         395
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         78
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 7910	   1    0
# 7920	   0    0
# cycle =         396
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         78
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 7930	   1    0
# 7940	   0    0
# cycle =         397
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         79
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 7950	   1    0
# 7960	   0    0
# cycle =         398
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         79
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 7970	   1    0
# 7980	   0    0
# cycle =         399
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         79
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 7990	   1    0
# 8000	   0    0
# cycle =         400
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         79
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 8010	   1    0
# 8020	   0    0
# cycle =         401
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         79
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 8030	   1    0
# 8040	   0    0
# cycle =         402
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         80
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 8050	   1    0
# 8060	   0    0
# cycle =         403
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         80
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 8070	   1    0
# 8080	   0    0
# cycle =         404
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         80
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 8090	   1    0
# 8100	   0    0
# cycle =         405
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         80
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 8110	   1    0
# 8120	   0    0
# cycle =         406
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         80
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 8130	   1    0
# 8140	   0    0
# cycle =         407
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         81
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 8150	   1    0
# 8160	   0    0
# cycle =         408
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         81
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 8170	   1    0
# 8180	   0    0
# cycle =         409
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         81
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 8190	   1    0
# 8200	   0    0
# cycle =         410
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         81
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 8210	   1    0
# 8220	   0    0
# cycle =         411
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         81
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 8230	   1    0
# 8240	   0    0
# cycle =         412
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         82
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 8250	   1    0
# 8260	   0    0
# cycle =         413
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         82
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 8270	   1    0
# 8280	   0    0
# cycle =         414
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         82
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 8290	   1    0
# 8300	   0    0
# cycle =         415
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         82
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 8310	   1    0
# 8320	   0    0
# cycle =         416
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         82
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 8330	   1    0
# 8340	   0    0
# cycle =         417
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         83
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 8350	   1    0
# 8360	   0    0
# cycle =         418
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         83
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 8370	   1    0
# 8380	   0    0
# cycle =         419
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         83
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 8390	   1    0
# 8400	   0    0
# cycle =         420
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         83
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 8410	   1    0
# 8420	   0    0
# cycle =         421
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         83
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 8430	   1    0
# 8440	   0    0
# cycle =         422
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         84
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 8450	   1    0
# 8460	   0    0
# cycle =         423
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         84
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 8470	   1    0
# 8480	   0    0
# cycle =         424
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         84
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 8490	   1    0
# 8500	   0    0
# cycle =         425
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         84
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 8510	   1    0
# 8520	   0    0
# cycle =         426
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         84
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 8530	   1    0
# 8540	   0    0
# cycle =         427
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         85
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 8550	   1    0
# 8560	   0    0
# cycle =         428
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         85
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 8570	   1    0
# 8580	   0    0
# cycle =         429
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         85
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 8590	   1    0
# 8600	   0    0
# cycle =         430
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         85
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 8610	   1    0
# 8620	   0    0
# cycle =         431
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         85
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 8630	   1    0
# 8640	   0    0
# cycle =         432
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         86
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 8650	   1    0
# 8660	   0    0
# cycle =         433
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         86
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 8670	   1    0
# 8680	   0    0
# cycle =         434
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         86
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 8690	   1    0
# 8700	   0    0
# cycle =         435
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         86
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 8710	   1    0
# 8720	   0    0
# cycle =         436
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         86
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 8730	   1    0
# 8740	   0    0
# cycle =         437
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         87
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 8750	   1    0
# 8760	   0    0
# cycle =         438
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         87
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 8770	   1    0
# 8780	   0    0
# cycle =         439
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         87
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 8790	   1    0
# 8800	   0    0
# cycle =         440
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         87
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 8810	   1    0
# 8820	   0    0
# cycle =         441
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         87
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 8830	   1    0
# 8840	   0    0
# cycle =         442
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         88
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 8850	   1    0
# 8860	   0    0
# cycle =         443
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         88
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 8870	   1    0
# 8880	   0    0
# cycle =         444
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         88
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 8890	   1    0
# 8900	   0    0
# cycle =         445
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         88
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 8910	   1    0
# 8920	   0    0
# cycle =         446
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         88
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 8930	   1    0
# 8940	   0    0
# cycle =         447
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         89
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 8950	   1    0
# 8960	   0    0
# cycle =         448
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         89
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 8970	   1    0
# 8980	   0    0
# cycle =         449
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         89
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 8990	   1    0
# 9000	   0    0
# cycle =         450
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         89
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 9010	   1    0
# 9020	   0    0
# cycle =         451
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         89
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 9030	   1    0
# 9040	   0    0
# cycle =         452
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         90
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 9050	   1    0
# 9060	   0    0
# cycle =         453
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         90
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 9070	   1    0
# 9080	   0    0
# cycle =         454
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         90
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 9090	   1    0
# 9100	   0    0
# cycle =         455
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         90
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 9110	   1    0
# 9120	   0    0
# cycle =         456
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         90
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 9130	   1    0
# 9140	   0    0
# cycle =         457
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         91
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 9150	   1    0
# 9160	   0    0
# cycle =         458
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         91
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 9170	   1    0
# 9180	   0    0
# cycle =         459
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         91
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 9190	   1    0
# 9200	   0    0
# cycle =         460
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         91
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 9210	   1    0
# 9220	   0    0
# cycle =         461
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         91
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 9230	   1    0
# 9240	   0    0
# cycle =         462
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         92
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 9250	   1    0
# 9260	   0    0
# cycle =         463
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         92
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 9270	   1    0
# 9280	   0    0
# cycle =         464
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         92
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 9290	   1    0
# 9300	   0    0
# cycle =         465
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         92
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 9310	   1    0
# 9320	   0    0
# cycle =         466
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         92
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 9330	   1    0
# 9340	   0    0
# cycle =         467
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         93
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 9350	   1    0
# 9360	   0    0
# cycle =         468
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         93
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 9370	   1    0
# 9380	   0    0
# cycle =         469
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         93
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 9390	   1    0
# 9400	   0    0
# cycle =         470
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         93
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 9410	   1    0
# 9420	   0    0
# cycle =         471
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         93
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 9430	   1    0
# 9440	   0    0
# cycle =         472
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         94
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 9450	   1    0
# 9460	   0    0
# cycle =         473
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         94
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 9470	   1    0
# 9480	   0    0
# cycle =         474
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         94
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 9490	   1    0
# 9500	   0    0
# cycle =         475
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         94
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 9510	   1    0
# 9520	   0    0
# cycle =         476
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         94
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 9530	   1    0
# 9540	   0    0
# cycle =         477
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         95
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 9550	   1    0
# 9560	   0    0
# cycle =         478
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         95
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 9570	   1    0
# 9580	   0    0
# cycle =         479
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         95
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 9590	   1    0
# 9600	   0    0
# cycle =         480
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         95
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 9610	   1    0
# 9620	   0    0
# cycle =         481
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         95
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 9630	   1    0
# 9640	   0    0
# cycle =         482
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         96
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 9650	   1    0
# 9660	   0    0
# cycle =         483
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         96
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 9670	   1    0
# 9680	   0    0
# cycle =         484
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         96
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 9690	   1    0
# 9700	   0    0
# cycle =         485
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         96
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 9710	   1    0
# 9720	   0    0
# cycle =         486
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         96
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 9730	   1    0
# 9740	   0    0
# cycle =         487
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         97
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 9750	   1    0
# 9760	   0    0
# cycle =         488
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         97
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 9770	   1    0
# 9780	   0    0
# cycle =         489
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         97
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 9790	   1    0
# 9800	   0    0
# cycle =         490
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         97
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 9810	   1    0
# 9820	   0    0
# cycle =         491
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         97
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 9830	   1    0
# 9840	   0    0
# cycle =         492
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         98
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 9850	   1    0
# 9860	   0    0
# cycle =         493
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         98
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 9870	   1    0
# 9880	   0    0
# cycle =         494
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         98
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 9890	   1    0
# 9900	   0    0
# cycle =         495
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         98
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 9910	   1    0
# 9920	   0    0
# cycle =         496
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         98
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 9930	   1    0
# 9940	   0    0
# cycle =         497
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         99
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 9950	   1    0
# 9960	   0    0
# cycle =         498
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         99
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 9970	   1    0
# 9980	   0    0
# cycle =         499
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         99
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 9990	   1    0
# 10000	   0    0
# cycle =         500
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         99
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 10010	   1    0
# 10020	   0    0
# cycle =         501
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         99
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 10030	   1    0
# 10040	   0    0
# cycle =         502
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :          0
# tctl            :          1
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 10050	   1    0
# 10060	   0    0
# cycle =         503
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          1
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         0, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          1
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          1
# tcnt            :          0
# tctl            :          1
# tlim            :        100
# count           :          1
# timer.dbus_out  :          1
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 10070	   1    0
# 10080	   0    0
# cycle =         504
# PC    = 01d
# instr = cd012005
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        36, T0=         1, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          0
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          0
# tctl            :          1
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000000
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 10090	   1    0
# 10100	   0    0
# cycle =         505
# PC    = 01e
# instr = cd000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        36, T0=         1, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026532128
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          0
# tctl            :          1
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          1
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 10110	   1    0
# 10120	   0    0
# cycle =         506
# PC    = 01f
# instr = 4d000308
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          3
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :          0
# aluMuxOut         :          3
#  
# Registers
# A0=        36, T0=         1, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :          0
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 10130	   1    0
# 10140	   0    0
# cycle =         507
# PC    = 020
# instr = c4000805
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :          1
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          8
#  
# Registers
# A0=        36, T0=         1, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          3
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          3
# sr2Out          :         36
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        :          3
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          1
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000003
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[         3]=         0
# --------------------------------------------------------------
# 
# 
# 10150	   1    0
# 10160	   0    0
# cycle =         508
# PC    = 021
# instr = 0d000116
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :          0
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :         36
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         3, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531848
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :          3
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          3
# addr_bus        : 4026531848
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          3
# tcnt            :          1
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000008
# timer.wren      :          1
#  
# Data Memory
# DMEM[         3]=         0
# DMEM[4026531848]=        15
# --------------------------------------------------------------
# 
# 
# 10170	   1    0
# 10180	   0    0
# cycle =         509
# PC    = 022
# instr = 00ffff08
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         35
# sr2Out          :          0
# instWord[31:28] :          0
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :         36
# aluMuxOut         : 4294967295
#  
# Registers
# A0=        36, T0=         3, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :          0
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          0
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          1
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000000
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531848]=         x
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 10190	   1    0
# 10200	   0    0
# cycle =         510
# PC    = 023
# instr = 1d000416
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :          1
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :         26
# aluMuxOut         :          0
#  
# Registers
# A0=        36, T0=         3, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         35
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         35
# sr2Out          :          0
# instWord[31:28] :          0
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        :         35
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          1
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000023
# timer.wren      :          0
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[        35]=         0
# --------------------------------------------------------------
# 
# 
# 10210	   1    0
# 10220	   0    0
# cycle =         511
# PC    = 024
# instr = 11ffff08
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         25
# sr2Out          :          0
# instWord[31:28] :          1
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :         26
# aluMuxOut         : 4294967295
#  
# Registers
# A0=        35, T0=         3, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :          1
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          0
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          1
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000000
# timer.wren      :          0
#  
# Data Memory
# DMEM[        35]=         0
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 10230	   1    0
# 10240	   0    0
# cycle =         512
# PC    = 025
# instr = 60100000
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         60
# sr2Out          :         26
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :         35
# aluMuxOut         :         25
#  
# Registers
# A0=        35, T0=         3, S2 =         0, GP=4026531840
# A1=        26, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         25
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         25
# sr2Out          :          0
# instWord[31:28] :          1
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        :         25
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          2
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000019
# timer.wren      :          0
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[        25]=         0
# --------------------------------------------------------------
# 
# 
# 10250	   1    0
# 10260	   0    0
# cycle =         513
# PC    = 026
# instr = c6000005
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         62
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         3, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        62, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         60
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         60
# sr2Out          :         25
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        :         60
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          2
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 0000003c
# timer.wren      :          0
#  
# Data Memory
# DMEM[        25]=         0
# DMEM[        60]=         0
# --------------------------------------------------------------
# 
# 
# 10270	   1    0
# 10280	   0    0
# cycle =         514
# PC    = 027
# instr = 66fff216
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :         60
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :         60
# aluMuxOut         :         60
#  
# Registers
# A0=        35, T0=         3, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531840
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         60
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :         60
# addr_bus        : 4026531840
# DataMemory.wrtEn:          1
# DataMemory.dIn  :         60
# tcnt            :          2
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000000
# timer.wren      :          1
#  
# Data Memory
# DMEM[        60]=         0
# DMEM[4026531840]=        15
# --------------------------------------------------------------
# 
# 
# 10290	   1    0
# 10300	   0    0
# cycle =         515
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          3
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         3, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :         60
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          2
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531840]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 10310	   1    0
# 10320	   0    0
# cycle =         516
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         3, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          3
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          3
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          3
# tcnt            :          2
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 10330	   1    0
# 10340	   0    0
# cycle =         517
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         3, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          3
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 10350	   1    0
# 10360	   0    0
# cycle =         518
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          3
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 10370	   1    0
# 10380	   0    0
# cycle =         519
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :          3
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 10390	   1    0
# 10400	   0    0
# cycle =         520
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          3
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 10410	   1    0
# 10420	   0    0
# cycle =         521
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          3
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 10430	   1    0
# 10440	   0    0
# cycle =         522
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :          4
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 10450	   1    0
# 10460	   0    0
# cycle =         523
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          4
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 10470	   1    0
# 10480	   0    0
# cycle =         524
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          4
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 10490	   1    0
# 10500	   0    0
# cycle =         525
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :          4
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 10510	   1    0
# 10520	   0    0
# cycle =         526
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          4
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 10530	   1    0
# 10540	   0    0
# cycle =         527
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          5
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 10550	   1    0
# 10560	   0    0
# cycle =         528
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :          5
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 10570	   1    0
# 10580	   0    0
# cycle =         529
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          5
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 10590	   1    0
# 10600	   0    0
# cycle =         530
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          5
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 10610	   1    0
# 10620	   0    0
# cycle =         531
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :          5
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 10630	   1    0
# 10640	   0    0
# cycle =         532
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          6
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 10650	   1    0
# 10660	   0    0
# cycle =         533
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          6
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 10670	   1    0
# 10680	   0    0
# cycle =         534
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :          6
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 10690	   1    0
# 10700	   0    0
# cycle =         535
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          6
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 10710	   1    0
# 10720	   0    0
# cycle =         536
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          6
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 10730	   1    0
# 10740	   0    0
# cycle =         537
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :          7
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 10750	   1    0
# 10760	   0    0
# cycle =         538
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          7
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 10770	   1    0
# 10780	   0    0
# cycle =         539
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          7
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 10790	   1    0
# 10800	   0    0
# cycle =         540
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :          7
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 10810	   1    0
# 10820	   0    0
# cycle =         541
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          7
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 10830	   1    0
# 10840	   0    0
# cycle =         542
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          8
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 10850	   1    0
# 10860	   0    0
# cycle =         543
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :          8
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 10870	   1    0
# 10880	   0    0
# cycle =         544
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          8
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 10890	   1    0
# 10900	   0    0
# cycle =         545
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          8
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 10910	   1    0
# 10920	   0    0
# cycle =         546
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :          8
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 10930	   1    0
# 10940	   0    0
# cycle =         547
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          9
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 10950	   1    0
# 10960	   0    0
# cycle =         548
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          9
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 10970	   1    0
# 10980	   0    0
# cycle =         549
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :          9
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 10990	   1    0
# 11000	   0    0
# cycle =         550
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          9
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 11010	   1    0
# 11020	   0    0
# cycle =         551
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          9
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 11030	   1    0
# 11040	   0    0
# cycle =         552
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         10
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 11050	   1    0
# 11060	   0    0
# cycle =         553
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         10
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 11070	   1    0
# 11080	   0    0
# cycle =         554
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         10
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 11090	   1    0
# 11100	   0    0
# cycle =         555
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         10
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 11110	   1    0
# 11120	   0    0
# cycle =         556
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         10
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 11130	   1    0
# 11140	   0    0
# cycle =         557
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         11
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 11150	   1    0
# 11160	   0    0
# cycle =         558
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         11
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 11170	   1    0
# 11180	   0    0
# cycle =         559
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         11
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 11190	   1    0
# 11200	   0    0
# cycle =         560
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         11
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 11210	   1    0
# 11220	   0    0
# cycle =         561
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         11
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 11230	   1    0
# 11240	   0    0
# cycle =         562
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         12
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 11250	   1    0
# 11260	   0    0
# cycle =         563
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         12
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 11270	   1    0
# 11280	   0    0
# cycle =         564
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         12
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 11290	   1    0
# 11300	   0    0
# cycle =         565
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         12
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 11310	   1    0
# 11320	   0    0
# cycle =         566
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         12
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 11330	   1    0
# 11340	   0    0
# cycle =         567
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         13
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 11350	   1    0
# 11360	   0    0
# cycle =         568
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         13
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 11370	   1    0
# 11380	   0    0
# cycle =         569
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         13
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 11390	   1    0
# 11400	   0    0
# cycle =         570
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         13
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 11410	   1    0
# 11420	   0    0
# cycle =         571
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         13
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 11430	   1    0
# 11440	   0    0
# cycle =         572
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         14
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 11450	   1    0
# 11460	   0    0
# cycle =         573
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         14
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 11470	   1    0
# 11480	   0    0
# cycle =         574
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         14
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 11490	   1    0
# 11500	   0    0
# cycle =         575
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         14
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 11510	   1    0
# 11520	   0    0
# cycle =         576
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         14
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 11530	   1    0
# 11540	   0    0
# cycle =         577
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         15
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 11550	   1    0
# 11560	   0    0
# cycle =         578
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         15
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 11570	   1    0
# 11580	   0    0
# cycle =         579
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         15
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 11590	   1    0
# 11600	   0    0
# cycle =         580
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         15
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 11610	   1    0
# 11620	   0    0
# cycle =         581
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         15
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 11630	   1    0
# 11640	   0    0
# cycle =         582
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         16
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 11650	   1    0
# 11660	   0    0
# cycle =         583
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         16
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 11670	   1    0
# 11680	   0    0
# cycle =         584
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         16
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 11690	   1    0
# 11700	   0    0
# cycle =         585
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         16
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 11710	   1    0
# 11720	   0    0
# cycle =         586
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         16
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 11730	   1    0
# 11740	   0    0
# cycle =         587
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         17
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 11750	   1    0
# 11760	   0    0
# cycle =         588
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         17
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 11770	   1    0
# 11780	   0    0
# cycle =         589
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         17
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 11790	   1    0
# 11800	   0    0
# cycle =         590
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         17
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 11810	   1    0
# 11820	   0    0
# cycle =         591
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         17
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 11830	   1    0
# 11840	   0    0
# cycle =         592
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         18
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 11850	   1    0
# 11860	   0    0
# cycle =         593
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         18
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 11870	   1    0
# 11880	   0    0
# cycle =         594
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         18
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 11890	   1    0
# 11900	   0    0
# cycle =         595
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         18
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 11910	   1    0
# 11920	   0    0
# cycle =         596
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         18
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 11930	   1    0
# 11940	   0    0
# cycle =         597
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         19
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 11950	   1    0
# 11960	   0    0
# cycle =         598
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         19
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 11970	   1    0
# 11980	   0    0
# cycle =         599
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         19
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 11990	   1    0
# 12000	   0    0
# cycle =         600
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         19
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 12010	   1    0
# 12020	   0    0
# cycle =         601
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         19
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 12030	   1    0
# 12040	   0    0
# cycle =         602
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         20
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 12050	   1    0
# 12060	   0    0
# cycle =         603
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         20
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 12070	   1    0
# 12080	   0    0
# cycle =         604
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         20
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 12090	   1    0
# 12100	   0    0
# cycle =         605
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         20
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 12110	   1    0
# 12120	   0    0
# cycle =         606
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         20
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 12130	   1    0
# 12140	   0    0
# cycle =         607
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         21
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 12150	   1    0
# 12160	   0    0
# cycle =         608
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         21
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 12170	   1    0
# 12180	   0    0
# cycle =         609
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         21
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 12190	   1    0
# 12200	   0    0
# cycle =         610
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         21
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 12210	   1    0
# 12220	   0    0
# cycle =         611
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         21
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 12230	   1    0
# 12240	   0    0
# cycle =         612
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         22
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 12250	   1    0
# 12260	   0    0
# cycle =         613
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         22
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 12270	   1    0
# 12280	   0    0
# cycle =         614
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         22
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 12290	   1    0
# 12300	   0    0
# cycle =         615
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         22
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 12310	   1    0
# 12320	   0    0
# cycle =         616
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         22
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 12330	   1    0
# 12340	   0    0
# cycle =         617
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         23
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 12350	   1    0
# 12360	   0    0
# cycle =         618
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         23
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 12370	   1    0
# 12380	   0    0
# cycle =         619
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         23
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 12390	   1    0
# 12400	   0    0
# cycle =         620
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         23
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 12410	   1    0
# 12420	   0    0
# cycle =         621
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         23
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 12430	   1    0
# 12440	   0    0
# cycle =         622
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         24
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 12450	   1    0
# 12460	   0    0
# cycle =         623
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         24
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 12470	   1    0
# 12480	   0    0
# cycle =         624
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         24
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 12490	   1    0
# 12500	   0    0
# cycle =         625
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         24
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 12510	   1    0
# 12520	   0    0
# cycle =         626
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         24
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 12530	   1    0
# 12540	   0    0
# cycle =         627
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         25
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 12550	   1    0
# 12560	   0    0
# cycle =         628
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         25
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 12570	   1    0
# 12580	   0    0
# cycle =         629
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         25
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 12590	   1    0
# 12600	   0    0
# cycle =         630
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         25
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 12610	   1    0
# 12620	   0    0
# cycle =         631
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         25
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 12630	   1    0
# 12640	   0    0
# cycle =         632
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         26
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 12650	   1    0
# 12660	   0    0
# cycle =         633
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         26
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 12670	   1    0
# 12680	   0    0
# cycle =         634
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         26
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 12690	   1    0
# 12700	   0    0
# cycle =         635
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         26
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 12710	   1    0
# 12720	   0    0
# cycle =         636
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         26
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 12730	   1    0
# 12740	   0    0
# cycle =         637
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         27
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 12750	   1    0
# 12760	   0    0
# cycle =         638
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         27
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 12770	   1    0
# 12780	   0    0
# cycle =         639
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         27
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 12790	   1    0
# 12800	   0    0
# cycle =         640
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         27
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 12810	   1    0
# 12820	   0    0
# cycle =         641
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         27
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 12830	   1    0
# 12840	   0    0
# cycle =         642
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         28
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 12850	   1    0
# 12860	   0    0
# cycle =         643
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         28
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 12870	   1    0
# 12880	   0    0
# cycle =         644
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         28
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 12890	   1    0
# 12900	   0    0
# cycle =         645
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         28
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 12910	   1    0
# 12920	   0    0
# cycle =         646
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         28
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 12930	   1    0
# 12940	   0    0
# cycle =         647
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         29
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 12950	   1    0
# 12960	   0    0
# cycle =         648
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         29
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 12970	   1    0
# 12980	   0    0
# cycle =         649
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         29
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 12990	   1    0
# 13000	   0    0
# cycle =         650
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         29
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 13010	   1    0
# 13020	   0    0
# cycle =         651
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         29
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 13030	   1    0
# 13040	   0    0
# cycle =         652
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         30
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 13050	   1    0
# 13060	   0    0
# cycle =         653
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         30
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 13070	   1    0
# 13080	   0    0
# cycle =         654
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         30
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 13090	   1    0
# 13100	   0    0
# cycle =         655
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         30
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 13110	   1    0
# 13120	   0    0
# cycle =         656
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         30
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 13130	   1    0
# 13140	   0    0
# cycle =         657
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         31
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 13150	   1    0
# 13160	   0    0
# cycle =         658
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         31
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 13170	   1    0
# 13180	   0    0
# cycle =         659
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         31
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 13190	   1    0
# 13200	   0    0
# cycle =         660
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         31
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 13210	   1    0
# 13220	   0    0
# cycle =         661
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         31
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 13230	   1    0
# 13240	   0    0
# cycle =         662
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         32
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 13250	   1    0
# 13260	   0    0
# cycle =         663
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         32
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 13270	   1    0
# 13280	   0    0
# cycle =         664
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         32
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 13290	   1    0
# 13300	   0    0
# cycle =         665
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         32
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 13310	   1    0
# 13320	   0    0
# cycle =         666
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         32
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 13330	   1    0
# 13340	   0    0
# cycle =         667
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         33
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 13350	   1    0
# 13360	   0    0
# cycle =         668
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         33
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 13370	   1    0
# 13380	   0    0
# cycle =         669
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         33
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 13390	   1    0
# 13400	   0    0
# cycle =         670
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         33
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 13410	   1    0
# 13420	   0    0
# cycle =         671
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         33
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 13430	   1    0
# 13440	   0    0
# cycle =         672
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         34
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 13450	   1    0
# 13460	   0    0
# cycle =         673
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         34
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 13470	   1    0
# 13480	   0    0
# cycle =         674
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         34
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 13490	   1    0
# 13500	   0    0
# cycle =         675
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         34
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 13510	   1    0
# 13520	   0    0
# cycle =         676
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         34
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 13530	   1    0
# 13540	   0    0
# cycle =         677
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         35
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 13550	   1    0
# 13560	   0    0
# cycle =         678
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         35
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 13570	   1    0
# 13580	   0    0
# cycle =         679
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         35
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 13590	   1    0
# 13600	   0    0
# cycle =         680
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         35
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 13610	   1    0
# 13620	   0    0
# cycle =         681
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         35
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 13630	   1    0
# 13640	   0    0
# cycle =         682
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         36
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 13650	   1    0
# 13660	   0    0
# cycle =         683
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         36
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 13670	   1    0
# 13680	   0    0
# cycle =         684
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         36
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 13690	   1    0
# 13700	   0    0
# cycle =         685
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         36
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 13710	   1    0
# 13720	   0    0
# cycle =         686
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         36
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 13730	   1    0
# 13740	   0    0
# cycle =         687
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         37
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 13750	   1    0
# 13760	   0    0
# cycle =         688
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         37
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 13770	   1    0
# 13780	   0    0
# cycle =         689
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         37
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 13790	   1    0
# 13800	   0    0
# cycle =         690
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         37
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 13810	   1    0
# 13820	   0    0
# cycle =         691
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         37
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 13830	   1    0
# 13840	   0    0
# cycle =         692
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         38
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 13850	   1    0
# 13860	   0    0
# cycle =         693
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         38
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 13870	   1    0
# 13880	   0    0
# cycle =         694
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         38
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 13890	   1    0
# 13900	   0    0
# cycle =         695
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         38
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 13910	   1    0
# 13920	   0    0
# cycle =         696
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         38
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 13930	   1    0
# 13940	   0    0
# cycle =         697
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         39
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 13950	   1    0
# 13960	   0    0
# cycle =         698
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         39
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 13970	   1    0
# 13980	   0    0
# cycle =         699
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         39
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 13990	   1    0
# 14000	   0    0
# cycle =         700
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         39
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 14010	   1    0
# 14020	   0    0
# cycle =         701
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         39
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 14030	   1    0
# 14040	   0    0
# cycle =         702
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         40
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 14050	   1    0
# 14060	   0    0
# cycle =         703
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         40
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 14070	   1    0
# 14080	   0    0
# cycle =         704
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         40
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 14090	   1    0
# 14100	   0    0
# cycle =         705
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         40
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 14110	   1    0
# 14120	   0    0
# cycle =         706
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         40
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 14130	   1    0
# 14140	   0    0
# cycle =         707
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         41
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 14150	   1    0
# 14160	   0    0
# cycle =         708
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         41
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 14170	   1    0
# 14180	   0    0
# cycle =         709
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         41
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 14190	   1    0
# 14200	   0    0
# cycle =         710
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         41
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 14210	   1    0
# 14220	   0    0
# cycle =         711
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         41
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 14230	   1    0
# 14240	   0    0
# cycle =         712
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         42
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 14250	   1    0
# 14260	   0    0
# cycle =         713
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         42
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 14270	   1    0
# 14280	   0    0
# cycle =         714
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         42
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 14290	   1    0
# 14300	   0    0
# cycle =         715
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         42
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 14310	   1    0
# 14320	   0    0
# cycle =         716
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         42
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 14330	   1    0
# 14340	   0    0
# cycle =         717
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         43
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 14350	   1    0
# 14360	   0    0
# cycle =         718
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         43
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 14370	   1    0
# 14380	   0    0
# cycle =         719
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         43
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 14390	   1    0
# 14400	   0    0
# cycle =         720
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         43
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 14410	   1    0
# 14420	   0    0
# cycle =         721
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         43
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 14430	   1    0
# 14440	   0    0
# cycle =         722
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         44
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 14450	   1    0
# 14460	   0    0
# cycle =         723
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         44
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 14470	   1    0
# 14480	   0    0
# cycle =         724
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         44
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 14490	   1    0
# 14500	   0    0
# cycle =         725
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         44
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 14510	   1    0
# 14520	   0    0
# cycle =         726
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         44
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 14530	   1    0
# 14540	   0    0
# cycle =         727
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         45
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 14550	   1    0
# 14560	   0    0
# cycle =         728
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         45
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 14570	   1    0
# 14580	   0    0
# cycle =         729
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         45
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 14590	   1    0
# 14600	   0    0
# cycle =         730
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         45
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 14610	   1    0
# 14620	   0    0
# cycle =         731
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         45
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 14630	   1    0
# 14640	   0    0
# cycle =         732
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         46
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 14650	   1    0
# 14660	   0    0
# cycle =         733
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         46
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 14670	   1    0
# 14680	   0    0
# cycle =         734
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         46
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 14690	   1    0
# 14700	   0    0
# cycle =         735
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         46
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 14710	   1    0
# 14720	   0    0
# cycle =         736
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         46
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 14730	   1    0
# 14740	   0    0
# cycle =         737
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         47
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 14750	   1    0
# 14760	   0    0
# cycle =         738
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         47
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 14770	   1    0
# 14780	   0    0
# cycle =         739
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         47
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 14790	   1    0
# 14800	   0    0
# cycle =         740
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         47
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 14810	   1    0
# 14820	   0    0
# cycle =         741
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         47
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 14830	   1    0
# 14840	   0    0
# cycle =         742
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         48
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 14850	   1    0
# 14860	   0    0
# cycle =         743
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         48
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 14870	   1    0
# 14880	   0    0
# cycle =         744
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         48
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 14890	   1    0
# 14900	   0    0
# cycle =         745
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         48
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 14910	   1    0
# 14920	   0    0
# cycle =         746
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         48
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 14930	   1    0
# 14940	   0    0
# cycle =         747
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         49
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 14950	   1    0
# 14960	   0    0
# cycle =         748
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         49
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 14970	   1    0
# 14980	   0    0
# cycle =         749
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         49
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 14990	   1    0
# 15000	   0    0
# cycle =         750
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         49
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 15010	   1    0
# 15020	   0    0
# cycle =         751
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         49
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 15030	   1    0
# 15040	   0    0
# cycle =         752
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         50
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 15050	   1    0
# 15060	   0    0
# cycle =         753
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         50
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 15070	   1    0
# 15080	   0    0
# cycle =         754
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         50
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 15090	   1    0
# 15100	   0    0
# cycle =         755
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         50
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 15110	   1    0
# 15120	   0    0
# cycle =         756
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         50
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 15130	   1    0
# 15140	   0    0
# cycle =         757
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         51
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 15150	   1    0
# 15160	   0    0
# cycle =         758
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         51
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 15170	   1    0
# 15180	   0    0
# cycle =         759
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         51
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 15190	   1    0
# 15200	   0    0
# cycle =         760
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         51
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 15210	   1    0
# 15220	   0    0
# cycle =         761
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         51
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 15230	   1    0
# 15240	   0    0
# cycle =         762
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         52
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 15250	   1    0
# 15260	   0    0
# cycle =         763
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         52
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 15270	   1    0
# 15280	   0    0
# cycle =         764
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         52
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 15290	   1    0
# 15300	   0    0
# cycle =         765
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         52
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 15310	   1    0
# 15320	   0    0
# cycle =         766
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         52
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 15330	   1    0
# 15340	   0    0
# cycle =         767
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         53
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 15350	   1    0
# 15360	   0    0
# cycle =         768
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         53
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 15370	   1    0
# 15380	   0    0
# cycle =         769
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         53
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 15390	   1    0
# 15400	   0    0
# cycle =         770
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         53
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 15410	   1    0
# 15420	   0    0
# cycle =         771
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         53
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 15430	   1    0
# 15440	   0    0
# cycle =         772
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         54
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 15450	   1    0
# 15460	   0    0
# cycle =         773
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         54
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 15470	   1    0
# 15480	   0    0
# cycle =         774
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         54
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 15490	   1    0
# 15500	   0    0
# cycle =         775
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         54
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 15510	   1    0
# 15520	   0    0
# cycle =         776
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         54
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 15530	   1    0
# 15540	   0    0
# cycle =         777
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         55
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 15550	   1    0
# 15560	   0    0
# cycle =         778
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         55
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 15570	   1    0
# 15580	   0    0
# cycle =         779
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         55
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 15590	   1    0
# 15600	   0    0
# cycle =         780
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         55
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 15610	   1    0
# 15620	   0    0
# cycle =         781
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         55
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 15630	   1    0
# 15640	   0    0
# cycle =         782
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         56
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 15650	   1    0
# 15660	   0    0
# cycle =         783
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         56
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 15670	   1    0
# 15680	   0    0
# cycle =         784
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         56
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 15690	   1    0
# 15700	   0    0
# cycle =         785
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         56
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 15710	   1    0
# 15720	   0    0
# cycle =         786
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         56
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 15730	   1    0
# 15740	   0    0
# cycle =         787
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         57
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 15750	   1    0
# 15760	   0    0
# cycle =         788
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         57
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 15770	   1    0
# 15780	   0    0
# cycle =         789
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         57
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 15790	   1    0
# 15800	   0    0
# cycle =         790
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         57
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 15810	   1    0
# 15820	   0    0
# cycle =         791
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         57
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 15830	   1    0
# 15840	   0    0
# cycle =         792
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         58
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 15850	   1    0
# 15860	   0    0
# cycle =         793
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         58
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 15870	   1    0
# 15880	   0    0
# cycle =         794
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         58
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 15890	   1    0
# 15900	   0    0
# cycle =         795
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         58
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 15910	   1    0
# 15920	   0    0
# cycle =         796
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         58
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 15930	   1    0
# 15940	   0    0
# cycle =         797
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         59
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 15950	   1    0
# 15960	   0    0
# cycle =         798
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         59
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 15970	   1    0
# 15980	   0    0
# cycle =         799
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         59
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 15990	   1    0
# 16000	   0    0
# cycle =         800
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         59
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 16010	   1    0
# 16020	   0    0
# cycle =         801
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         59
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 16030	   1    0
# 16040	   0    0
# cycle =         802
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         60
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 16050	   1    0
# 16060	   0    0
# cycle =         803
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         60
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 16070	   1    0
# 16080	   0    0
# cycle =         804
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         60
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 16090	   1    0
# 16100	   0    0
# cycle =         805
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         60
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 16110	   1    0
# 16120	   0    0
# cycle =         806
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         60
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 16130	   1    0
# 16140	   0    0
# cycle =         807
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         61
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 16150	   1    0
# 16160	   0    0
# cycle =         808
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         61
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 16170	   1    0
# 16180	   0    0
# cycle =         809
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         61
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 16190	   1    0
# 16200	   0    0
# cycle =         810
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         61
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 16210	   1    0
# 16220	   0    0
# cycle =         811
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         61
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 16230	   1    0
# 16240	   0    0
# cycle =         812
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         62
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 16250	   1    0
# 16260	   0    0
# cycle =         813
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         62
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 16270	   1    0
# 16280	   0    0
# cycle =         814
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         62
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 16290	   1    0
# 16300	   0    0
# cycle =         815
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         62
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 16310	   1    0
# 16320	   0    0
# cycle =         816
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         62
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 16330	   1    0
# 16340	   0    0
# cycle =         817
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         63
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 16350	   1    0
# 16360	   0    0
# cycle =         818
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         63
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 16370	   1    0
# 16380	   0    0
# cycle =         819
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         63
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 16390	   1    0
# 16400	   0    0
# cycle =         820
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         63
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 16410	   1    0
# 16420	   0    0
# cycle =         821
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         63
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 16430	   1    0
# 16440	   0    0
# cycle =         822
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         64
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 16450	   1    0
# 16460	   0    0
# cycle =         823
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         64
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 16470	   1    0
# 16480	   0    0
# cycle =         824
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         64
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 16490	   1    0
# 16500	   0    0
# cycle =         825
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         64
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 16510	   1    0
# 16520	   0    0
# cycle =         826
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         64
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 16530	   1    0
# 16540	   0    0
# cycle =         827
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         65
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 16550	   1    0
# 16560	   0    0
# cycle =         828
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         65
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 16570	   1    0
# 16580	   0    0
# cycle =         829
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         65
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 16590	   1    0
# 16600	   0    0
# cycle =         830
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         65
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 16610	   1    0
# 16620	   0    0
# cycle =         831
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         65
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 16630	   1    0
# 16640	   0    0
# cycle =         832
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         66
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 16650	   1    0
# 16660	   0    0
# cycle =         833
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         66
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 16670	   1    0
# 16680	   0    0
# cycle =         834
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         66
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 16690	   1    0
# 16700	   0    0
# cycle =         835
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         66
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 16710	   1    0
# 16720	   0    0
# cycle =         836
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         66
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 16730	   1    0
# 16740	   0    0
# cycle =         837
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         67
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 16750	   1    0
# 16760	   0    0
# cycle =         838
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         67
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 16770	   1    0
# 16780	   0    0
# cycle =         839
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         67
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 16790	   1    0
# 16800	   0    0
# cycle =         840
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         67
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 16810	   1    0
# 16820	   0    0
# cycle =         841
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         67
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 16830	   1    0
# 16840	   0    0
# cycle =         842
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         68
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 16850	   1    0
# 16860	   0    0
# cycle =         843
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         68
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 16870	   1    0
# 16880	   0    0
# cycle =         844
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         68
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 16890	   1    0
# 16900	   0    0
# cycle =         845
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         68
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 16910	   1    0
# 16920	   0    0
# cycle =         846
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         68
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 16930	   1    0
# 16940	   0    0
# cycle =         847
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         69
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 16950	   1    0
# 16960	   0    0
# cycle =         848
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         69
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 16970	   1    0
# 16980	   0    0
# cycle =         849
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         69
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 16990	   1    0
# 17000	   0    0
# cycle =         850
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         69
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 17010	   1    0
# 17020	   0    0
# cycle =         851
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         69
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 17030	   1    0
# 17040	   0    0
# cycle =         852
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         70
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 17050	   1    0
# 17060	   0    0
# cycle =         853
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         70
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 17070	   1    0
# 17080	   0    0
# cycle =         854
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         70
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 17090	   1    0
# 17100	   0    0
# cycle =         855
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         70
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 17110	   1    0
# 17120	   0    0
# cycle =         856
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         70
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 17130	   1    0
# 17140	   0    0
# cycle =         857
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         71
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 17150	   1    0
# 17160	   0    0
# cycle =         858
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         71
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 17170	   1    0
# 17180	   0    0
# cycle =         859
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         71
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 17190	   1    0
# 17200	   0    0
# cycle =         860
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         71
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 17210	   1    0
# 17220	   0    0
# cycle =         861
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         71
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 17230	   1    0
# 17240	   0    0
# cycle =         862
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         72
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 17250	   1    0
# 17260	   0    0
# cycle =         863
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         72
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 17270	   1    0
# 17280	   0    0
# cycle =         864
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         72
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 17290	   1    0
# 17300	   0    0
# cycle =         865
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         72
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 17310	   1    0
# 17320	   0    0
# cycle =         866
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         72
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 17330	   1    0
# 17340	   0    0
# cycle =         867
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         73
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 17350	   1    0
# 17360	   0    0
# cycle =         868
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         73
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 17370	   1    0
# 17380	   0    0
# cycle =         869
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         73
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 17390	   1    0
# 17400	   0    0
# cycle =         870
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         73
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 17410	   1    0
# 17420	   0    0
# cycle =         871
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         73
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 17430	   1    0
# 17440	   0    0
# cycle =         872
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         74
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 17450	   1    0
# 17460	   0    0
# cycle =         873
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         74
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 17470	   1    0
# 17480	   0    0
# cycle =         874
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         74
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 17490	   1    0
# 17500	   0    0
# cycle =         875
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         74
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 17510	   1    0
# 17520	   0    0
# cycle =         876
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         74
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 17530	   1    0
# 17540	   0    0
# cycle =         877
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         75
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 17550	   1    0
# 17560	   0    0
# cycle =         878
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         75
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 17570	   1    0
# 17580	   0    0
# cycle =         879
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         75
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 17590	   1    0
# 17600	   0    0
# cycle =         880
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         75
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 17610	   1    0
# 17620	   0    0
# cycle =         881
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         75
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 17630	   1    0
# 17640	   0    0
# cycle =         882
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         76
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 17650	   1    0
# 17660	   0    0
# cycle =         883
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         76
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 17670	   1    0
# 17680	   0    0
# cycle =         884
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         76
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 17690	   1    0
# 17700	   0    0
# cycle =         885
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         76
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 17710	   1    0
# 17720	   0    0
# cycle =         886
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         76
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 17730	   1    0
# 17740	   0    0
# cycle =         887
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         77
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 17750	   1    0
# 17760	   0    0
# cycle =         888
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         77
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 17770	   1    0
# 17780	   0    0
# cycle =         889
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         77
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 17790	   1    0
# 17800	   0    0
# cycle =         890
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         77
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 17810	   1    0
# 17820	   0    0
# cycle =         891
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         77
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 17830	   1    0
# 17840	   0    0
# cycle =         892
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         78
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 17850	   1    0
# 17860	   0    0
# cycle =         893
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         78
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 17870	   1    0
# 17880	   0    0
# cycle =         894
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         78
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 17890	   1    0
# 17900	   0    0
# cycle =         895
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         78
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 17910	   1    0
# 17920	   0    0
# cycle =         896
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         78
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 17930	   1    0
# 17940	   0    0
# cycle =         897
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         79
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 17950	   1    0
# 17960	   0    0
# cycle =         898
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         79
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 17970	   1    0
# 17980	   0    0
# cycle =         899
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         79
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 17990	   1    0
# 18000	   0    0
# cycle =         900
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         79
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 18010	   1    0
# 18020	   0    0
# cycle =         901
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         79
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 18030	   1    0
# 18040	   0    0
# cycle =         902
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         80
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 18050	   1    0
# 18060	   0    0
# cycle =         903
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         80
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 18070	   1    0
# 18080	   0    0
# cycle =         904
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         80
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 18090	   1    0
# 18100	   0    0
# cycle =         905
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         80
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 18110	   1    0
# 18120	   0    0
# cycle =         906
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         80
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 18130	   1    0
# 18140	   0    0
# cycle =         907
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         81
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 18150	   1    0
# 18160	   0    0
# cycle =         908
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         81
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 18170	   1    0
# 18180	   0    0
# cycle =         909
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         81
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 18190	   1    0
# 18200	   0    0
# cycle =         910
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         81
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 18210	   1    0
# 18220	   0    0
# cycle =         911
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         81
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 18230	   1    0
# 18240	   0    0
# cycle =         912
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         82
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 18250	   1    0
# 18260	   0    0
# cycle =         913
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         82
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 18270	   1    0
# 18280	   0    0
# cycle =         914
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         82
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 18290	   1    0
# 18300	   0    0
# cycle =         915
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         82
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 18310	   1    0
# 18320	   0    0
# cycle =         916
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         82
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 18330	   1    0
# 18340	   0    0
# cycle =         917
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         83
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 18350	   1    0
# 18360	   0    0
# cycle =         918
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         83
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 18370	   1    0
# 18380	   0    0
# cycle =         919
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         83
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 18390	   1    0
# 18400	   0    0
# cycle =         920
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         83
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 18410	   1    0
# 18420	   0    0
# cycle =         921
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         83
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 18430	   1    0
# 18440	   0    0
# cycle =         922
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         84
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 18450	   1    0
# 18460	   0    0
# cycle =         923
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         84
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 18470	   1    0
# 18480	   0    0
# cycle =         924
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         84
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 18490	   1    0
# 18500	   0    0
# cycle =         925
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         84
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 18510	   1    0
# 18520	   0    0
# cycle =         926
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         84
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 18530	   1    0
# 18540	   0    0
# cycle =         927
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         85
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 18550	   1    0
# 18560	   0    0
# cycle =         928
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         85
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 18570	   1    0
# 18580	   0    0
# cycle =         929
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         85
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 18590	   1    0
# 18600	   0    0
# cycle =         930
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         85
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 18610	   1    0
# 18620	   0    0
# cycle =         931
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         85
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 18630	   1    0
# 18640	   0    0
# cycle =         932
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         86
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 18650	   1    0
# 18660	   0    0
# cycle =         933
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         86
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 18670	   1    0
# 18680	   0    0
# cycle =         934
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         86
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 18690	   1    0
# 18700	   0    0
# cycle =         935
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         86
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 18710	   1    0
# 18720	   0    0
# cycle =         936
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         86
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 18730	   1    0
# 18740	   0    0
# cycle =         937
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         87
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 18750	   1    0
# 18760	   0    0
# cycle =         938
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         87
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 18770	   1    0
# 18780	   0    0
# cycle =         939
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         87
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 18790	   1    0
# 18800	   0    0
# cycle =         940
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         87
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 18810	   1    0
# 18820	   0    0
# cycle =         941
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         87
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 18830	   1    0
# 18840	   0    0
# cycle =         942
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         88
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 18850	   1    0
# 18860	   0    0
# cycle =         943
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         88
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 18870	   1    0
# 18880	   0    0
# cycle =         944
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         88
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 18890	   1    0
# 18900	   0    0
# cycle =         945
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         88
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 18910	   1    0
# 18920	   0    0
# cycle =         946
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         88
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 18930	   1    0
# 18940	   0    0
# cycle =         947
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         89
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 18950	   1    0
# 18960	   0    0
# cycle =         948
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         89
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 18970	   1    0
# 18980	   0    0
# cycle =         949
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         89
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 18990	   1    0
# 19000	   0    0
# cycle =         950
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         89
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 19010	   1    0
# 19020	   0    0
# cycle =         951
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         89
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 19030	   1    0
# 19040	   0    0
# cycle =         952
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         90
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 19050	   1    0
# 19060	   0    0
# cycle =         953
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         90
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 19070	   1    0
# 19080	   0    0
# cycle =         954
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         90
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 19090	   1    0
# 19100	   0    0
# cycle =         955
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         90
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 19110	   1    0
# 19120	   0    0
# cycle =         956
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         90
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 19130	   1    0
# 19140	   0    0
# cycle =         957
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         91
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 19150	   1    0
# 19160	   0    0
# cycle =         958
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         91
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 19170	   1    0
# 19180	   0    0
# cycle =         959
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         91
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 19190	   1    0
# 19200	   0    0
# cycle =         960
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         91
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 19210	   1    0
# 19220	   0    0
# cycle =         961
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         91
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 19230	   1    0
# 19240	   0    0
# cycle =         962
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         92
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 19250	   1    0
# 19260	   0    0
# cycle =         963
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         92
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 19270	   1    0
# 19280	   0    0
# cycle =         964
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         92
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 19290	   1    0
# 19300	   0    0
# cycle =         965
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         92
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 19310	   1    0
# 19320	   0    0
# cycle =         966
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         92
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 19330	   1    0
# 19340	   0    0
# cycle =         967
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         93
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 19350	   1    0
# 19360	   0    0
# cycle =         968
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         93
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 19370	   1    0
# 19380	   0    0
# cycle =         969
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         93
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 19390	   1    0
# 19400	   0    0
# cycle =         970
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         93
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 19410	   1    0
# 19420	   0    0
# cycle =         971
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         93
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 19430	   1    0
# 19440	   0    0
# cycle =         972
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         94
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 19450	   1    0
# 19460	   0    0
# cycle =         973
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         94
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 19470	   1    0
# 19480	   0    0
# cycle =         974
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         94
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 19490	   1    0
# 19500	   0    0
# cycle =         975
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         94
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 19510	   1    0
# 19520	   0    0
# cycle =         976
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         94
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 19530	   1    0
# 19540	   0    0
# cycle =         977
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         95
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 19550	   1    0
# 19560	   0    0
# cycle =         978
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         95
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 19570	   1    0
# 19580	   0    0
# cycle =         979
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         95
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 19590	   1    0
# 19600	   0    0
# cycle =         980
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         95
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 19610	   1    0
# 19620	   0    0
# cycle =         981
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         95
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 19630	   1    0
# 19640	   0    0
# cycle =         982
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         96
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 19650	   1    0
# 19660	   0    0
# cycle =         983
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         96
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 19670	   1    0
# 19680	   0    0
# cycle =         984
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         96
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 19690	   1    0
# 19700	   0    0
# cycle =         985
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         96
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 19710	   1    0
# 19720	   0    0
# cycle =         986
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         96
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 19730	   1    0
# 19740	   0    0
# cycle =         987
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         97
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 19750	   1    0
# 19760	   0    0
# cycle =         988
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         97
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 19770	   1    0
# 19780	   0    0
# cycle =         989
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         97
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 19790	   1    0
# 19800	   0    0
# cycle =         990
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         97
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 19810	   1    0
# 19820	   0    0
# cycle =         991
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         97
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 19830	   1    0
# 19840	   0    0
# cycle =         992
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         98
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 19850	   1    0
# 19860	   0    0
# cycle =         993
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         98
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 19870	   1    0
# 19880	   0    0
# cycle =         994
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         98
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 19890	   1    0
# 19900	   0    0
# cycle =         995
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         98
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 19910	   1    0
# 19920	   0    0
# cycle =         996
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         98
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 19930	   1    0
# 19940	   0    0
# cycle =         997
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         99
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 19950	   1    0
# 19960	   0    0
# cycle =         998
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         99
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 19970	   1    0
# 19980	   0    0
# cycle =         999
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :         99
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 19990	   1    0
# 20000	   0    0
# cycle =        1000
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         99
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 20010	   1    0
# 20020	   0    0
# cycle =        1001
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :         99
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 20030	   1    0
# 20040	   0    0
# cycle =        1002
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :          0
# tctl            :          1
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 20050	   1    0
# 20060	   0    0
# cycle =        1003
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          1
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         0, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          1
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          1
# tcnt            :          0
# tctl            :          1
# tlim            :        100
# count           :          1
# timer.dbus_out  :          1
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 20070	   1    0
# 20080	   0    0
# cycle =        1004
# PC    = 01d
# instr = cd012005
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        35, T0=         1, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          0
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          0
# tctl            :          1
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000000
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 20090	   1    0
# 20100	   0    0
# cycle =        1005
# PC    = 01e
# instr = cd000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        35, T0=         1, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026532128
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          0
# tctl            :          1
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          1
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 20110	   1    0
# 20120	   0    0
# cycle =        1006
# PC    = 01f
# instr = 4d000308
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          3
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :          0
# aluMuxOut         :          3
#  
# Registers
# A0=        35, T0=         1, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :          0
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 20130	   1    0
# 20140	   0    0
# cycle =        1007
# PC    = 020
# instr = c4000805
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :          1
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          8
#  
# Registers
# A0=        35, T0=         1, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          3
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          3
# sr2Out          :         35
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        :          3
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          1
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000003
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[         3]=         0
# --------------------------------------------------------------
# 
# 
# 20150	   1    0
# 20160	   0    0
# cycle =        1008
# PC    = 021
# instr = 0d000116
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :          0
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :         35
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         3, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531848
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :          3
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          3
# addr_bus        : 4026531848
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          3
# tcnt            :          1
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000008
# timer.wren      :          1
#  
# Data Memory
# DMEM[         3]=         0
# DMEM[4026531848]=        15
# --------------------------------------------------------------
# 
# 
# 20170	   1    0
# 20180	   0    0
# cycle =        1009
# PC    = 022
# instr = 00ffff08
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         34
# sr2Out          :          0
# instWord[31:28] :          0
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :         35
# aluMuxOut         : 4294967295
#  
# Registers
# A0=        35, T0=         3, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :          0
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          0
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          1
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : 00000000
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531848]=         x
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 20190	   1    0
# 20200	   0    0
# cycle =        1010
# PC    = 023
# instr = 1d000416
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :          1
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :         25
# aluMuxOut         :          0
#  
# Registers
# A0=        35, T0=         3, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         34
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         34
# sr2Out          :          0
# instWord[31:28] :          0
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        :         34
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          1
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000022
# timer.wren      :          0
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[        34]=         0
# --------------------------------------------------------------
# 
# 
# 20210	   1    0
# 20220	   0    0
# cycle =        1011
# PC    = 024
# instr = 11ffff08
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         24
# sr2Out          :          0
# instWord[31:28] :          1
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :         25
# aluMuxOut         : 4294967295
#  
# Registers
# A0=        34, T0=         3, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :          1
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          0
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          1
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000000
# timer.wren      :          0
#  
# Data Memory
# DMEM[        34]=         0
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 20230	   1    0
# 20240	   0    0
# cycle =        1012
# PC    = 025
# instr = 60100000
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         58
# sr2Out          :         25
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :         34
# aluMuxOut         :         24
#  
# Registers
# A0=        34, T0=         3, S2 =         0, GP=4026531840
# A1=        25, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         24
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         24
# sr2Out          :          0
# instWord[31:28] :          1
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        :         24
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          2
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : 00000018
# timer.wren      :          0
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[        24]=         0
# --------------------------------------------------------------
# 
# 
# 20250	   1    0
# 20260	   0    0
# cycle =        1013
# PC    = 026
# instr = c6000005
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         60
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          0
#  
# Registers
# A0=        34, T0=         3, S2 =         0, GP=4026531840
# A1=        24, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        60, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         58
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         58
# sr2Out          :         24
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        :         58
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          2
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 0000003a
# timer.wren      :          0
#  
# Data Memory
# DMEM[        24]=         0
# DMEM[        58]=         0
# --------------------------------------------------------------
# 
# 
# 20270	   1    0
# 20280	   0    0
# cycle =        1014
# PC    = 027
# instr = 66fff216
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :         58
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :         58
# aluMuxOut         :         58
#  
# Registers
# A0=        34, T0=         3, S2 =         0, GP=4026531840
# A1=        24, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        58, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531840
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         58
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :         58
# addr_bus        : 4026531840
# DataMemory.wrtEn:          1
# DataMemory.dIn  :         58
# tcnt            :          2
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000000
# timer.wren      :          1
#  
# Data Memory
# DMEM[        58]=         0
# DMEM[4026531840]=        15
# --------------------------------------------------------------
# 
# 
# 20290	   1    0
# 20300	   0    0
# cycle =        1015
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          3
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        34, T0=         3, S2 =         0, GP=4026531840
# A1=        24, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        58, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :         58
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          2
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531840]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 20310	   1    0
# 20320	   0    0
# cycle =        1016
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         34
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        34, T0=         3, S2 =         0, GP=4026531840
# A1=        24, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        58, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          3
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          3
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          3
# tcnt            :          2
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 20330	   1    0
# 20340	   0    0
# cycle =        1017
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        34, T0=         3, S2 =         0, GP=4026531840
# A1=        24, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        58, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         34
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          3
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 20350	   1    0
# 20360	   0    0
# cycle =        1018
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        34, T0=         0, S2 =         0, GP=4026531840
# A1=        24, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        58, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          3
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 20370	   1    0
# 20380	   0    0
# cycle =        1019
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         34
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        34, T0=         0, S2 =         0, GP=4026531840
# A1=        24, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        58, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :          3
# tctl            :          0
# tlim            :        100
# count           :          2
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 20390	   1    0
# 20400	   0    0
# cycle =        1020
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        34, T0=         0, S2 =         0, GP=4026531840
# A1=        24, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        58, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         34
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          3
# tctl            :          0
# tlim            :        100
# count           :          3
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 20410	   1    0
# 20420	   0    0
# cycle =        1021
# PC    = 01a
# instr = c4000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=        34, T0=         0, S2 =         0, GP=4026531840
# A1=        24, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        58, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        :          1
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          3
# tctl            :          0
# tlim            :        100
# count           :          4
# timer.dbus_out  :          0
# timer.abus      : 00000001
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026532128]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 20430	   1    0
# 20440	   0    0
# cycle =        1022
# PC    = 01b
# instr = 4c012009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         34
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :        288
#  
# Registers
# A0=        34, T0=         0, S2 =         0, GP=4026531840
# A1=        24, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        58, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026531844
# DataMemory.wrtEn:          1
# DataMemory.dIn  :          0
# tcnt            :          4
# tctl            :          0
# tlim            :        100
# count           :          0
# timer.dbus_out  :          0
# timer.abus      : f0000004
# timer.wren      :          1
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531844]=         0
# --------------------------------------------------------------
# 
# 
# 20450	   1    0
# 20460	   0    0
# cycle =        1023
# PC    = 01c
# instr = 4dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=        34, T0=         0, S2 =         0, GP=4026531840
# A1=        24, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=        58, R10=         0, SP=      2048
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026532128
# sr2Out          :         34
# instWord[31:28] :          4
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# data_bus        :          0
# addr_bus        : 4026532128
# DataMemory.wrtEn:          0
# DataMemory.dIn  :          0
# tcnt            :          4
# tctl            :          0
# tlim            :        100
# count           :          1
# timer.dbus_out  :          0
# timer.abus      : f0000120
# timer.wren      :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[4026532128]=        15
# --------------------------------------------------------------
# 
# 
# 20470	   1    0
# 20480	   0    0
# Break in Module ProcTest at E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/ProcTest.v line 71
# Simulation Breakpoint: Break in Module ProcTest at E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/ProcTest.v line 71
# MACRO ./Project2_run_msim_rtl_verilog.do PAUSED at line 31
