// Seed: 2439301952
`timescale 1ps / 1 ps
module module_0 #(
    parameter id_2 = 32'd74,
    parameter id_4 = 32'd21,
    parameter id_5 = 32'd58
) (
    output id_1,
    output _id_2,
    input reg id_3,
    input logic _id_4,
    output logic _id_5
);
  assign id_4[1] = "" ? id_4 : id_4;
  defparam id_6.id_7 = "";
  reg id_8;
  type_20(
      id_5, id_5, id_4[id_4]
  );
  logic id_9;
  type_22(
      1, 1
  );
  assign id_8 = id_4[1'b0] ? id_8 - id_5 : 1'b0;
  logic id_10;
  logic id_11 (
      (id_10) & id_6,
      1,
      id_3
  );
  initial begin
    id_7 <= 1;
    #1 id_11[id_5 : 1-1] = id_7;
    id_9 = id_9;
    id_2["" : id_5] <= id_4[1*id_2];
    if (1'b0) id_10 = (1);
    id_8 <= 1;
  end
  assign id_8[1] = id_3;
  logic id_12, id_13;
  logic id_14;
  logic id_15;
endmodule
