# 1 "arch/arm/boot/dts/imx6qd-iwg15s-pico_ldobypass.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/imx6qd-iwg15s-pico_ldobypass.dts"
# 12 "arch/arm/boot/dts/imx6qd-iwg15s-pico_ldobypass.dts"
/dts-v1/;

# 1 "arch/arm/boot/dts/imx6q_iwg15.dtsi" 1
# 11 "arch/arm/boot/dts/imx6q_iwg15.dtsi"
# 1 "arch/arm/boot/dts/imx6q-pinfunc.h" 1
# 12 "arch/arm/boot/dts/imx6q_iwg15.dtsi" 2
# 1 "arch/arm/boot/dts/imx6qdl_iwg15.dtsi" 1
# 12 "arch/arm/boot/dts/imx6qdl_iwg15.dtsi"
# 1 "arch/arm/boot/dts/skeleton.dtsi" 1






/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0>; };
};
# 13 "arch/arm/boot/dts/imx6qdl_iwg15.dtsi" 2
# 1 "/home/osboxes/AOSP/kernel_imx/arch/arm/boot/dts/include/dt-bindings/gpio/gpio.h" 1
# 14 "arch/arm/boot/dts/imx6qdl_iwg15.dtsi" 2

/ {
 aliases {
  flexcan0 = &flexcan1;
  flexcan1 = &flexcan2;
  gpio0 = &gpio1;
  gpio1 = &gpio2;
  gpio2 = &gpio3;
  gpio3 = &gpio4;
  gpio4 = &gpio5;
  gpio5 = &gpio6;
  gpio6 = &gpio7;
  ipu0 = &ipu1;
  mmc0 = &usdhc1;
  mmc1 = &usdhc2;
  mmc2 = &usdhc3;
  mmc3 = &usdhc4;
  serial0 = &uart1;
  serial1 = &uart2;
  serial2 = &uart3;
  serial3 = &uart4;
  serial4 = &uart5;
  usbphy0 = &usbphy1;
  usbphy1 = &usbphy2;
 };

 intc: interrupt-controller@00a01000 {
  compatible = "arm,cortex-a9-gic";
  #interrupt-cells = <3>;
  #address-cells = <1>;
  #size-cells = <1>;
  interrupt-controller;
  reg = <0x00a01000 0x1000>,
        <0x00a00100 0x100>;
 };

 clocks {
  #address-cells = <1>;
  #size-cells = <0>;

  ckil {
   compatible = "fsl,imx-ckil", "fixed-clock";
   clock-frequency = <32768>;
  };

  ckih1 {
   compatible = "fsl,imx-ckih1", "fixed-clock";
   clock-frequency = <0>;
  };

  osc {
   compatible = "fsl,imx-osc", "fixed-clock";
   clock-frequency = <24000000>;
  };
 };

 pu_dummy: pudummy_reg {
  compatible = "fsl,imx6-dummy-pureg";
  status = "disabled";
 };

 arm_dummy: armdummy_reg {
  compatible = "iw,imx6-dummy-armreg";
  status = "disabled";
 };

 soc_dummy: socdummy_reg {
  compatible = "iw,imx6-dummy-socreg";
  status = "disabled";
 };

 mxs_viim {
  compatible = "fsl,mxs_viim";
  reg = <0x02098000 0x1000>,
        <0x021bc000 0x1000>;
 };

 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "simple-bus";
  interrupt-parent = <&intc>;
  ranges;

  caam_sm: caam-sm@00100000 {
   compatible = "fsl,imx6q-caam-sm";
   reg = <0x00100000 0x3fff>;
  };

  dma_apbh: dma-apbh@00110000 {
   compatible = "fsl,imx6q-dma-apbh", "fsl,imx28-dma-apbh";
   reg = <0x00110000 0x2000>;
   interrupts = <0 13 0x04>, <0 13 0x04>, <0 13 0x04>, <0 13 0x04>;
   interrupt-names = "gpmi0", "gpmi1", "gpmi2", "gpmi3";
   #dma-cells = <1>;
   dma-channels = <4>;
   clocks = <&clks 106>;
  };

  irq_sec_vio: caam_secvio {
   compatible = "fsl,imx6q-caam-secvio";
   interrupts = <0 20 0x04>;
   secvio_src = <0x8000001d>;
  };

  gpmi: gpmi-nand@00112000 {
   compatible = "fsl,imx6q-gpmi-nand";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x00112000 0x2000>, <0x00114000 0x2000>;
   reg-names = "gpmi-nand", "bch";
   interrupts = <0 15 0x04>;
   interrupt-names = "bch";
   clocks = <&clks 152>, <&clks 153>, <&clks 151>,
     <&clks 150>, <&clks 149>;
   clock-names = "gpmi_io", "gpmi_apb", "gpmi_bch",
          "gpmi_bch_apb", "per1_bch";
   dmas = <&dma_apbh 0>;
   dma-names = "rx-tx";
   status = "disabled";
  };

  timer@00a00600 {
   compatible = "arm,cortex-a9-twd-timer";
   reg = <0x00a00600 0x20>;
   interrupts = <1 13 0xf01>;
   clocks = <&clks 15>;
  };

  L2: l2-cache@00a02000 {
   compatible = "arm,pl310-cache";
   reg = <0x00a02000 0x1000>;
   interrupts = <0 92 0x04>;
   cache-unified;
   cache-level = <2>;
   arm,tag-latency = <4 2 3>;
   arm,data-latency = <4 2 3>;
  };

  pcie: pcie@0x01000000 {
   compatible = "fsl,imx6q-pcie", "snps,dw-pcie";
   reg = <0x01ffc000 0x4000>;
   #address-cells = <3>;
   #size-cells = <2>;
   device_type = "pci";
   ranges = <0x00000800 0 0x01f00000 0x01f00000 0 0x00080000
      0x81000000 0 0 0x01f80000 0 0x00010000
      0x82000000 0 0x01000000 0x01000000 0 0x00f00000>;
   num-lanes = <1>;
   interrupts = <0 123 0x04>;
   clocks = <&clks 189>, <&clks 187>, <&clks 144>, <&clks 212>;
   clock-names = "pcie_ref_125m", "sata_ref_100m", "pcie_axi", "lvds_gate";
   status = "disabled";
  };

  pmu {
   compatible = "arm,cortex-a9-pmu";
   interrupts = <0 94 0x04>;
  };

  aips-bus@02000000 {
   compatible = "fsl,aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x02000000 0x100000>;
   ranges;

   spba-bus@02000000 {
    compatible = "fsl,spba-bus", "simple-bus";
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <0x02000000 0x40000>;
    ranges;

    spdif: spdif@02004000 {
     compatible = "fsl,imx6q-spdif",
      "fsl,imx35-spdif";
     reg = <0x02004000 0x4000>;
     interrupts = <0 52 0x04>;
     dmas = <&sdma 14 18 0>,
            <&sdma 15 18 0>;
     dma-names = "rx", "tx";
     clocks = <&clks 197>, <&clks 3>,
            <&clks 197>, <&clks 0>,
            <&clks 0>, <&clks 0>,
            <&clks 62>, <&clks 0>,
            <&clks 0>, <&clks 156>;
     clock-names = "core", "rxtx0",
      "rxtx1", "rxtx2",
      "rxtx3", "rxtx4",
      "rxtx5", "rxtx6",
      "rxtx7", "dma";
     status = "disabled";
    };

    ecspi1: ecspi@02008000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi";
     reg = <0x02008000 0x4000>;
     interrupts = <0 31 0x04>;
     clocks = <&clks 112>, <&clks 112>;
     clock-names = "ipg", "per";
     status = "disabled";
    };

    ecspi2: ecspi@0200c000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi";
     reg = <0x0200c000 0x4000>;
     interrupts = <0 32 0x04>;
     clocks = <&clks 113>, <&clks 113>;
     clock-names = "ipg", "per";
     status = "disabled";
    };

    ecspi3: ecspi@02010000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi";
     reg = <0x02010000 0x4000>;
     interrupts = <0 33 0x04>;
     clocks = <&clks 114>, <&clks 114>;
     clock-names = "ipg", "per";
     status = "disabled";
    };

    ecspi4: ecspi@02014000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi";
     reg = <0x02014000 0x4000>;
     interrupts = <0 34 0x04>;
     clocks = <&clks 115>, <&clks 115>;
     clock-names = "ipg", "per";
     status = "disabled";
    };

    uart1: serial@02020000 {
     compatible = "fsl,imx6q-uart", "fsl,imx21-uart";
     reg = <0x02020000 0x4000>;
     interrupts = <0 26 0x04>;
     clocks = <&clks 160>, <&clks 161>;
     clock-names = "ipg", "per";
     dmas = <&sdma 25 4 0>, <&sdma 26 4 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    esai: esai@02024000 {
     compatible = "fsl,imx35-esai";
     reg = <0x02024000 0x4000>;
     interrupts = <0 51 0x04>;
     clocks = <&clks 228>, <&clks 229>, <&clks 118>, <&clks 228>, <&clks 156>;
     clock-names = "core", "mem", "extal", "fsys", "dma";
     fsl,esai-dma-events = <24 23>;
     fsl,flags = <1>;
     status = "disabled";
    };

    ssi1: ssi@02028000 {
     compatible = "fsl,imx6q-ssi","fsl,imx21-ssi";
     reg = <0x02028000 0x4000>;
     interrupts = <0 46 0x04>;
     clocks = <&clks 178>, <&clks 157>;
     clock-names = "ipg", "baud";
     dmas = <&sdma 37 1 0>,
            <&sdma 38 1 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    ssi2: ssi@0202c000 {
     compatible = "fsl,imx6q-ssi","fsl,imx21-ssi";
     reg = <0x0202c000 0x4000>;
     interrupts = <0 47 0x04>;
     clocks = <&clks 179>, <&clks 158>;
     clock-names = "ipg", "baud";
     dmas = <&sdma 41 1 0>,
            <&sdma 42 1 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    ssi3: ssi@02030000 {
     compatible = "fsl,imx6q-ssi","fsl,imx21-ssi";
     reg = <0x02030000 0x4000>;
     interrupts = <0 48 0x04>;
     clocks = <&clks 180>, <&clks 159>;
     clock-names = "ipg", "baud";
     dmas = <&sdma 45 1 0>,
            <&sdma 46 1 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    asrc: asrc@02034000 {
     compatible = "fsl,imx53-asrc";
     reg = <0x02034000 0x4000>;
     interrupts = <0 50 0x04>;
     clocks = <&clks 227>, <&clks 226>,
            <&clks 225>, <&clks 156>;
     clock-names = "mem", "ipg", "asrck", "dma";
     dmas = <&sdma 17 20 1>, <&sdma 18 20 1>, <&sdma 19 20 1>,
          <&sdma 20 20 1>, <&sdma 21 20 1>, <&sdma 22 20 1>;
     dma-names = "rxa", "rxb", "rxc",
      "txa", "txb", "txc";
     status = "okay";
    };

    asrc_p2p: asrc_p2p {
     compatible = "fsl,imx6q-asrc-p2p";
     fsl,p2p-rate = <48000>;
     fsl,p2p-width = <16>;
     fsl,asrc-dma-rx-events = <17 18 19>;
     fsl,asrc-dma-tx-events = <20 21 22>;
     status = "okay";
    };

    spba@0203c000 {
     reg = <0x0203c000 0x4000>;
    };
   };

   vpu: vpu@02040000 {
    compatible = "fsl,imx6-vpu";
    reg = <0x02040000 0x3c000>;
    reg-names = "vpu_regs";
    interrupts = <0 3 0x01>, <0 12 0x04>;
    interrupt-names = "vpu_jpu_irq", "vpu_ipi_irq";
    clocks = <&clks 168>, <&clks 140>, <&clks 142>;
    clock-names = "vpu_clk", "mmdc_ch0_axi", "ocram";
    iramsize = <0x21000>;
    iram = <&ocram>;
    resets = <&src 1>;
    pu-supply = <&reg_pu>;
    status = "disabled";
   };

   aipstz@0207c000 {
    reg = <0x0207c000 0x4000>;
   };

   pwm1: pwm@02080000 {
    #pwm-cells = <2>;
    compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm";
    reg = <0x02080000 0x4000>;
    interrupts = <0 83 0x04>;
    clocks = <&clks 62>, <&clks 145>;
    clock-names = "ipg", "per";
   };

   pwm2: pwm@02084000 {
    #pwm-cells = <2>;
    compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm";
    reg = <0x02084000 0x4000>;
    interrupts = <0 84 0x04>;
    clocks = <&clks 62>, <&clks 146>;
    clock-names = "ipg", "per";
   };

   pwm3: pwm@02088000 {
    #pwm-cells = <2>;
    compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm";
    reg = <0x02088000 0x4000>;
    interrupts = <0 85 0x04>;
    clocks = <&clks 62>, <&clks 147>;
    clock-names = "ipg", "per";
   };

   pwm4: pwm@0208c000 {
    #pwm-cells = <2>;
    compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm";
    reg = <0x0208c000 0x4000>;
    interrupts = <0 86 0x04>;
    clocks = <&clks 62>, <&clks 148>;
    clock-names = "ipg", "per";
   };

   flexcan1: can@02090000 {
    compatible = "fsl,imx6q-flexcan";
    reg = <0x02090000 0x4000>;
    interrupts = <0 110 0x04>;
    clocks = <&clks 108>, <&clks 109>;
    clock-names = "ipg", "per";
    stop-mode = <&gpr 0x34 28 0x10 17>;
    status = "disabled";
   };

   flexcan2: can@02094000 {
    compatible = "fsl,imx6q-flexcan";
    reg = <0x02094000 0x4000>;
    interrupts = <0 111 0x04>;
    clocks = <&clks 110>, <&clks 111>;
    clock-names = "ipg", "per";
    stop-mode = <&gpr 0x34 29 0x10 18>;
    status = "disabled";
   };

   gpt: gpt@02098000 {
    compatible = "fsl,imx6q-gpt";
    reg = <0x02098000 0x4000>;
    interrupts = <0 55 0x04>;
    clocks = <&clks 119>, <&clks 120>;
    clock-names = "ipg", "per";
   };

   gpio1: gpio@0209c000 {
    compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
    reg = <0x0209c000 0x4000>;
    interrupts = <0 66 0x04 0 67 0x04>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio2: gpio@020a0000 {
    compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
    reg = <0x020a0000 0x4000>;
    interrupts = <0 68 0x04 0 69 0x04>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio3: gpio@020a4000 {
    compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
    reg = <0x020a4000 0x4000>;
    interrupts = <0 70 0x04 0 71 0x04>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio4: gpio@020a8000 {
    compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
    reg = <0x020a8000 0x4000>;
    interrupts = <0 72 0x04 0 73 0x04>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio5: gpio@020ac000 {
    compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
    reg = <0x020ac000 0x4000>;
    interrupts = <0 74 0x04 0 75 0x04>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio6: gpio@020b0000 {
    compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
    reg = <0x020b0000 0x4000>;
    interrupts = <0 76 0x04 0 77 0x04>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio7: gpio@020b4000 {
    compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
    reg = <0x020b4000 0x4000>;
    interrupts = <0 78 0x04 0 79 0x04>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   kpp: kpp@020b8000 {
    reg = <0x020b8000 0x4000>;
    interrupts = <0 82 0x04>;
   };

   wdog1: wdog@020bc000 {
    compatible = "fsl,imx6q-wdt", "fsl,imx21-wdt";
    reg = <0x020bc000 0x4000>;
    interrupts = <0 80 0x04>;
    clocks = <&clks 0>;
   };

   wdog2: wdog@020c0000 {
    compatible = "fsl,imx6q-wdt", "fsl,imx21-wdt";
    reg = <0x020c0000 0x4000>;
    interrupts = <0 81 0x04>;
    clocks = <&clks 0>;
    status = "disabled";
   };

   clks: ccm@020c4000 {
    compatible = "fsl,imx6q-ccm";
    reg = <0x020c4000 0x4000>;
    interrupts = <0 87 0x04 0 88 0x04>;
    #clock-cells = <1>;
   };

   anatop: anatop@020c8000 {
    compatible = "fsl,imx6q-anatop", "syscon", "simple-bus";
    reg = <0x020c8000 0x1000>;
    interrupts = <0 49 0x04 0 54 0x04 0 127 0x04>;

    regulator-1p1@110 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vdd1p1";
     regulator-min-microvolt = <800000>;
     regulator-max-microvolt = <1375000>;
     regulator-always-on;
     anatop-reg-offset = <0x110>;
     anatop-vol-bit-shift = <8>;
     anatop-vol-bit-width = <5>;
     anatop-min-bit-val = <4>;
     anatop-min-voltage = <800000>;
     anatop-max-voltage = <1375000>;
     anatop-enable-bit = <0>;
    };

    reg_3p0: regulator-3p0@120 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vdd3p0";
     regulator-min-microvolt = <2625000>;
     regulator-max-microvolt = <3400000>;
     anatop-reg-offset = <0x120>;
     anatop-vol-bit-shift = <8>;
     anatop-vol-bit-width = <5>;
     anatop-min-bit-val = <0>;
     anatop-min-voltage = <2625000>;
     anatop-max-voltage = <3400000>;
     anatop-enable-bit = <0>;
    };

    regulator-2p5@130 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vdd2p5";
     regulator-min-microvolt = <2000000>;
     regulator-max-microvolt = <2750000>;
     regulator-always-on;
     anatop-reg-offset = <0x130>;
     anatop-vol-bit-shift = <8>;
     anatop-vol-bit-width = <5>;
     anatop-min-bit-val = <0>;
     anatop-min-voltage = <2000000>;
     anatop-max-voltage = <2750000>;
     anatop-enable-bit = <0>;
    };

    reg_arm: regulator-vddcore@140 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "cpu";
     regulator-min-microvolt = <725000>;
     regulator-max-microvolt = <1450000>;
     regulator-always-on;
     anatop-reg-offset = <0x140>;
     anatop-vol-bit-shift = <0>;
     anatop-vol-bit-width = <5>;
     anatop-delay-reg-offset = <0x170>;
     anatop-delay-bit-shift = <24>;
     anatop-delay-bit-width = <2>;
     anatop-min-bit-val = <1>;
     anatop-min-voltage = <725000>;
     anatop-max-voltage = <1450000>;
    };

    reg_pu: regulator-vddpu@140 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vddpu";
     regulator-min-microvolt = <725000>;
     regulator-max-microvolt = <1450000>;
     anatop-reg-offset = <0x140>;
     anatop-vol-bit-shift = <9>;
     anatop-vol-bit-width = <5>;
     anatop-delay-reg-offset = <0x170>;
     anatop-delay-bit-shift = <26>;
     anatop-delay-bit-width = <2>;
     anatop-min-bit-val = <1>;
     anatop-min-voltage = <725000>;
     anatop-max-voltage = <1450000>;
    };

    reg_soc: regulator-vddsoc@140 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vddsoc";
     regulator-min-microvolt = <725000>;
     regulator-max-microvolt = <1450000>;
     regulator-always-on;
     anatop-reg-offset = <0x140>;
     anatop-vol-bit-shift = <18>;
     anatop-vol-bit-width = <5>;
     anatop-delay-reg-offset = <0x170>;
     anatop-delay-bit-shift = <28>;
     anatop-delay-bit-width = <2>;
     anatop-min-bit-val = <1>;
     anatop-min-voltage = <725000>;
     anatop-max-voltage = <1450000>;
    };
   };

   tempmon: tempmon {
    compatible = "fsl,imx6q-tempmon";
    interrupts = <0 49 0x04>;
    fsl,tempmon = <&anatop>;
    fsl,tempmon-data = <&ocotp>;
    clocks = <&clks 172>;
   };

   usbphy1: usbphy@020c9000 {
    compatible = "fsl,imx6q-usbphy", "fsl,imx23-usbphy";
    reg = <0x020c9000 0x1000>;
    interrupts = <0 44 0x04>;
    clocks = <&clks 182>;
    phy-3p0-supply = <&reg_3p0>;
    fsl,anatop = <&anatop>;
   };

   usbphy2: usbphy@020ca000 {
    compatible = "fsl,imx6q-usbphy", "fsl,imx23-usbphy";
    reg = <0x020ca000 0x1000>;
    interrupts = <0 45 0x04>;
    clocks = <&clks 183>;
    phy-3p0-supply = <&reg_3p0>;
    fsl,anatop = <&anatop>;
   };

   usbphy_nop1: usbphy_nop1 {
    compatible = "usb-nop-xceiv";
    clocks = <&clks 182>;
    clock-names = "main_clk";
   };

   usbphy_nop2: usbphy_nop2 {
    compatible = "usb-nop-xceiv";
    clocks = <&clks 182>;
    clock-names = "main_clk";
   };

   caam_snvs: caam-snvs@020cc000 {
    compatible = "fsl,imx6q-caam-snvs";
    reg = <0x020cc000 0x4000>;
   };

   snvs@020cc000 {
    compatible = "fsl,sec-v4.0-mon", "simple-bus";
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0x020cc000 0x4000>;

    snvs-rtc-lp@34 {
     compatible = "fsl,sec-v4.0-mon-rtc-lp";
     reg = <0x34 0x58>;
     interrupts = <0 19 0x04 0 20 0x04>;
    };
   };

   snvs-pwrkey@0x020cc000 {
    compatible = "fsl,imx6sx-snvs-pwrkey";
    reg = <0x020cc000 0x4000>;
    interrupts = <0 4 0x4>;
    fsl,keycode = <116>;
    fsl,wakeup;
   };

   epit1: epit@020d0000 {
    compatible = "fsl,imx6q-epit";
    reg = <0x020d0000 0x4000>;
    interrupts = <0 56 0x04>;
    clocks = <&clks 62>, <&clks 216>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   epit2: epit@020d4000 {
    compatible = "fsl,imx6q-epit";
    reg = <0x020d4000 0x4000>;
    interrupts = <0 57 0x04>;
    clocks = <&clks 62>, <&clks 217>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   src: src@020d8000 {
    compatible = "fsl,imx6q-src", "fsl,imx51-src";
    reg = <0x020d8000 0x4000>;
    interrupts = <0 91 0x04 0 96 0x04>;
    #reset-cells = <1>;
   };

   gpc: gpc@020dc000 {
    compatible = "fsl,imx6q-gpc";
    reg = <0x020dc000 0x4000>;
    interrupts = <0 89 0x04 0 90 0x04>;
    clocks = <&clks 122>, <&clks 74>, <&clks 121>,
     <&clks 26>, <&clks 143>, <&clks 168>, <&clks 62>;
    clock-names = "gpu3d_core", "gpu3d_shader", "gpu2d_core",
     "gpu2d_axi", "openvg_axi", "vpu_axi", "ipg";
    pu-supply = <&reg_pu>;
   };

   gpr: iomuxc-gpr@020e0000 {
    compatible = "fsl,imx6q-iomuxc-gpr", "syscon";
    reg = <0x020e0000 0x38>;
   };

   iomuxc: iomuxc@020e0000 {
    reg = <0x020e0000 0x4000>;
   };

   ldb: ldb@020e0008 {
    #address-cells = <1>;
    #size-cells = <0>;
    gpr = <&gpr>;
    status = "disabled";

    lvds-channel@0 {
     reg = <0>;
     status = "disabled";
    };

    lvds-channel@1 {
     reg = <1>;
     status = "disabled";
    };
   };

   dcic1: dcic@020e4000 {
    compatible = "fsl,imx6q-dcic";
    reg = <0x020e4000 0x4000>;
    interrupts = <0 124 0x04>;
    clocks = <&clks 231>, <&clks 231>;
    clock-names = "dcic", "disp-axi";
    gpr = <&gpr>;
    status = "disabled";
   };

   dcic2: dcic@020e8000 {
    compatible = "fsl,imx6q-dcic";
    reg = <0x020e8000 0x4000>;
    interrupts = <0 125 0x04>;
    clocks = <&clks 232>, <&clks 232>;
    clock-names = "dcic", "disp-axi";
    gpr = <&gpr>;
    status = "disabled";
   };

   sdma: sdma@020ec000 {
    compatible = "fsl,imx6q-sdma", "fsl,imx35-sdma";
    reg = <0x020ec000 0x4000>;
    interrupts = <0 2 0x04>;
    clocks = <&clks 155>, <&clks 155>;
    clock-names = "ipg", "ahb";
    #dma-cells = <3>;
    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx6q.bin";
   };
  };

  aips-bus@02100000 {
   compatible = "fsl,aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x02100000 0x100000>;
   ranges;

   crypto: caam@2100000 {
    compatible = "fsl,sec-v4.0";
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <0x2100000 0x40000>;
    ranges = <0 0x2100000 0x40000>;
    interrupt-parent = <&intc>;
    clocks = <&clks 213>, <&clks 214>, <&clks 215> ,<&clks 196>;
    clock-names = "caam_mem", "caam_aclk", "caam_ipg", "caam_emi_slow";

    sec_jr0: jr0@1000 {
     compatible = "fsl,sec-v4.0-job-ring";
     reg = <0x1000 0x1000>;
     interrupt-parent = <&intc>;
     interrupts = <0 105 0x4>;
    };

    sec_jr1: jr1@2000 {
     compatible = "fsl,sec-v4.0-job-ring";
     reg = <0x2000 0x1000>;
     interrupt-parent = <&intc>;
     interrupts = <0 106 0x4>;
    };
   };

   aipstz@0217c000 {
    reg = <0x0217c000 0x4000>;
   };

   usbotg: usb@02184000 {
    compatible = "fsl,imx6q-usb", "fsl,imx27-usb";
    reg = <0x02184000 0x200>;
    interrupts = <0 43 0x04>;
    clocks = <&clks 162>;
    fsl,usbphy = <&usbphy1>;
    fsl,usbmisc = <&usbmisc 0>;
    fsl,anatop = <&anatop>;
    status = "disabled";
   };

   usbh1: usb@02184200 {
    compatible = "fsl,imx6q-usb", "fsl,imx27-usb";
    reg = <0x02184200 0x200>;
    interrupts = <0 40 0x04>;
    clocks = <&clks 162>;
    fsl,usbphy = <&usbphy2>;
    fsl,usbmisc = <&usbmisc 1>;
    status = "disabled";
   };

   usbh2: usb@02184400 {
    compatible = "fsl,imx6q-usb", "fsl,imx27-usb";
    reg = <0x02184400 0x200>;
    interrupts = <0 41 0x04>;
    clocks = <&clks 162>;
    fsl,usbmisc = <&usbmisc 2>;
    phy_type = "hsic";
    fsl,usbphy = <&usbphy_nop1>;
    fsl,anatop = <&anatop>;
    status = "disabled";
   };

   usbh3: usb@02184600 {
    compatible = "fsl,imx6q-usb", "fsl,imx27-usb";
    reg = <0x02184600 0x200>;
    interrupts = <0 42 0x04>;
    clocks = <&clks 162>;
    fsl,usbmisc = <&usbmisc 3>;
    phy_type = "hsic";
    fsl,usbphy = <&usbphy_nop2>;
    fsl,anatop = <&anatop>;
    status = "disabled";
   };

   usbmisc: usbmisc: usbmisc@02184800 {
    #index-cells = <1>;
    compatible = "fsl,imx6q-usbmisc";
    reg = <0x02184800 0x200>;
    clocks = <&clks 162>;
   };

   fec: ethernet@02188000 {
    compatible = "fsl,imx6q-fec";
    reg = <0x02188000 0x4000>;
    interrupts-extended = <&intc 0 118 0x04>,
            <&intc 0 119 0x04>;
    clocks = <&clks 117>, <&clks 117>, <&clks 190>;
    clock-names = "ipg", "ahb", "ptp";
    status = "disabled";
   };

   mlb: mlb@0218c000 {
    compatible = "fsl,imx6q-mlb150";
    reg = <0x0218c000 0x4000>;
    interrupts = <0 53 0x04 0 117 0x04 0 126 0x04>;
    clocks = <&clks 139>, <&clks 175>;
    clock-names = "mlb", "pll8_mlb";
    iram = <&ocram>;
    status = "disabled";
   };

   usdhc1: usdhc@02190000 {
    compatible = "fsl,imx6q-usdhc";
    reg = <0x02190000 0x4000>;
    interrupts = <0 22 0x04>;
    clocks = <&clks 163>, <&clks 163>, <&clks 163>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    status = "disabled";
   };

   usdhc2: usdhc@02194000 {
    compatible = "fsl,imx6q-usdhc";
    reg = <0x02194000 0x4000>;
    interrupts = <0 23 0x04>;
    clocks = <&clks 164>, <&clks 164>, <&clks 164>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    status = "disabled";
   };

   usdhc3: usdhc@02198000 {
    compatible = "fsl,imx6q-usdhc";
    reg = <0x02198000 0x4000>;
    interrupts = <0 24 0x04>;
    clocks = <&clks 165>, <&clks 165>, <&clks 165>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    status = "disabled";
   };

   usdhc4: usdhc@0219c000 {
    compatible = "fsl,imx6q-usdhc";
    reg = <0x0219c000 0x4000>;
    interrupts = <0 25 0x04>;
    clocks = <&clks 166>, <&clks 166>, <&clks 166>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    status = "disabled";
   };

   i2c1: i2c@021a0000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6q-i2c", "fsl,imx21-i2c";
    reg = <0x021a0000 0x4000>;
    interrupts = <0 36 0x04>;
    clocks = <&clks 125>;
    status = "disabled";
   };

   i2c2: i2c@021a4000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6q-i2c", "fsl,imx21-i2c";
    reg = <0x021a4000 0x4000>;
    interrupts = <0 37 0x04>;
    clocks = <&clks 126>;
    status = "disabled";
   };

   i2c3: i2c@021a8000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6q-i2c", "fsl,imx21-i2c";
    reg = <0x021a8000 0x4000>;
    interrupts = <0 38 0x04>;
    clocks = <&clks 127>;
    status = "disabled";
   };

   romcp@021ac000 {
    reg = <0x021ac000 0x4000>;
   };

   mmdc0-1@021b0000 {
    compatible = "fsl,imx6q-mmdc-combine";
    reg = <0x021b0000 0x8000>;
   };

   mmdc0: mmdc@021b0000 {
    compatible = "fsl,imx6q-mmdc";
    reg = <0x021b0000 0x4000>;
   };

   mmdc1: mmdc@021b4000 {
    reg = <0x021b4000 0x4000>;
   };

   weim: weim@021b8000 {
    compatible = "fsl,imx6q-weim";
    reg = <0x021b8000 0x4000>;
    interrupts = <0 14 0x04>;
    clocks = <&clks 196>;
   };

   ocotp: ocotp-ctrl@021bc000 {
    compatible = "syscon";
    reg = <0x021bc000 0x4000>;
    clocks = <&clks 128>;
   };

   ocotp-fuse@021bc000 {
    compatible = "fsl,imx6q-ocotp";
    reg = <0x021bc000 0x4000>;
    clocks = <&clks 128>;
   };

   tzasc@021d0000 {
    reg = <0x021d0000 0x4000>;
    interrupts = <0 108 0x04>;
   };

   tzasc@021d4000 {
    reg = <0x021d4000 0x4000>;
    interrupts = <0 109 0x04>;
   };

   audmux: audmux@021d8000 {
    compatible = "fsl,imx6q-audmux", "fsl,imx31-audmux";
    reg = <0x021d8000 0x4000>;
    status = "disabled";
   };

   mipi_csi: mipi_csi@021dc000 {
    compatible = "fsl,imx6q-mipi-csi2";
    reg = <0x021dc000 0x4000>;
    interrupts = <0 100 0x04>, <0 101 0x04>;
    clocks = <&clks 138>, <&clks 53>, <&clks 204>;





    clock-names = "dphy_clk", "pixel_clk", "cfg_clk";
    status = "disabled";
   };

   vdoa@021e4000 {
    compatible = "fsl,imx6q-vdoa";
    reg = <0x021e4000 0x4000>;
    interrupts = <0 18 0x04>;
    clocks = <&clks 202>;
    iram = <&ocram>;
   };

   uart2: serial@021e8000 {
    compatible = "fsl,imx6q-uart", "fsl,imx21-uart";
    reg = <0x021e8000 0x4000>;
    interrupts = <0 27 0x04>;
    clocks = <&clks 160>, <&clks 161>;
    clock-names = "ipg", "per";
    dmas = <&sdma 27 4 0>, <&sdma 28 4 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   uart3: serial@021ec000 {
    compatible = "fsl,imx6q-uart", "fsl,imx21-uart";
    reg = <0x021ec000 0x4000>;
    interrupts = <0 28 0x04>;
    clocks = <&clks 160>, <&clks 161>;
    clock-names = "ipg", "per";
    dmas = <&sdma 29 4 0>, <&sdma 30 4 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   uart4: serial@021f0000 {
    compatible = "fsl,imx6q-uart", "fsl,imx21-uart";
    reg = <0x021f0000 0x4000>;
    interrupts = <0 29 0x04>;
    clocks = <&clks 160>, <&clks 161>;
    clock-names = "ipg", "per";
    dmas = <&sdma 31 4 0>, <&sdma 32 4 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   uart5: serial@021f4000 {
    compatible = "fsl,imx6q-uart", "fsl,imx21-uart";
    reg = <0x021f4000 0x4000>;
    interrupts = <0 30 0x04>;
    clocks = <&clks 160>, <&clks 161>;
    clock-names = "ipg", "per";
    dmas = <&sdma 33 4 0>, <&sdma 34 4 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };
  };

  ipu1: ipu@02400000 {
   compatible = "fsl,imx6q-ipu";
   reg = <0x02400000 0x400000>;
   interrupts = <0 6 0x4 0 5 0x4>;
   clocks = <&clks 130>, <&clks 131>, <&clks 132>,
     <&clks 39>, <&clks 40>,
     <&clks 135>, <&clks 136>;
   clock-names = "bus", "di0", "di1",
          "di0_sel", "di1_sel",
          "ldb_di0", "ldb_di1";
   resets = <&src 2>;
   bypass_reset = <0>;
  };

                imx_ion {
                        compatible = "fsl,mxc-ion";
                        fsl,heap-id = <0>;
                        fsl,heap-cacheable = <1>;
                };
 };
};


&iomuxc {
 led {
  pinctrl_led_2: ledgrp-pico {
   fsl,pins = <
    0x1b8 0x4cc 0x000 0x5 0x0 0x80000000
    0x1bc 0x4d0 0x000 0x5 0x0 0x80000000
    0x1c0 0x4d4 0x000 0x5 0x0 0x80000000
    0x1c4 0x4d8 0x000 0x5 0x0 0x80000000
   >;
  };
 };

 dipsw {
  pinctrl_dipsw_2: dipswgrp-pico {
   fsl,pins = <
    0x17c 0x490 0x000 0x5 0x0 0x80000000
    0x180 0x494 0x000 0x5 0x0 0x80000000
    0x184 0x498 0x000 0x5 0x0 0x80000000
    0x188 0x49c 0x000 0x5 0x0 0x80000000
   >;
  };
 };

 uart1 {
  pinctrl_uart1_1: uart1-q7-pico-sm {
   fsl,pins = <
    0x2ac 0x694 0x920 0x1 0x3 0x1b0b1
    0x2a8 0x690 0x000 0x1 0x0 0x1b0b1
    0x09c 0x3b0 0x000 0x4 0x0 0x1b0b1
    0x0a0 0x3b4 0x91c 0x4 0x1 0x1b0b1
   >;
  };
  pinctrl_uart1_3: uart1-mxm {
   fsl,pins = <
    0x280 0x650 0x000 0x3 0x0 0x1b0b1
    0x284 0x654 0x920 0x3 0x1 0x1b0b1
   >;
  };
 };

 uart2 {
  pinctrl_uart2_1: uart2-q7-pico-sm {
   fsl,pins = <
    0x0bc 0x3d0 0x000 0x4 0x0 0x1b0b1
    0x0c0 0x3d4 0x928 0x4 0x1 0x1b0b1
   >;
  };
                pinctrl_uart2_3: uart2-mxm {
                        fsl,pins = <
                                0x0bc 0x3d0 0x000 0x4 0x0 0x1b0b1
                                0x0c0 0x3d4 0x928 0x4 0x1 0x1b0b1
    0x0c4 0x3d8 0x000 0x4 0x0 0x1b0b1
    0x0c8 0x3dc 0x924 0x4 0x1 0x1b0b1
                        >;
                };
 };

 uart3 {
  pinctrl_uart3_1: uart3-q7 {
   fsl,pins = <
    0x0b4 0x3c8 0x000 0x2 0x0 0x1b0b1
    0x0b8 0x3cc 0x930 0x2 0x1 0x1b0b1
    0x0cc 0x3e0 0x000 0x4 0x0 0x1b0b1
    0x2d0 0x6b8 0x92c 0x1 0x5 0x1b0b1
   >;
  };
  pinctrl_uart3_2: uart3-pico-mxm {
   fsl,pins = <
    0x0b4 0x3c8 0x000 0x2 0x0 0x1b0b1
    0x0b8 0x3cc 0x930 0x2 0x1 0x1b0b1
   >;
  };
 };

 uart4 {
  pinctrl_uart4_1: uart4-q7-pico {
   fsl,pins = <
    0x1f8 0x5c8 0x000 0x4 0x0 0x1b0b1
    0x1fc 0x5cc 0x938 0x4 0x1 0x1b0b1
   >;
  };
                pinctrl_uart4_4: uart4-sm {
                        fsl,pins = <
                                0x1f8 0x5c8 0x000 0x4 0x0 0x1b0b1
                                0x1fc 0x5cc 0x938 0x4 0x1 0x1b0b1
                                0x29c 0x66c 0x000 0x3 0x0 0x1b0b1
                                0x298 0x668 0x934 0x3 0x0 0x1b0b1
                         >;
                };
 };

 uart5 {
  pinctrl_uart5_1: uart5-q7 {
   fsl,pins = <
    0x21c 0x5ec 0x000 0x4 0x0 0x1b0b1
    0x218 0x5e8 0x93c 0x4 0x0 0x1b0b1
    0x200 0x5d0 0x000 0x4 0x0 0x1b0b1
    0x204 0x5d4 0x940 0x4 0x1 0x1b0b1
   >;
  };
                pinctrl_uart5_4: uart5-sm {
                        fsl,pins = <
                                0x200 0x5d0 0x000 0x4 0x0 0x1b0b1
                                0x204 0x5d4 0x940 0x4 0x1 0x1b0b1
                                0x2a4 0x674 0x000 0x3 0x0 0x1b0b1
                                0x2a0 0x670 0x93c 0x3 0x2 0x1b0b1
                        >;
                };
 };

        pwm1 {
                pinctrl_pwm1_1: pwm1-iwg15 {
                        fsl,pins = <
                                0x228 0x5f8 0x000 0x4 0x0 0x1b0b1
                        >;
                };
        };

 pwm2 {
  pinctrl_pwm2_1: pwm2-q7-pico-mxm {
   fsl,pins = <
    0x224 0x5f4 0x000 0x4 0x0 0x1b0b1
   >;
  };

                pinctrl_pwm2_4: pwm2-sm {
                        fsl,pins = <
                                0x34c 0x734 0x000 0x3 0x0 0x1b0b1
                >;
                };
 };

        pwm3 {
                pinctrl_pwm3_4: pwm3-sm {
                        fsl,pins = <
                                0x33c 0x724 0x000 0x2 0x0 0x1b0b1
                       >;
               };
        };

        pwm4{
                pinctrl_pwm4_4: pwm4-sm {
                        fsl,pins = <
                                0x348 0x730 0x000 0x2 0x0 0x1b0b1
                       >;
               };
        };

 ecspi1 {
  pinctrl_ecspi1_cs_1: ecspi1_cs-q7-pico-sm {
   fsl,pins = <
    0x08c 0x3a0 0x000 0x5 0x0 0x80000000
   >;
  };
                pinctrl_ecspi1_cs_3: ecspi1_cs-mxm {
                        fsl,pins = <
                               0x09c 0x3b0 0x000 0x5 0x0 0x80000000
                        >;
                };

  pinctrl_ecspi1_1: ecspi1-iwg15 {
   fsl,pins = <
    0x094 0x3a8 0x7f8 0x1 0x0 0x100b1
    0x098 0x3ac 0x7fc 0x1 0x0 0x100b1
    0x090 0x3a4 0x7f4 0x1 0x0 0x100b1
   >;
  };

 };

 ecspi2 {
  pinctrl_ecspi2_cs_1: ecspi2_cs-q7-sm {
   fsl,pins = <
    0x284 0x654 0x000 0x5 0x0 0x80000000
    0x108 0x41c 0x000 0x5 0x0 0x80000000
   >;
  };
  pinctrl_ecspi2_cs_2: ecspi2_cs-pico {
   fsl,pins = <
    0x284 0x654 0x000 0x5 0x0 0x80000000
   >;
  };

  pinctrl_ecspi2_1: ecspi2-q7-pico-sm {
   fsl,pins = <
    0x280 0x650 0x814 0x2 0x2 0x100b1
    0x27c 0x64c 0x818 0x2 0x2 0x100b1
    0x278 0x648 0x810 0x2 0x2 0x100b1
   >;
  };

 };

 audmux {
  pinctrl_audmux_1: audmux-q7-pico {
   fsl,pins = <
    0x054 0x368 0x7b4 0x3 0x0 0x130b0
    0x35c 0x744 0x7c4 0x3 0x1 0x130b0
    0x050 0x364 0x7b8 0x3 0x0 0x110b0
    0x04c 0x360 0x7c8 0x3 0x0 0x130b0
   >;
  };

                pinctrl_audmux_3: audmux-mxm {
                          fsl,pins = <
      0x204 0x5d4 0x7cc 0x2 0x1 0x130b0
      0x1f8 0x5c8 0x7dc 0x2 0x1 0x130b0
      0x1fc 0x5cc 0x7d0 0x2 0x1 0x110b0
      0x200 0x5d0 0x7e0 0x2 0x1 0x130b0
      0x310 0x6f8 0x000 0x5 0x0 0x80000000
      0x314 0x6fc 0x000 0x5 0x0 0x80000000
      0x220 0x5f0 0x000 0x0 0x0 0x80000000
     >;
                };

                pinctrl_audmux_4: audmux-sm {
                          fsl,pins = <
                                0x054 0x368 0x7b4 0x3 0x0 0x130b0
                                0x35c 0x744 0x7c4 0x3 0x1 0x130b0
                                0x050 0x364 0x7b8 0x3 0x0 0x110b0
                                0x04c 0x360 0x7c8 0x3 0x0 0x130b0
                                0x254 0x624 0x000 0x3 0x0 0x80000000
                          >;

                };
 };

 enet {
  pinctrl_enet_1: enetgrp-iwg15 {
   fsl,pins = <
    0x1d0 0x4e4 0x840 0x1 0x0 0x1b0b0
    0x1f4 0x508 0x000 0x1 0x0 0x1b0b0
    0x070 0x384 0x848 0x1 0x0 0x1b0b0
    0x078 0x38c 0x84c 0x1 0x0 0x1b0b0
    0x07c 0x390 0x850 0x1 0x0 0x1b0b0
    0x080 0x394 0x854 0x1 0x0 0x1b0b0
    0x06c 0x380 0x858 0x1 0x0 0x1b0b0
    0x084 0x398 0x844 0x1 0x0 0x1b0b0
    0x05c 0x370 0x000 0x1 0x0 0x1b0b0
    0x060 0x374 0x000 0x1 0x0 0x1b0b0
    0x064 0x378 0x000 0x1 0x0 0x1b0b0
    0x068 0x37c 0x000 0x1 0x0 0x1b0b0
    0x074 0x388 0x000 0x1 0x0 0x1b0b0
    0x058 0x36c 0x000 0x1 0x0 0x1b0b0
    0x1d4 0x4e8 0x000 0x1 0x0 0x1b0b0
   >;
  };
 };

 flexcan1 {
  pinctrl_flexcan1_1: flexcan1-q7-pico {
   fsl,pins = <
    0x20c 0x5dc 0x7e4 0x2 0x0 0x80000000
    0x240 0x610 0x000 0x3 0x0 0x80000000
   >;
  };
                pinctrl_flexcan1_3: flexcan1-mxm {
   fsl,pins = <
    0x208 0x5d8 0x000 0x2 0x0 0x80000000
    0x20c 0x5dc 0x7e4 0x2 0x0 0x80000000
                        >;
                };

                pinctrl_flexcan1_4: flexcan1-sm {
                        fsl,pins = <
                                0x244 0x614 0x7e4 0x3 0x1 0x80000000
                                0x240 0x610 0x000 0x3 0x0 0x80000000
                        >;
  };
 };

 flexcan2 {
  pinctrl_flexcan2_1: flexcan2-iwg15 {
   fsl,pins = <
    0x21c 0x5ec 0x7e8 0x0 0x0 0x80000000
    0x218 0x5e8 0x000 0x0 0x0 0x80000000
   >;
  };
 };

 hdmi_cec {
  pinctrl_hdmi_cec_1: hdmicec-q7-pico-mxm {
   fsl,pins = <
    0x088 0x39c 0x88c 0x6 0x0 0x1f8b0
   >;
  };
                pinctrl_hdmi_cec_2: hdmicec-sm {
                        fsl,pins = <
                                0x344 0x72c 0x000 0x5 0x0 0x1f8b0
                        >;
                };
 };

 i2c1 {
  pinctrl_i2c1_1: i2c1-q7-pico-sm {
   fsl,pins = <
    0x0a4 0x3b8 0x898 0x6 0x0 0x4001b8b1
    0x0c4 0x3d8 0x89c 0x1 0x0 0x4001b8b1
   >;
  };
                pinctrl_i2c1_3: i2c1-mxm {
                        fsl,pins = <
                                0x278 0x648 0x89c 0x4 0x1 0x4001b8b1
                                0x27c 0x64c 0x898 0x4 0x1 0x4001b8b1
                        >;
                };
 };

 i2c2 {
  pinctrl_i2c2_1: i2c2-q7-pico-mxm {
   fsl,pins = <
    0x210 0x5e0 0x8a0 0x4 0x1 0x4001b8b1
    0x214 0x5e4 0x8a4 0x4 0x1 0x4001b8b1
   >;
  };
 };

 i2c3 {
  pinctrl_i2c3_3: i2c3-mxm {
   fsl,pins = <
    0x248 0x618 0x8ac 0x6 0x2 0x4001b8b1
    0x23c 0x60c 0x8a8 0x6 0x2 0x4001b8b1
   >;
  };
  pinctrl_i2c3_4: i2c3-sm {
   fsl,pins = <
    0x230 0x600 0x8ac 0x2 0x1 0x4001b8b1
    0x22c 0x5fc 0x8a8 0x2 0x1 0x4001b8b1
                        >;
  };
 };

 ipu1 {
  pinctrl_ipu1_3: ipu1grp-mxm {
   fsl,pins = <
    0x170 0x484 0x000 0x0 0x0 0x10
    0x174 0x488 0x000 0x0 0x0 0x10
    0x178 0x48c 0x000 0x0 0x0 0x10
    0x17c 0x490 0x000 0x0 0x0 0x10
    0x180 0x494 0x000 0x0 0x0 0x10
    0x184 0x498 0x000 0x0 0x0 0x10
    0x188 0x49c 0x000 0x0 0x0 0x10
    0x18c 0x4a0 0x000 0x0 0x0 0x10
    0x190 0x4a4 0x000 0x0 0x0 0x10
    0x194 0x4a8 0x000 0x0 0x0 0x10
    0x198 0x4ac 0x000 0x0 0x0 0x10
    0x19c 0x4b0 0x000 0x0 0x0 0x10
    0x1a0 0x4b4 0x000 0x0 0x0 0x10
    0x1a4 0x4b8 0x000 0x0 0x0 0x10
    0x1a8 0x4bc 0x000 0x0 0x0 0x10
    0x1ac 0x4c0 0x000 0x0 0x0 0x10
    0x1b0 0x4c4 0x000 0x0 0x0 0x10
    0x1b4 0x4c8 0x000 0x0 0x0 0x10
    0x1b8 0x4cc 0x000 0x0 0x0 0x10
    0x1bc 0x4d0 0x000 0x0 0x0 0x10
    0x1c0 0x4d4 0x000 0x0 0x0 0x10
    0x1c4 0x4d8 0x000 0x0 0x0 0x10
    0x1c8 0x4dc 0x000 0x0 0x0 0x10
    0x1cc 0x4e0 0x000 0x0 0x0 0x10
    0x15c 0x470 0x000 0x0 0x0 0x10
    0x160 0x474 0x000 0x0 0x0 0x10
    0x164 0x478 0x000 0x0 0x0 0x10
    0x168 0x47c 0x000 0x0 0x0 0x10
   >;
  };

                pinctrl_ipu1_4: ipu1grp-sm {
                        fsl,pins = <
                                0x178 0x48c 0x000 0x0 0x0 0x10
                                0x17c 0x490 0x000 0x0 0x0 0x10
                                0x180 0x494 0x000 0x0 0x0 0x10
                                0x184 0x498 0x000 0x0 0x0 0x10
                                0x188 0x49c 0x000 0x0 0x0 0x10
                                0x18c 0x4a0 0x000 0x0 0x0 0x10
                                0x198 0x4ac 0x000 0x0 0x0 0x10
                                0x19c 0x4b0 0x000 0x0 0x0 0x10
                                0x1a0 0x4b4 0x000 0x0 0x0 0x10
                                0x1a4 0x4b8 0x000 0x0 0x0 0x10
                                0x1a8 0x4bc 0x000 0x0 0x0 0x10
                                0x1ac 0x4c0 0x000 0x0 0x0 0x10
                                0x1b8 0x4cc 0x000 0x0 0x0 0x10
                                0x1bc 0x4d0 0x000 0x0 0x0 0x10
                                0x1c0 0x4d4 0x000 0x0 0x0 0x10
                                0x1c4 0x4d8 0x000 0x0 0x0 0x10
                                0x1c8 0x4dc 0x000 0x0 0x0 0x10
                                0x1cc 0x4e0 0x000 0x0 0x0 0x10
                                0x15c 0x470 0x000 0x0 0x0 0x10
                                0x160 0x474 0x000 0x0 0x0 0x10
                                0x164 0x478 0x000 0x0 0x0 0x10
                                0x168 0x47c 0x000 0x0 0x0 0x10
                        >;
                };
 };

 usbotg {
  pinctrl_usbotg_1: usbot-q7-pico-mxm {
   fsl,pins = <
    0x1d8 0x4ec 0x004 0x0 0xff0d0100 0x17059
   >;
  };

                pinctrl_usbotg_4: usbot-sm {
                        fsl,pins = <
                                0x224 0x5f4 0x004 0x3 0xff0d0101 0x17059
                        >;
                };
 };

 usdhc1 {
  pinctrl_usdhc1_1: usdhc1grp-q7-pico {
   fsl,pins = <
    0x348 0x730 0x000 0x0 0x0 0x17071
    0x350 0x738 0x000 0x0 0x0 0x10071
    0x340 0x728 0x000 0x0 0x0 0x17071
    0x33c 0x724 0x000 0x0 0x0 0x17071
    0x34c 0x734 0x000 0x0 0x0 0x17071
    0x344 0x72c 0x000 0x0 0x0 0x17071
    0x2fc 0x6e4 0x000 0x1 0x0 0x17071
    0x300 0x6e8 0x000 0x1 0x0 0x17071
    0x304 0x6ec 0x000 0x1 0x0 0x17071
    0x308 0x6f0 0x000 0x1 0x0 0x17071
    0x2b0 0x698 0x000 0x5 0x0 0x80000000
    0x2e4 0x6cc 0x000 0x5 0x0 0x80000000
   >;
  };
                pinctrl_usdhc1_3: usdhc1grp-mxm {
                        fsl,pins = <
    0x350 0x738 0x000 0x0 0x0 0x17071
    0x348 0x730 0x000 0x0 0x0 0x17071
    0x340 0x728 0x000 0x0 0x0 0x17071
    0x33c 0x724 0x000 0x0 0x0 0x17071
    0x34c 0x734 0x000 0x0 0x0 0x17071
    0x344 0x72c 0x000 0x0 0x0 0x17071
    0x148 0x45c 0x000 0x5 0x0 0x80000000
    0x2fc 0x6e4 0x000 0x5 0x0 0x80000000
                        >;
                };
 };

 usdhc3 {
  pinctrl_usdhc3_1: usdhc3-q7-pico {
   fsl,pins = <
    0x2b8 0x6a0 0x000 0x0 0x0 0x17059
    0x2bc 0x6a4 0x000 0x0 0x0 0x10059
    0x2c0 0x6a8 0x000 0x0 0x0 0x17059
    0x2c4 0x6ac 0x000 0x0 0x0 0x17059
    0x2c8 0x6b0 0x000 0x0 0x0 0x17059
    0x2cc 0x6b4 0x000 0x0 0x0 0x17059
    0x2b4 0x69c 0x000 0x5 0x0 0x80000000
   >;
  };
                pinctrl_usdhc3_3: usdhc3-mxm {
                        fsl,pins = <
                                0x2bc 0x6a4 0x000 0x0 0x0 0x17071
                                0x2b8 0x6a0 0x000 0x0 0x0 0x17071
                                0x2c0 0x6a8 0x000 0x0 0x0 0x17071
                                0x2c4 0x6ac 0x000 0x0 0x0 0x17071
                                0x2c8 0x6b0 0x000 0x0 0x0 0x17071
                                0x2cc 0x6b4 0x000 0x0 0x0 0x17071
                                0x1f0 0x504 0x000 0x5 0x0 0x80000000
                        >;
                };
                pinctrl_usdhc3_4: usdhc3-sm {
                        fsl,pins = <
                                0x2b8 0x6a0 0x000 0x0 0x0 0x17059
                                0x2bc 0x6a4 0x000 0x0 0x0 0x10059
                                0x2c0 0x6a8 0x000 0x0 0x0 0x17059
                                0x2c4 0x6ac 0x000 0x0 0x0 0x17059
                                0x2c8 0x6b0 0x000 0x0 0x0 0x17059
                                0x2cc 0x6b4 0x000 0x0 0x0 0x17059
                                0x0b8 0x3cc 0x000 0x5 0x0 0x17059
                        >;
                };
 };

 usdhc4 {
  pinctrl_usdhc4_1: usdhc4-iwg15 {
   fsl,pins = <
    0x2f4 0x6dc 0x000 0x0 0x0 0x17059
    0x2f8 0x6e0 0x000 0x0 0x0 0x10059
    0x31c 0x704 0x000 0x1 0x0 0x17059
    0x320 0x708 0x000 0x1 0x0 0x17059
    0x324 0x70c 0x000 0x1 0x0 0x17059
    0x328 0x710 0x000 0x1 0x0 0x17059
    0x32c 0x714 0x000 0x1 0x0 0x17059
    0x330 0x718 0x000 0x1 0x0 0x17059
    0x334 0x71c 0x000 0x1 0x0 0x17059
    0x338 0x720 0x000 0x1 0x0 0x17059
   >;
  };
 };

 hog {

                pinctrl_hog_q7_1: hoggrp-1 {
                        fsl,pins = <

    0x2e8 0x6d0 0x000 0x5 0x0 0x80000000
    0x2d4 0x6bc 0x000 0x5 0x0 0x80000000

    0x1a0 0x4b4 0x000 0x5 0x0 0x80000000

    0x228 0x5f8 0x000 0x5 0x0 0x80000000
    0x2d8 0x6c0 0x000 0x5 0x0 0x80000000

    0x30c 0x6f4 0x000 0x5 0x0 0x80000000
    0x310 0x6f8 0x000 0x5 0x0 0x80000000

    0x220 0x5f0 0x000 0x0 0x0 0x130b0

    0x178 0x48c 0x000 0x5 0x0 0x80000000

    0x208 0x5d8 0x000 0x5 0x0 0x80000000

    0x100 0x414 0x000 0x5 0x0 0x80000000

    0x314 0x6fc 0x000 0x5 0x0 0x80000000
    0x318 0x700 0x000 0x5 0x0 0x80000000

    0x0fc 0x410 0x000 0x5 0x0 0x80000000

    0x170 0x484 0x000 0x5 0x0 0x80000000
    0x190 0x4a4 0x000 0x5 0x0 0x80000000
    0x1ac 0x4c0 0x000 0x5 0x0 0x80000000
    0x1e0 0x4f4 0x000 0x5 0x0 0x80000000
    0x1e4 0x4f8 0x000 0x5 0x0 0x80000000

    0x1dc 0x4f0 0x000 0x5 0x0 0x80000000
    0x1ec 0x500 0x000 0x5 0x0 0x80000000
    0x1e8 0x4fc 0x000 0x5 0x0 0x80000000
    0x1f0 0x504 0x000 0x5 0x0 0x80000000
    0x244 0x614 0x000 0x5 0x0 0x80000000
    0x248 0x618 0x000 0x5 0x0 0x80000000
    0x24c 0x61c 0x000 0x5 0x0 0x80000000
    0x250 0x620 0x000 0x5 0x0 0x80000000

    0x354 0x73c 0x000 0x5 0x0 0x80000000
    0x2e0 0x6c8 0x000 0x5 0x0 0x80000000
    0x0d0 0x3e4 0x000 0x5 0x0 0x80000000
    0x2f0 0x6d8 0x000 0x5 0x0 0x80000000
    0x0ac 0x3c0 0x000 0x5 0x0 0x80000000
    0x2dc 0x6c4 0x000 0x5 0x0 0x80000000
    0x154 0x468 0x000 0x5 0x0 0x80000000

    0x358 0x740 0x000 0x5 0x0 0x80000000

    0x19c 0x4b0 0x000 0x5 0x0 0x80000000
    0x1a4 0x4b8 0x000 0x5 0x0 0x80000000

    0x0a8 0x3bc 0x000 0x5 0x0 0x80000000


    0x254 0x624 0x000 0x5 0x0 0x80000000

    0x174 0x488 0x000 0x5 0x0 0x80000000
    0x17c 0x490 0x000 0x5 0x0 0x80000000
    0x180 0x494 0x000 0x5 0x0 0x80000000
    0x184 0x498 0x000 0x5 0x0 0x80000000
    0x188 0x49c 0x000 0x5 0x0 0x80000000
    0x18c 0x4a0 0x000 0x5 0x0 0x80000000
    0x194 0x4a8 0x000 0x5 0x0 0x80000000
    0x198 0x4ac 0x000 0x5 0x0 0x80000000
    0x1a8 0x4bc 0x000 0x5 0x0 0x80000000
    0x1b0 0x4c4 0x000 0x5 0x0 0x80000000
    0x1b4 0x4c8 0x000 0x5 0x0 0x80000000
    0x1b8 0x4cc 0x000 0x5 0x0 0x80000000
    0x1bc 0x4d0 0x000 0x5 0x0 0x80000000
    0x1c0 0x4d4 0x000 0x5 0x0 0x80000000
    0x1c4 0x4d8 0x000 0x5 0x0 0x80000000
    0x1c8 0x4dc 0x000 0x5 0x0 0x80000000
    0x1cc 0x4e0 0x000 0x5 0x0 0x80000000
    0x15c 0x470 0x000 0x5 0x0 0x80000000
    0x164 0x478 0x000 0x5 0x0 0x80000000
    0x168 0x47c 0x000 0x5 0x0 0x80000000
    0x16c 0x480 0x000 0x5 0x0 0x80000000
    0x160 0x474 0x000 0x5 0x0 0x80000000

    0x288 0x658 0x000 0x5 0x0 0x80000000
    0x28c 0x65c 0x000 0x5 0x0 0x80000000
    0x290 0x660 0x000 0x5 0x0 0x80000000
    0x294 0x664 0x000 0x5 0x0 0x80000000
    0x298 0x668 0x000 0x5 0x0 0x80000000
    0x29c 0x66c 0x000 0x5 0x0 0x80000000
    0x2a0 0x670 0x000 0x5 0x0 0x80000000
    0x2a4 0x674 0x000 0x5 0x0 0x80000000
    0x260 0x630 0x000 0x5 0x0 0x80000000
    0x25c 0x62c 0x000 0x5 0x0 0x80000000
    0x258 0x628 0x000 0x5 0x0 0x80000000
    0x264 0x634 0x000 0x5 0x0 0x80000000

    0x10c 0x420 0x000 0x5 0x0 0x80000000
    0x110 0x424 0x000 0x5 0x0 0x80000000
    0x114 0x428 0x000 0x5 0x0 0x80000000
    0x118 0x42c 0x000 0x5 0x0 0x80000000
    0x11c 0x430 0x000 0x5 0x0 0x80000000
    0x120 0x434 0x000 0x5 0x0 0x80000000
    0x124 0x438 0x000 0x5 0x0 0x80000000
    0x128 0x43c 0x000 0x5 0x0 0x80000000
    0x12c 0x440 0x000 0x5 0x0 0x80000000
    0x130 0x444 0x000 0x5 0x0 0x80000000
    0x134 0x448 0x000 0x5 0x0 0x80000000
    0x138 0x44c 0x000 0x5 0x0 0x80000000
    0x13c 0x450 0x000 0x5 0x0 0x80000000
    0x140 0x454 0x000 0x5 0x0 0x80000000
    0x144 0x458 0x000 0x5 0x0 0x80000000
    0x148 0x45c 0x000 0x5 0x0 0x80000000
    0x14c 0x460 0x000 0x5 0x0 0x80000000
    0x150 0x464 0x000 0x5 0x0 0x80000000
    0x2ec 0x6d4 0x000 0x5 0x0 0x80000000
    0x0f8 0x40c 0x000 0x5 0x0 0x80000000
    0x158 0x46c 0x000 0x5 0x0 0x80000000
    0x104 0x418 0x000 0x5 0x0 0x80000000
    0x268 0x638 0x000 0x5 0x0 0x80000000
    0x26c 0x63c 0x000 0x5 0x0 0x80000000
    0x270 0x640 0x000 0x5 0x0 0x80000000
    0x274 0x644 0x000 0x5 0x0 0x80000000
    0x238 0x608 0x000 0x5 0x0 0x80000000
    0x23c 0x60c 0x000 0x5 0x0 0x80000000
    0x234 0x604 0x000 0x5 0x0 0x80000000
    0x22c 0x5fc 0x000 0x5 0x0 0x80000000
    0x230 0x600 0x000 0x5 0x0 0x80000000
                        >;
                };

                pinctrl_hog_q7_2: hoggrp-2 {
                        fsl,pins = <

                                0x114 0x428 0x000 0x5 0x0 0x80000000

    0x2e8 0x6d0 0x000 0x5 0x0 0x80000000
    0x2d4 0x6bc 0x000 0x5 0x0 0x80000000

    0x1a0 0x4b4 0x000 0x5 0x0 0x80000000

    0x1a8 0x4bc 0x000 0x5 0x0 0x80000000

    0x228 0x5f8 0x000 0x5 0x0 0x80000000
    0x2d8 0x6c0 0x000 0x5 0x0 0x80000000

    0x30c 0x6f4 0x000 0x5 0x0 0x80000000
    0x310 0x6f8 0x000 0x5 0x0 0x80000000

    0x220 0x5f0 0x000 0x0 0x0 0x130b0

    0x178 0x48c 0x000 0x5 0x0 0x80000000

    0x208 0x5d8 0x000 0x5 0x0 0x80000000
    0x2dc 0x6c4 0x000 0x5 0x0 0x80000000

    0x100 0x414 0x000 0x5 0x0 0x80000000

    0x314 0x6fc 0x000 0x5 0x0 0x80000000
    0x318 0x700 0x000 0x5 0x0 0x80000000

    0x0fc 0x410 0x000 0x5 0x0 0x80000000

    0x354 0x73c 0x000 0x5 0x0 0x80000000
    0x2e0 0x6c8 0x000 0x5 0x0 0x80000000
    0x0d0 0x3e4 0x000 0x5 0x0 0x80000000
    0x2f0 0x6d8 0x000 0x5 0x0 0x80000000
    0x0ac 0x3c0 0x000 0x5 0x0 0x80000000

    0x358 0x740 0x000 0x5 0x0 0x80000000

    0x19c 0x4b0 0x000 0x5 0x0 0x80000000
    0x1a4 0x4b8 0x000 0x5 0x0 0x80000000

    0x0a8 0x3bc 0x000 0x5 0x0 0x80000000


    0x248 0x618 0x000 0x5 0x0 0x80000000
    0x254 0x624 0x000 0x5 0x0 0x80000000

    0x170 0x484 0x000 0x5 0x0 0x80000000
    0x174 0x488 0x000 0x5 0x0 0x80000000
    0x17c 0x490 0x000 0x5 0x0 0x80000000
    0x180 0x494 0x000 0x5 0x0 0x80000000
    0x184 0x498 0x000 0x5 0x0 0x80000000
    0x188 0x49c 0x000 0x5 0x0 0x80000000
    0x18c 0x4a0 0x000 0x5 0x0 0x80000000
    0x190 0x4a4 0x000 0x5 0x0 0x80000000
    0x194 0x4a8 0x000 0x5 0x0 0x80000000
    0x198 0x4ac 0x000 0x5 0x0 0x80000000
    0x1ac 0x4c0 0x000 0x5 0x0 0x80000000
    0x1b0 0x4c4 0x000 0x5 0x0 0x80000000
    0x1b4 0x4c8 0x000 0x5 0x0 0x80000000
    0x1b8 0x4cc 0x000 0x5 0x0 0x80000000
    0x1bc 0x4d0 0x000 0x5 0x0 0x80000000
    0x1c0 0x4d4 0x000 0x5 0x0 0x80000000
    0x1c4 0x4d8 0x000 0x5 0x0 0x80000000
    0x1c8 0x4dc 0x000 0x5 0x0 0x80000000
    0x1cc 0x4e0 0x000 0x5 0x0 0x80000000
    0x15c 0x470 0x000 0x5 0x0 0x80000000
    0x164 0x478 0x000 0x5 0x0 0x80000000
    0x168 0x47c 0x000 0x5 0x0 0x80000000
    0x16c 0x480 0x000 0x5 0x0 0x80000000
    0x160 0x474 0x000 0x5 0x0 0x80000000

    0x288 0x658 0x000 0x5 0x0 0x80000000
    0x28c 0x65c 0x000 0x5 0x0 0x80000000
    0x290 0x660 0x000 0x5 0x0 0x80000000
    0x294 0x664 0x000 0x5 0x0 0x80000000
    0x298 0x668 0x000 0x5 0x0 0x80000000
    0x29c 0x66c 0x000 0x5 0x0 0x80000000
    0x2a0 0x670 0x000 0x5 0x0 0x80000000
    0x2a4 0x674 0x000 0x5 0x0 0x80000000
    0x260 0x630 0x000 0x5 0x0 0x80000000
    0x25c 0x62c 0x000 0x5 0x0 0x80000000
    0x258 0x628 0x000 0x5 0x0 0x80000000
    0x264 0x634 0x000 0x5 0x0 0x80000000

    0x1dc 0x4f0 0x000 0x5 0x0 0x80000000
    0x1ec 0x500 0x000 0x5 0x0 0x80000000
    0x1e8 0x4fc 0x000 0x5 0x0 0x80000000
    0x1f0 0x504 0x000 0x5 0x0 0x80000000
    0x244 0x614 0x000 0x5 0x0 0x80000000
    0x24c 0x61c 0x000 0x5 0x0 0x80000000
    0x250 0x620 0x000 0x5 0x0 0x80000000
    0x1e0 0x4f4 0x000 0x5 0x0 0x80000000
    0x1e4 0x4f8 0x000 0x5 0x0 0x80000000

    0x10c 0x420 0x000 0x5 0x0 0x80000000
    0x110 0x424 0x000 0x5 0x0 0x80000000
    0x114 0x428 0x000 0x5 0x0 0x80000000
    0x118 0x42c 0x000 0x5 0x0 0x80000000
    0x11c 0x430 0x000 0x5 0x0 0x80000000
    0x120 0x434 0x000 0x5 0x0 0x80000000
    0x124 0x438 0x000 0x5 0x0 0x80000000
    0x128 0x43c 0x000 0x5 0x0 0x80000000
    0x12c 0x440 0x000 0x5 0x0 0x80000000
    0x130 0x444 0x000 0x5 0x0 0x80000000
    0x134 0x448 0x000 0x5 0x0 0x80000000
    0x138 0x44c 0x000 0x5 0x0 0x80000000
    0x13c 0x450 0x000 0x5 0x0 0x80000000
    0x140 0x454 0x000 0x5 0x0 0x80000000
    0x144 0x458 0x000 0x5 0x0 0x80000000
    0x148 0x45c 0x000 0x5 0x0 0x80000000
    0x14c 0x460 0x000 0x5 0x0 0x80000000
    0x150 0x464 0x000 0x5 0x0 0x80000000
    0x2ec 0x6d4 0x000 0x5 0x0 0x80000000
    0x0f8 0x40c 0x000 0x5 0x0 0x80000000
    0x158 0x46c 0x000 0x5 0x0 0x80000000
    0x104 0x418 0x000 0x5 0x0 0x80000000
    0x154 0x468 0x000 0x5 0x0 0x80000000
    0x200 0x5d0 0x000 0x5 0x0 0x80000000
    0x204 0x5d4 0x000 0x5 0x0 0x80000000
    0x268 0x638 0x000 0x5 0x0 0x80000000
    0x26c 0x63c 0x000 0x5 0x0 0x80000000
    0x270 0x640 0x000 0x5 0x0 0x80000000
    0x274 0x644 0x000 0x5 0x0 0x80000000
    0x238 0x608 0x000 0x5 0x0 0x80000000
    0x23c 0x60c 0x000 0x5 0x0 0x80000000
    0x234 0x604 0x000 0x5 0x0 0x80000000
    0x22c 0x5fc 0x000 0x5 0x0 0x80000000
    0x230 0x600 0x000 0x5 0x0 0x80000000
                        >;
                };

  pinctrl_hog_pico_1: hoggrp-pico-1 {
                        fsl,pins = <

    0x2d8 0x6c0 0x000 0x5 0x0 0x80000000

    0x310 0x6f8 0x000 0x5 0x0 0x80000000

    0x220 0x5f0 0x000 0x0 0x0 0x130b0

    0x178 0x48c 0x000 0x5 0x0 0x80000000

    0x314 0x6fc 0x000 0x5 0x0 0x80000000
    0x318 0x700 0x000 0x5 0x0 0x80000000

    0x250 0x620 0x000 0x5 0x0 0x80000000

    0x358 0x740 0x000 0x5 0x0 0x80000000

    0x19c 0x4b0 0x000 0x5 0x0 0x80000000
    0x1a4 0x4b8 0x000 0x5 0x0 0x80000000

    0x0a8 0x3bc 0x000 0x5 0x0 0x80000000

    0x288 0x658 0x000 0x5 0x0 0x80000000
    0x28c 0x65c 0x000 0x5 0x0 0x80000000
    0x290 0x660 0x000 0x5 0x0 0x80000000
    0x294 0x664 0x000 0x5 0x0 0x80000000
    0x298 0x668 0x000 0x5 0x0 0x80000000
    0x29c 0x66c 0x000 0x5 0x0 0x80000000
    0x2a0 0x670 0x000 0x5 0x0 0x80000000
    0x2a4 0x674 0x000 0x5 0x0 0x80000000
    0x260 0x630 0x000 0x5 0x0 0x80000000
    0x25c 0x62c 0x000 0x5 0x0 0x80000000
    0x258 0x628 0x000 0x5 0x0 0x80000000
    0x264 0x634 0x000 0x5 0x0 0x80000000

    0x234 0x604 0x000 0x5 0x0 0x80000000
    0x22c 0x5fc 0x000 0x5 0x0 0x80000000
    0x238 0x608 0x000 0x5 0x0 0x80000000
    0x23c 0x60c 0x000 0x5 0x0 0x80000000
    0x230 0x600 0x000 0x5 0x0 0x80000000
    0x244 0x614 0x000 0x5 0x0 0x80000000
    0x228 0x5f8 0x000 0x5 0x0 0x80000000
    0x354 0x73c 0x000 0x5 0x0 0x80000000
    0x1dc 0x4f0 0x000 0x5 0x0 0x80000000
    0x1e0 0x4f4 0x000 0x5 0x0 0x80000000
    0x1e4 0x4f8 0x000 0x5 0x0 0x80000000
    0x1e8 0x4fc 0x000 0x5 0x0 0x80000000
    0x1ec 0x500 0x000 0x5 0x0 0x80000000
    0x1f0 0x504 0x000 0x5 0x0 0x80000000
    0x30c 0x6f4 0x000 0x5 0x0 0x80000000
    0x0f8 0x40c 0x000 0x5 0x0 0x80000000
    0x0fc 0x410 0x000 0x5 0x0 0x80000000
    0x100 0x414 0x000 0x5 0x0 0x80000000
    0x104 0x418 0x000 0x5 0x0 0x80000000
    0x108 0x41c 0x000 0x5 0x0 0x80000000
    0x10c 0x420 0x000 0x5 0x0 0x80000000
    0x110 0x424 0x000 0x5 0x0 0x80000000
    0x114 0x428 0x000 0x5 0x0 0x80000000
    0x118 0x42c 0x000 0x5 0x0 0x80000000
    0x11c 0x430 0x000 0x5 0x0 0x80000000
    0x120 0x434 0x000 0x5 0x0 0x80000000
    0x124 0x438 0x000 0x5 0x0 0x80000000
    0x128 0x43c 0x000 0x5 0x0 0x80000000
    0x12c 0x440 0x000 0x5 0x0 0x80000000
    0x130 0x444 0x000 0x5 0x0 0x80000000
    0x134 0x448 0x000 0x5 0x0 0x80000000
    0x138 0x44c 0x000 0x5 0x0 0x80000000
    0x13c 0x450 0x000 0x5 0x0 0x80000000
    0x140 0x454 0x000 0x5 0x0 0x80000000
    0x144 0x458 0x000 0x5 0x0 0x80000000
    0x148 0x45c 0x000 0x5 0x0 0x80000000
    0x14c 0x460 0x000 0x5 0x0 0x80000000
    0x150 0x464 0x000 0x5 0x0 0x80000000
    0x0ac 0x3c0 0x000 0x5 0x0 0x80000000
    0x0b4 0x3c8 0x000 0x5 0x0 0x80000000
    0x0b8 0x3cc 0x000 0x5 0x0 0x80000000
    0x0cc 0x3e0 0x000 0x5 0x0 0x80000000
    0x0d0 0x3e4 0x000 0x5 0x0 0x80000000
    0x254 0x624 0x000 0x5 0x0 0x80000000
    0x1f8 0x5c8 0x000 0x5 0x0 0x80000000
    0x1fc 0x5cc 0x000 0x5 0x0 0x80000000
    0x200 0x5d0 0x000 0x5 0x0 0x80000000
    0x204 0x5d4 0x000 0x5 0x0 0x80000000
    0x208 0x5d8 0x000 0x5 0x0 0x80000000
    0x15c 0x470 0x000 0x5 0x0 0x80000000
    0x160 0x474 0x000 0x5 0x0 0x80000000
    0x164 0x478 0x000 0x5 0x0 0x80000000
    0x168 0x47c 0x000 0x5 0x0 0x80000000
    0x16c 0x480 0x000 0x5 0x0 0x80000000
    0x174 0x488 0x000 0x5 0x0 0x80000000
    0x18c 0x4a0 0x000 0x5 0x0 0x80000000
    0x190 0x4a4 0x000 0x5 0x0 0x80000000
    0x194 0x4a8 0x000 0x5 0x0 0x80000000
    0x198 0x4ac 0x000 0x5 0x0 0x80000000
    0x154 0x468 0x000 0x5 0x0 0x80000000
    0x1a8 0x4bc 0x000 0x5 0x0 0x80000000
    0x1ac 0x4c0 0x000 0x5 0x0 0x80000000
    0x1b0 0x4c4 0x000 0x5 0x0 0x80000000
    0x1b4 0x4c8 0x000 0x5 0x0 0x80000000
    0x1c8 0x4dc 0x000 0x5 0x0 0x80000000
    0x1cc 0x4e0 0x000 0x5 0x0 0x80000000
    0x268 0x638 0x000 0x5 0x0 0x80000000
    0x26c 0x63c 0x000 0x5 0x0 0x80000000
    0x270 0x640 0x000 0x5 0x0 0x80000000
    0x274 0x644 0x000 0x5 0x0 0x80000000
    0x2d4 0x6bc 0x000 0x5 0x0 0x80000000
    0x2dc 0x6c4 0x000 0x5 0x0 0x80000000
    0x2e0 0x6c8 0x000 0x5 0x0 0x80000000
    0x2e8 0x6d0 0x000 0x5 0x0 0x80000000
    0x2ec 0x6d4 0x000 0x5 0x0 0x80000000
    0x2f0 0x6d8 0x000 0x5 0x0 0x80000000
    0x158 0x46c 0x000 0x5 0x0 0x80000000
    0x2d0 0x6b8 0x000 0x5 0x0 0x80000000
    0x248 0x618 0x000 0x5 0x0 0x80000000
    0x24c 0x61c 0x000 0x5 0x0 0x80000000
                        >;
                };

   pinctrl_hog_mxm_1: hoggrp-mxm {
                        fsl,pins = <

                                0x300 0x6e8 0x000 0x5 0x0 0x80000000

                                0x304 0x6ec 0x000 0x5 0x0 0x80000000

    0x234 0x604 0x000 0x5 0x0 0x80000000
    0x22c 0x5fc 0x000 0x5 0x0 0x80000000
    0x238 0x608 0x000 0x5 0x0 0x80000000
    0x230 0x600 0x000 0x5 0x0 0x80000000
    0x240 0x610 0x000 0x5 0x0 0x80000000
    0x244 0x614 0x000 0x5 0x0 0x80000000
    0x354 0x73c 0x000 0x5 0x0 0x80000000
    0x358 0x740 0x000 0x5 0x0 0x80000000
    0x35c 0x744 0x000 0x5 0x0 0x80000000
    0x050 0x364 0x000 0x5 0x0 0x80000000
    0x04c 0x360 0x000 0x5 0x0 0x80000000
    0x054 0x368 0x000 0x5 0x0 0x80000000
    0x1dc 0x4f0 0x000 0x5 0x0 0x80000000
    0x1e0 0x4f4 0x000 0x5 0x0 0x80000000
    0x1e4 0x4f8 0x000 0x5 0x0 0x80000000
    0x1e8 0x4fc 0x000 0x5 0x0 0x80000000
    0x1ec 0x500 0x000 0x5 0x0 0x80000000
    0x308 0x6f0 0x000 0x5 0x0 0x80000000
    0x30c 0x6f4 0x000 0x5 0x0 0x80000000
    0x318 0x700 0x000 0x5 0x0 0x80000000
    0x0f8 0x40c 0x000 0x5 0x0 0x80000000
    0x0fc 0x410 0x000 0x5 0x0 0x80000000
    0x100 0x414 0x000 0x5 0x0 0x80000000
    0x104 0x418 0x000 0x5 0x0 0x80000000
    0x108 0x41c 0x000 0x5 0x0 0x80000000
    0x110 0x424 0x000 0x5 0x0 0x80000000
    0x118 0x42c 0x000 0x5 0x0 0x80000000
    0x11c 0x430 0x000 0x5 0x0 0x80000000
    0x120 0x434 0x000 0x5 0x0 0x80000000
    0x124 0x438 0x000 0x5 0x0 0x80000000
    0x128 0x43c 0x000 0x5 0x0 0x80000000
    0x12c 0x440 0x000 0x5 0x0 0x80000000
    0x130 0x444 0x000 0x5 0x0 0x80000000
    0x134 0x448 0x000 0x5 0x0 0x80000000
    0x138 0x44c 0x000 0x5 0x0 0x80000000
    0x13c 0x450 0x000 0x5 0x0 0x80000000
    0x14c 0x460 0x000 0x5 0x0 0x80000000
    0x150 0x464 0x000 0x5 0x0 0x80000000
    0x0a0 0x3b4 0x000 0x5 0x0 0x80000000
    0x0a4 0x3b8 0x000 0x5 0x0 0x80000000
    0x0a8 0x3bc 0x000 0x5 0x0 0x80000000
    0x0ac 0x3c0 0x000 0x5 0x0 0x80000000
    0x0cc 0x3e0 0x000 0x5 0x0 0x80000000
    0x0d0 0x3e4 0x000 0x5 0x0 0x80000000
    0x254 0x624 0x000 0x5 0x0 0x80000000
    0x16c 0x480 0x000 0x5 0x0 0x80000000
    0x154 0x468 0x000 0x5 0x0 0x80000000
    0x088 0x39c 0x000 0x5 0x0 0x80000000
    0x25c 0x62c 0x000 0x5 0x0 0x80000000
    0x258 0x628 0x000 0x5 0x0 0x80000000
    0x260 0x630 0x000 0x5 0x0 0x80000000
    0x264 0x634 0x000 0x5 0x0 0x80000000
    0x268 0x638 0x000 0x5 0x0 0x80000000
    0x26c 0x63c 0x000 0x5 0x0 0x80000000
    0x270 0x640 0x000 0x5 0x0 0x80000000
    0x288 0x658 0x000 0x5 0x0 0x80000000
    0x28c 0x65c 0x000 0x5 0x0 0x80000000
    0x290 0x660 0x000 0x5 0x0 0x80000000
    0x294 0x664 0x000 0x5 0x0 0x80000000
    0x298 0x668 0x000 0x5 0x0 0x80000000
    0x29c 0x66c 0x000 0x5 0x0 0x80000000
    0x2a0 0x670 0x000 0x5 0x0 0x80000000
    0x2a4 0x674 0x000 0x5 0x0 0x80000000
    0x2d4 0x6bc 0x000 0x5 0x0 0x80000000
    0x2d8 0x6c0 0x000 0x5 0x0 0x80000000
    0x2dc 0x6c4 0x000 0x5 0x0 0x80000000
    0x2e0 0x6c8 0x000 0x5 0x0 0x80000000
    0x2e4 0x6cc 0x000 0x5 0x0 0x80000000
    0x2e8 0x6d0 0x000 0x5 0x0 0x80000000
    0x2ec 0x6d4 0x000 0x5 0x0 0x80000000
    0x2f0 0x6d8 0x000 0x5 0x0 0x80000000
    0x2a8 0x690 0x000 0x5 0x0 0x80000000
    0x2ac 0x694 0x000 0x5 0x0 0x80000000
    0x158 0x46c 0x000 0x5 0x0 0x80000000
    0x2b0 0x698 0x000 0x5 0x0 0x80000000
    0x2b4 0x69c 0x000 0x5 0x0 0x80000000
    0x24c 0x61c 0x000 0x5 0x0 0x80000000
    0x250 0x620 0x000 0x5 0x0 0x80000000
                        >;
                };


  pinctrl_hog_sm_1: hoggrp-sm {
     fsl,pins = <

    0x258 0x628 0x000 0x5 0x0 0x80000000

    0x1dc 0x4f0 0x000 0x5 0x0 0x80000000
    0x1d8 0x4ec 0x000 0x5 0x0 0x80000000

    0x220 0x5f0 0x000 0x6 0x0 0x80000000
    0x0cc 0x3e0 0x948 0x6 0x0 0x80000000
                                0x2e0 0x6c8 0x000 0x5 0x0 0x80000000

    0x2d8 0x6c0 0x000 0x5 0x0 0x80000000

    0x274 0x644 0x000 0x5 0x0 0x80000000
    0x270 0x640 0x000 0x5 0x0 0x80000000
    0x26c 0x63c 0x000 0x5 0x0 0x80000000
    0x268 0x638 0x000 0x5 0x0 0x80000000
    0x23c 0x60c 0x000 0x5 0x0 0x80000000
    0x238 0x608 0x000 0x5 0x0 0x80000000
    0x2b4 0x69c 0x000 0x5 0x0 0x80000000
    0x2b0 0x698 0x000 0x5 0x0 0x80000000


           0x214 0x5e4 0x000 0x5 0x0 0x80000000

    0x248 0x618 0x000 0x5 0x0 0x80000000


    0x358 0x740 0x000 0x5 0x0 0x80000000
    0x354 0x73c 0x000 0x5 0x0 0x80000000


    0x0fc 0x410 0x000 0x5 0x0 0x80000000

    0x170 0x484 0x000 0x5 0x0 0x80000000
    0x174 0x488 0x000 0x5 0x0 0x80000000
    0x190 0x4a4 0x000 0x5 0x0 0x80000000
    0x194 0x4a8 0x000 0x5 0x0 0x80000000
    0x1b0 0x4c4 0x000 0x5 0x0 0x80000000
    0x1b4 0x4c8 0x000 0x5 0x0 0x80000000


    0x234 0x604 0x000 0x5 0x0 0x80000000
    0x340 0x728 0x000 0x5 0x0 0x80000000
    0x350 0x738 0x000 0x5 0x0 0x80000000
    0x1e0 0x4f4 0x000 0x5 0x0 0x80000000
    0x1e4 0x4f8 0x000 0x5 0x0 0x80000000
    0x1e8 0x4fc 0x000 0x5 0x0 0x80000000
    0x1ec 0x500 0x000 0x5 0x0 0x80000000
    0x1f0 0x504 0x000 0x5 0x0 0x80000000
    0x2fc 0x6e4 0x000 0x5 0x0 0x80000000
    0x300 0x6e8 0x000 0x5 0x0 0x80000000
    0x304 0x6ec 0x000 0x5 0x0 0x80000000
    0x308 0x6f0 0x000 0x5 0x0 0x80000000
    0x30c 0x6f4 0x000 0x5 0x0 0x80000000
    0x310 0x6f8 0x000 0x5 0x0 0x80000000
    0x314 0x6fc 0x000 0x5 0x0 0x80000000
    0x318 0x700 0x000 0x5 0x0 0x80000000
    0x0f8 0x40c 0x000 0x5 0x0 0x80000000
    0x100 0x414 0x000 0x5 0x0 0x80000000
    0x0a8 0x3bc 0x000 0x5 0x0 0x80000000
    0x0ac 0x3c0 0x000 0x5 0x0 0x80000000
    0x0b4 0x3c8 0x000 0x5 0x0 0x80000000
    0x0c8 0x3dc 0x000 0x5 0x0 0x80000000
    0x0d0 0x3e4 0x000 0x5 0x0 0x80000000
    0x208 0x5d8 0x000 0x5 0x0 0x80000000
    0x20c 0x5dc 0x000 0x5 0x0 0x80000000
    0x210 0x5e0 0x000 0x5 0x0 0x80000000
    0x16c 0x480 0x000 0x5 0x0 0x80000000
    0x088 0x39c 0x000 0x5 0x0 0x80000000
    0x258 0x628 0x000 0x5 0x0 0x80000000
    0x25c 0x62c 0x000 0x5 0x0 0x80000000
    0x260 0x630 0x000 0x5 0x0 0x80000000
    0x264 0x634 0x000 0x5 0x0 0x80000000
    0x288 0x658 0x000 0x5 0x0 0x80000000
    0x28c 0x65c 0x000 0x5 0x0 0x80000000
    0x290 0x660 0x000 0x5 0x0 0x80000000
    0x294 0x664 0x000 0x5 0x0 0x80000000
    0x2d4 0x6bc 0x000 0x5 0x0 0x80000000
    0x2dc 0x6c4 0x000 0x5 0x0 0x80000000
    0x2e4 0x6cc 0x000 0x5 0x0 0x80000000
    0x2e8 0x6d0 0x000 0x5 0x0 0x80000000
    0x2ec 0x6d4 0x000 0x5 0x0 0x80000000
    0x2f0 0x6d8 0x000 0x5 0x0 0x80000000
    0x158 0x46c 0x000 0x5 0x0 0x80000000
    0x24c 0x61c 0x000 0x5 0x0 0x80000000
    0x250 0x620 0x000 0x5 0x0 0x80000000
      >;
    };


        };

};
# 13 "arch/arm/boot/dts/imx6q_iwg15.dtsi" 2

/ {
 aliases {
  ipu1 = &ipu2;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   compatible = "arm,cortex-a9";
   device_type = "cpu";
   reg = <0>;
   next-level-cache = <&L2>;
   operating-points = <

    1200000 1275000
    996000 1250000
    852000 1250000
    792000 1175000
    396000 1175000
   >;
   fsl,soc-operating-points = <

    1200000 1275000
    996000 1250000
    852000 1250000
    792000 1175000
    396000 1175000
   >;
   clock-latency = <61036>;
   clocks = <&clks 104>, <&clks 6>, <&clks 16>,
     <&clks 17>, <&clks 170>;
   clock-names = "arm", "pll2_pfd2_396m", "step",
          "pll1_sw", "pll1_sys";
   arm-supply = <&reg_arm>;
   pu-supply = <&reg_pu>;
   soc-supply = <&reg_soc>;
  };

  cpu@1 {
   compatible = "arm,cortex-a9";
   device_type = "cpu";
   reg = <1>;
   next-level-cache = <&L2>;
  };

  cpu@2 {
   compatible = "arm,cortex-a9";
   device_type = "cpu";
   reg = <2>;
   next-level-cache = <&L2>;
  };

  cpu@3 {
   compatible = "arm,cortex-a9";
   device_type = "cpu";
   reg = <3>;
   next-level-cache = <&L2>;
  };
 };

 soc {

  busfreq {
   compatible = "fsl,imx6_busfreq";
   clocks = <&clks 171>, <&clks 6>, <&clks 11>, <&clks 104>, <&clks 172>, <&clks 58>,
    <&clks 18>, <&clks 60>, <&clks 20>, <&clks 3>;
   clock-names = "pll2_bus", "pll2_pfd2_396m", "pll2_198m", "arm", "pll3_usb_otg", "periph",
    "periph_pre", "periph_clk2", "periph_clk2_sel", "osc";
   interrupts = <0 107 0x04>, <0 112 0x4>, <0 113 0x4>, <0 114 0x4>;
   interrupt-names = "irq_busfreq_0", "irq_busfreq_1", "irq_busfreq_2", "irq_busfreq_3";
   fsl,max_ddr_freq = <528000000>;
  };

  gpu: gpu@00130000 {
   compatible = "fsl,imx6q-gpu";
   reg = <0x00130000 0x4000>, <0x00134000 0x4000>,
         <0x02204000 0x4000>, <0x0 0x0>;
   reg-names = "iobase_3d", "iobase_2d",
        "iobase_vg", "phys_baseaddr";
   interrupts = <0 9 0x04>, <0 10 0x04>,<0 11 0x04>;
   interrupt-names = "irq_3d", "irq_2d", "irq_vg";
   clocks = <&clks 26>, <&clks 143>,
     <&clks 27>, <&clks 121>,
     <&clks 122>, <&clks 74>;
   clock-names = "gpu2d_axi_clk", "openvg_axi_clk",
          "gpu3d_axi_clk", "gpu2d_clk",
          "gpu3d_clk", "gpu3d_shader_clk";
   resets = <&src 0>, <&src 3>, <&src 3>;
   reset-names = "gpu3d", "gpu2d", "gpuvg";
   pu-supply = <&reg_pu>;
  };

  ocrams: sram@00900000 {
   compatible = "fsl,lpm-sram";
   reg = <0x00900000 0x4000>;
   clocks = <&clks 142>;
  };

  ocrams_ddr: sram@00904000 {
   compatible = "fsl,ddr-lpm-sram";
   reg = <0x00904000 0x1000>;
   clocks = <&clks 142>;
  };

  ocram: sram@00905000 {
   compatible = "mmio-sram";
   reg = <0x00905000 0x3B000>;
   clocks = <&clks 142>;
  };

  hdmi_core: hdmi_core@00120000 {
   compatible = "fsl,imx6q-hdmi-core";
   reg = <0x00120000 0x9000>;
   clocks = <&clks 124>, <&clks 123>, <&clks 138>;
   clock-names = "hdmi_isfr", "hdmi_iahb", "mipi_core";
   status = "disabled";
  };

  hdmi_video: hdmi_video@020e0000 {
   compatible = "fsl,imx6q-hdmi-video";
   reg = <0x020e0000 0x1000>;
   reg-names = "hdmi_gpr";
   interrupts = <0 115 0x04>;
   clocks = <&clks 124>, <&clks 123>, <&clks 138>;
   clock-names = "hdmi_isfr", "hdmi_iahb", "mipi_core";
   status = "disabled";
  };

  hdmi_audio: hdmi_audio@00120000 {
   compatible = "fsl,imx6q-hdmi-audio";
   clocks = <&clks 124>, <&clks 123>, <&clks 138>;
   clock-names = "hdmi_isfr", "hdmi_iahb", "mipi_core";
   dmas = <&sdma 2 22 0>;
   dma-names = "tx";
   status = "disabled";
  };

  hdmi_cec: hdmi_cec@00120000 {
   compatible = "fsl,imx6q-hdmi-cec";
   interrupts = <0 115 0x04>;
   status = "disabled";
  };


  aips-bus@02000000 {
   spba-bus@02000000 {
    ecspi5: ecspi@02018000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi";
     reg = <0x02018000 0x4000>;
     interrupts = <0 35 0x04>;
     clocks = <&clks 116>, <&clks 116>;
     clock-names = "ipg", "per";
     status = "disabled";
    };
   };

   vpu@02040000 {
    status = "okay";
   };

   iomuxc: iomuxc@020e0000 {
    compatible = "fsl,imx6q-iomuxc";
   };
  };

  aips-bus@02100000 {
   mipi_dsi: mipi@021e0000 {
    compatible = "fsl,imx6q-mipi-dsi";
    reg = <0x021e0000 0x4000>;
    interrupts = <0 102 0x04>;
    gpr = <&gpr>;
    clocks = <&clks 138>, <&clks 204>;
    clock-names = "mipi_pllref_clk", "mipi_cfg_clk";
    status = "disabled";
   };
  };

  sata: sata@02200000 {
   compatible = "fsl,imx6q-ahci";
   reg = <0x02200000 0x4000>;
   interrupts = <0 39 0x04>;
   clocks = <&clks 154>, <&clks 187>, <&clks 105>;
   clock-names = "sata", "sata_ref", "ahb";
   status = "disabled";
  };

  ipu2: ipu@02800000 {
   compatible = "fsl,imx6q-ipu";
   reg = <0x02800000 0x400000>;
   interrupts = <0 8 0x4 0 7 0x4>;
   clocks = <&clks 133>, <&clks 134>, <&clks 137>,
     <&clks 41>, <&clks 42>,
     <&clks 135>, <&clks 136>;
   clock-names = "bus", "di0", "di1",
          "di0_sel", "di1_sel",
          "ldb_di0", "ldb_di1";
   resets = <&src 4>;
   bypass_reset = <0>;
  };
 };
};

&iomuxc {
 ipu2 {
  pinctrl_csi1_1: ipu2-csi1-q7-pico {
   fsl,pins = <
    0x0f0 0x404 0x8b8 0x2 0x1 0x80000000
    0x0ec 0x400 0x8bc 0x2 0x1 0x80000000
    0x0e8 0x3fc 0x8c0 0x2 0x1 0x80000000
    0x0e4 0x3f8 0x8c4 0x2 0x1 0x80000000
    0x0e0 0x3f4 0x8c8 0x2 0x1 0x80000000
    0x0dc 0x3f0 0x8cc 0x2 0x1 0x80000000
    0x0d8 0x3ec 0x8d0 0x2 0x1 0x80000000
    0x0d4 0x3e8 0x8d4 0x2 0x1 0x80000000
    0x0f4 0x408 0x8e0 0x2 0x1 0x80000000
    0x0b0 0x3c4 0x8dc 0x4 0x0 0x80000000
    0x0c8 0x3dc 0x8e4 0x6 0x0 0x80000000
   >;
  };
                pinctrl_csi1_3: ipu2-csi1-mxm {
                        fsl,pins = <
                                0x0f0 0x404 0x8b8 0x2 0x1 0x80000000
                                0x0ec 0x400 0x8bc 0x2 0x1 0x80000000
                                0x0e8 0x3fc 0x8c0 0x2 0x1 0x80000000
                                0x0e4 0x3f8 0x8c4 0x2 0x1 0x80000000
                                0x0e0 0x3f4 0x8c8 0x2 0x1 0x80000000
                                0x0dc 0x3f0 0x8cc 0x2 0x1 0x80000000
                                0x0d8 0x3ec 0x8d0 0x2 0x1 0x80000000
                                0x0d4 0x3e8 0x8d4 0x2 0x1 0x80000000
                                0x0f4 0x408 0x8e0 0x2 0x1 0x80000000
                                0x140 0x454 0x8dc 0x2 0x1 0x80000000
                                0x144 0x458 0x8e4 0x2 0x1 0x80000000
                                0x114 0x428 0x000 0x5 0x0 0x80000000
                        >;
                };
 };
};

&ldb {
 compatible = "fsl,imx6q-ldb", "fsl,imx53-ldb";

 clocks = <&clks 135>, <&clks 136>,
   <&clks 39>, <&clks 40>,
   <&clks 41>, <&clks 42>,
   <&clks 184>, <&clks 185>,
   <&clks 205>, <&clks 206>,
   <&clks 207>, <&clks 208>;
 clock-names = "ldb_di0", "ldb_di1",
        "di0_sel", "di1_sel",
        "di2_sel", "di3_sel",
        "ldb_di0_div_3_5", "ldb_di1_div_3_5",
        "ldb_di0_div_7", "ldb_di1_div_7",
        "ldb_di0_div_sel", "ldb_di1_div_sel";
};
# 15 "arch/arm/boot/dts/imx6qd-iwg15s-pico_ldobypass.dts" 2
# 1 "arch/arm/boot/dts/imx6qdl-iwg15s-pico.dtsi" 1
# 12 "arch/arm/boot/dts/imx6qdl-iwg15s-pico.dtsi"
/ {
 aliases {
  mxcfb0 = &mxcfb1;
  mxcfb1 = &mxcfb2;
  mxcfb2 = &mxcfb3;
  mxcfb3 = &mxcfb4;
 };

 memory {
  reg = <0x10000000 0x40000000>;
 };

 sound-hdmi {
  compatible = "fsl,imx6q-audio-hdmi",
        "fsl,imx-audio-hdmi";
  model = "imx-audio-hdmi";
  hdmi-controller = <&hdmi_audio>;
 };

 sound {
  compatible = "fsl,imx-audio-rt5610","fsl,imx6q";
  model = "imx6_iwg15m-rt5610";
  ssi-controller = <&ssi2>;
  audio-codec = <&codec>;
  audio-routing =
   "MIC_IN", "Mic Jack",
   "Mic Jack", "Mic Bias",
   "Headphone Jack", "HP_OUT";
  mux-int-port = <2>;
  mux-ext-port = <4>;
  hp-det-gpios = <&gpio5 5 1>;
  mic-det-gpios = <&gpio5 7 1>;
 };

 codec: codec {
        compatible = "fsl,audio-rt5610";
        status = "okay";
        };

 mxcfb1: fb@0 {
  compatible = "fsl,mxc_sdc_fb";
  disp_dev = "hdmi";
  interface_pix_fmt = "RGB24";
  mode_str ="1920x1080M@60";
  default_bpp = <24>;
  int_clk = <0>;
  late_init = <0>;
  status = "disabled";
 };

 mxcfb2: fb@1 {
  compatible = "fsl,mxc_sdc_fb";
  disp_dev = "ldb";
  interface_pix_fmt = "RGB666";
  default_bpp = <16>;
  int_clk = <0>;
  late_init = <0>;
  status = "disabled";
 };

 mxcfb3: fb@2 {
  compatible = "fsl,mxc_sdc_fb";
  disp_dev = "ldb";
  interface_pix_fmt = "RGB666";
  default_bpp = <16>;
  int_clk = <0>;
  late_init = <0>;
  status = "disabled";
 };

 mxcfb4: fb@3 {
  compatible = "fsl,mxc_sdc_fb";
  disp_dev = "lcd";
  interface_pix_fmt = "RGB666";
  mode_str ="LCD-WVGA";
  default_bpp = <24>;
  int_clk = <0>;
  late_init = <0>;
  status = "disabled";
 };

 pwm-backlight {
  compatible = "pwm-backlight";
  pwms = <&pwm2 0 5000000>;
  brightness-levels = <
   0 1 2 3 4 5 6 7 8 9
   10 11 12 13 14 15 16 17 18 19
   20 21 22 23 24 25 26 27 28 29
   30 31 32 33 34 35 36 37 38 39
   40 41 42 43 44 45 46 47 48 49
   50 51 52 53 54 55 56 57 58 59
   60 61 62 63 64 65 66 67 68 69
   70 71 72 73 74 75 76 77 78 79
   80 81 82 83 84 85 86 87 88 89
   90 91 92 93 94 95 96 97 98 99
   100
   >;
  default-brightness-level = <50>;
 };

 v4l2_cap_0 {
  compatible = "fsl,imx6q-v4l2-capture";
  ipu_id = <0>;
  csi_id = <0>;
  mclk_source = <0>;
  status = "okay";
 };

 v4l2_cap_1: v4l2_cap_1 {
  compatible = "fsl,imx6q-v4l2-capture";
  ipu_id = <0>;
  csi_id = <1>;
  mclk_source = <0>;
  status = "okay";
 };

 v4l2_out {
  compatible = "fsl,mxc_v4l2_output";
  status = "okay";
 };

 unused_gpios: unused_gpios {
  compatible = "iwave,unused-gpios";
  status = "okay";
 };

 gpio-keys {
  compatible = "gpio-keys";

  power {
   label = "Power Button";
   gpios = <&gpio4 30 1>;
   linux,code = <116>;
   gpio-key,wakeup;

  };
# 156 "arch/arm/boot/dts/imx6qdl-iwg15s-pico.dtsi"
 };

 iwg15_backlight {
  compatible = "iwave,iwg15-backlight";

  backlgt-gpios = <&gpio4 29 1>;
  poweron-gpios = <&gpio2 4 1>;
  status = "okay";
 };

 iwg15_pico_common {
  compatible = "iwave,g15-pico-com";
  reset-gpios = <&gpio1 11 1>;
  status = "okay";
 };

        iwg15_eth_reset {
                compatible = "iwave,g15-pico-eth-reset";
                reset-gpios = <&gpio3 22 1>;
                status = "okay";
        };

 led {
  compatible = "gpio-leds";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_led_2>;
  led-gpios = <&gpio5 12 1
   &gpio5 13 0
   &gpio5 14 1
   &gpio5 15 0 >;
  status = "okay";
 };

 dipsw {
  compatible = "gpio-dip";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_dipsw_2>;
  dip-gpios = <&gpio4 24 0
   &gpio4 25 0
   &gpio4 26 0
   &gpio4 27 0 >;
  status = "okay";
 };

 ramoops_device {
  compatible = "fsl,mxc_ramoops";
  record_size = <524288>;
  console_size = <262144>;
  ftrace_size = <262144>;
  dump_oops = <1>;
  status = "okay";
 };
};

&audmux {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_audmux_1>;
 status = "okay";
};

&ecspi1 {
 fsl,spi-num-chipselects = <1>;
 cs-gpios = <&gpio2 30 0>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_ecspi1_1 &pinctrl_ecspi1_cs_1>;
 status = "okay";

 flash: m25p80@0 {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "st,sst25vf016b";
  spi-max-frequency = <20000000>;
  reg = <0>;
 };
};

&ecspi2 {
 fsl,spi-num-chipselects = <1>;
 cs-gpios = <&gpio5 29 0>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_ecspi2_1 &pinctrl_ecspi2_cs_2>;
 status = "okay";
};

&fec {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_enet_1>;
 phy-mode = "rgmii";
 status = "okay";
};

&gpc {
 fsl,cpu_pupscr_sw2iso = <0xf>;
 fsl,cpu_pupscr_sw = <0xf>;
 fsl,cpu_pdnscr_iso2sw = <0x1>;
 fsl,cpu_pdnscr_iso = <0x1>;
 fsl,ldo-bypass = <1>;
 fsl,wdog-reset = <1>;
};

&hdmi_audio {
 status = "okay";
};

&hdmi_cec {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_hdmi_cec_1>;
 status = "okay";
};

&hdmi_core {
 ipu_id = <0>;
 disp_id = <1>;
 status = "okay";
};

&hdmi_video {
 fsl,phy_reg_vlev = <0x0294>;
 fsl,phy_reg_cksymtx = <0x800d>;
 status = "okay";
};

&mxcfb1 {
        status = "okay";
};

&mxcfb2 {
        status = "okay";
};

&i2c1 {
 clock-frequency = <100000>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_i2c1_1>;
 status = "okay";

 ov7725: ov7725@21 {
  compatible = "ov7725";
  reg = <0x21>;
  pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_csi1_1>;
  clocks = <&clks 201>;
  clock-names = "csi_mclk";
   pwn-gpios = <&gpio4 21 1>;
  csi_id = <1>;
  mclk = <24000000>;
  mclk_source = <0>;
 };


 stmpe811@44 {
  compatible = "st,stmpe811";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x44>;
  interrupts = <23 2>;
  interrupt-parent = <&gpio4>;
  interrupt-controller;
  id = <0>;
  blocks = <0x5>;
  irq-trigger = <0x1>;

  stmpe_touchscreen {
   compatible = "st,stmpe-ts";
   reg = <0>;

   st,adc-freq = <3>;

   st,ave-ctrl = <2>;

   st,fraction-z = <7>;




   st,i-drive = <0>;

   st,mod-12b = <1>;

   st,ref-sel = <0>;

   st,sample-time = <4>;

   st,settling = <3>;

   st,touch-det-delay = <4>;
  };
 };

 ov5640_mipi: ov5640_mipi@3c {
  compatible = "ovti,ov5640_mipi";
  reg = <0x3c>;
  clocks = <&clks 201>;
  clock-names = "csi_mclk";
  csi_id = <0>;
  mclk = <24000000>;
  mclk_source = <0>;
 };

};

&i2c2 {
 clock-frequency = <100000>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_i2c2_1>;
 status = "okay";

 hdmi: edid@50 {
  compatible = "fsl,imx6-hdmi-i2c";
  reg = <0x50>;
 };
};


&ldb {
 status = "okay";

 lvds-channel@1 {
  fsl,data-mapping = "spwg";
  fsl,data-width = <18>;





  crtc = "ipu2-di1";
  status = "disabled";

  display-timings {
   native-mode = <&timing1>;
   timing1: ldb-wvga {
    clock-frequency = <33260000>;
    hactive = <800>;
    vactive = <480>;
    hback-porch = <88>;
    hfront-porch = <40>;
    vback-porch = <33>;
    vfront-porch = <10>;
    hsync-len = <128>;
    vsync-len = <2>;
   };
  };
 };

 lvds-channel@0 {
  fsl,data-mapping = "spwg";
  fsl,data-width = <18>;




  primary;
  crtc = "ipu1-di0";
  status = "okay";

  display-timings {
   native-mode = <&timing0>;
   timing0: ldb-svga {
    clock-frequency = <40000000>;
    hactive = <800>;
    vactive = <600>;
    hback-porch = <8>;
    hfront-porch = <8>;
    vback-porch = <6>;
    vfront-porch = <6>;
    hsync-len = <8>;
    vsync-len = <6>;
   };
  };
 };
};

&mipi_csi {
 status = "okay";
 ipu_id = <0>;
 csi_id = <0>;
 v_channel = <0>;
 lanes = <2>;
};

&pcie {
 wake-up-gpio = <&gpio2 6 0>;
 reset-gpio = <&gpio2 7 0>;
 status = "okay";
};

&pwm2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_pwm2_1>;
 status = "okay";
};

&ssi2 {
 fsl,mode = "ac97-slave";
 status = "okay";
};

&uart1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart1_1>;
 fsl,uart-has-rtscts;
 status = "okay";
};

&uart2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart2_1>;
 status = "okay";
};

&uart3 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart3_2>;
 status = "disabled";
};

&uart4 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart4_1>;
 status = "disabled";
};

&usbh1 {
 status = "okay";
};

&usbotg {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_usbotg_1>;
 disable-over-current;
 status = "okay";
};

&usdhc1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_usdhc1_1>;
 bus-width = <8>;
 cd-gpios = <&gpio7 0 0>;
 wp-gpios = <&gpio6 11 0>;
 no-1-8-v;
 keep-power-in-suspend;
 enable-sdio-wakeup;
 status = "okay";
};

&usdhc3 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_usdhc3_1>;
 cd-gpios = <&gpio7 1 0>;
 no-1-8-v;
 keep-power-in-suspend;
 enable-sdio-wakeup;
 status = "okay";
};

&usdhc4 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_usdhc4_1>;
 bus-width = <8>;
 non-removable;
 no-1-8-v;
 keep-power-in-suspend;
 status = "okay";
};

&flexcan1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_flexcan1_1>;
 trx-en-gpio = <&gpio5 6 1>;
 status = "okay";
};

&flexcan2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_flexcan2_1>;
 status = "okay";
};
# 16 "arch/arm/boot/dts/imx6qd-iwg15s-pico_ldobypass.dts" 2

/ {
 model = "iWave RainboW-G15S-PICO Board with PMIC based on Freescale i.MX6 Quad/Dual";
 compatible = "iw,qd_iwg15s_pico", "fsl,imx6q";
};

&mxcfb3 {
 status = "okay";
};

&sata {
 status = "okay";
};

&v4l2_cap_1 {
        ipu_id = <1>;
};

&iomuxc {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_hog_pico_1>;
};

&unused_gpios {
 gpios = <&gpio1 2 0 &gpio1 3 0 &gpio1 4 0 &gpio1 5 0
  &gpio1 6 0 &gpio1 8 0 &gpio1 9 0 &gpio1 10 0
  &gpio1 25 0 &gpio1 26 0 &gpio1 27 0 &gpio1 28 0
  &gpio1 29 0 &gpio1 30 0 &gpio2 4 0 &gpio2 23 0
  &gpio2 24 0 &gpio2 25 0 &gpio2 26 0 &gpio2 27 0
  &gpio2 28 0 &gpio2 29 0 &gpio3 0 0 &gpio3 1 0
  &gpio3 2 0 &gpio3 3 0 &gpio3 4 0 &gpio3 5 0
  &gpio3 6 0 &gpio3 7 0 &gpio3 8 0 &gpio3 9 0
  &gpio3 10 0 &gpio3 11 0 &gpio3 12 0 &gpio3 13 0
  &gpio3 14 0 &gpio3 15 0 &gpio3 23 0
  &gpio3 24 0 &gpio3 25 0 &gpio3 30 0 &gpio3 31 0
  &gpio4 5 0 &gpio4 6 0 &gpio4 7 0 &gpio4 8 0
  &gpio4 9 0 &gpio4 10 0 &gpio4 16 0 &gpio4 17 0
  &gpio4 18 0 &gpio4 19 0 &gpio4 20 0 &gpio4 22 0

  &gpio4 28 0 &gpio4 31 0
  &gpio5 0 0 &gpio5 8 0 &gpio5 9 0 &gpio5 10 0
  &gpio5 11 0 &gpio5 16 0 &gpio5 17 0 &gpio5 18 0
  &gpio5 19 0 &gpio5 20 0 &gpio5 21 0 &gpio5 22 0
  &gpio5 23 0 &gpio5 24 0 &gpio5 25 0 &gpio5 26 0
  &gpio5 27 0 &gpio5 28 0 &gpio5 29 0 &gpio5 30 0
  &gpio5 31 0 &gpio6 0 0 &gpio6 1 0 &gpio6 2 0
  &gpio6 3 0 &gpio6 4 0 &gpio6 5 0 &gpio6 7 0
  &gpio6 9 0 &gpio6 10 0 &gpio6 14 0 &gpio6 15 0
  &gpio6 16 0 &gpio6 31 0 &gpio7 8 0 &gpio7 11 0
  &gpio7 12 0>;
};

&cpu0 {
        arm-supply = <&sw1a_reg>;
        soc-supply = <&sw1c_reg>;
        pu-supply = <&pu_dummy>;
};

&pu_dummy {
 status = "okay";
};

&gpu {
        pu-supply = <&pu_dummy>;
};

&gpc {
        pu-supply = <&pu_dummy>;
};

&vpu {
        pu-supply = <&pu_dummy>;
};

&i2c2 {
 pmic: pfuze100@08 {
  compatible = "fsl,pfuze100";
  reg = <0x08>;

  regulators {
   sw1a_reg: sw1ab {
    regulator-min-microvolt = <300000>;
    regulator-max-microvolt = <1875000>;
    regulator-boot-on;
    regulator-always-on;
    regulator-ramp-delay = <6250>;
   };

   sw1c_reg: sw1c {
    regulator-min-microvolt = <300000>;
    regulator-max-microvolt = <1875000>;
    regulator-boot-on;
    regulator-always-on;
    regulator-ramp-delay = <6250>;
   };

   sw2_reg: sw2 {
    regulator-min-microvolt = <800000>;
    regulator-max-microvolt = <3300000>;
    regulator-boot-on;
    regulator-always-on;
   };

   sw3a_reg: sw3a {
    regulator-min-microvolt = <400000>;
    regulator-max-microvolt = <1975000>;
    regulator-boot-on;
    regulator-always-on;
   };

   sw3b_reg: sw3b {
    regulator-min-microvolt = <400000>;
    regulator-max-microvolt = <1975000>;
    regulator-boot-on;
    regulator-always-on;
   };

   sw4_reg: sw4 {
    regulator-min-microvolt = <800000>;
    regulator-max-microvolt = <3300000>;
   };

   snvs_reg: vsnvs {
    regulator-min-microvolt = <1000000>;
    regulator-max-microvolt = <3000000>;
    regulator-boot-on;
    regulator-always-on;
   };

   vref_reg: vrefddr {
    regulator-boot-on;
    regulator-always-on;
   };

   vgen2_reg: vgen2 {
    regulator-min-microvolt = <800000>;
    regulator-max-microvolt = <1550000>;
    regulator-boot-on;
    regulator-always-on;
   };

   vgen3_reg: vgen3 {
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <3300000>;
    regulator-boot-on;
    regulator-always-on;
   };

   vgen4_reg: vgen4 {
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <3300000>;
    regulator-always-on;
   };

   vgen5_reg: vgen5 {
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <3300000>;
    regulator-always-on;
   };

  };
 };
};
