start_gui
open_project C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/edoar/Documents/GitHub/RL_PROJECT_2023/rl_project_2023' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1112.605 ; gain = 278.008
update_compile_order -fileset sources_1
launch_simulation -simset [get_filesets sim_6 ]
Command: launch_simulation  -simset sim_6
INFO: [Vivado 12-12493] Simulation top is 'project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_6/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_6'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_6'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_6'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_6/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Desktop/Reti Logiche/address_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'address_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/output_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'output_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_demux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_demux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_sreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_sreg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_6/imports/tbset_new/tb_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_6/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture two_bit_demux_arch of entity xil_defaultlib.two_bit_demux [two_bit_demux_default]
Compiling architecture two_bit_sreg_arch of entity xil_defaultlib.two_bit_sreg [two_bit_sreg_default]
Compiling architecture address_register_arch of entity xil_defaultlib.address_register [address_register_default]
Compiling architecture output_register_arch of entity xil_defaultlib.output_register [output_register_default]
Compiling architecture fsm_arch of entity xil_defaultlib.fsm [fsm_default]
Compiling architecture project_reti_logiche_arch of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_6/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_6:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1162.543 ; gain = 33.527
run all
Failure: Simulation Ended! TEST PASSATO (EXAMPLE)
Time: 33900 ns  Iteration: 0  Process: /project_tb/testRoutine  File: C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_6/imports/tbset_new/tb_1.vhd
$finish called at time : 33900 ns : File "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_6/imports/tbset_new/tb_1.vhd" Line 382
create_fileset -simset sim_d1
set_property SOURCE_SET sources_1 [get_filesets sim_d1]
import_files -fileset sim_d1 -norecurse C:/Users/edoar/Documents/GitHub/RL_PROJECT_2023/Testbench/tb1_empty_address.vhd
update_compile_order -fileset sim_d1
create_fileset -simset sim_d2
set_property SOURCE_SET sources_1 [get_filesets sim_d2]
import_files -fileset sim_d2 -norecurse C:/Users/edoar/Documents/GitHub/RL_PROJECT_2023/Testbench/tb2_full_address.vhd
create_fileset -simset sim_d3
set_property SOURCE_SET sources_1 [get_filesets sim_d3]
import_files -fileset sim_d3 -norecurse C:/Users/edoar/Documents/GitHub/RL_PROJECT_2023/Testbench/tb3_all_outs.vhd
update_compile_order -fileset sim_d1
create_fileset -simset d4
set_property SOURCE_SET sources_1 [get_filesets d4]
import_files -fileset d4 -norecurse C:/Users/edoar/Documents/GitHub/RL_PROJECT_2023/Testbench/tb4_all_outs_with_overwrite.vhd
update_compile_order -fileset d4
update_compile_order -fileset d4
create_fileset -simset sim_d5
set_property SOURCE_SET sources_1 [get_filesets sim_d5]
import_files -fileset sim_d5 -norecurse C:/Users/edoar/Documents/GitHub/RL_PROJECT_2023/Testbench/tb5_reset_start_1.vhd
update_compile_order -fileset sim_d5
create_fileset -simset d6
update_compile_order -fileset sim_d5
set_property SOURCE_SET sources_1 [get_filesets d6]
import_files -fileset d6 -norecurse C:/Users/edoar/Documents/GitHub/RL_PROJECT_2023/Testbench/tb6_reset_ask_mem.vhd
create_fileset -simset d7
set_property SOURCE_SET sources_1 [get_filesets d7]
import_files -fileset d7 -norecurse C:/Users/edoar/Documents/GitHub/RL_PROJECT_2023/Testbench/tb7_reset_read_mem.vhd
create_fileset -simset d8
set_property SOURCE_SET sources_1 [get_filesets d8]
import_files -fileset d8 -norecurse C:/Users/edoar/Documents/GitHub/RL_PROJECT_2023/Testbench/tb8_save_out.vhd
create_fileset -simset ddd9
set_property SOURCE_SET sources_1 [get_filesets ddd9]
import_files -fileset ddd9 -norecurse C:/Users/edoar/Documents/GitHub/RL_PROJECT_2023/Testbench/tb9_show_out.vhd
create_fileset -simset 10
set_property SOURCE_SET sources_1 [get_filesets 10]
import_files -fileset 10 -norecurse C:/Users/edoar/Documents/GitHub/RL_PROJECT_2023/Testbench/tb10_complete_long.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets 10 ]
Command: launch_simulation  -simset 10
INFO: [Vivado 12-12493] Simulation top is 'tb10_complete_long'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/10/behav/xsim'
INFO: [SIM-utils-51] Simulation object is '10'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb10_complete_long' in fileset '10'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from '10'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/10/behav/xsim'
"xvhdl --incr --relax -prj tb10_complete_long_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Desktop/Reti Logiche/address_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'address_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/output_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'output_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_demux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_demux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_sreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_sreg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/10/imports/Testbench/tb10_complete_long.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb10_complete_long'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/10/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb10_complete_long_behav xil_defaultlib.tb10_complete_long -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb10_complete_long_behav xil_defaultlib.tb10_complete_long -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture two_bit_demux_arch of entity xil_defaultlib.two_bit_demux [two_bit_demux_default]
Compiling architecture two_bit_sreg_arch of entity xil_defaultlib.two_bit_sreg [two_bit_sreg_default]
Compiling architecture address_register_arch of entity xil_defaultlib.address_register [address_register_default]
Compiling architecture output_register_arch of entity xil_defaultlib.output_register [output_register_default]
Compiling architecture fsm_arch of entity xil_defaultlib.fsm [fsm_default]
Compiling architecture project_reti_logiche_arch of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture tb10_arch of entity xil_defaultlib.tb10_complete_long
Built simulation snapshot tb10_complete_long_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/10/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb10_complete_long_behav -key {Behavioral:10:Functional:tb10_complete_long} -tclbatch {tb10_complete_long.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb10_complete_long.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb10_complete_long/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb10_complete_long_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1183.973 ; gain = 0.000
run all
Failure: Simulation Ended! TEST PASSATO 
Time: 35200 ns  Iteration: 0  Process: /tb10_complete_long/testRoutine  File: C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/10/imports/Testbench/tb10_complete_long.vhd
$finish called at time : 35200 ns : File "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/10/imports/Testbench/tb10_complete_long.vhd" Line 356
launch_simulation -simset [get_filesets ddd9 ]
Command: launch_simulation  -simset ddd9
INFO: [Vivado 12-12493] Simulation top is 'tb9_show_out'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/ddd9/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'ddd9'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb9_show_out' in fileset 'ddd9'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'ddd9'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/ddd9/behav/xsim'
"xvhdl --incr --relax -prj tb9_show_out_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Desktop/Reti Logiche/address_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'address_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/output_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'output_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_demux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_demux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_sreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_sreg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/ddd9/imports/Testbench/tb9_show_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb9_show_out'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/ddd9/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb9_show_out_behav xil_defaultlib.tb9_show_out -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb9_show_out_behav xil_defaultlib.tb9_show_out -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture two_bit_demux_arch of entity xil_defaultlib.two_bit_demux [two_bit_demux_default]
Compiling architecture two_bit_sreg_arch of entity xil_defaultlib.two_bit_sreg [two_bit_sreg_default]
Compiling architecture address_register_arch of entity xil_defaultlib.address_register [address_register_default]
Compiling architecture output_register_arch of entity xil_defaultlib.output_register [output_register_default]
Compiling architecture fsm_arch of entity xil_defaultlib.fsm [fsm_default]
Compiling architecture project_reti_logiche_arch of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture tb9_arch of entity xil_defaultlib.tb9_show_out
Built simulation snapshot tb9_show_out_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/ddd9/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb9_show_out_behav -key {Behavioral:ddd9:Functional:tb9_show_out} -tclbatch {tb9_show_out.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb9_show_out.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb9_show_out/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb9_show_out_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1198.410 ; gain = 14.438
run all
Failure: Simulation Ended! TEST PASSATO (EXAMPLE)
Time: 2400 ns  Iteration: 0  Process: /tb9_show_out/testRoutine  File: C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/ddd9/imports/Testbench/tb9_show_out.vhd
$finish called at time : 2400 ns : File "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/ddd9/imports/Testbench/tb9_show_out.vhd" Line 192
launch_simulation -simset [get_filesets d8 ]
Command: launch_simulation  -simset d8
INFO: [Vivado 12-12493] Simulation top is 'tb8_save_out'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/d8/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'd8'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb8_save_out' in fileset 'd8'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'd8'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/d8/behav/xsim'
"xvhdl --incr --relax -prj tb8_save_out_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Desktop/Reti Logiche/address_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'address_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/output_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'output_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_demux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_demux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_sreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_sreg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/d8/imports/Testbench/tb8_save_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb8_save_out'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/d8/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb8_save_out_behav xil_defaultlib.tb8_save_out -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb8_save_out_behav xil_defaultlib.tb8_save_out -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture two_bit_demux_arch of entity xil_defaultlib.two_bit_demux [two_bit_demux_default]
Compiling architecture two_bit_sreg_arch of entity xil_defaultlib.two_bit_sreg [two_bit_sreg_default]
Compiling architecture address_register_arch of entity xil_defaultlib.address_register [address_register_default]
Compiling architecture output_register_arch of entity xil_defaultlib.output_register [output_register_default]
Compiling architecture fsm_arch of entity xil_defaultlib.fsm [fsm_default]
Compiling architecture project_reti_logiche_arch of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture tb8_arch of entity xil_defaultlib.tb8_save_out
Built simulation snapshot tb8_save_out_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/d8/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb8_save_out_behav -key {Behavioral:d8:Functional:tb8_save_out} -tclbatch {tb8_save_out.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb8_save_out.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb8_save_out/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb8_save_out_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1209.062 ; gain = 10.652
run all
Failure: Simulation Ended! TEST PASSATO (EXAMPLE)
Time: 2300 ns  Iteration: 0  Process: /tb8_save_out/testRoutine  File: C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/d8/imports/Testbench/tb8_save_out.vhd
$finish called at time : 2300 ns : File "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/d8/imports/Testbench/tb8_save_out.vhd" Line 193
launch_simulation -simset [get_filesets d7 ]
Command: launch_simulation  -simset d7
INFO: [Vivado 12-12493] Simulation top is 'tb7_reset_read_mem'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/d7/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'd7'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb7_reset_read_mem' in fileset 'd7'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'd7'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/d7/behav/xsim'
"xvhdl --incr --relax -prj tb7_reset_read_mem_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Desktop/Reti Logiche/address_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'address_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/output_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'output_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_demux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_demux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_sreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_sreg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/d7/imports/Testbench/tb7_reset_read_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb7_reset_read_mem'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/d7/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb7_reset_read_mem_behav xil_defaultlib.tb7_reset_read_mem -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb7_reset_read_mem_behav xil_defaultlib.tb7_reset_read_mem -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture two_bit_demux_arch of entity xil_defaultlib.two_bit_demux [two_bit_demux_default]
Compiling architecture two_bit_sreg_arch of entity xil_defaultlib.two_bit_sreg [two_bit_sreg_default]
Compiling architecture address_register_arch of entity xil_defaultlib.address_register [address_register_default]
Compiling architecture output_register_arch of entity xil_defaultlib.output_register [output_register_default]
Compiling architecture fsm_arch of entity xil_defaultlib.fsm [fsm_default]
Compiling architecture project_reti_logiche_arch of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture tb7_arch of entity xil_defaultlib.tb7_reset_read_mem
Built simulation snapshot tb7_reset_read_mem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/d7/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb7_reset_read_mem_behav -key {Behavioral:d7:Functional:tb7_reset_read_mem} -tclbatch {tb7_reset_read_mem.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb7_reset_read_mem.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb7_reset_read_mem/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb7_reset_read_mem_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1219.203 ; gain = 10.141
run all
Failure: Simulation Ended! TEST PASSATO (EXAMPLE)
Time: 2300 ns  Iteration: 0  Process: /tb7_reset_read_mem/testRoutine  File: C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/d7/imports/Testbench/tb7_reset_read_mem.vhd
$finish called at time : 2300 ns : File "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/d7/imports/Testbench/tb7_reset_read_mem.vhd" Line 191
launch_simulation -simset [get_filesets d6 ]
Command: launch_simulation  -simset d6
INFO: [Vivado 12-12493] Simulation top is 'tb6_reset_ask_mem'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/d6/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'd6'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb6_reset_ask_mem' in fileset 'd6'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'd6'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/d6/behav/xsim'
"xvhdl --incr --relax -prj tb6_reset_ask_mem_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Desktop/Reti Logiche/address_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'address_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/output_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'output_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_demux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_demux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_sreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_sreg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/d6/imports/Testbench/tb6_reset_ask_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb6_reset_ask_mem'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/d6/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb6_reset_ask_mem_behav xil_defaultlib.tb6_reset_ask_mem -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb6_reset_ask_mem_behav xil_defaultlib.tb6_reset_ask_mem -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture two_bit_demux_arch of entity xil_defaultlib.two_bit_demux [two_bit_demux_default]
Compiling architecture two_bit_sreg_arch of entity xil_defaultlib.two_bit_sreg [two_bit_sreg_default]
Compiling architecture address_register_arch of entity xil_defaultlib.address_register [address_register_default]
Compiling architecture output_register_arch of entity xil_defaultlib.output_register [output_register_default]
Compiling architecture fsm_arch of entity xil_defaultlib.fsm [fsm_default]
Compiling architecture project_reti_logiche_arch of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture tb6_arch of entity xil_defaultlib.tb6_reset_ask_mem
Built simulation snapshot tb6_reset_ask_mem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/d6/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb6_reset_ask_mem_behav -key {Behavioral:d6:Functional:tb6_reset_ask_mem} -tclbatch {tb6_reset_ask_mem.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb6_reset_ask_mem.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb6_reset_ask_mem/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb6_reset_ask_mem_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1236.520 ; gain = 17.316
run all
Failure: Simulation Ended! TEST PASSATO (EXAMPLE)
Time: 2300 ns  Iteration: 0  Process: /tb6_reset_ask_mem/testRoutine  File: C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/d6/imports/Testbench/tb6_reset_ask_mem.vhd
$finish called at time : 2300 ns : File "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/d6/imports/Testbench/tb6_reset_ask_mem.vhd" Line 191
launch_simulation -simset [get_filesets sim_d5 ]
Command: launch_simulation  -simset sim_d5
INFO: [Vivado 12-12493] Simulation top is 'tb5_reset_start_1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_d5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_d5'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb5_reset_start_1' in fileset 'sim_d5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_d5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_d5/behav/xsim'
"xvhdl --incr --relax -prj tb5_reset_start_1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Desktop/Reti Logiche/address_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'address_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/output_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'output_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_demux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_demux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_sreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_sreg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_d5/imports/Testbench/tb5_reset_start_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb5_reset_start_1'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_d5/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb5_reset_start_1_behav xil_defaultlib.tb5_reset_start_1 -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb5_reset_start_1_behav xil_defaultlib.tb5_reset_start_1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture two_bit_demux_arch of entity xil_defaultlib.two_bit_demux [two_bit_demux_default]
Compiling architecture two_bit_sreg_arch of entity xil_defaultlib.two_bit_sreg [two_bit_sreg_default]
Compiling architecture address_register_arch of entity xil_defaultlib.address_register [address_register_default]
Compiling architecture output_register_arch of entity xil_defaultlib.output_register [output_register_default]
Compiling architecture fsm_arch of entity xil_defaultlib.fsm [fsm_default]
Compiling architecture project_reti_logiche_arch of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture tb5_arch of entity xil_defaultlib.tb5_reset_start_1
Built simulation snapshot tb5_reset_start_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_d5/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb5_reset_start_1_behav -key {Behavioral:sim_d5:Functional:tb5_reset_start_1} -tclbatch {tb5_reset_start_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb5_reset_start_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb5_reset_start_1/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb5_reset_start_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1249.938 ; gain = 8.828
run all
Failure: Simulation Ended! TEST PASSATO (EXAMPLE)
Time: 1900 ns  Iteration: 0  Process: /tb5_reset_start_1/testRoutine  File: C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_d5/imports/Testbench/tb5_reset_start_1.vhd
$finish called at time : 1900 ns : File "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_d5/imports/Testbench/tb5_reset_start_1.vhd" Line 184
launch_simulation -simset [get_filesets d4 ] -mode post-synthesis -type functional
Command: launch_simulation  -simset d4 -mode post-synthesis -type functional
INFO: [Vivado 12-12493] Simulation top is 'tb4_all_outs_with_overwrite'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/d4/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'd4'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg484-1
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1661.383 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/constrs_1/new/clock.xdc]
Finished Parsing XDC File [C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/constrs_1/new/clock.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1784.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1905.328 ; gain = 655.391
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/d4/synth/func/xsim/tb4_all_outs_with_overwrite_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/d4/synth/func/xsim/tb4_all_outs_with_overwrite_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'tb4_all_outs_with_overwrite' in fileset 'd4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/d4/synth/func/xsim'
"xvhdl --incr --relax -prj tb4_all_outs_with_overwrite_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/d4/synth/func/xsim/tb4_all_outs_with_overwrite_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'address_register'
INFO: [VRFC 10-3107] analyzing entity 'fsm'
INFO: [VRFC 10-3107] analyzing entity 'output_register'
INFO: [VRFC 10-3107] analyzing entity 'output_register_0'
INFO: [VRFC 10-3107] analyzing entity 'output_register_1'
INFO: [VRFC 10-3107] analyzing entity 'output_register_2'
INFO: [VRFC 10-3107] analyzing entity 'two_bit_demux'
INFO: [VRFC 10-3107] analyzing entity 'two_bit_sreg'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/d4/imports/Testbench/tb4_all_outs_with_overwrite.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb4_all_outs_with_overwrite'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/d4/synth/func/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb4_all_outs_with_overwrite_func_synth xil_defaultlib.tb4_all_outs_with_overwrite -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb4_all_outs_with_overwrite_func_synth xil_defaultlib.tb4_all_outs_with_overwrite -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture structure of entity xil_defaultlib.address_register [address_register_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture structure of entity xil_defaultlib.two_bit_demux [two_bit_demux_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101000101000101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000100010101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000011111")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000000000000")(0...]
Compiling architecture fdpe_v of entity unisim.FDPE [\FDPE(init='0')\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001011...]
Compiling architecture structure of entity xil_defaultlib.fsm [fsm_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,4)(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111101111...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.two_bit_sreg [two_bit_sreg_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000000000000000...]
Compiling architecture structure of entity xil_defaultlib.output_register [output_register_default]
Compiling architecture structure of entity xil_defaultlib.output_register_0 [output_register_0_default]
Compiling architecture structure of entity xil_defaultlib.output_register_1 [output_register_1_default]
Compiling architecture structure of entity xil_defaultlib.output_register_2 [output_register_2_default]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture tb4_arch of entity xil_defaultlib.tb4_all_outs_with_overwrite
Built simulation snapshot tb4_all_outs_with_overwrite_func_synth
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2226.980 ; gain = 292.395
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/d4/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb4_all_outs_with_overwrite_func_synth -key {Post-Synthesis:d4:Functional:tb4_all_outs_with_overwrite} -tclbatch {tb4_all_outs_with_overwrite.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb4_all_outs_with_overwrite.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb4_all_outs_with_overwrite/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb4_all_outs_with_overwrite_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 2418.574 ; gain = 1168.637
run all
Failure: TEST FALLITO (Z0 ---) found 1
Time: 7800100 ps  Iteration: 0  Process: /tb4_all_outs_with_overwrite/testRoutine  File: C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/d4/imports/Testbench/tb4_all_outs_with_overwrite.vhd
$finish called at time : 7800100 ps : File "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/d4/imports/Testbench/tb4_all_outs_with_overwrite.vhd" Line 204
launch_simulation -simset [get_filesets d4 ]
Command: launch_simulation  -simset d4
INFO: [Vivado 12-12493] Simulation top is 'tb4_all_outs_with_overwrite'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/d4/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'd4'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb4_all_outs_with_overwrite' in fileset 'd4'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'd4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/d4/behav/xsim'
"xvhdl --incr --relax -prj tb4_all_outs_with_overwrite_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Desktop/Reti Logiche/address_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'address_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/output_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'output_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_demux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_demux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_sreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_sreg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/d4/imports/Testbench/tb4_all_outs_with_overwrite.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb4_all_outs_with_overwrite'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/d4/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb4_all_outs_with_overwrite_behav xil_defaultlib.tb4_all_outs_with_overwrite -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb4_all_outs_with_overwrite_behav xil_defaultlib.tb4_all_outs_with_overwrite -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture two_bit_demux_arch of entity xil_defaultlib.two_bit_demux [two_bit_demux_default]
Compiling architecture two_bit_sreg_arch of entity xil_defaultlib.two_bit_sreg [two_bit_sreg_default]
Compiling architecture address_register_arch of entity xil_defaultlib.address_register [address_register_default]
Compiling architecture output_register_arch of entity xil_defaultlib.output_register [output_register_default]
Compiling architecture fsm_arch of entity xil_defaultlib.fsm [fsm_default]
Compiling architecture project_reti_logiche_arch of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture tb4_arch of entity xil_defaultlib.tb4_all_outs_with_overwrite
Built simulation snapshot tb4_all_outs_with_overwrite_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/d4/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb4_all_outs_with_overwrite_behav -key {Behavioral:d4:Functional:tb4_all_outs_with_overwrite} -tclbatch {tb4_all_outs_with_overwrite.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb4_all_outs_with_overwrite.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb4_all_outs_with_overwrite/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb4_all_outs_with_overwrite_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2437.594 ; gain = 19.020
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
Failure: Simulation Ended! TEST PASSATO (EXAMPLE)
Time: 11200 ns  Iteration: 0  Process: /tb4_all_outs_with_overwrite/testRoutine  File: C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/d4/imports/Testbench/tb4_all_outs_with_overwrite.vhd
$finish called at time : 11200 ns : File "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/d4/imports/Testbench/tb4_all_outs_with_overwrite.vhd" Line 292
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets d4 ]
Command: launch_simulation  -simset d4
INFO: [Vivado 12-12493] Simulation top is 'tb4_all_outs_with_overwrite'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/d4/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'd4'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb4_all_outs_with_overwrite' in fileset 'd4'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'd4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/d4/behav/xsim'
"xvhdl --incr --relax -prj tb4_all_outs_with_overwrite_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/d4/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb4_all_outs_with_overwrite_behav xil_defaultlib.tb4_all_outs_with_overwrite -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb4_all_outs_with_overwrite_behav xil_defaultlib.tb4_all_outs_with_overwrite -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/d4/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb4_all_outs_with_overwrite_behav -key {Behavioral:d4:Functional:tb4_all_outs_with_overwrite} -tclbatch {tb4_all_outs_with_overwrite.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb4_all_outs_with_overwrite.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb4_all_outs_with_overwrite/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb4_all_outs_with_overwrite_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2443.605 ; gain = 6.012
run all
Failure: Simulation Ended! TEST PASSATO (EXAMPLE)
Time: 11200 ns  Iteration: 0  Process: /tb4_all_outs_with_overwrite/testRoutine  File: C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/d4/imports/Testbench/tb4_all_outs_with_overwrite.vhd
$finish called at time : 11200 ns : File "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/d4/imports/Testbench/tb4_all_outs_with_overwrite.vhd" Line 292
current_sim simulation_8
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets d4 ] -mode post-synthesis -type functional
Command: launch_simulation  -simset d4 -mode post-synthesis -type functional
INFO: [Vivado 12-12493] Simulation top is 'tb4_all_outs_with_overwrite'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: Impossibile accedere al file. Il file  utilizzato da un altro processo: "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/d4/synth/func/xsim/simulate.log"
current_sim simulation_3
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Failure: Simulation Ended! TEST PASSATO (EXAMPLE)
Time: 11200 ns  Iteration: 0  Process: /tb4_all_outs_with_overwrite/testRoutine  File: C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/d4/imports/Testbench/tb4_all_outs_with_overwrite.vhd
$finish called at time : 11200 ns : File "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/d4/imports/Testbench/tb4_all_outs_with_overwrite.vhd" Line 292
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Failure: Simulation Ended! TEST PASSATO (EXAMPLE)
Time: 11200 ns  Iteration: 0  Process: /tb4_all_outs_with_overwrite/testRoutine  File: C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/d4/imports/Testbench/tb4_all_outs_with_overwrite.vhd
$finish called at time : 11200 ns : File "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/d4/imports/Testbench/tb4_all_outs_with_overwrite.vhd" Line 292
launch_simulation -simset [get_filesets sim_d3 ]
Command: launch_simulation  -simset sim_d3
INFO: [Vivado 12-12493] Simulation top is 'tb3_all_outs'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_d3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_d3'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb3_all_outs' in fileset 'sim_d3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_d3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_d3/behav/xsim'
"xvhdl --incr --relax -prj tb3_all_outs_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Desktop/Reti Logiche/address_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'address_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/output_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'output_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_demux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_demux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_sreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_sreg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_d3/imports/Testbench/tb3_all_outs.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb3_all_outs'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_d3/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb3_all_outs_behav xil_defaultlib.tb3_all_outs -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb3_all_outs_behav xil_defaultlib.tb3_all_outs -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture two_bit_demux_arch of entity xil_defaultlib.two_bit_demux [two_bit_demux_default]
Compiling architecture two_bit_sreg_arch of entity xil_defaultlib.two_bit_sreg [two_bit_sreg_default]
Compiling architecture address_register_arch of entity xil_defaultlib.address_register [address_register_default]
Compiling architecture output_register_arch of entity xil_defaultlib.output_register [output_register_default]
Compiling architecture fsm_arch of entity xil_defaultlib.fsm [fsm_default]
Compiling architecture project_reti_logiche_arch of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture tb3_arch of entity xil_defaultlib.tb3_all_outs
Built simulation snapshot tb3_all_outs_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_d3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb3_all_outs_behav -key {Behavioral:sim_d3:Functional:tb3_all_outs} -tclbatch {tb3_all_outs.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb3_all_outs.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb3_all_outs/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb3_all_outs_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2443.605 ; gain = 0.000
run all
Failure: Simulation Ended! TEST PASSATO (EXAMPLE)
Time: 6700 ns  Iteration: 0  Process: /tb3_all_outs/testRoutine  File: C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_d3/imports/Testbench/tb3_all_outs.vhd
$finish called at time : 6700 ns : File "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_d3/imports/Testbench/tb3_all_outs.vhd" Line 222
launch_simulation -simset [get_filesets sim_d2 ]
Command: launch_simulation  -simset sim_d2
INFO: [Vivado 12-12493] Simulation top is 'tb2_full_address'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_d2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_d2'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb2_full_address' in fileset 'sim_d2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_d2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_d2/behav/xsim'
"xvhdl --incr --relax -prj tb2_full_address_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Desktop/Reti Logiche/address_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'address_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/output_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'output_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_demux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_demux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_sreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_sreg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_d2/imports/Testbench/tb2_full_address.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb2_full_address'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_d2/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb2_full_address_behav xil_defaultlib.tb2_full_address -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb2_full_address_behav xil_defaultlib.tb2_full_address -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture two_bit_demux_arch of entity xil_defaultlib.two_bit_demux [two_bit_demux_default]
Compiling architecture two_bit_sreg_arch of entity xil_defaultlib.two_bit_sreg [two_bit_sreg_default]
Compiling architecture address_register_arch of entity xil_defaultlib.address_register [address_register_default]
Compiling architecture output_register_arch of entity xil_defaultlib.output_register [output_register_default]
Compiling architecture fsm_arch of entity xil_defaultlib.fsm [fsm_default]
Compiling architecture project_reti_logiche_arch of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture tb2_arch of entity xil_defaultlib.tb2_full_address
Built simulation snapshot tb2_full_address_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_d2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb2_full_address_behav -key {Behavioral:sim_d2:Functional:tb2_full_address} -tclbatch {tb2_full_address.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb2_full_address.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb2_full_address/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb2_full_address_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2443.605 ; gain = 0.000
run all
Failure: Simulation Ended! TEST PASSATO (EXAMPLE)
Time: 4 us  Iteration: 0  Process: /tb2_full_address/testRoutine  File: C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_d2/imports/Testbench/tb2_full_address.vhd
$finish called at time : 4 us : File "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_d2/imports/Testbench/tb2_full_address.vhd" Line 188
launch_simulation -simset [get_filesets sim_d1 ]
Command: launch_simulation  -simset sim_d1
INFO: [Vivado 12-12493] Simulation top is 'tb1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_d1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_d1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1' in fileset 'sim_d1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_d1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_d1/behav/xsim'
"xvhdl --incr --relax -prj tb1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Desktop/Reti Logiche/address_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'address_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/output_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'output_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_demux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_demux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_sreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_sreg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_d1/imports/Testbench/tb1_empty_address.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb1'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_d1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb1_behav xil_defaultlib.tb1 -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb1_behav xil_defaultlib.tb1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture two_bit_demux_arch of entity xil_defaultlib.two_bit_demux [two_bit_demux_default]
Compiling architecture two_bit_sreg_arch of entity xil_defaultlib.two_bit_sreg [two_bit_sreg_default]
Compiling architecture address_register_arch of entity xil_defaultlib.address_register [address_register_default]
Compiling architecture output_register_arch of entity xil_defaultlib.output_register [output_register_default]
Compiling architecture fsm_arch of entity xil_defaultlib.fsm [fsm_default]
Compiling architecture project_reti_logiche_arch of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture tb1_arch of entity xil_defaultlib.tb1
Built simulation snapshot tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_d1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_behav -key {Behavioral:sim_d1:Functional:tb1} -tclbatch {tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb1/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2443.605 ; gain = 0.000
run all
Failure: Simulation Ended! TEST PASSATO (EXAMPLE)
Time: 3900 ns  Iteration: 0  Process: /tb1/testRoutine  File: C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_d1/imports/Testbench/tb1_empty_address.vhd
$finish called at time : 3900 ns : File "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_d1/imports/Testbench/tb1_empty_address.vhd" Line 186
launch_simulation -simset [get_filesets sim_tb7 ]
Command: launch_simulation  -simset sim_tb7
INFO: [Vivado 12-12493] Simulation top is 'project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_tb7/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_tb7'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_tb7'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_tb7'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_tb7/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Desktop/Reti Logiche/address_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'address_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/output_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'output_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_demux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_demux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_sreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_sreg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_tb7/imports/tbset_new/tb_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_tb7/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture two_bit_demux_arch of entity xil_defaultlib.two_bit_demux [two_bit_demux_default]
Compiling architecture two_bit_sreg_arch of entity xil_defaultlib.two_bit_sreg [two_bit_sreg_default]
Compiling architecture address_register_arch of entity xil_defaultlib.address_register [address_register_default]
Compiling architecture output_register_arch of entity xil_defaultlib.output_register [output_register_default]
Compiling architecture fsm_arch of entity xil_defaultlib.fsm [fsm_default]
Compiling architecture project_reti_logiche_arch of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_tb7/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_tb7:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2456.176 ; gain = 12.570
run all
Failure: Simulation Ended! TEST PASSATO (EXAMPLE)
Time: 1900 ns  Iteration: 0  Process: /project_tb/testRoutine  File: C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_tb7/imports/tbset_new/tb_7.vhd
$finish called at time : 1900 ns : File "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_tb7/imports/tbset_new/tb_7.vhd" Line 162
launch_simulation -simset [get_filesets sim_tb6 ]
Command: launch_simulation  -simset sim_tb6
INFO: [Vivado 12-12493] Simulation top is 'project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_tb6/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_tb6'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_tb6'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_tb6'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_tb6/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Desktop/Reti Logiche/address_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'address_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/output_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'output_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_demux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_demux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_sreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_sreg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_tb6/imports/tbset_new/tb_6.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_tb6/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture two_bit_demux_arch of entity xil_defaultlib.two_bit_demux [two_bit_demux_default]
Compiling architecture two_bit_sreg_arch of entity xil_defaultlib.two_bit_sreg [two_bit_sreg_default]
Compiling architecture address_register_arch of entity xil_defaultlib.address_register [address_register_default]
Compiling architecture output_register_arch of entity xil_defaultlib.output_register [output_register_default]
Compiling architecture fsm_arch of entity xil_defaultlib.fsm [fsm_default]
Compiling architecture project_reti_logiche_arch of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_tb6/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_tb6:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2483.211 ; gain = 27.035
run all
Failure: Simulation Ended! TEST PASSATO (EXAMPLE)
Time: 3500 ns  Iteration: 0  Process: /project_tb/testRoutine  File: C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_tb6/imports/tbset_new/tb_6.vhd
$finish called at time : 3500 ns : File "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_tb6/imports/tbset_new/tb_6.vhd" Line 162
launch_simulation -simset [get_filesets sim_tb5 ]
Command: launch_simulation  -simset sim_tb5
INFO: [Vivado 12-12493] Simulation top is 'project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_tb5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_tb5'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_tb5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_tb5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_tb5/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Desktop/Reti Logiche/address_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'address_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/output_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'output_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_demux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_demux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_sreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_sreg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_tb5/imports/tbset_new/tb_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_tb5/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture two_bit_demux_arch of entity xil_defaultlib.two_bit_demux [two_bit_demux_default]
Compiling architecture two_bit_sreg_arch of entity xil_defaultlib.two_bit_sreg [two_bit_sreg_default]
Compiling architecture address_register_arch of entity xil_defaultlib.address_register [address_register_default]
Compiling architecture output_register_arch of entity xil_defaultlib.output_register [output_register_default]
Compiling architecture fsm_arch of entity xil_defaultlib.fsm [fsm_default]
Compiling architecture project_reti_logiche_arch of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_tb5/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_tb5:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2505.020 ; gain = 21.809
run all
Failure: Simulation Ended! TEST PASSATO (EXAMPLE)
Time: 62500 ns  Iteration: 0  Process: /project_tb/testRoutine  File: C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_tb5/imports/tbset_new/tb_5.vhd
$finish called at time : 62500 ns : File "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_tb5/imports/tbset_new/tb_5.vhd" Line 542
launch_simulation -simset [get_filesets sim_tb4 ]
Command: launch_simulation  -simset sim_tb4
INFO: [Vivado 12-12493] Simulation top is 'project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_tb4/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_tb4'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_tb4'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_tb4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_tb4/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Desktop/Reti Logiche/address_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'address_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/output_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'output_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_demux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_demux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_sreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_sreg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_tb4/imports/tbset_new/tb_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_tb4/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture two_bit_demux_arch of entity xil_defaultlib.two_bit_demux [two_bit_demux_default]
Compiling architecture two_bit_sreg_arch of entity xil_defaultlib.two_bit_sreg [two_bit_sreg_default]
Compiling architecture address_register_arch of entity xil_defaultlib.address_register [address_register_default]
Compiling architecture output_register_arch of entity xil_defaultlib.output_register [output_register_default]
Compiling architecture fsm_arch of entity xil_defaultlib.fsm [fsm_default]
Compiling architecture project_reti_logiche_arch of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_tb4/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_tb4:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2533.430 ; gain = 28.410
run all
Failure: Simulation Ended! TEST PASSATO (EXAMPLE)
Time: 12700 ns  Iteration: 0  Process: /project_tb/testRoutine  File: C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_tb4/imports/tbset_new/tb_4.vhd
$finish called at time : 12700 ns : File "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_tb4/imports/tbset_new/tb_4.vhd" Line 222
launch_simulation -simset [get_filesets sim_tb_2 ]
Command: launch_simulation  -simset sim_tb_2
INFO: [Vivado 12-12493] Simulation top is 'project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_tb_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_tb_2'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_tb_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_tb_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_tb_2/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Desktop/Reti Logiche/address_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'address_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/output_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'output_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_demux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_demux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_sreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_sreg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_tb_2/imports/tbset_new/tb_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_tb_2/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture two_bit_demux_arch of entity xil_defaultlib.two_bit_demux [two_bit_demux_default]
Compiling architecture two_bit_sreg_arch of entity xil_defaultlib.two_bit_sreg [two_bit_sreg_default]
Compiling architecture address_register_arch of entity xil_defaultlib.address_register [address_register_default]
Compiling architecture output_register_arch of entity xil_defaultlib.output_register [output_register_default]
Compiling architecture fsm_arch of entity xil_defaultlib.fsm [fsm_default]
Compiling architecture project_reti_logiche_arch of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_tb_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_tb_2:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2562.242 ; gain = 28.812
run all
Failure: Simulation Ended! TEST PASSATO (EXAMPLE)
Time: 32600 ns  Iteration: 0  Process: /project_tb/testRoutine  File: C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_tb_2/imports/tbset_new/tb_2.vhd
$finish called at time : 32600 ns : File "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_tb_2/imports/tbset_new/tb_2.vhd" Line 342
launch_simulation -simset [get_filesets sim_tb3 ]
Command: launch_simulation  -simset sim_tb3
INFO: [Vivado 12-12493] Simulation top is 'project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_tb3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_tb3'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_tb3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_tb3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_tb3/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Desktop/Reti Logiche/address_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'address_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/output_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'output_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_demux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_demux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_sreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_sreg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_tb3/imports/tbset_new/tb_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_tb3/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture two_bit_demux_arch of entity xil_defaultlib.two_bit_demux [two_bit_demux_default]
Compiling architecture two_bit_sreg_arch of entity xil_defaultlib.two_bit_sreg [two_bit_sreg_default]
Compiling architecture address_register_arch of entity xil_defaultlib.address_register [address_register_default]
Compiling architecture output_register_arch of entity xil_defaultlib.output_register [output_register_default]
Compiling architecture fsm_arch of entity xil_defaultlib.fsm [fsm_default]
Compiling architecture project_reti_logiche_arch of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_tb3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_tb3:Functional:project_tb} -tclbatch {project_tb.tcl} -view {C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/project_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/project_tb_behav1.wcfg
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2606.676 ; gain = 44.434
run all
Failure: Simulation Ended! TEST PASSATO (EXAMPLE)
Time: 58100 ns  Iteration: 0  Process: /project_tb/testRoutine  File: C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_tb3/imports/tbset_new/tb_3.vhd
$finish called at time : 58100 ns : File "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_tb3/imports/tbset_new/tb_3.vhd" Line 542
launch_simulation -simset [get_filesets sim_6 ]
Command: launch_simulation  -simset sim_6
INFO: [Vivado 12-12493] Simulation top is 'project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_6/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_6'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_6'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_6'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_6/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_6/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_6/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_6:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2666.008 ; gain = 46.559
run all
Failure: Simulation Ended! TEST PASSATO (EXAMPLE)
Time: 33900 ns  Iteration: 0  Process: /project_tb/testRoutine  File: C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_6/imports/tbset_new/tb_1.vhd
$finish called at time : 33900 ns : File "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_6/imports/tbset_new/tb_1.vhd" Line 382
launch_simulation -simset [get_filesets sim_5 ]
Command: launch_simulation  -simset sim_5
INFO: [Vivado 12-12493] Simulation top is 'tb3_all_outs'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_5'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb3_all_outs' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_5/behav/xsim'
"xvhdl --incr --relax -prj tb3_all_outs_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Desktop/Reti Logiche/address_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'address_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/output_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'output_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_demux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_demux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_sreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_sreg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_5/imports/Downloads/tb3_all_outs.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb3_all_outs'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_5/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb3_all_outs_behav xil_defaultlib.tb3_all_outs -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb3_all_outs_behav xil_defaultlib.tb3_all_outs -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture two_bit_demux_arch of entity xil_defaultlib.two_bit_demux [two_bit_demux_default]
Compiling architecture two_bit_sreg_arch of entity xil_defaultlib.two_bit_sreg [two_bit_sreg_default]
Compiling architecture address_register_arch of entity xil_defaultlib.address_register [address_register_default]
Compiling architecture output_register_arch of entity xil_defaultlib.output_register [output_register_default]
Compiling architecture fsm_arch of entity xil_defaultlib.fsm [fsm_default]
Compiling architecture project_reti_logiche_arch of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture tb3_arch of entity xil_defaultlib.tb3_all_outs
Built simulation snapshot tb3_all_outs_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_5/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb3_all_outs_behav -key {Behavioral:sim_5:Functional:tb3_all_outs} -tclbatch {tb3_all_outs.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb3_all_outs.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb3_all_outs/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb3_all_outs_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2691.453 ; gain = 22.090
run all
Failure: Simulation Ended! TEST PASSATO (EXAMPLE)
Time: 6700 ns  Iteration: 0  Process: /tb3_all_outs/testRoutine  File: C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_5/imports/Downloads/tb3_all_outs.vhd
$finish called at time : 6700 ns : File "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_5/imports/Downloads/tb3_all_outs.vhd" Line 222
launch_simulation -simset [get_filesets sim_4 ]
Command: launch_simulation  -simset sim_4
INFO: [Vivado 12-12493] Simulation top is 'tb10_complete_long'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_4/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb10_complete_long' in fileset 'sim_4'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_4/behav/xsim'
"xvhdl --incr --relax -prj tb10_complete_long_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Desktop/Reti Logiche/address_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'address_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/output_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'output_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_demux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_demux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_sreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_sreg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_4/imports/Downloads/tb10_complete_long.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb10_complete_long'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_4/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb10_complete_long_behav xil_defaultlib.tb10_complete_long -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb10_complete_long_behav xil_defaultlib.tb10_complete_long -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture two_bit_demux_arch of entity xil_defaultlib.two_bit_demux [two_bit_demux_default]
Compiling architecture two_bit_sreg_arch of entity xil_defaultlib.two_bit_sreg [two_bit_sreg_default]
Compiling architecture address_register_arch of entity xil_defaultlib.address_register [address_register_default]
Compiling architecture output_register_arch of entity xil_defaultlib.output_register [output_register_default]
Compiling architecture fsm_arch of entity xil_defaultlib.fsm [fsm_default]
Compiling architecture project_reti_logiche_arch of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture tb10_arch of entity xil_defaultlib.tb10_complete_long
Built simulation snapshot tb10_complete_long_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_4/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb10_complete_long_behav -key {Behavioral:sim_4:Functional:tb10_complete_long} -tclbatch {tb10_complete_long.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb10_complete_long.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb10_complete_long/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb10_complete_long_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2732.621 ; gain = 36.781
run all
Failure: Simulation Ended! TEST PASSATO 
Time: 35200 ns  Iteration: 0  Process: /tb10_complete_long/testRoutine  File: C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_4/imports/Downloads/tb10_complete_long.vhd
$finish called at time : 35200 ns : File "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_4/imports/Downloads/tb10_complete_long.vhd" Line 356
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation  -simset sim_3
INFO: [Vivado 12-12493] Simulation top is 'tb4_all_outs_with_overwrite'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb4_all_outs_with_overwrite' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_3/behav/xsim'
"xvhdl --incr --relax -prj tb4_all_outs_with_overwrite_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Desktop/Reti Logiche/address_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'address_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/output_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'output_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_demux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_demux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_sreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_sreg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_3/imports/Downloads/tb4_all_outs_with_overwrite.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb4_all_outs_with_overwrite'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_3/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb4_all_outs_with_overwrite_behav xil_defaultlib.tb4_all_outs_with_overwrite -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb4_all_outs_with_overwrite_behav xil_defaultlib.tb4_all_outs_with_overwrite -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture two_bit_demux_arch of entity xil_defaultlib.two_bit_demux [two_bit_demux_default]
Compiling architecture two_bit_sreg_arch of entity xil_defaultlib.two_bit_sreg [two_bit_sreg_default]
Compiling architecture address_register_arch of entity xil_defaultlib.address_register [address_register_default]
Compiling architecture output_register_arch of entity xil_defaultlib.output_register [output_register_default]
Compiling architecture fsm_arch of entity xil_defaultlib.fsm [fsm_default]
Compiling architecture project_reti_logiche_arch of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture tb4_arch of entity xil_defaultlib.tb4_all_outs_with_overwrite
Built simulation snapshot tb4_all_outs_with_overwrite_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb4_all_outs_with_overwrite_behav -key {Behavioral:sim_3:Functional:tb4_all_outs_with_overwrite} -tclbatch {tb4_all_outs_with_overwrite.tcl} -view {C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/tb4_all_outs_with_overwrite_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/tb4_all_outs_with_overwrite_behav.wcfg
WARNING: Simulation object /tb4_all_outs_with_overwrite/UUT/out_sreg/reset was not found in the design.
source tb4_all_outs_with_overwrite.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb4_all_outs_with_overwrite_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2763.824 ; gain = 25.160
run all
Failure: Simulation Ended! TEST PASSATO (EXAMPLE)
Time: 11200 ns  Iteration: 0  Process: /tb4_all_outs_with_overwrite/testRoutine  File: C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_3/imports/Downloads/tb4_all_outs_with_overwrite.vhd
$finish called at time : 11200 ns : File "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_3/imports/Downloads/tb4_all_outs_with_overwrite.vhd" Line 292
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation  -simset sim_2
INFO: [Vivado 12-12493] Simulation top is 'project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Desktop/Reti Logiche/address_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'address_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/output_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'output_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_demux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_demux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_sreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_sreg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_2/imports/Downloads/tb_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_2/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture two_bit_demux_arch of entity xil_defaultlib.two_bit_demux [two_bit_demux_default]
Compiling architecture two_bit_sreg_arch of entity xil_defaultlib.two_bit_sreg [two_bit_sreg_default]
Compiling architecture address_register_arch of entity xil_defaultlib.address_register [address_register_default]
Compiling architecture output_register_arch of entity xil_defaultlib.output_register [output_register_default]
Compiling architecture fsm_arch of entity xil_defaultlib.fsm [fsm_default]
Compiling architecture project_reti_logiche_arch of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_2:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2793.270 ; gain = 29.445
run all
Failure: Simulation Ended! TEST PASSATO (EXAMPLE)
Time: 1900 ns  Iteration: 0  Process: /project_tb/testRoutine  File: C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_2/imports/Downloads/tb_7.vhd
$finish called at time : 1900 ns : File "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_2/imports/Downloads/tb_7.vhd" Line 162
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Desktop/Reti Logiche/address_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'address_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/output_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'output_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_demux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_demux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sources_1/new/two_bit_sreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_sreg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_1/imports/Downloads/tb_example23_agg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture two_bit_demux_arch of entity xil_defaultlib.two_bit_demux [two_bit_demux_default]
Compiling architecture two_bit_sreg_arch of entity xil_defaultlib.two_bit_sreg [two_bit_sreg_default]
Compiling architecture address_register_arch of entity xil_defaultlib.address_register [address_register_default]
Compiling architecture output_register_arch of entity xil_defaultlib.output_register [output_register_default]
Compiling architecture fsm_arch of entity xil_defaultlib.fsm [fsm_default]
Compiling architecture project_reti_logiche_arch of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -view {C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/project_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/project_tb_behav.wcfg
WARNING: Simulation object /project_tb/UUT/demux1/input was not found in the design.
WARNING: Simulation object /project_tb/UUT/demux1/sel was not found in the design.
WARNING: Simulation object /project_tb/UUT/demux1/out_0 was not found in the design.
WARNING: Simulation object /project_tb/UUT/demux1/out_1 was not found in the design.
WARNING: Simulation object /project_tb/UUT/out_sreg/reset was not found in the design.
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2820.777 ; gain = 26.527
run all
Failure: Simulation Ended! TEST PASSATO (EXAMPLE)
Time: 3900 ns  Iteration: 0  Process: /project_tb/testRoutine  File: C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_1/imports/Downloads/tb_example23_agg.vhd
$finish called at time : 3900 ns : File "C:/Users/edoar/Documents/GitHub/RL-PROJECT-2023/rl_project_2023/rl_project_2023.srcs/sim_1/imports/Downloads/tb_example23_agg.vhd" Line 156
