// cq_viola_mm_interconnect_1.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 14.0 200 at 2014.08.07.13:50:35

`timescale 1 ps / 1 ps
module cq_viola_mm_interconnect_1 (
		input  wire        clk_peri_clk_clk,                                     //                                   clk_peri_clk.clk
		input  wire        peripherals_bridge_reset_reset_bridge_in_reset_reset, // peripherals_bridge_reset_reset_bridge_in_reset.reset
		input  wire [15:0] peripherals_bridge_m0_address,                        //                          peripherals_bridge_m0.address
		output wire        peripherals_bridge_m0_waitrequest,                    //                                               .waitrequest
		input  wire [0:0]  peripherals_bridge_m0_burstcount,                     //                                               .burstcount
		input  wire [3:0]  peripherals_bridge_m0_byteenable,                     //                                               .byteenable
		input  wire        peripherals_bridge_m0_read,                           //                                               .read
		output wire [31:0] peripherals_bridge_m0_readdata,                       //                                               .readdata
		output wire        peripherals_bridge_m0_readdatavalid,                  //                                               .readdatavalid
		input  wire        peripherals_bridge_m0_write,                          //                                               .write
		input  wire [31:0] peripherals_bridge_m0_writedata,                      //                                               .writedata
		input  wire        peripherals_bridge_m0_debugaccess,                    //                                               .debugaccess
		output wire [2:0]  epcs_spi_spi_control_port_address,                    //                      epcs_spi_spi_control_port.address
		output wire        epcs_spi_spi_control_port_write,                      //                                               .write
		output wire        epcs_spi_spi_control_port_read,                       //                                               .read
		input  wire [15:0] epcs_spi_spi_control_port_readdata,                   //                                               .readdata
		output wire [15:0] epcs_spi_spi_control_port_writedata,                  //                                               .writedata
		output wire        epcs_spi_spi_control_port_chipselect,                 //                                               .chipselect
		output wire [1:0]  gpio_0_s1_address,                                    //                                      gpio_0_s1.address
		output wire        gpio_0_s1_write,                                      //                                               .write
		input  wire [31:0] gpio_0_s1_readdata,                                   //                                               .readdata
		output wire [31:0] gpio_0_s1_writedata,                                  //                                               .writedata
		output wire        gpio_0_s1_chipselect,                                 //                                               .chipselect
		output wire [0:0]  jtag_uart_avalon_jtag_slave_address,                  //                    jtag_uart_avalon_jtag_slave.address
		output wire        jtag_uart_avalon_jtag_slave_write,                    //                                               .write
		output wire        jtag_uart_avalon_jtag_slave_read,                     //                                               .read
		input  wire [31:0] jtag_uart_avalon_jtag_slave_readdata,                 //                                               .readdata
		output wire [31:0] jtag_uart_avalon_jtag_slave_writedata,                //                                               .writedata
		input  wire        jtag_uart_avalon_jtag_slave_waitrequest,              //                                               .waitrequest
		output wire        jtag_uart_avalon_jtag_slave_chipselect,               //                                               .chipselect
		output wire [1:0]  led_s1_address,                                       //                                         led_s1.address
		output wire        led_s1_write,                                         //                                               .write
		input  wire [31:0] led_s1_readdata,                                      //                                               .readdata
		output wire [31:0] led_s1_writedata,                                     //                                               .writedata
		output wire        led_s1_chipselect,                                    //                                               .chipselect
		output wire [0:0]  sysid_control_slave_address,                          //                            sysid_control_slave.address
		input  wire [31:0] sysid_control_slave_readdata,                         //                                               .readdata
		output wire [2:0]  systimer_s1_address,                                  //                                    systimer_s1.address
		output wire        systimer_s1_write,                                    //                                               .write
		input  wire [15:0] systimer_s1_readdata,                                 //                                               .readdata
		output wire [15:0] systimer_s1_writedata,                                //                                               .writedata
		output wire        systimer_s1_chipselect                                //                                               .chipselect
	);

	wire         peripherals_bridge_m0_translator_avalon_universal_master_0_waitrequest;   // peripherals_bridge_m0_agent:av_waitrequest -> peripherals_bridge_m0_translator:uav_waitrequest
	wire   [2:0] peripherals_bridge_m0_translator_avalon_universal_master_0_burstcount;    // peripherals_bridge_m0_translator:uav_burstcount -> peripherals_bridge_m0_agent:av_burstcount
	wire  [31:0] peripherals_bridge_m0_translator_avalon_universal_master_0_writedata;     // peripherals_bridge_m0_translator:uav_writedata -> peripherals_bridge_m0_agent:av_writedata
	wire  [15:0] peripherals_bridge_m0_translator_avalon_universal_master_0_address;       // peripherals_bridge_m0_translator:uav_address -> peripherals_bridge_m0_agent:av_address
	wire         peripherals_bridge_m0_translator_avalon_universal_master_0_lock;          // peripherals_bridge_m0_translator:uav_lock -> peripherals_bridge_m0_agent:av_lock
	wire         peripherals_bridge_m0_translator_avalon_universal_master_0_write;         // peripherals_bridge_m0_translator:uav_write -> peripherals_bridge_m0_agent:av_write
	wire         peripherals_bridge_m0_translator_avalon_universal_master_0_read;          // peripherals_bridge_m0_translator:uav_read -> peripherals_bridge_m0_agent:av_read
	wire  [31:0] peripherals_bridge_m0_translator_avalon_universal_master_0_readdata;      // peripherals_bridge_m0_agent:av_readdata -> peripherals_bridge_m0_translator:uav_readdata
	wire         peripherals_bridge_m0_translator_avalon_universal_master_0_debugaccess;   // peripherals_bridge_m0_translator:uav_debugaccess -> peripherals_bridge_m0_agent:av_debugaccess
	wire   [3:0] peripherals_bridge_m0_translator_avalon_universal_master_0_byteenable;    // peripherals_bridge_m0_translator:uav_byteenable -> peripherals_bridge_m0_agent:av_byteenable
	wire         peripherals_bridge_m0_translator_avalon_universal_master_0_readdatavalid; // peripherals_bridge_m0_agent:av_readdatavalid -> peripherals_bridge_m0_translator:uav_readdatavalid
	wire         sysid_control_slave_agent_m0_waitrequest;                                 // sysid_control_slave_translator:uav_waitrequest -> sysid_control_slave_agent:m0_waitrequest
	wire   [2:0] sysid_control_slave_agent_m0_burstcount;                                  // sysid_control_slave_agent:m0_burstcount -> sysid_control_slave_translator:uav_burstcount
	wire  [31:0] sysid_control_slave_agent_m0_writedata;                                   // sysid_control_slave_agent:m0_writedata -> sysid_control_slave_translator:uav_writedata
	wire  [15:0] sysid_control_slave_agent_m0_address;                                     // sysid_control_slave_agent:m0_address -> sysid_control_slave_translator:uav_address
	wire         sysid_control_slave_agent_m0_write;                                       // sysid_control_slave_agent:m0_write -> sysid_control_slave_translator:uav_write
	wire         sysid_control_slave_agent_m0_lock;                                        // sysid_control_slave_agent:m0_lock -> sysid_control_slave_translator:uav_lock
	wire         sysid_control_slave_agent_m0_read;                                        // sysid_control_slave_agent:m0_read -> sysid_control_slave_translator:uav_read
	wire  [31:0] sysid_control_slave_agent_m0_readdata;                                    // sysid_control_slave_translator:uav_readdata -> sysid_control_slave_agent:m0_readdata
	wire         sysid_control_slave_agent_m0_readdatavalid;                               // sysid_control_slave_translator:uav_readdatavalid -> sysid_control_slave_agent:m0_readdatavalid
	wire         sysid_control_slave_agent_m0_debugaccess;                                 // sysid_control_slave_agent:m0_debugaccess -> sysid_control_slave_translator:uav_debugaccess
	wire   [3:0] sysid_control_slave_agent_m0_byteenable;                                  // sysid_control_slave_agent:m0_byteenable -> sysid_control_slave_translator:uav_byteenable
	wire         sysid_control_slave_agent_rf_source_endofpacket;                          // sysid_control_slave_agent:rf_source_endofpacket -> sysid_control_slave_agent_rsp_fifo:in_endofpacket
	wire         sysid_control_slave_agent_rf_source_valid;                                // sysid_control_slave_agent:rf_source_valid -> sysid_control_slave_agent_rsp_fifo:in_valid
	wire         sysid_control_slave_agent_rf_source_startofpacket;                        // sysid_control_slave_agent:rf_source_startofpacket -> sysid_control_slave_agent_rsp_fifo:in_startofpacket
	wire  [90:0] sysid_control_slave_agent_rf_source_data;                                 // sysid_control_slave_agent:rf_source_data -> sysid_control_slave_agent_rsp_fifo:in_data
	wire         sysid_control_slave_agent_rf_source_ready;                                // sysid_control_slave_agent_rsp_fifo:in_ready -> sysid_control_slave_agent:rf_source_ready
	wire         sysid_control_slave_agent_rsp_fifo_out_endofpacket;                       // sysid_control_slave_agent_rsp_fifo:out_endofpacket -> sysid_control_slave_agent:rf_sink_endofpacket
	wire         sysid_control_slave_agent_rsp_fifo_out_valid;                             // sysid_control_slave_agent_rsp_fifo:out_valid -> sysid_control_slave_agent:rf_sink_valid
	wire         sysid_control_slave_agent_rsp_fifo_out_startofpacket;                     // sysid_control_slave_agent_rsp_fifo:out_startofpacket -> sysid_control_slave_agent:rf_sink_startofpacket
	wire  [90:0] sysid_control_slave_agent_rsp_fifo_out_data;                              // sysid_control_slave_agent_rsp_fifo:out_data -> sysid_control_slave_agent:rf_sink_data
	wire         sysid_control_slave_agent_rsp_fifo_out_ready;                             // sysid_control_slave_agent:rf_sink_ready -> sysid_control_slave_agent_rsp_fifo:out_ready
	wire         sysid_control_slave_agent_rdata_fifo_src_valid;                           // sysid_control_slave_agent:rdata_fifo_src_valid -> sysid_control_slave_agent:rdata_fifo_sink_valid
	wire  [33:0] sysid_control_slave_agent_rdata_fifo_src_data;                            // sysid_control_slave_agent:rdata_fifo_src_data -> sysid_control_slave_agent:rdata_fifo_sink_data
	wire         sysid_control_slave_agent_rdata_fifo_src_ready;                           // sysid_control_slave_agent:rdata_fifo_sink_ready -> sysid_control_slave_agent:rdata_fifo_src_ready
	wire         cmd_mux_src_endofpacket;                                                  // cmd_mux:src_endofpacket -> sysid_control_slave_agent:cp_endofpacket
	wire         cmd_mux_src_valid;                                                        // cmd_mux:src_valid -> sysid_control_slave_agent:cp_valid
	wire         cmd_mux_src_startofpacket;                                                // cmd_mux:src_startofpacket -> sysid_control_slave_agent:cp_startofpacket
	wire  [89:0] cmd_mux_src_data;                                                         // cmd_mux:src_data -> sysid_control_slave_agent:cp_data
	wire   [5:0] cmd_mux_src_channel;                                                      // cmd_mux:src_channel -> sysid_control_slave_agent:cp_channel
	wire         cmd_mux_src_ready;                                                        // sysid_control_slave_agent:cp_ready -> cmd_mux:src_ready
	wire         systimer_s1_agent_m0_waitrequest;                                         // systimer_s1_translator:uav_waitrequest -> systimer_s1_agent:m0_waitrequest
	wire   [2:0] systimer_s1_agent_m0_burstcount;                                          // systimer_s1_agent:m0_burstcount -> systimer_s1_translator:uav_burstcount
	wire  [31:0] systimer_s1_agent_m0_writedata;                                           // systimer_s1_agent:m0_writedata -> systimer_s1_translator:uav_writedata
	wire  [15:0] systimer_s1_agent_m0_address;                                             // systimer_s1_agent:m0_address -> systimer_s1_translator:uav_address
	wire         systimer_s1_agent_m0_write;                                               // systimer_s1_agent:m0_write -> systimer_s1_translator:uav_write
	wire         systimer_s1_agent_m0_lock;                                                // systimer_s1_agent:m0_lock -> systimer_s1_translator:uav_lock
	wire         systimer_s1_agent_m0_read;                                                // systimer_s1_agent:m0_read -> systimer_s1_translator:uav_read
	wire  [31:0] systimer_s1_agent_m0_readdata;                                            // systimer_s1_translator:uav_readdata -> systimer_s1_agent:m0_readdata
	wire         systimer_s1_agent_m0_readdatavalid;                                       // systimer_s1_translator:uav_readdatavalid -> systimer_s1_agent:m0_readdatavalid
	wire         systimer_s1_agent_m0_debugaccess;                                         // systimer_s1_agent:m0_debugaccess -> systimer_s1_translator:uav_debugaccess
	wire   [3:0] systimer_s1_agent_m0_byteenable;                                          // systimer_s1_agent:m0_byteenable -> systimer_s1_translator:uav_byteenable
	wire         systimer_s1_agent_rf_source_endofpacket;                                  // systimer_s1_agent:rf_source_endofpacket -> systimer_s1_agent_rsp_fifo:in_endofpacket
	wire         systimer_s1_agent_rf_source_valid;                                        // systimer_s1_agent:rf_source_valid -> systimer_s1_agent_rsp_fifo:in_valid
	wire         systimer_s1_agent_rf_source_startofpacket;                                // systimer_s1_agent:rf_source_startofpacket -> systimer_s1_agent_rsp_fifo:in_startofpacket
	wire  [90:0] systimer_s1_agent_rf_source_data;                                         // systimer_s1_agent:rf_source_data -> systimer_s1_agent_rsp_fifo:in_data
	wire         systimer_s1_agent_rf_source_ready;                                        // systimer_s1_agent_rsp_fifo:in_ready -> systimer_s1_agent:rf_source_ready
	wire         systimer_s1_agent_rsp_fifo_out_endofpacket;                               // systimer_s1_agent_rsp_fifo:out_endofpacket -> systimer_s1_agent:rf_sink_endofpacket
	wire         systimer_s1_agent_rsp_fifo_out_valid;                                     // systimer_s1_agent_rsp_fifo:out_valid -> systimer_s1_agent:rf_sink_valid
	wire         systimer_s1_agent_rsp_fifo_out_startofpacket;                             // systimer_s1_agent_rsp_fifo:out_startofpacket -> systimer_s1_agent:rf_sink_startofpacket
	wire  [90:0] systimer_s1_agent_rsp_fifo_out_data;                                      // systimer_s1_agent_rsp_fifo:out_data -> systimer_s1_agent:rf_sink_data
	wire         systimer_s1_agent_rsp_fifo_out_ready;                                     // systimer_s1_agent:rf_sink_ready -> systimer_s1_agent_rsp_fifo:out_ready
	wire         systimer_s1_agent_rdata_fifo_src_valid;                                   // systimer_s1_agent:rdata_fifo_src_valid -> systimer_s1_agent:rdata_fifo_sink_valid
	wire  [33:0] systimer_s1_agent_rdata_fifo_src_data;                                    // systimer_s1_agent:rdata_fifo_src_data -> systimer_s1_agent:rdata_fifo_sink_data
	wire         systimer_s1_agent_rdata_fifo_src_ready;                                   // systimer_s1_agent:rdata_fifo_sink_ready -> systimer_s1_agent:rdata_fifo_src_ready
	wire         cmd_mux_001_src_endofpacket;                                              // cmd_mux_001:src_endofpacket -> systimer_s1_agent:cp_endofpacket
	wire         cmd_mux_001_src_valid;                                                    // cmd_mux_001:src_valid -> systimer_s1_agent:cp_valid
	wire         cmd_mux_001_src_startofpacket;                                            // cmd_mux_001:src_startofpacket -> systimer_s1_agent:cp_startofpacket
	wire  [89:0] cmd_mux_001_src_data;                                                     // cmd_mux_001:src_data -> systimer_s1_agent:cp_data
	wire   [5:0] cmd_mux_001_src_channel;                                                  // cmd_mux_001:src_channel -> systimer_s1_agent:cp_channel
	wire         cmd_mux_001_src_ready;                                                    // systimer_s1_agent:cp_ready -> cmd_mux_001:src_ready
	wire         jtag_uart_avalon_jtag_slave_agent_m0_waitrequest;                         // jtag_uart_avalon_jtag_slave_translator:uav_waitrequest -> jtag_uart_avalon_jtag_slave_agent:m0_waitrequest
	wire   [2:0] jtag_uart_avalon_jtag_slave_agent_m0_burstcount;                          // jtag_uart_avalon_jtag_slave_agent:m0_burstcount -> jtag_uart_avalon_jtag_slave_translator:uav_burstcount
	wire  [31:0] jtag_uart_avalon_jtag_slave_agent_m0_writedata;                           // jtag_uart_avalon_jtag_slave_agent:m0_writedata -> jtag_uart_avalon_jtag_slave_translator:uav_writedata
	wire  [15:0] jtag_uart_avalon_jtag_slave_agent_m0_address;                             // jtag_uart_avalon_jtag_slave_agent:m0_address -> jtag_uart_avalon_jtag_slave_translator:uav_address
	wire         jtag_uart_avalon_jtag_slave_agent_m0_write;                               // jtag_uart_avalon_jtag_slave_agent:m0_write -> jtag_uart_avalon_jtag_slave_translator:uav_write
	wire         jtag_uart_avalon_jtag_slave_agent_m0_lock;                                // jtag_uart_avalon_jtag_slave_agent:m0_lock -> jtag_uart_avalon_jtag_slave_translator:uav_lock
	wire         jtag_uart_avalon_jtag_slave_agent_m0_read;                                // jtag_uart_avalon_jtag_slave_agent:m0_read -> jtag_uart_avalon_jtag_slave_translator:uav_read
	wire  [31:0] jtag_uart_avalon_jtag_slave_agent_m0_readdata;                            // jtag_uart_avalon_jtag_slave_translator:uav_readdata -> jtag_uart_avalon_jtag_slave_agent:m0_readdata
	wire         jtag_uart_avalon_jtag_slave_agent_m0_readdatavalid;                       // jtag_uart_avalon_jtag_slave_translator:uav_readdatavalid -> jtag_uart_avalon_jtag_slave_agent:m0_readdatavalid
	wire         jtag_uart_avalon_jtag_slave_agent_m0_debugaccess;                         // jtag_uart_avalon_jtag_slave_agent:m0_debugaccess -> jtag_uart_avalon_jtag_slave_translator:uav_debugaccess
	wire   [3:0] jtag_uart_avalon_jtag_slave_agent_m0_byteenable;                          // jtag_uart_avalon_jtag_slave_agent:m0_byteenable -> jtag_uart_avalon_jtag_slave_translator:uav_byteenable
	wire         jtag_uart_avalon_jtag_slave_agent_rf_source_endofpacket;                  // jtag_uart_avalon_jtag_slave_agent:rf_source_endofpacket -> jtag_uart_avalon_jtag_slave_agent_rsp_fifo:in_endofpacket
	wire         jtag_uart_avalon_jtag_slave_agent_rf_source_valid;                        // jtag_uart_avalon_jtag_slave_agent:rf_source_valid -> jtag_uart_avalon_jtag_slave_agent_rsp_fifo:in_valid
	wire         jtag_uart_avalon_jtag_slave_agent_rf_source_startofpacket;                // jtag_uart_avalon_jtag_slave_agent:rf_source_startofpacket -> jtag_uart_avalon_jtag_slave_agent_rsp_fifo:in_startofpacket
	wire  [90:0] jtag_uart_avalon_jtag_slave_agent_rf_source_data;                         // jtag_uart_avalon_jtag_slave_agent:rf_source_data -> jtag_uart_avalon_jtag_slave_agent_rsp_fifo:in_data
	wire         jtag_uart_avalon_jtag_slave_agent_rf_source_ready;                        // jtag_uart_avalon_jtag_slave_agent_rsp_fifo:in_ready -> jtag_uart_avalon_jtag_slave_agent:rf_source_ready
	wire         jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket;               // jtag_uart_avalon_jtag_slave_agent_rsp_fifo:out_endofpacket -> jtag_uart_avalon_jtag_slave_agent:rf_sink_endofpacket
	wire         jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_valid;                     // jtag_uart_avalon_jtag_slave_agent_rsp_fifo:out_valid -> jtag_uart_avalon_jtag_slave_agent:rf_sink_valid
	wire         jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket;             // jtag_uart_avalon_jtag_slave_agent_rsp_fifo:out_startofpacket -> jtag_uart_avalon_jtag_slave_agent:rf_sink_startofpacket
	wire  [90:0] jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_data;                      // jtag_uart_avalon_jtag_slave_agent_rsp_fifo:out_data -> jtag_uart_avalon_jtag_slave_agent:rf_sink_data
	wire         jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_ready;                     // jtag_uart_avalon_jtag_slave_agent:rf_sink_ready -> jtag_uart_avalon_jtag_slave_agent_rsp_fifo:out_ready
	wire         jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_valid;                   // jtag_uart_avalon_jtag_slave_agent:rdata_fifo_src_valid -> jtag_uart_avalon_jtag_slave_agent:rdata_fifo_sink_valid
	wire  [33:0] jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_data;                    // jtag_uart_avalon_jtag_slave_agent:rdata_fifo_src_data -> jtag_uart_avalon_jtag_slave_agent:rdata_fifo_sink_data
	wire         jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_ready;                   // jtag_uart_avalon_jtag_slave_agent:rdata_fifo_sink_ready -> jtag_uart_avalon_jtag_slave_agent:rdata_fifo_src_ready
	wire         cmd_mux_002_src_endofpacket;                                              // cmd_mux_002:src_endofpacket -> jtag_uart_avalon_jtag_slave_agent:cp_endofpacket
	wire         cmd_mux_002_src_valid;                                                    // cmd_mux_002:src_valid -> jtag_uart_avalon_jtag_slave_agent:cp_valid
	wire         cmd_mux_002_src_startofpacket;                                            // cmd_mux_002:src_startofpacket -> jtag_uart_avalon_jtag_slave_agent:cp_startofpacket
	wire  [89:0] cmd_mux_002_src_data;                                                     // cmd_mux_002:src_data -> jtag_uart_avalon_jtag_slave_agent:cp_data
	wire   [5:0] cmd_mux_002_src_channel;                                                  // cmd_mux_002:src_channel -> jtag_uart_avalon_jtag_slave_agent:cp_channel
	wire         cmd_mux_002_src_ready;                                                    // jtag_uart_avalon_jtag_slave_agent:cp_ready -> cmd_mux_002:src_ready
	wire         led_s1_agent_m0_waitrequest;                                              // led_s1_translator:uav_waitrequest -> led_s1_agent:m0_waitrequest
	wire   [2:0] led_s1_agent_m0_burstcount;                                               // led_s1_agent:m0_burstcount -> led_s1_translator:uav_burstcount
	wire  [31:0] led_s1_agent_m0_writedata;                                                // led_s1_agent:m0_writedata -> led_s1_translator:uav_writedata
	wire  [15:0] led_s1_agent_m0_address;                                                  // led_s1_agent:m0_address -> led_s1_translator:uav_address
	wire         led_s1_agent_m0_write;                                                    // led_s1_agent:m0_write -> led_s1_translator:uav_write
	wire         led_s1_agent_m0_lock;                                                     // led_s1_agent:m0_lock -> led_s1_translator:uav_lock
	wire         led_s1_agent_m0_read;                                                     // led_s1_agent:m0_read -> led_s1_translator:uav_read
	wire  [31:0] led_s1_agent_m0_readdata;                                                 // led_s1_translator:uav_readdata -> led_s1_agent:m0_readdata
	wire         led_s1_agent_m0_readdatavalid;                                            // led_s1_translator:uav_readdatavalid -> led_s1_agent:m0_readdatavalid
	wire         led_s1_agent_m0_debugaccess;                                              // led_s1_agent:m0_debugaccess -> led_s1_translator:uav_debugaccess
	wire   [3:0] led_s1_agent_m0_byteenable;                                               // led_s1_agent:m0_byteenable -> led_s1_translator:uav_byteenable
	wire         led_s1_agent_rf_source_endofpacket;                                       // led_s1_agent:rf_source_endofpacket -> led_s1_agent_rsp_fifo:in_endofpacket
	wire         led_s1_agent_rf_source_valid;                                             // led_s1_agent:rf_source_valid -> led_s1_agent_rsp_fifo:in_valid
	wire         led_s1_agent_rf_source_startofpacket;                                     // led_s1_agent:rf_source_startofpacket -> led_s1_agent_rsp_fifo:in_startofpacket
	wire  [90:0] led_s1_agent_rf_source_data;                                              // led_s1_agent:rf_source_data -> led_s1_agent_rsp_fifo:in_data
	wire         led_s1_agent_rf_source_ready;                                             // led_s1_agent_rsp_fifo:in_ready -> led_s1_agent:rf_source_ready
	wire         led_s1_agent_rsp_fifo_out_endofpacket;                                    // led_s1_agent_rsp_fifo:out_endofpacket -> led_s1_agent:rf_sink_endofpacket
	wire         led_s1_agent_rsp_fifo_out_valid;                                          // led_s1_agent_rsp_fifo:out_valid -> led_s1_agent:rf_sink_valid
	wire         led_s1_agent_rsp_fifo_out_startofpacket;                                  // led_s1_agent_rsp_fifo:out_startofpacket -> led_s1_agent:rf_sink_startofpacket
	wire  [90:0] led_s1_agent_rsp_fifo_out_data;                                           // led_s1_agent_rsp_fifo:out_data -> led_s1_agent:rf_sink_data
	wire         led_s1_agent_rsp_fifo_out_ready;                                          // led_s1_agent:rf_sink_ready -> led_s1_agent_rsp_fifo:out_ready
	wire         led_s1_agent_rdata_fifo_src_valid;                                        // led_s1_agent:rdata_fifo_src_valid -> led_s1_agent:rdata_fifo_sink_valid
	wire  [33:0] led_s1_agent_rdata_fifo_src_data;                                         // led_s1_agent:rdata_fifo_src_data -> led_s1_agent:rdata_fifo_sink_data
	wire         led_s1_agent_rdata_fifo_src_ready;                                        // led_s1_agent:rdata_fifo_sink_ready -> led_s1_agent:rdata_fifo_src_ready
	wire         cmd_mux_003_src_endofpacket;                                              // cmd_mux_003:src_endofpacket -> led_s1_agent:cp_endofpacket
	wire         cmd_mux_003_src_valid;                                                    // cmd_mux_003:src_valid -> led_s1_agent:cp_valid
	wire         cmd_mux_003_src_startofpacket;                                            // cmd_mux_003:src_startofpacket -> led_s1_agent:cp_startofpacket
	wire  [89:0] cmd_mux_003_src_data;                                                     // cmd_mux_003:src_data -> led_s1_agent:cp_data
	wire   [5:0] cmd_mux_003_src_channel;                                                  // cmd_mux_003:src_channel -> led_s1_agent:cp_channel
	wire         cmd_mux_003_src_ready;                                                    // led_s1_agent:cp_ready -> cmd_mux_003:src_ready
	wire         gpio_0_s1_agent_m0_waitrequest;                                           // gpio_0_s1_translator:uav_waitrequest -> gpio_0_s1_agent:m0_waitrequest
	wire   [2:0] gpio_0_s1_agent_m0_burstcount;                                            // gpio_0_s1_agent:m0_burstcount -> gpio_0_s1_translator:uav_burstcount
	wire  [31:0] gpio_0_s1_agent_m0_writedata;                                             // gpio_0_s1_agent:m0_writedata -> gpio_0_s1_translator:uav_writedata
	wire  [15:0] gpio_0_s1_agent_m0_address;                                               // gpio_0_s1_agent:m0_address -> gpio_0_s1_translator:uav_address
	wire         gpio_0_s1_agent_m0_write;                                                 // gpio_0_s1_agent:m0_write -> gpio_0_s1_translator:uav_write
	wire         gpio_0_s1_agent_m0_lock;                                                  // gpio_0_s1_agent:m0_lock -> gpio_0_s1_translator:uav_lock
	wire         gpio_0_s1_agent_m0_read;                                                  // gpio_0_s1_agent:m0_read -> gpio_0_s1_translator:uav_read
	wire  [31:0] gpio_0_s1_agent_m0_readdata;                                              // gpio_0_s1_translator:uav_readdata -> gpio_0_s1_agent:m0_readdata
	wire         gpio_0_s1_agent_m0_readdatavalid;                                         // gpio_0_s1_translator:uav_readdatavalid -> gpio_0_s1_agent:m0_readdatavalid
	wire         gpio_0_s1_agent_m0_debugaccess;                                           // gpio_0_s1_agent:m0_debugaccess -> gpio_0_s1_translator:uav_debugaccess
	wire   [3:0] gpio_0_s1_agent_m0_byteenable;                                            // gpio_0_s1_agent:m0_byteenable -> gpio_0_s1_translator:uav_byteenable
	wire         gpio_0_s1_agent_rf_source_endofpacket;                                    // gpio_0_s1_agent:rf_source_endofpacket -> gpio_0_s1_agent_rsp_fifo:in_endofpacket
	wire         gpio_0_s1_agent_rf_source_valid;                                          // gpio_0_s1_agent:rf_source_valid -> gpio_0_s1_agent_rsp_fifo:in_valid
	wire         gpio_0_s1_agent_rf_source_startofpacket;                                  // gpio_0_s1_agent:rf_source_startofpacket -> gpio_0_s1_agent_rsp_fifo:in_startofpacket
	wire  [90:0] gpio_0_s1_agent_rf_source_data;                                           // gpio_0_s1_agent:rf_source_data -> gpio_0_s1_agent_rsp_fifo:in_data
	wire         gpio_0_s1_agent_rf_source_ready;                                          // gpio_0_s1_agent_rsp_fifo:in_ready -> gpio_0_s1_agent:rf_source_ready
	wire         gpio_0_s1_agent_rsp_fifo_out_endofpacket;                                 // gpio_0_s1_agent_rsp_fifo:out_endofpacket -> gpio_0_s1_agent:rf_sink_endofpacket
	wire         gpio_0_s1_agent_rsp_fifo_out_valid;                                       // gpio_0_s1_agent_rsp_fifo:out_valid -> gpio_0_s1_agent:rf_sink_valid
	wire         gpio_0_s1_agent_rsp_fifo_out_startofpacket;                               // gpio_0_s1_agent_rsp_fifo:out_startofpacket -> gpio_0_s1_agent:rf_sink_startofpacket
	wire  [90:0] gpio_0_s1_agent_rsp_fifo_out_data;                                        // gpio_0_s1_agent_rsp_fifo:out_data -> gpio_0_s1_agent:rf_sink_data
	wire         gpio_0_s1_agent_rsp_fifo_out_ready;                                       // gpio_0_s1_agent:rf_sink_ready -> gpio_0_s1_agent_rsp_fifo:out_ready
	wire         gpio_0_s1_agent_rdata_fifo_src_valid;                                     // gpio_0_s1_agent:rdata_fifo_src_valid -> gpio_0_s1_agent:rdata_fifo_sink_valid
	wire  [33:0] gpio_0_s1_agent_rdata_fifo_src_data;                                      // gpio_0_s1_agent:rdata_fifo_src_data -> gpio_0_s1_agent:rdata_fifo_sink_data
	wire         gpio_0_s1_agent_rdata_fifo_src_ready;                                     // gpio_0_s1_agent:rdata_fifo_sink_ready -> gpio_0_s1_agent:rdata_fifo_src_ready
	wire         cmd_mux_004_src_endofpacket;                                              // cmd_mux_004:src_endofpacket -> gpio_0_s1_agent:cp_endofpacket
	wire         cmd_mux_004_src_valid;                                                    // cmd_mux_004:src_valid -> gpio_0_s1_agent:cp_valid
	wire         cmd_mux_004_src_startofpacket;                                            // cmd_mux_004:src_startofpacket -> gpio_0_s1_agent:cp_startofpacket
	wire  [89:0] cmd_mux_004_src_data;                                                     // cmd_mux_004:src_data -> gpio_0_s1_agent:cp_data
	wire   [5:0] cmd_mux_004_src_channel;                                                  // cmd_mux_004:src_channel -> gpio_0_s1_agent:cp_channel
	wire         cmd_mux_004_src_ready;                                                    // gpio_0_s1_agent:cp_ready -> cmd_mux_004:src_ready
	wire         epcs_spi_spi_control_port_agent_m0_waitrequest;                           // epcs_spi_spi_control_port_translator:uav_waitrequest -> epcs_spi_spi_control_port_agent:m0_waitrequest
	wire   [2:0] epcs_spi_spi_control_port_agent_m0_burstcount;                            // epcs_spi_spi_control_port_agent:m0_burstcount -> epcs_spi_spi_control_port_translator:uav_burstcount
	wire  [31:0] epcs_spi_spi_control_port_agent_m0_writedata;                             // epcs_spi_spi_control_port_agent:m0_writedata -> epcs_spi_spi_control_port_translator:uav_writedata
	wire  [15:0] epcs_spi_spi_control_port_agent_m0_address;                               // epcs_spi_spi_control_port_agent:m0_address -> epcs_spi_spi_control_port_translator:uav_address
	wire         epcs_spi_spi_control_port_agent_m0_write;                                 // epcs_spi_spi_control_port_agent:m0_write -> epcs_spi_spi_control_port_translator:uav_write
	wire         epcs_spi_spi_control_port_agent_m0_lock;                                  // epcs_spi_spi_control_port_agent:m0_lock -> epcs_spi_spi_control_port_translator:uav_lock
	wire         epcs_spi_spi_control_port_agent_m0_read;                                  // epcs_spi_spi_control_port_agent:m0_read -> epcs_spi_spi_control_port_translator:uav_read
	wire  [31:0] epcs_spi_spi_control_port_agent_m0_readdata;                              // epcs_spi_spi_control_port_translator:uav_readdata -> epcs_spi_spi_control_port_agent:m0_readdata
	wire         epcs_spi_spi_control_port_agent_m0_readdatavalid;                         // epcs_spi_spi_control_port_translator:uav_readdatavalid -> epcs_spi_spi_control_port_agent:m0_readdatavalid
	wire         epcs_spi_spi_control_port_agent_m0_debugaccess;                           // epcs_spi_spi_control_port_agent:m0_debugaccess -> epcs_spi_spi_control_port_translator:uav_debugaccess
	wire   [3:0] epcs_spi_spi_control_port_agent_m0_byteenable;                            // epcs_spi_spi_control_port_agent:m0_byteenable -> epcs_spi_spi_control_port_translator:uav_byteenable
	wire         epcs_spi_spi_control_port_agent_rf_source_endofpacket;                    // epcs_spi_spi_control_port_agent:rf_source_endofpacket -> epcs_spi_spi_control_port_agent_rsp_fifo:in_endofpacket
	wire         epcs_spi_spi_control_port_agent_rf_source_valid;                          // epcs_spi_spi_control_port_agent:rf_source_valid -> epcs_spi_spi_control_port_agent_rsp_fifo:in_valid
	wire         epcs_spi_spi_control_port_agent_rf_source_startofpacket;                  // epcs_spi_spi_control_port_agent:rf_source_startofpacket -> epcs_spi_spi_control_port_agent_rsp_fifo:in_startofpacket
	wire  [90:0] epcs_spi_spi_control_port_agent_rf_source_data;                           // epcs_spi_spi_control_port_agent:rf_source_data -> epcs_spi_spi_control_port_agent_rsp_fifo:in_data
	wire         epcs_spi_spi_control_port_agent_rf_source_ready;                          // epcs_spi_spi_control_port_agent_rsp_fifo:in_ready -> epcs_spi_spi_control_port_agent:rf_source_ready
	wire         epcs_spi_spi_control_port_agent_rsp_fifo_out_endofpacket;                 // epcs_spi_spi_control_port_agent_rsp_fifo:out_endofpacket -> epcs_spi_spi_control_port_agent:rf_sink_endofpacket
	wire         epcs_spi_spi_control_port_agent_rsp_fifo_out_valid;                       // epcs_spi_spi_control_port_agent_rsp_fifo:out_valid -> epcs_spi_spi_control_port_agent:rf_sink_valid
	wire         epcs_spi_spi_control_port_agent_rsp_fifo_out_startofpacket;               // epcs_spi_spi_control_port_agent_rsp_fifo:out_startofpacket -> epcs_spi_spi_control_port_agent:rf_sink_startofpacket
	wire  [90:0] epcs_spi_spi_control_port_agent_rsp_fifo_out_data;                        // epcs_spi_spi_control_port_agent_rsp_fifo:out_data -> epcs_spi_spi_control_port_agent:rf_sink_data
	wire         epcs_spi_spi_control_port_agent_rsp_fifo_out_ready;                       // epcs_spi_spi_control_port_agent:rf_sink_ready -> epcs_spi_spi_control_port_agent_rsp_fifo:out_ready
	wire         epcs_spi_spi_control_port_agent_rdata_fifo_src_valid;                     // epcs_spi_spi_control_port_agent:rdata_fifo_src_valid -> epcs_spi_spi_control_port_agent:rdata_fifo_sink_valid
	wire  [33:0] epcs_spi_spi_control_port_agent_rdata_fifo_src_data;                      // epcs_spi_spi_control_port_agent:rdata_fifo_src_data -> epcs_spi_spi_control_port_agent:rdata_fifo_sink_data
	wire         epcs_spi_spi_control_port_agent_rdata_fifo_src_ready;                     // epcs_spi_spi_control_port_agent:rdata_fifo_sink_ready -> epcs_spi_spi_control_port_agent:rdata_fifo_src_ready
	wire         cmd_mux_005_src_endofpacket;                                              // cmd_mux_005:src_endofpacket -> epcs_spi_spi_control_port_agent:cp_endofpacket
	wire         cmd_mux_005_src_valid;                                                    // cmd_mux_005:src_valid -> epcs_spi_spi_control_port_agent:cp_valid
	wire         cmd_mux_005_src_startofpacket;                                            // cmd_mux_005:src_startofpacket -> epcs_spi_spi_control_port_agent:cp_startofpacket
	wire  [89:0] cmd_mux_005_src_data;                                                     // cmd_mux_005:src_data -> epcs_spi_spi_control_port_agent:cp_data
	wire   [5:0] cmd_mux_005_src_channel;                                                  // cmd_mux_005:src_channel -> epcs_spi_spi_control_port_agent:cp_channel
	wire         cmd_mux_005_src_ready;                                                    // epcs_spi_spi_control_port_agent:cp_ready -> cmd_mux_005:src_ready
	wire         peripherals_bridge_m0_agent_cp_endofpacket;                               // peripherals_bridge_m0_agent:cp_endofpacket -> router:sink_endofpacket
	wire         peripherals_bridge_m0_agent_cp_valid;                                     // peripherals_bridge_m0_agent:cp_valid -> router:sink_valid
	wire         peripherals_bridge_m0_agent_cp_startofpacket;                             // peripherals_bridge_m0_agent:cp_startofpacket -> router:sink_startofpacket
	wire  [89:0] peripherals_bridge_m0_agent_cp_data;                                      // peripherals_bridge_m0_agent:cp_data -> router:sink_data
	wire         peripherals_bridge_m0_agent_cp_ready;                                     // router:sink_ready -> peripherals_bridge_m0_agent:cp_ready
	wire         sysid_control_slave_agent_rp_endofpacket;                                 // sysid_control_slave_agent:rp_endofpacket -> router_001:sink_endofpacket
	wire         sysid_control_slave_agent_rp_valid;                                       // sysid_control_slave_agent:rp_valid -> router_001:sink_valid
	wire         sysid_control_slave_agent_rp_startofpacket;                               // sysid_control_slave_agent:rp_startofpacket -> router_001:sink_startofpacket
	wire  [89:0] sysid_control_slave_agent_rp_data;                                        // sysid_control_slave_agent:rp_data -> router_001:sink_data
	wire         sysid_control_slave_agent_rp_ready;                                       // router_001:sink_ready -> sysid_control_slave_agent:rp_ready
	wire         router_001_src_endofpacket;                                               // router_001:src_endofpacket -> rsp_demux:sink_endofpacket
	wire         router_001_src_valid;                                                     // router_001:src_valid -> rsp_demux:sink_valid
	wire         router_001_src_startofpacket;                                             // router_001:src_startofpacket -> rsp_demux:sink_startofpacket
	wire  [89:0] router_001_src_data;                                                      // router_001:src_data -> rsp_demux:sink_data
	wire   [5:0] router_001_src_channel;                                                   // router_001:src_channel -> rsp_demux:sink_channel
	wire         router_001_src_ready;                                                     // rsp_demux:sink_ready -> router_001:src_ready
	wire         systimer_s1_agent_rp_endofpacket;                                         // systimer_s1_agent:rp_endofpacket -> router_002:sink_endofpacket
	wire         systimer_s1_agent_rp_valid;                                               // systimer_s1_agent:rp_valid -> router_002:sink_valid
	wire         systimer_s1_agent_rp_startofpacket;                                       // systimer_s1_agent:rp_startofpacket -> router_002:sink_startofpacket
	wire  [89:0] systimer_s1_agent_rp_data;                                                // systimer_s1_agent:rp_data -> router_002:sink_data
	wire         systimer_s1_agent_rp_ready;                                               // router_002:sink_ready -> systimer_s1_agent:rp_ready
	wire         router_002_src_endofpacket;                                               // router_002:src_endofpacket -> rsp_demux_001:sink_endofpacket
	wire         router_002_src_valid;                                                     // router_002:src_valid -> rsp_demux_001:sink_valid
	wire         router_002_src_startofpacket;                                             // router_002:src_startofpacket -> rsp_demux_001:sink_startofpacket
	wire  [89:0] router_002_src_data;                                                      // router_002:src_data -> rsp_demux_001:sink_data
	wire   [5:0] router_002_src_channel;                                                   // router_002:src_channel -> rsp_demux_001:sink_channel
	wire         router_002_src_ready;                                                     // rsp_demux_001:sink_ready -> router_002:src_ready
	wire         jtag_uart_avalon_jtag_slave_agent_rp_endofpacket;                         // jtag_uart_avalon_jtag_slave_agent:rp_endofpacket -> router_003:sink_endofpacket
	wire         jtag_uart_avalon_jtag_slave_agent_rp_valid;                               // jtag_uart_avalon_jtag_slave_agent:rp_valid -> router_003:sink_valid
	wire         jtag_uart_avalon_jtag_slave_agent_rp_startofpacket;                       // jtag_uart_avalon_jtag_slave_agent:rp_startofpacket -> router_003:sink_startofpacket
	wire  [89:0] jtag_uart_avalon_jtag_slave_agent_rp_data;                                // jtag_uart_avalon_jtag_slave_agent:rp_data -> router_003:sink_data
	wire         jtag_uart_avalon_jtag_slave_agent_rp_ready;                               // router_003:sink_ready -> jtag_uart_avalon_jtag_slave_agent:rp_ready
	wire         router_003_src_endofpacket;                                               // router_003:src_endofpacket -> rsp_demux_002:sink_endofpacket
	wire         router_003_src_valid;                                                     // router_003:src_valid -> rsp_demux_002:sink_valid
	wire         router_003_src_startofpacket;                                             // router_003:src_startofpacket -> rsp_demux_002:sink_startofpacket
	wire  [89:0] router_003_src_data;                                                      // router_003:src_data -> rsp_demux_002:sink_data
	wire   [5:0] router_003_src_channel;                                                   // router_003:src_channel -> rsp_demux_002:sink_channel
	wire         router_003_src_ready;                                                     // rsp_demux_002:sink_ready -> router_003:src_ready
	wire         led_s1_agent_rp_endofpacket;                                              // led_s1_agent:rp_endofpacket -> router_004:sink_endofpacket
	wire         led_s1_agent_rp_valid;                                                    // led_s1_agent:rp_valid -> router_004:sink_valid
	wire         led_s1_agent_rp_startofpacket;                                            // led_s1_agent:rp_startofpacket -> router_004:sink_startofpacket
	wire  [89:0] led_s1_agent_rp_data;                                                     // led_s1_agent:rp_data -> router_004:sink_data
	wire         led_s1_agent_rp_ready;                                                    // router_004:sink_ready -> led_s1_agent:rp_ready
	wire         router_004_src_endofpacket;                                               // router_004:src_endofpacket -> rsp_demux_003:sink_endofpacket
	wire         router_004_src_valid;                                                     // router_004:src_valid -> rsp_demux_003:sink_valid
	wire         router_004_src_startofpacket;                                             // router_004:src_startofpacket -> rsp_demux_003:sink_startofpacket
	wire  [89:0] router_004_src_data;                                                      // router_004:src_data -> rsp_demux_003:sink_data
	wire   [5:0] router_004_src_channel;                                                   // router_004:src_channel -> rsp_demux_003:sink_channel
	wire         router_004_src_ready;                                                     // rsp_demux_003:sink_ready -> router_004:src_ready
	wire         gpio_0_s1_agent_rp_endofpacket;                                           // gpio_0_s1_agent:rp_endofpacket -> router_005:sink_endofpacket
	wire         gpio_0_s1_agent_rp_valid;                                                 // gpio_0_s1_agent:rp_valid -> router_005:sink_valid
	wire         gpio_0_s1_agent_rp_startofpacket;                                         // gpio_0_s1_agent:rp_startofpacket -> router_005:sink_startofpacket
	wire  [89:0] gpio_0_s1_agent_rp_data;                                                  // gpio_0_s1_agent:rp_data -> router_005:sink_data
	wire         gpio_0_s1_agent_rp_ready;                                                 // router_005:sink_ready -> gpio_0_s1_agent:rp_ready
	wire         router_005_src_endofpacket;                                               // router_005:src_endofpacket -> rsp_demux_004:sink_endofpacket
	wire         router_005_src_valid;                                                     // router_005:src_valid -> rsp_demux_004:sink_valid
	wire         router_005_src_startofpacket;                                             // router_005:src_startofpacket -> rsp_demux_004:sink_startofpacket
	wire  [89:0] router_005_src_data;                                                      // router_005:src_data -> rsp_demux_004:sink_data
	wire   [5:0] router_005_src_channel;                                                   // router_005:src_channel -> rsp_demux_004:sink_channel
	wire         router_005_src_ready;                                                     // rsp_demux_004:sink_ready -> router_005:src_ready
	wire         epcs_spi_spi_control_port_agent_rp_endofpacket;                           // epcs_spi_spi_control_port_agent:rp_endofpacket -> router_006:sink_endofpacket
	wire         epcs_spi_spi_control_port_agent_rp_valid;                                 // epcs_spi_spi_control_port_agent:rp_valid -> router_006:sink_valid
	wire         epcs_spi_spi_control_port_agent_rp_startofpacket;                         // epcs_spi_spi_control_port_agent:rp_startofpacket -> router_006:sink_startofpacket
	wire  [89:0] epcs_spi_spi_control_port_agent_rp_data;                                  // epcs_spi_spi_control_port_agent:rp_data -> router_006:sink_data
	wire         epcs_spi_spi_control_port_agent_rp_ready;                                 // router_006:sink_ready -> epcs_spi_spi_control_port_agent:rp_ready
	wire         router_006_src_endofpacket;                                               // router_006:src_endofpacket -> rsp_demux_005:sink_endofpacket
	wire         router_006_src_valid;                                                     // router_006:src_valid -> rsp_demux_005:sink_valid
	wire         router_006_src_startofpacket;                                             // router_006:src_startofpacket -> rsp_demux_005:sink_startofpacket
	wire  [89:0] router_006_src_data;                                                      // router_006:src_data -> rsp_demux_005:sink_data
	wire   [5:0] router_006_src_channel;                                                   // router_006:src_channel -> rsp_demux_005:sink_channel
	wire         router_006_src_ready;                                                     // rsp_demux_005:sink_ready -> router_006:src_ready
	wire         router_src_endofpacket;                                                   // router:src_endofpacket -> peripherals_bridge_m0_limiter:cmd_sink_endofpacket
	wire         router_src_valid;                                                         // router:src_valid -> peripherals_bridge_m0_limiter:cmd_sink_valid
	wire         router_src_startofpacket;                                                 // router:src_startofpacket -> peripherals_bridge_m0_limiter:cmd_sink_startofpacket
	wire  [89:0] router_src_data;                                                          // router:src_data -> peripherals_bridge_m0_limiter:cmd_sink_data
	wire   [5:0] router_src_channel;                                                       // router:src_channel -> peripherals_bridge_m0_limiter:cmd_sink_channel
	wire         router_src_ready;                                                         // peripherals_bridge_m0_limiter:cmd_sink_ready -> router:src_ready
	wire         peripherals_bridge_m0_limiter_cmd_src_endofpacket;                        // peripherals_bridge_m0_limiter:cmd_src_endofpacket -> cmd_demux:sink_endofpacket
	wire         peripherals_bridge_m0_limiter_cmd_src_startofpacket;                      // peripherals_bridge_m0_limiter:cmd_src_startofpacket -> cmd_demux:sink_startofpacket
	wire  [89:0] peripherals_bridge_m0_limiter_cmd_src_data;                               // peripherals_bridge_m0_limiter:cmd_src_data -> cmd_demux:sink_data
	wire   [5:0] peripherals_bridge_m0_limiter_cmd_src_channel;                            // peripherals_bridge_m0_limiter:cmd_src_channel -> cmd_demux:sink_channel
	wire         peripherals_bridge_m0_limiter_cmd_src_ready;                              // cmd_demux:sink_ready -> peripherals_bridge_m0_limiter:cmd_src_ready
	wire         rsp_mux_src_endofpacket;                                                  // rsp_mux:src_endofpacket -> peripherals_bridge_m0_limiter:rsp_sink_endofpacket
	wire         rsp_mux_src_valid;                                                        // rsp_mux:src_valid -> peripherals_bridge_m0_limiter:rsp_sink_valid
	wire         rsp_mux_src_startofpacket;                                                // rsp_mux:src_startofpacket -> peripherals_bridge_m0_limiter:rsp_sink_startofpacket
	wire  [89:0] rsp_mux_src_data;                                                         // rsp_mux:src_data -> peripherals_bridge_m0_limiter:rsp_sink_data
	wire   [5:0] rsp_mux_src_channel;                                                      // rsp_mux:src_channel -> peripherals_bridge_m0_limiter:rsp_sink_channel
	wire         rsp_mux_src_ready;                                                        // peripherals_bridge_m0_limiter:rsp_sink_ready -> rsp_mux:src_ready
	wire         peripherals_bridge_m0_limiter_rsp_src_endofpacket;                        // peripherals_bridge_m0_limiter:rsp_src_endofpacket -> peripherals_bridge_m0_agent:rp_endofpacket
	wire         peripherals_bridge_m0_limiter_rsp_src_valid;                              // peripherals_bridge_m0_limiter:rsp_src_valid -> peripherals_bridge_m0_agent:rp_valid
	wire         peripherals_bridge_m0_limiter_rsp_src_startofpacket;                      // peripherals_bridge_m0_limiter:rsp_src_startofpacket -> peripherals_bridge_m0_agent:rp_startofpacket
	wire  [89:0] peripherals_bridge_m0_limiter_rsp_src_data;                               // peripherals_bridge_m0_limiter:rsp_src_data -> peripherals_bridge_m0_agent:rp_data
	wire   [5:0] peripherals_bridge_m0_limiter_rsp_src_channel;                            // peripherals_bridge_m0_limiter:rsp_src_channel -> peripherals_bridge_m0_agent:rp_channel
	wire         peripherals_bridge_m0_limiter_rsp_src_ready;                              // peripherals_bridge_m0_agent:rp_ready -> peripherals_bridge_m0_limiter:rsp_src_ready
	wire         cmd_demux_src0_endofpacket;                                               // cmd_demux:src0_endofpacket -> cmd_mux:sink0_endofpacket
	wire         cmd_demux_src0_valid;                                                     // cmd_demux:src0_valid -> cmd_mux:sink0_valid
	wire         cmd_demux_src0_startofpacket;                                             // cmd_demux:src0_startofpacket -> cmd_mux:sink0_startofpacket
	wire  [89:0] cmd_demux_src0_data;                                                      // cmd_demux:src0_data -> cmd_mux:sink0_data
	wire   [5:0] cmd_demux_src0_channel;                                                   // cmd_demux:src0_channel -> cmd_mux:sink0_channel
	wire         cmd_demux_src0_ready;                                                     // cmd_mux:sink0_ready -> cmd_demux:src0_ready
	wire         cmd_demux_src1_endofpacket;                                               // cmd_demux:src1_endofpacket -> cmd_mux_001:sink0_endofpacket
	wire         cmd_demux_src1_valid;                                                     // cmd_demux:src1_valid -> cmd_mux_001:sink0_valid
	wire         cmd_demux_src1_startofpacket;                                             // cmd_demux:src1_startofpacket -> cmd_mux_001:sink0_startofpacket
	wire  [89:0] cmd_demux_src1_data;                                                      // cmd_demux:src1_data -> cmd_mux_001:sink0_data
	wire   [5:0] cmd_demux_src1_channel;                                                   // cmd_demux:src1_channel -> cmd_mux_001:sink0_channel
	wire         cmd_demux_src1_ready;                                                     // cmd_mux_001:sink0_ready -> cmd_demux:src1_ready
	wire         cmd_demux_src2_endofpacket;                                               // cmd_demux:src2_endofpacket -> cmd_mux_002:sink0_endofpacket
	wire         cmd_demux_src2_valid;                                                     // cmd_demux:src2_valid -> cmd_mux_002:sink0_valid
	wire         cmd_demux_src2_startofpacket;                                             // cmd_demux:src2_startofpacket -> cmd_mux_002:sink0_startofpacket
	wire  [89:0] cmd_demux_src2_data;                                                      // cmd_demux:src2_data -> cmd_mux_002:sink0_data
	wire   [5:0] cmd_demux_src2_channel;                                                   // cmd_demux:src2_channel -> cmd_mux_002:sink0_channel
	wire         cmd_demux_src2_ready;                                                     // cmd_mux_002:sink0_ready -> cmd_demux:src2_ready
	wire         cmd_demux_src3_endofpacket;                                               // cmd_demux:src3_endofpacket -> cmd_mux_003:sink0_endofpacket
	wire         cmd_demux_src3_valid;                                                     // cmd_demux:src3_valid -> cmd_mux_003:sink0_valid
	wire         cmd_demux_src3_startofpacket;                                             // cmd_demux:src3_startofpacket -> cmd_mux_003:sink0_startofpacket
	wire  [89:0] cmd_demux_src3_data;                                                      // cmd_demux:src3_data -> cmd_mux_003:sink0_data
	wire   [5:0] cmd_demux_src3_channel;                                                   // cmd_demux:src3_channel -> cmd_mux_003:sink0_channel
	wire         cmd_demux_src3_ready;                                                     // cmd_mux_003:sink0_ready -> cmd_demux:src3_ready
	wire         cmd_demux_src4_endofpacket;                                               // cmd_demux:src4_endofpacket -> cmd_mux_004:sink0_endofpacket
	wire         cmd_demux_src4_valid;                                                     // cmd_demux:src4_valid -> cmd_mux_004:sink0_valid
	wire         cmd_demux_src4_startofpacket;                                             // cmd_demux:src4_startofpacket -> cmd_mux_004:sink0_startofpacket
	wire  [89:0] cmd_demux_src4_data;                                                      // cmd_demux:src4_data -> cmd_mux_004:sink0_data
	wire   [5:0] cmd_demux_src4_channel;                                                   // cmd_demux:src4_channel -> cmd_mux_004:sink0_channel
	wire         cmd_demux_src4_ready;                                                     // cmd_mux_004:sink0_ready -> cmd_demux:src4_ready
	wire         cmd_demux_src5_endofpacket;                                               // cmd_demux:src5_endofpacket -> cmd_mux_005:sink0_endofpacket
	wire         cmd_demux_src5_valid;                                                     // cmd_demux:src5_valid -> cmd_mux_005:sink0_valid
	wire         cmd_demux_src5_startofpacket;                                             // cmd_demux:src5_startofpacket -> cmd_mux_005:sink0_startofpacket
	wire  [89:0] cmd_demux_src5_data;                                                      // cmd_demux:src5_data -> cmd_mux_005:sink0_data
	wire   [5:0] cmd_demux_src5_channel;                                                   // cmd_demux:src5_channel -> cmd_mux_005:sink0_channel
	wire         cmd_demux_src5_ready;                                                     // cmd_mux_005:sink0_ready -> cmd_demux:src5_ready
	wire         rsp_demux_src0_endofpacket;                                               // rsp_demux:src0_endofpacket -> rsp_mux:sink0_endofpacket
	wire         rsp_demux_src0_valid;                                                     // rsp_demux:src0_valid -> rsp_mux:sink0_valid
	wire         rsp_demux_src0_startofpacket;                                             // rsp_demux:src0_startofpacket -> rsp_mux:sink0_startofpacket
	wire  [89:0] rsp_demux_src0_data;                                                      // rsp_demux:src0_data -> rsp_mux:sink0_data
	wire   [5:0] rsp_demux_src0_channel;                                                   // rsp_demux:src0_channel -> rsp_mux:sink0_channel
	wire         rsp_demux_src0_ready;                                                     // rsp_mux:sink0_ready -> rsp_demux:src0_ready
	wire         rsp_demux_001_src0_endofpacket;                                           // rsp_demux_001:src0_endofpacket -> rsp_mux:sink1_endofpacket
	wire         rsp_demux_001_src0_valid;                                                 // rsp_demux_001:src0_valid -> rsp_mux:sink1_valid
	wire         rsp_demux_001_src0_startofpacket;                                         // rsp_demux_001:src0_startofpacket -> rsp_mux:sink1_startofpacket
	wire  [89:0] rsp_demux_001_src0_data;                                                  // rsp_demux_001:src0_data -> rsp_mux:sink1_data
	wire   [5:0] rsp_demux_001_src0_channel;                                               // rsp_demux_001:src0_channel -> rsp_mux:sink1_channel
	wire         rsp_demux_001_src0_ready;                                                 // rsp_mux:sink1_ready -> rsp_demux_001:src0_ready
	wire         rsp_demux_002_src0_endofpacket;                                           // rsp_demux_002:src0_endofpacket -> rsp_mux:sink2_endofpacket
	wire         rsp_demux_002_src0_valid;                                                 // rsp_demux_002:src0_valid -> rsp_mux:sink2_valid
	wire         rsp_demux_002_src0_startofpacket;                                         // rsp_demux_002:src0_startofpacket -> rsp_mux:sink2_startofpacket
	wire  [89:0] rsp_demux_002_src0_data;                                                  // rsp_demux_002:src0_data -> rsp_mux:sink2_data
	wire   [5:0] rsp_demux_002_src0_channel;                                               // rsp_demux_002:src0_channel -> rsp_mux:sink2_channel
	wire         rsp_demux_002_src0_ready;                                                 // rsp_mux:sink2_ready -> rsp_demux_002:src0_ready
	wire         rsp_demux_003_src0_endofpacket;                                           // rsp_demux_003:src0_endofpacket -> rsp_mux:sink3_endofpacket
	wire         rsp_demux_003_src0_valid;                                                 // rsp_demux_003:src0_valid -> rsp_mux:sink3_valid
	wire         rsp_demux_003_src0_startofpacket;                                         // rsp_demux_003:src0_startofpacket -> rsp_mux:sink3_startofpacket
	wire  [89:0] rsp_demux_003_src0_data;                                                  // rsp_demux_003:src0_data -> rsp_mux:sink3_data
	wire   [5:0] rsp_demux_003_src0_channel;                                               // rsp_demux_003:src0_channel -> rsp_mux:sink3_channel
	wire         rsp_demux_003_src0_ready;                                                 // rsp_mux:sink3_ready -> rsp_demux_003:src0_ready
	wire         rsp_demux_004_src0_endofpacket;                                           // rsp_demux_004:src0_endofpacket -> rsp_mux:sink4_endofpacket
	wire         rsp_demux_004_src0_valid;                                                 // rsp_demux_004:src0_valid -> rsp_mux:sink4_valid
	wire         rsp_demux_004_src0_startofpacket;                                         // rsp_demux_004:src0_startofpacket -> rsp_mux:sink4_startofpacket
	wire  [89:0] rsp_demux_004_src0_data;                                                  // rsp_demux_004:src0_data -> rsp_mux:sink4_data
	wire   [5:0] rsp_demux_004_src0_channel;                                               // rsp_demux_004:src0_channel -> rsp_mux:sink4_channel
	wire         rsp_demux_004_src0_ready;                                                 // rsp_mux:sink4_ready -> rsp_demux_004:src0_ready
	wire         rsp_demux_005_src0_endofpacket;                                           // rsp_demux_005:src0_endofpacket -> rsp_mux:sink5_endofpacket
	wire         rsp_demux_005_src0_valid;                                                 // rsp_demux_005:src0_valid -> rsp_mux:sink5_valid
	wire         rsp_demux_005_src0_startofpacket;                                         // rsp_demux_005:src0_startofpacket -> rsp_mux:sink5_startofpacket
	wire  [89:0] rsp_demux_005_src0_data;                                                  // rsp_demux_005:src0_data -> rsp_mux:sink5_data
	wire   [5:0] rsp_demux_005_src0_channel;                                               // rsp_demux_005:src0_channel -> rsp_mux:sink5_channel
	wire         rsp_demux_005_src0_ready;                                                 // rsp_mux:sink5_ready -> rsp_demux_005:src0_ready
	wire   [5:0] peripherals_bridge_m0_limiter_cmd_valid_data;                             // peripherals_bridge_m0_limiter:cmd_src_valid -> cmd_demux:sink_valid

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (16),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (16),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (1),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) peripherals_bridge_m0_translator (
		.clk                      (clk_peri_clk_clk),                                                         //                       clk.clk
		.reset                    (peripherals_bridge_reset_reset_bridge_in_reset_reset),                     //                     reset.reset
		.uav_address              (peripherals_bridge_m0_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount           (peripherals_bridge_m0_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read                 (peripherals_bridge_m0_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write                (peripherals_bridge_m0_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest          (peripherals_bridge_m0_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid        (peripherals_bridge_m0_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable           (peripherals_bridge_m0_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata             (peripherals_bridge_m0_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata            (peripherals_bridge_m0_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock                 (peripherals_bridge_m0_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess          (peripherals_bridge_m0_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address               (peripherals_bridge_m0_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest           (peripherals_bridge_m0_waitrequest),                                        //                          .waitrequest
		.av_burstcount            (peripherals_bridge_m0_burstcount),                                         //                          .burstcount
		.av_byteenable            (peripherals_bridge_m0_byteenable),                                         //                          .byteenable
		.av_read                  (peripherals_bridge_m0_read),                                               //                          .read
		.av_readdata              (peripherals_bridge_m0_readdata),                                           //                          .readdata
		.av_readdatavalid         (peripherals_bridge_m0_readdatavalid),                                      //                          .readdatavalid
		.av_write                 (peripherals_bridge_m0_write),                                              //                          .write
		.av_writedata             (peripherals_bridge_m0_writedata),                                          //                          .writedata
		.av_debugaccess           (peripherals_bridge_m0_debugaccess),                                        //                          .debugaccess
		.av_beginbursttransfer    (1'b0),                                                                     //               (terminated)
		.av_begintransfer         (1'b0),                                                                     //               (terminated)
		.av_chipselect            (1'b0),                                                                     //               (terminated)
		.av_lock                  (1'b0),                                                                     //               (terminated)
		.uav_clken                (),                                                                         //               (terminated)
		.av_clken                 (1'b1),                                                                     //               (terminated)
		.uav_response             (2'b00),                                                                    //               (terminated)
		.av_response              (),                                                                         //               (terminated)
		.uav_writeresponserequest (),                                                                         //               (terminated)
		.uav_writeresponsevalid   (1'b0),                                                                     //               (terminated)
		.av_writeresponserequest  (1'b0),                                                                     //               (terminated)
		.av_writeresponsevalid    ()                                                                          //               (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (1),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (16),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) sysid_control_slave_translator (
		.clk                      (clk_peri_clk_clk),                                     //                      clk.clk
		.reset                    (peripherals_bridge_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address              (sysid_control_slave_agent_m0_address),                 // avalon_universal_slave_0.address
		.uav_burstcount           (sysid_control_slave_agent_m0_burstcount),              //                         .burstcount
		.uav_read                 (sysid_control_slave_agent_m0_read),                    //                         .read
		.uav_write                (sysid_control_slave_agent_m0_write),                   //                         .write
		.uav_waitrequest          (sysid_control_slave_agent_m0_waitrequest),             //                         .waitrequest
		.uav_readdatavalid        (sysid_control_slave_agent_m0_readdatavalid),           //                         .readdatavalid
		.uav_byteenable           (sysid_control_slave_agent_m0_byteenable),              //                         .byteenable
		.uav_readdata             (sysid_control_slave_agent_m0_readdata),                //                         .readdata
		.uav_writedata            (sysid_control_slave_agent_m0_writedata),               //                         .writedata
		.uav_lock                 (sysid_control_slave_agent_m0_lock),                    //                         .lock
		.uav_debugaccess          (sysid_control_slave_agent_m0_debugaccess),             //                         .debugaccess
		.av_address               (sysid_control_slave_address),                          //      avalon_anti_slave_0.address
		.av_readdata              (sysid_control_slave_readdata),                         //                         .readdata
		.av_write                 (),                                                     //              (terminated)
		.av_read                  (),                                                     //              (terminated)
		.av_writedata             (),                                                     //              (terminated)
		.av_begintransfer         (),                                                     //              (terminated)
		.av_beginbursttransfer    (),                                                     //              (terminated)
		.av_burstcount            (),                                                     //              (terminated)
		.av_byteenable            (),                                                     //              (terminated)
		.av_readdatavalid         (1'b0),                                                 //              (terminated)
		.av_waitrequest           (1'b0),                                                 //              (terminated)
		.av_writebyteenable       (),                                                     //              (terminated)
		.av_lock                  (),                                                     //              (terminated)
		.av_chipselect            (),                                                     //              (terminated)
		.av_clken                 (),                                                     //              (terminated)
		.uav_clken                (1'b0),                                                 //              (terminated)
		.av_debugaccess           (),                                                     //              (terminated)
		.av_outputenable          (),                                                     //              (terminated)
		.uav_response             (),                                                     //              (terminated)
		.av_response              (2'b00),                                                //              (terminated)
		.uav_writeresponserequest (1'b0),                                                 //              (terminated)
		.uav_writeresponsevalid   (),                                                     //              (terminated)
		.av_writeresponserequest  (),                                                     //              (terminated)
		.av_writeresponsevalid    (1'b0)                                                  //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (16),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (16),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) systimer_s1_translator (
		.clk                      (clk_peri_clk_clk),                                     //                      clk.clk
		.reset                    (peripherals_bridge_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address              (systimer_s1_agent_m0_address),                         // avalon_universal_slave_0.address
		.uav_burstcount           (systimer_s1_agent_m0_burstcount),                      //                         .burstcount
		.uav_read                 (systimer_s1_agent_m0_read),                            //                         .read
		.uav_write                (systimer_s1_agent_m0_write),                           //                         .write
		.uav_waitrequest          (systimer_s1_agent_m0_waitrequest),                     //                         .waitrequest
		.uav_readdatavalid        (systimer_s1_agent_m0_readdatavalid),                   //                         .readdatavalid
		.uav_byteenable           (systimer_s1_agent_m0_byteenable),                      //                         .byteenable
		.uav_readdata             (systimer_s1_agent_m0_readdata),                        //                         .readdata
		.uav_writedata            (systimer_s1_agent_m0_writedata),                       //                         .writedata
		.uav_lock                 (systimer_s1_agent_m0_lock),                            //                         .lock
		.uav_debugaccess          (systimer_s1_agent_m0_debugaccess),                     //                         .debugaccess
		.av_address               (systimer_s1_address),                                  //      avalon_anti_slave_0.address
		.av_write                 (systimer_s1_write),                                    //                         .write
		.av_readdata              (systimer_s1_readdata),                                 //                         .readdata
		.av_writedata             (systimer_s1_writedata),                                //                         .writedata
		.av_chipselect            (systimer_s1_chipselect),                               //                         .chipselect
		.av_read                  (),                                                     //              (terminated)
		.av_begintransfer         (),                                                     //              (terminated)
		.av_beginbursttransfer    (),                                                     //              (terminated)
		.av_burstcount            (),                                                     //              (terminated)
		.av_byteenable            (),                                                     //              (terminated)
		.av_readdatavalid         (1'b0),                                                 //              (terminated)
		.av_waitrequest           (1'b0),                                                 //              (terminated)
		.av_writebyteenable       (),                                                     //              (terminated)
		.av_lock                  (),                                                     //              (terminated)
		.av_clken                 (),                                                     //              (terminated)
		.uav_clken                (1'b0),                                                 //              (terminated)
		.av_debugaccess           (),                                                     //              (terminated)
		.av_outputenable          (),                                                     //              (terminated)
		.uav_response             (),                                                     //              (terminated)
		.av_response              (2'b00),                                                //              (terminated)
		.uav_writeresponserequest (1'b0),                                                 //              (terminated)
		.uav_writeresponsevalid   (),                                                     //              (terminated)
		.av_writeresponserequest  (),                                                     //              (terminated)
		.av_writeresponsevalid    (1'b0)                                                  //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (1),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (16),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) jtag_uart_avalon_jtag_slave_translator (
		.clk                      (clk_peri_clk_clk),                                     //                      clk.clk
		.reset                    (peripherals_bridge_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address              (jtag_uart_avalon_jtag_slave_agent_m0_address),         // avalon_universal_slave_0.address
		.uav_burstcount           (jtag_uart_avalon_jtag_slave_agent_m0_burstcount),      //                         .burstcount
		.uav_read                 (jtag_uart_avalon_jtag_slave_agent_m0_read),            //                         .read
		.uav_write                (jtag_uart_avalon_jtag_slave_agent_m0_write),           //                         .write
		.uav_waitrequest          (jtag_uart_avalon_jtag_slave_agent_m0_waitrequest),     //                         .waitrequest
		.uav_readdatavalid        (jtag_uart_avalon_jtag_slave_agent_m0_readdatavalid),   //                         .readdatavalid
		.uav_byteenable           (jtag_uart_avalon_jtag_slave_agent_m0_byteenable),      //                         .byteenable
		.uav_readdata             (jtag_uart_avalon_jtag_slave_agent_m0_readdata),        //                         .readdata
		.uav_writedata            (jtag_uart_avalon_jtag_slave_agent_m0_writedata),       //                         .writedata
		.uav_lock                 (jtag_uart_avalon_jtag_slave_agent_m0_lock),            //                         .lock
		.uav_debugaccess          (jtag_uart_avalon_jtag_slave_agent_m0_debugaccess),     //                         .debugaccess
		.av_address               (jtag_uart_avalon_jtag_slave_address),                  //      avalon_anti_slave_0.address
		.av_write                 (jtag_uart_avalon_jtag_slave_write),                    //                         .write
		.av_read                  (jtag_uart_avalon_jtag_slave_read),                     //                         .read
		.av_readdata              (jtag_uart_avalon_jtag_slave_readdata),                 //                         .readdata
		.av_writedata             (jtag_uart_avalon_jtag_slave_writedata),                //                         .writedata
		.av_waitrequest           (jtag_uart_avalon_jtag_slave_waitrequest),              //                         .waitrequest
		.av_chipselect            (jtag_uart_avalon_jtag_slave_chipselect),               //                         .chipselect
		.av_begintransfer         (),                                                     //              (terminated)
		.av_beginbursttransfer    (),                                                     //              (terminated)
		.av_burstcount            (),                                                     //              (terminated)
		.av_byteenable            (),                                                     //              (terminated)
		.av_readdatavalid         (1'b0),                                                 //              (terminated)
		.av_writebyteenable       (),                                                     //              (terminated)
		.av_lock                  (),                                                     //              (terminated)
		.av_clken                 (),                                                     //              (terminated)
		.uav_clken                (1'b0),                                                 //              (terminated)
		.av_debugaccess           (),                                                     //              (terminated)
		.av_outputenable          (),                                                     //              (terminated)
		.uav_response             (),                                                     //              (terminated)
		.av_response              (2'b00),                                                //              (terminated)
		.uav_writeresponserequest (1'b0),                                                 //              (terminated)
		.uav_writeresponsevalid   (),                                                     //              (terminated)
		.av_writeresponserequest  (),                                                     //              (terminated)
		.av_writeresponsevalid    (1'b0)                                                  //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (16),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) led_s1_translator (
		.clk                      (clk_peri_clk_clk),                                     //                      clk.clk
		.reset                    (peripherals_bridge_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address              (led_s1_agent_m0_address),                              // avalon_universal_slave_0.address
		.uav_burstcount           (led_s1_agent_m0_burstcount),                           //                         .burstcount
		.uav_read                 (led_s1_agent_m0_read),                                 //                         .read
		.uav_write                (led_s1_agent_m0_write),                                //                         .write
		.uav_waitrequest          (led_s1_agent_m0_waitrequest),                          //                         .waitrequest
		.uav_readdatavalid        (led_s1_agent_m0_readdatavalid),                        //                         .readdatavalid
		.uav_byteenable           (led_s1_agent_m0_byteenable),                           //                         .byteenable
		.uav_readdata             (led_s1_agent_m0_readdata),                             //                         .readdata
		.uav_writedata            (led_s1_agent_m0_writedata),                            //                         .writedata
		.uav_lock                 (led_s1_agent_m0_lock),                                 //                         .lock
		.uav_debugaccess          (led_s1_agent_m0_debugaccess),                          //                         .debugaccess
		.av_address               (led_s1_address),                                       //      avalon_anti_slave_0.address
		.av_write                 (led_s1_write),                                         //                         .write
		.av_readdata              (led_s1_readdata),                                      //                         .readdata
		.av_writedata             (led_s1_writedata),                                     //                         .writedata
		.av_chipselect            (led_s1_chipselect),                                    //                         .chipselect
		.av_read                  (),                                                     //              (terminated)
		.av_begintransfer         (),                                                     //              (terminated)
		.av_beginbursttransfer    (),                                                     //              (terminated)
		.av_burstcount            (),                                                     //              (terminated)
		.av_byteenable            (),                                                     //              (terminated)
		.av_readdatavalid         (1'b0),                                                 //              (terminated)
		.av_waitrequest           (1'b0),                                                 //              (terminated)
		.av_writebyteenable       (),                                                     //              (terminated)
		.av_lock                  (),                                                     //              (terminated)
		.av_clken                 (),                                                     //              (terminated)
		.uav_clken                (1'b0),                                                 //              (terminated)
		.av_debugaccess           (),                                                     //              (terminated)
		.av_outputenable          (),                                                     //              (terminated)
		.uav_response             (),                                                     //              (terminated)
		.av_response              (2'b00),                                                //              (terminated)
		.uav_writeresponserequest (1'b0),                                                 //              (terminated)
		.uav_writeresponsevalid   (),                                                     //              (terminated)
		.av_writeresponserequest  (),                                                     //              (terminated)
		.av_writeresponsevalid    (1'b0)                                                  //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (16),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) gpio_0_s1_translator (
		.clk                      (clk_peri_clk_clk),                                     //                      clk.clk
		.reset                    (peripherals_bridge_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address              (gpio_0_s1_agent_m0_address),                           // avalon_universal_slave_0.address
		.uav_burstcount           (gpio_0_s1_agent_m0_burstcount),                        //                         .burstcount
		.uav_read                 (gpio_0_s1_agent_m0_read),                              //                         .read
		.uav_write                (gpio_0_s1_agent_m0_write),                             //                         .write
		.uav_waitrequest          (gpio_0_s1_agent_m0_waitrequest),                       //                         .waitrequest
		.uav_readdatavalid        (gpio_0_s1_agent_m0_readdatavalid),                     //                         .readdatavalid
		.uav_byteenable           (gpio_0_s1_agent_m0_byteenable),                        //                         .byteenable
		.uav_readdata             (gpio_0_s1_agent_m0_readdata),                          //                         .readdata
		.uav_writedata            (gpio_0_s1_agent_m0_writedata),                         //                         .writedata
		.uav_lock                 (gpio_0_s1_agent_m0_lock),                              //                         .lock
		.uav_debugaccess          (gpio_0_s1_agent_m0_debugaccess),                       //                         .debugaccess
		.av_address               (gpio_0_s1_address),                                    //      avalon_anti_slave_0.address
		.av_write                 (gpio_0_s1_write),                                      //                         .write
		.av_readdata              (gpio_0_s1_readdata),                                   //                         .readdata
		.av_writedata             (gpio_0_s1_writedata),                                  //                         .writedata
		.av_chipselect            (gpio_0_s1_chipselect),                                 //                         .chipselect
		.av_read                  (),                                                     //              (terminated)
		.av_begintransfer         (),                                                     //              (terminated)
		.av_beginbursttransfer    (),                                                     //              (terminated)
		.av_burstcount            (),                                                     //              (terminated)
		.av_byteenable            (),                                                     //              (terminated)
		.av_readdatavalid         (1'b0),                                                 //              (terminated)
		.av_waitrequest           (1'b0),                                                 //              (terminated)
		.av_writebyteenable       (),                                                     //              (terminated)
		.av_lock                  (),                                                     //              (terminated)
		.av_clken                 (),                                                     //              (terminated)
		.uav_clken                (1'b0),                                                 //              (terminated)
		.av_debugaccess           (),                                                     //              (terminated)
		.av_outputenable          (),                                                     //              (terminated)
		.uav_response             (),                                                     //              (terminated)
		.av_response              (2'b00),                                                //              (terminated)
		.uav_writeresponserequest (1'b0),                                                 //              (terminated)
		.uav_writeresponsevalid   (),                                                     //              (terminated)
		.av_writeresponserequest  (),                                                     //              (terminated)
		.av_writeresponsevalid    (1'b0)                                                  //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (16),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (16),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (1),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) epcs_spi_spi_control_port_translator (
		.clk                      (clk_peri_clk_clk),                                     //                      clk.clk
		.reset                    (peripherals_bridge_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address              (epcs_spi_spi_control_port_agent_m0_address),           // avalon_universal_slave_0.address
		.uav_burstcount           (epcs_spi_spi_control_port_agent_m0_burstcount),        //                         .burstcount
		.uav_read                 (epcs_spi_spi_control_port_agent_m0_read),              //                         .read
		.uav_write                (epcs_spi_spi_control_port_agent_m0_write),             //                         .write
		.uav_waitrequest          (epcs_spi_spi_control_port_agent_m0_waitrequest),       //                         .waitrequest
		.uav_readdatavalid        (epcs_spi_spi_control_port_agent_m0_readdatavalid),     //                         .readdatavalid
		.uav_byteenable           (epcs_spi_spi_control_port_agent_m0_byteenable),        //                         .byteenable
		.uav_readdata             (epcs_spi_spi_control_port_agent_m0_readdata),          //                         .readdata
		.uav_writedata            (epcs_spi_spi_control_port_agent_m0_writedata),         //                         .writedata
		.uav_lock                 (epcs_spi_spi_control_port_agent_m0_lock),              //                         .lock
		.uav_debugaccess          (epcs_spi_spi_control_port_agent_m0_debugaccess),       //                         .debugaccess
		.av_address               (epcs_spi_spi_control_port_address),                    //      avalon_anti_slave_0.address
		.av_write                 (epcs_spi_spi_control_port_write),                      //                         .write
		.av_read                  (epcs_spi_spi_control_port_read),                       //                         .read
		.av_readdata              (epcs_spi_spi_control_port_readdata),                   //                         .readdata
		.av_writedata             (epcs_spi_spi_control_port_writedata),                  //                         .writedata
		.av_chipselect            (epcs_spi_spi_control_port_chipselect),                 //                         .chipselect
		.av_begintransfer         (),                                                     //              (terminated)
		.av_beginbursttransfer    (),                                                     //              (terminated)
		.av_burstcount            (),                                                     //              (terminated)
		.av_byteenable            (),                                                     //              (terminated)
		.av_readdatavalid         (1'b0),                                                 //              (terminated)
		.av_waitrequest           (1'b0),                                                 //              (terminated)
		.av_writebyteenable       (),                                                     //              (terminated)
		.av_lock                  (),                                                     //              (terminated)
		.av_clken                 (),                                                     //              (terminated)
		.uav_clken                (1'b0),                                                 //              (terminated)
		.av_debugaccess           (),                                                     //              (terminated)
		.av_outputenable          (),                                                     //              (terminated)
		.uav_response             (),                                                     //              (terminated)
		.av_response              (2'b00),                                                //              (terminated)
		.uav_writeresponserequest (1'b0),                                                 //              (terminated)
		.uav_writeresponsevalid   (),                                                     //              (terminated)
		.av_writeresponserequest  (),                                                     //              (terminated)
		.av_writeresponsevalid    (1'b0)                                                  //              (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_PROTECTION_H          (80),
		.PKT_PROTECTION_L          (78),
		.PKT_BEGIN_BURST           (69),
		.PKT_BURSTWRAP_H           (61),
		.PKT_BURSTWRAP_L           (61),
		.PKT_BURST_SIZE_H          (64),
		.PKT_BURST_SIZE_L          (62),
		.PKT_BURST_TYPE_H          (66),
		.PKT_BURST_TYPE_L          (65),
		.PKT_BYTE_CNT_H            (60),
		.PKT_BYTE_CNT_L            (58),
		.PKT_ADDR_H                (51),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (52),
		.PKT_TRANS_POSTED          (53),
		.PKT_TRANS_WRITE           (54),
		.PKT_TRANS_READ            (55),
		.PKT_TRANS_LOCK            (56),
		.PKT_TRANS_EXCLUSIVE       (57),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (73),
		.PKT_SRC_ID_L              (71),
		.PKT_DEST_ID_H             (76),
		.PKT_DEST_ID_L             (74),
		.PKT_THREAD_ID_H           (77),
		.PKT_THREAD_ID_L           (77),
		.PKT_CACHE_H               (84),
		.PKT_CACHE_L               (81),
		.PKT_DATA_SIDEBAND_H       (68),
		.PKT_DATA_SIDEBAND_L       (68),
		.PKT_QOS_H                 (70),
		.PKT_QOS_L                 (70),
		.PKT_ADDR_SIDEBAND_H       (67),
		.PKT_ADDR_SIDEBAND_L       (67),
		.PKT_RESPONSE_STATUS_H     (86),
		.PKT_RESPONSE_STATUS_L     (85),
		.PKT_ORI_BURST_SIZE_L      (87),
		.PKT_ORI_BURST_SIZE_H      (89),
		.ST_DATA_W                 (90),
		.ST_CHANNEL_W              (6),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (0),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) peripherals_bridge_m0_agent (
		.clk                     (clk_peri_clk_clk),                                                         //       clk.clk
		.reset                   (peripherals_bridge_reset_reset_bridge_in_reset_reset),                     // clk_reset.reset
		.av_address              (peripherals_bridge_m0_translator_avalon_universal_master_0_address),       //        av.address
		.av_write                (peripherals_bridge_m0_translator_avalon_universal_master_0_write),         //          .write
		.av_read                 (peripherals_bridge_m0_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata            (peripherals_bridge_m0_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata             (peripherals_bridge_m0_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest          (peripherals_bridge_m0_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid        (peripherals_bridge_m0_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable           (peripherals_bridge_m0_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount           (peripherals_bridge_m0_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess          (peripherals_bridge_m0_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock                 (peripherals_bridge_m0_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid                (peripherals_bridge_m0_agent_cp_valid),                                     //        cp.valid
		.cp_data                 (peripherals_bridge_m0_agent_cp_data),                                      //          .data
		.cp_startofpacket        (peripherals_bridge_m0_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket          (peripherals_bridge_m0_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready                (peripherals_bridge_m0_agent_cp_ready),                                     //          .ready
		.rp_valid                (peripherals_bridge_m0_limiter_rsp_src_valid),                              //        rp.valid
		.rp_data                 (peripherals_bridge_m0_limiter_rsp_src_data),                               //          .data
		.rp_channel              (peripherals_bridge_m0_limiter_rsp_src_channel),                            //          .channel
		.rp_startofpacket        (peripherals_bridge_m0_limiter_rsp_src_startofpacket),                      //          .startofpacket
		.rp_endofpacket          (peripherals_bridge_m0_limiter_rsp_src_endofpacket),                        //          .endofpacket
		.rp_ready                (peripherals_bridge_m0_limiter_rsp_src_ready),                              //          .ready
		.av_response             (),                                                                         // (terminated)
		.av_writeresponserequest (1'b0),                                                                     // (terminated)
		.av_writeresponsevalid   ()                                                                          // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BEGIN_BURST           (69),
		.PKT_SYMBOL_W              (8),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_ADDR_H                (51),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (52),
		.PKT_TRANS_POSTED          (53),
		.PKT_TRANS_WRITE           (54),
		.PKT_TRANS_READ            (55),
		.PKT_TRANS_LOCK            (56),
		.PKT_SRC_ID_H              (73),
		.PKT_SRC_ID_L              (71),
		.PKT_DEST_ID_H             (76),
		.PKT_DEST_ID_L             (74),
		.PKT_BURSTWRAP_H           (61),
		.PKT_BURSTWRAP_L           (61),
		.PKT_BYTE_CNT_H            (60),
		.PKT_BYTE_CNT_L            (58),
		.PKT_PROTECTION_H          (80),
		.PKT_PROTECTION_L          (78),
		.PKT_RESPONSE_STATUS_H     (86),
		.PKT_RESPONSE_STATUS_L     (85),
		.PKT_BURST_SIZE_H          (64),
		.PKT_BURST_SIZE_L          (62),
		.PKT_ORI_BURST_SIZE_L      (87),
		.PKT_ORI_BURST_SIZE_H      (89),
		.ST_CHANNEL_W              (6),
		.ST_DATA_W                 (90),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) sysid_control_slave_agent (
		.clk                     (clk_peri_clk_clk),                                     //             clk.clk
		.reset                   (peripherals_bridge_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (sysid_control_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (sysid_control_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (sysid_control_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (sysid_control_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (sysid_control_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (sysid_control_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (sysid_control_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (sysid_control_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (sysid_control_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (sysid_control_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (sysid_control_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (sysid_control_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (sysid_control_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (sysid_control_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (sysid_control_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (sysid_control_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_src_ready),                                    //              cp.ready
		.cp_valid                (cmd_mux_src_valid),                                    //                .valid
		.cp_data                 (cmd_mux_src_data),                                     //                .data
		.cp_startofpacket        (cmd_mux_src_startofpacket),                            //                .startofpacket
		.cp_endofpacket          (cmd_mux_src_endofpacket),                              //                .endofpacket
		.cp_channel              (cmd_mux_src_channel),                                  //                .channel
		.rf_sink_ready           (sysid_control_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (sysid_control_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (sysid_control_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (sysid_control_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (sysid_control_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (sysid_control_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (sysid_control_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (sysid_control_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (sysid_control_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (sysid_control_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (sysid_control_slave_agent_rdata_fifo_src_ready),       // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (sysid_control_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_sink_data    (sysid_control_slave_agent_rdata_fifo_src_data),        //                .data
		.rdata_fifo_src_ready    (sysid_control_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (sysid_control_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (sysid_control_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                //     (terminated)
		.m0_writeresponserequest (),                                                     //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                  //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (91),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) sysid_control_slave_agent_rsp_fifo (
		.clk               (clk_peri_clk_clk),                                     //       clk.clk
		.reset             (peripherals_bridge_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (sysid_control_slave_agent_rf_source_data),             //        in.data
		.in_valid          (sysid_control_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (sysid_control_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (sysid_control_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (sysid_control_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (sysid_control_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (sysid_control_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (sysid_control_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (sysid_control_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (sysid_control_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                // (terminated)
		.csr_read          (1'b0),                                                 // (terminated)
		.csr_write         (1'b0),                                                 // (terminated)
		.csr_readdata      (),                                                     // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                 // (terminated)
		.almost_full_data  (),                                                     // (terminated)
		.almost_empty_data (),                                                     // (terminated)
		.in_empty          (1'b0),                                                 // (terminated)
		.out_empty         (),                                                     // (terminated)
		.in_error          (1'b0),                                                 // (terminated)
		.out_error         (),                                                     // (terminated)
		.in_channel        (1'b0),                                                 // (terminated)
		.out_channel       ()                                                      // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BEGIN_BURST           (69),
		.PKT_SYMBOL_W              (8),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_ADDR_H                (51),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (52),
		.PKT_TRANS_POSTED          (53),
		.PKT_TRANS_WRITE           (54),
		.PKT_TRANS_READ            (55),
		.PKT_TRANS_LOCK            (56),
		.PKT_SRC_ID_H              (73),
		.PKT_SRC_ID_L              (71),
		.PKT_DEST_ID_H             (76),
		.PKT_DEST_ID_L             (74),
		.PKT_BURSTWRAP_H           (61),
		.PKT_BURSTWRAP_L           (61),
		.PKT_BYTE_CNT_H            (60),
		.PKT_BYTE_CNT_L            (58),
		.PKT_PROTECTION_H          (80),
		.PKT_PROTECTION_L          (78),
		.PKT_RESPONSE_STATUS_H     (86),
		.PKT_RESPONSE_STATUS_L     (85),
		.PKT_BURST_SIZE_H          (64),
		.PKT_BURST_SIZE_L          (62),
		.PKT_ORI_BURST_SIZE_L      (87),
		.PKT_ORI_BURST_SIZE_H      (89),
		.ST_CHANNEL_W              (6),
		.ST_DATA_W                 (90),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) systimer_s1_agent (
		.clk                     (clk_peri_clk_clk),                                     //             clk.clk
		.reset                   (peripherals_bridge_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (systimer_s1_agent_m0_address),                         //              m0.address
		.m0_burstcount           (systimer_s1_agent_m0_burstcount),                      //                .burstcount
		.m0_byteenable           (systimer_s1_agent_m0_byteenable),                      //                .byteenable
		.m0_debugaccess          (systimer_s1_agent_m0_debugaccess),                     //                .debugaccess
		.m0_lock                 (systimer_s1_agent_m0_lock),                            //                .lock
		.m0_readdata             (systimer_s1_agent_m0_readdata),                        //                .readdata
		.m0_readdatavalid        (systimer_s1_agent_m0_readdatavalid),                   //                .readdatavalid
		.m0_read                 (systimer_s1_agent_m0_read),                            //                .read
		.m0_waitrequest          (systimer_s1_agent_m0_waitrequest),                     //                .waitrequest
		.m0_writedata            (systimer_s1_agent_m0_writedata),                       //                .writedata
		.m0_write                (systimer_s1_agent_m0_write),                           //                .write
		.rp_endofpacket          (systimer_s1_agent_rp_endofpacket),                     //              rp.endofpacket
		.rp_ready                (systimer_s1_agent_rp_ready),                           //                .ready
		.rp_valid                (systimer_s1_agent_rp_valid),                           //                .valid
		.rp_data                 (systimer_s1_agent_rp_data),                            //                .data
		.rp_startofpacket        (systimer_s1_agent_rp_startofpacket),                   //                .startofpacket
		.cp_ready                (cmd_mux_001_src_ready),                                //              cp.ready
		.cp_valid                (cmd_mux_001_src_valid),                                //                .valid
		.cp_data                 (cmd_mux_001_src_data),                                 //                .data
		.cp_startofpacket        (cmd_mux_001_src_startofpacket),                        //                .startofpacket
		.cp_endofpacket          (cmd_mux_001_src_endofpacket),                          //                .endofpacket
		.cp_channel              (cmd_mux_001_src_channel),                              //                .channel
		.rf_sink_ready           (systimer_s1_agent_rsp_fifo_out_ready),                 //         rf_sink.ready
		.rf_sink_valid           (systimer_s1_agent_rsp_fifo_out_valid),                 //                .valid
		.rf_sink_startofpacket   (systimer_s1_agent_rsp_fifo_out_startofpacket),         //                .startofpacket
		.rf_sink_endofpacket     (systimer_s1_agent_rsp_fifo_out_endofpacket),           //                .endofpacket
		.rf_sink_data            (systimer_s1_agent_rsp_fifo_out_data),                  //                .data
		.rf_source_ready         (systimer_s1_agent_rf_source_ready),                    //       rf_source.ready
		.rf_source_valid         (systimer_s1_agent_rf_source_valid),                    //                .valid
		.rf_source_startofpacket (systimer_s1_agent_rf_source_startofpacket),            //                .startofpacket
		.rf_source_endofpacket   (systimer_s1_agent_rf_source_endofpacket),              //                .endofpacket
		.rf_source_data          (systimer_s1_agent_rf_source_data),                     //                .data
		.rdata_fifo_sink_ready   (systimer_s1_agent_rdata_fifo_src_ready),               // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (systimer_s1_agent_rdata_fifo_src_valid),               //                .valid
		.rdata_fifo_sink_data    (systimer_s1_agent_rdata_fifo_src_data),                //                .data
		.rdata_fifo_src_ready    (systimer_s1_agent_rdata_fifo_src_ready),               //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (systimer_s1_agent_rdata_fifo_src_valid),               //                .valid
		.rdata_fifo_src_data     (systimer_s1_agent_rdata_fifo_src_data),                //                .data
		.m0_response             (2'b00),                                                //     (terminated)
		.m0_writeresponserequest (),                                                     //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                  //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (91),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) systimer_s1_agent_rsp_fifo (
		.clk               (clk_peri_clk_clk),                                     //       clk.clk
		.reset             (peripherals_bridge_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (systimer_s1_agent_rf_source_data),                     //        in.data
		.in_valid          (systimer_s1_agent_rf_source_valid),                    //          .valid
		.in_ready          (systimer_s1_agent_rf_source_ready),                    //          .ready
		.in_startofpacket  (systimer_s1_agent_rf_source_startofpacket),            //          .startofpacket
		.in_endofpacket    (systimer_s1_agent_rf_source_endofpacket),              //          .endofpacket
		.out_data          (systimer_s1_agent_rsp_fifo_out_data),                  //       out.data
		.out_valid         (systimer_s1_agent_rsp_fifo_out_valid),                 //          .valid
		.out_ready         (systimer_s1_agent_rsp_fifo_out_ready),                 //          .ready
		.out_startofpacket (systimer_s1_agent_rsp_fifo_out_startofpacket),         //          .startofpacket
		.out_endofpacket   (systimer_s1_agent_rsp_fifo_out_endofpacket),           //          .endofpacket
		.csr_address       (2'b00),                                                // (terminated)
		.csr_read          (1'b0),                                                 // (terminated)
		.csr_write         (1'b0),                                                 // (terminated)
		.csr_readdata      (),                                                     // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                 // (terminated)
		.almost_full_data  (),                                                     // (terminated)
		.almost_empty_data (),                                                     // (terminated)
		.in_empty          (1'b0),                                                 // (terminated)
		.out_empty         (),                                                     // (terminated)
		.in_error          (1'b0),                                                 // (terminated)
		.out_error         (),                                                     // (terminated)
		.in_channel        (1'b0),                                                 // (terminated)
		.out_channel       ()                                                      // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BEGIN_BURST           (69),
		.PKT_SYMBOL_W              (8),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_ADDR_H                (51),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (52),
		.PKT_TRANS_POSTED          (53),
		.PKT_TRANS_WRITE           (54),
		.PKT_TRANS_READ            (55),
		.PKT_TRANS_LOCK            (56),
		.PKT_SRC_ID_H              (73),
		.PKT_SRC_ID_L              (71),
		.PKT_DEST_ID_H             (76),
		.PKT_DEST_ID_L             (74),
		.PKT_BURSTWRAP_H           (61),
		.PKT_BURSTWRAP_L           (61),
		.PKT_BYTE_CNT_H            (60),
		.PKT_BYTE_CNT_L            (58),
		.PKT_PROTECTION_H          (80),
		.PKT_PROTECTION_L          (78),
		.PKT_RESPONSE_STATUS_H     (86),
		.PKT_RESPONSE_STATUS_L     (85),
		.PKT_BURST_SIZE_H          (64),
		.PKT_BURST_SIZE_L          (62),
		.PKT_ORI_BURST_SIZE_L      (87),
		.PKT_ORI_BURST_SIZE_H      (89),
		.ST_CHANNEL_W              (6),
		.ST_DATA_W                 (90),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) jtag_uart_avalon_jtag_slave_agent (
		.clk                     (clk_peri_clk_clk),                                             //             clk.clk
		.reset                   (peripherals_bridge_reset_reset_bridge_in_reset_reset),         //       clk_reset.reset
		.m0_address              (jtag_uart_avalon_jtag_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (jtag_uart_avalon_jtag_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (jtag_uart_avalon_jtag_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (jtag_uart_avalon_jtag_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (jtag_uart_avalon_jtag_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (jtag_uart_avalon_jtag_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (jtag_uart_avalon_jtag_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (jtag_uart_avalon_jtag_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (jtag_uart_avalon_jtag_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (jtag_uart_avalon_jtag_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (jtag_uart_avalon_jtag_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (jtag_uart_avalon_jtag_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (jtag_uart_avalon_jtag_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (jtag_uart_avalon_jtag_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (jtag_uart_avalon_jtag_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (jtag_uart_avalon_jtag_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_002_src_ready),                                        //              cp.ready
		.cp_valid                (cmd_mux_002_src_valid),                                        //                .valid
		.cp_data                 (cmd_mux_002_src_data),                                         //                .data
		.cp_startofpacket        (cmd_mux_002_src_startofpacket),                                //                .startofpacket
		.cp_endofpacket          (cmd_mux_002_src_endofpacket),                                  //                .endofpacket
		.cp_channel              (cmd_mux_002_src_channel),                                      //                .channel
		.rf_sink_ready           (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (jtag_uart_avalon_jtag_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (jtag_uart_avalon_jtag_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (jtag_uart_avalon_jtag_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (jtag_uart_avalon_jtag_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (jtag_uart_avalon_jtag_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_ready),       // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_sink_data    (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_data),        //                .data
		.rdata_fifo_src_ready    (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                        //     (terminated)
		.m0_writeresponserequest (),                                                             //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                          //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (91),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) jtag_uart_avalon_jtag_slave_agent_rsp_fifo (
		.clk               (clk_peri_clk_clk),                                             //       clk.clk
		.reset             (peripherals_bridge_reset_reset_bridge_in_reset_reset),         // clk_reset.reset
		.in_data           (jtag_uart_avalon_jtag_slave_agent_rf_source_data),             //        in.data
		.in_valid          (jtag_uart_avalon_jtag_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (jtag_uart_avalon_jtag_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (jtag_uart_avalon_jtag_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (jtag_uart_avalon_jtag_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                        // (terminated)
		.csr_read          (1'b0),                                                         // (terminated)
		.csr_write         (1'b0),                                                         // (terminated)
		.csr_readdata      (),                                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                         // (terminated)
		.almost_full_data  (),                                                             // (terminated)
		.almost_empty_data (),                                                             // (terminated)
		.in_empty          (1'b0),                                                         // (terminated)
		.out_empty         (),                                                             // (terminated)
		.in_error          (1'b0),                                                         // (terminated)
		.out_error         (),                                                             // (terminated)
		.in_channel        (1'b0),                                                         // (terminated)
		.out_channel       ()                                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BEGIN_BURST           (69),
		.PKT_SYMBOL_W              (8),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_ADDR_H                (51),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (52),
		.PKT_TRANS_POSTED          (53),
		.PKT_TRANS_WRITE           (54),
		.PKT_TRANS_READ            (55),
		.PKT_TRANS_LOCK            (56),
		.PKT_SRC_ID_H              (73),
		.PKT_SRC_ID_L              (71),
		.PKT_DEST_ID_H             (76),
		.PKT_DEST_ID_L             (74),
		.PKT_BURSTWRAP_H           (61),
		.PKT_BURSTWRAP_L           (61),
		.PKT_BYTE_CNT_H            (60),
		.PKT_BYTE_CNT_L            (58),
		.PKT_PROTECTION_H          (80),
		.PKT_PROTECTION_L          (78),
		.PKT_RESPONSE_STATUS_H     (86),
		.PKT_RESPONSE_STATUS_L     (85),
		.PKT_BURST_SIZE_H          (64),
		.PKT_BURST_SIZE_L          (62),
		.PKT_ORI_BURST_SIZE_L      (87),
		.PKT_ORI_BURST_SIZE_H      (89),
		.ST_CHANNEL_W              (6),
		.ST_DATA_W                 (90),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) led_s1_agent (
		.clk                     (clk_peri_clk_clk),                                     //             clk.clk
		.reset                   (peripherals_bridge_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (led_s1_agent_m0_address),                              //              m0.address
		.m0_burstcount           (led_s1_agent_m0_burstcount),                           //                .burstcount
		.m0_byteenable           (led_s1_agent_m0_byteenable),                           //                .byteenable
		.m0_debugaccess          (led_s1_agent_m0_debugaccess),                          //                .debugaccess
		.m0_lock                 (led_s1_agent_m0_lock),                                 //                .lock
		.m0_readdata             (led_s1_agent_m0_readdata),                             //                .readdata
		.m0_readdatavalid        (led_s1_agent_m0_readdatavalid),                        //                .readdatavalid
		.m0_read                 (led_s1_agent_m0_read),                                 //                .read
		.m0_waitrequest          (led_s1_agent_m0_waitrequest),                          //                .waitrequest
		.m0_writedata            (led_s1_agent_m0_writedata),                            //                .writedata
		.m0_write                (led_s1_agent_m0_write),                                //                .write
		.rp_endofpacket          (led_s1_agent_rp_endofpacket),                          //              rp.endofpacket
		.rp_ready                (led_s1_agent_rp_ready),                                //                .ready
		.rp_valid                (led_s1_agent_rp_valid),                                //                .valid
		.rp_data                 (led_s1_agent_rp_data),                                 //                .data
		.rp_startofpacket        (led_s1_agent_rp_startofpacket),                        //                .startofpacket
		.cp_ready                (cmd_mux_003_src_ready),                                //              cp.ready
		.cp_valid                (cmd_mux_003_src_valid),                                //                .valid
		.cp_data                 (cmd_mux_003_src_data),                                 //                .data
		.cp_startofpacket        (cmd_mux_003_src_startofpacket),                        //                .startofpacket
		.cp_endofpacket          (cmd_mux_003_src_endofpacket),                          //                .endofpacket
		.cp_channel              (cmd_mux_003_src_channel),                              //                .channel
		.rf_sink_ready           (led_s1_agent_rsp_fifo_out_ready),                      //         rf_sink.ready
		.rf_sink_valid           (led_s1_agent_rsp_fifo_out_valid),                      //                .valid
		.rf_sink_startofpacket   (led_s1_agent_rsp_fifo_out_startofpacket),              //                .startofpacket
		.rf_sink_endofpacket     (led_s1_agent_rsp_fifo_out_endofpacket),                //                .endofpacket
		.rf_sink_data            (led_s1_agent_rsp_fifo_out_data),                       //                .data
		.rf_source_ready         (led_s1_agent_rf_source_ready),                         //       rf_source.ready
		.rf_source_valid         (led_s1_agent_rf_source_valid),                         //                .valid
		.rf_source_startofpacket (led_s1_agent_rf_source_startofpacket),                 //                .startofpacket
		.rf_source_endofpacket   (led_s1_agent_rf_source_endofpacket),                   //                .endofpacket
		.rf_source_data          (led_s1_agent_rf_source_data),                          //                .data
		.rdata_fifo_sink_ready   (led_s1_agent_rdata_fifo_src_ready),                    // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (led_s1_agent_rdata_fifo_src_valid),                    //                .valid
		.rdata_fifo_sink_data    (led_s1_agent_rdata_fifo_src_data),                     //                .data
		.rdata_fifo_src_ready    (led_s1_agent_rdata_fifo_src_ready),                    //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (led_s1_agent_rdata_fifo_src_valid),                    //                .valid
		.rdata_fifo_src_data     (led_s1_agent_rdata_fifo_src_data),                     //                .data
		.m0_response             (2'b00),                                                //     (terminated)
		.m0_writeresponserequest (),                                                     //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                  //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (91),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) led_s1_agent_rsp_fifo (
		.clk               (clk_peri_clk_clk),                                     //       clk.clk
		.reset             (peripherals_bridge_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (led_s1_agent_rf_source_data),                          //        in.data
		.in_valid          (led_s1_agent_rf_source_valid),                         //          .valid
		.in_ready          (led_s1_agent_rf_source_ready),                         //          .ready
		.in_startofpacket  (led_s1_agent_rf_source_startofpacket),                 //          .startofpacket
		.in_endofpacket    (led_s1_agent_rf_source_endofpacket),                   //          .endofpacket
		.out_data          (led_s1_agent_rsp_fifo_out_data),                       //       out.data
		.out_valid         (led_s1_agent_rsp_fifo_out_valid),                      //          .valid
		.out_ready         (led_s1_agent_rsp_fifo_out_ready),                      //          .ready
		.out_startofpacket (led_s1_agent_rsp_fifo_out_startofpacket),              //          .startofpacket
		.out_endofpacket   (led_s1_agent_rsp_fifo_out_endofpacket),                //          .endofpacket
		.csr_address       (2'b00),                                                // (terminated)
		.csr_read          (1'b0),                                                 // (terminated)
		.csr_write         (1'b0),                                                 // (terminated)
		.csr_readdata      (),                                                     // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                 // (terminated)
		.almost_full_data  (),                                                     // (terminated)
		.almost_empty_data (),                                                     // (terminated)
		.in_empty          (1'b0),                                                 // (terminated)
		.out_empty         (),                                                     // (terminated)
		.in_error          (1'b0),                                                 // (terminated)
		.out_error         (),                                                     // (terminated)
		.in_channel        (1'b0),                                                 // (terminated)
		.out_channel       ()                                                      // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BEGIN_BURST           (69),
		.PKT_SYMBOL_W              (8),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_ADDR_H                (51),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (52),
		.PKT_TRANS_POSTED          (53),
		.PKT_TRANS_WRITE           (54),
		.PKT_TRANS_READ            (55),
		.PKT_TRANS_LOCK            (56),
		.PKT_SRC_ID_H              (73),
		.PKT_SRC_ID_L              (71),
		.PKT_DEST_ID_H             (76),
		.PKT_DEST_ID_L             (74),
		.PKT_BURSTWRAP_H           (61),
		.PKT_BURSTWRAP_L           (61),
		.PKT_BYTE_CNT_H            (60),
		.PKT_BYTE_CNT_L            (58),
		.PKT_PROTECTION_H          (80),
		.PKT_PROTECTION_L          (78),
		.PKT_RESPONSE_STATUS_H     (86),
		.PKT_RESPONSE_STATUS_L     (85),
		.PKT_BURST_SIZE_H          (64),
		.PKT_BURST_SIZE_L          (62),
		.PKT_ORI_BURST_SIZE_L      (87),
		.PKT_ORI_BURST_SIZE_H      (89),
		.ST_CHANNEL_W              (6),
		.ST_DATA_W                 (90),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) gpio_0_s1_agent (
		.clk                     (clk_peri_clk_clk),                                     //             clk.clk
		.reset                   (peripherals_bridge_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (gpio_0_s1_agent_m0_address),                           //              m0.address
		.m0_burstcount           (gpio_0_s1_agent_m0_burstcount),                        //                .burstcount
		.m0_byteenable           (gpio_0_s1_agent_m0_byteenable),                        //                .byteenable
		.m0_debugaccess          (gpio_0_s1_agent_m0_debugaccess),                       //                .debugaccess
		.m0_lock                 (gpio_0_s1_agent_m0_lock),                              //                .lock
		.m0_readdata             (gpio_0_s1_agent_m0_readdata),                          //                .readdata
		.m0_readdatavalid        (gpio_0_s1_agent_m0_readdatavalid),                     //                .readdatavalid
		.m0_read                 (gpio_0_s1_agent_m0_read),                              //                .read
		.m0_waitrequest          (gpio_0_s1_agent_m0_waitrequest),                       //                .waitrequest
		.m0_writedata            (gpio_0_s1_agent_m0_writedata),                         //                .writedata
		.m0_write                (gpio_0_s1_agent_m0_write),                             //                .write
		.rp_endofpacket          (gpio_0_s1_agent_rp_endofpacket),                       //              rp.endofpacket
		.rp_ready                (gpio_0_s1_agent_rp_ready),                             //                .ready
		.rp_valid                (gpio_0_s1_agent_rp_valid),                             //                .valid
		.rp_data                 (gpio_0_s1_agent_rp_data),                              //                .data
		.rp_startofpacket        (gpio_0_s1_agent_rp_startofpacket),                     //                .startofpacket
		.cp_ready                (cmd_mux_004_src_ready),                                //              cp.ready
		.cp_valid                (cmd_mux_004_src_valid),                                //                .valid
		.cp_data                 (cmd_mux_004_src_data),                                 //                .data
		.cp_startofpacket        (cmd_mux_004_src_startofpacket),                        //                .startofpacket
		.cp_endofpacket          (cmd_mux_004_src_endofpacket),                          //                .endofpacket
		.cp_channel              (cmd_mux_004_src_channel),                              //                .channel
		.rf_sink_ready           (gpio_0_s1_agent_rsp_fifo_out_ready),                   //         rf_sink.ready
		.rf_sink_valid           (gpio_0_s1_agent_rsp_fifo_out_valid),                   //                .valid
		.rf_sink_startofpacket   (gpio_0_s1_agent_rsp_fifo_out_startofpacket),           //                .startofpacket
		.rf_sink_endofpacket     (gpio_0_s1_agent_rsp_fifo_out_endofpacket),             //                .endofpacket
		.rf_sink_data            (gpio_0_s1_agent_rsp_fifo_out_data),                    //                .data
		.rf_source_ready         (gpio_0_s1_agent_rf_source_ready),                      //       rf_source.ready
		.rf_source_valid         (gpio_0_s1_agent_rf_source_valid),                      //                .valid
		.rf_source_startofpacket (gpio_0_s1_agent_rf_source_startofpacket),              //                .startofpacket
		.rf_source_endofpacket   (gpio_0_s1_agent_rf_source_endofpacket),                //                .endofpacket
		.rf_source_data          (gpio_0_s1_agent_rf_source_data),                       //                .data
		.rdata_fifo_sink_ready   (gpio_0_s1_agent_rdata_fifo_src_ready),                 // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (gpio_0_s1_agent_rdata_fifo_src_valid),                 //                .valid
		.rdata_fifo_sink_data    (gpio_0_s1_agent_rdata_fifo_src_data),                  //                .data
		.rdata_fifo_src_ready    (gpio_0_s1_agent_rdata_fifo_src_ready),                 //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (gpio_0_s1_agent_rdata_fifo_src_valid),                 //                .valid
		.rdata_fifo_src_data     (gpio_0_s1_agent_rdata_fifo_src_data),                  //                .data
		.m0_response             (2'b00),                                                //     (terminated)
		.m0_writeresponserequest (),                                                     //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                  //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (91),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) gpio_0_s1_agent_rsp_fifo (
		.clk               (clk_peri_clk_clk),                                     //       clk.clk
		.reset             (peripherals_bridge_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (gpio_0_s1_agent_rf_source_data),                       //        in.data
		.in_valid          (gpio_0_s1_agent_rf_source_valid),                      //          .valid
		.in_ready          (gpio_0_s1_agent_rf_source_ready),                      //          .ready
		.in_startofpacket  (gpio_0_s1_agent_rf_source_startofpacket),              //          .startofpacket
		.in_endofpacket    (gpio_0_s1_agent_rf_source_endofpacket),                //          .endofpacket
		.out_data          (gpio_0_s1_agent_rsp_fifo_out_data),                    //       out.data
		.out_valid         (gpio_0_s1_agent_rsp_fifo_out_valid),                   //          .valid
		.out_ready         (gpio_0_s1_agent_rsp_fifo_out_ready),                   //          .ready
		.out_startofpacket (gpio_0_s1_agent_rsp_fifo_out_startofpacket),           //          .startofpacket
		.out_endofpacket   (gpio_0_s1_agent_rsp_fifo_out_endofpacket),             //          .endofpacket
		.csr_address       (2'b00),                                                // (terminated)
		.csr_read          (1'b0),                                                 // (terminated)
		.csr_write         (1'b0),                                                 // (terminated)
		.csr_readdata      (),                                                     // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                 // (terminated)
		.almost_full_data  (),                                                     // (terminated)
		.almost_empty_data (),                                                     // (terminated)
		.in_empty          (1'b0),                                                 // (terminated)
		.out_empty         (),                                                     // (terminated)
		.in_error          (1'b0),                                                 // (terminated)
		.out_error         (),                                                     // (terminated)
		.in_channel        (1'b0),                                                 // (terminated)
		.out_channel       ()                                                      // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BEGIN_BURST           (69),
		.PKT_SYMBOL_W              (8),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_ADDR_H                (51),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (52),
		.PKT_TRANS_POSTED          (53),
		.PKT_TRANS_WRITE           (54),
		.PKT_TRANS_READ            (55),
		.PKT_TRANS_LOCK            (56),
		.PKT_SRC_ID_H              (73),
		.PKT_SRC_ID_L              (71),
		.PKT_DEST_ID_H             (76),
		.PKT_DEST_ID_L             (74),
		.PKT_BURSTWRAP_H           (61),
		.PKT_BURSTWRAP_L           (61),
		.PKT_BYTE_CNT_H            (60),
		.PKT_BYTE_CNT_L            (58),
		.PKT_PROTECTION_H          (80),
		.PKT_PROTECTION_L          (78),
		.PKT_RESPONSE_STATUS_H     (86),
		.PKT_RESPONSE_STATUS_L     (85),
		.PKT_BURST_SIZE_H          (64),
		.PKT_BURST_SIZE_L          (62),
		.PKT_ORI_BURST_SIZE_L      (87),
		.PKT_ORI_BURST_SIZE_H      (89),
		.ST_CHANNEL_W              (6),
		.ST_DATA_W                 (90),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) epcs_spi_spi_control_port_agent (
		.clk                     (clk_peri_clk_clk),                                           //             clk.clk
		.reset                   (peripherals_bridge_reset_reset_bridge_in_reset_reset),       //       clk_reset.reset
		.m0_address              (epcs_spi_spi_control_port_agent_m0_address),                 //              m0.address
		.m0_burstcount           (epcs_spi_spi_control_port_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (epcs_spi_spi_control_port_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (epcs_spi_spi_control_port_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (epcs_spi_spi_control_port_agent_m0_lock),                    //                .lock
		.m0_readdata             (epcs_spi_spi_control_port_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (epcs_spi_spi_control_port_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (epcs_spi_spi_control_port_agent_m0_read),                    //                .read
		.m0_waitrequest          (epcs_spi_spi_control_port_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (epcs_spi_spi_control_port_agent_m0_writedata),               //                .writedata
		.m0_write                (epcs_spi_spi_control_port_agent_m0_write),                   //                .write
		.rp_endofpacket          (epcs_spi_spi_control_port_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (epcs_spi_spi_control_port_agent_rp_ready),                   //                .ready
		.rp_valid                (epcs_spi_spi_control_port_agent_rp_valid),                   //                .valid
		.rp_data                 (epcs_spi_spi_control_port_agent_rp_data),                    //                .data
		.rp_startofpacket        (epcs_spi_spi_control_port_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_005_src_ready),                                      //              cp.ready
		.cp_valid                (cmd_mux_005_src_valid),                                      //                .valid
		.cp_data                 (cmd_mux_005_src_data),                                       //                .data
		.cp_startofpacket        (cmd_mux_005_src_startofpacket),                              //                .startofpacket
		.cp_endofpacket          (cmd_mux_005_src_endofpacket),                                //                .endofpacket
		.cp_channel              (cmd_mux_005_src_channel),                                    //                .channel
		.rf_sink_ready           (epcs_spi_spi_control_port_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (epcs_spi_spi_control_port_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (epcs_spi_spi_control_port_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (epcs_spi_spi_control_port_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (epcs_spi_spi_control_port_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (epcs_spi_spi_control_port_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (epcs_spi_spi_control_port_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (epcs_spi_spi_control_port_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (epcs_spi_spi_control_port_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (epcs_spi_spi_control_port_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (epcs_spi_spi_control_port_agent_rdata_fifo_src_ready),       // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (epcs_spi_spi_control_port_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_sink_data    (epcs_spi_spi_control_port_agent_rdata_fifo_src_data),        //                .data
		.rdata_fifo_src_ready    (epcs_spi_spi_control_port_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (epcs_spi_spi_control_port_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (epcs_spi_spi_control_port_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                      //     (terminated)
		.m0_writeresponserequest (),                                                           //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                        //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (91),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) epcs_spi_spi_control_port_agent_rsp_fifo (
		.clk               (clk_peri_clk_clk),                                           //       clk.clk
		.reset             (peripherals_bridge_reset_reset_bridge_in_reset_reset),       // clk_reset.reset
		.in_data           (epcs_spi_spi_control_port_agent_rf_source_data),             //        in.data
		.in_valid          (epcs_spi_spi_control_port_agent_rf_source_valid),            //          .valid
		.in_ready          (epcs_spi_spi_control_port_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (epcs_spi_spi_control_port_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (epcs_spi_spi_control_port_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (epcs_spi_spi_control_port_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (epcs_spi_spi_control_port_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (epcs_spi_spi_control_port_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (epcs_spi_spi_control_port_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (epcs_spi_spi_control_port_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                      // (terminated)
		.csr_read          (1'b0),                                                       // (terminated)
		.csr_write         (1'b0),                                                       // (terminated)
		.csr_readdata      (),                                                           // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                       // (terminated)
		.almost_full_data  (),                                                           // (terminated)
		.almost_empty_data (),                                                           // (terminated)
		.in_empty          (1'b0),                                                       // (terminated)
		.out_empty         (),                                                           // (terminated)
		.in_error          (1'b0),                                                       // (terminated)
		.out_error         (),                                                           // (terminated)
		.in_channel        (1'b0),                                                       // (terminated)
		.out_channel       ()                                                            // (terminated)
	);

	cq_viola_mm_interconnect_1_router router (
		.sink_ready         (peripherals_bridge_m0_agent_cp_ready),                 //      sink.ready
		.sink_valid         (peripherals_bridge_m0_agent_cp_valid),                 //          .valid
		.sink_data          (peripherals_bridge_m0_agent_cp_data),                  //          .data
		.sink_startofpacket (peripherals_bridge_m0_agent_cp_startofpacket),         //          .startofpacket
		.sink_endofpacket   (peripherals_bridge_m0_agent_cp_endofpacket),           //          .endofpacket
		.clk                (clk_peri_clk_clk),                                     //       clk.clk
		.reset              (peripherals_bridge_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_src_ready),                                     //       src.ready
		.src_valid          (router_src_valid),                                     //          .valid
		.src_data           (router_src_data),                                      //          .data
		.src_channel        (router_src_channel),                                   //          .channel
		.src_startofpacket  (router_src_startofpacket),                             //          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                                //          .endofpacket
	);

	cq_viola_mm_interconnect_1_router_001 router_001 (
		.sink_ready         (sysid_control_slave_agent_rp_ready),                   //      sink.ready
		.sink_valid         (sysid_control_slave_agent_rp_valid),                   //          .valid
		.sink_data          (sysid_control_slave_agent_rp_data),                    //          .data
		.sink_startofpacket (sysid_control_slave_agent_rp_startofpacket),           //          .startofpacket
		.sink_endofpacket   (sysid_control_slave_agent_rp_endofpacket),             //          .endofpacket
		.clk                (clk_peri_clk_clk),                                     //       clk.clk
		.reset              (peripherals_bridge_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_001_src_ready),                                 //       src.ready
		.src_valid          (router_001_src_valid),                                 //          .valid
		.src_data           (router_001_src_data),                                  //          .data
		.src_channel        (router_001_src_channel),                               //          .channel
		.src_startofpacket  (router_001_src_startofpacket),                         //          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                            //          .endofpacket
	);

	cq_viola_mm_interconnect_1_router_001 router_002 (
		.sink_ready         (systimer_s1_agent_rp_ready),                           //      sink.ready
		.sink_valid         (systimer_s1_agent_rp_valid),                           //          .valid
		.sink_data          (systimer_s1_agent_rp_data),                            //          .data
		.sink_startofpacket (systimer_s1_agent_rp_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (systimer_s1_agent_rp_endofpacket),                     //          .endofpacket
		.clk                (clk_peri_clk_clk),                                     //       clk.clk
		.reset              (peripherals_bridge_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_002_src_ready),                                 //       src.ready
		.src_valid          (router_002_src_valid),                                 //          .valid
		.src_data           (router_002_src_data),                                  //          .data
		.src_channel        (router_002_src_channel),                               //          .channel
		.src_startofpacket  (router_002_src_startofpacket),                         //          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                            //          .endofpacket
	);

	cq_viola_mm_interconnect_1_router_001 router_003 (
		.sink_ready         (jtag_uart_avalon_jtag_slave_agent_rp_ready),           //      sink.ready
		.sink_valid         (jtag_uart_avalon_jtag_slave_agent_rp_valid),           //          .valid
		.sink_data          (jtag_uart_avalon_jtag_slave_agent_rp_data),            //          .data
		.sink_startofpacket (jtag_uart_avalon_jtag_slave_agent_rp_startofpacket),   //          .startofpacket
		.sink_endofpacket   (jtag_uart_avalon_jtag_slave_agent_rp_endofpacket),     //          .endofpacket
		.clk                (clk_peri_clk_clk),                                     //       clk.clk
		.reset              (peripherals_bridge_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_003_src_ready),                                 //       src.ready
		.src_valid          (router_003_src_valid),                                 //          .valid
		.src_data           (router_003_src_data),                                  //          .data
		.src_channel        (router_003_src_channel),                               //          .channel
		.src_startofpacket  (router_003_src_startofpacket),                         //          .startofpacket
		.src_endofpacket    (router_003_src_endofpacket)                            //          .endofpacket
	);

	cq_viola_mm_interconnect_1_router_001 router_004 (
		.sink_ready         (led_s1_agent_rp_ready),                                //      sink.ready
		.sink_valid         (led_s1_agent_rp_valid),                                //          .valid
		.sink_data          (led_s1_agent_rp_data),                                 //          .data
		.sink_startofpacket (led_s1_agent_rp_startofpacket),                        //          .startofpacket
		.sink_endofpacket   (led_s1_agent_rp_endofpacket),                          //          .endofpacket
		.clk                (clk_peri_clk_clk),                                     //       clk.clk
		.reset              (peripherals_bridge_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_004_src_ready),                                 //       src.ready
		.src_valid          (router_004_src_valid),                                 //          .valid
		.src_data           (router_004_src_data),                                  //          .data
		.src_channel        (router_004_src_channel),                               //          .channel
		.src_startofpacket  (router_004_src_startofpacket),                         //          .startofpacket
		.src_endofpacket    (router_004_src_endofpacket)                            //          .endofpacket
	);

	cq_viola_mm_interconnect_1_router_001 router_005 (
		.sink_ready         (gpio_0_s1_agent_rp_ready),                             //      sink.ready
		.sink_valid         (gpio_0_s1_agent_rp_valid),                             //          .valid
		.sink_data          (gpio_0_s1_agent_rp_data),                              //          .data
		.sink_startofpacket (gpio_0_s1_agent_rp_startofpacket),                     //          .startofpacket
		.sink_endofpacket   (gpio_0_s1_agent_rp_endofpacket),                       //          .endofpacket
		.clk                (clk_peri_clk_clk),                                     //       clk.clk
		.reset              (peripherals_bridge_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_005_src_ready),                                 //       src.ready
		.src_valid          (router_005_src_valid),                                 //          .valid
		.src_data           (router_005_src_data),                                  //          .data
		.src_channel        (router_005_src_channel),                               //          .channel
		.src_startofpacket  (router_005_src_startofpacket),                         //          .startofpacket
		.src_endofpacket    (router_005_src_endofpacket)                            //          .endofpacket
	);

	cq_viola_mm_interconnect_1_router_001 router_006 (
		.sink_ready         (epcs_spi_spi_control_port_agent_rp_ready),             //      sink.ready
		.sink_valid         (epcs_spi_spi_control_port_agent_rp_valid),             //          .valid
		.sink_data          (epcs_spi_spi_control_port_agent_rp_data),              //          .data
		.sink_startofpacket (epcs_spi_spi_control_port_agent_rp_startofpacket),     //          .startofpacket
		.sink_endofpacket   (epcs_spi_spi_control_port_agent_rp_endofpacket),       //          .endofpacket
		.clk                (clk_peri_clk_clk),                                     //       clk.clk
		.reset              (peripherals_bridge_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_006_src_ready),                                 //       src.ready
		.src_valid          (router_006_src_valid),                                 //          .valid
		.src_data           (router_006_src_data),                                  //          .data
		.src_channel        (router_006_src_channel),                               //          .channel
		.src_startofpacket  (router_006_src_startofpacket),                         //          .startofpacket
		.src_endofpacket    (router_006_src_endofpacket)                            //          .endofpacket
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (76),
		.PKT_DEST_ID_L             (74),
		.PKT_SRC_ID_H              (73),
		.PKT_SRC_ID_L              (71),
		.PKT_TRANS_POSTED          (53),
		.PKT_TRANS_WRITE           (54),
		.MAX_OUTSTANDING_RESPONSES (1),
		.PIPELINED                 (0),
		.ST_DATA_W                 (90),
		.ST_CHANNEL_W              (6),
		.VALID_WIDTH               (6),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.PKT_BYTE_CNT_H            (60),
		.PKT_BYTE_CNT_L            (58),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.REORDER                   (0)
	) peripherals_bridge_m0_limiter (
		.clk                    (clk_peri_clk_clk),                                     //       clk.clk
		.reset                  (peripherals_bridge_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.cmd_sink_ready         (router_src_ready),                                     //  cmd_sink.ready
		.cmd_sink_valid         (router_src_valid),                                     //          .valid
		.cmd_sink_data          (router_src_data),                                      //          .data
		.cmd_sink_channel       (router_src_channel),                                   //          .channel
		.cmd_sink_startofpacket (router_src_startofpacket),                             //          .startofpacket
		.cmd_sink_endofpacket   (router_src_endofpacket),                               //          .endofpacket
		.cmd_src_ready          (peripherals_bridge_m0_limiter_cmd_src_ready),          //   cmd_src.ready
		.cmd_src_data           (peripherals_bridge_m0_limiter_cmd_src_data),           //          .data
		.cmd_src_channel        (peripherals_bridge_m0_limiter_cmd_src_channel),        //          .channel
		.cmd_src_startofpacket  (peripherals_bridge_m0_limiter_cmd_src_startofpacket),  //          .startofpacket
		.cmd_src_endofpacket    (peripherals_bridge_m0_limiter_cmd_src_endofpacket),    //          .endofpacket
		.rsp_sink_ready         (rsp_mux_src_ready),                                    //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_src_valid),                                    //          .valid
		.rsp_sink_channel       (rsp_mux_src_channel),                                  //          .channel
		.rsp_sink_data          (rsp_mux_src_data),                                     //          .data
		.rsp_sink_startofpacket (rsp_mux_src_startofpacket),                            //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_src_endofpacket),                              //          .endofpacket
		.rsp_src_ready          (peripherals_bridge_m0_limiter_rsp_src_ready),          //   rsp_src.ready
		.rsp_src_valid          (peripherals_bridge_m0_limiter_rsp_src_valid),          //          .valid
		.rsp_src_data           (peripherals_bridge_m0_limiter_rsp_src_data),           //          .data
		.rsp_src_channel        (peripherals_bridge_m0_limiter_rsp_src_channel),        //          .channel
		.rsp_src_startofpacket  (peripherals_bridge_m0_limiter_rsp_src_startofpacket),  //          .startofpacket
		.rsp_src_endofpacket    (peripherals_bridge_m0_limiter_rsp_src_endofpacket),    //          .endofpacket
		.cmd_src_valid          (peripherals_bridge_m0_limiter_cmd_valid_data)          // cmd_valid.data
	);

	cq_viola_mm_interconnect_1_cmd_demux cmd_demux (
		.clk                (clk_peri_clk_clk),                                     //        clk.clk
		.reset              (peripherals_bridge_reset_reset_bridge_in_reset_reset), //  clk_reset.reset
		.sink_ready         (peripherals_bridge_m0_limiter_cmd_src_ready),          //       sink.ready
		.sink_channel       (peripherals_bridge_m0_limiter_cmd_src_channel),        //           .channel
		.sink_data          (peripherals_bridge_m0_limiter_cmd_src_data),           //           .data
		.sink_startofpacket (peripherals_bridge_m0_limiter_cmd_src_startofpacket),  //           .startofpacket
		.sink_endofpacket   (peripherals_bridge_m0_limiter_cmd_src_endofpacket),    //           .endofpacket
		.sink_valid         (peripherals_bridge_m0_limiter_cmd_valid_data),         // sink_valid.data
		.src0_ready         (cmd_demux_src0_ready),                                 //       src0.ready
		.src0_valid         (cmd_demux_src0_valid),                                 //           .valid
		.src0_data          (cmd_demux_src0_data),                                  //           .data
		.src0_channel       (cmd_demux_src0_channel),                               //           .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),                         //           .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket),                           //           .endofpacket
		.src1_ready         (cmd_demux_src1_ready),                                 //       src1.ready
		.src1_valid         (cmd_demux_src1_valid),                                 //           .valid
		.src1_data          (cmd_demux_src1_data),                                  //           .data
		.src1_channel       (cmd_demux_src1_channel),                               //           .channel
		.src1_startofpacket (cmd_demux_src1_startofpacket),                         //           .startofpacket
		.src1_endofpacket   (cmd_demux_src1_endofpacket),                           //           .endofpacket
		.src2_ready         (cmd_demux_src2_ready),                                 //       src2.ready
		.src2_valid         (cmd_demux_src2_valid),                                 //           .valid
		.src2_data          (cmd_demux_src2_data),                                  //           .data
		.src2_channel       (cmd_demux_src2_channel),                               //           .channel
		.src2_startofpacket (cmd_demux_src2_startofpacket),                         //           .startofpacket
		.src2_endofpacket   (cmd_demux_src2_endofpacket),                           //           .endofpacket
		.src3_ready         (cmd_demux_src3_ready),                                 //       src3.ready
		.src3_valid         (cmd_demux_src3_valid),                                 //           .valid
		.src3_data          (cmd_demux_src3_data),                                  //           .data
		.src3_channel       (cmd_demux_src3_channel),                               //           .channel
		.src3_startofpacket (cmd_demux_src3_startofpacket),                         //           .startofpacket
		.src3_endofpacket   (cmd_demux_src3_endofpacket),                           //           .endofpacket
		.src4_ready         (cmd_demux_src4_ready),                                 //       src4.ready
		.src4_valid         (cmd_demux_src4_valid),                                 //           .valid
		.src4_data          (cmd_demux_src4_data),                                  //           .data
		.src4_channel       (cmd_demux_src4_channel),                               //           .channel
		.src4_startofpacket (cmd_demux_src4_startofpacket),                         //           .startofpacket
		.src4_endofpacket   (cmd_demux_src4_endofpacket),                           //           .endofpacket
		.src5_ready         (cmd_demux_src5_ready),                                 //       src5.ready
		.src5_valid         (cmd_demux_src5_valid),                                 //           .valid
		.src5_data          (cmd_demux_src5_data),                                  //           .data
		.src5_channel       (cmd_demux_src5_channel),                               //           .channel
		.src5_startofpacket (cmd_demux_src5_startofpacket),                         //           .startofpacket
		.src5_endofpacket   (cmd_demux_src5_endofpacket)                            //           .endofpacket
	);

	cq_viola_mm_interconnect_1_cmd_mux cmd_mux (
		.clk                 (clk_peri_clk_clk),                                     //       clk.clk
		.reset               (peripherals_bridge_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                                    //       src.ready
		.src_valid           (cmd_mux_src_valid),                                    //          .valid
		.src_data            (cmd_mux_src_data),                                     //          .data
		.src_channel         (cmd_mux_src_channel),                                  //          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),                            //          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                              //          .endofpacket
		.sink0_ready         (cmd_demux_src0_ready),                                 //     sink0.ready
		.sink0_valid         (cmd_demux_src0_valid),                                 //          .valid
		.sink0_channel       (cmd_demux_src0_channel),                               //          .channel
		.sink0_data          (cmd_demux_src0_data),                                  //          .data
		.sink0_startofpacket (cmd_demux_src0_startofpacket),                         //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src0_endofpacket)                            //          .endofpacket
	);

	cq_viola_mm_interconnect_1_cmd_mux cmd_mux_001 (
		.clk                 (clk_peri_clk_clk),                                     //       clk.clk
		.reset               (peripherals_bridge_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_001_src_ready),                                //       src.ready
		.src_valid           (cmd_mux_001_src_valid),                                //          .valid
		.src_data            (cmd_mux_001_src_data),                                 //          .data
		.src_channel         (cmd_mux_001_src_channel),                              //          .channel
		.src_startofpacket   (cmd_mux_001_src_startofpacket),                        //          .startofpacket
		.src_endofpacket     (cmd_mux_001_src_endofpacket),                          //          .endofpacket
		.sink0_ready         (cmd_demux_src1_ready),                                 //     sink0.ready
		.sink0_valid         (cmd_demux_src1_valid),                                 //          .valid
		.sink0_channel       (cmd_demux_src1_channel),                               //          .channel
		.sink0_data          (cmd_demux_src1_data),                                  //          .data
		.sink0_startofpacket (cmd_demux_src1_startofpacket),                         //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src1_endofpacket)                            //          .endofpacket
	);

	cq_viola_mm_interconnect_1_cmd_mux cmd_mux_002 (
		.clk                 (clk_peri_clk_clk),                                     //       clk.clk
		.reset               (peripherals_bridge_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_002_src_ready),                                //       src.ready
		.src_valid           (cmd_mux_002_src_valid),                                //          .valid
		.src_data            (cmd_mux_002_src_data),                                 //          .data
		.src_channel         (cmd_mux_002_src_channel),                              //          .channel
		.src_startofpacket   (cmd_mux_002_src_startofpacket),                        //          .startofpacket
		.src_endofpacket     (cmd_mux_002_src_endofpacket),                          //          .endofpacket
		.sink0_ready         (cmd_demux_src2_ready),                                 //     sink0.ready
		.sink0_valid         (cmd_demux_src2_valid),                                 //          .valid
		.sink0_channel       (cmd_demux_src2_channel),                               //          .channel
		.sink0_data          (cmd_demux_src2_data),                                  //          .data
		.sink0_startofpacket (cmd_demux_src2_startofpacket),                         //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src2_endofpacket)                            //          .endofpacket
	);

	cq_viola_mm_interconnect_1_cmd_mux cmd_mux_003 (
		.clk                 (clk_peri_clk_clk),                                     //       clk.clk
		.reset               (peripherals_bridge_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_003_src_ready),                                //       src.ready
		.src_valid           (cmd_mux_003_src_valid),                                //          .valid
		.src_data            (cmd_mux_003_src_data),                                 //          .data
		.src_channel         (cmd_mux_003_src_channel),                              //          .channel
		.src_startofpacket   (cmd_mux_003_src_startofpacket),                        //          .startofpacket
		.src_endofpacket     (cmd_mux_003_src_endofpacket),                          //          .endofpacket
		.sink0_ready         (cmd_demux_src3_ready),                                 //     sink0.ready
		.sink0_valid         (cmd_demux_src3_valid),                                 //          .valid
		.sink0_channel       (cmd_demux_src3_channel),                               //          .channel
		.sink0_data          (cmd_demux_src3_data),                                  //          .data
		.sink0_startofpacket (cmd_demux_src3_startofpacket),                         //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src3_endofpacket)                            //          .endofpacket
	);

	cq_viola_mm_interconnect_1_cmd_mux cmd_mux_004 (
		.clk                 (clk_peri_clk_clk),                                     //       clk.clk
		.reset               (peripherals_bridge_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_004_src_ready),                                //       src.ready
		.src_valid           (cmd_mux_004_src_valid),                                //          .valid
		.src_data            (cmd_mux_004_src_data),                                 //          .data
		.src_channel         (cmd_mux_004_src_channel),                              //          .channel
		.src_startofpacket   (cmd_mux_004_src_startofpacket),                        //          .startofpacket
		.src_endofpacket     (cmd_mux_004_src_endofpacket),                          //          .endofpacket
		.sink0_ready         (cmd_demux_src4_ready),                                 //     sink0.ready
		.sink0_valid         (cmd_demux_src4_valid),                                 //          .valid
		.sink0_channel       (cmd_demux_src4_channel),                               //          .channel
		.sink0_data          (cmd_demux_src4_data),                                  //          .data
		.sink0_startofpacket (cmd_demux_src4_startofpacket),                         //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src4_endofpacket)                            //          .endofpacket
	);

	cq_viola_mm_interconnect_1_cmd_mux cmd_mux_005 (
		.clk                 (clk_peri_clk_clk),                                     //       clk.clk
		.reset               (peripherals_bridge_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_005_src_ready),                                //       src.ready
		.src_valid           (cmd_mux_005_src_valid),                                //          .valid
		.src_data            (cmd_mux_005_src_data),                                 //          .data
		.src_channel         (cmd_mux_005_src_channel),                              //          .channel
		.src_startofpacket   (cmd_mux_005_src_startofpacket),                        //          .startofpacket
		.src_endofpacket     (cmd_mux_005_src_endofpacket),                          //          .endofpacket
		.sink0_ready         (cmd_demux_src5_ready),                                 //     sink0.ready
		.sink0_valid         (cmd_demux_src5_valid),                                 //          .valid
		.sink0_channel       (cmd_demux_src5_channel),                               //          .channel
		.sink0_data          (cmd_demux_src5_data),                                  //          .data
		.sink0_startofpacket (cmd_demux_src5_startofpacket),                         //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src5_endofpacket)                            //          .endofpacket
	);

	cq_viola_mm_interconnect_1_rsp_demux rsp_demux (
		.clk                (clk_peri_clk_clk),                                     //       clk.clk
		.reset              (peripherals_bridge_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_001_src_ready),                                 //      sink.ready
		.sink_channel       (router_001_src_channel),                               //          .channel
		.sink_data          (router_001_src_data),                                  //          .data
		.sink_startofpacket (router_001_src_startofpacket),                         //          .startofpacket
		.sink_endofpacket   (router_001_src_endofpacket),                           //          .endofpacket
		.sink_valid         (router_001_src_valid),                                 //          .valid
		.src0_ready         (rsp_demux_src0_ready),                                 //      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                                 //          .valid
		.src0_data          (rsp_demux_src0_data),                                  //          .data
		.src0_channel       (rsp_demux_src0_channel),                               //          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),                         //          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket)                            //          .endofpacket
	);

	cq_viola_mm_interconnect_1_rsp_demux rsp_demux_001 (
		.clk                (clk_peri_clk_clk),                                     //       clk.clk
		.reset              (peripherals_bridge_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_002_src_ready),                                 //      sink.ready
		.sink_channel       (router_002_src_channel),                               //          .channel
		.sink_data          (router_002_src_data),                                  //          .data
		.sink_startofpacket (router_002_src_startofpacket),                         //          .startofpacket
		.sink_endofpacket   (router_002_src_endofpacket),                           //          .endofpacket
		.sink_valid         (router_002_src_valid),                                 //          .valid
		.src0_ready         (rsp_demux_001_src0_ready),                             //      src0.ready
		.src0_valid         (rsp_demux_001_src0_valid),                             //          .valid
		.src0_data          (rsp_demux_001_src0_data),                              //          .data
		.src0_channel       (rsp_demux_001_src0_channel),                           //          .channel
		.src0_startofpacket (rsp_demux_001_src0_startofpacket),                     //          .startofpacket
		.src0_endofpacket   (rsp_demux_001_src0_endofpacket)                        //          .endofpacket
	);

	cq_viola_mm_interconnect_1_rsp_demux rsp_demux_002 (
		.clk                (clk_peri_clk_clk),                                     //       clk.clk
		.reset              (peripherals_bridge_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_003_src_ready),                                 //      sink.ready
		.sink_channel       (router_003_src_channel),                               //          .channel
		.sink_data          (router_003_src_data),                                  //          .data
		.sink_startofpacket (router_003_src_startofpacket),                         //          .startofpacket
		.sink_endofpacket   (router_003_src_endofpacket),                           //          .endofpacket
		.sink_valid         (router_003_src_valid),                                 //          .valid
		.src0_ready         (rsp_demux_002_src0_ready),                             //      src0.ready
		.src0_valid         (rsp_demux_002_src0_valid),                             //          .valid
		.src0_data          (rsp_demux_002_src0_data),                              //          .data
		.src0_channel       (rsp_demux_002_src0_channel),                           //          .channel
		.src0_startofpacket (rsp_demux_002_src0_startofpacket),                     //          .startofpacket
		.src0_endofpacket   (rsp_demux_002_src0_endofpacket)                        //          .endofpacket
	);

	cq_viola_mm_interconnect_1_rsp_demux rsp_demux_003 (
		.clk                (clk_peri_clk_clk),                                     //       clk.clk
		.reset              (peripherals_bridge_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_004_src_ready),                                 //      sink.ready
		.sink_channel       (router_004_src_channel),                               //          .channel
		.sink_data          (router_004_src_data),                                  //          .data
		.sink_startofpacket (router_004_src_startofpacket),                         //          .startofpacket
		.sink_endofpacket   (router_004_src_endofpacket),                           //          .endofpacket
		.sink_valid         (router_004_src_valid),                                 //          .valid
		.src0_ready         (rsp_demux_003_src0_ready),                             //      src0.ready
		.src0_valid         (rsp_demux_003_src0_valid),                             //          .valid
		.src0_data          (rsp_demux_003_src0_data),                              //          .data
		.src0_channel       (rsp_demux_003_src0_channel),                           //          .channel
		.src0_startofpacket (rsp_demux_003_src0_startofpacket),                     //          .startofpacket
		.src0_endofpacket   (rsp_demux_003_src0_endofpacket)                        //          .endofpacket
	);

	cq_viola_mm_interconnect_1_rsp_demux rsp_demux_004 (
		.clk                (clk_peri_clk_clk),                                     //       clk.clk
		.reset              (peripherals_bridge_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_005_src_ready),                                 //      sink.ready
		.sink_channel       (router_005_src_channel),                               //          .channel
		.sink_data          (router_005_src_data),                                  //          .data
		.sink_startofpacket (router_005_src_startofpacket),                         //          .startofpacket
		.sink_endofpacket   (router_005_src_endofpacket),                           //          .endofpacket
		.sink_valid         (router_005_src_valid),                                 //          .valid
		.src0_ready         (rsp_demux_004_src0_ready),                             //      src0.ready
		.src0_valid         (rsp_demux_004_src0_valid),                             //          .valid
		.src0_data          (rsp_demux_004_src0_data),                              //          .data
		.src0_channel       (rsp_demux_004_src0_channel),                           //          .channel
		.src0_startofpacket (rsp_demux_004_src0_startofpacket),                     //          .startofpacket
		.src0_endofpacket   (rsp_demux_004_src0_endofpacket)                        //          .endofpacket
	);

	cq_viola_mm_interconnect_1_rsp_demux rsp_demux_005 (
		.clk                (clk_peri_clk_clk),                                     //       clk.clk
		.reset              (peripherals_bridge_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_006_src_ready),                                 //      sink.ready
		.sink_channel       (router_006_src_channel),                               //          .channel
		.sink_data          (router_006_src_data),                                  //          .data
		.sink_startofpacket (router_006_src_startofpacket),                         //          .startofpacket
		.sink_endofpacket   (router_006_src_endofpacket),                           //          .endofpacket
		.sink_valid         (router_006_src_valid),                                 //          .valid
		.src0_ready         (rsp_demux_005_src0_ready),                             //      src0.ready
		.src0_valid         (rsp_demux_005_src0_valid),                             //          .valid
		.src0_data          (rsp_demux_005_src0_data),                              //          .data
		.src0_channel       (rsp_demux_005_src0_channel),                           //          .channel
		.src0_startofpacket (rsp_demux_005_src0_startofpacket),                     //          .startofpacket
		.src0_endofpacket   (rsp_demux_005_src0_endofpacket)                        //          .endofpacket
	);

	cq_viola_mm_interconnect_1_rsp_mux rsp_mux (
		.clk                 (clk_peri_clk_clk),                                     //       clk.clk
		.reset               (peripherals_bridge_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                                    //       src.ready
		.src_valid           (rsp_mux_src_valid),                                    //          .valid
		.src_data            (rsp_mux_src_data),                                     //          .data
		.src_channel         (rsp_mux_src_channel),                                  //          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),                            //          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                              //          .endofpacket
		.sink0_ready         (rsp_demux_src0_ready),                                 //     sink0.ready
		.sink0_valid         (rsp_demux_src0_valid),                                 //          .valid
		.sink0_channel       (rsp_demux_src0_channel),                               //          .channel
		.sink0_data          (rsp_demux_src0_data),                                  //          .data
		.sink0_startofpacket (rsp_demux_src0_startofpacket),                         //          .startofpacket
		.sink0_endofpacket   (rsp_demux_src0_endofpacket),                           //          .endofpacket
		.sink1_ready         (rsp_demux_001_src0_ready),                             //     sink1.ready
		.sink1_valid         (rsp_demux_001_src0_valid),                             //          .valid
		.sink1_channel       (rsp_demux_001_src0_channel),                           //          .channel
		.sink1_data          (rsp_demux_001_src0_data),                              //          .data
		.sink1_startofpacket (rsp_demux_001_src0_startofpacket),                     //          .startofpacket
		.sink1_endofpacket   (rsp_demux_001_src0_endofpacket),                       //          .endofpacket
		.sink2_ready         (rsp_demux_002_src0_ready),                             //     sink2.ready
		.sink2_valid         (rsp_demux_002_src0_valid),                             //          .valid
		.sink2_channel       (rsp_demux_002_src0_channel),                           //          .channel
		.sink2_data          (rsp_demux_002_src0_data),                              //          .data
		.sink2_startofpacket (rsp_demux_002_src0_startofpacket),                     //          .startofpacket
		.sink2_endofpacket   (rsp_demux_002_src0_endofpacket),                       //          .endofpacket
		.sink3_ready         (rsp_demux_003_src0_ready),                             //     sink3.ready
		.sink3_valid         (rsp_demux_003_src0_valid),                             //          .valid
		.sink3_channel       (rsp_demux_003_src0_channel),                           //          .channel
		.sink3_data          (rsp_demux_003_src0_data),                              //          .data
		.sink3_startofpacket (rsp_demux_003_src0_startofpacket),                     //          .startofpacket
		.sink3_endofpacket   (rsp_demux_003_src0_endofpacket),                       //          .endofpacket
		.sink4_ready         (rsp_demux_004_src0_ready),                             //     sink4.ready
		.sink4_valid         (rsp_demux_004_src0_valid),                             //          .valid
		.sink4_channel       (rsp_demux_004_src0_channel),                           //          .channel
		.sink4_data          (rsp_demux_004_src0_data),                              //          .data
		.sink4_startofpacket (rsp_demux_004_src0_startofpacket),                     //          .startofpacket
		.sink4_endofpacket   (rsp_demux_004_src0_endofpacket),                       //          .endofpacket
		.sink5_ready         (rsp_demux_005_src0_ready),                             //     sink5.ready
		.sink5_valid         (rsp_demux_005_src0_valid),                             //          .valid
		.sink5_channel       (rsp_demux_005_src0_channel),                           //          .channel
		.sink5_data          (rsp_demux_005_src0_data),                              //          .data
		.sink5_startofpacket (rsp_demux_005_src0_startofpacket),                     //          .startofpacket
		.sink5_endofpacket   (rsp_demux_005_src0_endofpacket)                        //          .endofpacket
	);

endmodule
