{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "![figure](../lab1/lab1_figures/politecnico_h-01.png)\n",
    "# **Eletrónica Configurável / Configurable Electronics**\n",
    "#### Mestrado em Engenharia Eletrotécnica / Master in Electrical and Electronic Engineering\n",
    "\n",
    "## **LabWork6 - Embedded Processor Hardware Design**"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "___________"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Introduction ##\n",
    "In this tutorial, you will create your first Zynq design in Vivado, including custom hardware and a processing system. The Xilinx® Software Development Kit (former SDK, now Vitis) will then be used to create a simple software application which will run on the Zynq's ARM Processing System (PS) to control the hardware that is implemented in the Programmable Logic (PL).\n",
    "\n",
    "\n",
    "\n",
    "### Objectives ###\n",
    "After completing this lab, you will be able to:\n",
    "\n",
    "* Create a Zynq®-7000 AP SoC processor based design \n",
    "* Connect signals between the Zynq PS and the IP modules in the PL  \n",
    "* Using interrupts both in hardware and software perspective.\n",
    "* Create a Software Application in Vitis that can be run on the target hardware. \n",
    "\n",
    "\n",
    "In the instructions below **{sources}** refers to `C:\\Xilinx\\MEE_EC\\sources` and **{labs}** refers to `(C:\\Xilinx\\MEE_EC\\labs)`\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "_________"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Step 1 - Create a ZYNQ System and Run a Hello World Application ##"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Step 1.1 ###\n",
    "\n",
    "In this section you will create a new and empty project for PYNQ-Z2 Board in Vivado and add a ZYNQ processing system.\n",
    "\n",
    "\n",
    "* Open Vivado and create a new project to start the wizard. Browse to `c:/Xilinx/MEE_EC/labs` and enter `lab6` in the project name field. Make sure that the *Create Project Subdirectory* box is checked. Click **Next** and follow the normal steps to create an empty project for the **PYNQ-Z2** board.\n",
    "\n",
    "\n",
    "* In the Flow Navigator → IP Integrator, select **Create Block Design**.\n",
    "\n",
    "\n",
    "* In the Create Block Design dialog box, specify the name of your IP subsystem design as **lab6_top** and click **OK**. \n",
    "\n",
    "\n",
    "* In the block design canvas right-click, and select **Add IP**. In the search field, type **zynq** to find the *ZYNQ7 Processing System* IP, select it and press **Enter** to add it to your design.\n",
    "\n",
    "\n",
    "*  In the IP integrator window, click the **Run Block Automation** link. The Run Block Automation dialog box opens, stating that the FIXED_IO and DDR interfaces will be created for the Zynq-7000 SoC IP core. Also, note that the *Apply Board Preset* check box is checked. This is because the selected target board is ZC702.\n",
    "\n",
    "\n",
    "* Ensure that both Cross Trigger In and Cross Trigger Out are disabled (figure on the left). Click **OK** and make sure the IP integrator diagram looks like the figure on the right when *Block Automation* process completes. Note that the external connections for both the DDR and FIXED_IO interfaces have been generated.\n",
    "\n",
    "![Figure](../lab6/lab6_figures/fig1.png)\n",
    "\n",
    "\n",
    "* Add an **AXI GPIO** to the diagram and click **Run Connection Automation**. Select **All Automation** to let the Designer Assistance help you connect the IP to the Zynq-7000 SoC PS. \n",
    "\n",
    "\n",
    "* Select **axi_gpio_0/GPIO** and select **led_4bits** from the *Select Board Part Interface* drop-down menu, and click **OK**.\n",
    "\n",
    "\n",
    "<div class=\"alert alert-block alert-info\">\n",
    "<b>Note:</b> The connection automation process automatically instatiates two IP blocks: an **AXI Interconnect** and a **Processor System Reset**. All connections between the blocks are als made automatically.\n",
    "</div>\n",
    "\n",
    "\n",
    "* The GPIO interface of the AXI GPIO blockwill now be connected to the LEDs in the PYNQ board. Click **Regenerate Layout** and you should have a design like the one below.\n",
    "\n",
    "\n",
    "![Figure](../lab6/lab6_figures/fig2.png)\n",
    "\n",
    "\n",
    "<div class=\"alert alert-block alert-info\">\n",
    "<b>Note:</b> IP Integrator will automatically assign a memory map for all IP that is present in the design. we will not be changing the memory map in this lab, but for future reference we will take a look at the Address Editor.\n",
    "</div>\n",
    "\n",
    "\n",
    "* Select the **Adress Editor** tab from the top of the Workspace window, as shown below, and expand the Data group. You can see that a memory map has been assigned to the AXI GPIO interface, and that it has a range of **64K**.\n",
    "\n",
    "\n",
    "![Figure](../lab6/lab6_figures/fig3.png)\n",
    "\n",
    "\n",
    "* Go back to the *Diagram* window and **Validate the design**. If successful, **save** the block design and **Create HDL Wrapper**.\n",
    "\n",
    "\n",
    "* In the *Flow Navigator* select **Generate Bitstream**.\n",
    "\n",
    "\n",
    "* After the bitstream generates, the *Bitstream Generation Completed* dialog box opens with **Open Implemented Design** checked by default. Click **OK**.\n",
    "\n",
    "\n",
    "* When the implemented design opens, look at the *Design Timing Summary* window to ensure that all timing constraints are met. Also observe the *Device* window and note that you are now using both the **PS** and the **PL**.\n",
    "\n",
    "\n",
    "![Figure](../lab6/lab6_figures/fig4.png)\n",
    "\n",
    "\n",
    "\n",
    "<div class=\"alert alert-block alert-info\">\n",
    "<b>Note:</b> With the bitstream generated, the building of the hardware image is complete. It must now be exported to a software environment where we build a software application to control and interact with the custom hardware.\n",
    "</div>\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Step 1.2 ###\n",
    "\n",
    "You will now export the hardware to the Vitis platform and create a simple software application which will control the LEDs on the Zynq development board. This application will run on the Zynq PS and communicate with the AXI GPIO block implemented in the PL.\n",
    "\n",
    "\n",
    "* **Turn-on** the PYNQ-Z2 board.\n",
    "\n",
    "<div class=\"alert alert-block alert-warning\">\n",
    "<b>Important!</b> For the Digilent driver to install, you must power on and connect the board to the host PC before launching the Vitis software platform.\n",
    "</div>\n",
    "\n",
    "\n",
    "* From the Vivado File menu, select *File → Export → Export Hardware*. The Export Hardware Platform dialog box opens. \n",
    "\n",
    "\n",
    "* Select the **Include bitstream** option, leave the **XSA file name** field at its default value and click **OK**. This will export the hardware *XSA File* to the `{labs}/lab6` project directory.\n",
    "\n",
    "\n",
    "<div class=\"alert alert-block alert-info\">\n",
    "<b>Info:</b> For the option to *Include Bitstream* to be enabled, an implemented design must be active. This is the reason why we opened the implemented design in the previous step.\n",
    "</div>\n",
    "\n",
    "\n",
    "* To launch the Vitis software platform, select **Tools → Launch Vitis IDE**. The Eclipse Launcher dialog box opens.\n",
    "\n",
    "\n",
    "* Specify the desired Workspace location such as `{labs}\\lab6\\lab6_vitis` and click **Launch**.\n",
    "\n",
    "\n",
    "* The Vitis software platform launches in a separate window. **Close** the *Welcome* pane if it appears.\n",
    "\n",
    "\n",
    "* Select **File → New → Application Project** from the menu bar. You could also have selected *Create Application Project* under *Project* in the welcome screen. The *New Application Project* dialog box opens.\n",
    "\n",
    "\n",
    "<div class=\"alert alert-block alert-info\">\n",
    "<b>Info:</b> Diferent Vitis versions may slightly differ in the following steps. Try to follow the flow and not the exact instructions.\n",
    "</div>\n",
    "\n",
    "\n",
    "* Enter **LED_test** in the *Project name* field, using the default location ({labs}\\lab6\\lab6_vitis). Click **Next**.\n",
    "\n",
    "\n",
    "![Figure](../lab6/lab6_figures/fig5.png)\n",
    "\n",
    "\n",
    "* In the **Platform** page, select the **Create a new platform from hardware (XSA)** tab.\n",
    "\n",
    "\n",
    "* Click the **plus** sign (or Browse button) to Navigate to the directory where the XSA file was created in Vivado (`{labs}\\lab6`). Select the **lab6_top_wrapper.xsa** file and click **Open**.\n",
    "\n",
    "\n",
    "![Figure](../lab6/lab6_figures/fig6.png)\n",
    "\n",
    "\n",
    "* Select the *lab6_wrapper* and click **Next**.\n",
    "\n",
    "\n",
    "* Ensure the **Generate boot Components** option is selected in the *Domain* page and leve all other configurations as default (figure on the left). Click **Next**.\n",
    "\n",
    "\n",
    "* In the *Templates* page, select **Empty Application** (figure on the right), and click **Finish**. The new project should open automatically.\n",
    "\n",
    "\n",
    "![Figure](../lab6/lab6_figures/fig7.png)\n",
    "\n",
    "\n",
    "* You can now import some pre-prepared source code for the application. In the *Project Explorer* panel, expand *LED_test* and highlight the **src** directory. **Right-click** and select **Import Sources...**.\n",
    "\n",
    "\n",
    "* Click the **Browse** button and navigate to `{sources}\\lab6\\first_zynq_design` and click **Select Folder**.\n",
    "\n",
    "\n",
    "* Select the file **LED_test_tut_1C.c** as click **Finish**. The **C** source file will be imported and the project and appear in the **src** folder.\n",
    "\n",
    "\n",
    "* Click the **hammer icon** to build the application. When the application project finishes compiling, you will see a *Build Finished* message in the *Console* panel.\n",
    "\n",
    "\n",
    "* While waiting, open the imported source file and explore the code.\n",
    "\n",
    "<div class=\"alert alert-block alert-info\">\n",
    "<b>Note:</b> The command `XGpio_Initialize(&Gpio, GPIO_DEVICE_ID)` is a function provided by the GPIO device driver in the file **xgpio.h**. It initialises the XGpio instance with a unique ID of the device, specified by `GPIO_DEVICE_ID`.  This ID is defined as `XPAR_AXI_GPIO_0_DEVICE_ID`, which can be found in **xparameters.h**. Header files with definitions of all the hardware parameters of the system are generated by Vivado IDE when exporting a hardware design to Vitis. The function `XGpio_SetDataDirection(&Gpio, LED_CHANNEL, 0x0)` is also provided by the GPIO device driver and sets the direction of the specified GPIO port - bits set to '0' are output and bits set to '1' are input. Here we are naturally setting all 4 LEDs as outputs.\n",
    "</div>\n",
    "\n",
    "\n",
    "\n",
    "* Open the **LED_test.prj** file and click the link **Hardware Specification**. A new panel will open with detailed information about the Processor Address Map and IP blocks present in the design.\n",
    "\n",
    "\n",
    "![Figure](../lab6/lab6_figures/fig8.png)\n",
    "\n",
    "\n",
    "* If you click the button **Navigate to BSP settings** you will be able to navigate the *Board Support Package*, with links to available documentation and examples related to **Peripheral Drivers**.\n",
    "\n",
    "\n",
    "* Take a few minutes to explore the documentation available for the **AXI_GPIO** driver.\n",
    "\n",
    "\n",
    "* We will now program the board. download the bitstream by selecting **Xilinx -> Program FPGA** from the menu bar. The *Progarm FPGA* window appears and should already have the correct bitstream defined.\n",
    "\n",
    "\n",
    "* Click **Program**. After the board is successfully configured with the bitstream file we can launch our software application on the Zynq PS.\n",
    "\n",
    "\n",
    "![Figure](../lab6/lab6_figures/fig9.png)\n",
    "\n",
    "\n",
    "* Select the project **LED_test** in the *Project Explorer*. Right-click and select **RUN as -> 1 Launch on Hardware**. After a few seconds the LEDs on the board should begin to flash!\n",
    "\n",
    "\n",
    "* Close **Vitis**."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "_________"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Step 2 - Create a ZYNQ System with Interrupts ##"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Step 2.1 ###\n",
    "\n",
    "You will now evolve your hardware platform to include interrupts.\n",
    "\n",
    "\n",
    "* If you have closed Vivado, open **lab6** project. Either way, select **Open Block Design** and add a new **AXI_GPIO** IP to interface with push buttons. \n",
    "\n",
    "\n",
    "* Click **Run Connection Automation** and select **All automation**. \n",
    "\n",
    "\n",
    "* Select the **axi_gpio_0/GPIO** and select **btns_4bits** as the *Select Board Part Interface*. Click **OK** and the diagram should look like the following once you regenerate its layout.\n",
    "\n",
    "\n",
    "![Figure](../lab6/lab6_figures/fig10.png)\n",
    "\n",
    "\n",
    "* We now need to configure the system to use hardware interrupts from the push buttons to trigger functions in the Zynq PS. **Double-click** the **axi_gpio_1**, which is connected to the buttons.\n",
    "\n",
    "\n",
    "* Select the **IP configuration** tab and check the **Enable Interrupt** box and click **OK**. This will add an additional output port for the interrupt request to the GPIO block.\n",
    "\n",
    "\n",
    "* For the processor to accept interrupts, **double-click** on Zynq module to open the *Re-customize IP* window.\n",
    "\n",
    "\n",
    "* Select the **Interrupts** page and tick the box **Fabric Interrupts** and enable the shared interrupt port as in the figure below. This means interrupts from the PL can be connected to the interrupt controller within the PS. Click **OK**.\n",
    "\n",
    "\n",
    "![Figure](../lab6/lab6_figures/fig11.png)\n",
    "\n",
    "\n",
    "* In the block diagram, connect the AXI_GPIO **ip2intc_irpt** output to the **IRQ_F2P** input in the ZYNQ module.\n",
    "\n",
    "![Figure](../lab6/lab6_figures/fig12.png)\n",
    "\n",
    "* **Validate** the design and **save** it is successful.\n",
    "\n",
    "\n",
    "* Generate a new **bitstream** for this design.\n",
    "\n",
    "\n",
    "* After the bitstream generates, the *Bitstream Generation Completed* dialog box opens with **Open Implemented Design** checked by default. Click **OK**. If this option isnot presented it is because your *Implemented Design* is already opened.\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Step 2.2 ###\n",
    "\n",
    "You will now export the hardware to the Vitis platform and create a software application with hardware interrupts. The push buttons will be used to increment a counter by different values and the count will be continuously displayed on the LEDs in binary form.\n",
    "\n",
    "\n",
    "* **Turn-on** the PYNQ-Z2 board.\n",
    "\n",
    "\n",
    "* From the Vivado File menu, select *File → Export → Export Hardware*. The Export Hardware Platform dialog box opens. \n",
    "\n",
    "\n",
    "* Select the **Include bitstream** option, leave the **XSA file name** field at its default value and click **OK**. This will export the hardware *XSA File* to the `{labs}/lab6` project directory.\n",
    "\n",
    "\n",
    "* To launch the Vitis software platform, select **Tools → Launch Vitis**. The Eclipse Launcher dialog box opens.\n",
    "\n",
    "\n",
    "* Specify the desired Workspace location such as `{labs}\\lab6\\lab6_vitis_int` and click **Launch**.\n",
    "\n",
    "\n",
    "* The Vitis software platform launches in a separate window. **Close** the *Welcome* pane if it appears.\n",
    "\n",
    "\n",
    "* Select **File → New → Application Project** from the menu bar. The *New Application Project* dialog box opens.\n",
    "\n",
    "\n",
    "* Enter **interrupt_counter** in the *Project name* field, using the default location ({labs}\\lab6\\lab6_vitis_int). Click **Next**.\n",
    "\n",
    "\n",
    "* In the **Platform** page, select the **Create a new platform from hardware (XSA)** tab.\n",
    "\n",
    "\n",
    "* Click the **plus** sign (or Browse button) to Navigate to the directory where the XSA file was created in Vivado (`{labs}\\lab6`). Select the **lab6_top_wrapper_int.xsa** file and click **Open**.\n",
    "\n",
    "\n",
    "* Select the *lab6_wrapper_int* and click **Next**.\n",
    "\n",
    "\n",
    "* Ensure the **Generate boot Components** option is selected in the *Domain* page and leve all other configurations as default. Click **Next**.\n",
    "\n",
    "\n",
    "* In the *Templates* page, select **Empty Application**, and click **Finish**. The new project should open automatically.\n",
    "\n",
    "\n",
    "* You can now import some pre-prepared source code for the application. In the *Project Explorer* panel, expand *LED_test* and highlight the **src** directory. **Right-click** and select **Import Sources...**.\n",
    "\n",
    "\n",
    "* Click the **Browse** button and navigate to `{sources}\\lab6\\zynq_interrupts` and click **Select Folder**.\n",
    "\n",
    "\n",
    "* Select the file **interrupt_counter_tut_2B.c** as click **Finish**. The **C** source file will be imported and the project and appear in the **src** folder.\n",
    "\n",
    "\n",
    "* Click the **hammer icon** to build the application. When the application project finishes compiling, you will see a *Build Finished* message in the *Console* panel.\n",
    "\n",
    "\n",
    "* While waiting, open the imported source file and explore the code.\n",
    "\n",
    "<div class=\"alert alert-block alert-info\">\n",
    "<b>Note 1:</b> The code has been fully commented, but some notes are included here for clarity. The Zynq PS features a built in interrupt controller, initialised here as **XScuGic INTCInst**. This handles all incoming interrupt requests passed to the PS and performs the function associated with each interrupt source. It is also capable of prioritising multiple interrupt sources to the requirements of the application.\n",
    "</div>\n",
    "\n",
    "<div class=\"alert alert-block alert-info\">\n",
    "<b>Note 2:</b> Of particular note is the inclusion of the function  `BTN_Intr_Handler(void *InstancePtr)`. This is the interrupt handler function for the push buttons and is called every time an interrupt request from the buttons is received in the PS. This performs a counter increment on each call and displays the value of the counter on the LEDs. Also, an initial setup function can be found below the main function. The `InterruptSystemSetup(XScuGic *XScuGicInstancePtr)`initialises and configures the interrupt controller in the PS, connecting the interrupt handler to the interrupt source. It also makes a call to the latter function which enables the interrupt sources and registers exceptions.\n",
    "</div>\n",
    "\n",
    "* We will now program the board. Download the bitstream by selecting **Xilinx -> Program FPGA** from the menu bar. The *Program FPGA* window appears and should already have the correct bitstream defined.\n",
    "\n",
    "\n",
    "* Click **Program**. After the board is successfully configured with the bitstream file we can launch our software application on the Zynq PS.\n",
    "\n",
    "\n",
    "* Select the project **interrupt_counter** in the *Project Explorer*. Right-click and select **RUN as -> 1 Launch on Hardware**.  The counter increments by different values based on the push button which is pressed. Try pressing different push buttons and observing how the counter increments!\n",
    "\n",
    "\n",
    "* Close **Vitis**."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Step 2.3 ###\n",
    "\n",
    "\n",
    "In this step we will add an additional source of interrupt to the project created in Step 2.1, in the form of an AXI Timer.\n",
    "\n",
    "\n",
    "* Go back to the block design in Vivado and add an **AXI Timer** to the design. \n",
    "\n",
    "\n",
    "* Select *Run Connection Automation* option from the Designer Assistance message at the top of the Diagram window and select/axi_timer_0/S_AXI and click **OK** to connect the timer to the AXI Interconnect.\n",
    "\n",
    "\n",
    "<div class=\"alert alert-block alert-info\">\n",
    "<b>Note:</b> Note that the AXI Timer features an interrupt request, which requires connection to the Zynq PS. However, we already have an interrupt connected to the input of the PS. This input is a shared interrupt port, and so accepts multiple interrupts via one signal. We therefore require an additional IP block to concatenate these two interrupt requests into one signal.\n",
    "</div>\n",
    "\n",
    "\n",
    "* In the canvas, right-click anywhere and select Add IP. Enter **concat** in the search field and add the IP Concat to the design.\n",
    "\n",
    "\n",
    "* Remove the connection to **IRQ_F2P[0:0]** on the Zynq PS by clicking it and pressing DELETE. Connect the output from the Concat block, **xlconcat_0** to this instead. Then, connect the interrupt request from the **GPIO to In0[0:0]** and the interrupt from the **timer to In1[0:0]**, creating a shared interrupt signal that is passed to the PS. Your block diagram should be similar to:\n",
    "\n",
    "\n",
    "![Figure](../lab6/lab6_figures/fig13.png)\n",
    "\n",
    "\n",
    "* **Validate** and **save** the design.\n",
    "\n",
    "\n",
    "* In *Flow Navigator*, click **Generate Bitstream** from the Program and Debug section. A dialogue window will open requesting that you launch synthesis and implementation before starting the Generate Bitstream process. Click Yes to accept. When this process is completed click **OK** to open the implemented design. \n",
    "\n",
    "\n",
    "* Select **File > Export > Export Hardware...** from the Menu Bar. \n",
    "\n",
    "\n",
    "* The *Export Hardware* dialogue window will open. Ensure that the options to **Include bitstream** is selected, the workspace is **lab6_top_wrapper_timer.xsa** and click **OK**.\n",
    "\n",
    "\n",
    "* In the menu bar choose **Tools -> Launch Vitis** and choose a new Workspace **{labs}\\lab6\\lab6_vitis_timer**. Click **Launch**.\n",
    "\n",
    "\n",
    "* Once Vitis opens repeat the steps outlined before for creating a new application project (**interrupt_counter_timer**), BSP and importing a source file, this time selecting the source file **interrupt_counter_tut_2D.c**.\n",
    "\n",
    "\n",
    "<div class=\"alert alert-block alert-info\">\n",
    "<b>Note 1:</b> Notice the inclusion of a second interrupt handler, `TMR_Intr_Handler(void *data)` which will increment the value of the counter after the timer has expired three times, writing the new value to the LEDs.\n",
    "Additional code has been included in the main to configure and start the timer. The function `IntcInitFunction(u16 DeviceId, XTmrCtr *TmrInstancePtr,XGpio *GpioInstancePtr)` also contains additional code to connect the timer interrupt to the handler and enable it.\n",
    "</div>\n",
    "\n",
    "\n",
    "<div class=\"alert alert-block alert-info\">\n",
    "<b>Note 2:</b> In brief, the timer is loaded with a value TMR_LOAD and configured to automatically reload on each expiration. The interrupt handler keeps track of the number of expirations and after three expirations performs the required steps, otherwise it simply increments the variable storing the number of expirations.\n",
    "</div>\n",
    "\n",
    "\n",
    "* **Build** the application.\n",
    "\n",
    "\n",
    "* Download the bitstream to the Zynq PL by selecting **Xilinx -> Program FPGA** from the Menu bar.\n",
    "\n",
    "\n",
    "* Once the board is configured, select **zynq_interrupts** in Project Explorer. Right-click and select **Run As -> Launch on Hardware**. Note that the counter will increment by 1 every time the timer expires three times. The buttons still operate as in the previous exercise. "
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
