
#ifndef TFM_PERIPHERAL_DCNF_SECURE
#define TFM_PERIPHERAL_DCNF_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_FPU_SECURE
#define TFM_PERIPHERAL_FPU_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_OSCILLATORS_SECURE
#define TFM_PERIPHERAL_OSCILLATORS_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_REGULATORS_SECURE
#define TFM_PERIPHERAL_REGULATORS_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_CLOCK_SECURE
#define TFM_PERIPHERAL_CLOCK_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_POWER_SECURE
#define TFM_PERIPHERAL_POWER_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_RESET_SECURE
#define TFM_PERIPHERAL_RESET_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_SPIM0_SECURE
#define TFM_PERIPHERAL_SPIM0_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_SPIS0_SECURE
#define TFM_PERIPHERAL_SPIS0_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_TWIM0_SECURE
#define TFM_PERIPHERAL_TWIM0_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_TWIS0_SECURE
#define TFM_PERIPHERAL_TWIS0_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_UARTE0_SECURE
#define TFM_PERIPHERAL_UARTE0_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_SPIM1_SECURE
#define TFM_PERIPHERAL_SPIM1_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_SPIS1_SECURE
#define TFM_PERIPHERAL_SPIS1_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_TWIM1_SECURE
#define TFM_PERIPHERAL_TWIM1_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_TWIS1_SECURE
#define TFM_PERIPHERAL_TWIS1_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_UARTE1_SECURE
#define TFM_PERIPHERAL_UARTE1_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_SPIM4_SECURE
#define TFM_PERIPHERAL_SPIM4_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_SPIM2_SECURE
#define TFM_PERIPHERAL_SPIM2_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_SPIS2_SECURE
#define TFM_PERIPHERAL_SPIS2_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_TWIM2_SECURE
#define TFM_PERIPHERAL_TWIM2_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_TWIS2_SECURE
#define TFM_PERIPHERAL_TWIS2_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_UARTE2_SECURE
#define TFM_PERIPHERAL_UARTE2_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_SPIM3_SECURE
#define TFM_PERIPHERAL_SPIM3_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_SPIS3_SECURE
#define TFM_PERIPHERAL_SPIS3_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_TWIM3_SECURE
#define TFM_PERIPHERAL_TWIM3_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_TWIS3_SECURE
#define TFM_PERIPHERAL_TWIS3_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_UARTE3_SECURE
#define TFM_PERIPHERAL_UARTE3_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_SAADC_SECURE
#define TFM_PERIPHERAL_SAADC_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_TIMER0_SECURE
#define TFM_PERIPHERAL_TIMER0_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_TIMER1_SECURE
#define TFM_PERIPHERAL_TIMER1_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_TIMER2_SECURE
#define TFM_PERIPHERAL_TIMER2_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_RTC0_SECURE
#define TFM_PERIPHERAL_RTC0_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_RTC1_SECURE
#define TFM_PERIPHERAL_RTC1_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_DPPI_SECURE
#define TFM_PERIPHERAL_DPPI_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_WDT0_SECURE
#define TFM_PERIPHERAL_WDT0_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_WDT1_SECURE
#define TFM_PERIPHERAL_WDT1_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_COMP_SECURE
#define TFM_PERIPHERAL_COMP_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_LPCOMP_SECURE
#define TFM_PERIPHERAL_LPCOMP_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_EGU0_SECURE
#define TFM_PERIPHERAL_EGU0_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_EGU1_SECURE
#define TFM_PERIPHERAL_EGU1_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_EGU2_SECURE
#define TFM_PERIPHERAL_EGU2_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_EGU3_SECURE
#define TFM_PERIPHERAL_EGU3_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_EGU4_SECURE
#define TFM_PERIPHERAL_EGU4_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_EGU5_SECURE
#define TFM_PERIPHERAL_EGU5_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_PWM0_SECURE
#define TFM_PERIPHERAL_PWM0_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_PWM1_SECURE
#define TFM_PERIPHERAL_PWM1_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_PWM2_SECURE
#define TFM_PERIPHERAL_PWM2_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_PWM3_SECURE
#define TFM_PERIPHERAL_PWM3_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_PDM0_SECURE
#define TFM_PERIPHERAL_PDM0_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_I2S0_SECURE
#define TFM_PERIPHERAL_I2S0_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_IPC_SECURE
#define TFM_PERIPHERAL_IPC_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_QSPI_SECURE
#define TFM_PERIPHERAL_QSPI_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_NFCT_SECURE
#define TFM_PERIPHERAL_NFCT_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_MUTEX_SECURE
#define TFM_PERIPHERAL_MUTEX_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_QDEC0_SECURE
#define TFM_PERIPHERAL_QDEC0_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_QDEC1_SECURE
#define TFM_PERIPHERAL_QDEC1_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_USBD_SECURE
#define TFM_PERIPHERAL_USBD_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_USBREG_SECURE
#define TFM_PERIPHERAL_USBREG_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_NVMC_SECURE
#define TFM_PERIPHERAL_NVMC_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_GPIO0_SECURE
#define TFM_PERIPHERAL_GPIO0_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_GPIO1_SECURE
#define TFM_PERIPHERAL_GPIO1_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_VMC_SECURE
#define TFM_PERIPHERAL_VMC_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_GPIO0_PIN_MASK_SECURE
#define TFM_PERIPHERAL_GPIO0_PIN_MASK_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_GPIO1_PIN_MASK_SECURE
#define TFM_PERIPHERAL_GPIO1_PIN_MASK_SECURE 0
#endif

#ifndef TFM_PERIPHERAL_DPPI_CHANNEL_MASK_SECURE
#define TFM_PERIPHERAL_DPPI_CHANNEL_MASK_SECURE 0
#endif
