static inline int timer_period(void)\r\n{\r\nreturn HZ / 20;\r\n}\r\nstatic void das16_ai_setup_dma(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nunsigned int unread_samples)\r\n{\r\nstruct das16_private_struct *devpriv = dev->private;\r\nstruct comedi_isadma *dma = devpriv->dma;\r\nstruct comedi_isadma_desc *desc = &dma->desc[dma->cur_dma];\r\nunsigned int max_samples = comedi_bytes_to_samples(s, desc->maxsize);\r\nunsigned int nsamples;\r\nnsamples = comedi_nsamples_left(s, max_samples + unread_samples);\r\nif (nsamples > unread_samples) {\r\nnsamples -= unread_samples;\r\ndesc->size = comedi_samples_to_bytes(s, nsamples);\r\ncomedi_isadma_program(desc);\r\n}\r\n}\r\nstatic void das16_interrupt(struct comedi_device *dev)\r\n{\r\nstruct das16_private_struct *devpriv = dev->private;\r\nstruct comedi_subdevice *s = dev->read_subdev;\r\nstruct comedi_async *async = s->async;\r\nstruct comedi_cmd *cmd = &async->cmd;\r\nstruct comedi_isadma *dma = devpriv->dma;\r\nstruct comedi_isadma_desc *desc = &dma->desc[dma->cur_dma];\r\nunsigned long spin_flags;\r\nunsigned int residue;\r\nunsigned int nbytes;\r\nunsigned int nsamples;\r\nspin_lock_irqsave(&dev->spinlock, spin_flags);\r\nif (!(devpriv->ctrl_reg & DAS16_CTRL_DMAE)) {\r\nspin_unlock_irqrestore(&dev->spinlock, spin_flags);\r\nreturn;\r\n}\r\nresidue = comedi_isadma_disable_on_sample(desc->chan,\r\ncomedi_bytes_per_sample(s));\r\nif (residue > desc->size) {\r\ndev_err(dev->class_dev, "residue > transfer size!\n");\r\nasync->events |= COMEDI_CB_ERROR;\r\nnbytes = 0;\r\n} else {\r\nnbytes = desc->size - residue;\r\n}\r\nnsamples = comedi_bytes_to_samples(s, nbytes);\r\nif (nsamples) {\r\ndma->cur_dma = 1 - dma->cur_dma;\r\ndas16_ai_setup_dma(dev, s, nsamples);\r\n}\r\nspin_unlock_irqrestore(&dev->spinlock, spin_flags);\r\ncomedi_buf_write_samples(s, desc->virt_addr, nsamples);\r\nif (cmd->stop_src == TRIG_COUNT && async->scans_done >= cmd->stop_arg)\r\nasync->events |= COMEDI_CB_EOA;\r\ncomedi_handle_events(dev, s);\r\n}\r\nstatic void das16_timer_interrupt(unsigned long arg)\r\n{\r\nstruct comedi_device *dev = (struct comedi_device *)arg;\r\nstruct das16_private_struct *devpriv = dev->private;\r\nunsigned long flags;\r\ndas16_interrupt(dev);\r\nspin_lock_irqsave(&dev->spinlock, flags);\r\nif (devpriv->timer_running)\r\nmod_timer(&devpriv->timer, jiffies + timer_period());\r\nspin_unlock_irqrestore(&dev->spinlock, flags);\r\n}\r\nstatic void das16_ai_set_mux_range(struct comedi_device *dev,\r\nunsigned int first_chan,\r\nunsigned int last_chan,\r\nunsigned int range)\r\n{\r\nconst struct das16_board *board = dev->board_ptr;\r\noutb(first_chan | (last_chan << 4), dev->iobase + DAS16_MUX_REG);\r\nif (board->ai_pg == das16_pg_none)\r\nreturn;\r\noutb((das16_gainlists[board->ai_pg])[range],\r\ndev->iobase + DAS16_GAIN_REG);\r\n}\r\nstatic int das16_ai_check_chanlist(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_cmd *cmd)\r\n{\r\nunsigned int chan0 = CR_CHAN(cmd->chanlist[0]);\r\nunsigned int range0 = CR_RANGE(cmd->chanlist[0]);\r\nint i;\r\nfor (i = 1; i < cmd->chanlist_len; i++) {\r\nunsigned int chan = CR_CHAN(cmd->chanlist[i]);\r\nunsigned int range = CR_RANGE(cmd->chanlist[i]);\r\nif (chan != ((chan0 + i) % s->n_chan)) {\r\ndev_dbg(dev->class_dev,\r\n"entries in chanlist must be consecutive channels, counting upwards\n");\r\nreturn -EINVAL;\r\n}\r\nif (range != range0) {\r\ndev_dbg(dev->class_dev,\r\n"entries in chanlist must all have the same gain\n");\r\nreturn -EINVAL;\r\n}\r\n}\r\nreturn 0;\r\n}\r\nstatic int das16_cmd_test(struct comedi_device *dev, struct comedi_subdevice *s,\r\nstruct comedi_cmd *cmd)\r\n{\r\nconst struct das16_board *board = dev->board_ptr;\r\nstruct das16_private_struct *devpriv = dev->private;\r\nint err = 0;\r\nunsigned int trig_mask;\r\nunsigned int arg;\r\nerr |= comedi_check_trigger_src(&cmd->start_src, TRIG_NOW);\r\ntrig_mask = TRIG_FOLLOW;\r\nif (devpriv->can_burst)\r\ntrig_mask |= TRIG_TIMER | TRIG_EXT;\r\nerr |= comedi_check_trigger_src(&cmd->scan_begin_src, trig_mask);\r\ntrig_mask = TRIG_TIMER | TRIG_EXT;\r\nif (devpriv->can_burst)\r\ntrig_mask |= TRIG_NOW;\r\nerr |= comedi_check_trigger_src(&cmd->convert_src, trig_mask);\r\nerr |= comedi_check_trigger_src(&cmd->scan_end_src, TRIG_COUNT);\r\nerr |= comedi_check_trigger_src(&cmd->stop_src, TRIG_COUNT | TRIG_NONE);\r\nif (err)\r\nreturn 1;\r\nerr |= comedi_check_trigger_is_unique(cmd->scan_begin_src);\r\nerr |= comedi_check_trigger_is_unique(cmd->convert_src);\r\nerr |= comedi_check_trigger_is_unique(cmd->stop_src);\r\nif (cmd->scan_begin_src == TRIG_FOLLOW && cmd->convert_src == TRIG_NOW)\r\nerr |= -EINVAL;\r\nif (cmd->scan_begin_src != TRIG_FOLLOW && cmd->convert_src != TRIG_NOW)\r\nerr |= -EINVAL;\r\nif (err)\r\nreturn 2;\r\nerr |= comedi_check_trigger_arg_is(&cmd->start_arg, 0);\r\nif (cmd->scan_begin_src == TRIG_FOLLOW)\r\nerr |= comedi_check_trigger_arg_is(&cmd->scan_begin_arg, 0);\r\nerr |= comedi_check_trigger_arg_is(&cmd->scan_end_arg,\r\ncmd->chanlist_len);\r\nif (cmd->scan_begin_src == TRIG_TIMER) {\r\nerr |= comedi_check_trigger_arg_min(&cmd->scan_begin_arg,\r\nboard->ai_speed *\r\ncmd->chanlist_len);\r\n}\r\nif (cmd->convert_src == TRIG_TIMER) {\r\nerr |= comedi_check_trigger_arg_min(&cmd->convert_arg,\r\nboard->ai_speed);\r\n}\r\nif (cmd->stop_src == TRIG_COUNT)\r\nerr |= comedi_check_trigger_arg_min(&cmd->stop_arg, 1);\r\nelse\r\nerr |= comedi_check_trigger_arg_is(&cmd->stop_arg, 0);\r\nif (err)\r\nreturn 3;\r\nif (cmd->scan_begin_src == TRIG_TIMER) {\r\narg = cmd->scan_begin_arg;\r\ncomedi_8254_cascade_ns_to_timer(dev->pacer, &arg, cmd->flags);\r\nerr |= comedi_check_trigger_arg_is(&cmd->scan_begin_arg, arg);\r\n}\r\nif (cmd->convert_src == TRIG_TIMER) {\r\narg = cmd->convert_arg;\r\ncomedi_8254_cascade_ns_to_timer(dev->pacer, &arg, cmd->flags);\r\nerr |= comedi_check_trigger_arg_is(&cmd->convert_arg, arg);\r\n}\r\nif (err)\r\nreturn 4;\r\nif (cmd->chanlist && cmd->chanlist_len > 0)\r\nerr |= das16_ai_check_chanlist(dev, s, cmd);\r\nif (err)\r\nreturn 5;\r\nreturn 0;\r\n}\r\nstatic unsigned int das16_set_pacer(struct comedi_device *dev, unsigned int ns,\r\nunsigned int flags)\r\n{\r\ncomedi_8254_cascade_ns_to_timer(dev->pacer, &ns, flags);\r\ncomedi_8254_update_divisors(dev->pacer);\r\ncomedi_8254_pacer_enable(dev->pacer, 1, 2, true);\r\nreturn ns;\r\n}\r\nstatic int das16_cmd_exec(struct comedi_device *dev, struct comedi_subdevice *s)\r\n{\r\nstruct das16_private_struct *devpriv = dev->private;\r\nstruct comedi_isadma *dma = devpriv->dma;\r\nstruct comedi_async *async = s->async;\r\nstruct comedi_cmd *cmd = &async->cmd;\r\nunsigned int first_chan = CR_CHAN(cmd->chanlist[0]);\r\nunsigned int last_chan = CR_CHAN(cmd->chanlist[cmd->chanlist_len - 1]);\r\nunsigned int range = CR_RANGE(cmd->chanlist[0]);\r\nunsigned int byte;\r\nunsigned long flags;\r\nif (cmd->flags & CMDF_PRIORITY) {\r\ndev_err(dev->class_dev,\r\n"isa dma transfers cannot be performed with CMDF_PRIORITY, aborting\n");\r\nreturn -1;\r\n}\r\nif (devpriv->can_burst)\r\noutb(DAS1600_CONV_DISABLE, dev->iobase + DAS1600_CONV_REG);\r\ndas16_ai_set_mux_range(dev, first_chan, last_chan, range);\r\ncmd->convert_arg = das16_set_pacer(dev, cmd->convert_arg, cmd->flags);\r\nbyte = 0;\r\nif (devpriv->can_burst) {\r\nif (cmd->convert_src == TRIG_NOW) {\r\noutb(DAS1600_BURST_VAL,\r\ndev->iobase + DAS1600_BURST_REG);\r\nbyte |= DAS16_PACER_BURST_LEN(cmd->chanlist_len - 1);\r\n} else {\r\noutb(0, dev->iobase + DAS1600_BURST_REG);\r\n}\r\n}\r\noutb(byte, dev->iobase + DAS16_PACER_REG);\r\ndma->cur_dma = 0;\r\ndas16_ai_setup_dma(dev, s, 0);\r\nspin_lock_irqsave(&dev->spinlock, flags);\r\ndevpriv->timer_running = 1;\r\ndevpriv->timer.expires = jiffies + timer_period();\r\nadd_timer(&devpriv->timer);\r\ndevpriv->ctrl_reg &= ~(DAS16_CTRL_INTE | DAS16_CTRL_PACING_MASK);\r\ndevpriv->ctrl_reg |= DAS16_CTRL_DMAE;\r\nif (cmd->convert_src == TRIG_EXT)\r\ndevpriv->ctrl_reg |= DAS16_CTRL_EXT_PACER;\r\nelse\r\ndevpriv->ctrl_reg |= DAS16_CTRL_INT_PACER;\r\noutb(devpriv->ctrl_reg, dev->iobase + DAS16_CTRL_REG);\r\nif (devpriv->can_burst)\r\noutb(0, dev->iobase + DAS1600_CONV_REG);\r\nspin_unlock_irqrestore(&dev->spinlock, flags);\r\nreturn 0;\r\n}\r\nstatic int das16_cancel(struct comedi_device *dev, struct comedi_subdevice *s)\r\n{\r\nstruct das16_private_struct *devpriv = dev->private;\r\nstruct comedi_isadma *dma = devpriv->dma;\r\nunsigned long flags;\r\nspin_lock_irqsave(&dev->spinlock, flags);\r\ndevpriv->ctrl_reg &= ~(DAS16_CTRL_INTE | DAS16_CTRL_DMAE |\r\nDAS16_CTRL_PACING_MASK);\r\noutb(devpriv->ctrl_reg, dev->iobase + DAS16_CTRL_REG);\r\ncomedi_isadma_disable(dma->chan);\r\nif (devpriv->timer_running) {\r\ndevpriv->timer_running = 0;\r\ndel_timer(&devpriv->timer);\r\n}\r\nif (devpriv->can_burst)\r\noutb(0, dev->iobase + DAS1600_BURST_REG);\r\nspin_unlock_irqrestore(&dev->spinlock, flags);\r\nreturn 0;\r\n}\r\nstatic void das16_ai_munge(struct comedi_device *dev,\r\nstruct comedi_subdevice *s, void *array,\r\nunsigned int num_bytes,\r\nunsigned int start_chan_index)\r\n{\r\nunsigned short *data = array;\r\nunsigned int num_samples = comedi_bytes_to_samples(s, num_bytes);\r\nunsigned int i;\r\nfor (i = 0; i < num_samples; i++) {\r\ndata[i] = le16_to_cpu(data[i]);\r\nif (s->maxdata == 0x0fff)\r\ndata[i] >>= 4;\r\ndata[i] &= s->maxdata;\r\n}\r\n}\r\nstatic int das16_ai_eoc(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned long context)\r\n{\r\nunsigned int status;\r\nstatus = inb(dev->iobase + DAS16_STATUS_REG);\r\nif ((status & DAS16_STATUS_BUSY) == 0)\r\nreturn 0;\r\nreturn -EBUSY;\r\n}\r\nstatic int das16_ai_insn_read(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\nunsigned int chan = CR_CHAN(insn->chanspec);\r\nunsigned int range = CR_RANGE(insn->chanspec);\r\nunsigned int val;\r\nint ret;\r\nint i;\r\ndas16_ai_set_mux_range(dev, chan, chan, range);\r\nfor (i = 0; i < insn->n; i++) {\r\noutb_p(0, dev->iobase + DAS16_TRIG_REG);\r\nret = comedi_timeout(dev, s, insn, das16_ai_eoc, 0);\r\nif (ret)\r\nreturn ret;\r\nval = inb(dev->iobase + DAS16_AI_MSB_REG) << 8;\r\nval |= inb(dev->iobase + DAS16_AI_LSB_REG);\r\nif (s->maxdata == 0x0fff)\r\nval >>= 4;\r\nval &= s->maxdata;\r\ndata[i] = val;\r\n}\r\nreturn insn->n;\r\n}\r\nstatic int das16_ao_insn_write(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\nunsigned int chan = CR_CHAN(insn->chanspec);\r\nint i;\r\nfor (i = 0; i < insn->n; i++) {\r\nunsigned int val = data[i];\r\ns->readback[chan] = val;\r\nval <<= 4;\r\noutb(val & 0xff, dev->iobase + DAS16_AO_LSB_REG(chan));\r\noutb((val >> 8) & 0xff, dev->iobase + DAS16_AO_MSB_REG(chan));\r\n}\r\nreturn insn->n;\r\n}\r\nstatic int das16_di_insn_bits(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\ndata[1] = inb(dev->iobase + DAS16_DIO_REG) & 0xf;\r\nreturn insn->n;\r\n}\r\nstatic int das16_do_insn_bits(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\nif (comedi_dio_update_state(s, data))\r\noutb(s->state, dev->iobase + DAS16_DIO_REG);\r\ndata[1] = s->state;\r\nreturn insn->n;\r\n}\r\nstatic int das16_probe(struct comedi_device *dev, struct comedi_devconfig *it)\r\n{\r\nconst struct das16_board *board = dev->board_ptr;\r\nint diobits;\r\ndiobits = inb(dev->iobase + DAS16_DIO_REG) & 0xf0;\r\nif (board->id != diobits) {\r\ndev_err(dev->class_dev,\r\n"requested board's id bits are incorrect (0x%x != 0x%x)\n",\r\nboard->id, diobits);\r\nreturn -EINVAL;\r\n}\r\nreturn 0;\r\n}\r\nstatic void das16_reset(struct comedi_device *dev)\r\n{\r\noutb(0, dev->iobase + DAS16_STATUS_REG);\r\noutb(0, dev->iobase + DAS16_CTRL_REG);\r\noutb(0, dev->iobase + DAS16_PACER_REG);\r\n}\r\nstatic void das16_alloc_dma(struct comedi_device *dev, unsigned int dma_chan)\r\n{\r\nstruct das16_private_struct *devpriv = dev->private;\r\nif (!(dma_chan == 1 || dma_chan == 3))\r\nreturn;\r\ndevpriv->dma = comedi_isadma_alloc(dev, 2, dma_chan, dma_chan,\r\nDAS16_DMA_SIZE, COMEDI_ISADMA_READ);\r\nif (devpriv->dma) {\r\nsetup_timer(&devpriv->timer, das16_timer_interrupt,\r\n(unsigned long)dev);\r\n}\r\n}\r\nstatic void das16_free_dma(struct comedi_device *dev)\r\n{\r\nstruct das16_private_struct *devpriv = dev->private;\r\nif (devpriv) {\r\nif (devpriv->timer.data)\r\ndel_timer_sync(&devpriv->timer);\r\ncomedi_isadma_free(devpriv->dma);\r\n}\r\n}\r\nstatic const struct comedi_lrange *das16_ai_range(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_devconfig *it,\r\nunsigned int pg_type,\r\nunsigned int status)\r\n{\r\nunsigned int min = it->options[4];\r\nunsigned int max = it->options[5];\r\nif (pg_type == das16_pg_none && (min || max)) {\r\nstruct comedi_lrange *lrange;\r\nstruct comedi_krange *krange;\r\nlrange = comedi_alloc_spriv(s,\r\nsizeof(*lrange) + sizeof(*krange));\r\nif (!lrange)\r\nreturn &range_unknown;\r\nlrange->length = 1;\r\nkrange = lrange->range;\r\nkrange->min = min;\r\nkrange->max = max;\r\nkrange->flags = UNIT_volt;\r\nreturn lrange;\r\n}\r\nif (status & DAS16_STATUS_UNIPOLAR)\r\nreturn das16_ai_uni_lranges[pg_type];\r\nreturn das16_ai_bip_lranges[pg_type];\r\n}\r\nstatic const struct comedi_lrange *das16_ao_range(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_devconfig *it)\r\n{\r\nunsigned int min = it->options[6];\r\nunsigned int max = it->options[7];\r\nif (min || max) {\r\nstruct comedi_lrange *lrange;\r\nstruct comedi_krange *krange;\r\nlrange = comedi_alloc_spriv(s,\r\nsizeof(*lrange) + sizeof(*krange));\r\nif (!lrange)\r\nreturn &range_unknown;\r\nlrange->length = 1;\r\nkrange = lrange->range;\r\nkrange->min = min;\r\nkrange->max = max;\r\nkrange->flags = UNIT_volt;\r\nreturn lrange;\r\n}\r\nreturn &range_unknown;\r\n}\r\nstatic int das16_attach(struct comedi_device *dev, struct comedi_devconfig *it)\r\n{\r\nconst struct das16_board *board = dev->board_ptr;\r\nstruct das16_private_struct *devpriv;\r\nstruct comedi_subdevice *s;\r\nunsigned int osc_base;\r\nunsigned int status;\r\nint ret;\r\nif (it->options[3]) {\r\nif (it->options[3] != 1 && it->options[3] != 10) {\r\ndev_err(dev->class_dev,\r\n"Invalid option. Master clock must be set to 1 or 10 (MHz)\n");\r\nreturn -EINVAL;\r\n}\r\n}\r\ndevpriv = comedi_alloc_devpriv(dev, sizeof(*devpriv));\r\nif (!devpriv)\r\nreturn -ENOMEM;\r\nif (board->size < 0x400) {\r\nret = comedi_request_region(dev, it->options[0], board->size);\r\nif (ret)\r\nreturn ret;\r\n} else {\r\nret = comedi_request_region(dev, it->options[0], 0x10);\r\nif (ret)\r\nreturn ret;\r\nret = __comedi_request_region(dev, dev->iobase + 0x400,\r\nboard->size & 0x3ff);\r\nif (ret)\r\nreturn ret;\r\ndevpriv->extra_iobase = dev->iobase + 0x400;\r\ndevpriv->can_burst = 1;\r\n}\r\nif (das16_probe(dev, it))\r\nreturn -EINVAL;\r\nosc_base = I8254_OSC_BASE_1MHZ;\r\nif (devpriv->can_burst) {\r\nstatus = inb(dev->iobase + DAS1600_STATUS_REG);\r\nif (status & DAS1600_STATUS_CLK_10MHZ)\r\nosc_base = I8254_OSC_BASE_10MHZ;\r\n} else {\r\nif (it->options[3])\r\nosc_base = I8254_OSC_BASE_1MHZ / it->options[3];\r\n}\r\ndev->pacer = comedi_8254_init(dev->iobase + DAS16_TIMER_BASE_REG,\r\nosc_base, I8254_IO8, 0);\r\nif (!dev->pacer)\r\nreturn -ENOMEM;\r\ndas16_alloc_dma(dev, it->options[2]);\r\nret = comedi_alloc_subdevices(dev, 4 + board->has_8255);\r\nif (ret)\r\nreturn ret;\r\nstatus = inb(dev->iobase + DAS16_STATUS_REG);\r\ns = &dev->subdevices[0];\r\ns->type = COMEDI_SUBD_AI;\r\ns->subdev_flags = SDF_READABLE;\r\nif (status & DAS16_STATUS_MUXBIT) {\r\ns->subdev_flags |= SDF_GROUND;\r\ns->n_chan = 16;\r\n} else {\r\ns->subdev_flags |= SDF_DIFF;\r\ns->n_chan = 8;\r\n}\r\ns->len_chanlist = s->n_chan;\r\ns->maxdata = board->ai_maxdata;\r\ns->range_table = das16_ai_range(dev, s, it, board->ai_pg, status);\r\ns->insn_read = das16_ai_insn_read;\r\nif (devpriv->dma) {\r\ndev->read_subdev = s;\r\ns->subdev_flags |= SDF_CMD_READ;\r\ns->do_cmdtest = das16_cmd_test;\r\ns->do_cmd = das16_cmd_exec;\r\ns->cancel = das16_cancel;\r\ns->munge = das16_ai_munge;\r\n}\r\ns = &dev->subdevices[1];\r\nif (board->has_ao) {\r\ns->type = COMEDI_SUBD_AO;\r\ns->subdev_flags = SDF_WRITABLE;\r\ns->n_chan = 2;\r\ns->maxdata = 0x0fff;\r\ns->range_table = das16_ao_range(dev, s, it);\r\ns->insn_write = das16_ao_insn_write;\r\nret = comedi_alloc_subdev_readback(s);\r\nif (ret)\r\nreturn ret;\r\n} else {\r\ns->type = COMEDI_SUBD_UNUSED;\r\n}\r\ns = &dev->subdevices[2];\r\ns->type = COMEDI_SUBD_DI;\r\ns->subdev_flags = SDF_READABLE;\r\ns->n_chan = 4;\r\ns->maxdata = 1;\r\ns->range_table = &range_digital;\r\ns->insn_bits = das16_di_insn_bits;\r\ns = &dev->subdevices[3];\r\ns->type = COMEDI_SUBD_DO;\r\ns->subdev_flags = SDF_WRITABLE;\r\ns->n_chan = 4;\r\ns->maxdata = 1;\r\ns->range_table = &range_digital;\r\ns->insn_bits = das16_do_insn_bits;\r\noutb(s->state, dev->iobase + DAS16_DIO_REG);\r\nif (board->has_8255) {\r\ns = &dev->subdevices[4];\r\nret = subdev_8255_init(dev, s, NULL, board->i8255_offset);\r\nif (ret)\r\nreturn ret;\r\n}\r\ndas16_reset(dev);\r\ndevpriv->ctrl_reg = DAS16_CTRL_IRQ(dev->irq);\r\noutb(devpriv->ctrl_reg, dev->iobase + DAS16_CTRL_REG);\r\nif (devpriv->can_burst) {\r\noutb(DAS1600_ENABLE_VAL, dev->iobase + DAS1600_ENABLE_REG);\r\noutb(0, dev->iobase + DAS1600_CONV_REG);\r\noutb(0, dev->iobase + DAS1600_BURST_REG);\r\n}\r\nreturn 0;\r\n}\r\nstatic void das16_detach(struct comedi_device *dev)\r\n{\r\nconst struct das16_board *board = dev->board_ptr;\r\nstruct das16_private_struct *devpriv = dev->private;\r\nif (devpriv) {\r\nif (dev->iobase)\r\ndas16_reset(dev);\r\ndas16_free_dma(dev);\r\nif (devpriv->extra_iobase)\r\nrelease_region(devpriv->extra_iobase,\r\nboard->size & 0x3ff);\r\n}\r\ncomedi_legacy_detach(dev);\r\n}
