#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed May 29 02:09:17 2019
# Process ID: 39758
# Current directory: /home/wenshuran/hdcourse/zynqnet-master
# Command line: vivado
# Log file: /home/wenshuran/hdcourse/zynqnet-master/vivado.log
# Journal file: /home/wenshuran/hdcourse/zynqnet-master/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/wenshuran/hdcourse/test_zynqnet/zynqnet_vivado/zynqnet_vivado.xpr
open_bd_design {/home/wenshuran/hdcourse/test_zynqnet/zynqnet_vivado/zynqnet_vivado.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M01_AXI]
connect_bd_intf_net [get_bd_intf_pins fpga_top_0/s_axi_axilite] -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M00_AXI]
startgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells processing_system7_0_axi_periph]
endgroup
undo
undo
undo
undo
startgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 3
wait_on_run synth_1
launch_runs impl_1 -jobs 3
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
