Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4b5580718334ab9872604adff2bd2ea --incr --debug typical --relax --mt 16 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_TOP_func_synth xil_defaultlib.tb_TOP xil_defaultlib.glbl -log elaborate.log 
Using 16 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib.dbg_hub_CV
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.MainMemory_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.MainMemory_blk_mem_gen_prim_widt...
Compiling module xil_defaultlib.MainMemory_blk_mem_gen_generic_c...
Compiling module xil_defaultlib.MainMemory_blk_mem_gen_top
Compiling module xil_defaultlib.MainMemory_blk_mem_gen_v8_4_4_sy...
Compiling module xil_defaultlib.MainMemory_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.MainMemory
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_v8_4_4
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.SRLC32E_default
Compiling module unisims_ver.SRLC16E_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.CFGLUT5_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.ila_0_ila_v6_2_11_ila
Compiling module xil_defaultlib.ila_0
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.mult_gen_0_mult_gen_v12_0_16
Compiling module xil_defaultlib.mult_gen_0
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BR
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.ControlMemory_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.ControlMemory_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.ControlMemory_blk_mem_gen_generi...
Compiling module xil_defaultlib.ControlMemory_blk_mem_gen_top
Compiling module xil_defaultlib.ControlMemory_blk_mem_gen_v8_4_4...
Compiling module xil_defaultlib.ControlMemory_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.ControlMemory
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MBR
Compiling module xil_defaultlib.PC
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.digital_tube_display
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.tb_TOP
Built simulation snapshot tb_TOP_func_synth
