var g_data = {"98":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/sleep_unit_i/core_clock_gate_i","l":"Verilog","sn":232,"ln":154,"du":{"n":"work.cv32e40p_clock_gate","s":45,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":78,"b":1},{"n":"dut_wrap","s":91,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":92,"b":1},{"n":"cv32e40p_top_i","s":95,"b":1},{"n":"core_i","s":96,"b":1},{"n":"sleep_unit_i","s":97,"b":1},{"n":"core_clock_gate_i","s":98,"z":1}],"loc":{"cp":100.00,"data":{"s":[3,3,0,1],"b":[2,2,0,1]}}},"97":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/sleep_unit_i","l":"Verilog","sn":231,"ln":384,"du":{"n":"work.cv32e40p_sleep_unit","s":44,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":78,"b":1},{"n":"dut_wrap","s":91,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":92,"b":1},{"n":"cv32e40p_top_i","s":95,"b":1},{"n":"core_i","s":96,"b":1},{"n":"sleep_unit_i","s":97,"z":1}],"children":[{"n":"core_clock_gate_i","id":98,"zf":1,"tc":100.00,"s":100.00,"b":100.00}],"rec":{"cp":100.00,"data":{"s":[14,14,0],"b":[6,6,0]}},"loc":{"cp":100.00,"data":{"s":[11,11,0,1],"b":[4,4,0,1]}}},"102":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/prefetch_controller_sva","l":"Verilog","sn":221,"ln":118,"du":{"n":"work.cv32e40p_prefetch_controller_sva","s":49,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":78,"b":1},{"n":"dut_wrap","s":91,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":92,"b":1},{"n":"cv32e40p_top_i","s":95,"b":1},{"n":"core_i","s":96,"b":1},{"n":"if_stage_i","s":99,"b":1},{"n":"prefetch_buffer_i","s":100,"b":1},{"n":"prefetch_controller_i","s":101,"b":1},{"n":"prefetch_controller_sva","s":102,"z":1}],"loc":{"cp":"E","data":{"b":["E","E",12,1]}}},"101":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i","l":"Verilog","sn":235,"ln":90,"du":{"n":"work.cv32e40p_prefetch_controller","s":48,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":78,"b":1},{"n":"dut_wrap","s":91,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":92,"b":1},{"n":"cv32e40p_top_i","s":95,"b":1},{"n":"core_i","s":96,"b":1},{"n":"if_stage_i","s":99,"b":1},{"n":"prefetch_buffer_i","s":100,"b":1},{"n":"prefetch_controller_i","s":101,"z":1}],"children":[{"n":"prefetch_controller_sva","id":102,"zf":1,"tc":"E","b":"E"}],"rec":{"cp":100.00,"data":{"s":[52,52,0],"b":[37,37,12],"fc":[18,18,0]}},"loc":{"cp":100.00,"data":{"s":[52,52,0,1],"b":[37,37,0,1],"fc":[18,18,0,1]}}},"103":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/if_stage_i/prefetch_buffer_i/fifo_i","l":"Verilog","sn":235,"ln":127,"du":{"n":"work.cv32e40p_fifo","s":50,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":78,"b":1},{"n":"dut_wrap","s":91,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":92,"b":1},{"n":"cv32e40p_top_i","s":95,"b":1},{"n":"core_i","s":96,"b":1},{"n":"if_stage_i","s":99,"b":1},{"n":"prefetch_buffer_i","s":100,"b":1},{"n":"fifo_i","s":103,"z":1}],"loc":{"cp":100.00,"data":{"s":[32,32,2,1],"b":[16,16,8,1],"fc":[2,2,10,1]}}},"104":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i","l":"Verilog","sn":235,"ln":155,"du":{"n":"work.cv32e40p_obi_interface","s":51,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":78,"b":1},{"n":"dut_wrap","s":91,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":92,"b":1},{"n":"cv32e40p_top_i","s":95,"b":1},{"n":"core_i","s":96,"b":1},{"n":"if_stage_i","s":99,"b":1},{"n":"prefetch_buffer_i","s":100,"b":1},{"n":"instruction_obi_i","s":104,"z":1}],"loc":{"cp":100.00,"data":{"s":[31,31,0,1],"b":[13,13,0,1],"fc":[2,2,0,1]}}},"100":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/if_stage_i/prefetch_buffer_i","l":"Verilog","sn":234,"ln":182,"du":{"n":"work.cv32e40p_prefetch_buffer","s":47,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":78,"b":1},{"n":"dut_wrap","s":91,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":92,"b":1},{"n":"cv32e40p_top_i","s":95,"b":1},{"n":"core_i","s":96,"b":1},{"n":"if_stage_i","s":99,"b":1},{"n":"prefetch_buffer_i","s":100,"z":1}],"children":[{"n":"instruction_obi_i","id":104,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00},{"n":"fifo_i","id":103,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00},{"n":"prefetch_controller_i","id":101,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00}],"rec":{"cp":100.00,"data":{"s":[116,116,2],"b":[68,68,20],"fc":[22,22,10]}},"loc":{"cp":100.00,"data":{"s":[1,1,0,1],"b":[2,2,0,1]}}},"105":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/if_stage_i/aligner_i","l":"Verilog","sn":234,"ln":257,"du":{"n":"work.cv32e40p_aligner","s":52,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":78,"b":1},{"n":"dut_wrap","s":91,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":92,"b":1},{"n":"cv32e40p_top_i","s":95,"b":1},{"n":"core_i","s":96,"b":1},{"n":"if_stage_i","s":99,"b":1},{"n":"aligner_i","s":105,"z":1}],"loc":{"cp":100.00,"data":{"s":[63,63,0,1],"b":[27,27,0,1],"fc":[6,6,0,1]}}},"106":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/if_stage_i/compressed_decoder_i","l":"Verilog","sn":234,"ln":276,"du":{"n":"work.cv32e40p_compressed_decoder","s":53,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":78,"b":1},{"n":"dut_wrap","s":91,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":92,"b":1},{"n":"cv32e40p_top_i","s":95,"b":1},{"n":"core_i","s":96,"b":1},{"n":"if_stage_i","s":99,"b":1},{"n":"compressed_decoder_i","s":106,"z":1}],"loc":{"cp":100.00,"data":{"s":[52,52,0,1],"b":[73,73,0,1],"fc":[15,15,0,1]}}},"99":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/if_stage_i","l":"Verilog","sn":231,"ln":429,"du":{"n":"work.cv32e40p_if_stage","s":46,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":78,"b":1},{"n":"dut_wrap","s":91,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":92,"b":1},{"n":"cv32e40p_top_i","s":95,"b":1},{"n":"core_i","s":96,"b":1},{"n":"if_stage_i","s":99,"z":1}],"children":[{"n":"compressed_decoder_i","id":106,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00},{"n":"aligner_i","id":105,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00},{"n":"prefetch_buffer_i","id":100,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00}],"rec":{"cp":100.00,"data":{"s":[275,275,5],"b":[196,196,23],"fc":[47,47,10]}},"loc":{"cp":100.00,"data":{"s":[44,44,3,1],"b":[28,28,3,1],"fc":[4,4,0,1]}}},"108":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/id_stage_i/gen_hwloop_regs/hwloop_regs_i","l":"Verilog","sn":243,"ln":1335,"du":{"n":"work.cv32e40p_hwloop_regs","s":60,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":78,"b":1},{"n":"dut_wrap","s":91,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":92,"b":1},{"n":"cv32e40p_top_i","s":95,"b":1},{"n":"core_i","s":96,"b":1},{"n":"id_stage_i","s":107,"b":1},{"n":"gen_hwloop_regs/hwloop_regs_i","s":108,"z":1}],"loc":{"cp":100.00,"data":{"s":[14,14,0,1],"b":[12,12,0,1],"fc":[4,4,0,1]}}},"109":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/id_stage_i/register_file_i","l":"Verilog","sn":243,"ln":936,"du":{"n":"work.cv32e40p_register_file","s":56,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":78,"b":1},{"n":"dut_wrap","s":91,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":92,"b":1},{"n":"cv32e40p_top_i","s":95,"b":1},{"n":"core_i","s":96,"b":1},{"n":"id_stage_i","s":107,"b":1},{"n":"register_file_i","s":109,"z":1}],"loc":{"cp":100.00,"data":{"s":[194,194,0,1],"b":[285,285,6,1]}}},"110":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/id_stage_i/decoder_i","l":"Verilog","sn":243,"ln":987,"du":{"n":"work.cv32e40p_decoder","s":57,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":78,"b":1},{"n":"dut_wrap","s":91,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":92,"b":1},{"n":"cv32e40p_top_i","s":95,"b":1},{"n":"core_i","s":96,"b":1},{"n":"id_stage_i","s":107,"b":1},{"n":"decoder_i","s":110,"z":1}],"loc":{"cp":100.00,"data":{"s":[762,762,1,1],"b":[784,784,2,1],"fc":[227,227,1,1]}}},"111":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/id_stage_i/controller_i","l":"Verilog","sn":243,"ln":1118,"du":{"n":"work.cv32e40p_controller","s":58,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":78,"b":1},{"n":"dut_wrap","s":91,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":92,"b":1},{"n":"cv32e40p_top_i","s":95,"b":1},{"n":"core_i","s":96,"b":1},{"n":"id_stage_i","s":107,"b":1},{"n":"controller_i","s":111,"z":1}],"loc":{"cp":94.96,"data":{"s":[377,371,48,1],"b":[238,225,42,1],"fc":[62,57,15,1]}}},"112":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/id_stage_i/int_controller_i","l":"Verilog","sn":243,"ln":1298,"du":{"n":"work.cv32e40p_int_controller","s":59,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":78,"b":1},{"n":"dut_wrap","s":91,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":92,"b":1},{"n":"cv32e40p_top_i","s":95,"b":1},{"n":"core_i","s":96,"b":1},{"n":"id_stage_i","s":107,"b":1},{"n":"int_controller_i","s":112,"z":1}],"loc":{"cp":100.00,"data":{"s":[29,29,13,1],"b":[22,22,13,1]}}},"107":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/id_stage_i","l":"Verilog","sn":231,"ln":529,"du":{"n":"work.cv32e40p_id_stage","s":55,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":78,"b":1},{"n":"dut_wrap","s":91,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":92,"b":1},{"n":"cv32e40p_top_i","s":95,"b":1},{"n":"core_i","s":96,"b":1},{"n":"id_stage_i","s":107,"z":1}],"children":[{"n":"int_controller_i","id":112,"zf":1,"tc":100.00,"s":100.00,"b":100.00},{"n":"controller_i","id":111,"zf":1,"tc":94.96,"s":98.40,"b":94.53,"fc":91.93},{"n":"decoder_i","id":110,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00},{"n":"register_file_i","id":109,"zf":1,"tc":100.00,"s":100.00,"b":100.00},{"n":"gen_hwloop_regs/hwloop_regs_i","id":108,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00}],"rec":{"cp":99.02,"data":{"s":[1655,1649,70],"b":[1453,1440,70],"fc":[300,295,16]}},"loc":{"cp":100.00,"data":{"s":[279,279,8,1],"b":[112,112,7,1],"fc":[7,7,0,1]}}},"115":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/ex_stage_i/alu_i/popcnt_i","l":"Verilog","sn":250,"ln":744,"du":{"n":"work.cv32e40p_popcnt","s":63,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":78,"b":1},{"n":"dut_wrap","s":91,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":92,"b":1},{"n":"cv32e40p_top_i","s":95,"b":1},{"n":"core_i","s":96,"b":1},{"n":"ex_stage_i","s":113,"b":1},{"n":"alu_i","s":114,"b":1},{"n":"popcnt_i","s":115,"z":1}],"loc":{"cp":100.00,"data":{"s":[31,31,0,1]}}},"116":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/ex_stage_i/alu_i/ff_one_i","l":"Verilog","sn":250,"ln":764,"du":{"n":"work.cv32e40p_ff_one","s":64,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":78,"b":1},{"n":"dut_wrap","s":91,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":92,"b":1},{"n":"cv32e40p_top_i","s":95,"b":1},{"n":"core_i","s":96,"b":1},{"n":"ex_stage_i","s":113,"b":1},{"n":"alu_i","s":114,"b":1},{"n":"ff_one_i","s":116,"z":1}],"loc":{"cp":100.00,"data":{"s":[63,63,0,1],"b":[62,62,0,1]}}},"117":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/ex_stage_i/alu_i/alu_div_i","l":"Verilog","sn":250,"ln":898,"du":{"n":"work.cv32e40p_alu_div","s":65,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":78,"b":1},{"n":"dut_wrap","s":91,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":92,"b":1},{"n":"cv32e40p_top_i","s":95,"b":1},{"n":"core_i","s":96,"b":1},{"n":"ex_stage_i","s":113,"b":1},{"n":"alu_i","s":114,"b":1},{"n":"alu_div_i","s":117,"z":1}],"loc":{"cp":100.00,"data":{"s":[83,83,0,1],"b":[42,42,0,1]}}},"114":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/ex_stage_i/alu_i","l":"Verilog","sn":249,"ln":263,"du":{"n":"work.cv32e40p_alu","s":62,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":78,"b":1},{"n":"dut_wrap","s":91,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":92,"b":1},{"n":"cv32e40p_top_i","s":95,"b":1},{"n":"core_i","s":96,"b":1},{"n":"ex_stage_i","s":113,"b":1},{"n":"alu_i","s":114,"z":1}],"children":[{"n":"alu_div_i","id":117,"zf":1,"tc":100.00,"s":100.00,"b":100.00},{"n":"ff_one_i","id":116,"zf":1,"tc":100.00,"s":100.00,"b":100.00},{"n":"popcnt_i","id":115,"zf":1,"tc":100.00,"s":100.00}],"rec":{"cp":100.00,"data":{"s":[589,589,0],"b":[399,399,6],"fc":[21,21,0]}},"loc":{"cp":100.00,"data":{"s":[412,412,0,1],"b":[295,295,6,1],"fc":[21,21,0,1]}}},"118":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/ex_stage_i/mult_i","l":"Verilog","sn":249,"ln":298,"du":{"n":"work.cv32e40p_mult","s":66,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":78,"b":1},{"n":"dut_wrap","s":91,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":92,"b":1},{"n":"cv32e40p_top_i","s":95,"b":1},{"n":"core_i","s":96,"b":1},{"n":"ex_stage_i","s":113,"b":1},{"n":"mult_i","s":118,"z":1}],"loc":{"cp":100.00,"data":{"s":[99,99,0,1],"b":[53,53,0,1],"fc":[7,7,0,1]}}},"113":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/ex_stage_i","l":"Verilog","sn":231,"ln":753,"du":{"n":"work.cv32e40p_ex_stage","s":61,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":78,"b":1},{"n":"dut_wrap","s":91,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":92,"b":1},{"n":"cv32e40p_top_i","s":95,"b":1},{"n":"core_i","s":96,"b":1},{"n":"ex_stage_i","s":113,"z":1}],"children":[{"n":"mult_i","id":118,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00},{"n":"alu_i","id":114,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00}],"rec":{"cp":100.00,"data":{"s":[716,716,10],"b":[468,468,12],"fc":[28,28,13]}},"loc":{"cp":100.00,"data":{"s":[28,28,10,1],"b":[16,16,6,1],"fc":["E","E",13,1]}}},"119":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/load_store_unit_i","l":"Verilog","sn":231,"ln":888,"du":{"n":"work.cv32e40p_load_store_unit","s":67,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":78,"b":1},{"n":"dut_wrap","s":91,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":92,"b":1},{"n":"cv32e40p_top_i","s":95,"b":1},{"n":"core_i","s":96,"b":1},{"n":"load_store_unit_i","s":119,"z":1}],"loc":{"cp":100.00,"data":{"s":[90,90,9,1],"b":[99,99,13,1],"fc":[16,16,8,1]}}},"121":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/cs_registers_i","l":"Verilog","sn":231,"ln":961,"du":{"n":"work.cv32e40p_cs_registers","s":68,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":78,"b":1},{"n":"dut_wrap","s":91,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":92,"b":1},{"n":"cv32e40p_top_i","s":95,"b":1},{"n":"core_i","s":96,"b":1},{"n":"cs_registers_i","s":121,"z":1}],"loc":{"cp":100.00,"data":{"s":[299,299,1,1],"b":[285,285,2,1],"fc":[2,2,0,1]}}},"122":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/interrupt_assert_i","l":"Verilog","sn":219,"ln":417,"du":{"n":"work.uvmt_cv32e40p_interrupt_assert","s":69,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":78,"b":1},{"n":"dut_wrap","s":91,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":92,"b":1},{"n":"cv32e40p_top_i","s":95,"b":1},{"n":"core_i","s":96,"b":1},{"n":"interrupt_assert_i","s":122,"z":1}],"loc":{"cp":"E","data":{"s":["E","E",68,1],"b":["E","E",58,1],"fc":["E","E",2,1]}}},"96":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i","l":"Verilog","sn":230,"ln":108,"du":{"n":"work.cv32e40p_core","s":43,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":78,"b":1},{"n":"dut_wrap","s":91,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":92,"b":1},{"n":"cv32e40p_top_i","s":95,"b":1},{"n":"core_i","s":96,"z":1}],"children":[{"n":"interrupt_assert_i","id":122,"zf":1,"tc":"E","s":"E","b":"E","fc":"E"},{"n":"cs_registers_i","id":121,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00},{"n":"load_store_unit_i","id":119,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00},{"n":"ex_stage_i","id":113,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00},{"n":"id_stage_i","id":107,"zf":1,"tc":99.02,"s":99.63,"b":99.10,"fc":98.33},{"n":"if_stage_i","id":99,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00},{"n":"sleep_unit_i","id":97,"zf":1,"tc":100.00,"s":100.00,"b":100.00}],"rec":{"cp":99.33,"data":{"s":[3053,3047,163],"b":[2511,2498,180],"fc":[394,389,50]}},"loc":{"cp":100.00,"data":{"s":[4,4,0,1],"b":[4,4,2,1],"fc":[1,1,1,1]}}},"95":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i","l":"Verilog","sn":221,"ln":508,"du":{"n":"work.cv32e40p_top","s":42,"b":0},"bc":[{"n":"uvmt_cv32e40p_tb","s":78,"b":1},{"n":"dut_wrap","s":91,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":92,"b":1},{"n":"cv32e40p_top_i","s":95,"z":1}],"children":[{"n":"core_i","id":96,"zf":1,"tc":99.33,"s":99.80,"b":99.48,"fc":98.73}],"rec":{"cp":99.33,"data":{"s":[3053,3047,163],"b":[2511,2498,180],"fc":[394,389,50]}}},"92":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i","l":"Verilog","sn":220,"ln":149,"du":{"n":"work.cv32e40p_tb_wrapper","s":36,"b":0},"bc":[{"n":"uvmt_cv32e40p_tb","s":78,"b":1},{"n":"dut_wrap","s":91,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":92,"z":1}],"children":[{"n":"cv32e40p_top_i","id":95,"zf":1,"tc":99.33,"s":99.80,"b":99.48,"fc":98.73}],"rec":{"cp":99.33,"data":{"s":[3053,3047,163],"b":[2511,2498,180],"fc":[394,389,50]}}},"91":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap","l":"Verilog","sn":219,"ln":168,"du":{"n":"work.uvmt_cv32e40p_dut_wrap","s":35,"b":0},"bc":[{"n":"uvmt_cv32e40p_tb","s":78,"b":1},{"n":"dut_wrap","s":91,"z":1}],"children":[{"n":"cv32e40p_tb_wrapper_i","id":92,"zf":1,"tc":99.33,"s":99.80,"b":99.48,"fc":98.73}],"rec":{"cp":99.33,"data":{"s":[3053,3047,163],"b":[2511,2498,180],"fc":[394,389,50]}}},"78":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb","l":"Verilog","sn":219,"ln":0,"du":{"n":"work.uvmt_cv32e40p_tb","s":32,"b":0},"bc":[{"n":"uvmt_cv32e40p_tb","s":78,"z":1}],"children":[{"n":"dut_wrap","id":91,"zf":1,"tc":99.33,"s":99.80,"b":99.48,"fc":98.73}],"rec":{"cp":99.33,"data":{"s":[3053,3047,163],"b":[2511,2498,180],"fc":[394,389,50]}}},"52":{"st":"du","pa":0,"n":"work.cv32e40p_aligner","l":"Verilog","sn":240,"ln":23,"one_inst":105,"loc":{"cp":100.00,"data":{"s":[63,63,0,1],"b":[27,27,0,1],"fc":[6,6,0,1]}}},"62":{"st":"du","pa":0,"n":"work.cv32e40p_alu","l":"Verilog","sn":250,"ln":28,"one_inst":114,"loc":{"cp":100.00,"data":{"s":[412,412,0,1],"b":[295,295,6,1],"fc":[21,21,0,1]}}},"65":{"st":"du","pa":0,"n":"work.cv32e40p_alu_div","l":"Verilog","sn":253,"ln":26,"one_inst":117,"loc":{"cp":100.00,"data":{"s":[83,83,0,1],"b":[42,42,0,1]}}},"45":{"st":"du","pa":0,"n":"work.cv32e40p_clock_gate","l":"Verilog","sn":233,"ln":15,"one_inst":98,"loc":{"cp":100.00,"data":{"s":[3,3,0,1],"b":[2,2,0,1]}}},"53":{"st":"du","pa":0,"n":"work.cv32e40p_compressed_decoder","l":"Verilog","sn":241,"ln":27,"one_inst":106,"loc":{"cp":100.00,"data":{"s":[52,52,0,1],"b":[73,73,0,1],"fc":[15,15,0,1]}}},"58":{"st":"du","pa":0,"n":"work.cv32e40p_controller","l":"Verilog","sn":246,"ln":31,"one_inst":111,"loc":{"cp":94.96,"data":{"s":[377,371,48,1],"b":[238,225,42,1],"fc":[62,57,15,1]}}},"43":{"st":"du","pa":0,"n":"work.cv32e40p_core","l":"Verilog","sn":231,"ln":31,"one_inst":96,"loc":{"cp":100.00,"data":{"s":[4,4,0,1],"b":[4,4,2,1],"fc":[1,1,1,1]}}},"68":{"st":"du","pa":0,"n":"work.cv32e40p_cs_registers","l":"Verilog","sn":256,"ln":30,"one_inst":121,"loc":{"cp":100.00,"data":{"s":[299,299,1,1],"b":[285,285,2,1],"fc":[2,2,0,1]}}},"57":{"st":"du","pa":0,"n":"work.cv32e40p_decoder","l":"Verilog","sn":245,"ln":28,"one_inst":110,"loc":{"cp":100.00,"data":{"s":[762,762,1,1],"b":[784,784,2,1],"fc":[227,227,1,1]}}},"61":{"st":"du","pa":0,"n":"work.cv32e40p_ex_stage","l":"Verilog","sn":249,"ln":32,"one_inst":113,"loc":{"cp":100.00,"data":{"s":[28,28,10,1],"b":[16,16,6,1],"fc":["E","E",13,1]}}},"64":{"st":"du","pa":0,"n":"work.cv32e40p_ff_one","l":"Verilog","sn":252,"ln":25,"one_inst":116,"loc":{"cp":100.00,"data":{"s":[63,63,0,1],"b":[62,62,0,1]}}},"50":{"st":"du","pa":0,"n":"work.cv32e40p_fifo","l":"Verilog","sn":238,"ln":15,"one_inst":103,"loc":{"cp":100.00,"data":{"s":[32,32,2,1],"b":[16,16,8,1],"fc":[2,2,10,1]}}},"60":{"st":"du","pa":0,"n":"work.cv32e40p_hwloop_regs","l":"Verilog","sn":248,"ln":25,"one_inst":108,"loc":{"cp":100.00,"data":{"s":[14,14,0,1],"b":[12,12,0,1],"fc":[4,4,0,1]}}},"55":{"st":"du","pa":0,"n":"work.cv32e40p_id_stage","l":"Verilog","sn":243,"ln":30,"one_inst":107,"loc":{"cp":100.00,"data":{"s":[279,279,8,1],"b":[112,112,7,1],"fc":[7,7,0,1]}}},"46":{"st":"du","pa":0,"n":"work.cv32e40p_if_stage","l":"Verilog","sn":234,"ln":28,"one_inst":99,"loc":{"cp":100.00,"data":{"s":[44,44,3,1],"b":[28,28,3,1],"fc":[4,4,0,1]}}},"59":{"st":"du","pa":0,"n":"work.cv32e40p_int_controller","l":"Verilog","sn":247,"ln":24,"one_inst":112,"loc":{"cp":100.00,"data":{"s":[29,29,13,1],"b":[22,22,13,1]}}},"67":{"st":"du","pa":0,"n":"work.cv32e40p_load_store_unit","l":"Verilog","sn":255,"ln":26,"one_inst":119,"loc":{"cp":100.00,"data":{"s":[90,90,9,1],"b":[99,99,13,1],"fc":[16,16,8,1]}}},"66":{"st":"du","pa":0,"n":"work.cv32e40p_mult","l":"Verilog","sn":254,"ln":26,"one_inst":118,"loc":{"cp":100.00,"data":{"s":[99,99,0,1],"b":[53,53,0,1],"fc":[7,7,0,1]}}},"51":{"st":"du","pa":0,"n":"work.cv32e40p_obi_interface","l":"Verilog","sn":239,"ln":38,"loc":{"cp":100.00,"data":{"s":[31,31,0,1],"b":[13,13,0,1],"fc":[2,2,0,1]}}},"63":{"st":"du","pa":0,"n":"work.cv32e40p_popcnt","l":"Verilog","sn":251,"ln":25,"one_inst":115,"loc":{"cp":100.00,"data":{"s":[31,31,0,1]}}},"47":{"st":"du","pa":0,"n":"work.cv32e40p_prefetch_buffer","l":"Verilog","sn":235,"ln":27,"one_inst":100,"loc":{"cp":100.00,"data":{"s":[1,1,0,1],"b":[2,2,0,1]}}},"48":{"st":"du","pa":0,"n":"work.cv32e40p_prefetch_controller","l":"Verilog","sn":236,"ln":40,"one_inst":101,"loc":{"cp":100.00,"data":{"s":[52,52,0,1],"b":[37,37,0,1],"fc":[18,18,0,1]}}},"49":{"st":"du","pa":0,"n":"work.cv32e40p_prefetch_controller_sva","l":"Verilog","sn":237,"ln":30,"one_inst":102,"loc":{"cp":"E","data":{"b":["E","E",12,1]}}},"56":{"st":"du","pa":0,"n":"work.cv32e40p_register_file","l":"Verilog","sn":244,"ln":30,"one_inst":109,"loc":{"cp":100.00,"data":{"s":[194,194,0,1],"b":[285,285,6,1]}}},"44":{"st":"du","pa":0,"n":"work.cv32e40p_sleep_unit","l":"Verilog","sn":232,"ln":56,"one_inst":97,"loc":{"cp":100.00,"data":{"s":[11,11,0,1],"b":[4,4,0,1]}}},"69":{"st":"du","pa":0,"n":"work.uvmt_cv32e40p_interrupt_assert","l":"Verilog","sn":257,"ln":18,"one_inst":122,"loc":{"cp":"E","data":{"s":["E","E",68,1],"b":["E","E",58,1],"fc":["E","E",2,1]}}}};
processSummaryData(g_data);