
Atmega128.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000007d4  00800100  00007dee  00007e82  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00007dee  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000002db  008008d4  008008d4  00008656  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00008656  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000086b4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000007b0  00000000  00000000  000086f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00017183  00000000  00000000  00008ea0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000293d  00000000  00000000  00020023  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000060a0  00000000  00000000  00022960  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000017bc  00000000  00000000  00028a00  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000021d8  00000000  00000000  0002a1bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000896d  00000000  00000000  0002c394  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000006b0  00000000  00000000  00034d01  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	db c0       	rjmp	.+438    	; 0x1b8 <__ctors_end>
       2:	00 00       	nop
       4:	f8 c0       	rjmp	.+496    	; 0x1f6 <__bad_interrupt>
       6:	00 00       	nop
       8:	f6 c0       	rjmp	.+492    	; 0x1f6 <__bad_interrupt>
       a:	00 00       	nop
       c:	f4 c0       	rjmp	.+488    	; 0x1f6 <__bad_interrupt>
       e:	00 00       	nop
      10:	f2 c0       	rjmp	.+484    	; 0x1f6 <__bad_interrupt>
      12:	00 00       	nop
      14:	f0 c0       	rjmp	.+480    	; 0x1f6 <__bad_interrupt>
      16:	00 00       	nop
      18:	ee c0       	rjmp	.+476    	; 0x1f6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	ec c0       	rjmp	.+472    	; 0x1f6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	ea c0       	rjmp	.+468    	; 0x1f6 <__bad_interrupt>
      22:	00 00       	nop
      24:	0c 94 a4 37 	jmp	0x6f48	; 0x6f48 <__vector_9>
      28:	e6 c0       	rjmp	.+460    	; 0x1f6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	e4 c0       	rjmp	.+456    	; 0x1f6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	e2 c0       	rjmp	.+452    	; 0x1f6 <__bad_interrupt>
      32:	00 00       	nop
      34:	e0 c0       	rjmp	.+448    	; 0x1f6 <__bad_interrupt>
      36:	00 00       	nop
      38:	de c0       	rjmp	.+444    	; 0x1f6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	0c 94 3d 37 	jmp	0x6e7a	; 0x6e7a <__vector_15>
      40:	da c0       	rjmp	.+436    	; 0x1f6 <__bad_interrupt>
      42:	00 00       	nop
      44:	d8 c0       	rjmp	.+432    	; 0x1f6 <__bad_interrupt>
      46:	00 00       	nop
      48:	0c 94 26 19 	jmp	0x324c	; 0x324c <__vector_18>
      4c:	0c 94 5e 19 	jmp	0x32bc	; 0x32bc <__vector_19>
      50:	d2 c0       	rjmp	.+420    	; 0x1f6 <__bad_interrupt>
      52:	00 00       	nop
      54:	52 c4       	rjmp	.+2212   	; 0x8fa <__vector_21>
      56:	00 00       	nop
      58:	ce c0       	rjmp	.+412    	; 0x1f6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	cc c0       	rjmp	.+408    	; 0x1f6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	ca c0       	rjmp	.+404    	; 0x1f6 <__bad_interrupt>
      62:	00 00       	nop
      64:	c8 c0       	rjmp	.+400    	; 0x1f6 <__bad_interrupt>
      66:	00 00       	nop
      68:	c6 c0       	rjmp	.+396    	; 0x1f6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	c4 c0       	rjmp	.+392    	; 0x1f6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	c2 c0       	rjmp	.+388    	; 0x1f6 <__bad_interrupt>
      72:	00 00       	nop
      74:	c0 c0       	rjmp	.+384    	; 0x1f6 <__bad_interrupt>
      76:	00 00       	nop
      78:	0c 94 79 19 	jmp	0x32f2	; 0x32f2 <__vector_30>
      7c:	0c 94 b1 19 	jmp	0x3362	; 0x3362 <__vector_31>
      80:	ba c0       	rjmp	.+372    	; 0x1f6 <__bad_interrupt>
      82:	00 00       	nop
      84:	b8 c0       	rjmp	.+368    	; 0x1f6 <__bad_interrupt>
      86:	00 00       	nop
      88:	b6 c0       	rjmp	.+364    	; 0x1f6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	45 05       	cpc	r20, r5
      8e:	6a 05       	cpc	r22, r10
      90:	8f 05       	cpc	r24, r15
      92:	b4 05       	cpc	r27, r4
      94:	d9 05       	cpc	r29, r9
      96:	17 06       	cpc	r1, r23
      98:	55 06       	cpc	r5, r21
      9a:	93 06       	cpc	r9, r19
      9c:	e1 06       	cpc	r14, r17
      9e:	e9 06       	cpc	r14, r25
      a0:	f1 06       	cpc	r15, r17
      a2:	f9 06       	cpc	r15, r25
      a4:	01 07       	cpc	r16, r17
      a6:	09 07       	cpc	r16, r25
      a8:	11 07       	cpc	r17, r17
      aa:	19 07       	cpc	r17, r25
      ac:	31 07       	cpc	r19, r17
      ae:	42 07       	cpc	r20, r18
      b0:	53 07       	cpc	r21, r19
      b2:	64 07       	cpc	r22, r20
      b4:	75 07       	cpc	r23, r21
      b6:	86 07       	cpc	r24, r22
      b8:	97 07       	cpc	r25, r23
      ba:	a8 07       	cpc	r26, r24
      bc:	c2 0f       	add	r28, r18
      be:	ca 0f       	add	r28, r26
      c0:	d2 0f       	add	r29, r18
      c2:	da 0f       	add	r29, r26
      c4:	e2 0f       	add	r30, r18
      c6:	f3 0f       	add	r31, r19
      c8:	04 10       	cpse	r0, r4
      ca:	15 10       	cpse	r1, r5
      cc:	1d 10       	cpse	r1, r13
      ce:	2e 10       	cpse	r2, r14
      d0:	3f 10       	cpse	r3, r15
      d2:	50 10       	cpse	r5, r0
      d4:	58 10       	cpse	r5, r8
      d6:	69 10       	cpse	r6, r9
      d8:	7a 10       	cpse	r7, r10
      da:	b1 10       	cpse	r11, r1
      dc:	bf 10       	cpse	r11, r15
      de:	cd 10       	cpse	r12, r13
      e0:	db 10       	cpse	r13, r11
      e2:	e6 10       	cpse	r14, r6
      e4:	f4 10       	cpse	r15, r4
      e6:	02 11       	cpse	r16, r2
      e8:	10 11       	cpse	r17, r0
      ea:	27 11       	cpse	r18, r7
      ec:	35 11       	cpse	r19, r5
      ee:	43 11       	cpse	r20, r3
      f0:	5a 11       	cpse	r21, r10
      f2:	e0 12       	cpse	r14, r16
      f4:	e6 12       	cpse	r14, r22
      f6:	ec 12       	cpse	r14, r28
      f8:	f2 12       	cpse	r15, r18
      fa:	f8 12       	cpse	r15, r24
      fc:	01 13       	cpse	r16, r17
      fe:	0a 13       	cpse	r16, r26
     100:	13 13       	cpse	r17, r19
     102:	19 13       	cpse	r17, r25
     104:	22 13       	cpse	r18, r18
     106:	2b 13       	cpse	r18, r27
     108:	34 13       	cpse	r19, r20
     10a:	3a 13       	cpse	r19, r26
     10c:	43 13       	cpse	r20, r19
     10e:	4c 13       	cpse	r20, r28
     110:	6c 13       	cpse	r22, r28
     112:	78 13       	cpse	r23, r24
     114:	83 13       	cpse	r24, r19
     116:	8f 13       	cpse	r24, r31
     118:	9a 13       	cpse	r25, r26
     11a:	a6 13       	cpse	r26, r22
     11c:	b1 13       	cpse	r27, r17
     11e:	bd 13       	cpse	r27, r29
     120:	c8 13       	cpse	r28, r24
     122:	d4 13       	cpse	r29, r20
     124:	df 13       	cpse	r29, r31
     126:	eb 13       	cpse	r30, r27
     128:	30 2a       	or	r3, r16
     12a:	17 2c       	mov	r1, r7
     12c:	8a 2d       	mov	r24, r10
     12e:	bd 30       	cpi	r27, 0x0D	; 13
     130:	62 33       	cpi	r22, 0x32	; 50
     132:	42 34       	cpi	r20, 0x42	; 66
     134:	52 36       	cpi	r21, 0x62	; 98
     136:	07 63       	ori	r16, 0x37	; 55
     138:	42 36       	cpi	r20, 0x62	; 98
     13a:	b7 9b       	sbis	0x16, 7	; 22
     13c:	d8 a7       	std	Y+40, r29	; 0x28
     13e:	1a 39       	cpi	r17, 0x9A	; 154
     140:	68 56       	subi	r22, 0x68	; 104
     142:	18 ae       	std	Y+56, r1	; 0x38
     144:	ba ab       	std	Y+50, r27	; 0x32
     146:	55 8c       	ldd	r5, Z+29	; 0x1d
     148:	1d 3c       	cpi	r17, 0xCD	; 205
     14a:	b7 cc       	rjmp	.-1682   	; 0xfffffaba <__eeprom_end+0xff7efaba>
     14c:	57 63       	ori	r21, 0x37	; 55
     14e:	bd 6d       	ori	r27, 0xDD	; 221
     150:	ed fd       	.word	0xfded	; ????
     152:	75 3e       	cpi	r23, 0xE5	; 229
     154:	f6 17       	cp	r31, r22
     156:	72 31       	cpi	r23, 0x12	; 18
     158:	bf 00       	.word	0x00bf	; ????
     15a:	00 00       	nop
     15c:	80 3f       	cpi	r24, 0xF0	; 240
     15e:	08 00       	.word	0x0008	; ????
     160:	00 00       	nop
     162:	be 92       	st	-X, r11
     164:	24 49       	sbci	r18, 0x94	; 148
     166:	12 3e       	cpi	r17, 0xE2	; 226
     168:	ab aa       	std	Y+51, r10	; 0x33
     16a:	aa 2a       	or	r10, r26
     16c:	be cd       	rjmp	.-1156   	; 0xfffffcea <__eeprom_end+0xff7efcea>
     16e:	cc cc       	rjmp	.-1640   	; 0xfffffb08 <__eeprom_end+0xff7efb08>
     170:	4c 3e       	cpi	r20, 0xEC	; 236
     172:	00 00       	nop
     174:	00 80       	ld	r0, Z
     176:	be ab       	std	Y+54, r27	; 0x36
     178:	aa aa       	std	Y+50, r10	; 0x32
     17a:	aa 3e       	cpi	r26, 0xEA	; 234
     17c:	00 00       	nop
     17e:	00 00       	nop
     180:	bf 00       	.word	0x00bf	; ????
     182:	00 00       	nop
     184:	80 3f       	cpi	r24, 0xF0	; 240
     186:	00 00       	nop
     188:	00 00       	nop
     18a:	00 08       	sbc	r0, r0
     18c:	41 78       	andi	r20, 0x81	; 129
     18e:	d3 bb       	out	0x13, r29	; 19
     190:	43 87       	std	Z+11, r20	; 0x0b
     192:	d1 13       	cpse	r29, r17
     194:	3d 19       	sub	r19, r13
     196:	0e 3c       	cpi	r16, 0xCE	; 206
     198:	c3 bd       	out	0x23, r28	; 35
     19a:	42 82       	std	Z+2, r4	; 0x02
     19c:	ad 2b       	or	r26, r29
     19e:	3e 68       	ori	r19, 0x8E	; 142
     1a0:	ec 82       	std	Y+4, r14	; 0x04
     1a2:	76 be       	out	0x36, r7	; 54
     1a4:	d9 8f       	std	Y+25, r29	; 0x19
     1a6:	e1 a9       	ldd	r30, Z+49	; 0x31
     1a8:	3e 4c       	sbci	r19, 0xCE	; 206
     1aa:	80 ef       	ldi	r24, 0xF0	; 240
     1ac:	ff be       	out	0x3f, r15	; 63
     1ae:	01 c4       	rjmp	.+2050   	; 0x9b2 <__vector_21+0xb8>
     1b0:	ff 7f       	andi	r31, 0xFF	; 255
     1b2:	3f 00       	.word	0x003f	; ????
     1b4:	00 00       	nop
	...

000001b8 <__ctors_end>:
     1b8:	11 24       	eor	r1, r1
     1ba:	1f be       	out	0x3f, r1	; 63
     1bc:	cf ef       	ldi	r28, 0xFF	; 255
     1be:	d0 e1       	ldi	r29, 0x10	; 16
     1c0:	de bf       	out	0x3e, r29	; 62
     1c2:	cd bf       	out	0x3d, r28	; 61

000001c4 <__do_copy_data>:
     1c4:	18 e0       	ldi	r17, 0x08	; 8
     1c6:	a0 e0       	ldi	r26, 0x00	; 0
     1c8:	b1 e0       	ldi	r27, 0x01	; 1
     1ca:	ee ee       	ldi	r30, 0xEE	; 238
     1cc:	fd e7       	ldi	r31, 0x7D	; 125
     1ce:	00 e0       	ldi	r16, 0x00	; 0
     1d0:	0b bf       	out	0x3b, r16	; 59
     1d2:	02 c0       	rjmp	.+4      	; 0x1d8 <__do_copy_data+0x14>
     1d4:	07 90       	elpm	r0, Z+
     1d6:	0d 92       	st	X+, r0
     1d8:	a4 3d       	cpi	r26, 0xD4	; 212
     1da:	b1 07       	cpc	r27, r17
     1dc:	d9 f7       	brne	.-10     	; 0x1d4 <__do_copy_data+0x10>

000001de <__do_clear_bss>:
     1de:	2b e0       	ldi	r18, 0x0B	; 11
     1e0:	a4 ed       	ldi	r26, 0xD4	; 212
     1e2:	b8 e0       	ldi	r27, 0x08	; 8
     1e4:	01 c0       	rjmp	.+2      	; 0x1e8 <.do_clear_bss_start>

000001e6 <.do_clear_bss_loop>:
     1e6:	1d 92       	st	X+, r1

000001e8 <.do_clear_bss_start>:
     1e8:	af 3a       	cpi	r26, 0xAF	; 175
     1ea:	b2 07       	cpc	r27, r18
     1ec:	e1 f7       	brne	.-8      	; 0x1e6 <.do_clear_bss_loop>
     1ee:	0e 94 94 27 	call	0x4f28	; 0x4f28 <main>
     1f2:	0c 94 f5 3e 	jmp	0x7dea	; 0x7dea <_exit>

000001f6 <__bad_interrupt>:
     1f6:	04 cf       	rjmp	.-504    	; 0x0 <__vectors>

000001f8 <HC595_shift_bit>:
	
	return hc595;
}
void HC595_shift_bit(uint8_t bool)
{
	if (bool)
     1f8:	88 23       	and	r24, r24
     1fa:	89 f0       	breq	.+34     	; 0x21e <HC595_shift_bit+0x26>
		*hc595_PORT |= (1 << HC595_datapin); // Data bit HIGH
     1fc:	e0 91 c3 09 	lds	r30, 0x09C3	; 0x8009c3 <hc595_PORT>
     200:	f0 91 c4 09 	lds	r31, 0x09C4	; 0x8009c4 <hc595_PORT+0x1>
     204:	20 81       	ld	r18, Z
     206:	81 e0       	ldi	r24, 0x01	; 1
     208:	90 e0       	ldi	r25, 0x00	; 0
     20a:	00 90 c5 09 	lds	r0, 0x09C5	; 0x8009c5 <HC595_datapin>
     20e:	02 c0       	rjmp	.+4      	; 0x214 <HC595_shift_bit+0x1c>
     210:	88 0f       	add	r24, r24
     212:	99 1f       	adc	r25, r25
     214:	0a 94       	dec	r0
     216:	e2 f7       	brpl	.-8      	; 0x210 <HC595_shift_bit+0x18>
     218:	82 2b       	or	r24, r18
     21a:	80 83       	st	Z, r24
     21c:	11 c0       	rjmp	.+34     	; 0x240 <HC595_shift_bit+0x48>
	else
		*hc595_PORT &= ~(1 << HC595_datapin); // Data bit LOW
     21e:	e0 91 c3 09 	lds	r30, 0x09C3	; 0x8009c3 <hc595_PORT>
     222:	f0 91 c4 09 	lds	r31, 0x09C4	; 0x8009c4 <hc595_PORT+0x1>
     226:	20 81       	ld	r18, Z
     228:	81 e0       	ldi	r24, 0x01	; 1
     22a:	90 e0       	ldi	r25, 0x00	; 0
     22c:	00 90 c5 09 	lds	r0, 0x09C5	; 0x8009c5 <HC595_datapin>
     230:	02 c0       	rjmp	.+4      	; 0x236 <HC595_shift_bit+0x3e>
     232:	88 0f       	add	r24, r24
     234:	99 1f       	adc	r25, r25
     236:	0a 94       	dec	r0
     238:	e2 f7       	brpl	.-8      	; 0x232 <HC595_shift_bit+0x3a>
     23a:	80 95       	com	r24
     23c:	82 23       	and	r24, r18
     23e:	80 83       	st	Z, r24
	*hc595_PORT |= (1 << HC595_clkpin); // Shift bit
     240:	e0 91 c3 09 	lds	r30, 0x09C3	; 0x8009c3 <hc595_PORT>
     244:	f0 91 c4 09 	lds	r31, 0x09C4	; 0x8009c4 <hc595_PORT+0x1>
     248:	40 81       	ld	r20, Z
     24a:	81 e0       	ldi	r24, 0x01	; 1
     24c:	90 e0       	ldi	r25, 0x00	; 0
     24e:	9c 01       	movw	r18, r24
     250:	00 90 c7 09 	lds	r0, 0x09C7	; 0x8009c7 <HC595_clkpin>
     254:	02 c0       	rjmp	.+4      	; 0x25a <HC595_shift_bit+0x62>
     256:	22 0f       	add	r18, r18
     258:	33 1f       	adc	r19, r19
     25a:	0a 94       	dec	r0
     25c:	e2 f7       	brpl	.-8      	; 0x256 <HC595_shift_bit+0x5e>
     25e:	24 2b       	or	r18, r20
     260:	20 83       	st	Z, r18
	*hc595_PORT &= ~(1 << HC595_clkpin); // Shift disable
     262:	e0 91 c3 09 	lds	r30, 0x09C3	; 0x8009c3 <hc595_PORT>
     266:	f0 91 c4 09 	lds	r31, 0x09C4	; 0x8009c4 <hc595_PORT+0x1>
     26a:	20 81       	ld	r18, Z
     26c:	00 90 c7 09 	lds	r0, 0x09C7	; 0x8009c7 <HC595_clkpin>
     270:	02 c0       	rjmp	.+4      	; 0x276 <HC595_shift_bit+0x7e>
     272:	88 0f       	add	r24, r24
     274:	99 1f       	adc	r25, r25
     276:	0a 94       	dec	r0
     278:	e2 f7       	brpl	.-8      	; 0x272 <HC595_shift_bit+0x7a>
     27a:	80 95       	com	r24
     27c:	82 23       	and	r24, r18
     27e:	80 83       	st	Z, r24
     280:	08 95       	ret

00000282 <HC595_shift_out>:
		HC595_shift_bit(byte & (1 << i));
	HC595_shift_out();
}
void HC595_shift_out(void)
{
	*hc595_PORT |= (1<<HC595_outpin); // Output enable
     282:	e0 91 c3 09 	lds	r30, 0x09C3	; 0x8009c3 <hc595_PORT>
     286:	f0 91 c4 09 	lds	r31, 0x09C4	; 0x8009c4 <hc595_PORT+0x1>
     28a:	40 81       	ld	r20, Z
     28c:	81 e0       	ldi	r24, 0x01	; 1
     28e:	90 e0       	ldi	r25, 0x00	; 0
     290:	9c 01       	movw	r18, r24
     292:	00 90 c6 09 	lds	r0, 0x09C6	; 0x8009c6 <HC595_outpin>
     296:	02 c0       	rjmp	.+4      	; 0x29c <HC595_shift_out+0x1a>
     298:	22 0f       	add	r18, r18
     29a:	33 1f       	adc	r19, r19
     29c:	0a 94       	dec	r0
     29e:	e2 f7       	brpl	.-8      	; 0x298 <HC595_shift_out+0x16>
     2a0:	24 2b       	or	r18, r20
     2a2:	20 83       	st	Z, r18
	*hc595_PORT &= ~(1<<HC595_outpin); // Output disable
     2a4:	e0 91 c3 09 	lds	r30, 0x09C3	; 0x8009c3 <hc595_PORT>
     2a8:	f0 91 c4 09 	lds	r31, 0x09C4	; 0x8009c4 <hc595_PORT+0x1>
     2ac:	20 81       	ld	r18, Z
     2ae:	00 90 c6 09 	lds	r0, 0x09C6	; 0x8009c6 <HC595_outpin>
     2b2:	02 c0       	rjmp	.+4      	; 0x2b8 <HC595_shift_out+0x36>
     2b4:	88 0f       	add	r24, r24
     2b6:	99 1f       	adc	r25, r25
     2b8:	0a 94       	dec	r0
     2ba:	e2 f7       	brpl	.-8      	; 0x2b4 <HC595_shift_out+0x32>
     2bc:	80 95       	com	r24
     2be:	82 23       	and	r24, r18
     2c0:	80 83       	st	Z, r24
     2c2:	08 95       	ret

000002c4 <HC595_shift_byte>:
		*hc595_PORT &= ~(1 << HC595_datapin); // Data bit LOW
	*hc595_PORT |= (1 << HC595_clkpin); // Shift bit
	*hc595_PORT &= ~(1 << HC595_clkpin); // Shift disable
}
void HC595_shift_byte(uint8_t byte)
{
     2c4:	ff 92       	push	r15
     2c6:	0f 93       	push	r16
     2c8:	1f 93       	push	r17
     2ca:	cf 93       	push	r28
     2cc:	df 93       	push	r29
     2ce:	f8 2e       	mov	r15, r24
     2d0:	c0 e0       	ldi	r28, 0x00	; 0
     2d2:	d0 e0       	ldi	r29, 0x00	; 0
	uint8_t i;
	for(i = 0; i < 8; i++)
		HC595_shift_bit(byte & (1 << i));
     2d4:	01 e0       	ldi	r16, 0x01	; 1
     2d6:	10 e0       	ldi	r17, 0x00	; 0
     2d8:	c8 01       	movw	r24, r16
     2da:	0c 2e       	mov	r0, r28
     2dc:	02 c0       	rjmp	.+4      	; 0x2e2 <HC595_shift_byte+0x1e>
     2de:	88 0f       	add	r24, r24
     2e0:	99 1f       	adc	r25, r25
     2e2:	0a 94       	dec	r0
     2e4:	e2 f7       	brpl	.-8      	; 0x2de <HC595_shift_byte+0x1a>
     2e6:	8f 21       	and	r24, r15
     2e8:	87 df       	rcall	.-242    	; 0x1f8 <HC595_shift_bit>
     2ea:	21 96       	adiw	r28, 0x01	; 1
	*hc595_PORT &= ~(1 << HC595_clkpin); // Shift disable
}
void HC595_shift_byte(uint8_t byte)
{
	uint8_t i;
	for(i = 0; i < 8; i++)
     2ec:	c8 30       	cpi	r28, 0x08	; 8
     2ee:	d1 05       	cpc	r29, r1
		HC595_shift_bit(byte & (1 << i));
	HC595_shift_out();
     2f0:	99 f7       	brne	.-26     	; 0x2d8 <HC595_shift_byte+0x14>
     2f2:	c7 df       	rcall	.-114    	; 0x282 <HC595_shift_out>
}
     2f4:	df 91       	pop	r29
     2f6:	cf 91       	pop	r28
     2f8:	1f 91       	pop	r17
     2fa:	0f 91       	pop	r16
     2fc:	ff 90       	pop	r15
     2fe:	08 95       	ret

00000300 <HC595enable>:
void HC595_shift_byte(uint8_t byte);
void HC595_shift_out(void);

/*** Procedure & Function ***/
HC595 HC595enable(volatile uint8_t *ddr, volatile uint8_t *port, uint8_t datapin, uint8_t clkpin, uint8_t outpin)
{
     300:	0f 93       	push	r16
     302:	cf 93       	push	r28
     304:	df 93       	push	r29
     306:	00 d0       	rcall	.+0      	; 0x308 <HC595enable+0x8>
     308:	00 d0       	rcall	.+0      	; 0x30a <HC595enable+0xa>
     30a:	00 d0       	rcall	.+0      	; 0x30c <HC595enable+0xc>
     30c:	cd b7       	in	r28, 0x3d	; 61
     30e:	de b7       	in	r29, 0x3e	; 62
	// LOCAL VARIABLES
	// ALLOCAÇÂO MEMORIA PARA Estrutura
	HC595 hc595;
	// import parametros
	hc595_DDR = ddr;
     310:	90 93 c2 09 	sts	0x09C2, r25	; 0x8009c2 <hc595_DDR+0x1>
     314:	80 93 c1 09 	sts	0x09C1, r24	; 0x8009c1 <hc595_DDR>
	hc595_PORT = port;
     318:	70 93 c4 09 	sts	0x09C4, r23	; 0x8009c4 <hc595_PORT+0x1>
     31c:	60 93 c3 09 	sts	0x09C3, r22	; 0x8009c3 <hc595_PORT>
	HC595_datapin = datapin;
     320:	40 93 c5 09 	sts	0x09C5, r20	; 0x8009c5 <HC595_datapin>
	HC595_clkpin = clkpin;
     324:	20 93 c7 09 	sts	0x09C7, r18	; 0x8009c7 <HC595_clkpin>
	HC595_outpin = outpin;
     328:	00 93 c6 09 	sts	0x09C6, r16	; 0x8009c6 <HC595_outpin>
	// inic variables
    *hc595_DDR |= (1 << datapin) | (1 << clkpin) | (1 << outpin);
     32c:	fc 01       	movw	r30, r24
     32e:	30 81       	ld	r19, Z
     330:	61 e0       	ldi	r22, 0x01	; 1
     332:	70 e0       	ldi	r23, 0x00	; 0
     334:	db 01       	movw	r26, r22
     336:	02 c0       	rjmp	.+4      	; 0x33c <HC595enable+0x3c>
     338:	aa 0f       	add	r26, r26
     33a:	bb 1f       	adc	r27, r27
     33c:	2a 95       	dec	r18
     33e:	e2 f7       	brpl	.-8      	; 0x338 <HC595enable+0x38>
     340:	fb 01       	movw	r30, r22
     342:	02 c0       	rjmp	.+4      	; 0x348 <HC595enable+0x48>
     344:	ee 0f       	add	r30, r30
     346:	ff 1f       	adc	r31, r31
     348:	0a 95       	dec	r16
     34a:	e2 f7       	brpl	.-8      	; 0x344 <HC595enable+0x44>
     34c:	ea 2b       	or	r30, r26
     34e:	02 c0       	rjmp	.+4      	; 0x354 <HC595enable+0x54>
     350:	66 0f       	add	r22, r22
     352:	77 1f       	adc	r23, r23
     354:	4a 95       	dec	r20
     356:	e2 f7       	brpl	.-8      	; 0x350 <HC595enable+0x50>
     358:	6e 2b       	or	r22, r30
     35a:	23 2f       	mov	r18, r19
     35c:	26 2b       	or	r18, r22
     35e:	fc 01       	movw	r30, r24
     360:	20 83       	st	Z, r18
	*hc595_PORT &= ~((1<<datapin) | (1<<clkpin) | (1 << outpin));
     362:	e0 91 c3 09 	lds	r30, 0x09C3	; 0x8009c3 <hc595_PORT>
     366:	f0 91 c4 09 	lds	r31, 0x09C4	; 0x8009c4 <hc595_PORT+0x1>
     36a:	80 81       	ld	r24, Z
     36c:	60 95       	com	r22
     36e:	68 23       	and	r22, r24
     370:	60 83       	st	Z, r22
	// Direccionar apontadores para PROTOTIPOS
	hc595.bit = HC595_shift_bit;
	hc595.byte = HC595_shift_byte;
	hc595.out = HC595_shift_out;
	
	return hc595;
     372:	2c ef       	ldi	r18, 0xFC	; 252
     374:	30 e0       	ldi	r19, 0x00	; 0
     376:	3a 83       	std	Y+2, r19	; 0x02
     378:	29 83       	std	Y+1, r18	; 0x01
     37a:	42 e6       	ldi	r20, 0x62	; 98
     37c:	51 e0       	ldi	r21, 0x01	; 1
     37e:	5c 83       	std	Y+4, r21	; 0x04
     380:	4b 83       	std	Y+3, r20	; 0x03
     382:	61 e4       	ldi	r22, 0x41	; 65
     384:	71 e0       	ldi	r23, 0x01	; 1
     386:	7e 83       	std	Y+6, r23	; 0x06
     388:	6d 83       	std	Y+5, r22	; 0x05
     38a:	3a 81       	ldd	r19, Y+2	; 0x02
     38c:	5c 81       	ldd	r21, Y+4	; 0x04
     38e:	7e 81       	ldd	r23, Y+6	; 0x06
}
     390:	80 e0       	ldi	r24, 0x00	; 0
     392:	90 e0       	ldi	r25, 0x00	; 0
     394:	26 96       	adiw	r28, 0x06	; 6
     396:	0f b6       	in	r0, 0x3f	; 63
     398:	f8 94       	cli
     39a:	de bf       	out	0x3e, r29	; 62
     39c:	0f be       	out	0x3f, r0	; 63
     39e:	cd bf       	out	0x3d, r28	; 61
     3a0:	df 91       	pop	r29
     3a2:	cf 91       	pop	r28
     3a4:	0f 91       	pop	r16
     3a6:	08 95       	ret

000003a8 <BT05ATcmd>:
/*** File Header ***/

/*** Procedure & Function ***/
char* BT05ATcmd(uint16_t num){
	char* ATstr = NULL;
	switch(num)
     3a8:	86 36       	cpi	r24, 0x66	; 102
     3aa:	91 05       	cpc	r25, r1
     3ac:	09 f4       	brne	.+2      	; 0x3b0 <BT05ATcmd+0x8>
     3ae:	f5 c0       	rjmp	.+490    	; 0x59a <__LOCK_REGION_LENGTH__+0x19a>
     3b0:	08 f0       	brcs	.+2      	; 0x3b4 <BT05ATcmd+0xc>
     3b2:	69 c0       	rjmp	.+210    	; 0x486 <__LOCK_REGION_LENGTH__+0x86>
     3b4:	83 31       	cpi	r24, 0x13	; 19
     3b6:	91 05       	cpc	r25, r1
     3b8:	09 f4       	brne	.+2      	; 0x3bc <BT05ATcmd+0x14>
     3ba:	31 c1       	rjmp	.+610    	; 0x61e <__LOCK_REGION_LENGTH__+0x21e>
     3bc:	80 f5       	brcc	.+96     	; 0x41e <__LOCK_REGION_LENGTH__+0x1e>
     3be:	8c 30       	cpi	r24, 0x0C	; 12
     3c0:	91 05       	cpc	r25, r1
     3c2:	09 f4       	brne	.+2      	; 0x3c6 <BT05ATcmd+0x1e>
     3c4:	f6 c0       	rjmp	.+492    	; 0x5b2 <__LOCK_REGION_LENGTH__+0x1b2>
     3c6:	b8 f4       	brcc	.+46     	; 0x3f6 <BT05ATcmd+0x4e>
     3c8:	84 30       	cpi	r24, 0x04	; 4
     3ca:	91 05       	cpc	r25, r1
     3cc:	09 f4       	brne	.+2      	; 0x3d0 <BT05ATcmd+0x28>
     3ce:	d9 c0       	rjmp	.+434    	; 0x582 <__LOCK_REGION_LENGTH__+0x182>
     3d0:	40 f4       	brcc	.+16     	; 0x3e2 <BT05ATcmd+0x3a>
     3d2:	82 30       	cpi	r24, 0x02	; 2
     3d4:	91 05       	cpc	r25, r1
     3d6:	09 f4       	brne	.+2      	; 0x3da <BT05ATcmd+0x32>
     3d8:	ce c0       	rjmp	.+412    	; 0x576 <__LOCK_REGION_LENGTH__+0x176>
     3da:	03 97       	sbiw	r24, 0x03	; 3
     3dc:	09 f4       	brne	.+2      	; 0x3e0 <BT05ATcmd+0x38>
     3de:	ce c0       	rjmp	.+412    	; 0x57c <__LOCK_REGION_LENGTH__+0x17c>
     3e0:	c7 c0       	rjmp	.+398    	; 0x570 <__LOCK_REGION_LENGTH__+0x170>
     3e2:	8a 30       	cpi	r24, 0x0A	; 10
     3e4:	91 05       	cpc	r25, r1
     3e6:	09 f4       	brne	.+2      	; 0x3ea <BT05ATcmd+0x42>
     3e8:	d2 c0       	rjmp	.+420    	; 0x58e <__LOCK_REGION_LENGTH__+0x18e>
     3ea:	08 f0       	brcs	.+2      	; 0x3ee <BT05ATcmd+0x46>
     3ec:	df c0       	rjmp	.+446    	; 0x5ac <__LOCK_REGION_LENGTH__+0x1ac>
     3ee:	05 97       	sbiw	r24, 0x05	; 5
     3f0:	09 f4       	brne	.+2      	; 0x3f4 <BT05ATcmd+0x4c>
     3f2:	ca c0       	rjmp	.+404    	; 0x588 <__LOCK_REGION_LENGTH__+0x188>
     3f4:	bd c0       	rjmp	.+378    	; 0x570 <__LOCK_REGION_LENGTH__+0x170>
     3f6:	8f 30       	cpi	r24, 0x0F	; 15
     3f8:	91 05       	cpc	r25, r1
     3fa:	09 f4       	brne	.+2      	; 0x3fe <BT05ATcmd+0x56>
     3fc:	04 c1       	rjmp	.+520    	; 0x606 <__LOCK_REGION_LENGTH__+0x206>
     3fe:	40 f4       	brcc	.+16     	; 0x410 <__LOCK_REGION_LENGTH__+0x10>
     400:	8d 30       	cpi	r24, 0x0D	; 13
     402:	91 05       	cpc	r25, r1
     404:	09 f4       	brne	.+2      	; 0x408 <__LOCK_REGION_LENGTH__+0x8>
     406:	ed c0       	rjmp	.+474    	; 0x5e2 <__LOCK_REGION_LENGTH__+0x1e2>
     408:	0e 97       	sbiw	r24, 0x0e	; 14
     40a:	09 f4       	brne	.+2      	; 0x40e <__LOCK_REGION_LENGTH__+0xe>
     40c:	f6 c0       	rjmp	.+492    	; 0x5fa <__LOCK_REGION_LENGTH__+0x1fa>
     40e:	b0 c0       	rjmp	.+352    	; 0x570 <__LOCK_REGION_LENGTH__+0x170>
     410:	81 31       	cpi	r24, 0x11	; 17
     412:	91 05       	cpc	r25, r1
     414:	09 f4       	brne	.+2      	; 0x418 <__LOCK_REGION_LENGTH__+0x18>
     416:	fd c0       	rjmp	.+506    	; 0x612 <__LOCK_REGION_LENGTH__+0x212>
     418:	08 f4       	brcc	.+2      	; 0x41c <__LOCK_REGION_LENGTH__+0x1c>
     41a:	f8 c0       	rjmp	.+496    	; 0x60c <__LOCK_REGION_LENGTH__+0x20c>
     41c:	fd c0       	rjmp	.+506    	; 0x618 <__LOCK_REGION_LENGTH__+0x218>
     41e:	8a 31       	cpi	r24, 0x1A	; 26
     420:	91 05       	cpc	r25, r1
     422:	09 f4       	brne	.+2      	; 0x426 <__LOCK_REGION_LENGTH__+0x26>
     424:	32 c1       	rjmp	.+612    	; 0x68a <__LOCK_REGION_LENGTH__+0x28a>
     426:	b8 f4       	brcc	.+46     	; 0x456 <__LOCK_REGION_LENGTH__+0x56>
     428:	88 31       	cpi	r24, 0x18	; 24
     42a:	91 05       	cpc	r25, r1
     42c:	60 f4       	brcc	.+24     	; 0x446 <__LOCK_REGION_LENGTH__+0x46>
     42e:	86 31       	cpi	r24, 0x16	; 22
     430:	91 05       	cpc	r25, r1
     432:	08 f0       	brcs	.+2      	; 0x436 <__LOCK_REGION_LENGTH__+0x36>
     434:	2a c1       	rjmp	.+596    	; 0x68a <__LOCK_REGION_LENGTH__+0x28a>
     436:	84 31       	cpi	r24, 0x14	; 20
     438:	91 05       	cpc	r25, r1
     43a:	09 f4       	brne	.+2      	; 0x43e <__LOCK_REGION_LENGTH__+0x3e>
     43c:	f3 c0       	rjmp	.+486    	; 0x624 <__LOCK_REGION_LENGTH__+0x224>
     43e:	45 97       	sbiw	r24, 0x15	; 21
     440:	09 f4       	brne	.+2      	; 0x444 <__LOCK_REGION_LENGTH__+0x44>
     442:	f3 c0       	rjmp	.+486    	; 0x62a <__LOCK_REGION_LENGTH__+0x22a>
     444:	95 c0       	rjmp	.+298    	; 0x570 <__LOCK_REGION_LENGTH__+0x170>
     446:	88 31       	cpi	r24, 0x18	; 24
     448:	91 05       	cpc	r25, r1
     44a:	09 f4       	brne	.+2      	; 0x44e <__LOCK_REGION_LENGTH__+0x4e>
     44c:	f7 c0       	rjmp	.+494    	; 0x63c <__LOCK_REGION_LENGTH__+0x23c>
     44e:	49 97       	sbiw	r24, 0x19	; 25
     450:	09 f4       	brne	.+2      	; 0x454 <__LOCK_REGION_LENGTH__+0x54>
     452:	f7 c0       	rjmp	.+494    	; 0x642 <__LOCK_REGION_LENGTH__+0x242>
     454:	8d c0       	rjmp	.+282    	; 0x570 <__LOCK_REGION_LENGTH__+0x170>
     456:	8d 31       	cpi	r24, 0x1D	; 29
     458:	91 05       	cpc	r25, r1
     45a:	09 f4       	brne	.+2      	; 0x45e <__LOCK_REGION_LENGTH__+0x5e>
     45c:	f8 c0       	rjmp	.+496    	; 0x64e <__LOCK_REGION_LENGTH__+0x24e>
     45e:	40 f4       	brcc	.+16     	; 0x470 <__LOCK_REGION_LENGTH__+0x70>
     460:	8b 31       	cpi	r24, 0x1B	; 27
     462:	91 05       	cpc	r25, r1
     464:	09 f4       	brne	.+2      	; 0x468 <__LOCK_REGION_LENGTH__+0x68>
     466:	f0 c0       	rjmp	.+480    	; 0x648 <__LOCK_REGION_LENGTH__+0x248>
     468:	4c 97       	sbiw	r24, 0x1c	; 28
     46a:	09 f4       	brne	.+2      	; 0x46e <__LOCK_REGION_LENGTH__+0x6e>
     46c:	0e c1       	rjmp	.+540    	; 0x68a <__LOCK_REGION_LENGTH__+0x28a>
     46e:	80 c0       	rjmp	.+256    	; 0x570 <__LOCK_REGION_LENGTH__+0x170>
     470:	8f 31       	cpi	r24, 0x1F	; 31
     472:	91 05       	cpc	r25, r1
     474:	09 f4       	brne	.+2      	; 0x478 <__LOCK_REGION_LENGTH__+0x78>
     476:	ee c0       	rjmp	.+476    	; 0x654 <__LOCK_REGION_LENGTH__+0x254>
     478:	08 f4       	brcc	.+2      	; 0x47c <__LOCK_REGION_LENGTH__+0x7c>
     47a:	07 c1       	rjmp	.+526    	; 0x68a <__LOCK_REGION_LENGTH__+0x28a>
     47c:	85 36       	cpi	r24, 0x65	; 101
     47e:	91 05       	cpc	r25, r1
     480:	09 f4       	brne	.+2      	; 0x484 <__LOCK_REGION_LENGTH__+0x84>
     482:	88 c0       	rjmp	.+272    	; 0x594 <__LOCK_REGION_LENGTH__+0x194>
     484:	75 c0       	rjmp	.+234    	; 0x570 <__LOCK_REGION_LENGTH__+0x170>
     486:	82 39       	cpi	r24, 0x92	; 146
     488:	91 05       	cpc	r25, r1
     48a:	e0 f5       	brcc	.+120    	; 0x504 <__LOCK_REGION_LENGTH__+0x104>
     48c:	8d 38       	cpi	r24, 0x8D	; 141
     48e:	91 05       	cpc	r25, r1
     490:	08 f0       	brcs	.+2      	; 0x494 <__LOCK_REGION_LENGTH__+0x94>
     492:	fb c0       	rjmp	.+502    	; 0x68a <__LOCK_REGION_LENGTH__+0x28a>
     494:	8c 37       	cpi	r24, 0x7C	; 124
     496:	91 05       	cpc	r25, r1
     498:	09 f4       	brne	.+2      	; 0x49c <__LOCK_REGION_LENGTH__+0x9c>
     49a:	97 c0       	rjmp	.+302    	; 0x5ca <__LOCK_REGION_LENGTH__+0x1ca>
     49c:	c8 f4       	brcc	.+50     	; 0x4d0 <__LOCK_REGION_LENGTH__+0xd0>
     49e:	89 36       	cpi	r24, 0x69	; 105
     4a0:	91 05       	cpc	r25, r1
     4a2:	09 f4       	brne	.+2      	; 0x4a6 <__LOCK_REGION_LENGTH__+0xa6>
     4a4:	83 c0       	rjmp	.+262    	; 0x5ac <__LOCK_REGION_LENGTH__+0x1ac>
     4a6:	48 f4       	brcc	.+18     	; 0x4ba <__LOCK_REGION_LENGTH__+0xba>
     4a8:	87 36       	cpi	r24, 0x67	; 103
     4aa:	91 05       	cpc	r25, r1
     4ac:	09 f4       	brne	.+2      	; 0x4b0 <__LOCK_REGION_LENGTH__+0xb0>
     4ae:	78 c0       	rjmp	.+240    	; 0x5a0 <__LOCK_REGION_LENGTH__+0x1a0>
     4b0:	88 36       	cpi	r24, 0x68	; 104
     4b2:	91 05       	cpc	r25, r1
     4b4:	09 f4       	brne	.+2      	; 0x4b8 <__LOCK_REGION_LENGTH__+0xb8>
     4b6:	77 c0       	rjmp	.+238    	; 0x5a6 <__LOCK_REGION_LENGTH__+0x1a6>
     4b8:	5b c0       	rjmp	.+182    	; 0x570 <__LOCK_REGION_LENGTH__+0x170>
     4ba:	8a 37       	cpi	r24, 0x7A	; 122
     4bc:	91 05       	cpc	r25, r1
     4be:	09 f4       	brne	.+2      	; 0x4c2 <__LOCK_REGION_LENGTH__+0xc2>
     4c0:	7e c0       	rjmp	.+252    	; 0x5be <__LOCK_REGION_LENGTH__+0x1be>
     4c2:	08 f0       	brcs	.+2      	; 0x4c6 <__LOCK_REGION_LENGTH__+0xc6>
     4c4:	7f c0       	rjmp	.+254    	; 0x5c4 <__LOCK_REGION_LENGTH__+0x1c4>
     4c6:	89 37       	cpi	r24, 0x79	; 121
     4c8:	91 05       	cpc	r25, r1
     4ca:	09 f4       	brne	.+2      	; 0x4ce <__LOCK_REGION_LENGTH__+0xce>
     4cc:	75 c0       	rjmp	.+234    	; 0x5b8 <__LOCK_REGION_LENGTH__+0x1b8>
     4ce:	50 c0       	rjmp	.+160    	; 0x570 <__LOCK_REGION_LENGTH__+0x170>
     4d0:	8f 37       	cpi	r24, 0x7F	; 127
     4d2:	91 05       	cpc	r25, r1
     4d4:	09 f4       	brne	.+2      	; 0x4d8 <__LOCK_REGION_LENGTH__+0xd8>
     4d6:	82 c0       	rjmp	.+260    	; 0x5dc <__LOCK_REGION_LENGTH__+0x1dc>
     4d8:	48 f4       	brcc	.+18     	; 0x4ec <__LOCK_REGION_LENGTH__+0xec>
     4da:	8d 37       	cpi	r24, 0x7D	; 125
     4dc:	91 05       	cpc	r25, r1
     4de:	09 f4       	brne	.+2      	; 0x4e2 <__LOCK_REGION_LENGTH__+0xe2>
     4e0:	77 c0       	rjmp	.+238    	; 0x5d0 <__LOCK_REGION_LENGTH__+0x1d0>
     4e2:	8e 37       	cpi	r24, 0x7E	; 126
     4e4:	91 05       	cpc	r25, r1
     4e6:	09 f4       	brne	.+2      	; 0x4ea <__LOCK_REGION_LENGTH__+0xea>
     4e8:	76 c0       	rjmp	.+236    	; 0x5d6 <__LOCK_REGION_LENGTH__+0x1d6>
     4ea:	42 c0       	rjmp	.+132    	; 0x570 <__LOCK_REGION_LENGTH__+0x170>
     4ec:	84 38       	cpi	r24, 0x84	; 132
     4ee:	91 05       	cpc	r25, r1
     4f0:	09 f4       	brne	.+2      	; 0x4f4 <__LOCK_REGION_LENGTH__+0xf4>
     4f2:	7d c0       	rjmp	.+250    	; 0x5ee <__LOCK_REGION_LENGTH__+0x1ee>
     4f4:	85 38       	cpi	r24, 0x85	; 133
     4f6:	91 05       	cpc	r25, r1
     4f8:	09 f4       	brne	.+2      	; 0x4fc <__LOCK_REGION_LENGTH__+0xfc>
     4fa:	7c c0       	rjmp	.+248    	; 0x5f4 <__LOCK_REGION_LENGTH__+0x1f4>
     4fc:	83 38       	cpi	r24, 0x83	; 131
     4fe:	91 05       	cpc	r25, r1
     500:	b9 f5       	brne	.+110    	; 0x570 <__LOCK_REGION_LENGTH__+0x170>
     502:	72 c0       	rjmp	.+228    	; 0x5e8 <__LOCK_REGION_LENGTH__+0x1e8>
     504:	82 32       	cpi	r24, 0x22	; 34
     506:	23 e0       	ldi	r18, 0x03	; 3
     508:	92 07       	cpc	r25, r18
     50a:	09 f4       	brne	.+2      	; 0x50e <__LOCK_REGION_LENGTH__+0x10e>
     50c:	a9 c0       	rjmp	.+338    	; 0x660 <__LOCK_REGION_LENGTH__+0x260>
     50e:	a8 f4       	brcc	.+42     	; 0x53a <__LOCK_REGION_LENGTH__+0x13a>
     510:	85 39       	cpi	r24, 0x95	; 149
     512:	91 05       	cpc	r25, r1
     514:	28 f4       	brcc	.+10     	; 0x520 <__LOCK_REGION_LENGTH__+0x120>
     516:	83 39       	cpi	r24, 0x93	; 147
     518:	91 05       	cpc	r25, r1
     51a:	08 f4       	brcc	.+2      	; 0x51e <__LOCK_REGION_LENGTH__+0x11e>
     51c:	71 c0       	rjmp	.+226    	; 0x600 <__LOCK_REGION_LENGTH__+0x200>
     51e:	b5 c0       	rjmp	.+362    	; 0x68a <__LOCK_REGION_LENGTH__+0x28a>
     520:	84 3d       	cpi	r24, 0xD4	; 212
     522:	91 05       	cpc	r25, r1
     524:	09 f4       	brne	.+2      	; 0x528 <__LOCK_REGION_LENGTH__+0x128>
     526:	87 c0       	rjmp	.+270    	; 0x636 <__LOCK_REGION_LENGTH__+0x236>
     528:	81 32       	cpi	r24, 0x21	; 33
     52a:	23 e0       	ldi	r18, 0x03	; 3
     52c:	92 07       	cpc	r25, r18
     52e:	09 f4       	brne	.+2      	; 0x532 <__LOCK_REGION_LENGTH__+0x132>
     530:	94 c0       	rjmp	.+296    	; 0x65a <__LOCK_REGION_LENGTH__+0x25a>
     532:	83 3d       	cpi	r24, 0xD3	; 211
     534:	91 05       	cpc	r25, r1
     536:	e1 f4       	brne	.+56     	; 0x570 <__LOCK_REGION_LENGTH__+0x170>
     538:	7b c0       	rjmp	.+246    	; 0x630 <__LOCK_REGION_LENGTH__+0x230>
     53a:	86 38       	cpi	r24, 0x86	; 134
     53c:	23 e0       	ldi	r18, 0x03	; 3
     53e:	92 07       	cpc	r25, r18
     540:	09 f4       	brne	.+2      	; 0x544 <__LOCK_REGION_LENGTH__+0x144>
     542:	97 c0       	rjmp	.+302    	; 0x672 <__LOCK_REGION_LENGTH__+0x272>
     544:	50 f4       	brcc	.+20     	; 0x55a <__LOCK_REGION_LENGTH__+0x15a>
     546:	83 32       	cpi	r24, 0x23	; 35
     548:	23 e0       	ldi	r18, 0x03	; 3
     54a:	92 07       	cpc	r25, r18
     54c:	09 f4       	brne	.+2      	; 0x550 <__LOCK_REGION_LENGTH__+0x150>
     54e:	8b c0       	rjmp	.+278    	; 0x666 <__LOCK_REGION_LENGTH__+0x266>
     550:	85 38       	cpi	r24, 0x85	; 133
     552:	93 40       	sbci	r25, 0x03	; 3
     554:	09 f4       	brne	.+2      	; 0x558 <__LOCK_REGION_LENGTH__+0x158>
     556:	8a c0       	rjmp	.+276    	; 0x66c <__LOCK_REGION_LENGTH__+0x26c>
     558:	0b c0       	rjmp	.+22     	; 0x570 <__LOCK_REGION_LENGTH__+0x170>
     55a:	88 38       	cpi	r24, 0x88	; 136
     55c:	23 e0       	ldi	r18, 0x03	; 3
     55e:	92 07       	cpc	r25, r18
     560:	09 f4       	brne	.+2      	; 0x564 <__LOCK_REGION_LENGTH__+0x164>
     562:	8d c0       	rjmp	.+282    	; 0x67e <__LOCK_REGION_LENGTH__+0x27e>
     564:	08 f4       	brcc	.+2      	; 0x568 <__LOCK_REGION_LENGTH__+0x168>
     566:	88 c0       	rjmp	.+272    	; 0x678 <__LOCK_REGION_LENGTH__+0x278>
     568:	89 38       	cpi	r24, 0x89	; 137
     56a:	93 40       	sbci	r25, 0x03	; 3
     56c:	09 f4       	brne	.+2      	; 0x570 <__LOCK_REGION_LENGTH__+0x170>
     56e:	8a c0       	rjmp	.+276    	; 0x684 <__LOCK_REGION_LENGTH__+0x284>
	{
		case 1:
			ATstr = "AT\r\n";
     570:	88 e3       	ldi	r24, 0x38	; 56
     572:	91 e0       	ldi	r25, 0x01	; 1
     574:	08 95       	ret
		break;
		case 2:
			ATstr = "AT+VERSION\r\n";
     576:	80 e1       	ldi	r24, 0x10	; 16
     578:	91 e0       	ldi	r25, 0x01	; 1
		break;
     57a:	08 95       	ret
		case 3:
			ATstr = "AT+NAME\r\n"; // Param ? module Bluetooth name Default: MLT-BT05 longest ? 18 byte
     57c:	8d e1       	ldi	r24, 0x1D	; 29
     57e:	91 e0       	ldi	r25, 0x01	; 1
		break;
     580:	08 95       	ret
		case 4:
			ATstr = "AT+PIN\r\n"; // Param ? 6 byte bit pairing password default “? 123456”
     582:	87 e2       	ldi	r24, 0x27	; 39
     584:	91 e0       	ldi	r25, 0x01	; 1
		break;
     586:	08 95       	ret
		case 5: // Very usefull
			ATstr = "AT+GETSTAT\r\n"; // Param ? 0-1 , 0——not connected, 1——connected
     588:	80 e3       	ldi	r24, 0x30	; 48
     58a:	91 e0       	ldi	r25, 0x01	; 1
		break;
     58c:	08 95       	ret
		case 10:
			ATstr = "AT+ROLE\r\n"; // Param ?? 0-4 ?0 ——slave mode?, 1 ——master mode?, 2 ——sensor mode, 3 ——iBeacon mode, 4 ——WeChat mode, default ? 0
     58e:	8d e3       	ldi	r24, 0x3D	; 61
     590:	91 e0       	ldi	r25, 0x01	; 1
		break;
     592:	08 95       	ret
		case 101:
			ATstr = "AT+ROLE0\r\n"; // 0 ——slave mode
     594:	87 e4       	ldi	r24, 0x47	; 71
     596:	91 e0       	ldi	r25, 0x01	; 1
		break;
     598:	08 95       	ret
		case 102:
			ATstr = "AT+ROLE1\r\n"; // 1 ——master mode
     59a:	82 e5       	ldi	r24, 0x52	; 82
     59c:	91 e0       	ldi	r25, 0x01	; 1
		break;
     59e:	08 95       	ret
		case 103:
			ATstr = "AT+ROLE2\r\n"; // 2 ——sensor mode
     5a0:	8d e5       	ldi	r24, 0x5D	; 93
     5a2:	91 e0       	ldi	r25, 0x01	; 1
		break;
     5a4:	08 95       	ret
		case 104:
			ATstr = "AT+ROLE3\r\n"; // 3 ——iBeacon mode
     5a6:	88 e6       	ldi	r24, 0x68	; 104
     5a8:	91 e0       	ldi	r25, 0x01	; 1
		break;
     5aa:	08 95       	ret
		case 105:
			ATstr = "AT+ROLE4\r\n"; // 4 ——WeChat mode
		case 11:
			ATstr = "AT+LADDR\r\n";
     5ac:	83 e7       	ldi	r24, 0x73	; 115
     5ae:	91 e0       	ldi	r25, 0x01	; 1
		break;
     5b0:	08 95       	ret
		case 12:
			ATstr = "AT+ADVI\r\n"; // 0 ——100ms,1 ——500ms,2 ——7500ms,3 ——1000ms,4 ——2000ms,5 ——4000ms,6 ——8000ms
     5b2:	8e e7       	ldi	r24, 0x7E	; 126
     5b4:	91 e0       	ldi	r25, 0x01	; 1
		break;
     5b6:	08 95       	ret
		case 121:
			ATstr = "AT+ADVI0\r\n"; // 0 ——100ms
     5b8:	88 e8       	ldi	r24, 0x88	; 136
     5ba:	91 e0       	ldi	r25, 0x01	; 1
		break;
     5bc:	08 95       	ret
		case 122:
			ATstr = "AT+ADVI1\r\n"; // 1 ——500ms
     5be:	83 e9       	ldi	r24, 0x93	; 147
     5c0:	91 e0       	ldi	r25, 0x01	; 1
		break;
     5c2:	08 95       	ret
		case 123:
			ATstr = "AT+ADVI2\r\n"; // 2 ——7500ms
     5c4:	8e e9       	ldi	r24, 0x9E	; 158
     5c6:	91 e0       	ldi	r25, 0x01	; 1
		break;
     5c8:	08 95       	ret
		case 124:
			ATstr = "AT+ADVI3\r\n"; // 3 ——1000ms
     5ca:	89 ea       	ldi	r24, 0xA9	; 169
     5cc:	91 e0       	ldi	r25, 0x01	; 1
		break;
     5ce:	08 95       	ret
		case 125:
			ATstr = "AT+ADVI4\r\n"; // 4 ——2000ms
     5d0:	84 eb       	ldi	r24, 0xB4	; 180
     5d2:	91 e0       	ldi	r25, 0x01	; 1
		break;
     5d4:	08 95       	ret
		case 126:
			ATstr = "AT+ADVI5\r\n"; // 5 ——4000ms
     5d6:	8f eb       	ldi	r24, 0xBF	; 191
     5d8:	91 e0       	ldi	r25, 0x01	; 1
		break;
     5da:	08 95       	ret
		case 127:
			ATstr = "AT+ADVI6\r\n"; // 6 ——8000ms
     5dc:	8a ec       	ldi	r24, 0xCA	; 202
     5de:	91 e0       	ldi	r25, 0x01	; 1
		break;
     5e0:	08 95       	ret
		case 13:
			ATstr = "AT+TYPE\r\n"; // 0——no password,1——password pairing,2——password pairing and binding, default ? 0
     5e2:	85 ed       	ldi	r24, 0xD5	; 213
     5e4:	91 e0       	ldi	r25, 0x01	; 1
		break;
     5e6:	08 95       	ret
		case 131:
			ATstr = "AT+TYPE0\r\n"; // 0——no password
     5e8:	8f ed       	ldi	r24, 0xDF	; 223
     5ea:	91 e0       	ldi	r25, 0x01	; 1
		break;
     5ec:	08 95       	ret
		case 132:
			ATstr = "AT+TYPE1\r\n"; // 1——password pairing
     5ee:	8a ee       	ldi	r24, 0xEA	; 234
     5f0:	91 e0       	ldi	r25, 0x01	; 1
		break;
     5f2:	08 95       	ret
		case 133:
			ATstr = "AT+TYPE2\r\n"; // 2——password pairing and binding
     5f4:	85 ef       	ldi	r24, 0xF5	; 245
     5f6:	91 e0       	ldi	r25, 0x01	; 1
		break;
     5f8:	08 95       	ret
		case 14:
			ATstr = "AT+BAUD\r\n"; // 0 ——115200,1 ——57600,2 ——38400,3 ——19200,4 —— 9600, default ? 0
     5fa:	80 e0       	ldi	r24, 0x00	; 0
     5fc:	92 e0       	ldi	r25, 0x02	; 2
		break;
     5fe:	08 95       	ret
		break;
		case 145: // zs-040: works. 19200 hidden
			//ATstr = "AT+BAUD5\r\n";
		break;
		case 146: // zs-040: works. 38400 hidden
			ATstr = "AT+BAUD6\r\n";
     600:	82 e4       	ldi	r24, 0x42	; 66
     602:	92 e0       	ldi	r25, 0x02	; 2
		break;
     604:	08 95       	ret
		break;
		case 148: // zs-040: works. 115200 hidden
			//ATstr = "AT+BAUD8\r\n";
		break;
		case 15:
			ATstr = "AT+UUID\r\n"; // Param: 0x0001~0xFFFE, default ? 0xFFE0
     606:	8a e6       	ldi	r24, 0x6A	; 106
     608:	92 e0       	ldi	r25, 0x02	; 2
		break;
     60a:	08 95       	ret
		case 16:
			ATstr = "AT+CHAR\r\n"; // Param:0x0001~0xFFFE, default ? 0xFFE1
     60c:	84 e7       	ldi	r24, 0x74	; 116
     60e:	92 e0       	ldi	r25, 0x02	; 2
		break;
     610:	08 95       	ret
		case 17:
			ATstr = "AT+IBSUUID\r\n"; // Param ?FDA50693A4E24FB1AFCFC6EB07647825
     612:	8e e7       	ldi	r24, 0x7E	; 126
     614:	92 e0       	ldi	r25, 0x02	; 2
		break;
     616:	08 95       	ret
		case 18:
			ATstr = "AT+MAJOR\r\n"; // Param : 0x0001~0xFFFE, default ? 0x0007
     618:	8b e8       	ldi	r24, 0x8B	; 139
     61a:	92 e0       	ldi	r25, 0x02	; 2
		break;
     61c:	08 95       	ret
		case 19:
			ATstr = "AT+MINOR\r\n"; // Param: 0x0001~0xFFFE, default ? 0x000A
     61e:	86 e9       	ldi	r24, 0x96	; 150
     620:	92 e0       	ldi	r25, 0x02	; 2
		break;
     622:	08 95       	ret
		case 20:
			ATstr = "AT+SLEEP\r\n"; // when PM=1.
     624:	81 ea       	ldi	r24, 0xA1	; 161
     626:	92 e0       	ldi	r25, 0x02	; 2
		break;
     628:	08 95       	ret
		case 21:
			ATstr = "AT+INQ\r\n"; // Param ? 1-0, 1: start scanning, 0: stop scanning
     62a:	8c ea       	ldi	r24, 0xAC	; 172
     62c:	92 e0       	ldi	r25, 0x02	; 2
		break;
     62e:	08 95       	ret
		case 211:
			ATstr = "AT+INQ0\r\n"; // 0: stop scanning
     630:	85 eb       	ldi	r24, 0xB5	; 181
     632:	92 e0       	ldi	r25, 0x02	; 2
		break;
     634:	08 95       	ret
		case 212:
			ATstr = "AT+INQ1\r\n"; // 1: start scanning
     636:	8f eb       	ldi	r24, 0xBF	; 191
     638:	92 e0       	ldi	r25, 0x02	; 2
		break;
     63a:	08 95       	ret
		break;
		case 23:
			//ATstr = "AT+RSLV< Param >\r\n"; // Param ? ( 0-7 )
		break;
		case 24:
			ATstr = "AT+BAND\r\n"; // Param ? MAC address
     63c:	87 ee       	ldi	r24, 0xE7	; 231
     63e:	92 e0       	ldi	r25, 0x02	; 2
		break;
     640:	08 95       	ret
		case 25:
			ATstr = "AT+CLRBAND\r\n"; // no
     642:	81 ef       	ldi	r24, 0xF1	; 241
     644:	92 e0       	ldi	r25, 0x02	; 2
		break;
     646:	08 95       	ret
		case 26:
			//ATstr = "AT+GETDCN<Param>\r\n"; // Param ?? 1-8 ?
		break;
		case 27:
			ATstr = "AT+DISC\r\n"; // Disconnect no
     648:	8d e0       	ldi	r24, 0x0D	; 13
     64a:	93 e0       	ldi	r25, 0x03	; 3
		break;
     64c:	08 95       	ret
		case 28:
			//ATstr = "AT+AT_WXSWH<Param>\r\n"; // Param ?? 0-1), 0 ? H5 communication, 1 ? factory server, Default: 0
		break;
		case 29:
			ATstr = "AT+RESET\r\n";
     64e:	8a e0       	ldi	r24, 0x0A	; 10
     650:	92 e0       	ldi	r25, 0x02	; 2
		break;
     652:	08 95       	ret
		case 30: // hiden
			//ATstr = "AT+DEFAULT\r\n"; // 4dbm, 9600bps (115200bps), 200ms, PM=0, Onboard LED 2:1, External indicator led1: 2
		break;
		case 31:
			ATstr = "AT+HELP\r\n"; // Lists commands
     654:	87 e1       	ldi	r24, 0x17	; 23
     656:	93 e0       	ldi	r25, 0x03	; 3
		break;
     658:	08 95       	ret
		case 801:
			ATstr = "AT+PIN123456\r\n";
     65a:	8e ef       	ldi	r24, 0xFE	; 254
     65c:	92 e0       	ldi	r25, 0x02	; 2
		break;
     65e:	08 95       	ret
		case 802:
			ATstr = "AT+PIN654321\r\n";
     660:	88 ed       	ldi	r24, 0xD8	; 216
     662:	92 e0       	ldi	r25, 0x02	; 2
		break;
     664:	08 95       	ret
		case 803:
			ATstr = "AT+PIN916919\r\n";
     666:	89 ec       	ldi	r24, 0xC9	; 201
     668:	92 e0       	ldi	r25, 0x02	; 2
		break;
     66a:	08 95       	ret
		case 901:
			ATstr = "AT+NAMEBT05\r\n"; // Param ? module Bluetooth name Default: BT05 longest ? 18 byte
     66c:	8c e5       	ldi	r24, 0x5C	; 92
     66e:	92 e0       	ldi	r25, 0x02	; 2
		break;
     670:	08 95       	ret
		case 902:
			ATstr = "AT+NAMEHome1\r\n"; // Param ? module Bluetooth name Default: BT05 longest ? 18 byte
     672:	8d e4       	ldi	r24, 0x4D	; 77
     674:	92 e0       	ldi	r25, 0x02	; 2
		break;
     676:	08 95       	ret
		case 903:
			ATstr = "AT+NAMEHome2\r\n"; // Param ? module Bluetooth name Default: BT05 longest ? 18 byte
     678:	83 e3       	ldi	r24, 0x33	; 51
     67a:	92 e0       	ldi	r25, 0x02	; 2
		break;
     67c:	08 95       	ret
		case 904:
			ATstr = "AT+NAMEHome3\r\n"; // Param ? module Bluetooth name Default: BT05 longest ? 18 byte
     67e:	84 e2       	ldi	r24, 0x24	; 36
     680:	92 e0       	ldi	r25, 0x02	; 2
		break;
     682:	08 95       	ret
		case 905:
			ATstr = "AT+NAMEHome4\r\n"; // Param ? module Bluetooth name Default: BT05 longest ? 18 byte
     684:	85 e1       	ldi	r24, 0x15	; 21
     686:	92 e0       	ldi	r25, 0x02	; 2
		break;
     688:	08 95       	ret

/*** File Header ***/

/*** Procedure & Function ***/
char* BT05ATcmd(uint16_t num){
	char* ATstr = NULL;
     68a:	80 e0       	ldi	r24, 0x00	; 0
     68c:	90 e0       	ldi	r25, 0x00	; 0
		default:
			ATstr = "AT\r\n";
		break;
	};
	return ATstr;
}
     68e:	08 95       	ret

00000690 <ANALOG_read>:
int ANALOG_read(int selection)
// Returns selected Channel ADC_VALUE
{
	uint8_t ADSC_FLAG;
	ADSC_FLAG = (1 << ADSC);
	if( !(m.adc.reg->adcsra & ADSC_FLAG) ){
     690:	e0 91 d0 09 	lds	r30, 0x09D0	; 0x8009d0 <m+0x4>
     694:	f0 91 d1 09 	lds	r31, 0x09D1	; 0x8009d1 <m+0x5>
     698:	22 81       	ldd	r18, Z+2	; 0x02
     69a:	26 fd       	sbrc	r18, 6
     69c:	02 c0       	rjmp	.+4      	; 0x6a2 <ANALOG_read+0x12>
		// ADC_SELECT
		
		m.adc.reg->adcsra |= (1 << ADSC);
     69e:	20 64       	ori	r18, 0x40	; 64
     6a0:	22 83       	std	Z+2, r18	; 0x02
	}	
	return ADC_VALUE[selection];
     6a2:	fc 01       	movw	r30, r24
     6a4:	ee 0f       	add	r30, r30
     6a6:	ff 1f       	adc	r31, r31
     6a8:	e7 5e       	subi	r30, 0xE7	; 231
     6aa:	f6 4f       	sbci	r31, 0xF6	; 246
     6ac:	80 81       	ld	r24, Z
     6ae:	91 81       	ldd	r25, Z+1	; 0x01
}
     6b0:	08 95       	ret

000006b2 <ANALOGenable>:
int ANALOG_read(int selection);

/*** Procedure & Function ***/
ANALOG ANALOGenable( uint8_t Vreff, uint8_t Divfactor, int n_channel, ... )
// Interrupt running mode setup, and list of channels to be probed
{
     6b2:	ef 92       	push	r14
     6b4:	ff 92       	push	r15
     6b6:	0f 93       	push	r16
     6b8:	1f 93       	push	r17
     6ba:	cf 93       	push	r28
     6bc:	df 93       	push	r29
     6be:	cd b7       	in	r28, 0x3d	; 61
     6c0:	de b7       	in	r29, 0x3e	; 62
     6c2:	c2 55       	subi	r28, 0x52	; 82
     6c4:	d1 09       	sbc	r29, r1
     6c6:	0f b6       	in	r0, 0x3f	; 63
     6c8:	f8 94       	cli
     6ca:	de bf       	out	0x3e, r29	; 62
     6cc:	0f be       	out	0x3f, r0	; 63
     6ce:	cd bf       	out	0x3d, r28	; 61
     6d0:	6c 96       	adiw	r28, 0x1c	; 28
     6d2:	0f ad       	ldd	r16, Y+63	; 0x3f
     6d4:	6c 97       	sbiw	r28, 0x1c	; 28
     6d6:	6d 96       	adiw	r28, 0x1d	; 29
     6d8:	1f ad       	ldd	r17, Y+63	; 0x3f
     6da:	6d 97       	sbiw	r28, 0x1d	; 29
     6dc:	6f 96       	adiw	r28, 0x1f	; 31
     6de:	ee ac       	ldd	r14, Y+62	; 0x3e
     6e0:	ff ac       	ldd	r15, Y+63	; 0x3f
     6e2:	6f 97       	sbiw	r28, 0x1f	; 31
	// LOCAL VARIABLES
	va_list list;
	int i;
	// initialize variables
	// GLOBAL VARIABLES INICIALIZE
	ADC_N_CHANNEL = (n_channel & MUX_MASK);
     6e4:	c7 01       	movw	r24, r14
     6e6:	8f 71       	andi	r24, 0x1F	; 31
     6e8:	99 27       	eor	r25, r25
     6ea:	90 93 c9 09 	sts	0x09C9, r25	; 0x8009c9 <ADC_N_CHANNEL+0x1>
     6ee:	80 93 c8 09 	sts	0x09C8, r24	; 0x8009c8 <ADC_N_CHANNEL>
	ADC_SELECTOR = 0;
     6f2:	10 92 d8 08 	sts	0x08D8, r1	; 0x8008d8 <ADC_SELECTOR+0x1>
     6f6:	10 92 d7 08 	sts	0x08D7, r1	; 0x8008d7 <ADC_SELECTOR>
	adc_n_sample = 0;
     6fa:	10 92 d4 08 	sts	0x08D4, r1	; 0x8008d4 <__data_end>
	// PROTOTIPOS
	// int ANALOG_read(int channel);
	// ALLOCAÇÂO MEMORIA PARA Estrutura
	ANALOG analog;
	m = ATMEGA128enable();
     6fe:	ce 01       	movw	r24, r28
     700:	01 96       	adiw	r24, 0x01	; 1
     702:	8a d4       	rcall	.+2324   	; 0x1018 <ATMEGA128enable>
     704:	82 e5       	ldi	r24, 0x52	; 82
     706:	fe 01       	movw	r30, r28
     708:	31 96       	adiw	r30, 0x01	; 1
     70a:	ac ec       	ldi	r26, 0xCC	; 204
     70c:	b9 e0       	ldi	r27, 0x09	; 9
     70e:	01 90       	ld	r0, Z+
     710:	0d 92       	st	X+, r0
     712:	8a 95       	dec	r24
     714:	e1 f7       	brne	.-8      	; 0x70e <ANALOGenable+0x5c>
	// import parameters
	// initialize parameters
	// Direccionar apontadores para PROTOTIPOS
	analog.read = ANALOG_read;
		
		m.adc.reg->admux &= ~(3 << REFS0);
     716:	e0 91 d0 09 	lds	r30, 0x09D0	; 0x8009d0 <m+0x4>
     71a:	f0 91 d1 09 	lds	r31, 0x09D1	; 0x8009d1 <m+0x5>
     71e:	83 81       	ldd	r24, Z+3	; 0x03
     720:	8f 73       	andi	r24, 0x3F	; 63
     722:	83 83       	std	Z+3, r24	; 0x03
		switch( Vreff ){
     724:	01 30       	cpi	r16, 0x01	; 1
     726:	19 f0       	breq	.+6      	; 0x72e <ANALOGenable+0x7c>
     728:	03 30       	cpi	r16, 0x03	; 3
     72a:	51 f0       	breq	.+20     	; 0x740 <ANALOGenable+0x8e>
     72c:	12 c0       	rjmp	.+36     	; 0x752 <ANALOGenable+0xa0>
			case 0:
				analog.VREFF = 0;
			break;
			case 1:
				m.adc.reg->admux |= (1 << REFS0);
     72e:	e0 91 d0 09 	lds	r30, 0x09D0	; 0x8009d0 <m+0x4>
     732:	f0 91 d1 09 	lds	r31, 0x09D1	; 0x8009d1 <m+0x5>
     736:	83 81       	ldd	r24, Z+3	; 0x03
     738:	80 64       	ori	r24, 0x40	; 64
     73a:	83 83       	std	Z+3, r24	; 0x03
				analog.VREFF = 1;
     73c:	41 e0       	ldi	r20, 0x01	; 1
			break;
     73e:	0a c0       	rjmp	.+20     	; 0x754 <ANALOGenable+0xa2>
			case 3:
				m.adc.reg->admux |= (3 << REFS0);
     740:	e0 91 d0 09 	lds	r30, 0x09D0	; 0x8009d0 <m+0x4>
     744:	f0 91 d1 09 	lds	r31, 0x09D1	; 0x8009d1 <m+0x5>
     748:	83 81       	ldd	r24, Z+3	; 0x03
     74a:	80 6c       	ori	r24, 0xC0	; 192
     74c:	83 83       	std	Z+3, r24	; 0x03
				analog.VREFF = 3;
     74e:	43 e0       	ldi	r20, 0x03	; 3
			break;
     750:	01 c0       	rjmp	.+2      	; 0x754 <ANALOGenable+0xa2>
	analog.read = ANALOG_read;
		
		m.adc.reg->admux &= ~(3 << REFS0);
		switch( Vreff ){
			case 0:
				analog.VREFF = 0;
     752:	40 e0       	ldi	r20, 0x00	; 0
			default:
				analog.VREFF = 0;
			break;
		}
		
		m.adc.reg->admux &= ~(1 << ADLAR);
     754:	e0 91 d0 09 	lds	r30, 0x09D0	; 0x8009d0 <m+0x4>
     758:	f0 91 d1 09 	lds	r31, 0x09D1	; 0x8009d1 <m+0x5>
     75c:	83 81       	ldd	r24, Z+3	; 0x03
     75e:	8f 7d       	andi	r24, 0xDF	; 223
     760:	83 83       	std	Z+3, r24	; 0x03
		// m.adc->admux |= (1 << ADLAR);
		
		va_start(list, n_channel);
		for(i = 0; i < n_channel; i++){
     762:	1e 14       	cp	r1, r14
     764:	1f 04       	cpc	r1, r15
     766:	94 f4       	brge	.+36     	; 0x78c <ANALOGenable+0xda>
     768:	de 01       	movw	r26, r28
     76a:	a1 5a       	subi	r26, 0xA1	; 161
     76c:	bf 4f       	sbci	r27, 0xFF	; 255
     76e:	80 e0       	ldi	r24, 0x00	; 0
     770:	90 e0       	ldi	r25, 0x00	; 0
			ADC_CHANNEL_GAIN[i] = va_arg(list, int);
     772:	2d 91       	ld	r18, X+
     774:	3d 91       	ld	r19, X+
     776:	fc 01       	movw	r30, r24
     778:	ee 0f       	add	r30, r30
     77a:	ff 1f       	adc	r31, r31
     77c:	e7 52       	subi	r30, 0x27	; 39
     77e:	f7 4f       	sbci	r31, 0xF7	; 247
     780:	31 83       	std	Z+1, r19	; 0x01
     782:	20 83       	st	Z, r18
		
		m.adc.reg->admux &= ~(1 << ADLAR);
		// m.adc->admux |= (1 << ADLAR);
		
		va_start(list, n_channel);
		for(i = 0; i < n_channel; i++){
     784:	01 96       	adiw	r24, 0x01	; 1
     786:	e8 16       	cp	r14, r24
     788:	f9 06       	cpc	r15, r25
     78a:	99 f7       	brne	.-26     	; 0x772 <ANALOGenable+0xc0>
			ADC_CHANNEL_GAIN[i] = va_arg(list, int);
		}
		va_end(list);
		m.adc.reg->admux &= ~MUX_MASK;
     78c:	ec ec       	ldi	r30, 0xCC	; 204
     78e:	f9 e0       	ldi	r31, 0x09	; 9
     790:	a4 81       	ldd	r26, Z+4	; 0x04
     792:	b5 81       	ldd	r27, Z+5	; 0x05
     794:	13 96       	adiw	r26, 0x03	; 3
     796:	8c 91       	ld	r24, X
     798:	13 97       	sbiw	r26, 0x03	; 3
     79a:	80 7e       	andi	r24, 0xE0	; 224
     79c:	13 96       	adiw	r26, 0x03	; 3
     79e:	8c 93       	st	X, r24
		m.adc.reg->admux |= (MUX_MASK & ADC_CHANNEL_GAIN[ADC_SELECTOR]);
     7a0:	a0 91 d7 08 	lds	r26, 0x08D7	; 0x8008d7 <ADC_SELECTOR>
     7a4:	b0 91 d8 08 	lds	r27, 0x08D8	; 0x8008d8 <ADC_SELECTOR+0x1>
     7a8:	aa 0f       	add	r26, r26
     7aa:	bb 1f       	adc	r27, r27
     7ac:	a7 52       	subi	r26, 0x27	; 39
     7ae:	b7 4f       	sbci	r27, 0xF7	; 247
     7b0:	8d 91       	ld	r24, X+
     7b2:	9c 91       	ld	r25, X
     7b4:	a4 81       	ldd	r26, Z+4	; 0x04
     7b6:	b5 81       	ldd	r27, Z+5	; 0x05
     7b8:	8f 71       	andi	r24, 0x1F	; 31
     7ba:	99 27       	eor	r25, r25
     7bc:	13 96       	adiw	r26, 0x03	; 3
     7be:	9c 91       	ld	r25, X
     7c0:	13 97       	sbiw	r26, 0x03	; 3
     7c2:	89 2b       	or	r24, r25
     7c4:	13 96       	adiw	r26, 0x03	; 3
     7c6:	8c 93       	st	X, r24
		
		m.adc.reg->adcsra |= (1 << ADEN);
     7c8:	a4 81       	ldd	r26, Z+4	; 0x04
     7ca:	b5 81       	ldd	r27, Z+5	; 0x05
     7cc:	12 96       	adiw	r26, 0x02	; 2
     7ce:	8c 91       	ld	r24, X
     7d0:	12 97       	sbiw	r26, 0x02	; 2
     7d2:	80 68       	ori	r24, 0x80	; 128
     7d4:	12 96       	adiw	r26, 0x02	; 2
     7d6:	8c 93       	st	X, r24
		m.adc.reg->adcsra |= (1 << ADSC);
     7d8:	a4 81       	ldd	r26, Z+4	; 0x04
     7da:	b5 81       	ldd	r27, Z+5	; 0x05
     7dc:	12 96       	adiw	r26, 0x02	; 2
     7de:	8c 91       	ld	r24, X
     7e0:	12 97       	sbiw	r26, 0x02	; 2
     7e2:	80 64       	ori	r24, 0x40	; 64
     7e4:	12 96       	adiw	r26, 0x02	; 2
     7e6:	8c 93       	st	X, r24
		m.adc.reg->adcsra &= ~(1 << ADFR);
     7e8:	a4 81       	ldd	r26, Z+4	; 0x04
     7ea:	b5 81       	ldd	r27, Z+5	; 0x05
     7ec:	12 96       	adiw	r26, 0x02	; 2
     7ee:	8c 91       	ld	r24, X
     7f0:	12 97       	sbiw	r26, 0x02	; 2
     7f2:	8f 7d       	andi	r24, 0xDF	; 223
     7f4:	12 96       	adiw	r26, 0x02	; 2
     7f6:	8c 93       	st	X, r24
		m.adc.reg->adcsra |= (1 << ADIE);
     7f8:	a4 81       	ldd	r26, Z+4	; 0x04
     7fa:	b5 81       	ldd	r27, Z+5	; 0x05
     7fc:	12 96       	adiw	r26, 0x02	; 2
     7fe:	8c 91       	ld	r24, X
     800:	12 97       	sbiw	r26, 0x02	; 2
     802:	88 60       	ori	r24, 0x08	; 8
     804:	12 96       	adiw	r26, 0x02	; 2
     806:	8c 93       	st	X, r24
		
		m.adc.reg->adcsra &= ~(7 << ADPS0);
     808:	04 80       	ldd	r0, Z+4	; 0x04
     80a:	f5 81       	ldd	r31, Z+5	; 0x05
     80c:	e0 2d       	mov	r30, r0
     80e:	82 81       	ldd	r24, Z+2	; 0x02
     810:	88 7f       	andi	r24, 0xF8	; 248
     812:	82 83       	std	Z+2, r24	; 0x02
		switch( Divfactor ){
     814:	10 31       	cpi	r17, 0x10	; 16
     816:	61 f1       	breq	.+88     	; 0x870 <ANALOGenable+0x1be>
     818:	40 f4       	brcc	.+16     	; 0x82a <ANALOGenable+0x178>
     81a:	14 30       	cpi	r17, 0x04	; 4
     81c:	b9 f0       	breq	.+46     	; 0x84c <ANALOGenable+0x19a>
     81e:	18 30       	cpi	r17, 0x08	; 8
     820:	f1 f0       	breq	.+60     	; 0x85e <ANALOGenable+0x1ac>
     822:	12 30       	cpi	r17, 0x02	; 2
     824:	09 f0       	breq	.+2      	; 0x828 <ANALOGenable+0x176>
     826:	48 c0       	rjmp	.+144    	; 0x8b8 <ANALOGenable+0x206>
     828:	08 c0       	rjmp	.+16     	; 0x83a <ANALOGenable+0x188>
     82a:	10 34       	cpi	r17, 0x40	; 64
     82c:	99 f1       	breq	.+102    	; 0x894 <ANALOGenable+0x1e2>
     82e:	10 38       	cpi	r17, 0x80	; 128
     830:	d1 f1       	breq	.+116    	; 0x8a6 <ANALOGenable+0x1f4>
     832:	10 32       	cpi	r17, 0x20	; 32
     834:	09 f0       	breq	.+2      	; 0x838 <ANALOGenable+0x186>
     836:	40 c0       	rjmp	.+128    	; 0x8b8 <ANALOGenable+0x206>
     838:	24 c0       	rjmp	.+72     	; 0x882 <ANALOGenable+0x1d0>
			case 2: // 1
				m.adc.reg->adcsra |= (1 << ADPS0);
     83a:	e0 91 d0 09 	lds	r30, 0x09D0	; 0x8009d0 <m+0x4>
     83e:	f0 91 d1 09 	lds	r31, 0x09D1	; 0x8009d1 <m+0x5>
     842:	82 81       	ldd	r24, Z+2	; 0x02
     844:	81 60       	ori	r24, 0x01	; 1
     846:	82 83       	std	Z+2, r24	; 0x02
				analog.DIVISION_FACTOR = 2;
     848:	22 e0       	ldi	r18, 0x02	; 2
			break;
     84a:	3e c0       	rjmp	.+124    	; 0x8c8 <ANALOGenable+0x216>
			case 4: // 2
				m.adc.reg->adcsra |= (1 << ADPS1);
     84c:	e0 91 d0 09 	lds	r30, 0x09D0	; 0x8009d0 <m+0x4>
     850:	f0 91 d1 09 	lds	r31, 0x09D1	; 0x8009d1 <m+0x5>
     854:	82 81       	ldd	r24, Z+2	; 0x02
     856:	82 60       	ori	r24, 0x02	; 2
     858:	82 83       	std	Z+2, r24	; 0x02
				analog.DIVISION_FACTOR = 4;
     85a:	24 e0       	ldi	r18, 0x04	; 4
			break;
     85c:	35 c0       	rjmp	.+106    	; 0x8c8 <ANALOGenable+0x216>
			case 8: // 3
				m.adc.reg->adcsra |= (3 << ADPS0);
     85e:	e0 91 d0 09 	lds	r30, 0x09D0	; 0x8009d0 <m+0x4>
     862:	f0 91 d1 09 	lds	r31, 0x09D1	; 0x8009d1 <m+0x5>
     866:	82 81       	ldd	r24, Z+2	; 0x02
     868:	83 60       	ori	r24, 0x03	; 3
     86a:	82 83       	std	Z+2, r24	; 0x02
				analog.DIVISION_FACTOR = 8;
     86c:	28 e0       	ldi	r18, 0x08	; 8
				break;
     86e:	2c c0       	rjmp	.+88     	; 0x8c8 <ANALOGenable+0x216>
			case 16: // 4
				m.adc.reg->adcsra |= (1 << ADPS2);
     870:	e0 91 d0 09 	lds	r30, 0x09D0	; 0x8009d0 <m+0x4>
     874:	f0 91 d1 09 	lds	r31, 0x09D1	; 0x8009d1 <m+0x5>
     878:	82 81       	ldd	r24, Z+2	; 0x02
     87a:	84 60       	ori	r24, 0x04	; 4
     87c:	82 83       	std	Z+2, r24	; 0x02
				analog.DIVISION_FACTOR = 16;
     87e:	20 e1       	ldi	r18, 0x10	; 16
			break;
     880:	23 c0       	rjmp	.+70     	; 0x8c8 <ANALOGenable+0x216>
			case 32: // 5
				m.adc.reg->adcsra |= (5 << ADPS0);
     882:	e0 91 d0 09 	lds	r30, 0x09D0	; 0x8009d0 <m+0x4>
     886:	f0 91 d1 09 	lds	r31, 0x09D1	; 0x8009d1 <m+0x5>
     88a:	82 81       	ldd	r24, Z+2	; 0x02
     88c:	85 60       	ori	r24, 0x05	; 5
     88e:	82 83       	std	Z+2, r24	; 0x02
				analog.DIVISION_FACTOR = 32;
     890:	20 e2       	ldi	r18, 0x20	; 32
			break;
     892:	1a c0       	rjmp	.+52     	; 0x8c8 <ANALOGenable+0x216>
			case 64: // 6
				m.adc.reg->adcsra |= (6 << ADPS0);
     894:	e0 91 d0 09 	lds	r30, 0x09D0	; 0x8009d0 <m+0x4>
     898:	f0 91 d1 09 	lds	r31, 0x09D1	; 0x8009d1 <m+0x5>
     89c:	82 81       	ldd	r24, Z+2	; 0x02
     89e:	86 60       	ori	r24, 0x06	; 6
     8a0:	82 83       	std	Z+2, r24	; 0x02
				analog.DIVISION_FACTOR = 64;
     8a2:	20 e4       	ldi	r18, 0x40	; 64
			break;
     8a4:	11 c0       	rjmp	.+34     	; 0x8c8 <ANALOGenable+0x216>
			case 128: // 7
				m.adc.reg->adcsra |= (7 << ADPS0);
     8a6:	e0 91 d0 09 	lds	r30, 0x09D0	; 0x8009d0 <m+0x4>
     8aa:	f0 91 d1 09 	lds	r31, 0x09D1	; 0x8009d1 <m+0x5>
     8ae:	82 81       	ldd	r24, Z+2	; 0x02
     8b0:	87 60       	ori	r24, 0x07	; 7
     8b2:	82 83       	std	Z+2, r24	; 0x02
				analog.DIVISION_FACTOR = 128;
     8b4:	20 e8       	ldi	r18, 0x80	; 128
			break;
     8b6:	08 c0       	rjmp	.+16     	; 0x8c8 <ANALOGenable+0x216>
			default:
				m.adc.reg->adcsra |= (7 << ADPS0);
     8b8:	e0 91 d0 09 	lds	r30, 0x09D0	; 0x8009d0 <m+0x4>
     8bc:	f0 91 d1 09 	lds	r31, 0x09D1	; 0x8009d1 <m+0x5>
     8c0:	82 81       	ldd	r24, Z+2	; 0x02
     8c2:	87 60       	ori	r24, 0x07	; 7
     8c4:	82 83       	std	Z+2, r24	; 0x02
				analog.DIVISION_FACTOR = 128;
     8c6:	20 e8       	ldi	r18, 0x80	; 128
			break;
		}
	
	m.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
     8c8:	e0 91 d6 09 	lds	r30, 0x09D6	; 0x8009d6 <m+0xa>
     8cc:	f0 91 d7 09 	lds	r31, 0x09D7	; 0x8009d7 <m+0xb>
     8d0:	83 85       	ldd	r24, Z+11	; 0x0b
     8d2:	80 68       	ori	r24, 0x80	; 128
     8d4:	83 87       	std	Z+11, r24	; 0x0b
	return analog;
     8d6:	64 2f       	mov	r22, r20
     8d8:	72 2f       	mov	r23, r18
     8da:	88 e4       	ldi	r24, 0x48	; 72
     8dc:	93 e0       	ldi	r25, 0x03	; 3
}
     8de:	ce 5a       	subi	r28, 0xAE	; 174
     8e0:	df 4f       	sbci	r29, 0xFF	; 255
     8e2:	0f b6       	in	r0, 0x3f	; 63
     8e4:	f8 94       	cli
     8e6:	de bf       	out	0x3e, r29	; 62
     8e8:	0f be       	out	0x3f, r0	; 63
     8ea:	cd bf       	out	0x3d, r28	; 61
     8ec:	df 91       	pop	r29
     8ee:	cf 91       	pop	r28
     8f0:	1f 91       	pop	r17
     8f2:	0f 91       	pop	r16
     8f4:	ff 90       	pop	r15
     8f6:	ef 90       	pop	r14
     8f8:	08 95       	ret

000008fa <__vector_21>:

/*** File Interrupt ***/
ISR(ADC_vect)
// Function: ANALOG interrupt
// Purpose:  Read Analog Input
{
     8fa:	1f 92       	push	r1
     8fc:	0f 92       	push	r0
     8fe:	0f b6       	in	r0, 0x3f	; 63
     900:	0f 92       	push	r0
     902:	11 24       	eor	r1, r1
     904:	0b b6       	in	r0, 0x3b	; 59
     906:	0f 92       	push	r0
     908:	2f 93       	push	r18
     90a:	3f 93       	push	r19
     90c:	4f 93       	push	r20
     90e:	5f 93       	push	r21
     910:	6f 93       	push	r22
     912:	7f 93       	push	r23
     914:	8f 93       	push	r24
     916:	9f 93       	push	r25
     918:	af 93       	push	r26
     91a:	bf 93       	push	r27
     91c:	ef 93       	push	r30
     91e:	ff 93       	push	r31
	// adc_tmp = m.adc->adc.L; // ADCL
	// adc_tmp |= (m.adc->adc.H << 8); // (ADCH << 8);
	// adc_tmp = *((uint16_t*)&m.adc->adc); // more then one way to skin a rabbit.
	adc_tmp = ReadHLByte(m.adc.reg->adc);
     920:	e0 91 d0 09 	lds	r30, 0x09D0	; 0x8009d0 <m+0x4>
     924:	f0 91 d1 09 	lds	r31, 0x09D1	; 0x8009d1 <m+0x5>
     928:	80 81       	ld	r24, Z
     92a:	91 81       	ldd	r25, Z+1	; 0x01
     92c:	5c d3       	rcall	.+1720   	; 0xfe6 <ReadHLByte>
     92e:	90 93 cb 09 	sts	0x09CB, r25	; 0x8009cb <adc_tmp+0x1>
     932:	80 93 ca 09 	sts	0x09CA, r24	; 0x8009ca <adc_tmp>
	if(adc_n_sample < (1 << ADC_NUMBER_SAMPLE)){
     936:	20 91 d4 08 	lds	r18, 0x08D4	; 0x8008d4 <__data_end>
     93a:	24 30       	cpi	r18, 0x04	; 4
     93c:	80 f4       	brcc	.+32     	; 0x95e <__vector_21+0x64>
		adc_n_sample++;
     93e:	20 91 d4 08 	lds	r18, 0x08D4	; 0x8008d4 <__data_end>
     942:	2f 5f       	subi	r18, 0xFF	; 255
     944:	20 93 d4 08 	sts	0x08D4, r18	; 0x8008d4 <__data_end>
		adc_sample += adc_tmp;
     948:	20 91 d5 08 	lds	r18, 0x08D5	; 0x8008d5 <adc_sample>
     94c:	30 91 d6 08 	lds	r19, 0x08D6	; 0x8008d6 <adc_sample+0x1>
     950:	82 0f       	add	r24, r18
     952:	93 1f       	adc	r25, r19
     954:	90 93 d6 08 	sts	0x08D6, r25	; 0x8008d6 <adc_sample+0x1>
     958:	80 93 d5 08 	sts	0x08D5, r24	; 0x8008d5 <adc_sample>
     95c:	4d c0       	rjmp	.+154    	; 0x9f8 <__vector_21+0xfe>
	}else{
		ADC_VALUE[ADC_SELECTOR] = adc_sample >> ADC_NUMBER_SAMPLE;
     95e:	e0 91 d7 08 	lds	r30, 0x08D7	; 0x8008d7 <ADC_SELECTOR>
     962:	f0 91 d8 08 	lds	r31, 0x08D8	; 0x8008d8 <ADC_SELECTOR+0x1>
     966:	80 91 d5 08 	lds	r24, 0x08D5	; 0x8008d5 <adc_sample>
     96a:	90 91 d6 08 	lds	r25, 0x08D6	; 0x8008d6 <adc_sample+0x1>
     96e:	95 95       	asr	r25
     970:	87 95       	ror	r24
     972:	95 95       	asr	r25
     974:	87 95       	ror	r24
     976:	ee 0f       	add	r30, r30
     978:	ff 1f       	adc	r31, r31
     97a:	e7 5e       	subi	r30, 0xE7	; 231
     97c:	f6 4f       	sbci	r31, 0xF6	; 246
     97e:	91 83       	std	Z+1, r25	; 0x01
     980:	80 83       	st	Z, r24
		adc_n_sample = adc_sample = 0;
     982:	10 92 d6 08 	sts	0x08D6, r1	; 0x8008d6 <adc_sample+0x1>
     986:	10 92 d5 08 	sts	0x08D5, r1	; 0x8008d5 <adc_sample>
     98a:	10 92 d4 08 	sts	0x08D4, r1	; 0x8008d4 <__data_end>
		
		if(ADC_SELECTOR < ADC_N_CHANNEL)
     98e:	20 91 d7 08 	lds	r18, 0x08D7	; 0x8008d7 <ADC_SELECTOR>
     992:	30 91 d8 08 	lds	r19, 0x08D8	; 0x8008d8 <ADC_SELECTOR+0x1>
     996:	80 91 c8 09 	lds	r24, 0x09C8	; 0x8009c8 <ADC_N_CHANNEL>
     99a:	90 91 c9 09 	lds	r25, 0x09C9	; 0x8009c9 <ADC_N_CHANNEL+0x1>
     99e:	28 17       	cp	r18, r24
     9a0:	39 07       	cpc	r19, r25
     9a2:	54 f4       	brge	.+20     	; 0x9b8 <__vector_21+0xbe>
			ADC_SELECTOR++;
     9a4:	80 91 d7 08 	lds	r24, 0x08D7	; 0x8008d7 <ADC_SELECTOR>
     9a8:	90 91 d8 08 	lds	r25, 0x08D8	; 0x8008d8 <ADC_SELECTOR+0x1>
     9ac:	01 96       	adiw	r24, 0x01	; 1
     9ae:	90 93 d8 08 	sts	0x08D8, r25	; 0x8008d8 <ADC_SELECTOR+0x1>
     9b2:	80 93 d7 08 	sts	0x08D7, r24	; 0x8008d7 <ADC_SELECTOR>
     9b6:	04 c0       	rjmp	.+8      	; 0x9c0 <__vector_21+0xc6>
		else
			ADC_SELECTOR = 0;
     9b8:	10 92 d8 08 	sts	0x08D8, r1	; 0x8008d8 <ADC_SELECTOR+0x1>
     9bc:	10 92 d7 08 	sts	0x08D7, r1	; 0x8008d7 <ADC_SELECTOR>
		m.adc.reg->admux &= ~MUX_MASK;
     9c0:	ac ec       	ldi	r26, 0xCC	; 204
     9c2:	b9 e0       	ldi	r27, 0x09	; 9
     9c4:	14 96       	adiw	r26, 0x04	; 4
     9c6:	ed 91       	ld	r30, X+
     9c8:	fc 91       	ld	r31, X
     9ca:	15 97       	sbiw	r26, 0x05	; 5
     9cc:	83 81       	ldd	r24, Z+3	; 0x03
     9ce:	80 7e       	andi	r24, 0xE0	; 224
     9d0:	83 83       	std	Z+3, r24	; 0x03
		m.adc.reg->admux |= (ADC_CHANNEL_GAIN[ADC_SELECTOR] & MUX_MASK);
     9d2:	e0 91 d7 08 	lds	r30, 0x08D7	; 0x8008d7 <ADC_SELECTOR>
     9d6:	f0 91 d8 08 	lds	r31, 0x08D8	; 0x8008d8 <ADC_SELECTOR+0x1>
     9da:	ee 0f       	add	r30, r30
     9dc:	ff 1f       	adc	r31, r31
     9de:	e7 52       	subi	r30, 0x27	; 39
     9e0:	f7 4f       	sbci	r31, 0xF7	; 247
     9e2:	80 81       	ld	r24, Z
     9e4:	91 81       	ldd	r25, Z+1	; 0x01
     9e6:	14 96       	adiw	r26, 0x04	; 4
     9e8:	ed 91       	ld	r30, X+
     9ea:	fc 91       	ld	r31, X
     9ec:	15 97       	sbiw	r26, 0x05	; 5
     9ee:	8f 71       	andi	r24, 0x1F	; 31
     9f0:	99 27       	eor	r25, r25
     9f2:	93 81       	ldd	r25, Z+3	; 0x03
     9f4:	89 2b       	or	r24, r25
     9f6:	83 83       	std	Z+3, r24	; 0x03
	}
}
     9f8:	ff 91       	pop	r31
     9fa:	ef 91       	pop	r30
     9fc:	bf 91       	pop	r27
     9fe:	af 91       	pop	r26
     a00:	9f 91       	pop	r25
     a02:	8f 91       	pop	r24
     a04:	7f 91       	pop	r23
     a06:	6f 91       	pop	r22
     a08:	5f 91       	pop	r21
     a0a:	4f 91       	pop	r20
     a0c:	3f 91       	pop	r19
     a0e:	2f 91       	pop	r18
     a10:	0f 90       	pop	r0
     a12:	0b be       	out	0x3b, r0	; 59
     a14:	0f 90       	pop	r0
     a16:	0f be       	out	0x3f, r0	; 63
     a18:	0f 90       	pop	r0
     a1a:	1f 90       	pop	r1
     a1c:	18 95       	reti

00000a1e <INTERRUPT_reset_status>:
	return interrupt;
}
uint8_t INTERRUPT_reset_status(void)
{
	uint8_t reset, ret = 0;
	reset = (m.cpu.reg->mcucsr & 0x1F);
     a1e:	e0 91 d6 09 	lds	r30, 0x09D6	; 0x8009d6 <m+0xa>
     a22:	f0 91 d7 09 	lds	r31, 0x09D7	; 0x8009d7 <m+0xb>
     a26:	80 81       	ld	r24, Z
	switch(reset){
     a28:	98 2f       	mov	r25, r24
     a2a:	9f 71       	andi	r25, 0x1F	; 31
     a2c:	94 30       	cpi	r25, 0x04	; 4
     a2e:	99 f0       	breq	.+38     	; 0xa56 <INTERRUPT_reset_status+0x38>
     a30:	28 f4       	brcc	.+10     	; 0xa3c <INTERRUPT_reset_status+0x1e>
     a32:	91 30       	cpi	r25, 0x01	; 1
     a34:	41 f0       	breq	.+16     	; 0xa46 <INTERRUPT_reset_status+0x28>
     a36:	92 30       	cpi	r25, 0x02	; 2
     a38:	51 f0       	breq	.+20     	; 0xa4e <INTERRUPT_reset_status+0x30>
     a3a:	19 c0       	rjmp	.+50     	; 0xa6e <INTERRUPT_reset_status+0x50>
     a3c:	98 30       	cpi	r25, 0x08	; 8
     a3e:	79 f0       	breq	.+30     	; 0xa5e <INTERRUPT_reset_status+0x40>
     a40:	90 31       	cpi	r25, 0x10	; 16
     a42:	89 f0       	breq	.+34     	; 0xa66 <INTERRUPT_reset_status+0x48>
     a44:	14 c0       	rjmp	.+40     	; 0xa6e <INTERRUPT_reset_status+0x50>
		case 1: // Power-On Reset Flag
			ret = 0;
			m.cpu.reg->mcucsr &= ~(1 << PORF);
     a46:	8e 7f       	andi	r24, 0xFE	; 254
     a48:	80 83       	st	Z, r24
{
	uint8_t reset, ret = 0;
	reset = (m.cpu.reg->mcucsr & 0x1F);
	switch(reset){
		case 1: // Power-On Reset Flag
			ret = 0;
     a4a:	80 e0       	ldi	r24, 0x00	; 0
			m.cpu.reg->mcucsr &= ~(1 << PORF);
		break;
     a4c:	08 95       	ret
		case 2: // External Reset Flag
			m.cpu.reg->mcucsr &= ~(1 << EXTRF);
     a4e:	8d 7f       	andi	r24, 0xFD	; 253
     a50:	80 83       	st	Z, r24
			ret = 1;
     a52:	81 e0       	ldi	r24, 0x01	; 1
		break;
     a54:	08 95       	ret
		case 4: // Brown-out Reset Flag
			m.cpu.reg->mcucsr &= ~(1 << BORF);
     a56:	8b 7f       	andi	r24, 0xFB	; 251
     a58:	80 83       	st	Z, r24
			ret=2;
     a5a:	82 e0       	ldi	r24, 0x02	; 2
		break;
     a5c:	08 95       	ret
		case 8: // Watchdog Reset Flag
			m.cpu.reg->mcucsr &= ~(1 << WDRF);
     a5e:	87 7f       	andi	r24, 0xF7	; 247
     a60:	80 83       	st	Z, r24
			ret = 3;
     a62:	83 e0       	ldi	r24, 0x03	; 3
		break;
     a64:	08 95       	ret
		case 16: // JTAG Reset Flag
			m.cpu.reg->mcucsr &= ~(1 << JTRF);
     a66:	8f 7e       	andi	r24, 0xEF	; 239
     a68:	80 83       	st	Z, r24
			ret = 4;
     a6a:	84 e0       	ldi	r24, 0x04	; 4
		break;
     a6c:	08 95       	ret
		default: // clear all status
			m.cpu.reg->mcucsr &= ~(0x1F);
     a6e:	80 7e       	andi	r24, 0xE0	; 224
     a70:	80 83       	st	Z, r24
	interrupt.reset_status = INTERRUPT_reset_status;
	return interrupt;
}
uint8_t INTERRUPT_reset_status(void)
{
	uint8_t reset, ret = 0;
     a72:	80 e0       	ldi	r24, 0x00	; 0
		default: // clear all status
			m.cpu.reg->mcucsr &= ~(0x1F);
		break;
	}
	return ret;
}
     a74:	08 95       	ret

00000a76 <INTERRUPT_set>:
void INTERRUPT_set(uint8_t channel, uint8_t sense)
{
	switch( channel ){
     a76:	90 e0       	ldi	r25, 0x00	; 0
     a78:	88 30       	cpi	r24, 0x08	; 8
     a7a:	91 05       	cpc	r25, r1
     a7c:	08 f0       	brcs	.+2      	; 0xa80 <INTERRUPT_set+0xa>
     a7e:	91 c1       	rjmp	.+802    	; 0xda2 <INTERRUPT_set+0x32c>
     a80:	fc 01       	movw	r30, r24
     a82:	ea 5b       	subi	r30, 0xBA	; 186
     a84:	ff 4f       	sbci	r31, 0xFF	; 255
     a86:	0c 94 cf 3b 	jmp	0x779e	; 0x779e <__tablejump2__>
		case 0: // PD0
			m.exint.reg->eimsk &= ~(1 << INT0);
     a8a:	ec ec       	ldi	r30, 0xCC	; 204
     a8c:	f9 e0       	ldi	r31, 0x09	; 9
     a8e:	a6 85       	ldd	r26, Z+14	; 0x0e
     a90:	b7 85       	ldd	r27, Z+15	; 0x0f
     a92:	11 96       	adiw	r26, 0x01	; 1
     a94:	8c 91       	ld	r24, X
     a96:	11 97       	sbiw	r26, 0x01	; 1
     a98:	8e 7f       	andi	r24, 0xFE	; 254
     a9a:	11 96       	adiw	r26, 0x01	; 1
     a9c:	8c 93       	st	X, r24
			m.exint.reg->eicra &= ~((1 << ISC01) | (1 << ISC00));
     a9e:	06 84       	ldd	r0, Z+14	; 0x0e
     aa0:	f7 85       	ldd	r31, Z+15	; 0x0f
     aa2:	e0 2d       	mov	r30, r0
     aa4:	82 89       	ldd	r24, Z+18	; 0x12
     aa6:	8c 7f       	andi	r24, 0xFC	; 252
			switch(sense){
     aa8:	62 30       	cpi	r22, 0x02	; 2
     aaa:	21 f0       	breq	.+8      	; 0xab4 <INTERRUPT_set+0x3e>
     aac:	63 30       	cpi	r22, 0x03	; 3
     aae:	29 f0       	breq	.+10     	; 0xaba <INTERRUPT_set+0x44>
void INTERRUPT_set(uint8_t channel, uint8_t sense)
{
	switch( channel ){
		case 0: // PD0
			m.exint.reg->eimsk &= ~(1 << INT0);
			m.exint.reg->eicra &= ~((1 << ISC01) | (1 << ISC00));
     ab0:	82 8b       	std	Z+18, r24	; 0x12
     ab2:	05 c0       	rjmp	.+10     	; 0xabe <INTERRUPT_set+0x48>
			switch(sense){
				case 0: // The low level of INTn generates an interrupt request.
				case 1: // The low level of INTn generates an interrupt request.
				break;
				case 2: // The falling edge of INTn generates asynchronously an interrupt request.
					m.exint.reg->eicra |= (1 << ISC01);
     ab4:	82 60       	ori	r24, 0x02	; 2
     ab6:	82 8b       	std	Z+18, r24	; 0x12
				break;
     ab8:	02 c0       	rjmp	.+4      	; 0xabe <INTERRUPT_set+0x48>
				case 3: // The rising edge of INTn generates asynchronously an interrupt request.
					m.exint.reg->eicra |= ((1 << ISC01) | (1 << ISC00));
     aba:	83 60       	ori	r24, 0x03	; 3
     abc:	82 8b       	std	Z+18, r24	; 0x12
				break;
				default: // The low level of INTn generates an interrupt request.
				break;
			}
			m.exint.reg->eimsk |= (1 << INT0);
     abe:	81 81       	ldd	r24, Z+1	; 0x01
     ac0:	81 60       	ori	r24, 0x01	; 1
     ac2:	81 83       	std	Z+1, r24	; 0x01
			m.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
     ac4:	e0 91 d6 09 	lds	r30, 0x09D6	; 0x8009d6 <m+0xa>
     ac8:	f0 91 d7 09 	lds	r31, 0x09D7	; 0x8009d7 <m+0xb>
     acc:	83 85       	ldd	r24, Z+11	; 0x0b
     ace:	80 68       	ori	r24, 0x80	; 128
     ad0:	83 87       	std	Z+11, r24	; 0x0b
		break;
     ad2:	08 95       	ret
		case 1: // PD1
			m.exint.reg->eimsk &= ~(1 << INT1);
     ad4:	ec ec       	ldi	r30, 0xCC	; 204
     ad6:	f9 e0       	ldi	r31, 0x09	; 9
     ad8:	a6 85       	ldd	r26, Z+14	; 0x0e
     ada:	b7 85       	ldd	r27, Z+15	; 0x0f
     adc:	11 96       	adiw	r26, 0x01	; 1
     ade:	8c 91       	ld	r24, X
     ae0:	11 97       	sbiw	r26, 0x01	; 1
     ae2:	8d 7f       	andi	r24, 0xFD	; 253
     ae4:	11 96       	adiw	r26, 0x01	; 1
     ae6:	8c 93       	st	X, r24
			m.exint.reg->eicra &= ~((1 << ISC11) | (1 << ISC10));
     ae8:	06 84       	ldd	r0, Z+14	; 0x0e
     aea:	f7 85       	ldd	r31, Z+15	; 0x0f
     aec:	e0 2d       	mov	r30, r0
     aee:	82 89       	ldd	r24, Z+18	; 0x12
     af0:	83 7f       	andi	r24, 0xF3	; 243
			switch(sense){
     af2:	62 30       	cpi	r22, 0x02	; 2
     af4:	21 f0       	breq	.+8      	; 0xafe <INTERRUPT_set+0x88>
     af6:	63 30       	cpi	r22, 0x03	; 3
     af8:	29 f0       	breq	.+10     	; 0xb04 <INTERRUPT_set+0x8e>
			m.exint.reg->eimsk |= (1 << INT0);
			m.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
		break;
		case 1: // PD1
			m.exint.reg->eimsk &= ~(1 << INT1);
			m.exint.reg->eicra &= ~((1 << ISC11) | (1 << ISC10));
     afa:	82 8b       	std	Z+18, r24	; 0x12
     afc:	05 c0       	rjmp	.+10     	; 0xb08 <INTERRUPT_set+0x92>
			switch(sense){
				case 0: // The low level of INTn generates an interrupt request.
				case 1: // The low level of INTn generates an interrupt request.
				break;
				case 2: // The falling edge of INTn generates asynchronously an interrupt request.
					m.exint.reg->eicra |= (1 << ISC11);
     afe:	88 60       	ori	r24, 0x08	; 8
     b00:	82 8b       	std	Z+18, r24	; 0x12
				break;
     b02:	02 c0       	rjmp	.+4      	; 0xb08 <INTERRUPT_set+0x92>
				case 3: // The rising edge of INTn generates asynchronously an interrupt request.
					m.exint.reg->eicra |= ((1 << ISC11) | (1 << ISC10));
     b04:	8c 60       	ori	r24, 0x0C	; 12
     b06:	82 8b       	std	Z+18, r24	; 0x12
				break;
				default: // The low level of INTn generates an interrupt request.
				break;
			}
			m.exint.reg->eimsk |= (1 << INT1);
     b08:	81 81       	ldd	r24, Z+1	; 0x01
     b0a:	82 60       	ori	r24, 0x02	; 2
     b0c:	81 83       	std	Z+1, r24	; 0x01
			m.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
     b0e:	e0 91 d6 09 	lds	r30, 0x09D6	; 0x8009d6 <m+0xa>
     b12:	f0 91 d7 09 	lds	r31, 0x09D7	; 0x8009d7 <m+0xb>
     b16:	83 85       	ldd	r24, Z+11	; 0x0b
     b18:	80 68       	ori	r24, 0x80	; 128
     b1a:	83 87       	std	Z+11, r24	; 0x0b
		break;
     b1c:	08 95       	ret
		case 2: // PD2
			m.exint.reg->eimsk &= ~(1 << INT2);
     b1e:	ec ec       	ldi	r30, 0xCC	; 204
     b20:	f9 e0       	ldi	r31, 0x09	; 9
     b22:	a6 85       	ldd	r26, Z+14	; 0x0e
     b24:	b7 85       	ldd	r27, Z+15	; 0x0f
     b26:	11 96       	adiw	r26, 0x01	; 1
     b28:	8c 91       	ld	r24, X
     b2a:	11 97       	sbiw	r26, 0x01	; 1
     b2c:	8b 7f       	andi	r24, 0xFB	; 251
     b2e:	11 96       	adiw	r26, 0x01	; 1
     b30:	8c 93       	st	X, r24
			m.exint.reg->eicra &= ~((1 << ISC21) | (1 << ISC20));
     b32:	06 84       	ldd	r0, Z+14	; 0x0e
     b34:	f7 85       	ldd	r31, Z+15	; 0x0f
     b36:	e0 2d       	mov	r30, r0
     b38:	82 89       	ldd	r24, Z+18	; 0x12
     b3a:	8f 7c       	andi	r24, 0xCF	; 207
			switch(sense){
     b3c:	62 30       	cpi	r22, 0x02	; 2
     b3e:	21 f0       	breq	.+8      	; 0xb48 <INTERRUPT_set+0xd2>
     b40:	63 30       	cpi	r22, 0x03	; 3
     b42:	29 f0       	breq	.+10     	; 0xb4e <INTERRUPT_set+0xd8>
			m.exint.reg->eimsk |= (1 << INT1);
			m.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
		break;
		case 2: // PD2
			m.exint.reg->eimsk &= ~(1 << INT2);
			m.exint.reg->eicra &= ~((1 << ISC21) | (1 << ISC20));
     b44:	82 8b       	std	Z+18, r24	; 0x12
     b46:	05 c0       	rjmp	.+10     	; 0xb52 <INTERRUPT_set+0xdc>
			switch(sense){
				case 0: // The low level of INTn generates an interrupt request.
				case 1: // The low level of INTn generates an interrupt request.
				break;
				case 2: // The falling edge of INTn generates asynchronously an interrupt request.
					m.exint.reg->eicra |= (1 << ISC21);
     b48:	80 62       	ori	r24, 0x20	; 32
     b4a:	82 8b       	std	Z+18, r24	; 0x12
				break;
     b4c:	02 c0       	rjmp	.+4      	; 0xb52 <INTERRUPT_set+0xdc>
				case 3: // The rising edge of INTn generates asynchronously an interrupt request.
					m.exint.reg->eicra |= ((1 << ISC21) | (1 << ISC20));
     b4e:	80 63       	ori	r24, 0x30	; 48
     b50:	82 8b       	std	Z+18, r24	; 0x12
				break;
				default: // The low level of INTn generates an interrupt request.
				break;
			}
			m.exint.reg->eimsk |= (1 << INT2);
     b52:	81 81       	ldd	r24, Z+1	; 0x01
     b54:	84 60       	ori	r24, 0x04	; 4
     b56:	81 83       	std	Z+1, r24	; 0x01
			m.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
     b58:	e0 91 d6 09 	lds	r30, 0x09D6	; 0x8009d6 <m+0xa>
     b5c:	f0 91 d7 09 	lds	r31, 0x09D7	; 0x8009d7 <m+0xb>
     b60:	83 85       	ldd	r24, Z+11	; 0x0b
     b62:	80 68       	ori	r24, 0x80	; 128
     b64:	83 87       	std	Z+11, r24	; 0x0b
		break;
     b66:	08 95       	ret
		case 3: // PD3
			m.exint.reg->eimsk &= ~(1 << INT3);
     b68:	ec ec       	ldi	r30, 0xCC	; 204
     b6a:	f9 e0       	ldi	r31, 0x09	; 9
     b6c:	a6 85       	ldd	r26, Z+14	; 0x0e
     b6e:	b7 85       	ldd	r27, Z+15	; 0x0f
     b70:	11 96       	adiw	r26, 0x01	; 1
     b72:	8c 91       	ld	r24, X
     b74:	11 97       	sbiw	r26, 0x01	; 1
     b76:	87 7f       	andi	r24, 0xF7	; 247
     b78:	11 96       	adiw	r26, 0x01	; 1
     b7a:	8c 93       	st	X, r24
			m.exint.reg->eicra &= ~((1 << ISC31) | (1 << ISC30));
     b7c:	06 84       	ldd	r0, Z+14	; 0x0e
     b7e:	f7 85       	ldd	r31, Z+15	; 0x0f
     b80:	e0 2d       	mov	r30, r0
     b82:	82 89       	ldd	r24, Z+18	; 0x12
     b84:	8f 73       	andi	r24, 0x3F	; 63
			switch(sense){
     b86:	62 30       	cpi	r22, 0x02	; 2
     b88:	21 f0       	breq	.+8      	; 0xb92 <INTERRUPT_set+0x11c>
     b8a:	63 30       	cpi	r22, 0x03	; 3
     b8c:	29 f0       	breq	.+10     	; 0xb98 <INTERRUPT_set+0x122>
			m.exint.reg->eimsk |= (1 << INT2);
			m.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
		break;
		case 3: // PD3
			m.exint.reg->eimsk &= ~(1 << INT3);
			m.exint.reg->eicra &= ~((1 << ISC31) | (1 << ISC30));
     b8e:	82 8b       	std	Z+18, r24	; 0x12
     b90:	05 c0       	rjmp	.+10     	; 0xb9c <INTERRUPT_set+0x126>
			switch(sense){
				case 0: // The low level of INTn generates an interrupt request.
				case 1: // The low level of INTn generates an interrupt request.
				break;
				case 2: // The falling edge of INTn generates asynchronously an interrupt request.
					m.exint.reg->eicra |= (1 << ISC31);
     b92:	80 68       	ori	r24, 0x80	; 128
     b94:	82 8b       	std	Z+18, r24	; 0x12
				break;
     b96:	02 c0       	rjmp	.+4      	; 0xb9c <INTERRUPT_set+0x126>
				case 3: // The rising edge of INTn generates asynchronously an interrupt request.
					m.exint.reg->eicra |= ((1 << ISC31) | (1 << ISC30));
     b98:	80 6c       	ori	r24, 0xC0	; 192
     b9a:	82 8b       	std	Z+18, r24	; 0x12
				break;
				default: // The low level of INTn generates an interrupt request.
				break;
			}
			m.exint.reg->eimsk |= (1 << INT3);
     b9c:	81 81       	ldd	r24, Z+1	; 0x01
     b9e:	88 60       	ori	r24, 0x08	; 8
     ba0:	81 83       	std	Z+1, r24	; 0x01
			m.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
     ba2:	e0 91 d6 09 	lds	r30, 0x09D6	; 0x8009d6 <m+0xa>
     ba6:	f0 91 d7 09 	lds	r31, 0x09D7	; 0x8009d7 <m+0xb>
     baa:	83 85       	ldd	r24, Z+11	; 0x0b
     bac:	80 68       	ori	r24, 0x80	; 128
     bae:	83 87       	std	Z+11, r24	; 0x0b
		break;
     bb0:	08 95       	ret
		case 4: // PE4
			m.exint.reg->eimsk &= ~(1 << INT4);
     bb2:	ec ec       	ldi	r30, 0xCC	; 204
     bb4:	f9 e0       	ldi	r31, 0x09	; 9
     bb6:	a6 85       	ldd	r26, Z+14	; 0x0e
     bb8:	b7 85       	ldd	r27, Z+15	; 0x0f
     bba:	11 96       	adiw	r26, 0x01	; 1
     bbc:	8c 91       	ld	r24, X
     bbe:	11 97       	sbiw	r26, 0x01	; 1
     bc0:	8f 7e       	andi	r24, 0xEF	; 239
     bc2:	11 96       	adiw	r26, 0x01	; 1
     bc4:	8c 93       	st	X, r24
			m.exint.reg->eicrb &= ~((1 << ISC41) | (1 << ISC40));
     bc6:	06 84       	ldd	r0, Z+14	; 0x0e
     bc8:	f7 85       	ldd	r31, Z+15	; 0x0f
     bca:	e0 2d       	mov	r30, r0
     bcc:	82 81       	ldd	r24, Z+2	; 0x02
     bce:	8c 7f       	andi	r24, 0xFC	; 252
     bd0:	82 83       	std	Z+2, r24	; 0x02
			switch(sense){
     bd2:	62 30       	cpi	r22, 0x02	; 2
     bd4:	61 f0       	breq	.+24     	; 0xbee <INTERRUPT_set+0x178>
     bd6:	63 30       	cpi	r22, 0x03	; 3
     bd8:	91 f0       	breq	.+36     	; 0xbfe <INTERRUPT_set+0x188>
     bda:	61 30       	cpi	r22, 0x01	; 1
     bdc:	b9 f4       	brne	.+46     	; 0xc0c <INTERRUPT_set+0x196>
				case 0: // The low level of INTn generates an interrupt request.
				break;
				case 1: // Any logical change on INTn generates an interrupt request
					m.exint.reg->eicrb |= (1 << ISC40);
     bde:	e0 91 da 09 	lds	r30, 0x09DA	; 0x8009da <m+0xe>
     be2:	f0 91 db 09 	lds	r31, 0x09DB	; 0x8009db <m+0xf>
     be6:	82 81       	ldd	r24, Z+2	; 0x02
     be8:	81 60       	ori	r24, 0x01	; 1
     bea:	82 83       	std	Z+2, r24	; 0x02
				break;
     bec:	0f c0       	rjmp	.+30     	; 0xc0c <INTERRUPT_set+0x196>
				case 2: // The falling edge between two samples of INTn generates an interrupt request.
					m.exint.reg->eicrb |= (1 << ISC41);
     bee:	e0 91 da 09 	lds	r30, 0x09DA	; 0x8009da <m+0xe>
     bf2:	f0 91 db 09 	lds	r31, 0x09DB	; 0x8009db <m+0xf>
     bf6:	82 81       	ldd	r24, Z+2	; 0x02
     bf8:	82 60       	ori	r24, 0x02	; 2
     bfa:	82 83       	std	Z+2, r24	; 0x02
				break;
     bfc:	07 c0       	rjmp	.+14     	; 0xc0c <INTERRUPT_set+0x196>
				case 3: // The rising edge between two samples of INTn generates an interrupt request.
					m.exint.reg->eicrb |= ((1 << ISC41) | (1 << ISC40));
     bfe:	e0 91 da 09 	lds	r30, 0x09DA	; 0x8009da <m+0xe>
     c02:	f0 91 db 09 	lds	r31, 0x09DB	; 0x8009db <m+0xf>
     c06:	82 81       	ldd	r24, Z+2	; 0x02
     c08:	83 60       	ori	r24, 0x03	; 3
     c0a:	82 83       	std	Z+2, r24	; 0x02
				break;
				default: // The low level of INTn generates an interrupt request.
				break;
			}
			m.exint.reg->eimsk |= (1 << INT4);
     c0c:	ec ec       	ldi	r30, 0xCC	; 204
     c0e:	f9 e0       	ldi	r31, 0x09	; 9
     c10:	a6 85       	ldd	r26, Z+14	; 0x0e
     c12:	b7 85       	ldd	r27, Z+15	; 0x0f
     c14:	11 96       	adiw	r26, 0x01	; 1
     c16:	8c 91       	ld	r24, X
     c18:	11 97       	sbiw	r26, 0x01	; 1
     c1a:	80 61       	ori	r24, 0x10	; 16
     c1c:	11 96       	adiw	r26, 0x01	; 1
     c1e:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
     c20:	02 84       	ldd	r0, Z+10	; 0x0a
     c22:	f3 85       	ldd	r31, Z+11	; 0x0b
     c24:	e0 2d       	mov	r30, r0
     c26:	83 85       	ldd	r24, Z+11	; 0x0b
     c28:	80 68       	ori	r24, 0x80	; 128
     c2a:	83 87       	std	Z+11, r24	; 0x0b
		break;
     c2c:	08 95       	ret
		case 5: // PE5
			m.exint.reg->eimsk &= ~(1 << INT5);
     c2e:	ec ec       	ldi	r30, 0xCC	; 204
     c30:	f9 e0       	ldi	r31, 0x09	; 9
     c32:	a6 85       	ldd	r26, Z+14	; 0x0e
     c34:	b7 85       	ldd	r27, Z+15	; 0x0f
     c36:	11 96       	adiw	r26, 0x01	; 1
     c38:	8c 91       	ld	r24, X
     c3a:	11 97       	sbiw	r26, 0x01	; 1
     c3c:	8f 7d       	andi	r24, 0xDF	; 223
     c3e:	11 96       	adiw	r26, 0x01	; 1
     c40:	8c 93       	st	X, r24
			m.exint.reg->eicrb &= ~((1 << ISC51) | (1 << ISC50));
     c42:	06 84       	ldd	r0, Z+14	; 0x0e
     c44:	f7 85       	ldd	r31, Z+15	; 0x0f
     c46:	e0 2d       	mov	r30, r0
     c48:	82 81       	ldd	r24, Z+2	; 0x02
     c4a:	83 7f       	andi	r24, 0xF3	; 243
     c4c:	82 83       	std	Z+2, r24	; 0x02
			switch(sense){
     c4e:	62 30       	cpi	r22, 0x02	; 2
     c50:	61 f0       	breq	.+24     	; 0xc6a <INTERRUPT_set+0x1f4>
     c52:	63 30       	cpi	r22, 0x03	; 3
     c54:	91 f0       	breq	.+36     	; 0xc7a <INTERRUPT_set+0x204>
     c56:	61 30       	cpi	r22, 0x01	; 1
     c58:	b9 f4       	brne	.+46     	; 0xc88 <INTERRUPT_set+0x212>
				case 0: // The low level of INTn generates an interrupt request.
				break;
				case 1: // Any logical change on INTn generates an interrupt request
					m.exint.reg->eicrb |= (1 << ISC50);
     c5a:	e0 91 da 09 	lds	r30, 0x09DA	; 0x8009da <m+0xe>
     c5e:	f0 91 db 09 	lds	r31, 0x09DB	; 0x8009db <m+0xf>
     c62:	82 81       	ldd	r24, Z+2	; 0x02
     c64:	84 60       	ori	r24, 0x04	; 4
     c66:	82 83       	std	Z+2, r24	; 0x02
				break;
     c68:	0f c0       	rjmp	.+30     	; 0xc88 <INTERRUPT_set+0x212>
				case 2: // The falling edge between two samples of INTn generates an interrupt request.
					m.exint.reg->eicrb |= (1 << ISC51);
     c6a:	e0 91 da 09 	lds	r30, 0x09DA	; 0x8009da <m+0xe>
     c6e:	f0 91 db 09 	lds	r31, 0x09DB	; 0x8009db <m+0xf>
     c72:	82 81       	ldd	r24, Z+2	; 0x02
     c74:	88 60       	ori	r24, 0x08	; 8
     c76:	82 83       	std	Z+2, r24	; 0x02
				break;
     c78:	07 c0       	rjmp	.+14     	; 0xc88 <INTERRUPT_set+0x212>
				case 3: // The rising edge between two samples of INTn generates an interrupt request.
					m.exint.reg->eicrb |= ((1 << ISC51) | (1 << ISC50));
     c7a:	e0 91 da 09 	lds	r30, 0x09DA	; 0x8009da <m+0xe>
     c7e:	f0 91 db 09 	lds	r31, 0x09DB	; 0x8009db <m+0xf>
     c82:	82 81       	ldd	r24, Z+2	; 0x02
     c84:	8c 60       	ori	r24, 0x0C	; 12
     c86:	82 83       	std	Z+2, r24	; 0x02
				break;
				default: // The low level of INTn generates an interrupt request.
				break;
			}
			m.exint.reg->eimsk |= (1 << INT5);
     c88:	ec ec       	ldi	r30, 0xCC	; 204
     c8a:	f9 e0       	ldi	r31, 0x09	; 9
     c8c:	a6 85       	ldd	r26, Z+14	; 0x0e
     c8e:	b7 85       	ldd	r27, Z+15	; 0x0f
     c90:	11 96       	adiw	r26, 0x01	; 1
     c92:	8c 91       	ld	r24, X
     c94:	11 97       	sbiw	r26, 0x01	; 1
     c96:	80 62       	ori	r24, 0x20	; 32
     c98:	11 96       	adiw	r26, 0x01	; 1
     c9a:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
     c9c:	02 84       	ldd	r0, Z+10	; 0x0a
     c9e:	f3 85       	ldd	r31, Z+11	; 0x0b
     ca0:	e0 2d       	mov	r30, r0
     ca2:	83 85       	ldd	r24, Z+11	; 0x0b
     ca4:	80 68       	ori	r24, 0x80	; 128
     ca6:	83 87       	std	Z+11, r24	; 0x0b
		break;
     ca8:	08 95       	ret
		case 6: // PE6
			m.exint.reg->eimsk &= ~(1 << INT6);
     caa:	ec ec       	ldi	r30, 0xCC	; 204
     cac:	f9 e0       	ldi	r31, 0x09	; 9
     cae:	a6 85       	ldd	r26, Z+14	; 0x0e
     cb0:	b7 85       	ldd	r27, Z+15	; 0x0f
     cb2:	11 96       	adiw	r26, 0x01	; 1
     cb4:	8c 91       	ld	r24, X
     cb6:	11 97       	sbiw	r26, 0x01	; 1
     cb8:	8f 7b       	andi	r24, 0xBF	; 191
     cba:	11 96       	adiw	r26, 0x01	; 1
     cbc:	8c 93       	st	X, r24
			m.exint.reg->eicrb &= ~((1 << ISC61) | (1 << ISC60));
     cbe:	06 84       	ldd	r0, Z+14	; 0x0e
     cc0:	f7 85       	ldd	r31, Z+15	; 0x0f
     cc2:	e0 2d       	mov	r30, r0
     cc4:	82 81       	ldd	r24, Z+2	; 0x02
     cc6:	8f 7c       	andi	r24, 0xCF	; 207
     cc8:	82 83       	std	Z+2, r24	; 0x02
			switch(sense){
     cca:	62 30       	cpi	r22, 0x02	; 2
     ccc:	61 f0       	breq	.+24     	; 0xce6 <INTERRUPT_set+0x270>
     cce:	63 30       	cpi	r22, 0x03	; 3
     cd0:	91 f0       	breq	.+36     	; 0xcf6 <INTERRUPT_set+0x280>
     cd2:	61 30       	cpi	r22, 0x01	; 1
     cd4:	b9 f4       	brne	.+46     	; 0xd04 <INTERRUPT_set+0x28e>
				case 0: // The low level of INTn generates an interrupt request.
				break;
				case 1: // Any logical change on INTn generates an interrupt request
					m.exint.reg->eicrb |= (1 << ISC60);
     cd6:	e0 91 da 09 	lds	r30, 0x09DA	; 0x8009da <m+0xe>
     cda:	f0 91 db 09 	lds	r31, 0x09DB	; 0x8009db <m+0xf>
     cde:	82 81       	ldd	r24, Z+2	; 0x02
     ce0:	80 61       	ori	r24, 0x10	; 16
     ce2:	82 83       	std	Z+2, r24	; 0x02
				break;
     ce4:	0f c0       	rjmp	.+30     	; 0xd04 <INTERRUPT_set+0x28e>
				case 2: // The falling edge between two samples of INTn generates an interrupt request.
					m.exint.reg->eicrb |= (1 << ISC61);
     ce6:	e0 91 da 09 	lds	r30, 0x09DA	; 0x8009da <m+0xe>
     cea:	f0 91 db 09 	lds	r31, 0x09DB	; 0x8009db <m+0xf>
     cee:	82 81       	ldd	r24, Z+2	; 0x02
     cf0:	80 62       	ori	r24, 0x20	; 32
     cf2:	82 83       	std	Z+2, r24	; 0x02
				break;
     cf4:	07 c0       	rjmp	.+14     	; 0xd04 <INTERRUPT_set+0x28e>
				case 3: // The rising edge between two samples of INTn generates an interrupt request.
					m.exint.reg->eicrb |= ((1 << ISC61) | (1 << ISC60));
     cf6:	e0 91 da 09 	lds	r30, 0x09DA	; 0x8009da <m+0xe>
     cfa:	f0 91 db 09 	lds	r31, 0x09DB	; 0x8009db <m+0xf>
     cfe:	82 81       	ldd	r24, Z+2	; 0x02
     d00:	80 63       	ori	r24, 0x30	; 48
     d02:	82 83       	std	Z+2, r24	; 0x02
				break;
				default: // The low level of INTn generates an interrupt request.
				break;
			}
			m.exint.reg->eimsk |= (1 << INT6);
     d04:	ec ec       	ldi	r30, 0xCC	; 204
     d06:	f9 e0       	ldi	r31, 0x09	; 9
     d08:	a6 85       	ldd	r26, Z+14	; 0x0e
     d0a:	b7 85       	ldd	r27, Z+15	; 0x0f
     d0c:	11 96       	adiw	r26, 0x01	; 1
     d0e:	8c 91       	ld	r24, X
     d10:	11 97       	sbiw	r26, 0x01	; 1
     d12:	80 64       	ori	r24, 0x40	; 64
     d14:	11 96       	adiw	r26, 0x01	; 1
     d16:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
     d18:	02 84       	ldd	r0, Z+10	; 0x0a
     d1a:	f3 85       	ldd	r31, Z+11	; 0x0b
     d1c:	e0 2d       	mov	r30, r0
     d1e:	83 85       	ldd	r24, Z+11	; 0x0b
     d20:	80 68       	ori	r24, 0x80	; 128
     d22:	83 87       	std	Z+11, r24	; 0x0b
		break;
     d24:	08 95       	ret
		case 7: // PE7
			m.exint.reg->eimsk &= ~(1 << INT7);
     d26:	ec ec       	ldi	r30, 0xCC	; 204
     d28:	f9 e0       	ldi	r31, 0x09	; 9
     d2a:	a6 85       	ldd	r26, Z+14	; 0x0e
     d2c:	b7 85       	ldd	r27, Z+15	; 0x0f
     d2e:	11 96       	adiw	r26, 0x01	; 1
     d30:	8c 91       	ld	r24, X
     d32:	11 97       	sbiw	r26, 0x01	; 1
     d34:	8f 77       	andi	r24, 0x7F	; 127
     d36:	11 96       	adiw	r26, 0x01	; 1
     d38:	8c 93       	st	X, r24
			m.exint.reg->eicrb &= ~((1 << ISC71) | (1 << ISC70));
     d3a:	06 84       	ldd	r0, Z+14	; 0x0e
     d3c:	f7 85       	ldd	r31, Z+15	; 0x0f
     d3e:	e0 2d       	mov	r30, r0
     d40:	82 81       	ldd	r24, Z+2	; 0x02
     d42:	8f 73       	andi	r24, 0x3F	; 63
     d44:	82 83       	std	Z+2, r24	; 0x02
			switch(sense){
     d46:	62 30       	cpi	r22, 0x02	; 2
     d48:	61 f0       	breq	.+24     	; 0xd62 <INTERRUPT_set+0x2ec>
     d4a:	63 30       	cpi	r22, 0x03	; 3
     d4c:	91 f0       	breq	.+36     	; 0xd72 <INTERRUPT_set+0x2fc>
     d4e:	61 30       	cpi	r22, 0x01	; 1
     d50:	b9 f4       	brne	.+46     	; 0xd80 <INTERRUPT_set+0x30a>
				case 0: // The low level of INTn generates an interrupt request.
				break;
				case 1: // Any logical change on INTn generates an interrupt request
					m.exint.reg->eicrb |= (1 << ISC70);
     d52:	e0 91 da 09 	lds	r30, 0x09DA	; 0x8009da <m+0xe>
     d56:	f0 91 db 09 	lds	r31, 0x09DB	; 0x8009db <m+0xf>
     d5a:	82 81       	ldd	r24, Z+2	; 0x02
     d5c:	80 64       	ori	r24, 0x40	; 64
     d5e:	82 83       	std	Z+2, r24	; 0x02
				break;
     d60:	0f c0       	rjmp	.+30     	; 0xd80 <INTERRUPT_set+0x30a>
				case 2: // The falling edge between two samples of INTn generates an interrupt request.
					m.exint.reg->eicrb |= (1 << ISC71);
     d62:	e0 91 da 09 	lds	r30, 0x09DA	; 0x8009da <m+0xe>
     d66:	f0 91 db 09 	lds	r31, 0x09DB	; 0x8009db <m+0xf>
     d6a:	82 81       	ldd	r24, Z+2	; 0x02
     d6c:	80 68       	ori	r24, 0x80	; 128
     d6e:	82 83       	std	Z+2, r24	; 0x02
				break;
     d70:	07 c0       	rjmp	.+14     	; 0xd80 <INTERRUPT_set+0x30a>
				case 3: // The rising edge between two samples of INTn generates an interrupt request.
					m.exint.reg->eicrb |= ((1 << ISC71) | (1 << ISC70));
     d72:	e0 91 da 09 	lds	r30, 0x09DA	; 0x8009da <m+0xe>
     d76:	f0 91 db 09 	lds	r31, 0x09DB	; 0x8009db <m+0xf>
     d7a:	82 81       	ldd	r24, Z+2	; 0x02
     d7c:	80 6c       	ori	r24, 0xC0	; 192
     d7e:	82 83       	std	Z+2, r24	; 0x02
				break;
				default: // The low level of INTn generates an interrupt request.
				break;
			}
			m.exint.reg->eimsk |= (1 << INT7);
     d80:	ec ec       	ldi	r30, 0xCC	; 204
     d82:	f9 e0       	ldi	r31, 0x09	; 9
     d84:	a6 85       	ldd	r26, Z+14	; 0x0e
     d86:	b7 85       	ldd	r27, Z+15	; 0x0f
     d88:	11 96       	adiw	r26, 0x01	; 1
     d8a:	8c 91       	ld	r24, X
     d8c:	11 97       	sbiw	r26, 0x01	; 1
     d8e:	80 68       	ori	r24, 0x80	; 128
     d90:	11 96       	adiw	r26, 0x01	; 1
     d92:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
     d94:	02 84       	ldd	r0, Z+10	; 0x0a
     d96:	f3 85       	ldd	r31, Z+11	; 0x0b
     d98:	e0 2d       	mov	r30, r0
     d9a:	83 85       	ldd	r24, Z+11	; 0x0b
     d9c:	80 68       	ori	r24, 0x80	; 128
     d9e:	83 87       	std	Z+11, r24	; 0x0b
		break;
     da0:	08 95       	ret
		default:
			m.exint.reg->eimsk = 0X00;
     da2:	e0 91 da 09 	lds	r30, 0x09DA	; 0x8009da <m+0xe>
     da6:	f0 91 db 09 	lds	r31, 0x09DB	; 0x8009db <m+0xf>
     daa:	11 82       	std	Z+1, r1	; 0x01
     dac:	08 95       	ret

00000dae <INTERRUPT_off>:
		break;
	}
}
void INTERRUPT_off(uint8_t channel)
{
	switch( channel ){
     dae:	90 e0       	ldi	r25, 0x00	; 0
     db0:	88 30       	cpi	r24, 0x08	; 8
     db2:	91 05       	cpc	r25, r1
     db4:	08 f0       	brcs	.+2      	; 0xdb8 <INTERRUPT_off+0xa>
     db6:	45 c0       	rjmp	.+138    	; 0xe42 <INTERRUPT_off+0x94>
     db8:	fc 01       	movw	r30, r24
     dba:	e2 5b       	subi	r30, 0xB2	; 178
     dbc:	ff 4f       	sbci	r31, 0xFF	; 255
     dbe:	0c 94 cf 3b 	jmp	0x779e	; 0x779e <__tablejump2__>
		case 0: // disable
			m.exint.reg->eimsk &= ~(1 << INT0);
     dc2:	e0 91 da 09 	lds	r30, 0x09DA	; 0x8009da <m+0xe>
     dc6:	f0 91 db 09 	lds	r31, 0x09DB	; 0x8009db <m+0xf>
     dca:	81 81       	ldd	r24, Z+1	; 0x01
     dcc:	8e 7f       	andi	r24, 0xFE	; 254
     dce:	81 83       	std	Z+1, r24	; 0x01
		break;
     dd0:	08 95       	ret
		case 1: // disable
			m.exint.reg->eimsk &= ~(1 << INT1);
     dd2:	e0 91 da 09 	lds	r30, 0x09DA	; 0x8009da <m+0xe>
     dd6:	f0 91 db 09 	lds	r31, 0x09DB	; 0x8009db <m+0xf>
     dda:	81 81       	ldd	r24, Z+1	; 0x01
     ddc:	8d 7f       	andi	r24, 0xFD	; 253
     dde:	81 83       	std	Z+1, r24	; 0x01
		break;
     de0:	08 95       	ret
		case 2: // disable
			m.exint.reg->eimsk &= ~(1 << INT2);
     de2:	e0 91 da 09 	lds	r30, 0x09DA	; 0x8009da <m+0xe>
     de6:	f0 91 db 09 	lds	r31, 0x09DB	; 0x8009db <m+0xf>
     dea:	81 81       	ldd	r24, Z+1	; 0x01
     dec:	8b 7f       	andi	r24, 0xFB	; 251
     dee:	81 83       	std	Z+1, r24	; 0x01
		break;
     df0:	08 95       	ret
		case 3: // disable
			m.exint.reg->eimsk &= ~(1 << INT3);
     df2:	e0 91 da 09 	lds	r30, 0x09DA	; 0x8009da <m+0xe>
     df6:	f0 91 db 09 	lds	r31, 0x09DB	; 0x8009db <m+0xf>
     dfa:	81 81       	ldd	r24, Z+1	; 0x01
     dfc:	87 7f       	andi	r24, 0xF7	; 247
     dfe:	81 83       	std	Z+1, r24	; 0x01
		break;
     e00:	08 95       	ret
		case 4: // disable
			m.exint.reg->eimsk &= ~(1 <<INT4);
     e02:	e0 91 da 09 	lds	r30, 0x09DA	; 0x8009da <m+0xe>
     e06:	f0 91 db 09 	lds	r31, 0x09DB	; 0x8009db <m+0xf>
     e0a:	81 81       	ldd	r24, Z+1	; 0x01
     e0c:	8f 7e       	andi	r24, 0xEF	; 239
     e0e:	81 83       	std	Z+1, r24	; 0x01
		break;
     e10:	08 95       	ret
		case 5: // disable
			m.exint.reg->eimsk &= ~(1 << INT5);
     e12:	e0 91 da 09 	lds	r30, 0x09DA	; 0x8009da <m+0xe>
     e16:	f0 91 db 09 	lds	r31, 0x09DB	; 0x8009db <m+0xf>
     e1a:	81 81       	ldd	r24, Z+1	; 0x01
     e1c:	8f 7d       	andi	r24, 0xDF	; 223
     e1e:	81 83       	std	Z+1, r24	; 0x01
		break;
     e20:	08 95       	ret
		case 6: // disable
			m.exint.reg->eimsk &= ~(1 << INT6);
     e22:	e0 91 da 09 	lds	r30, 0x09DA	; 0x8009da <m+0xe>
     e26:	f0 91 db 09 	lds	r31, 0x09DB	; 0x8009db <m+0xf>
     e2a:	81 81       	ldd	r24, Z+1	; 0x01
     e2c:	8f 7b       	andi	r24, 0xBF	; 191
     e2e:	81 83       	std	Z+1, r24	; 0x01
		break;
     e30:	08 95       	ret
		case 7: // disable
			m.exint.reg->eimsk &= ~(1 << INT7);
     e32:	e0 91 da 09 	lds	r30, 0x09DA	; 0x8009da <m+0xe>
     e36:	f0 91 db 09 	lds	r31, 0x09DB	; 0x8009db <m+0xf>
     e3a:	81 81       	ldd	r24, Z+1	; 0x01
     e3c:	8f 77       	andi	r24, 0x7F	; 127
     e3e:	81 83       	std	Z+1, r24	; 0x01
		break;
     e40:	08 95       	ret
		default: // all disable
			m.exint.reg->eimsk = 0X00;
     e42:	e0 91 da 09 	lds	r30, 0x09DA	; 0x8009da <m+0xe>
     e46:	f0 91 db 09 	lds	r31, 0x09DB	; 0x8009db <m+0xf>
     e4a:	11 82       	std	Z+1, r1	; 0x01
     e4c:	08 95       	ret

00000e4e <INTERRUPT_on>:
		break;
	}
}
void INTERRUPT_on(uint8_t channel)
{
	switch( channel ){
     e4e:	90 e0       	ldi	r25, 0x00	; 0
     e50:	88 30       	cpi	r24, 0x08	; 8
     e52:	91 05       	cpc	r25, r1
     e54:	08 f0       	brcs	.+2      	; 0xe58 <INTERRUPT_on+0xa>
     e56:	8c c0       	rjmp	.+280    	; 0xf70 <INTERRUPT_on+0x122>
     e58:	fc 01       	movw	r30, r24
     e5a:	ea 5a       	subi	r30, 0xAA	; 170
     e5c:	ff 4f       	sbci	r31, 0xFF	; 255
     e5e:	0c 94 cf 3b 	jmp	0x779e	; 0x779e <__tablejump2__>
		case 0:
			m.exint.reg->eimsk |= (1<<INT0);
     e62:	ec ec       	ldi	r30, 0xCC	; 204
     e64:	f9 e0       	ldi	r31, 0x09	; 9
     e66:	a6 85       	ldd	r26, Z+14	; 0x0e
     e68:	b7 85       	ldd	r27, Z+15	; 0x0f
     e6a:	11 96       	adiw	r26, 0x01	; 1
     e6c:	8c 91       	ld	r24, X
     e6e:	11 97       	sbiw	r26, 0x01	; 1
     e70:	81 60       	ori	r24, 0x01	; 1
     e72:	11 96       	adiw	r26, 0x01	; 1
     e74:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
     e76:	02 84       	ldd	r0, Z+10	; 0x0a
     e78:	f3 85       	ldd	r31, Z+11	; 0x0b
     e7a:	e0 2d       	mov	r30, r0
     e7c:	83 85       	ldd	r24, Z+11	; 0x0b
     e7e:	80 68       	ori	r24, 0x80	; 128
     e80:	83 87       	std	Z+11, r24	; 0x0b
		break;
     e82:	08 95       	ret
		case 1:
			m.exint.reg->eimsk |= (1 << INT1);
     e84:	ec ec       	ldi	r30, 0xCC	; 204
     e86:	f9 e0       	ldi	r31, 0x09	; 9
     e88:	a6 85       	ldd	r26, Z+14	; 0x0e
     e8a:	b7 85       	ldd	r27, Z+15	; 0x0f
     e8c:	11 96       	adiw	r26, 0x01	; 1
     e8e:	8c 91       	ld	r24, X
     e90:	11 97       	sbiw	r26, 0x01	; 1
     e92:	82 60       	ori	r24, 0x02	; 2
     e94:	11 96       	adiw	r26, 0x01	; 1
     e96:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
     e98:	02 84       	ldd	r0, Z+10	; 0x0a
     e9a:	f3 85       	ldd	r31, Z+11	; 0x0b
     e9c:	e0 2d       	mov	r30, r0
     e9e:	83 85       	ldd	r24, Z+11	; 0x0b
     ea0:	80 68       	ori	r24, 0x80	; 128
     ea2:	83 87       	std	Z+11, r24	; 0x0b
		break;
     ea4:	08 95       	ret
		case 2:
			m.exint.reg->eimsk |= (1 << INT2);
     ea6:	ec ec       	ldi	r30, 0xCC	; 204
     ea8:	f9 e0       	ldi	r31, 0x09	; 9
     eaa:	a6 85       	ldd	r26, Z+14	; 0x0e
     eac:	b7 85       	ldd	r27, Z+15	; 0x0f
     eae:	11 96       	adiw	r26, 0x01	; 1
     eb0:	8c 91       	ld	r24, X
     eb2:	11 97       	sbiw	r26, 0x01	; 1
     eb4:	84 60       	ori	r24, 0x04	; 4
     eb6:	11 96       	adiw	r26, 0x01	; 1
     eb8:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
     eba:	02 84       	ldd	r0, Z+10	; 0x0a
     ebc:	f3 85       	ldd	r31, Z+11	; 0x0b
     ebe:	e0 2d       	mov	r30, r0
     ec0:	83 85       	ldd	r24, Z+11	; 0x0b
     ec2:	80 68       	ori	r24, 0x80	; 128
     ec4:	83 87       	std	Z+11, r24	; 0x0b
		break;
     ec6:	08 95       	ret
		case 3:
			m.exint.reg->eimsk |= (1 << INT3);
     ec8:	ec ec       	ldi	r30, 0xCC	; 204
     eca:	f9 e0       	ldi	r31, 0x09	; 9
     ecc:	a6 85       	ldd	r26, Z+14	; 0x0e
     ece:	b7 85       	ldd	r27, Z+15	; 0x0f
     ed0:	11 96       	adiw	r26, 0x01	; 1
     ed2:	8c 91       	ld	r24, X
     ed4:	11 97       	sbiw	r26, 0x01	; 1
     ed6:	88 60       	ori	r24, 0x08	; 8
     ed8:	11 96       	adiw	r26, 0x01	; 1
     eda:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
     edc:	02 84       	ldd	r0, Z+10	; 0x0a
     ede:	f3 85       	ldd	r31, Z+11	; 0x0b
     ee0:	e0 2d       	mov	r30, r0
     ee2:	83 85       	ldd	r24, Z+11	; 0x0b
     ee4:	80 68       	ori	r24, 0x80	; 128
     ee6:	83 87       	std	Z+11, r24	; 0x0b
		break;
     ee8:	08 95       	ret
		case 4:
			m.exint.reg->eimsk |= (1 << INT4);
     eea:	ec ec       	ldi	r30, 0xCC	; 204
     eec:	f9 e0       	ldi	r31, 0x09	; 9
     eee:	a6 85       	ldd	r26, Z+14	; 0x0e
     ef0:	b7 85       	ldd	r27, Z+15	; 0x0f
     ef2:	11 96       	adiw	r26, 0x01	; 1
     ef4:	8c 91       	ld	r24, X
     ef6:	11 97       	sbiw	r26, 0x01	; 1
     ef8:	80 61       	ori	r24, 0x10	; 16
     efa:	11 96       	adiw	r26, 0x01	; 1
     efc:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
     efe:	02 84       	ldd	r0, Z+10	; 0x0a
     f00:	f3 85       	ldd	r31, Z+11	; 0x0b
     f02:	e0 2d       	mov	r30, r0
     f04:	83 85       	ldd	r24, Z+11	; 0x0b
     f06:	80 68       	ori	r24, 0x80	; 128
     f08:	83 87       	std	Z+11, r24	; 0x0b
		break;
     f0a:	08 95       	ret
		case 5:
			m.exint.reg->eimsk |= (1 << INT5);
     f0c:	ec ec       	ldi	r30, 0xCC	; 204
     f0e:	f9 e0       	ldi	r31, 0x09	; 9
     f10:	a6 85       	ldd	r26, Z+14	; 0x0e
     f12:	b7 85       	ldd	r27, Z+15	; 0x0f
     f14:	11 96       	adiw	r26, 0x01	; 1
     f16:	8c 91       	ld	r24, X
     f18:	11 97       	sbiw	r26, 0x01	; 1
     f1a:	80 62       	ori	r24, 0x20	; 32
     f1c:	11 96       	adiw	r26, 0x01	; 1
     f1e:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
     f20:	02 84       	ldd	r0, Z+10	; 0x0a
     f22:	f3 85       	ldd	r31, Z+11	; 0x0b
     f24:	e0 2d       	mov	r30, r0
     f26:	83 85       	ldd	r24, Z+11	; 0x0b
     f28:	80 68       	ori	r24, 0x80	; 128
     f2a:	83 87       	std	Z+11, r24	; 0x0b
		break;
     f2c:	08 95       	ret
		case 6:
			m.exint.reg->eimsk |= (1 << INT6);
     f2e:	ec ec       	ldi	r30, 0xCC	; 204
     f30:	f9 e0       	ldi	r31, 0x09	; 9
     f32:	a6 85       	ldd	r26, Z+14	; 0x0e
     f34:	b7 85       	ldd	r27, Z+15	; 0x0f
     f36:	11 96       	adiw	r26, 0x01	; 1
     f38:	8c 91       	ld	r24, X
     f3a:	11 97       	sbiw	r26, 0x01	; 1
     f3c:	80 64       	ori	r24, 0x40	; 64
     f3e:	11 96       	adiw	r26, 0x01	; 1
     f40:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
     f42:	02 84       	ldd	r0, Z+10	; 0x0a
     f44:	f3 85       	ldd	r31, Z+11	; 0x0b
     f46:	e0 2d       	mov	r30, r0
     f48:	83 85       	ldd	r24, Z+11	; 0x0b
     f4a:	80 68       	ori	r24, 0x80	; 128
     f4c:	83 87       	std	Z+11, r24	; 0x0b
		break;
     f4e:	08 95       	ret
		case 7:
			m.exint.reg->eimsk |= (1 << INT7);
     f50:	ec ec       	ldi	r30, 0xCC	; 204
     f52:	f9 e0       	ldi	r31, 0x09	; 9
     f54:	a6 85       	ldd	r26, Z+14	; 0x0e
     f56:	b7 85       	ldd	r27, Z+15	; 0x0f
     f58:	11 96       	adiw	r26, 0x01	; 1
     f5a:	8c 91       	ld	r24, X
     f5c:	11 97       	sbiw	r26, 0x01	; 1
     f5e:	80 68       	ori	r24, 0x80	; 128
     f60:	11 96       	adiw	r26, 0x01	; 1
     f62:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
     f64:	02 84       	ldd	r0, Z+10	; 0x0a
     f66:	f3 85       	ldd	r31, Z+11	; 0x0b
     f68:	e0 2d       	mov	r30, r0
     f6a:	83 85       	ldd	r24, Z+11	; 0x0b
     f6c:	80 68       	ori	r24, 0x80	; 128
     f6e:	83 87       	std	Z+11, r24	; 0x0b
     f70:	08 95       	ret

00000f72 <INTERRUPTenable>:

/*** Procedure & Function ***/
INTERRUPT INTERRUPTenable(void)
// Setup blank

{
     f72:	cf 93       	push	r28
     f74:	df 93       	push	r29
     f76:	cd b7       	in	r28, 0x3d	; 61
     f78:	de b7       	in	r29, 0x3e	; 62
     f7a:	ca 55       	subi	r28, 0x5A	; 90
     f7c:	d1 09       	sbc	r29, r1
     f7e:	0f b6       	in	r0, 0x3f	; 63
     f80:	f8 94       	cli
     f82:	de bf       	out	0x3e, r29	; 62
     f84:	0f be       	out	0x3f, r0	; 63
     f86:	cd bf       	out	0x3d, r28	; 61
	INTERRUPT interrupt;
	m = ATMEGA128enable();
     f88:	ce 01       	movw	r24, r28
     f8a:	09 96       	adiw	r24, 0x09	; 9
     f8c:	45 d0       	rcall	.+138    	; 0x1018 <ATMEGA128enable>
     f8e:	82 e5       	ldi	r24, 0x52	; 82
     f90:	fe 01       	movw	r30, r28
     f92:	39 96       	adiw	r30, 0x09	; 9
     f94:	ac ec       	ldi	r26, 0xCC	; 204
     f96:	b9 e0       	ldi	r27, 0x09	; 9
     f98:	01 90       	ld	r0, Z+
     f9a:	0d 92       	st	X+, r0
     f9c:	8a 95       	dec	r24
     f9e:	e1 f7       	brne	.-8      	; 0xf98 <INTERRUPTenable+0x26>
	
	m.exint.reg->eimsk = 0x00;
     fa0:	e0 91 da 09 	lds	r30, 0x09DA	; 0x8009da <m+0xe>
     fa4:	f0 91 db 09 	lds	r31, 0x09DB	; 0x8009db <m+0xf>
     fa8:	11 82       	std	Z+1, r1	; 0x01
	
	interrupt.set = INTERRUPT_set;
	interrupt.off = INTERRUPT_off;
	interrupt.on = INTERRUPT_on;
	interrupt.reset_status = INTERRUPT_reset_status;
	return interrupt;
     faa:	2b e3       	ldi	r18, 0x3B	; 59
     fac:	35 e0       	ldi	r19, 0x05	; 5
     fae:	3a 83       	std	Y+2, r19	; 0x02
     fb0:	29 83       	std	Y+1, r18	; 0x01
     fb2:	47 ed       	ldi	r20, 0xD7	; 215
     fb4:	56 e0       	ldi	r21, 0x06	; 6
     fb6:	5c 83       	std	Y+4, r21	; 0x04
     fb8:	4b 83       	std	Y+3, r20	; 0x03
     fba:	67 e2       	ldi	r22, 0x27	; 39
     fbc:	77 e0       	ldi	r23, 0x07	; 7
     fbe:	7e 83       	std	Y+6, r23	; 0x06
     fc0:	6d 83       	std	Y+5, r22	; 0x05
     fc2:	8f e0       	ldi	r24, 0x0F	; 15
     fc4:	95 e0       	ldi	r25, 0x05	; 5
     fc6:	98 87       	std	Y+8, r25	; 0x08
     fc8:	8f 83       	std	Y+7, r24	; 0x07
     fca:	3a 81       	ldd	r19, Y+2	; 0x02
     fcc:	5c 81       	ldd	r21, Y+4	; 0x04
     fce:	7e 81       	ldd	r23, Y+6	; 0x06
}
     fd0:	98 85       	ldd	r25, Y+8	; 0x08
     fd2:	c6 5a       	subi	r28, 0xA6	; 166
     fd4:	df 4f       	sbci	r29, 0xFF	; 255
     fd6:	0f b6       	in	r0, 0x3f	; 63
     fd8:	f8 94       	cli
     fda:	de bf       	out	0x3e, r29	; 62
     fdc:	0f be       	out	0x3f, r0	; 63
     fde:	cd bf       	out	0x3d, r28	; 61
     fe0:	df 91       	pop	r29
     fe2:	cf 91       	pop	r28
     fe4:	08 95       	ret

00000fe6 <ReadHLByte>:
}

// COMMON
uint16_t ReadHLByte(HighLowByte reg)
{
	return (reg.H << 8) | reg.L;
     fe6:	29 2f       	mov	r18, r25
     fe8:	30 e0       	ldi	r19, 0x00	; 0
     fea:	32 2f       	mov	r19, r18
     fec:	22 27       	eor	r18, r18
}
     fee:	a9 01       	movw	r20, r18
     ff0:	48 2b       	or	r20, r24
     ff2:	ca 01       	movw	r24, r20
     ff4:	08 95       	ret

00000ff6 <ReadLHByte>:

uint16_t ReadLHByte(HighLowByte reg)
{
	return (reg.L << 8) | reg.H;
     ff6:	28 2f       	mov	r18, r24
     ff8:	30 e0       	ldi	r19, 0x00	; 0
     ffa:	32 2f       	mov	r19, r18
     ffc:	22 27       	eor	r18, r18
}
     ffe:	a9 01       	movw	r20, r18
    1000:	49 2b       	or	r20, r25
    1002:	ca 01       	movw	r24, r20
    1004:	08 95       	ret

00001006 <WriteHLByte>:

HighLowByte WriteHLByte(uint16_t val)
{
	HighLowByte reg; reg.H = (val >> 8); reg.L = val;
	return reg;
}
    1006:	08 95       	ret

00001008 <WriteLHByte>:

HighLowByte WriteLHByte(uint16_t val)
{
    1008:	28 2f       	mov	r18, r24
	HighLowByte reg; reg.L = (val >> 8); reg.H = val;
	return reg;
}
    100a:	89 2f       	mov	r24, r25
    100c:	92 2f       	mov	r25, r18
    100e:	08 95       	ret

00001010 <SwapByte>:
uint16_t SwapByte(uint16_t num)
{
	uint16_t tp;
	tp = (num << 8);
	return (num >> 8) | tp;
}
    1010:	98 27       	eor	r25, r24
    1012:	89 27       	eor	r24, r25
    1014:	98 27       	eor	r25, r24
    1016:	08 95       	ret

00001018 <ATMEGA128enable>:
HighLowByte WriteHLByte(uint16_t val);
HighLowByte WriteLHByte(uint16_t val);
uint16_t SwapByte(uint16_t num);

/*** Procedure & Function ***/
ATMEGA128 ATMEGA128enable(void){ 
    1018:	fc 01       	movw	r30, r24
	ret.readhlbyte = ReadHLByte;
	ret.readlhbyte = ReadLHByte;
	ret.writehlbyte = WriteHLByte;
	ret.writelhbyte = WriteLHByte;
	ret.swapbyte = SwapByte;
	return ret;
    101a:	11 82       	std	Z+1, r1	; 0x01
    101c:	10 82       	st	Z, r1
    101e:	88 e2       	ldi	r24, 0x28	; 40
    1020:	90 e0       	ldi	r25, 0x00	; 0
    1022:	93 83       	std	Z+3, r25	; 0x03
    1024:	82 83       	std	Z+2, r24	; 0x02
    1026:	84 e2       	ldi	r24, 0x24	; 36
    1028:	90 e0       	ldi	r25, 0x00	; 0
    102a:	95 83       	std	Z+5, r25	; 0x05
    102c:	84 83       	std	Z+4, r24	; 0x04
    102e:	89 e5       	ldi	r24, 0x59	; 89
    1030:	93 e0       	ldi	r25, 0x03	; 3
    1032:	97 83       	std	Z+7, r25	; 0x07
    1034:	86 83       	std	Z+6, r24	; 0x06
    1036:	88 e6       	ldi	r24, 0x68	; 104
    1038:	90 e0       	ldi	r25, 0x00	; 0
    103a:	91 87       	std	Z+9, r25	; 0x09
    103c:	80 87       	std	Z+8, r24	; 0x08
    103e:	84 e5       	ldi	r24, 0x54	; 84
    1040:	90 e0       	ldi	r25, 0x00	; 0
    1042:	93 87       	std	Z+11, r25	; 0x0b
    1044:	82 87       	std	Z+10, r24	; 0x0a
    1046:	8c e3       	ldi	r24, 0x3C	; 60
    1048:	90 e0       	ldi	r25, 0x00	; 0
    104a:	95 87       	std	Z+13, r25	; 0x0d
    104c:	84 87       	std	Z+12, r24	; 0x0c
    104e:	88 e5       	ldi	r24, 0x58	; 88
    1050:	90 e0       	ldi	r25, 0x00	; 0
    1052:	97 87       	std	Z+15, r25	; 0x0f
    1054:	86 87       	std	Z+14, r24	; 0x0e
    1056:	89 eb       	ldi	r24, 0xB9	; 185
    1058:	97 e0       	ldi	r25, 0x07	; 7
    105a:	91 8b       	std	Z+17, r25	; 0x11
    105c:	80 8b       	std	Z+16, r24	; 0x10
    105e:	89 e3       	ldi	r24, 0x39	; 57
    1060:	90 e0       	ldi	r25, 0x00	; 0
    1062:	93 8b       	std	Z+19, r25	; 0x13
    1064:	82 8b       	std	Z+18, r24	; 0x12
    1066:	86 e3       	ldi	r24, 0x36	; 54
    1068:	90 e0       	ldi	r25, 0x00	; 0
    106a:	95 8b       	std	Z+21, r25	; 0x15
    106c:	84 8b       	std	Z+20, r24	; 0x14
    106e:	83 e3       	ldi	r24, 0x33	; 51
    1070:	90 e0       	ldi	r25, 0x00	; 0
    1072:	97 8b       	std	Z+23, r25	; 0x17
    1074:	86 8b       	std	Z+22, r24	; 0x16
    1076:	80 e3       	ldi	r24, 0x30	; 48
    1078:	90 e0       	ldi	r25, 0x00	; 0
    107a:	91 8f       	std	Z+25, r25	; 0x19
    107c:	80 8f       	std	Z+24, r24	; 0x18
    107e:	81 e2       	ldi	r24, 0x21	; 33
    1080:	90 e0       	ldi	r25, 0x00	; 0
    1082:	93 8f       	std	Z+27, r25	; 0x1b
    1084:	82 8f       	std	Z+26, r24	; 0x1a
    1086:	80 e2       	ldi	r24, 0x20	; 32
    1088:	90 e0       	ldi	r25, 0x00	; 0
    108a:	95 8f       	std	Z+29, r25	; 0x1d
    108c:	84 8f       	std	Z+28, r24	; 0x1c
    108e:	83 e6       	ldi	r24, 0x63	; 99
    1090:	90 e0       	ldi	r25, 0x00	; 0
    1092:	97 8f       	std	Z+31, r25	; 0x1f
    1094:	86 8f       	std	Z+30, r24	; 0x1e
    1096:	82 e4       	ldi	r24, 0x42	; 66
    1098:	90 e0       	ldi	r25, 0x00	; 0
    109a:	91 a3       	std	Z+33, r25	; 0x21
    109c:	80 a3       	std	Z+32, r24	; 0x20
    109e:	80 e4       	ldi	r24, 0x40	; 64
    10a0:	90 e0       	ldi	r25, 0x00	; 0
    10a2:	93 a3       	std	Z+35, r25	; 0x23
    10a4:	82 a3       	std	Z+34, r24	; 0x22
    10a6:	2d e2       	ldi	r18, 0x2D	; 45
    10a8:	30 e0       	ldi	r19, 0x00	; 0
    10aa:	35 a3       	std	Z+37, r19	; 0x25
    10ac:	24 a3       	std	Z+36, r18	; 0x24
    10ae:	2b e1       	ldi	r18, 0x1B	; 27
    10b0:	39 e0       	ldi	r19, 0x09	; 9
    10b2:	37 a3       	std	Z+39, r19	; 0x27
    10b4:	26 a3       	std	Z+38, r18	; 0x26
    10b6:	91 a7       	std	Z+41, r25	; 0x29
    10b8:	80 a7       	std	Z+40, r24	; 0x28
    10ba:	22 e8       	ldi	r18, 0x82	; 130
    10bc:	3f e0       	ldi	r19, 0x0F	; 15
    10be:	33 a7       	std	Z+43, r19	; 0x2b
    10c0:	22 a7       	std	Z+42, r18	; 0x2a
    10c2:	95 a7       	std	Z+45, r25	; 0x2d
    10c4:	84 a7       	std	Z+44, r24	; 0x2c
    10c6:	21 ea       	ldi	r18, 0xA1	; 161
    10c8:	32 e1       	ldi	r19, 0x12	; 18
    10ca:	37 a7       	std	Z+47, r19	; 0x2f
    10cc:	26 a7       	std	Z+46, r18	; 0x2e
    10ce:	23 e4       	ldi	r18, 0x43	; 67
    10d0:	30 e0       	ldi	r19, 0x00	; 0
    10d2:	31 ab       	std	Z+49, r19	; 0x31
    10d4:	20 ab       	std	Z+48, r18	; 0x30
    10d6:	29 ee       	ldi	r18, 0xE9	; 233
    10d8:	31 e1       	ldi	r19, 0x11	; 17
    10da:	33 ab       	std	Z+51, r19	; 0x33
    10dc:	22 ab       	std	Z+50, r18	; 0x32
    10de:	95 ab       	std	Z+53, r25	; 0x35
    10e0:	84 ab       	std	Z+52, r24	; 0x34
    10e2:	8a ec       	ldi	r24, 0xCA	; 202
    10e4:	9e e0       	ldi	r25, 0x0E	; 14
    10e6:	97 ab       	std	Z+55, r25	; 0x37
    10e8:	86 ab       	std	Z+54, r24	; 0x36
    10ea:	80 e7       	ldi	r24, 0x70	; 112
    10ec:	90 e0       	ldi	r25, 0x00	; 0
    10ee:	91 af       	std	Z+57, r25	; 0x39
    10f0:	80 af       	std	Z+56, r24	; 0x38
    10f2:	80 ef       	ldi	r24, 0xF0	; 240
    10f4:	94 e1       	ldi	r25, 0x14	; 20
    10f6:	93 af       	std	Z+59, r25	; 0x3b
    10f8:	82 af       	std	Z+58, r24	; 0x3a
    10fa:	89 e2       	ldi	r24, 0x29	; 41
    10fc:	90 e0       	ldi	r25, 0x00	; 0
    10fe:	95 af       	std	Z+61, r25	; 0x3d
    1100:	84 af       	std	Z+60, r24	; 0x3c
    1102:	8e e1       	ldi	r24, 0x1E	; 30
    1104:	96 e1       	ldi	r25, 0x16	; 22
    1106:	97 af       	std	Z+63, r25	; 0x3f
    1108:	86 af       	std	Z+62, r24	; 0x3e
    110a:	df 01       	movw	r26, r30
    110c:	a0 5c       	subi	r26, 0xC0	; 192
    110e:	bf 4f       	sbci	r27, 0xFF	; 255
    1110:	88 e9       	ldi	r24, 0x98	; 152
    1112:	90 e0       	ldi	r25, 0x00	; 0
    1114:	11 96       	adiw	r26, 0x01	; 1
    1116:	9c 93       	st	X, r25
    1118:	8e 93       	st	-X, r24
    111a:	12 96       	adiw	r26, 0x02	; 2
    111c:	80 eb       	ldi	r24, 0xB0	; 176
    111e:	97 e1       	ldi	r25, 0x17	; 23
    1120:	11 96       	adiw	r26, 0x01	; 1
    1122:	9c 93       	st	X, r25
    1124:	8e 93       	st	-X, r24
    1126:	12 96       	adiw	r26, 0x02	; 2
    1128:	81 e4       	ldi	r24, 0x41	; 65
    112a:	90 e0       	ldi	r25, 0x00	; 0
    112c:	11 96       	adiw	r26, 0x01	; 1
    112e:	9c 93       	st	X, r25
    1130:	8e 93       	st	-X, r24
    1132:	12 96       	adiw	r26, 0x02	; 2
    1134:	80 e0       	ldi	r24, 0x00	; 0
    1136:	91 e0       	ldi	r25, 0x01	; 1
    1138:	11 96       	adiw	r26, 0x01	; 1
    113a:	9c 93       	st	X, r25
    113c:	8e 93       	st	-X, r24
    113e:	12 96       	adiw	r26, 0x02	; 2
    1140:	83 ef       	ldi	r24, 0xF3	; 243
    1142:	97 e0       	ldi	r25, 0x07	; 7
    1144:	11 96       	adiw	r26, 0x01	; 1
    1146:	9c 93       	st	X, r25
    1148:	8e 93       	st	-X, r24
    114a:	12 96       	adiw	r26, 0x02	; 2
    114c:	8b ef       	ldi	r24, 0xFB	; 251
    114e:	97 e0       	ldi	r25, 0x07	; 7
    1150:	11 96       	adiw	r26, 0x01	; 1
    1152:	9c 93       	st	X, r25
    1154:	8e 93       	st	-X, r24
    1156:	12 96       	adiw	r26, 0x02	; 2
    1158:	83 e0       	ldi	r24, 0x03	; 3
    115a:	98 e0       	ldi	r25, 0x08	; 8
    115c:	11 96       	adiw	r26, 0x01	; 1
    115e:	9c 93       	st	X, r25
    1160:	8e 93       	st	-X, r24
    1162:	12 96       	adiw	r26, 0x02	; 2
    1164:	84 e0       	ldi	r24, 0x04	; 4
    1166:	98 e0       	ldi	r25, 0x08	; 8
    1168:	11 96       	adiw	r26, 0x01	; 1
    116a:	9c 93       	st	X, r25
    116c:	8e 93       	st	-X, r24
    116e:	12 96       	adiw	r26, 0x02	; 2
    1170:	88 e0       	ldi	r24, 0x08	; 8
    1172:	98 e0       	ldi	r25, 0x08	; 8
    1174:	8d 93       	st	X+, r24
    1176:	9c 93       	st	X, r25
}
    1178:	cf 01       	movw	r24, r30
    117a:	08 95       	ret

0000117c <spi_transfer_sync>:
						(0 << CPHA));				// Clock Phase (0:leading / 1:trailing edge sampling)
    m.spi.reg->spsr	=	(1 << SPI2X);				// Double Clock Rate  
}
void spi_transfer_sync (uint8_t * dataout, uint8_t * datain, uint8_t len)
// Shift full array through target device
{
    117c:	0f 93       	push	r16
    117e:	1f 93       	push	r17
    1180:	cf 93       	push	r28
    1182:	df 93       	push	r29
	uint8_t i;      
	for (i = 0; i < len; i++) {
    1184:	44 23       	and	r20, r20
    1186:	19 f1       	breq	.+70     	; 0x11ce <spi_transfer_sync+0x52>
    1188:	fc 01       	movw	r30, r24
    118a:	06 2f       	mov	r16, r22
    118c:	17 2f       	mov	r17, r23
    118e:	41 50       	subi	r20, 0x01	; 1
    1190:	50 e0       	ldi	r21, 0x00	; 0
    1192:	4f 5f       	subi	r20, 0xFF	; 255
    1194:	5f 4f       	sbci	r21, 0xFF	; 255
    1196:	48 0f       	add	r20, r24
    1198:	59 1f       	adc	r21, r25
		m.spi.reg->spdr = dataout[i];
    119a:	2c ec       	ldi	r18, 0xCC	; 204
    119c:	39 e0       	ldi	r19, 0x09	; 9
    119e:	d9 01       	movw	r26, r18
    11a0:	94 96       	adiw	r26, 0x24	; 36
    11a2:	cd 91       	ld	r28, X+
    11a4:	dc 91       	ld	r29, X
    11a6:	95 97       	sbiw	r26, 0x25	; 37
    11a8:	91 91       	ld	r25, Z+
    11aa:	9a 83       	std	Y+2, r25	; 0x02
		while((m.spi.reg->spsr & (1 << SPIF)) == 0) ; // polling, serial transfer is complete interrupt.
    11ac:	94 96       	adiw	r26, 0x24	; 36
    11ae:	0d 90       	ld	r0, X+
    11b0:	bc 91       	ld	r27, X
    11b2:	a0 2d       	mov	r26, r0
    11b4:	11 96       	adiw	r26, 0x01	; 1
    11b6:	9c 91       	ld	r25, X
    11b8:	11 97       	sbiw	r26, 0x01	; 1
    11ba:	99 23       	and	r25, r25
    11bc:	f4 f7       	brge	.-4      	; 0x11ba <spi_transfer_sync+0x3e>
		datain[i] = m.spi.reg->spdr;
    11be:	12 96       	adiw	r26, 0x02	; 2
    11c0:	9c 91       	ld	r25, X
    11c2:	e8 01       	movw	r28, r16
    11c4:	99 93       	st	Y+, r25
    11c6:	8e 01       	movw	r16, r28
}
void spi_transfer_sync (uint8_t * dataout, uint8_t * datain, uint8_t len)
// Shift full array through target device
{
	uint8_t i;      
	for (i = 0; i < len; i++) {
    11c8:	e4 17       	cp	r30, r20
    11ca:	f5 07       	cpc	r31, r21
    11cc:	41 f7       	brne	.-48     	; 0x119e <spi_transfer_sync+0x22>
		m.spi.reg->spdr = dataout[i];
		while((m.spi.reg->spsr & (1 << SPIF)) == 0) ; // polling, serial transfer is complete interrupt.
		datain[i] = m.spi.reg->spdr;
	}
}
    11ce:	df 91       	pop	r29
    11d0:	cf 91       	pop	r28
    11d2:	1f 91       	pop	r17
    11d4:	0f 91       	pop	r16
    11d6:	08 95       	ret

000011d8 <spi_transmit_sync>:
void spi_transmit_sync (uint8_t * dataout, uint8_t len)
// Shift full array to target device without receiving any byte
{
    11d8:	cf 93       	push	r28
    11da:	df 93       	push	r29
	uint8_t i;      
	for (i = 0; i < len; i++) {
    11dc:	66 23       	and	r22, r22
    11de:	d1 f0       	breq	.+52     	; 0x1214 <spi_transmit_sync+0x3c>
    11e0:	fc 01       	movw	r30, r24
    11e2:	61 50       	subi	r22, 0x01	; 1
    11e4:	26 2f       	mov	r18, r22
    11e6:	30 e0       	ldi	r19, 0x00	; 0
    11e8:	2f 5f       	subi	r18, 0xFF	; 255
    11ea:	3f 4f       	sbci	r19, 0xFF	; 255
    11ec:	28 0f       	add	r18, r24
    11ee:	39 1f       	adc	r19, r25
		m.spi.reg->spdr = dataout[i];
    11f0:	ac ec       	ldi	r26, 0xCC	; 204
    11f2:	b9 e0       	ldi	r27, 0x09	; 9
    11f4:	94 96       	adiw	r26, 0x24	; 36
    11f6:	cd 91       	ld	r28, X+
    11f8:	dc 91       	ld	r29, X
    11fa:	95 97       	sbiw	r26, 0x25	; 37
    11fc:	91 91       	ld	r25, Z+
    11fe:	9a 83       	std	Y+2, r25	; 0x02
		while((m.spi.reg->spsr & (1 << SPIF)) == 0) ; // polling, serial transfer is complete interrupt.
    1200:	94 96       	adiw	r26, 0x24	; 36
    1202:	cd 91       	ld	r28, X+
    1204:	dc 91       	ld	r29, X
    1206:	95 97       	sbiw	r26, 0x25	; 37
    1208:	99 81       	ldd	r25, Y+1	; 0x01
    120a:	99 23       	and	r25, r25
    120c:	f4 f7       	brge	.-4      	; 0x120a <spi_transmit_sync+0x32>
}
void spi_transmit_sync (uint8_t * dataout, uint8_t len)
// Shift full array to target device without receiving any byte
{
	uint8_t i;      
	for (i = 0; i < len; i++) {
    120e:	e2 17       	cp	r30, r18
    1210:	f3 07       	cpc	r31, r19
    1212:	81 f7       	brne	.-32     	; 0x11f4 <spi_transmit_sync+0x1c>
		m.spi.reg->spdr = dataout[i];
		while((m.spi.reg->spsr & (1 << SPIF)) == 0) ; // polling, serial transfer is complete interrupt.
	}
}
    1214:	df 91       	pop	r29
    1216:	cf 91       	pop	r28
    1218:	08 95       	ret

0000121a <spi_fast_shift>:
uint8_t spi_fast_shift (uint8_t data)
// Clocks only one byte to target device and returns the received one
{
	m.spi.reg->spdr = data;
    121a:	ec ec       	ldi	r30, 0xCC	; 204
    121c:	f9 e0       	ldi	r31, 0x09	; 9
    121e:	a4 a1       	ldd	r26, Z+36	; 0x24
    1220:	b5 a1       	ldd	r27, Z+37	; 0x25
    1222:	12 96       	adiw	r26, 0x02	; 2
    1224:	8c 93       	st	X, r24
	while((m.spi.reg->spsr & (1 << SPIF)) == 0) ; // polling, serial transfer is complete interrupt.
    1226:	04 a0       	ldd	r0, Z+36	; 0x24
    1228:	f5 a1       	ldd	r31, Z+37	; 0x25
    122a:	e0 2d       	mov	r30, r0
    122c:	81 81       	ldd	r24, Z+1	; 0x01
    122e:	88 23       	and	r24, r24
    1230:	f4 f7       	brge	.-4      	; 0x122e <spi_fast_shift+0x14>
	return m.spi.reg->spdr;
}
    1232:	82 81       	ldd	r24, Z+2	; 0x02
    1234:	08 95       	ret

00001236 <SPIenable>:
void spi_transmit_sync (uint8_t * dataout, uint8_t len);
uint8_t spi_fast_shift (uint8_t data);

/*** Procedure & Function ***/
SPI SPIenable(uint8_t master_slave_select, uint8_t data_order,  uint8_t data_modes, uint8_t prescaler)
{
    1236:	ef 92       	push	r14
    1238:	ff 92       	push	r15
    123a:	0f 93       	push	r16
    123c:	1f 93       	push	r17
    123e:	cf 93       	push	r28
    1240:	df 93       	push	r29
    1242:	cd b7       	in	r28, 0x3d	; 61
    1244:	de b7       	in	r29, 0x3e	; 62
    1246:	c8 55       	subi	r28, 0x58	; 88
    1248:	d1 09       	sbc	r29, r1
    124a:	0f b6       	in	r0, 0x3f	; 63
    124c:	f8 94       	cli
    124e:	de bf       	out	0x3e, r29	; 62
    1250:	0f be       	out	0x3f, r0	; 63
    1252:	cd bf       	out	0x3d, r28	; 61
    1254:	f8 2e       	mov	r15, r24
    1256:	e6 2e       	mov	r14, r22
    1258:	04 2f       	mov	r16, r20
    125a:	12 2f       	mov	r17, r18
	SPI spi;
	m = ATMEGA128enable();
    125c:	ce 01       	movw	r24, r28
    125e:	07 96       	adiw	r24, 0x07	; 7
    1260:	db de       	rcall	.-586    	; 0x1018 <ATMEGA128enable>
    1262:	82 e5       	ldi	r24, 0x52	; 82
    1264:	fe 01       	movw	r30, r28
    1266:	37 96       	adiw	r30, 0x07	; 7
    1268:	ac ec       	ldi	r26, 0xCC	; 204
    126a:	b9 e0       	ldi	r27, 0x09	; 9
    126c:	01 90       	ld	r0, Z+
    126e:	0d 92       	st	X+, r0
    1270:	8a 95       	dec	r24
    1272:	e1 f7       	brne	.-8      	; 0x126c <SPIenable+0x36>
	spi.transfer_sync = spi_transfer_sync;
	spi.transmit_sync = spi_transmit_sync;
	spi.fast_shift = spi_fast_shift;
	
	m.portb.reg->ddr &= ~((1 << DD_MOSI) | (1 << DD_MISO) | (1 << DD_SS) | (1 << DD_SCK));
    1274:	e0 91 e0 09 	lds	r30, 0x09E0	; 0x8009e0 <m+0x14>
    1278:	f0 91 e1 09 	lds	r31, 0x09E1	; 0x8009e1 <m+0x15>
    127c:	81 81       	ldd	r24, Z+1	; 0x01
    127e:	80 7f       	andi	r24, 0xF0	; 240
    1280:	81 83       	std	Z+1, r24	; 0x01
	switch(master_slave_select){
    1282:	ff 20       	and	r15, r15
    1284:	c9 f0       	breq	.+50     	; 0x12b8 <SPIenable+0x82>
    1286:	81 e0       	ldi	r24, 0x01	; 1
    1288:	f8 12       	cpse	r15, r24
    128a:	24 c0       	rjmp	.+72     	; 0x12d4 <SPIenable+0x9e>
		case SPI_MASTER_MODE:
			m.spi.reg->spcr |= (1 << MSTR);
    128c:	ec ec       	ldi	r30, 0xCC	; 204
    128e:	f9 e0       	ldi	r31, 0x09	; 9
    1290:	a4 a1       	ldd	r26, Z+36	; 0x24
    1292:	b5 a1       	ldd	r27, Z+37	; 0x25
    1294:	8c 91       	ld	r24, X
    1296:	80 61       	ori	r24, 0x10	; 16
    1298:	8c 93       	st	X, r24
			m.portb.reg->ddr |= (1 << DD_SS) | (1 << DD_MOSI) | (1 << DD_SCK);
    129a:	a4 89       	ldd	r26, Z+20	; 0x14
    129c:	b5 89       	ldd	r27, Z+21	; 0x15
    129e:	11 96       	adiw	r26, 0x01	; 1
    12a0:	8c 91       	ld	r24, X
    12a2:	11 97       	sbiw	r26, 0x01	; 1
    12a4:	87 60       	ori	r24, 0x07	; 7
    12a6:	11 96       	adiw	r26, 0x01	; 1
    12a8:	8c 93       	st	X, r24
			m.portb.reg->port |= (1 << DD_SS);
    12aa:	04 88       	ldd	r0, Z+20	; 0x14
    12ac:	f5 89       	ldd	r31, Z+21	; 0x15
    12ae:	e0 2d       	mov	r30, r0
    12b0:	82 81       	ldd	r24, Z+2	; 0x02
    12b2:	81 60       	ori	r24, 0x01	; 1
    12b4:	82 83       	std	Z+2, r24	; 0x02
		break;
    12b6:	1b c0       	rjmp	.+54     	; 0x12ee <SPIenable+0xb8>
		case SPI_SLAVE_MODE:
			m.spi.reg->spcr |= (1 << MSTR);
    12b8:	ec ec       	ldi	r30, 0xCC	; 204
    12ba:	f9 e0       	ldi	r31, 0x09	; 9
    12bc:	a4 a1       	ldd	r26, Z+36	; 0x24
    12be:	b5 a1       	ldd	r27, Z+37	; 0x25
    12c0:	8c 91       	ld	r24, X
    12c2:	80 61       	ori	r24, 0x10	; 16
    12c4:	8c 93       	st	X, r24
			m.portb.reg->ddr |= (1 << DD_MISO);
    12c6:	04 88       	ldd	r0, Z+20	; 0x14
    12c8:	f5 89       	ldd	r31, Z+21	; 0x15
    12ca:	e0 2d       	mov	r30, r0
    12cc:	81 81       	ldd	r24, Z+1	; 0x01
    12ce:	88 60       	ori	r24, 0x08	; 8
    12d0:	81 83       	std	Z+1, r24	; 0x01
		break;
    12d2:	0d c0       	rjmp	.+26     	; 0x12ee <SPIenable+0xb8>
		default:
			m.spi.reg->spcr |= (1 << MSTR);
    12d4:	ec ec       	ldi	r30, 0xCC	; 204
    12d6:	f9 e0       	ldi	r31, 0x09	; 9
    12d8:	a4 a1       	ldd	r26, Z+36	; 0x24
    12da:	b5 a1       	ldd	r27, Z+37	; 0x25
    12dc:	8c 91       	ld	r24, X
    12de:	80 61       	ori	r24, 0x10	; 16
    12e0:	8c 93       	st	X, r24
			m.portb.reg->ddr |= (1 << DD_SS) | (1 << DD_MOSI) | (1 << DD_SCK);
    12e2:	04 88       	ldd	r0, Z+20	; 0x14
    12e4:	f5 89       	ldd	r31, Z+21	; 0x15
    12e6:	e0 2d       	mov	r30, r0
    12e8:	81 81       	ldd	r24, Z+1	; 0x01
    12ea:	87 60       	ori	r24, 0x07	; 7
    12ec:	81 83       	std	Z+1, r24	; 0x01
		break;
	}
	switch(data_order){
    12ee:	ee 20       	and	r14, r14
    12f0:	59 f0       	breq	.+22     	; 0x1308 <SPIenable+0xd2>
    12f2:	81 e0       	ldi	r24, 0x01	; 1
    12f4:	e8 12       	cpse	r14, r24
    12f6:	10 c0       	rjmp	.+32     	; 0x1318 <SPIenable+0xe2>
		case SPI_LSB_DATA_ORDER:
			m.spi.reg->spcr |= (1 << DORD);
    12f8:	e0 91 f0 09 	lds	r30, 0x09F0	; 0x8009f0 <m+0x24>
    12fc:	f0 91 f1 09 	lds	r31, 0x09F1	; 0x8009f1 <m+0x25>
    1300:	80 81       	ld	r24, Z
    1302:	80 62       	ori	r24, 0x20	; 32
    1304:	80 83       	st	Z, r24
		break;
    1306:	0f c0       	rjmp	.+30     	; 0x1326 <SPIenable+0xf0>
		case SPI_MSB_DATA_ORDER:
			m.spi.reg->spcr &= ~(1 << DORD);
    1308:	e0 91 f0 09 	lds	r30, 0x09F0	; 0x8009f0 <m+0x24>
    130c:	f0 91 f1 09 	lds	r31, 0x09F1	; 0x8009f1 <m+0x25>
    1310:	80 81       	ld	r24, Z
    1312:	8f 7d       	andi	r24, 0xDF	; 223
    1314:	80 83       	st	Z, r24
		break;
    1316:	07 c0       	rjmp	.+14     	; 0x1326 <SPIenable+0xf0>
		default:
			m.spi.reg->spcr &= ~(1 << DORD);
    1318:	e0 91 f0 09 	lds	r30, 0x09F0	; 0x8009f0 <m+0x24>
    131c:	f0 91 f1 09 	lds	r31, 0x09F1	; 0x8009f1 <m+0x25>
    1320:	80 81       	ld	r24, Z
    1322:	8f 7d       	andi	r24, 0xDF	; 223
    1324:	80 83       	st	Z, r24
		break;
	}
	switch(data_modes){
    1326:	01 30       	cpi	r16, 0x01	; 1
    1328:	71 f0       	breq	.+28     	; 0x1346 <SPIenable+0x110>
    132a:	28 f0       	brcs	.+10     	; 0x1336 <SPIenable+0x100>
    132c:	02 30       	cpi	r16, 0x02	; 2
    132e:	99 f0       	breq	.+38     	; 0x1356 <SPIenable+0x120>
    1330:	03 30       	cpi	r16, 0x03	; 3
    1332:	c9 f0       	breq	.+50     	; 0x1366 <SPIenable+0x130>
    1334:	20 c0       	rjmp	.+64     	; 0x1376 <SPIenable+0x140>
		case 0:
			m.spi.reg->spcr &= ~((1 << CPOL) | (1 << CPHA));
    1336:	e0 91 f0 09 	lds	r30, 0x09F0	; 0x8009f0 <m+0x24>
    133a:	f0 91 f1 09 	lds	r31, 0x09F1	; 0x8009f1 <m+0x25>
    133e:	80 81       	ld	r24, Z
    1340:	83 7f       	andi	r24, 0xF3	; 243
    1342:	80 83       	st	Z, r24
		break;
    1344:	1f c0       	rjmp	.+62     	; 0x1384 <SPIenable+0x14e>
		case 1:
			m.spi.reg->spcr |= (1 << CPHA);
    1346:	e0 91 f0 09 	lds	r30, 0x09F0	; 0x8009f0 <m+0x24>
    134a:	f0 91 f1 09 	lds	r31, 0x09F1	; 0x8009f1 <m+0x25>
    134e:	80 81       	ld	r24, Z
    1350:	84 60       	ori	r24, 0x04	; 4
    1352:	80 83       	st	Z, r24
		break;
    1354:	17 c0       	rjmp	.+46     	; 0x1384 <SPIenable+0x14e>
		case 2:
			m.spi.reg->spcr |= (1 << CPOL);
    1356:	e0 91 f0 09 	lds	r30, 0x09F0	; 0x8009f0 <m+0x24>
    135a:	f0 91 f1 09 	lds	r31, 0x09F1	; 0x8009f1 <m+0x25>
    135e:	80 81       	ld	r24, Z
    1360:	88 60       	ori	r24, 0x08	; 8
    1362:	80 83       	st	Z, r24
		break;
    1364:	0f c0       	rjmp	.+30     	; 0x1384 <SPIenable+0x14e>
		case 3:
			m.spi.reg->spcr |= (1 << CPOL) | (1 << CPHA);
    1366:	e0 91 f0 09 	lds	r30, 0x09F0	; 0x8009f0 <m+0x24>
    136a:	f0 91 f1 09 	lds	r31, 0x09F1	; 0x8009f1 <m+0x25>
    136e:	80 81       	ld	r24, Z
    1370:	8c 60       	ori	r24, 0x0C	; 12
    1372:	80 83       	st	Z, r24
		break;
    1374:	07 c0       	rjmp	.+14     	; 0x1384 <SPIenable+0x14e>
		default:
			m.spi.reg->spcr &= ~((1 << CPOL) | (1 << CPHA));
    1376:	e0 91 f0 09 	lds	r30, 0x09F0	; 0x8009f0 <m+0x24>
    137a:	f0 91 f1 09 	lds	r31, 0x09F1	; 0x8009f1 <m+0x25>
    137e:	80 81       	ld	r24, Z
    1380:	83 7f       	andi	r24, 0xF3	; 243
    1382:	80 83       	st	Z, r24
		break;
	}
	switch(prescaler){
    1384:	10 31       	cpi	r17, 0x10	; 16
    1386:	09 f4       	brne	.+2      	; 0x138a <SPIenable+0x154>
    1388:	46 c0       	rjmp	.+140    	; 0x1416 <SPIenable+0x1e0>
    138a:	40 f4       	brcc	.+16     	; 0x139c <SPIenable+0x166>
    138c:	14 30       	cpi	r17, 0x04	; 4
    138e:	09 f1       	breq	.+66     	; 0x13d2 <SPIenable+0x19c>
    1390:	18 30       	cpi	r17, 0x08	; 8
    1392:	81 f1       	breq	.+96     	; 0x13f4 <SPIenable+0x1be>
    1394:	12 30       	cpi	r17, 0x02	; 2
    1396:	09 f0       	breq	.+2      	; 0x139a <SPIenable+0x164>
    1398:	82 c0       	rjmp	.+260    	; 0x149e <SPIenable+0x268>
    139a:	0a c0       	rjmp	.+20     	; 0x13b0 <SPIenable+0x17a>
    139c:	10 34       	cpi	r17, 0x40	; 64
    139e:	09 f4       	brne	.+2      	; 0x13a2 <SPIenable+0x16c>
    13a0:	5c c0       	rjmp	.+184    	; 0x145a <SPIenable+0x224>
    13a2:	10 38       	cpi	r17, 0x80	; 128
    13a4:	09 f4       	brne	.+2      	; 0x13a8 <SPIenable+0x172>
    13a6:	6a c0       	rjmp	.+212    	; 0x147c <SPIenable+0x246>
    13a8:	10 32       	cpi	r17, 0x20	; 32
    13aa:	09 f0       	breq	.+2      	; 0x13ae <SPIenable+0x178>
    13ac:	78 c0       	rjmp	.+240    	; 0x149e <SPIenable+0x268>
    13ae:	44 c0       	rjmp	.+136    	; 0x1438 <SPIenable+0x202>
		case 2:
			m.spi.reg->spsr |= (1 << SPI2X);
    13b0:	ec ec       	ldi	r30, 0xCC	; 204
    13b2:	f9 e0       	ldi	r31, 0x09	; 9
    13b4:	a4 a1       	ldd	r26, Z+36	; 0x24
    13b6:	b5 a1       	ldd	r27, Z+37	; 0x25
    13b8:	11 96       	adiw	r26, 0x01	; 1
    13ba:	8c 91       	ld	r24, X
    13bc:	11 97       	sbiw	r26, 0x01	; 1
    13be:	81 60       	ori	r24, 0x01	; 1
    13c0:	11 96       	adiw	r26, 0x01	; 1
    13c2:	8c 93       	st	X, r24
			m.spi.reg->spcr &= ~((1 << SPR1) | (1 << SPR0));
    13c4:	04 a0       	ldd	r0, Z+36	; 0x24
    13c6:	f5 a1       	ldd	r31, Z+37	; 0x25
    13c8:	e0 2d       	mov	r30, r0
    13ca:	80 81       	ld	r24, Z
    13cc:	8c 7f       	andi	r24, 0xFC	; 252
    13ce:	80 83       	st	Z, r24
		break;
    13d0:	76 c0       	rjmp	.+236    	; 0x14be <SPIenable+0x288>
		case 4:
			m.spi.reg->spsr &= ~(1 << SPI2X);
    13d2:	ec ec       	ldi	r30, 0xCC	; 204
    13d4:	f9 e0       	ldi	r31, 0x09	; 9
    13d6:	a4 a1       	ldd	r26, Z+36	; 0x24
    13d8:	b5 a1       	ldd	r27, Z+37	; 0x25
    13da:	11 96       	adiw	r26, 0x01	; 1
    13dc:	8c 91       	ld	r24, X
    13de:	11 97       	sbiw	r26, 0x01	; 1
    13e0:	8e 7f       	andi	r24, 0xFE	; 254
    13e2:	11 96       	adiw	r26, 0x01	; 1
    13e4:	8c 93       	st	X, r24
			m.spi.reg->spcr &= ~((1 << SPR1) | (1 << SPR0));
    13e6:	04 a0       	ldd	r0, Z+36	; 0x24
    13e8:	f5 a1       	ldd	r31, Z+37	; 0x25
    13ea:	e0 2d       	mov	r30, r0
    13ec:	80 81       	ld	r24, Z
    13ee:	8c 7f       	andi	r24, 0xFC	; 252
    13f0:	80 83       	st	Z, r24
		break;
    13f2:	65 c0       	rjmp	.+202    	; 0x14be <SPIenable+0x288>
		case 8:
			m.spi.reg->spsr |= (1 << SPI2X);
    13f4:	ec ec       	ldi	r30, 0xCC	; 204
    13f6:	f9 e0       	ldi	r31, 0x09	; 9
    13f8:	a4 a1       	ldd	r26, Z+36	; 0x24
    13fa:	b5 a1       	ldd	r27, Z+37	; 0x25
    13fc:	11 96       	adiw	r26, 0x01	; 1
    13fe:	8c 91       	ld	r24, X
    1400:	11 97       	sbiw	r26, 0x01	; 1
    1402:	81 60       	ori	r24, 0x01	; 1
    1404:	11 96       	adiw	r26, 0x01	; 1
    1406:	8c 93       	st	X, r24
			m.spi.reg->spcr |= (1 << SPR0);
    1408:	04 a0       	ldd	r0, Z+36	; 0x24
    140a:	f5 a1       	ldd	r31, Z+37	; 0x25
    140c:	e0 2d       	mov	r30, r0
    140e:	80 81       	ld	r24, Z
    1410:	81 60       	ori	r24, 0x01	; 1
    1412:	80 83       	st	Z, r24
		break;
    1414:	54 c0       	rjmp	.+168    	; 0x14be <SPIenable+0x288>
		case 16:
			m.spi.reg->spsr &= ~(1 << SPI2X);
    1416:	ec ec       	ldi	r30, 0xCC	; 204
    1418:	f9 e0       	ldi	r31, 0x09	; 9
    141a:	a4 a1       	ldd	r26, Z+36	; 0x24
    141c:	b5 a1       	ldd	r27, Z+37	; 0x25
    141e:	11 96       	adiw	r26, 0x01	; 1
    1420:	8c 91       	ld	r24, X
    1422:	11 97       	sbiw	r26, 0x01	; 1
    1424:	8e 7f       	andi	r24, 0xFE	; 254
    1426:	11 96       	adiw	r26, 0x01	; 1
    1428:	8c 93       	st	X, r24
			m.spi.reg->spcr |= (1 << SPR0);
    142a:	04 a0       	ldd	r0, Z+36	; 0x24
    142c:	f5 a1       	ldd	r31, Z+37	; 0x25
    142e:	e0 2d       	mov	r30, r0
    1430:	80 81       	ld	r24, Z
    1432:	81 60       	ori	r24, 0x01	; 1
    1434:	80 83       	st	Z, r24
		break;
    1436:	43 c0       	rjmp	.+134    	; 0x14be <SPIenable+0x288>
		case 32:
			m.spi.reg->spsr |= (1 << SPI2X);
    1438:	ec ec       	ldi	r30, 0xCC	; 204
    143a:	f9 e0       	ldi	r31, 0x09	; 9
    143c:	a4 a1       	ldd	r26, Z+36	; 0x24
    143e:	b5 a1       	ldd	r27, Z+37	; 0x25
    1440:	11 96       	adiw	r26, 0x01	; 1
    1442:	8c 91       	ld	r24, X
    1444:	11 97       	sbiw	r26, 0x01	; 1
    1446:	81 60       	ori	r24, 0x01	; 1
    1448:	11 96       	adiw	r26, 0x01	; 1
    144a:	8c 93       	st	X, r24
			m.spi.reg->spcr |= (1 << SPR1);
    144c:	04 a0       	ldd	r0, Z+36	; 0x24
    144e:	f5 a1       	ldd	r31, Z+37	; 0x25
    1450:	e0 2d       	mov	r30, r0
    1452:	80 81       	ld	r24, Z
    1454:	82 60       	ori	r24, 0x02	; 2
    1456:	80 83       	st	Z, r24
		break;
    1458:	32 c0       	rjmp	.+100    	; 0x14be <SPIenable+0x288>
		case 64:
			m.spi.reg->spsr &= ~(1 << SPI2X);
    145a:	ec ec       	ldi	r30, 0xCC	; 204
    145c:	f9 e0       	ldi	r31, 0x09	; 9
    145e:	a4 a1       	ldd	r26, Z+36	; 0x24
    1460:	b5 a1       	ldd	r27, Z+37	; 0x25
    1462:	11 96       	adiw	r26, 0x01	; 1
    1464:	8c 91       	ld	r24, X
    1466:	11 97       	sbiw	r26, 0x01	; 1
    1468:	8e 7f       	andi	r24, 0xFE	; 254
    146a:	11 96       	adiw	r26, 0x01	; 1
    146c:	8c 93       	st	X, r24
			m.spi.reg->spcr |= (1 << SPR1);
    146e:	04 a0       	ldd	r0, Z+36	; 0x24
    1470:	f5 a1       	ldd	r31, Z+37	; 0x25
    1472:	e0 2d       	mov	r30, r0
    1474:	80 81       	ld	r24, Z
    1476:	82 60       	ori	r24, 0x02	; 2
    1478:	80 83       	st	Z, r24
		break;
    147a:	21 c0       	rjmp	.+66     	; 0x14be <SPIenable+0x288>
		case 128:
			m.spi.reg->spsr &= (1 << SPI2X);
    147c:	ec ec       	ldi	r30, 0xCC	; 204
    147e:	f9 e0       	ldi	r31, 0x09	; 9
    1480:	a4 a1       	ldd	r26, Z+36	; 0x24
    1482:	b5 a1       	ldd	r27, Z+37	; 0x25
    1484:	11 96       	adiw	r26, 0x01	; 1
    1486:	8c 91       	ld	r24, X
    1488:	11 97       	sbiw	r26, 0x01	; 1
    148a:	81 70       	andi	r24, 0x01	; 1
    148c:	11 96       	adiw	r26, 0x01	; 1
    148e:	8c 93       	st	X, r24
			m.spi.reg->spcr |= (1 << SPR1) | (1 << SPR0);
    1490:	04 a0       	ldd	r0, Z+36	; 0x24
    1492:	f5 a1       	ldd	r31, Z+37	; 0x25
    1494:	e0 2d       	mov	r30, r0
    1496:	80 81       	ld	r24, Z
    1498:	83 60       	ori	r24, 0x03	; 3
    149a:	80 83       	st	Z, r24
		break;
    149c:	10 c0       	rjmp	.+32     	; 0x14be <SPIenable+0x288>
		default:
			m.spi.reg->spsr |= (1 << SPI2X);
    149e:	ec ec       	ldi	r30, 0xCC	; 204
    14a0:	f9 e0       	ldi	r31, 0x09	; 9
    14a2:	a4 a1       	ldd	r26, Z+36	; 0x24
    14a4:	b5 a1       	ldd	r27, Z+37	; 0x25
    14a6:	11 96       	adiw	r26, 0x01	; 1
    14a8:	8c 91       	ld	r24, X
    14aa:	11 97       	sbiw	r26, 0x01	; 1
    14ac:	81 60       	ori	r24, 0x01	; 1
    14ae:	11 96       	adiw	r26, 0x01	; 1
    14b0:	8c 93       	st	X, r24
			m.spi.reg->spcr |= (1 << SPR0);
    14b2:	04 a0       	ldd	r0, Z+36	; 0x24
    14b4:	f5 a1       	ldd	r31, Z+37	; 0x25
    14b6:	e0 2d       	mov	r30, r0
    14b8:	80 81       	ld	r24, Z
    14ba:	81 60       	ori	r24, 0x01	; 1
    14bc:	80 83       	st	Z, r24
		break;
	}
	m.spi.reg->spcr |= (1 << SPE);
    14be:	e0 91 f0 09 	lds	r30, 0x09F0	; 0x8009f0 <m+0x24>
    14c2:	f0 91 f1 09 	lds	r31, 0x09F1	; 0x8009f1 <m+0x25>
    14c6:	80 81       	ld	r24, Z
    14c8:	80 64       	ori	r24, 0x40	; 64
    14ca:	80 83       	st	Z, r24
	return spi;
    14cc:	2e eb       	ldi	r18, 0xBE	; 190
    14ce:	38 e0       	ldi	r19, 0x08	; 8
    14d0:	3a 83       	std	Y+2, r19	; 0x02
    14d2:	29 83       	std	Y+1, r18	; 0x01
    14d4:	4c ee       	ldi	r20, 0xEC	; 236
    14d6:	58 e0       	ldi	r21, 0x08	; 8
    14d8:	5c 83       	std	Y+4, r21	; 0x04
    14da:	4b 83       	std	Y+3, r20	; 0x03
    14dc:	6d e0       	ldi	r22, 0x0D	; 13
    14de:	79 e0       	ldi	r23, 0x09	; 9
    14e0:	7e 83       	std	Y+6, r23	; 0x06
    14e2:	6d 83       	std	Y+5, r22	; 0x05
    14e4:	3a 81       	ldd	r19, Y+2	; 0x02
    14e6:	5c 81       	ldd	r21, Y+4	; 0x04
    14e8:	7e 81       	ldd	r23, Y+6	; 0x06
}
    14ea:	80 e0       	ldi	r24, 0x00	; 0
    14ec:	90 e0       	ldi	r25, 0x00	; 0
    14ee:	c8 5a       	subi	r28, 0xA8	; 168
    14f0:	df 4f       	sbci	r29, 0xFF	; 255
    14f2:	0f b6       	in	r0, 0x3f	; 63
    14f4:	f8 94       	cli
    14f6:	de bf       	out	0x3e, r29	; 62
    14f8:	0f be       	out	0x3f, r0	; 63
    14fa:	cd bf       	out	0x3d, r28	; 61
    14fc:	df 91       	pop	r29
    14fe:	cf 91       	pop	r28
    1500:	1f 91       	pop	r17
    1502:	0f 91       	pop	r16
    1504:	ff 90       	pop	r15
    1506:	ef 90       	pop	r14
    1508:	08 95       	ret

0000150a <TIMER_COUNTER0_start>:
// Frequency oscillator devision factor or prescaler.
// prescaler: clk T0S /(No prescaling); clk T0S /8 (From prescaler); clk T0S /32 (From prescaler);
// clk T0S /64 (From prescaler); clk T0S /128 (From prescaler); clk T 0 S /256 (From prescaler);
// clk T 0 S /1024 (From prescaler); default - clk T 0 S /1024 (From prescaler).
{
	if(!timer0_state){ // one shot
    150a:	20 91 21 0a 	lds	r18, 0x0A21	; 0x800a21 <timer0_state>
    150e:	21 11       	cpse	r18, r1
    1510:	63 c0       	rjmp	.+198    	; 0x15d8 <TIMER_COUNTER0_start+0xce>
		m.tc0.reg->tccr0 &= ~(7 << CS00); // No clock source. (Timer/Counter stopped)
    1512:	e0 91 00 0a 	lds	r30, 0x0A00	; 0x800a00 <m+0x34>
    1516:	f0 91 01 0a 	lds	r31, 0x0A01	; 0x800a01 <m+0x35>
    151a:	23 89       	ldd	r18, Z+19	; 0x13
    151c:	28 7f       	andi	r18, 0xF8	; 248
    151e:	23 8b       	std	Z+19, r18	; 0x13
		switch(prescaler){
    1520:	80 34       	cpi	r24, 0x40	; 64
    1522:	91 05       	cpc	r25, r1
    1524:	79 f1       	breq	.+94     	; 0x1584 <TIMER_COUNTER0_start+0x7a>
    1526:	50 f4       	brcc	.+20     	; 0x153c <TIMER_COUNTER0_start+0x32>
    1528:	88 30       	cpi	r24, 0x08	; 8
    152a:	91 05       	cpc	r25, r1
    152c:	d9 f0       	breq	.+54     	; 0x1564 <TIMER_COUNTER0_start+0x5a>
    152e:	80 32       	cpi	r24, 0x20	; 32
    1530:	91 05       	cpc	r25, r1
    1532:	01 f1       	breq	.+64     	; 0x1574 <TIMER_COUNTER0_start+0x6a>
    1534:	01 97       	sbiw	r24, 0x01	; 1
    1536:	09 f0       	breq	.+2      	; 0x153a <TIMER_COUNTER0_start+0x30>
    1538:	45 c0       	rjmp	.+138    	; 0x15c4 <TIMER_COUNTER0_start+0xba>
    153a:	0c c0       	rjmp	.+24     	; 0x1554 <TIMER_COUNTER0_start+0x4a>
    153c:	81 15       	cp	r24, r1
    153e:	21 e0       	ldi	r18, 0x01	; 1
    1540:	92 07       	cpc	r25, r18
    1542:	81 f1       	breq	.+96     	; 0x15a4 <TIMER_COUNTER0_start+0x9a>
    1544:	81 15       	cp	r24, r1
    1546:	24 e0       	ldi	r18, 0x04	; 4
    1548:	92 07       	cpc	r25, r18
    154a:	a1 f1       	breq	.+104    	; 0x15b4 <TIMER_COUNTER0_start+0xaa>
    154c:	80 38       	cpi	r24, 0x80	; 128
    154e:	91 05       	cpc	r25, r1
    1550:	c9 f5       	brne	.+114    	; 0x15c4 <TIMER_COUNTER0_start+0xba>
    1552:	20 c0       	rjmp	.+64     	; 0x1594 <TIMER_COUNTER0_start+0x8a>
			//case 0: // No clock source. (Timer/Counter stopped)
			//break;
			case 1: // clk T0S /(No prescaler)
				m.tc0.reg->tccr0 |= (1 << CS00);
    1554:	e0 91 00 0a 	lds	r30, 0x0A00	; 0x800a00 <m+0x34>
    1558:	f0 91 01 0a 	lds	r31, 0x0A01	; 0x800a01 <m+0x35>
    155c:	83 89       	ldd	r24, Z+19	; 0x13
    155e:	81 60       	ori	r24, 0x01	; 1
    1560:	83 8b       	std	Z+19, r24	; 0x13
			break;
    1562:	37 c0       	rjmp	.+110    	; 0x15d2 <TIMER_COUNTER0_start+0xc8>
			case 8: // clk T0S /8 (From prescaler)
				m.tc0.reg->tccr0 |= (1 << CS01);
    1564:	e0 91 00 0a 	lds	r30, 0x0A00	; 0x800a00 <m+0x34>
    1568:	f0 91 01 0a 	lds	r31, 0x0A01	; 0x800a01 <m+0x35>
    156c:	83 89       	ldd	r24, Z+19	; 0x13
    156e:	82 60       	ori	r24, 0x02	; 2
    1570:	83 8b       	std	Z+19, r24	; 0x13
			break;
    1572:	2f c0       	rjmp	.+94     	; 0x15d2 <TIMER_COUNTER0_start+0xc8>
			case 32: // clk T0S /32 (From prescaler)
				m.tc0.reg->tccr0 |=(3 << CS00);
    1574:	e0 91 00 0a 	lds	r30, 0x0A00	; 0x800a00 <m+0x34>
    1578:	f0 91 01 0a 	lds	r31, 0x0A01	; 0x800a01 <m+0x35>
    157c:	83 89       	ldd	r24, Z+19	; 0x13
    157e:	83 60       	ori	r24, 0x03	; 3
    1580:	83 8b       	std	Z+19, r24	; 0x13
			break;
    1582:	27 c0       	rjmp	.+78     	; 0x15d2 <TIMER_COUNTER0_start+0xc8>
			case 64: // clk T0S /64 (From prescaler)
				m.tc0.reg->tccr0 |= (4 << CS00);
    1584:	e0 91 00 0a 	lds	r30, 0x0A00	; 0x800a00 <m+0x34>
    1588:	f0 91 01 0a 	lds	r31, 0x0A01	; 0x800a01 <m+0x35>
    158c:	83 89       	ldd	r24, Z+19	; 0x13
    158e:	84 60       	ori	r24, 0x04	; 4
    1590:	83 8b       	std	Z+19, r24	; 0x13
			break;
    1592:	1f c0       	rjmp	.+62     	; 0x15d2 <TIMER_COUNTER0_start+0xc8>
			case 128: // clk T0S /128 (From prescaler)
				m.tc0.reg->tccr0 |= (5 << CS00);
    1594:	e0 91 00 0a 	lds	r30, 0x0A00	; 0x800a00 <m+0x34>
    1598:	f0 91 01 0a 	lds	r31, 0x0A01	; 0x800a01 <m+0x35>
    159c:	83 89       	ldd	r24, Z+19	; 0x13
    159e:	85 60       	ori	r24, 0x05	; 5
    15a0:	83 8b       	std	Z+19, r24	; 0x13
			break;
    15a2:	17 c0       	rjmp	.+46     	; 0x15d2 <TIMER_COUNTER0_start+0xc8>
			case 256: // clk T 0 S /256 (From prescaler)
				m.tc0.reg->tccr0 |= (6 << CS00);
    15a4:	e0 91 00 0a 	lds	r30, 0x0A00	; 0x800a00 <m+0x34>
    15a8:	f0 91 01 0a 	lds	r31, 0x0A01	; 0x800a01 <m+0x35>
    15ac:	83 89       	ldd	r24, Z+19	; 0x13
    15ae:	86 60       	ori	r24, 0x06	; 6
    15b0:	83 8b       	std	Z+19, r24	; 0x13
			break;
    15b2:	0f c0       	rjmp	.+30     	; 0x15d2 <TIMER_COUNTER0_start+0xc8>
			case 1024: // clk T 0 S /1024 (From prescaler)
				m.tc0.reg->tccr0 |= (7 << CS00);
    15b4:	e0 91 00 0a 	lds	r30, 0x0A00	; 0x800a00 <m+0x34>
    15b8:	f0 91 01 0a 	lds	r31, 0x0A01	; 0x800a01 <m+0x35>
    15bc:	83 89       	ldd	r24, Z+19	; 0x13
    15be:	87 60       	ori	r24, 0x07	; 7
    15c0:	83 8b       	std	Z+19, r24	; 0x13
			break;
    15c2:	07 c0       	rjmp	.+14     	; 0x15d2 <TIMER_COUNTER0_start+0xc8>
			default:
				m.tc0.reg->tccr0 |= (7 << CS00);
    15c4:	e0 91 00 0a 	lds	r30, 0x0A00	; 0x800a00 <m+0x34>
    15c8:	f0 91 01 0a 	lds	r31, 0x0A01	; 0x800a01 <m+0x35>
    15cc:	83 89       	ldd	r24, Z+19	; 0x13
    15ce:	87 60       	ori	r24, 0x07	; 7
    15d0:	83 8b       	std	Z+19, r24	; 0x13
			break;
		}
		timer0_state = 85;
    15d2:	85 e5       	ldi	r24, 0x55	; 85
    15d4:	80 93 21 0a 	sts	0x0A21, r24	; 0x800a21 <timer0_state>
	}
	return timer0_state;
}
    15d8:	80 91 21 0a 	lds	r24, 0x0A21	; 0x800a21 <timer0_state>
    15dc:	08 95       	ret

000015de <TIMER_COUNTER0_compoutmode>:
// compoutmode: Normal port operation, OC0 disconnected; Toggle OC0 on compare match;
// Clear OC0 on compare match when up-counting. Set OC0 on compare match when downcounting. Clear OC0 on compare match;
// Set OC0 on compare match when up-counting. Clear OC0 on compare match when downcounting. Set OC0 on compare match ;
// default-Normal port operation, OC0 disconnected.
{
	m.tc0.reg->tccr0 &= ~((1 << COM00) | (1 << COM01));
    15de:	e0 91 00 0a 	lds	r30, 0x0A00	; 0x800a00 <m+0x34>
    15e2:	f0 91 01 0a 	lds	r31, 0x0A01	; 0x800a01 <m+0x35>
    15e6:	93 89       	ldd	r25, Z+19	; 0x13
    15e8:	9f 7c       	andi	r25, 0xCF	; 207
    15ea:	93 8b       	std	Z+19, r25	; 0x13
	switch(compoutmode){ // OC0  -->  PB4
    15ec:	82 30       	cpi	r24, 0x02	; 2
    15ee:	91 f0       	breq	.+36     	; 0x1614 <TIMER_COUNTER0_compoutmode+0x36>
    15f0:	83 30       	cpi	r24, 0x03	; 3
    15f2:	f1 f0       	breq	.+60     	; 0x1630 <TIMER_COUNTER0_compoutmode+0x52>
    15f4:	81 30       	cpi	r24, 0x01	; 1
    15f6:	49 f5       	brne	.+82     	; 0x164a <TIMER_COUNTER0_compoutmode+0x6c>
		case 0: // Normal port operation, OC0 disconnected.
		break;
		case 1: // Reserved
			// Toggle OC0 on compare match
			m.portb.reg->ddr = 0x10;
    15f8:	ec ec       	ldi	r30, 0xCC	; 204
    15fa:	f9 e0       	ldi	r31, 0x09	; 9
    15fc:	a4 89       	ldd	r26, Z+20	; 0x14
    15fe:	b5 89       	ldd	r27, Z+21	; 0x15
    1600:	80 e1       	ldi	r24, 0x10	; 16
    1602:	11 96       	adiw	r26, 0x01	; 1
    1604:	8c 93       	st	X, r24
			m.tc0.reg->tccr0 |= (1 << COM00);
    1606:	04 a8       	ldd	r0, Z+52	; 0x34
    1608:	f5 a9       	ldd	r31, Z+53	; 0x35
    160a:	e0 2d       	mov	r30, r0
    160c:	83 89       	ldd	r24, Z+19	; 0x13
    160e:	80 61       	ori	r24, 0x10	; 16
    1610:	83 8b       	std	Z+19, r24	; 0x13
		break;
    1612:	08 95       	ret
		case 2: // Clear OC0 on compare match when up-counting. Set OC0 on compare
			// match when down counting.
			m.portb.reg->ddr = 0x10;
    1614:	ec ec       	ldi	r30, 0xCC	; 204
    1616:	f9 e0       	ldi	r31, 0x09	; 9
    1618:	a4 89       	ldd	r26, Z+20	; 0x14
    161a:	b5 89       	ldd	r27, Z+21	; 0x15
    161c:	80 e1       	ldi	r24, 0x10	; 16
    161e:	11 96       	adiw	r26, 0x01	; 1
    1620:	8c 93       	st	X, r24
			m.tc0.reg->tccr0 |= (1 << COM01);
    1622:	04 a8       	ldd	r0, Z+52	; 0x34
    1624:	f5 a9       	ldd	r31, Z+53	; 0x35
    1626:	e0 2d       	mov	r30, r0
    1628:	83 89       	ldd	r24, Z+19	; 0x13
    162a:	80 62       	ori	r24, 0x20	; 32
    162c:	83 8b       	std	Z+19, r24	; 0x13
		break;
    162e:	08 95       	ret
		case 3: // Set OC0 on compare match when up-counting. Clear OC0 on compare
			// match when down counting.
			m.portb.reg->ddr = 0x10;
    1630:	ec ec       	ldi	r30, 0xCC	; 204
    1632:	f9 e0       	ldi	r31, 0x09	; 9
    1634:	a4 89       	ldd	r26, Z+20	; 0x14
    1636:	b5 89       	ldd	r27, Z+21	; 0x15
    1638:	80 e1       	ldi	r24, 0x10	; 16
    163a:	11 96       	adiw	r26, 0x01	; 1
    163c:	8c 93       	st	X, r24
			m.tc0.reg->tccr0 |= (1 << COM00) | (1 << COM01);
    163e:	04 a8       	ldd	r0, Z+52	; 0x34
    1640:	f5 a9       	ldd	r31, Z+53	; 0x35
    1642:	e0 2d       	mov	r30, r0
    1644:	83 89       	ldd	r24, Z+19	; 0x13
    1646:	80 63       	ori	r24, 0x30	; 48
    1648:	83 8b       	std	Z+19, r24	; 0x13
    164a:	08 95       	ret

0000164c <TIMER_COUNTER0_compare>:
		break;
	}
}
void TIMER_COUNTER0_compare(unsigned char compare)
{
	m.tc0.reg->ocr0 = compare;
    164c:	e0 91 00 0a 	lds	r30, 0x0A00	; 0x800a00 <m+0x34>
    1650:	f0 91 01 0a 	lds	r31, 0x0A01	; 0x800a01 <m+0x35>
    1654:	81 8b       	std	Z+17, r24	; 0x11
    1656:	08 95       	ret

00001658 <TIMER_COUNTER0_stop>:
}
uint8_t TIMER_COUNTER0_stop(void)
// stops timer by setting prescaler to zero
{
	m.tc0.reg->tccr0 &= ~(7 << CS00); // No clock source. (Timer/Counter stopped)
    1658:	e0 91 00 0a 	lds	r30, 0x0A00	; 0x800a00 <m+0x34>
    165c:	f0 91 01 0a 	lds	r31, 0x0A01	; 0x800a01 <m+0x35>
    1660:	83 89       	ldd	r24, Z+19	; 0x13
    1662:	88 7f       	andi	r24, 0xF8	; 248
    1664:	83 8b       	std	Z+19, r24	; 0x13
	timer0_state = 0;
    1666:	10 92 21 0a 	sts	0x0A21, r1	; 0x800a21 <timer0_state>
	return timer0_state;
}
    166a:	80 e0       	ldi	r24, 0x00	; 0
    166c:	08 95       	ret

0000166e <TIMER_COUNTER1_start>:
// Frequency oscillator devision factor or prescaler.
// prescaler: clk T0S /(No prescaling); clk T0S /8 (From prescaler); clk T0S /64 (From prescaler);
// clk T0S /256 (From prescaler); clk T0S /1024 (From prescaler); External clock source on Tn pin. Clock on falling edge;
// External clock source on Tn pin. Clock on rising edge; default - clk T 0 S /1024 (From prescaler).
{
	if(!timer1_state){ // one shot
    166e:	20 91 1e 0a 	lds	r18, 0x0A1E	; 0x800a1e <timer1_state>
    1672:	21 11       	cpse	r18, r1
    1674:	61 c0       	rjmp	.+194    	; 0x1738 <TIMER_COUNTER1_start+0xca>
		m.tc1.reg->tccr1b &= ~(7 << CS10); // No clock source. (Timer/Counter stopped)
    1676:	e0 91 f4 09 	lds	r30, 0x09F4	; 0x8009f4 <m+0x28>
    167a:	f0 91 f5 09 	lds	r31, 0x09F5	; 0x8009f5 <m+0x29>
    167e:	26 85       	ldd	r18, Z+14	; 0x0e
    1680:	28 7f       	andi	r18, 0xF8	; 248
    1682:	26 87       	std	Z+14, r18	; 0x0e
		switch(prescaler){
    1684:	88 30       	cpi	r24, 0x08	; 8
    1686:	91 05       	cpc	r25, r1
    1688:	e9 f0       	breq	.+58     	; 0x16c4 <TIMER_COUNTER1_start+0x56>
    168a:	40 f4       	brcc	.+16     	; 0x169c <TIMER_COUNTER1_start+0x2e>
    168c:	86 30       	cpi	r24, 0x06	; 6
    168e:	91 05       	cpc	r25, r1
    1690:	c9 f1       	breq	.+114    	; 0x1704 <TIMER_COUNTER1_start+0x96>
    1692:	08 f0       	brcs	.+2      	; 0x1696 <TIMER_COUNTER1_start+0x28>
    1694:	3f c0       	rjmp	.+126    	; 0x1714 <TIMER_COUNTER1_start+0xa6>
    1696:	01 97       	sbiw	r24, 0x01	; 1
    1698:	69 f0       	breq	.+26     	; 0x16b4 <TIMER_COUNTER1_start+0x46>
    169a:	44 c0       	rjmp	.+136    	; 0x1724 <TIMER_COUNTER1_start+0xb6>
    169c:	81 15       	cp	r24, r1
    169e:	21 e0       	ldi	r18, 0x01	; 1
    16a0:	92 07       	cpc	r25, r18
    16a2:	01 f1       	breq	.+64     	; 0x16e4 <TIMER_COUNTER1_start+0x76>
    16a4:	81 15       	cp	r24, r1
    16a6:	24 e0       	ldi	r18, 0x04	; 4
    16a8:	92 07       	cpc	r25, r18
    16aa:	21 f1       	breq	.+72     	; 0x16f4 <TIMER_COUNTER1_start+0x86>
    16ac:	80 34       	cpi	r24, 0x40	; 64
    16ae:	91 05       	cpc	r25, r1
    16b0:	c9 f5       	brne	.+114    	; 0x1724 <TIMER_COUNTER1_start+0xb6>
    16b2:	10 c0       	rjmp	.+32     	; 0x16d4 <TIMER_COUNTER1_start+0x66>
			//case 0: // No clock source. (Timer/Counter stopped)
			//break;
			case 1: // clkI/O/1 (No prescaler
				m.tc1.reg->tccr1b |= (1 << CS10);
    16b4:	e0 91 f4 09 	lds	r30, 0x09F4	; 0x8009f4 <m+0x28>
    16b8:	f0 91 f5 09 	lds	r31, 0x09F5	; 0x8009f5 <m+0x29>
    16bc:	86 85       	ldd	r24, Z+14	; 0x0e
    16be:	81 60       	ori	r24, 0x01	; 1
    16c0:	86 87       	std	Z+14, r24	; 0x0e
			break;
    16c2:	37 c0       	rjmp	.+110    	; 0x1732 <TIMER_COUNTER1_start+0xc4>
			case 8: // clkI/O/8 (From prescaler)
				m.tc1.reg->tccr1b |= (1 << CS11);
    16c4:	e0 91 f4 09 	lds	r30, 0x09F4	; 0x8009f4 <m+0x28>
    16c8:	f0 91 f5 09 	lds	r31, 0x09F5	; 0x8009f5 <m+0x29>
    16cc:	86 85       	ldd	r24, Z+14	; 0x0e
    16ce:	82 60       	ori	r24, 0x02	; 2
    16d0:	86 87       	std	Z+14, r24	; 0x0e
			break;
    16d2:	2f c0       	rjmp	.+94     	; 0x1732 <TIMER_COUNTER1_start+0xc4>
			case 64: // clkI/O/64 (From prescaler)
				m.tc1.reg->tccr1b |= (3 << CS10);
    16d4:	e0 91 f4 09 	lds	r30, 0x09F4	; 0x8009f4 <m+0x28>
    16d8:	f0 91 f5 09 	lds	r31, 0x09F5	; 0x8009f5 <m+0x29>
    16dc:	86 85       	ldd	r24, Z+14	; 0x0e
    16de:	83 60       	ori	r24, 0x03	; 3
    16e0:	86 87       	std	Z+14, r24	; 0x0e
			break;
    16e2:	27 c0       	rjmp	.+78     	; 0x1732 <TIMER_COUNTER1_start+0xc4>
			case 256: // clkI/O/256 (From prescaler)
				m.tc1.reg->tccr1b |= (1 << CS12);
    16e4:	e0 91 f4 09 	lds	r30, 0x09F4	; 0x8009f4 <m+0x28>
    16e8:	f0 91 f5 09 	lds	r31, 0x09F5	; 0x8009f5 <m+0x29>
    16ec:	86 85       	ldd	r24, Z+14	; 0x0e
    16ee:	84 60       	ori	r24, 0x04	; 4
    16f0:	86 87       	std	Z+14, r24	; 0x0e
			break;
    16f2:	1f c0       	rjmp	.+62     	; 0x1732 <TIMER_COUNTER1_start+0xc4>
			case 1024: // clkI/O/1024 (From prescaler)
				m.tc1.reg->tccr1b |= (5 << CS10);
    16f4:	e0 91 f4 09 	lds	r30, 0x09F4	; 0x8009f4 <m+0x28>
    16f8:	f0 91 f5 09 	lds	r31, 0x09F5	; 0x8009f5 <m+0x29>
    16fc:	86 85       	ldd	r24, Z+14	; 0x0e
    16fe:	85 60       	ori	r24, 0x05	; 5
    1700:	86 87       	std	Z+14, r24	; 0x0e
			break;
    1702:	17 c0       	rjmp	.+46     	; 0x1732 <TIMER_COUNTER1_start+0xc4>
			case 6: // External clock source on Tn pin. Clock on falling edge [PD6]
				m.tc1.reg->tccr1b |= (6 << CS10);
    1704:	e0 91 f4 09 	lds	r30, 0x09F4	; 0x8009f4 <m+0x28>
    1708:	f0 91 f5 09 	lds	r31, 0x09F5	; 0x8009f5 <m+0x29>
    170c:	86 85       	ldd	r24, Z+14	; 0x0e
    170e:	86 60       	ori	r24, 0x06	; 6
    1710:	86 87       	std	Z+14, r24	; 0x0e
			break;
    1712:	0f c0       	rjmp	.+30     	; 0x1732 <TIMER_COUNTER1_start+0xc4>
			case 7: // External clock source on Tn pin. Clock on rising edge [PD6]
				m.tc1.reg->tccr1b |= (7 << CS10);
    1714:	e0 91 f4 09 	lds	r30, 0x09F4	; 0x8009f4 <m+0x28>
    1718:	f0 91 f5 09 	lds	r31, 0x09F5	; 0x8009f5 <m+0x29>
    171c:	86 85       	ldd	r24, Z+14	; 0x0e
    171e:	87 60       	ori	r24, 0x07	; 7
    1720:	86 87       	std	Z+14, r24	; 0x0e
			break;
    1722:	07 c0       	rjmp	.+14     	; 0x1732 <TIMER_COUNTER1_start+0xc4>
			default: // clkI/O/1024 (From prescaler)
				m.tc1.reg->tccr1b |= (5 << CS10);
    1724:	e0 91 f4 09 	lds	r30, 0x09F4	; 0x8009f4 <m+0x28>
    1728:	f0 91 f5 09 	lds	r31, 0x09F5	; 0x8009f5 <m+0x29>
    172c:	86 85       	ldd	r24, Z+14	; 0x0e
    172e:	85 60       	ori	r24, 0x05	; 5
    1730:	86 87       	std	Z+14, r24	; 0x0e
			break;
		}
		timer1_state = 85;
    1732:	85 e5       	ldi	r24, 0x55	; 85
    1734:	80 93 1e 0a 	sts	0x0A1E, r24	; 0x800a1e <timer1_state>
	}
	return timer1_state;
}
    1738:	80 91 1e 0a 	lds	r24, 0x0A1E	; 0x800a1e <timer1_state>
    173c:	08 95       	ret

0000173e <TIMER_COUNTER1_compoutmodeA>:
void TIMER_COUNTER1_compoutmodeA(unsigned char compoutmode)
{
	m.tc1.reg->tccr1a &= ~(3 << COM1A0);
    173e:	e0 91 f4 09 	lds	r30, 0x09F4	; 0x8009f4 <m+0x28>
    1742:	f0 91 f5 09 	lds	r31, 0x09F5	; 0x8009f5 <m+0x29>
    1746:	97 85       	ldd	r25, Z+15	; 0x0f
    1748:	9f 73       	andi	r25, 0x3F	; 63
    174a:	97 87       	std	Z+15, r25	; 0x0f
	switch(compoutmode){ // OC1A  -->  PB5
    174c:	82 30       	cpi	r24, 0x02	; 2
    174e:	a9 f0       	breq	.+42     	; 0x177a <TIMER_COUNTER1_compoutmodeA+0x3c>
    1750:	83 30       	cpi	r24, 0x03	; 3
    1752:	21 f1       	breq	.+72     	; 0x179c <TIMER_COUNTER1_compoutmodeA+0x5e>
    1754:	81 30       	cpi	r24, 0x01	; 1
    1756:	91 f5       	brne	.+100    	; 0x17bc <TIMER_COUNTER1_compoutmodeA+0x7e>
		case 0: // Normal port operation, OC1A disconnected.
		break;
		case 1: // Reserved
			// Toggle OC1A on compare match
			m.portb.reg->ddr |= 0x20;
    1758:	ec ec       	ldi	r30, 0xCC	; 204
    175a:	f9 e0       	ldi	r31, 0x09	; 9
    175c:	a4 89       	ldd	r26, Z+20	; 0x14
    175e:	b5 89       	ldd	r27, Z+21	; 0x15
    1760:	11 96       	adiw	r26, 0x01	; 1
    1762:	8c 91       	ld	r24, X
    1764:	11 97       	sbiw	r26, 0x01	; 1
    1766:	80 62       	ori	r24, 0x20	; 32
    1768:	11 96       	adiw	r26, 0x01	; 1
    176a:	8c 93       	st	X, r24
			m.tc1.reg->tccr1a |= (1 << COM1A0);
    176c:	00 a4       	ldd	r0, Z+40	; 0x28
    176e:	f1 a5       	ldd	r31, Z+41	; 0x29
    1770:	e0 2d       	mov	r30, r0
    1772:	87 85       	ldd	r24, Z+15	; 0x0f
    1774:	80 64       	ori	r24, 0x40	; 64
    1776:	87 87       	std	Z+15, r24	; 0x0f
		break;
    1778:	08 95       	ret
		case 2: // Clear OC1A on compare match when up-counting. Set OC1A on compare
			// match when down counting.
			m.portb.reg->ddr |= 0x20;
    177a:	ec ec       	ldi	r30, 0xCC	; 204
    177c:	f9 e0       	ldi	r31, 0x09	; 9
    177e:	a4 89       	ldd	r26, Z+20	; 0x14
    1780:	b5 89       	ldd	r27, Z+21	; 0x15
    1782:	11 96       	adiw	r26, 0x01	; 1
    1784:	8c 91       	ld	r24, X
    1786:	11 97       	sbiw	r26, 0x01	; 1
    1788:	80 62       	ori	r24, 0x20	; 32
    178a:	11 96       	adiw	r26, 0x01	; 1
    178c:	8c 93       	st	X, r24
			m.tc1.reg->tccr1a |= (1 << COM1A1);
    178e:	00 a4       	ldd	r0, Z+40	; 0x28
    1790:	f1 a5       	ldd	r31, Z+41	; 0x29
    1792:	e0 2d       	mov	r30, r0
    1794:	87 85       	ldd	r24, Z+15	; 0x0f
    1796:	80 68       	ori	r24, 0x80	; 128
    1798:	87 87       	std	Z+15, r24	; 0x0f
		break;
    179a:	08 95       	ret
		case 3: // Set OC1A on compare match when up-counting. Clear OC1A on compare
			// match when down counting.
			m.portb.reg->ddr |= 0x20;
    179c:	ec ec       	ldi	r30, 0xCC	; 204
    179e:	f9 e0       	ldi	r31, 0x09	; 9
    17a0:	a4 89       	ldd	r26, Z+20	; 0x14
    17a2:	b5 89       	ldd	r27, Z+21	; 0x15
    17a4:	11 96       	adiw	r26, 0x01	; 1
    17a6:	8c 91       	ld	r24, X
    17a8:	11 97       	sbiw	r26, 0x01	; 1
    17aa:	80 62       	ori	r24, 0x20	; 32
    17ac:	11 96       	adiw	r26, 0x01	; 1
    17ae:	8c 93       	st	X, r24
			m.tc1.reg->tccr1a |= (1 << COM1A0) | (1 << COM1A1);
    17b0:	00 a4       	ldd	r0, Z+40	; 0x28
    17b2:	f1 a5       	ldd	r31, Z+41	; 0x29
    17b4:	e0 2d       	mov	r30, r0
    17b6:	87 85       	ldd	r24, Z+15	; 0x0f
    17b8:	80 6c       	ori	r24, 0xC0	; 192
    17ba:	87 87       	std	Z+15, r24	; 0x0f
    17bc:	08 95       	ret

000017be <TIMER_COUNTER1_compoutmodeB>:
		break;
	}
}
void TIMER_COUNTER1_compoutmodeB(unsigned char compoutmode)
{
	m.tc1.reg->tccr1a &= ~(3 << COM1B0);
    17be:	e0 91 f4 09 	lds	r30, 0x09F4	; 0x8009f4 <m+0x28>
    17c2:	f0 91 f5 09 	lds	r31, 0x09F5	; 0x8009f5 <m+0x29>
    17c6:	97 85       	ldd	r25, Z+15	; 0x0f
    17c8:	9f 7c       	andi	r25, 0xCF	; 207
    17ca:	97 87       	std	Z+15, r25	; 0x0f
	switch(compoutmode){ // OC1B  -->  PB6
    17cc:	82 30       	cpi	r24, 0x02	; 2
    17ce:	a9 f0       	breq	.+42     	; 0x17fa <TIMER_COUNTER1_compoutmodeB+0x3c>
    17d0:	83 30       	cpi	r24, 0x03	; 3
    17d2:	21 f1       	breq	.+72     	; 0x181c <TIMER_COUNTER1_compoutmodeB+0x5e>
    17d4:	81 30       	cpi	r24, 0x01	; 1
    17d6:	91 f5       	brne	.+100    	; 0x183c <TIMER_COUNTER1_compoutmodeB+0x7e>
		case 0: // Normal port operation, OC1B disconnected.
		break;
		case 1: // Reserved
			// Toggle OC1A or OC1B on compare match
			m.portb.reg->ddr |= 0x40;
    17d8:	ec ec       	ldi	r30, 0xCC	; 204
    17da:	f9 e0       	ldi	r31, 0x09	; 9
    17dc:	a4 89       	ldd	r26, Z+20	; 0x14
    17de:	b5 89       	ldd	r27, Z+21	; 0x15
    17e0:	11 96       	adiw	r26, 0x01	; 1
    17e2:	8c 91       	ld	r24, X
    17e4:	11 97       	sbiw	r26, 0x01	; 1
    17e6:	80 64       	ori	r24, 0x40	; 64
    17e8:	11 96       	adiw	r26, 0x01	; 1
    17ea:	8c 93       	st	X, r24
			m.tc1.reg->tccr1a |= (1 << COM1B0);
    17ec:	00 a4       	ldd	r0, Z+40	; 0x28
    17ee:	f1 a5       	ldd	r31, Z+41	; 0x29
    17f0:	e0 2d       	mov	r30, r0
    17f2:	87 85       	ldd	r24, Z+15	; 0x0f
    17f4:	80 61       	ori	r24, 0x10	; 16
    17f6:	87 87       	std	Z+15, r24	; 0x0f
		break;
    17f8:	08 95       	ret
		case 2: // Clear OC1B on compare match when up-counting. Set OC1B on compare
			// match when down counting.
			m.portb.reg->ddr |= 0x40;
    17fa:	ec ec       	ldi	r30, 0xCC	; 204
    17fc:	f9 e0       	ldi	r31, 0x09	; 9
    17fe:	a4 89       	ldd	r26, Z+20	; 0x14
    1800:	b5 89       	ldd	r27, Z+21	; 0x15
    1802:	11 96       	adiw	r26, 0x01	; 1
    1804:	8c 91       	ld	r24, X
    1806:	11 97       	sbiw	r26, 0x01	; 1
    1808:	80 64       	ori	r24, 0x40	; 64
    180a:	11 96       	adiw	r26, 0x01	; 1
    180c:	8c 93       	st	X, r24
			m.tc1.reg->tccr1a |= (1 << COM1B1);
    180e:	00 a4       	ldd	r0, Z+40	; 0x28
    1810:	f1 a5       	ldd	r31, Z+41	; 0x29
    1812:	e0 2d       	mov	r30, r0
    1814:	87 85       	ldd	r24, Z+15	; 0x0f
    1816:	80 62       	ori	r24, 0x20	; 32
    1818:	87 87       	std	Z+15, r24	; 0x0f
		break;
    181a:	08 95       	ret
		case 3: // Set OC1B on compare match when up-counting. Clear OC1B on compare
			// match when down counting.
			m.portb.reg->ddr |= 0x40;
    181c:	ec ec       	ldi	r30, 0xCC	; 204
    181e:	f9 e0       	ldi	r31, 0x09	; 9
    1820:	a4 89       	ldd	r26, Z+20	; 0x14
    1822:	b5 89       	ldd	r27, Z+21	; 0x15
    1824:	11 96       	adiw	r26, 0x01	; 1
    1826:	8c 91       	ld	r24, X
    1828:	11 97       	sbiw	r26, 0x01	; 1
    182a:	80 64       	ori	r24, 0x40	; 64
    182c:	11 96       	adiw	r26, 0x01	; 1
    182e:	8c 93       	st	X, r24
			m.tc1.reg->tccr1a |= (1 << COM1B0) | (1 << COM1B1);
    1830:	00 a4       	ldd	r0, Z+40	; 0x28
    1832:	f1 a5       	ldd	r31, Z+41	; 0x29
    1834:	e0 2d       	mov	r30, r0
    1836:	87 85       	ldd	r24, Z+15	; 0x0f
    1838:	80 63       	ori	r24, 0x30	; 48
    183a:	87 87       	std	Z+15, r24	; 0x0f
    183c:	08 95       	ret

0000183e <TIMER_COUNTER1_compoutmodeC>:
		break;
	}
}
void TIMER_COUNTER1_compoutmodeC(unsigned char compoutmode)
{
	m.tc1.reg->tccr1a &= ~(3 << COM1C0);
    183e:	e0 91 f4 09 	lds	r30, 0x09F4	; 0x8009f4 <m+0x28>
    1842:	f0 91 f5 09 	lds	r31, 0x09F5	; 0x8009f5 <m+0x29>
    1846:	97 85       	ldd	r25, Z+15	; 0x0f
    1848:	93 7f       	andi	r25, 0xF3	; 243
    184a:	97 87       	std	Z+15, r25	; 0x0f
	switch(compoutmode){ // OC1C  -->  PB7
    184c:	82 30       	cpi	r24, 0x02	; 2
    184e:	a9 f0       	breq	.+42     	; 0x187a <TIMER_COUNTER1_compoutmodeC+0x3c>
    1850:	83 30       	cpi	r24, 0x03	; 3
    1852:	21 f1       	breq	.+72     	; 0x189c <TIMER_COUNTER1_compoutmodeC+0x5e>
    1854:	81 30       	cpi	r24, 0x01	; 1
    1856:	91 f5       	brne	.+100    	; 0x18bc <TIMER_COUNTER1_compoutmodeC+0x7e>
		case 0: // Normal port operation, OC1C disconnected.
		break;
		case 1: // Reserved
			// Toggle OC1A or OC1C on compare match
			m.portb.reg->ddr |= 0x80;
    1858:	ec ec       	ldi	r30, 0xCC	; 204
    185a:	f9 e0       	ldi	r31, 0x09	; 9
    185c:	a4 89       	ldd	r26, Z+20	; 0x14
    185e:	b5 89       	ldd	r27, Z+21	; 0x15
    1860:	11 96       	adiw	r26, 0x01	; 1
    1862:	8c 91       	ld	r24, X
    1864:	11 97       	sbiw	r26, 0x01	; 1
    1866:	80 68       	ori	r24, 0x80	; 128
    1868:	11 96       	adiw	r26, 0x01	; 1
    186a:	8c 93       	st	X, r24
			m.tc1.reg->tccr1a |= (1 << COM1C0);
    186c:	00 a4       	ldd	r0, Z+40	; 0x28
    186e:	f1 a5       	ldd	r31, Z+41	; 0x29
    1870:	e0 2d       	mov	r30, r0
    1872:	87 85       	ldd	r24, Z+15	; 0x0f
    1874:	84 60       	ori	r24, 0x04	; 4
    1876:	87 87       	std	Z+15, r24	; 0x0f
		break;
    1878:	08 95       	ret
		case 2: // Clear OC1C on compare match when up-counting. Set OC1C on compare
			// match when down counting.
			m.portb.reg->ddr |= 0x80;
    187a:	ec ec       	ldi	r30, 0xCC	; 204
    187c:	f9 e0       	ldi	r31, 0x09	; 9
    187e:	a4 89       	ldd	r26, Z+20	; 0x14
    1880:	b5 89       	ldd	r27, Z+21	; 0x15
    1882:	11 96       	adiw	r26, 0x01	; 1
    1884:	8c 91       	ld	r24, X
    1886:	11 97       	sbiw	r26, 0x01	; 1
    1888:	80 68       	ori	r24, 0x80	; 128
    188a:	11 96       	adiw	r26, 0x01	; 1
    188c:	8c 93       	st	X, r24
			m.tc1.reg->tccr1a |= (1 << COM1C1);
    188e:	00 a4       	ldd	r0, Z+40	; 0x28
    1890:	f1 a5       	ldd	r31, Z+41	; 0x29
    1892:	e0 2d       	mov	r30, r0
    1894:	87 85       	ldd	r24, Z+15	; 0x0f
    1896:	88 60       	ori	r24, 0x08	; 8
    1898:	87 87       	std	Z+15, r24	; 0x0f
		break;
    189a:	08 95       	ret
		case 3: // Set OC1C on compare match when up-counting. Clear OC1C on compare
			// match when down counting.
			m.portb.reg->ddr |= 0x80;
    189c:	ec ec       	ldi	r30, 0xCC	; 204
    189e:	f9 e0       	ldi	r31, 0x09	; 9
    18a0:	a4 89       	ldd	r26, Z+20	; 0x14
    18a2:	b5 89       	ldd	r27, Z+21	; 0x15
    18a4:	11 96       	adiw	r26, 0x01	; 1
    18a6:	8c 91       	ld	r24, X
    18a8:	11 97       	sbiw	r26, 0x01	; 1
    18aa:	80 68       	ori	r24, 0x80	; 128
    18ac:	11 96       	adiw	r26, 0x01	; 1
    18ae:	8c 93       	st	X, r24
			m.tc1.reg->tccr1a |= (1 << COM1C0) | (1 << COM1C1);
    18b0:	00 a4       	ldd	r0, Z+40	; 0x28
    18b2:	f1 a5       	ldd	r31, Z+41	; 0x29
    18b4:	e0 2d       	mov	r30, r0
    18b6:	87 85       	ldd	r24, Z+15	; 0x0f
    18b8:	8c 60       	ori	r24, 0x0C	; 12
    18ba:	87 87       	std	Z+15, r24	; 0x0f
    18bc:	08 95       	ret

000018be <TIMER_COUNTER1_compareA>:
		default:
		break;
	}
}
void TIMER_COUNTER1_compareA(uint16_t compare)
{
    18be:	cf 93       	push	r28
    18c0:	df 93       	push	r29
	m.tc1.reg->ocr1a = m.writelhbyte(compare);
    18c2:	c0 91 f4 09 	lds	r28, 0x09F4	; 0x8009f4 <m+0x28>
    18c6:	d0 91 f5 09 	lds	r29, 0x09F5	; 0x8009f5 <m+0x29>
    18ca:	e0 91 1a 0a 	lds	r30, 0x0A1A	; 0x800a1a <m+0x4e>
    18ce:	f0 91 1b 0a 	lds	r31, 0x0A1B	; 0x800a1b <m+0x4f>
    18d2:	09 95       	icall
    18d4:	9b 87       	std	Y+11, r25	; 0x0b
    18d6:	8a 87       	std	Y+10, r24	; 0x0a
}
    18d8:	df 91       	pop	r29
    18da:	cf 91       	pop	r28
    18dc:	08 95       	ret

000018de <TIMER_COUNTER1_compareB>:
void TIMER_COUNTER1_compareB(uint16_t compare)
{
    18de:	cf 93       	push	r28
    18e0:	df 93       	push	r29
	m.tc1.reg->ocr1b = m.writelhbyte(compare);
    18e2:	c0 91 f4 09 	lds	r28, 0x09F4	; 0x8009f4 <m+0x28>
    18e6:	d0 91 f5 09 	lds	r29, 0x09F5	; 0x8009f5 <m+0x29>
    18ea:	e0 91 1a 0a 	lds	r30, 0x0A1A	; 0x800a1a <m+0x4e>
    18ee:	f0 91 1b 0a 	lds	r31, 0x0A1B	; 0x800a1b <m+0x4f>
    18f2:	09 95       	icall
    18f4:	99 87       	std	Y+9, r25	; 0x09
    18f6:	88 87       	std	Y+8, r24	; 0x08
}
    18f8:	df 91       	pop	r29
    18fa:	cf 91       	pop	r28
    18fc:	08 95       	ret

000018fe <TIMER_COUNTER1_compareC>:
void TIMER_COUNTER1_compareC(uint16_t compare)
{
    18fe:	cf 93       	push	r28
    1900:	df 93       	push	r29
	m.tc1.reg->ocr1c = m.writelhbyte(compare);
    1902:	c0 91 f4 09 	lds	r28, 0x09F4	; 0x8009f4 <m+0x28>
    1906:	d0 91 f5 09 	lds	r29, 0x09F5	; 0x8009f5 <m+0x29>
    190a:	e0 91 1a 0a 	lds	r30, 0x0A1A	; 0x800a1a <m+0x4e>
    190e:	f0 91 1b 0a 	lds	r31, 0x0A1B	; 0x800a1b <m+0x4f>
    1912:	09 95       	icall
    1914:	99 af       	std	Y+57, r25	; 0x39
    1916:	88 af       	std	Y+56, r24	; 0x38
}
    1918:	df 91       	pop	r29
    191a:	cf 91       	pop	r28
    191c:	08 95       	ret

0000191e <TIMER_COUNTER1_stop>:
uint8_t TIMER_COUNTER1_stop(void)
// stops timer by setting prescaler to zero
{
	m.tc1.reg->tccr1b &= ~(7 << CS10); // No clock source. (Timer/Counter stopped)
    191e:	e0 91 f4 09 	lds	r30, 0x09F4	; 0x8009f4 <m+0x28>
    1922:	f0 91 f5 09 	lds	r31, 0x09F5	; 0x8009f5 <m+0x29>
    1926:	86 85       	ldd	r24, Z+14	; 0x0e
    1928:	88 7f       	andi	r24, 0xF8	; 248
    192a:	86 87       	std	Z+14, r24	; 0x0e
	timer1_state = 0;
    192c:	10 92 1e 0a 	sts	0x0A1E, r1	; 0x800a1e <timer1_state>
	return timer1_state;
}
    1930:	80 e0       	ldi	r24, 0x00	; 0
    1932:	08 95       	ret

00001934 <TIMER_COUNTER2_start>:
// Frequency oscillator devision factor or prescaler.
// prescaler: clk T0S /(No prescaling); clk T0S /8 (From prescaler); clk T0S /64 (From prescaler);
// clk T0S /256 (From prescaler); clk T0S /1024 (From prescaler); External clock source on Tn pin. Clock on falling edge;
// External clock source on Tn pin. Clock on rising edge; default - clk T 0 S /1024 (From prescaler).
{
	if(!timer2_state){ // one shot
    1934:	20 91 20 0a 	lds	r18, 0x0A20	; 0x800a20 <timer2_state>
    1938:	21 11       	cpse	r18, r1
    193a:	61 c0       	rjmp	.+194    	; 0x19fe <TIMER_COUNTER2_start+0xca>
		m.tc2.reg->tccr2 &= ~(7 << CS20); // No clock source. (Timer/Counter stopped)
    193c:	e0 91 fc 09 	lds	r30, 0x09FC	; 0x8009fc <m+0x30>
    1940:	f0 91 fd 09 	lds	r31, 0x09FD	; 0x8009fd <m+0x31>
    1944:	22 81       	ldd	r18, Z+2	; 0x02
    1946:	28 7f       	andi	r18, 0xF8	; 248
    1948:	22 83       	std	Z+2, r18	; 0x02
		switch(prescaler){
    194a:	88 30       	cpi	r24, 0x08	; 8
    194c:	91 05       	cpc	r25, r1
    194e:	e9 f0       	breq	.+58     	; 0x198a <TIMER_COUNTER2_start+0x56>
    1950:	40 f4       	brcc	.+16     	; 0x1962 <TIMER_COUNTER2_start+0x2e>
    1952:	86 30       	cpi	r24, 0x06	; 6
    1954:	91 05       	cpc	r25, r1
    1956:	c9 f1       	breq	.+114    	; 0x19ca <TIMER_COUNTER2_start+0x96>
    1958:	08 f0       	brcs	.+2      	; 0x195c <TIMER_COUNTER2_start+0x28>
    195a:	3f c0       	rjmp	.+126    	; 0x19da <TIMER_COUNTER2_start+0xa6>
    195c:	01 97       	sbiw	r24, 0x01	; 1
    195e:	69 f0       	breq	.+26     	; 0x197a <TIMER_COUNTER2_start+0x46>
    1960:	44 c0       	rjmp	.+136    	; 0x19ea <TIMER_COUNTER2_start+0xb6>
    1962:	81 15       	cp	r24, r1
    1964:	21 e0       	ldi	r18, 0x01	; 1
    1966:	92 07       	cpc	r25, r18
    1968:	01 f1       	breq	.+64     	; 0x19aa <TIMER_COUNTER2_start+0x76>
    196a:	81 15       	cp	r24, r1
    196c:	24 e0       	ldi	r18, 0x04	; 4
    196e:	92 07       	cpc	r25, r18
    1970:	21 f1       	breq	.+72     	; 0x19ba <TIMER_COUNTER2_start+0x86>
    1972:	80 34       	cpi	r24, 0x40	; 64
    1974:	91 05       	cpc	r25, r1
    1976:	c9 f5       	brne	.+114    	; 0x19ea <TIMER_COUNTER2_start+0xb6>
    1978:	10 c0       	rjmp	.+32     	; 0x199a <TIMER_COUNTER2_start+0x66>
			//case 0: // No clock source. (Timer/Counter stopped)
			//break;
			case 1: // clkI/O/(No prescaler)
				m.tc2.reg->tccr2 |= (1 << CS20);
    197a:	e0 91 fc 09 	lds	r30, 0x09FC	; 0x8009fc <m+0x30>
    197e:	f0 91 fd 09 	lds	r31, 0x09FD	; 0x8009fd <m+0x31>
    1982:	82 81       	ldd	r24, Z+2	; 0x02
    1984:	81 60       	ori	r24, 0x01	; 1
    1986:	82 83       	std	Z+2, r24	; 0x02
			break;
    1988:	37 c0       	rjmp	.+110    	; 0x19f8 <TIMER_COUNTER2_start+0xc4>
			case 8: // clkI/O/8 (From prescaler)
				m.tc2.reg->tccr2 |= (1 << CS21);
    198a:	e0 91 fc 09 	lds	r30, 0x09FC	; 0x8009fc <m+0x30>
    198e:	f0 91 fd 09 	lds	r31, 0x09FD	; 0x8009fd <m+0x31>
    1992:	82 81       	ldd	r24, Z+2	; 0x02
    1994:	82 60       	ori	r24, 0x02	; 2
    1996:	82 83       	std	Z+2, r24	; 0x02
			break;
    1998:	2f c0       	rjmp	.+94     	; 0x19f8 <TIMER_COUNTER2_start+0xc4>
			case 64: // clkI/O/64 (From prescaler)
				m.tc2.reg->tccr2 |= (3 << CS20);
    199a:	e0 91 fc 09 	lds	r30, 0x09FC	; 0x8009fc <m+0x30>
    199e:	f0 91 fd 09 	lds	r31, 0x09FD	; 0x8009fd <m+0x31>
    19a2:	82 81       	ldd	r24, Z+2	; 0x02
    19a4:	83 60       	ori	r24, 0x03	; 3
    19a6:	82 83       	std	Z+2, r24	; 0x02
			break;
    19a8:	27 c0       	rjmp	.+78     	; 0x19f8 <TIMER_COUNTER2_start+0xc4>
			case 256: // clkI/O/256 (From prescaler)
				m.tc2.reg->tccr2 |= (1 << CS22);
    19aa:	e0 91 fc 09 	lds	r30, 0x09FC	; 0x8009fc <m+0x30>
    19ae:	f0 91 fd 09 	lds	r31, 0x09FD	; 0x8009fd <m+0x31>
    19b2:	82 81       	ldd	r24, Z+2	; 0x02
    19b4:	84 60       	ori	r24, 0x04	; 4
    19b6:	82 83       	std	Z+2, r24	; 0x02
			break;
    19b8:	1f c0       	rjmp	.+62     	; 0x19f8 <TIMER_COUNTER2_start+0xc4>
			case 1024: // clkI/O/1024 (From prescaler)
				m.tc2.reg->tccr2 |= (5 << CS20);
    19ba:	e0 91 fc 09 	lds	r30, 0x09FC	; 0x8009fc <m+0x30>
    19be:	f0 91 fd 09 	lds	r31, 0x09FD	; 0x8009fd <m+0x31>
    19c2:	82 81       	ldd	r24, Z+2	; 0x02
    19c4:	85 60       	ori	r24, 0x05	; 5
    19c6:	82 83       	std	Z+2, r24	; 0x02
			break;
    19c8:	17 c0       	rjmp	.+46     	; 0x19f8 <TIMER_COUNTER2_start+0xc4>
			case 6: // External clock source on T2 pin. Clock on falling edge [PD7]
				m.tc2.reg->tccr2 |= (6 << CS20);
    19ca:	e0 91 fc 09 	lds	r30, 0x09FC	; 0x8009fc <m+0x30>
    19ce:	f0 91 fd 09 	lds	r31, 0x09FD	; 0x8009fd <m+0x31>
    19d2:	82 81       	ldd	r24, Z+2	; 0x02
    19d4:	86 60       	ori	r24, 0x06	; 6
    19d6:	82 83       	std	Z+2, r24	; 0x02
			break;
    19d8:	0f c0       	rjmp	.+30     	; 0x19f8 <TIMER_COUNTER2_start+0xc4>
			case 7: // External clock source on T2 pin. Clock on rising edge [PD7]
				m.tc2.reg->tccr2 |= (7 << CS20);
    19da:	e0 91 fc 09 	lds	r30, 0x09FC	; 0x8009fc <m+0x30>
    19de:	f0 91 fd 09 	lds	r31, 0x09FD	; 0x8009fd <m+0x31>
    19e2:	82 81       	ldd	r24, Z+2	; 0x02
    19e4:	87 60       	ori	r24, 0x07	; 7
    19e6:	82 83       	std	Z+2, r24	; 0x02
			break;
    19e8:	07 c0       	rjmp	.+14     	; 0x19f8 <TIMER_COUNTER2_start+0xc4>
			default:
				m.tc2.reg->tccr2 |= (5 << CS20);
    19ea:	e0 91 fc 09 	lds	r30, 0x09FC	; 0x8009fc <m+0x30>
    19ee:	f0 91 fd 09 	lds	r31, 0x09FD	; 0x8009fd <m+0x31>
    19f2:	82 81       	ldd	r24, Z+2	; 0x02
    19f4:	85 60       	ori	r24, 0x05	; 5
    19f6:	82 83       	std	Z+2, r24	; 0x02
			break;
		}
		timer2_state = 85;
    19f8:	85 e5       	ldi	r24, 0x55	; 85
    19fa:	80 93 20 0a 	sts	0x0A20, r24	; 0x800a20 <timer2_state>
	}
	return timer2_state;
}
    19fe:	80 91 20 0a 	lds	r24, 0x0A20	; 0x800a20 <timer2_state>
    1a02:	08 95       	ret

00001a04 <TIMER_COUNTER2_compoutmode>:
// compoutmode: Normal port operation, OC0 disconnected; Toggle OC0 on compare match; 
// Clear OC0 on compare match when up-counting. Set OC0 on compare match when downcounting. Clear OC0 on compare match;
// Set OC0 on compare match when up-counting. Clear OC0 on compare match when downcounting. Set OC0 on compare match ;
// default-Normal port operation, OC0 disconnected.
{
	m.tc2.reg->tccr2 &= ~((1 << COM20) | (1 << COM21));
    1a04:	e0 91 fc 09 	lds	r30, 0x09FC	; 0x8009fc <m+0x30>
    1a08:	f0 91 fd 09 	lds	r31, 0x09FD	; 0x8009fd <m+0x31>
    1a0c:	92 81       	ldd	r25, Z+2	; 0x02
    1a0e:	9f 7c       	andi	r25, 0xCF	; 207
    1a10:	92 83       	std	Z+2, r25	; 0x02
	switch(compoutmode){ // OC2  -->  PB7
    1a12:	82 30       	cpi	r24, 0x02	; 2
    1a14:	a9 f0       	breq	.+42     	; 0x1a40 <TIMER_COUNTER2_compoutmode+0x3c>
    1a16:	83 30       	cpi	r24, 0x03	; 3
    1a18:	21 f1       	breq	.+72     	; 0x1a62 <TIMER_COUNTER2_compoutmode+0x5e>
    1a1a:	81 30       	cpi	r24, 0x01	; 1
    1a1c:	91 f5       	brne	.+100    	; 0x1a82 <TIMER_COUNTER2_compoutmode+0x7e>
		case 0: // Normal port operation, OC2 disconnected.
		break;
		case 1: // Reserved
			// Toggle OC2 on compare match
			m.portb.reg->ddr |= 0x80;
    1a1e:	ec ec       	ldi	r30, 0xCC	; 204
    1a20:	f9 e0       	ldi	r31, 0x09	; 9
    1a22:	a4 89       	ldd	r26, Z+20	; 0x14
    1a24:	b5 89       	ldd	r27, Z+21	; 0x15
    1a26:	11 96       	adiw	r26, 0x01	; 1
    1a28:	8c 91       	ld	r24, X
    1a2a:	11 97       	sbiw	r26, 0x01	; 1
    1a2c:	80 68       	ori	r24, 0x80	; 128
    1a2e:	11 96       	adiw	r26, 0x01	; 1
    1a30:	8c 93       	st	X, r24
			m.tc2.reg->tccr2 |= (1 << COM20);
    1a32:	00 a8       	ldd	r0, Z+48	; 0x30
    1a34:	f1 a9       	ldd	r31, Z+49	; 0x31
    1a36:	e0 2d       	mov	r30, r0
    1a38:	82 81       	ldd	r24, Z+2	; 0x02
    1a3a:	80 61       	ori	r24, 0x10	; 16
    1a3c:	82 83       	std	Z+2, r24	; 0x02
		break;
    1a3e:	08 95       	ret
		case 2: // Clear OC2 on compare match when up-counting. Set OC0 on compare
			// match when down counting.
			m.portb.reg->ddr |= 0x80;
    1a40:	ec ec       	ldi	r30, 0xCC	; 204
    1a42:	f9 e0       	ldi	r31, 0x09	; 9
    1a44:	a4 89       	ldd	r26, Z+20	; 0x14
    1a46:	b5 89       	ldd	r27, Z+21	; 0x15
    1a48:	11 96       	adiw	r26, 0x01	; 1
    1a4a:	8c 91       	ld	r24, X
    1a4c:	11 97       	sbiw	r26, 0x01	; 1
    1a4e:	80 68       	ori	r24, 0x80	; 128
    1a50:	11 96       	adiw	r26, 0x01	; 1
    1a52:	8c 93       	st	X, r24
			m.tc2.reg->tccr2 |= (1 << COM21);
    1a54:	00 a8       	ldd	r0, Z+48	; 0x30
    1a56:	f1 a9       	ldd	r31, Z+49	; 0x31
    1a58:	e0 2d       	mov	r30, r0
    1a5a:	82 81       	ldd	r24, Z+2	; 0x02
    1a5c:	80 62       	ori	r24, 0x20	; 32
    1a5e:	82 83       	std	Z+2, r24	; 0x02
		break;
    1a60:	08 95       	ret
		case 3: // Set OC2 on compare match when up-counting. Clear OC0 on compare
			// match when down counting.
			m.portb.reg->ddr |= 0x80;
    1a62:	ec ec       	ldi	r30, 0xCC	; 204
    1a64:	f9 e0       	ldi	r31, 0x09	; 9
    1a66:	a4 89       	ldd	r26, Z+20	; 0x14
    1a68:	b5 89       	ldd	r27, Z+21	; 0x15
    1a6a:	11 96       	adiw	r26, 0x01	; 1
    1a6c:	8c 91       	ld	r24, X
    1a6e:	11 97       	sbiw	r26, 0x01	; 1
    1a70:	80 68       	ori	r24, 0x80	; 128
    1a72:	11 96       	adiw	r26, 0x01	; 1
    1a74:	8c 93       	st	X, r24
			m.tc2.reg->tccr2 |= (1 << COM20) | (1 << COM21);
    1a76:	00 a8       	ldd	r0, Z+48	; 0x30
    1a78:	f1 a9       	ldd	r31, Z+49	; 0x31
    1a7a:	e0 2d       	mov	r30, r0
    1a7c:	82 81       	ldd	r24, Z+2	; 0x02
    1a7e:	80 63       	ori	r24, 0x30	; 48
    1a80:	82 83       	std	Z+2, r24	; 0x02
    1a82:	08 95       	ret

00001a84 <TIMER_COUNTER2_compare>:
		break;
	}
}
void TIMER_COUNTER2_compare(unsigned char compare)
{
	m.tc2.reg->ocr2 = compare;
    1a84:	e0 91 fc 09 	lds	r30, 0x09FC	; 0x8009fc <m+0x30>
    1a88:	f0 91 fd 09 	lds	r31, 0x09FD	; 0x8009fd <m+0x31>
    1a8c:	80 83       	st	Z, r24
    1a8e:	08 95       	ret

00001a90 <TIMER_COUNTER2_stop>:
}
uint8_t TIMER_COUNTER2_stop(void)
// stops timer by setting prescaler to zero
{
	m.tc2.reg->tccr2 &= ~(7 << CS20); // No clock source. (Timer/Counter stopped)
    1a90:	e0 91 fc 09 	lds	r30, 0x09FC	; 0x8009fc <m+0x30>
    1a94:	f0 91 fd 09 	lds	r31, 0x09FD	; 0x8009fd <m+0x31>
    1a98:	82 81       	ldd	r24, Z+2	; 0x02
    1a9a:	88 7f       	andi	r24, 0xF8	; 248
    1a9c:	82 83       	std	Z+2, r24	; 0x02
	timer2_state = 0;
    1a9e:	10 92 20 0a 	sts	0x0A20, r1	; 0x800a20 <timer2_state>
	return timer2_state;
}
    1aa2:	80 e0       	ldi	r24, 0x00	; 0
    1aa4:	08 95       	ret

00001aa6 <TIMER_COUNTER3_start>:
// PARAMETER SETTING
// Frequency oscillator devision factor or prescaler.
// prescaler: clk T0S /(No prescaling); clk T0S /8 (From prescaler); clk T0S /64 (From prescaler);
// clk T0S /256 (From prescaler); clk T0S /1024 (From prescaler); External clock source on Tn pin. Clock on falling edge;
// External clock source on Tn pin. Clock on rising edge; default - clk T 0 S /1024 (From prescaler).
{
    1aa6:	9c 01       	movw	r18, r24
	if(!timer3_state){ // one shot
    1aa8:	80 91 1f 0a 	lds	r24, 0x0A1F	; 0x800a1f <timer3_state>
    1aac:	81 11       	cpse	r24, r1
    1aae:	54 c0       	rjmp	.+168    	; 0x1b58 <TIMER_COUNTER3_start+0xb2>
		m.tc3.reg->tccr3b &= ~(7 << CS30); // No clock source. (Timer/Counter stopped)
    1ab0:	40 91 f8 09 	lds	r20, 0x09F8	; 0x8009f8 <m+0x2c>
    1ab4:	50 91 f9 09 	lds	r21, 0x09F9	; 0x8009f9 <m+0x2d>
    1ab8:	fa 01       	movw	r30, r20
    1aba:	e6 5b       	subi	r30, 0xB6	; 182
    1abc:	ff 4f       	sbci	r31, 0xFF	; 255
    1abe:	90 81       	ld	r25, Z
    1ac0:	98 7f       	andi	r25, 0xF8	; 248
    1ac2:	90 83       	st	Z, r25
		switch(prescaler){
    1ac4:	28 30       	cpi	r18, 0x08	; 8
    1ac6:	31 05       	cpc	r19, r1
    1ac8:	d9 f0       	breq	.+54     	; 0x1b00 <TIMER_COUNTER3_start+0x5a>
    1aca:	40 f4       	brcc	.+16     	; 0x1adc <TIMER_COUNTER3_start+0x36>
    1acc:	26 30       	cpi	r18, 0x06	; 6
    1ace:	31 05       	cpc	r19, r1
    1ad0:	79 f1       	breq	.+94     	; 0x1b30 <TIMER_COUNTER3_start+0x8a>
    1ad2:	a0 f5       	brcc	.+104    	; 0x1b3c <TIMER_COUNTER3_start+0x96>
    1ad4:	21 30       	cpi	r18, 0x01	; 1
    1ad6:	31 05       	cpc	r19, r1
    1ad8:	69 f0       	breq	.+26     	; 0x1af4 <TIMER_COUNTER3_start+0x4e>
    1ada:	36 c0       	rjmp	.+108    	; 0x1b48 <TIMER_COUNTER3_start+0xa2>
    1adc:	21 15       	cp	r18, r1
    1ade:	81 e0       	ldi	r24, 0x01	; 1
    1ae0:	38 07       	cpc	r19, r24
    1ae2:	d1 f0       	breq	.+52     	; 0x1b18 <TIMER_COUNTER3_start+0x72>
    1ae4:	21 15       	cp	r18, r1
    1ae6:	84 e0       	ldi	r24, 0x04	; 4
    1ae8:	38 07       	cpc	r19, r24
    1aea:	e1 f0       	breq	.+56     	; 0x1b24 <TIMER_COUNTER3_start+0x7e>
    1aec:	20 34       	cpi	r18, 0x40	; 64
    1aee:	31 05       	cpc	r19, r1
    1af0:	59 f5       	brne	.+86     	; 0x1b48 <TIMER_COUNTER3_start+0xa2>
    1af2:	0c c0       	rjmp	.+24     	; 0x1b0c <TIMER_COUNTER3_start+0x66>
			//case 0: // No clock source. (Timer/Counter stopped)
			//break;
			case 1: // clkI/O/1 (No prescaler)
				m.tc3.reg->tccr3b |= (1 << CS30);
    1af4:	fa 01       	movw	r30, r20
    1af6:	e6 5b       	subi	r30, 0xB6	; 182
    1af8:	ff 4f       	sbci	r31, 0xFF	; 255
    1afa:	91 60       	ori	r25, 0x01	; 1
    1afc:	90 83       	st	Z, r25
			break;
    1afe:	29 c0       	rjmp	.+82     	; 0x1b52 <TIMER_COUNTER3_start+0xac>
			case 8: // clkI/O/8 (From prescaler)
				m.tc3.reg->tccr3b |= (1 << CS31);
    1b00:	fa 01       	movw	r30, r20
    1b02:	e6 5b       	subi	r30, 0xB6	; 182
    1b04:	ff 4f       	sbci	r31, 0xFF	; 255
    1b06:	92 60       	ori	r25, 0x02	; 2
    1b08:	90 83       	st	Z, r25
			break;
    1b0a:	23 c0       	rjmp	.+70     	; 0x1b52 <TIMER_COUNTER3_start+0xac>
			case 64: // clkI/O/64 (From prescaler)
				m.tc3.reg->tccr3b |= (3 << CS30);
    1b0c:	fa 01       	movw	r30, r20
    1b0e:	e6 5b       	subi	r30, 0xB6	; 182
    1b10:	ff 4f       	sbci	r31, 0xFF	; 255
    1b12:	93 60       	ori	r25, 0x03	; 3
    1b14:	90 83       	st	Z, r25
			break;
    1b16:	1d c0       	rjmp	.+58     	; 0x1b52 <TIMER_COUNTER3_start+0xac>
			case 256: // clkI/O/256 (From prescaler)
				m.tc3.reg->tccr3b |= (1 << CS32);
    1b18:	fa 01       	movw	r30, r20
    1b1a:	e6 5b       	subi	r30, 0xB6	; 182
    1b1c:	ff 4f       	sbci	r31, 0xFF	; 255
    1b1e:	94 60       	ori	r25, 0x04	; 4
    1b20:	90 83       	st	Z, r25
			break;
    1b22:	17 c0       	rjmp	.+46     	; 0x1b52 <TIMER_COUNTER3_start+0xac>
			case 1024: // clkI/O/1024 (From prescaler)
				m.tc3.reg->tccr3b |= (5 << CS30);
    1b24:	fa 01       	movw	r30, r20
    1b26:	e6 5b       	subi	r30, 0xB6	; 182
    1b28:	ff 4f       	sbci	r31, 0xFF	; 255
    1b2a:	95 60       	ori	r25, 0x05	; 5
    1b2c:	90 83       	st	Z, r25
			break;
    1b2e:	11 c0       	rjmp	.+34     	; 0x1b52 <TIMER_COUNTER3_start+0xac>
			case 6: // External clock source on Tn pin. Clock on falling edge [PE6]
				m.tc3.reg->tccr3b |= (6 << CS30);
    1b30:	fa 01       	movw	r30, r20
    1b32:	e6 5b       	subi	r30, 0xB6	; 182
    1b34:	ff 4f       	sbci	r31, 0xFF	; 255
    1b36:	96 60       	ori	r25, 0x06	; 6
    1b38:	90 83       	st	Z, r25
			break;
    1b3a:	0b c0       	rjmp	.+22     	; 0x1b52 <TIMER_COUNTER3_start+0xac>
			case 7: // External clock source on Tn pin. Clock on rising edge [PE6]
				m.tc3.reg->tccr3b |= (7 << CS30);
    1b3c:	fa 01       	movw	r30, r20
    1b3e:	e6 5b       	subi	r30, 0xB6	; 182
    1b40:	ff 4f       	sbci	r31, 0xFF	; 255
    1b42:	97 60       	ori	r25, 0x07	; 7
    1b44:	90 83       	st	Z, r25
			break;
    1b46:	05 c0       	rjmp	.+10     	; 0x1b52 <TIMER_COUNTER3_start+0xac>
			default:
				m.tc3.reg->tccr3b |= (5 << CS30);
    1b48:	fa 01       	movw	r30, r20
    1b4a:	e6 5b       	subi	r30, 0xB6	; 182
    1b4c:	ff 4f       	sbci	r31, 0xFF	; 255
    1b4e:	95 60       	ori	r25, 0x05	; 5
    1b50:	90 83       	st	Z, r25
			break;
		}
		timer3_state = 85;
    1b52:	85 e5       	ldi	r24, 0x55	; 85
    1b54:	80 93 1f 0a 	sts	0x0A1F, r24	; 0x800a1f <timer3_state>
	}	
	return timer3_state;
}
    1b58:	80 91 1f 0a 	lds	r24, 0x0A1F	; 0x800a1f <timer3_state>
    1b5c:	08 95       	ret

00001b5e <TIMER_COUNTER3_compoutmodeA>:
void TIMER_COUNTER3_compoutmodeA(unsigned char compoutmode)
{
	m.tc3.reg->tccr3a &= ~(3 << COM3A0);
    1b5e:	e0 91 f8 09 	lds	r30, 0x09F8	; 0x8009f8 <m+0x2c>
    1b62:	f0 91 f9 09 	lds	r31, 0x09F9	; 0x8009f9 <m+0x2d>
    1b66:	e5 5b       	subi	r30, 0xB5	; 181
    1b68:	ff 4f       	sbci	r31, 0xFF	; 255
    1b6a:	90 81       	ld	r25, Z
    1b6c:	9f 73       	andi	r25, 0x3F	; 63
    1b6e:	90 83       	st	Z, r25
	switch(compoutmode){ // OC3A  -->  PE3
    1b70:	82 30       	cpi	r24, 0x02	; 2
    1b72:	b9 f0       	breq	.+46     	; 0x1ba2 <TIMER_COUNTER3_compoutmodeA+0x44>
    1b74:	83 30       	cpi	r24, 0x03	; 3
    1b76:	41 f1       	breq	.+80     	; 0x1bc8 <TIMER_COUNTER3_compoutmodeA+0x6a>
    1b78:	81 30       	cpi	r24, 0x01	; 1
    1b7a:	c1 f5       	brne	.+112    	; 0x1bec <TIMER_COUNTER3_compoutmodeA+0x8e>
		case 0: // Normal port operation, OC3A disconnected.
		break;
		case 1: // Reserved
			// Toggle OC3A on compare match
			m.porte.reg->ddr |= 0x08;
    1b7c:	ec ec       	ldi	r30, 0xCC	; 204
    1b7e:	f9 e0       	ldi	r31, 0x09	; 9
    1b80:	a2 8d       	ldd	r26, Z+26	; 0x1a
    1b82:	b3 8d       	ldd	r27, Z+27	; 0x1b
    1b84:	11 96       	adiw	r26, 0x01	; 1
    1b86:	8c 91       	ld	r24, X
    1b88:	11 97       	sbiw	r26, 0x01	; 1
    1b8a:	88 60       	ori	r24, 0x08	; 8
    1b8c:	11 96       	adiw	r26, 0x01	; 1
    1b8e:	8c 93       	st	X, r24
			m.tc3.reg->tccr3a |= (1 << COM3A0);
    1b90:	04 a4       	ldd	r0, Z+44	; 0x2c
    1b92:	f5 a5       	ldd	r31, Z+45	; 0x2d
    1b94:	e0 2d       	mov	r30, r0
    1b96:	e5 5b       	subi	r30, 0xB5	; 181
    1b98:	ff 4f       	sbci	r31, 0xFF	; 255
    1b9a:	80 81       	ld	r24, Z
    1b9c:	80 64       	ori	r24, 0x40	; 64
    1b9e:	80 83       	st	Z, r24
		break;
    1ba0:	08 95       	ret
		case 2: // Clear OC3A on compare match when up-counting. Set OC0 on compare
			// match when down counting.
			m.porte.reg->ddr |= 0x08;
    1ba2:	ec ec       	ldi	r30, 0xCC	; 204
    1ba4:	f9 e0       	ldi	r31, 0x09	; 9
    1ba6:	a2 8d       	ldd	r26, Z+26	; 0x1a
    1ba8:	b3 8d       	ldd	r27, Z+27	; 0x1b
    1baa:	11 96       	adiw	r26, 0x01	; 1
    1bac:	8c 91       	ld	r24, X
    1bae:	11 97       	sbiw	r26, 0x01	; 1
    1bb0:	88 60       	ori	r24, 0x08	; 8
    1bb2:	11 96       	adiw	r26, 0x01	; 1
    1bb4:	8c 93       	st	X, r24
			m.tc3.reg->tccr3a |= (1 << COM3A1);
    1bb6:	04 a4       	ldd	r0, Z+44	; 0x2c
    1bb8:	f5 a5       	ldd	r31, Z+45	; 0x2d
    1bba:	e0 2d       	mov	r30, r0
    1bbc:	e5 5b       	subi	r30, 0xB5	; 181
    1bbe:	ff 4f       	sbci	r31, 0xFF	; 255
    1bc0:	80 81       	ld	r24, Z
    1bc2:	80 68       	ori	r24, 0x80	; 128
    1bc4:	80 83       	st	Z, r24
		break;
    1bc6:	08 95       	ret
		case 3: // Set OC3A on compare match when up-counting. Clear OC0 on compare
			// match when down counting.
			m.porte.reg->ddr |= 0x08;
    1bc8:	ec ec       	ldi	r30, 0xCC	; 204
    1bca:	f9 e0       	ldi	r31, 0x09	; 9
    1bcc:	a2 8d       	ldd	r26, Z+26	; 0x1a
    1bce:	b3 8d       	ldd	r27, Z+27	; 0x1b
    1bd0:	11 96       	adiw	r26, 0x01	; 1
    1bd2:	8c 91       	ld	r24, X
    1bd4:	11 97       	sbiw	r26, 0x01	; 1
    1bd6:	88 60       	ori	r24, 0x08	; 8
    1bd8:	11 96       	adiw	r26, 0x01	; 1
    1bda:	8c 93       	st	X, r24
			m.tc3.reg->tccr3a |= (1 << COM3A0) | (1 << COM3A1);
    1bdc:	04 a4       	ldd	r0, Z+44	; 0x2c
    1bde:	f5 a5       	ldd	r31, Z+45	; 0x2d
    1be0:	e0 2d       	mov	r30, r0
    1be2:	e5 5b       	subi	r30, 0xB5	; 181
    1be4:	ff 4f       	sbci	r31, 0xFF	; 255
    1be6:	80 81       	ld	r24, Z
    1be8:	80 6c       	ori	r24, 0xC0	; 192
    1bea:	80 83       	st	Z, r24
    1bec:	08 95       	ret

00001bee <TIMER_COUNTER3_compoutmodeB>:
		break;
	}
}
void TIMER_COUNTER3_compoutmodeB(unsigned char compoutmode)
{
	m.tc3.reg->tccr3a &= ~(3 << COM3B0);
    1bee:	e0 91 f8 09 	lds	r30, 0x09F8	; 0x8009f8 <m+0x2c>
    1bf2:	f0 91 f9 09 	lds	r31, 0x09F9	; 0x8009f9 <m+0x2d>
    1bf6:	e5 5b       	subi	r30, 0xB5	; 181
    1bf8:	ff 4f       	sbci	r31, 0xFF	; 255
    1bfa:	90 81       	ld	r25, Z
    1bfc:	9f 7c       	andi	r25, 0xCF	; 207
    1bfe:	90 83       	st	Z, r25
	switch(compoutmode){ // OC3B  -->  PE4
    1c00:	82 30       	cpi	r24, 0x02	; 2
    1c02:	b9 f0       	breq	.+46     	; 0x1c32 <TIMER_COUNTER3_compoutmodeB+0x44>
    1c04:	83 30       	cpi	r24, 0x03	; 3
    1c06:	41 f1       	breq	.+80     	; 0x1c58 <TIMER_COUNTER3_compoutmodeB+0x6a>
    1c08:	81 30       	cpi	r24, 0x01	; 1
    1c0a:	c1 f5       	brne	.+112    	; 0x1c7c <TIMER_COUNTER3_compoutmodeB+0x8e>
		case 0: // Normal port operation, OC3B disconnected.
		break;
		case 1: // Reserved
			// Toggle OC3A or OC3B on compare match
			m.porte.reg->ddr |= 0x10;
    1c0c:	ec ec       	ldi	r30, 0xCC	; 204
    1c0e:	f9 e0       	ldi	r31, 0x09	; 9
    1c10:	a2 8d       	ldd	r26, Z+26	; 0x1a
    1c12:	b3 8d       	ldd	r27, Z+27	; 0x1b
    1c14:	11 96       	adiw	r26, 0x01	; 1
    1c16:	8c 91       	ld	r24, X
    1c18:	11 97       	sbiw	r26, 0x01	; 1
    1c1a:	80 61       	ori	r24, 0x10	; 16
    1c1c:	11 96       	adiw	r26, 0x01	; 1
    1c1e:	8c 93       	st	X, r24
			m.tc3.reg->tccr3a |= (1 << COM3B0);
    1c20:	04 a4       	ldd	r0, Z+44	; 0x2c
    1c22:	f5 a5       	ldd	r31, Z+45	; 0x2d
    1c24:	e0 2d       	mov	r30, r0
    1c26:	e5 5b       	subi	r30, 0xB5	; 181
    1c28:	ff 4f       	sbci	r31, 0xFF	; 255
    1c2a:	80 81       	ld	r24, Z
    1c2c:	80 61       	ori	r24, 0x10	; 16
    1c2e:	80 83       	st	Z, r24
		break;
    1c30:	08 95       	ret
		case 2: // Clear OC3B on compare match when up-counting. Set OC3B on compare
			// match when down counting.
			m.porte.reg->ddr |= 0x10;
    1c32:	ec ec       	ldi	r30, 0xCC	; 204
    1c34:	f9 e0       	ldi	r31, 0x09	; 9
    1c36:	a2 8d       	ldd	r26, Z+26	; 0x1a
    1c38:	b3 8d       	ldd	r27, Z+27	; 0x1b
    1c3a:	11 96       	adiw	r26, 0x01	; 1
    1c3c:	8c 91       	ld	r24, X
    1c3e:	11 97       	sbiw	r26, 0x01	; 1
    1c40:	80 61       	ori	r24, 0x10	; 16
    1c42:	11 96       	adiw	r26, 0x01	; 1
    1c44:	8c 93       	st	X, r24
			m.tc3.reg->tccr3a |= (1 << COM3B1);
    1c46:	04 a4       	ldd	r0, Z+44	; 0x2c
    1c48:	f5 a5       	ldd	r31, Z+45	; 0x2d
    1c4a:	e0 2d       	mov	r30, r0
    1c4c:	e5 5b       	subi	r30, 0xB5	; 181
    1c4e:	ff 4f       	sbci	r31, 0xFF	; 255
    1c50:	80 81       	ld	r24, Z
    1c52:	80 62       	ori	r24, 0x20	; 32
    1c54:	80 83       	st	Z, r24
		break;
    1c56:	08 95       	ret
		case 3: // Set OC3B on compare match when up-counting. Clear OC3B on compare
			// match when down counting.
			m.porte.reg->ddr |= 0x10;
    1c58:	ec ec       	ldi	r30, 0xCC	; 204
    1c5a:	f9 e0       	ldi	r31, 0x09	; 9
    1c5c:	a2 8d       	ldd	r26, Z+26	; 0x1a
    1c5e:	b3 8d       	ldd	r27, Z+27	; 0x1b
    1c60:	11 96       	adiw	r26, 0x01	; 1
    1c62:	8c 91       	ld	r24, X
    1c64:	11 97       	sbiw	r26, 0x01	; 1
    1c66:	80 61       	ori	r24, 0x10	; 16
    1c68:	11 96       	adiw	r26, 0x01	; 1
    1c6a:	8c 93       	st	X, r24
			m.tc3.reg->tccr3a |= (1 << COM3B0) | (1 << COM3B1);
    1c6c:	04 a4       	ldd	r0, Z+44	; 0x2c
    1c6e:	f5 a5       	ldd	r31, Z+45	; 0x2d
    1c70:	e0 2d       	mov	r30, r0
    1c72:	e5 5b       	subi	r30, 0xB5	; 181
    1c74:	ff 4f       	sbci	r31, 0xFF	; 255
    1c76:	80 81       	ld	r24, Z
    1c78:	80 63       	ori	r24, 0x30	; 48
    1c7a:	80 83       	st	Z, r24
    1c7c:	08 95       	ret

00001c7e <TIMER_COUNTER3_compoutmodeC>:
		break;
	}
}
void TIMER_COUNTER3_compoutmodeC(unsigned char compoutmode)
{
	m.tc3.reg->tccr3a &= ~(3 << COM3C0);
    1c7e:	e0 91 f8 09 	lds	r30, 0x09F8	; 0x8009f8 <m+0x2c>
    1c82:	f0 91 f9 09 	lds	r31, 0x09F9	; 0x8009f9 <m+0x2d>
    1c86:	e5 5b       	subi	r30, 0xB5	; 181
    1c88:	ff 4f       	sbci	r31, 0xFF	; 255
    1c8a:	90 81       	ld	r25, Z
    1c8c:	93 7f       	andi	r25, 0xF3	; 243
    1c8e:	90 83       	st	Z, r25
	switch(compoutmode){ // OC3C  -->  PE5
    1c90:	82 30       	cpi	r24, 0x02	; 2
    1c92:	b9 f0       	breq	.+46     	; 0x1cc2 <TIMER_COUNTER3_compoutmodeC+0x44>
    1c94:	83 30       	cpi	r24, 0x03	; 3
    1c96:	41 f1       	breq	.+80     	; 0x1ce8 <TIMER_COUNTER3_compoutmodeC+0x6a>
    1c98:	81 30       	cpi	r24, 0x01	; 1
    1c9a:	c1 f5       	brne	.+112    	; 0x1d0c <TIMER_COUNTER3_compoutmodeC+0x8e>
		case 0: // Normal port operation, OC3C disconnected.
		break;
		case 1: // Reserved
			// Toggle OC3A or OC3C on compare match
			m.porte.reg->ddr |= 0x20;
    1c9c:	ec ec       	ldi	r30, 0xCC	; 204
    1c9e:	f9 e0       	ldi	r31, 0x09	; 9
    1ca0:	a2 8d       	ldd	r26, Z+26	; 0x1a
    1ca2:	b3 8d       	ldd	r27, Z+27	; 0x1b
    1ca4:	11 96       	adiw	r26, 0x01	; 1
    1ca6:	8c 91       	ld	r24, X
    1ca8:	11 97       	sbiw	r26, 0x01	; 1
    1caa:	80 62       	ori	r24, 0x20	; 32
    1cac:	11 96       	adiw	r26, 0x01	; 1
    1cae:	8c 93       	st	X, r24
			m.tc3.reg->tccr3a |= (1 << COM3C0);
    1cb0:	04 a4       	ldd	r0, Z+44	; 0x2c
    1cb2:	f5 a5       	ldd	r31, Z+45	; 0x2d
    1cb4:	e0 2d       	mov	r30, r0
    1cb6:	e5 5b       	subi	r30, 0xB5	; 181
    1cb8:	ff 4f       	sbci	r31, 0xFF	; 255
    1cba:	80 81       	ld	r24, Z
    1cbc:	84 60       	ori	r24, 0x04	; 4
    1cbe:	80 83       	st	Z, r24
		break;
    1cc0:	08 95       	ret
		case 2: // Clear OC3C on compare match when up-counting. Set OC3C on compare
			// match when down counting.
			m.porte.reg->ddr |= 0x20;
    1cc2:	ec ec       	ldi	r30, 0xCC	; 204
    1cc4:	f9 e0       	ldi	r31, 0x09	; 9
    1cc6:	a2 8d       	ldd	r26, Z+26	; 0x1a
    1cc8:	b3 8d       	ldd	r27, Z+27	; 0x1b
    1cca:	11 96       	adiw	r26, 0x01	; 1
    1ccc:	8c 91       	ld	r24, X
    1cce:	11 97       	sbiw	r26, 0x01	; 1
    1cd0:	80 62       	ori	r24, 0x20	; 32
    1cd2:	11 96       	adiw	r26, 0x01	; 1
    1cd4:	8c 93       	st	X, r24
			m.tc3.reg->tccr3a |= (1 << COM3C1);
    1cd6:	04 a4       	ldd	r0, Z+44	; 0x2c
    1cd8:	f5 a5       	ldd	r31, Z+45	; 0x2d
    1cda:	e0 2d       	mov	r30, r0
    1cdc:	e5 5b       	subi	r30, 0xB5	; 181
    1cde:	ff 4f       	sbci	r31, 0xFF	; 255
    1ce0:	80 81       	ld	r24, Z
    1ce2:	88 60       	ori	r24, 0x08	; 8
    1ce4:	80 83       	st	Z, r24
		break;
    1ce6:	08 95       	ret
		case 3: // Set OC3C on compare match when up-counting. Clear OC3C on compare
			// match when down counting.
			m.porte.reg->ddr |= 0x20;
    1ce8:	ec ec       	ldi	r30, 0xCC	; 204
    1cea:	f9 e0       	ldi	r31, 0x09	; 9
    1cec:	a2 8d       	ldd	r26, Z+26	; 0x1a
    1cee:	b3 8d       	ldd	r27, Z+27	; 0x1b
    1cf0:	11 96       	adiw	r26, 0x01	; 1
    1cf2:	8c 91       	ld	r24, X
    1cf4:	11 97       	sbiw	r26, 0x01	; 1
    1cf6:	80 62       	ori	r24, 0x20	; 32
    1cf8:	11 96       	adiw	r26, 0x01	; 1
    1cfa:	8c 93       	st	X, r24
			m.tc3.reg->tccr3a |= (1 << COM3C0) | (1 << COM3C1);
    1cfc:	04 a4       	ldd	r0, Z+44	; 0x2c
    1cfe:	f5 a5       	ldd	r31, Z+45	; 0x2d
    1d00:	e0 2d       	mov	r30, r0
    1d02:	e5 5b       	subi	r30, 0xB5	; 181
    1d04:	ff 4f       	sbci	r31, 0xFF	; 255
    1d06:	80 81       	ld	r24, Z
    1d08:	8c 60       	ori	r24, 0x0C	; 12
    1d0a:	80 83       	st	Z, r24
    1d0c:	08 95       	ret

00001d0e <TIMER_COUNTER3_compareA>:
		default:
		break;
	}
}
void TIMER_COUNTER3_compareA(uint16_t compare)
{
    1d0e:	cf 93       	push	r28
    1d10:	df 93       	push	r29
	m.tc3.reg->ocr3a = m.writelhbyte(compare);
    1d12:	c0 91 f8 09 	lds	r28, 0x09F8	; 0x8009f8 <m+0x2c>
    1d16:	d0 91 f9 09 	lds	r29, 0x09F9	; 0x8009f9 <m+0x2d>
    1d1a:	ca 5b       	subi	r28, 0xBA	; 186
    1d1c:	df 4f       	sbci	r29, 0xFF	; 255
    1d1e:	e0 91 1a 0a 	lds	r30, 0x0A1A	; 0x800a1a <m+0x4e>
    1d22:	f0 91 1b 0a 	lds	r31, 0x0A1B	; 0x800a1b <m+0x4f>
    1d26:	09 95       	icall
    1d28:	99 83       	std	Y+1, r25	; 0x01
    1d2a:	88 83       	st	Y, r24
}
    1d2c:	df 91       	pop	r29
    1d2e:	cf 91       	pop	r28
    1d30:	08 95       	ret

00001d32 <TIMER_COUNTER3_compareB>:
void TIMER_COUNTER3_compareB(uint16_t compare)
{
    1d32:	cf 93       	push	r28
    1d34:	df 93       	push	r29
	m.tc3.reg->ocr3b = m.writelhbyte(compare);
    1d36:	c0 91 f8 09 	lds	r28, 0x09F8	; 0x8009f8 <m+0x2c>
    1d3a:	d0 91 f9 09 	lds	r29, 0x09F9	; 0x8009f9 <m+0x2d>
    1d3e:	cc 5b       	subi	r28, 0xBC	; 188
    1d40:	df 4f       	sbci	r29, 0xFF	; 255
    1d42:	e0 91 1a 0a 	lds	r30, 0x0A1A	; 0x800a1a <m+0x4e>
    1d46:	f0 91 1b 0a 	lds	r31, 0x0A1B	; 0x800a1b <m+0x4f>
    1d4a:	09 95       	icall
    1d4c:	99 83       	std	Y+1, r25	; 0x01
    1d4e:	88 83       	st	Y, r24
}
    1d50:	df 91       	pop	r29
    1d52:	cf 91       	pop	r28
    1d54:	08 95       	ret

00001d56 <TIMER_COUNTER3_compareC>:
void TIMER_COUNTER3_compareC(uint16_t compare)
{
    1d56:	cf 93       	push	r28
    1d58:	df 93       	push	r29
	m.tc3.reg->ocr3c = m.writelhbyte(compare);
    1d5a:	c0 91 f8 09 	lds	r28, 0x09F8	; 0x8009f8 <m+0x2c>
    1d5e:	d0 91 f9 09 	lds	r29, 0x09F9	; 0x8009f9 <m+0x2d>
    1d62:	ce 5b       	subi	r28, 0xBE	; 190
    1d64:	df 4f       	sbci	r29, 0xFF	; 255
    1d66:	e0 91 1a 0a 	lds	r30, 0x0A1A	; 0x800a1a <m+0x4e>
    1d6a:	f0 91 1b 0a 	lds	r31, 0x0A1B	; 0x800a1b <m+0x4f>
    1d6e:	09 95       	icall
    1d70:	99 83       	std	Y+1, r25	; 0x01
    1d72:	88 83       	st	Y, r24
}
    1d74:	df 91       	pop	r29
    1d76:	cf 91       	pop	r28
    1d78:	08 95       	ret

00001d7a <TIMER_COUNTER3_stop>:
uint8_t TIMER_COUNTER3_stop(void)
// stops timer by setting prescaler to zero
{
	m.tc3.reg->tccr3b &= ~(7 << CS30); // No clock source. (Timer/Counter stopped)
    1d7a:	e0 91 f8 09 	lds	r30, 0x09F8	; 0x8009f8 <m+0x2c>
    1d7e:	f0 91 f9 09 	lds	r31, 0x09F9	; 0x8009f9 <m+0x2d>
    1d82:	e6 5b       	subi	r30, 0xB6	; 182
    1d84:	ff 4f       	sbci	r31, 0xFF	; 255
    1d86:	80 81       	ld	r24, Z
    1d88:	88 7f       	andi	r24, 0xF8	; 248
    1d8a:	80 83       	st	Z, r24
	timer3_state = 0;
    1d8c:	10 92 1f 0a 	sts	0x0A1F, r1	; 0x800a1f <timer3_state>
	return timer3_state;
}
    1d90:	80 e0       	ldi	r24, 0x00	; 0
    1d92:	08 95       	ret

00001d94 <TIMER_COUNTER0enable>:
/*** Procedure & Function ***/
TIMER_COUNTER0 TIMER_COUNTER0enable(unsigned char wavegenmode, unsigned char interrupt)
// PARAMETER SETTING
// wavegen mode: Normal; PWM phase correct; Fast PWM; default-Normasl;
// interrupt: off; overflow; output compare; both; default - non.
{
    1d94:	ef 92       	push	r14
    1d96:	ff 92       	push	r15
    1d98:	0f 93       	push	r16
    1d9a:	1f 93       	push	r17
    1d9c:	cf 93       	push	r28
    1d9e:	df 93       	push	r29
    1da0:	cd b7       	in	r28, 0x3d	; 61
    1da2:	de b7       	in	r29, 0x3e	; 62
    1da4:	c2 55       	subi	r28, 0x52	; 82
    1da6:	d1 09       	sbc	r29, r1
    1da8:	0f b6       	in	r0, 0x3f	; 63
    1daa:	f8 94       	cli
    1dac:	de bf       	out	0x3e, r29	; 62
    1dae:	0f be       	out	0x3f, r0	; 63
    1db0:	cd bf       	out	0x3d, r28	; 61
    1db2:	8c 01       	movw	r16, r24
    1db4:	e6 2e       	mov	r14, r22
    1db6:	f4 2e       	mov	r15, r20
	TIMER_COUNTER0 timer0;
	m = ATMEGA128enable(); // Dependency
    1db8:	ce 01       	movw	r24, r28
    1dba:	01 96       	adiw	r24, 0x01	; 1
    1dbc:	2d d9       	rcall	.-3494   	; 0x1018 <ATMEGA128enable>
    1dbe:	82 e5       	ldi	r24, 0x52	; 82
    1dc0:	fe 01       	movw	r30, r28
    1dc2:	31 96       	adiw	r30, 0x01	; 1
    1dc4:	ac ec       	ldi	r26, 0xCC	; 204
    1dc6:	b9 e0       	ldi	r27, 0x09	; 9
    1dc8:	01 90       	ld	r0, Z+
    1dca:	0d 92       	st	X+, r0
    1dcc:	8a 95       	dec	r24
    1dce:	e1 f7       	brne	.-8      	; 0x1dc8 <TIMER_COUNTER0enable+0x34>
	
	timer0_state = 0;
    1dd0:	10 92 21 0a 	sts	0x0A21, r1	; 0x800a21 <timer0_state>
	m.tc0.reg->tccr0 &= ~((1 << WGM00) | (1 << WGM01));
    1dd4:	e0 91 00 0a 	lds	r30, 0x0A00	; 0x800a00 <m+0x34>
    1dd8:	f0 91 01 0a 	lds	r31, 0x0A01	; 0x800a01 <m+0x35>
    1ddc:	83 89       	ldd	r24, Z+19	; 0x13
    1dde:	87 7b       	andi	r24, 0xB7	; 183
    1de0:	83 8b       	std	Z+19, r24	; 0x13
	switch(wavegenmode){ // TOP -- Update of OCR0 at -- TOV0 Flag Set on
    1de2:	82 e0       	ldi	r24, 0x02	; 2
    1de4:	e8 16       	cp	r14, r24
    1de6:	71 f0       	breq	.+28     	; 0x1e04 <TIMER_COUNTER0enable+0x70>
    1de8:	e3 e0       	ldi	r30, 0x03	; 3
    1dea:	ee 16       	cp	r14, r30
    1dec:	99 f0       	breq	.+38     	; 0x1e14 <TIMER_COUNTER0enable+0x80>
    1dee:	f1 e0       	ldi	r31, 0x01	; 1
    1df0:	ef 12       	cpse	r14, r31
    1df2:	17 c0       	rjmp	.+46     	; 0x1e22 <TIMER_COUNTER0enable+0x8e>
		case 0: // Normal, 0xFF -- Immediate -- MAX
		break;
		case 1: // PWM Phase Correct, 0xFF -- TOP -- BOTTOM
			m.tc0.reg->tccr0 |= (1 << WGM00);
    1df4:	e0 91 00 0a 	lds	r30, 0x0A00	; 0x800a00 <m+0x34>
    1df8:	f0 91 01 0a 	lds	r31, 0x0A01	; 0x800a01 <m+0x35>
    1dfc:	83 89       	ldd	r24, Z+19	; 0x13
    1dfe:	80 64       	ori	r24, 0x40	; 64
    1e00:	83 8b       	std	Z+19, r24	; 0x13
		break;
    1e02:	0f c0       	rjmp	.+30     	; 0x1e22 <TIMER_COUNTER0enable+0x8e>
		case 2: // CTC, OCR0 -- Immediate -- MAX
			m.tc0.reg->tccr0 |= (1 << WGM01);
    1e04:	e0 91 00 0a 	lds	r30, 0x0A00	; 0x800a00 <m+0x34>
    1e08:	f0 91 01 0a 	lds	r31, 0x0A01	; 0x800a01 <m+0x35>
    1e0c:	83 89       	ldd	r24, Z+19	; 0x13
    1e0e:	88 60       	ori	r24, 0x08	; 8
    1e10:	83 8b       	std	Z+19, r24	; 0x13
		break;
    1e12:	07 c0       	rjmp	.+14     	; 0x1e22 <TIMER_COUNTER0enable+0x8e>
		case 3: // Fast PWM, 0xFF -- BOTTOM -- MAX
			m.tc0.reg->tccr0 |= (1 << WGM00) | (1 << WGM01);
    1e14:	e0 91 00 0a 	lds	r30, 0x0A00	; 0x800a00 <m+0x34>
    1e18:	f0 91 01 0a 	lds	r31, 0x0A01	; 0x800a01 <m+0x35>
    1e1c:	83 89       	ldd	r24, Z+19	; 0x13
    1e1e:	88 64       	ori	r24, 0x48	; 72
    1e20:	83 8b       	std	Z+19, r24	; 0x13
		break;
		default:
		break;
	}
	m.tc0.reg->timsk &= ~(1 << TOIE0);
    1e22:	ec ec       	ldi	r30, 0xCC	; 204
    1e24:	f9 e0       	ldi	r31, 0x09	; 9
    1e26:	a4 a9       	ldd	r26, Z+52	; 0x34
    1e28:	b5 a9       	ldd	r27, Z+53	; 0x35
    1e2a:	57 96       	adiw	r26, 0x17	; 23
    1e2c:	8c 91       	ld	r24, X
    1e2e:	57 97       	sbiw	r26, 0x17	; 23
    1e30:	8e 7f       	andi	r24, 0xFE	; 254
    1e32:	57 96       	adiw	r26, 0x17	; 23
    1e34:	8c 93       	st	X, r24
	m.tc0.reg->timsk &= ~(1 << OCIE0);
    1e36:	04 a8       	ldd	r0, Z+52	; 0x34
    1e38:	f5 a9       	ldd	r31, Z+53	; 0x35
    1e3a:	e0 2d       	mov	r30, r0
    1e3c:	87 89       	ldd	r24, Z+23	; 0x17
    1e3e:	8d 7f       	andi	r24, 0xFD	; 253
    1e40:	87 8b       	std	Z+23, r24	; 0x17
	switch(interrupt){
    1e42:	82 e0       	ldi	r24, 0x02	; 2
    1e44:	f8 16       	cp	r15, r24
    1e46:	b9 f0       	breq	.+46     	; 0x1e76 <TIMER_COUNTER0enable+0xe2>
    1e48:	e3 e0       	ldi	r30, 0x03	; 3
    1e4a:	fe 16       	cp	r15, r30
    1e4c:	29 f1       	breq	.+74     	; 0x1e98 <TIMER_COUNTER0enable+0x104>
    1e4e:	f1 e0       	ldi	r31, 0x01	; 1
    1e50:	ff 12       	cpse	r15, r31
    1e52:	32 c0       	rjmp	.+100    	; 0x1eb8 <TIMER_COUNTER0enable+0x124>
		case 0: 
		break;
		case 1:
			m.tc0.reg->timsk |= (1 << TOIE0);
    1e54:	ec ec       	ldi	r30, 0xCC	; 204
    1e56:	f9 e0       	ldi	r31, 0x09	; 9
    1e58:	a4 a9       	ldd	r26, Z+52	; 0x34
    1e5a:	b5 a9       	ldd	r27, Z+53	; 0x35
    1e5c:	57 96       	adiw	r26, 0x17	; 23
    1e5e:	8c 91       	ld	r24, X
    1e60:	57 97       	sbiw	r26, 0x17	; 23
    1e62:	81 60       	ori	r24, 0x01	; 1
    1e64:	57 96       	adiw	r26, 0x17	; 23
    1e66:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    1e68:	02 84       	ldd	r0, Z+10	; 0x0a
    1e6a:	f3 85       	ldd	r31, Z+11	; 0x0b
    1e6c:	e0 2d       	mov	r30, r0
    1e6e:	83 85       	ldd	r24, Z+11	; 0x0b
    1e70:	80 68       	ori	r24, 0x80	; 128
    1e72:	83 87       	std	Z+11, r24	; 0x0b
		break;
    1e74:	21 c0       	rjmp	.+66     	; 0x1eb8 <TIMER_COUNTER0enable+0x124>
		case 2:
			m.tc0.reg->timsk |= (1 << OCIE0);
    1e76:	ec ec       	ldi	r30, 0xCC	; 204
    1e78:	f9 e0       	ldi	r31, 0x09	; 9
    1e7a:	a4 a9       	ldd	r26, Z+52	; 0x34
    1e7c:	b5 a9       	ldd	r27, Z+53	; 0x35
    1e7e:	57 96       	adiw	r26, 0x17	; 23
    1e80:	8c 91       	ld	r24, X
    1e82:	57 97       	sbiw	r26, 0x17	; 23
    1e84:	82 60       	ori	r24, 0x02	; 2
    1e86:	57 96       	adiw	r26, 0x17	; 23
    1e88:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    1e8a:	02 84       	ldd	r0, Z+10	; 0x0a
    1e8c:	f3 85       	ldd	r31, Z+11	; 0x0b
    1e8e:	e0 2d       	mov	r30, r0
    1e90:	83 85       	ldd	r24, Z+11	; 0x0b
    1e92:	80 68       	ori	r24, 0x80	; 128
    1e94:	83 87       	std	Z+11, r24	; 0x0b
		break;
    1e96:	10 c0       	rjmp	.+32     	; 0x1eb8 <TIMER_COUNTER0enable+0x124>
		case 3:
			m.tc0.reg->timsk |= ((1 << TOIE0) | (1 << OCIE0));
    1e98:	ec ec       	ldi	r30, 0xCC	; 204
    1e9a:	f9 e0       	ldi	r31, 0x09	; 9
    1e9c:	a4 a9       	ldd	r26, Z+52	; 0x34
    1e9e:	b5 a9       	ldd	r27, Z+53	; 0x35
    1ea0:	57 96       	adiw	r26, 0x17	; 23
    1ea2:	8c 91       	ld	r24, X
    1ea4:	57 97       	sbiw	r26, 0x17	; 23
    1ea6:	83 60       	ori	r24, 0x03	; 3
    1ea8:	57 96       	adiw	r26, 0x17	; 23
    1eaa:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    1eac:	02 84       	ldd	r0, Z+10	; 0x0a
    1eae:	f3 85       	ldd	r31, Z+11	; 0x0b
    1eb0:	e0 2d       	mov	r30, r0
    1eb2:	83 85       	ldd	r24, Z+11	; 0x0b
    1eb4:	80 68       	ori	r24, 0x80	; 128
    1eb6:	83 87       	std	Z+11, r24	; 0x0b
		break;
		default:
		break;
	}
	m.tc0.reg->ocr0 = ~0;
    1eb8:	e0 91 00 0a 	lds	r30, 0x0A00	; 0x800a00 <m+0x34>
    1ebc:	f0 91 01 0a 	lds	r31, 0x0A01	; 0x800a01 <m+0x35>
    1ec0:	8f ef       	ldi	r24, 0xFF	; 255
    1ec2:	81 8b       	std	Z+17, r24	; 0x11
	
	timer0.compoutmode = TIMER_COUNTER0_compoutmode;
	timer0.compare = TIMER_COUNTER0_compare;
	timer0.start = TIMER_COUNTER0_start;
	timer0.stop = TIMER_COUNTER0_stop;
	return timer0;
    1ec4:	8f ee       	ldi	r24, 0xEF	; 239
    1ec6:	9a e0       	ldi	r25, 0x0A	; 10
    1ec8:	f8 01       	movw	r30, r16
    1eca:	91 83       	std	Z+1, r25	; 0x01
    1ecc:	80 83       	st	Z, r24
    1ece:	86 e2       	ldi	r24, 0x26	; 38
    1ed0:	9b e0       	ldi	r25, 0x0B	; 11
    1ed2:	97 83       	std	Z+7, r25	; 0x07
    1ed4:	86 83       	std	Z+6, r24	; 0x06
    1ed6:	85 e8       	ldi	r24, 0x85	; 133
    1ed8:	9a e0       	ldi	r25, 0x0A	; 10
    1eda:	95 87       	std	Z+13, r25	; 0x0d
    1edc:	84 87       	std	Z+12, r24	; 0x0c
    1ede:	8c e2       	ldi	r24, 0x2C	; 44
    1ee0:	9b e0       	ldi	r25, 0x0B	; 11
    1ee2:	97 87       	std	Z+15, r25	; 0x0f
    1ee4:	86 87       	std	Z+14, r24	; 0x0e
}
    1ee6:	c8 01       	movw	r24, r16
    1ee8:	ce 5a       	subi	r28, 0xAE	; 174
    1eea:	df 4f       	sbci	r29, 0xFF	; 255
    1eec:	0f b6       	in	r0, 0x3f	; 63
    1eee:	f8 94       	cli
    1ef0:	de bf       	out	0x3e, r29	; 62
    1ef2:	0f be       	out	0x3f, r0	; 63
    1ef4:	cd bf       	out	0x3d, r28	; 61
    1ef6:	df 91       	pop	r29
    1ef8:	cf 91       	pop	r28
    1efa:	1f 91       	pop	r17
    1efc:	0f 91       	pop	r16
    1efe:	ff 90       	pop	r15
    1f00:	ef 90       	pop	r14
    1f02:	08 95       	ret

00001f04 <TIMER_COUNTER1enable>:
// wavegen mode: Normal; PWM, Phase Correct, 8-bit; PWM, Phase Correct, 9-bit; PWM, Phase Correct, 10-bit;
// CTC; Fast PWM, 8-bit; Fast PWM, 9-bit; Fast PWM, 10-bit; PWM, Phase and Frequency Correct; PWM, Phase and Frequency Correct;
// PWM, Phase Correct; PWM, Phase Correct; CTC; (Reserved); Fast PWM; Fast PWM.
// interrupt: off; overflow; output compare; both; default - non.
// for more information read data sheet.
{
    1f04:	af 92       	push	r10
    1f06:	bf 92       	push	r11
    1f08:	cf 92       	push	r12
    1f0a:	df 92       	push	r13
    1f0c:	ef 92       	push	r14
    1f0e:	ff 92       	push	r15
    1f10:	0f 93       	push	r16
    1f12:	1f 93       	push	r17
    1f14:	cf 93       	push	r28
    1f16:	df 93       	push	r29
    1f18:	cd b7       	in	r28, 0x3d	; 61
    1f1a:	de b7       	in	r29, 0x3e	; 62
    1f1c:	c2 55       	subi	r28, 0x52	; 82
    1f1e:	d1 09       	sbc	r29, r1
    1f20:	0f b6       	in	r0, 0x3f	; 63
    1f22:	f8 94       	cli
    1f24:	de bf       	out	0x3e, r29	; 62
    1f26:	0f be       	out	0x3f, r0	; 63
    1f28:	cd bf       	out	0x3d, r28	; 61
    1f2a:	8c 01       	movw	r16, r24
    1f2c:	e6 2e       	mov	r14, r22
    1f2e:	f4 2e       	mov	r15, r20
	TIMER_COUNTER1 timer1;
	m = ATMEGA128enable(); // Dependency
    1f30:	ce 01       	movw	r24, r28
    1f32:	01 96       	adiw	r24, 0x01	; 1
    1f34:	71 d8       	rcall	.-3870   	; 0x1018 <ATMEGA128enable>
    1f36:	82 e5       	ldi	r24, 0x52	; 82
    1f38:	fe 01       	movw	r30, r28
    1f3a:	31 96       	adiw	r30, 0x01	; 1
    1f3c:	ac ec       	ldi	r26, 0xCC	; 204
    1f3e:	b9 e0       	ldi	r27, 0x09	; 9
    1f40:	01 90       	ld	r0, Z+
    1f42:	0d 92       	st	X+, r0
    1f44:	8a 95       	dec	r24
    1f46:	e1 f7       	brne	.-8      	; 0x1f40 <TIMER_COUNTER1enable+0x3c>

	timer1_state = 0;
    1f48:	10 92 1e 0a 	sts	0x0A1E, r1	; 0x800a1e <timer1_state>
	m.tc1.reg->tccr1a &= ~((1 << WGM11) | (1 << WGM10));
    1f4c:	ec ec       	ldi	r30, 0xCC	; 204
    1f4e:	f9 e0       	ldi	r31, 0x09	; 9
    1f50:	a0 a5       	ldd	r26, Z+40	; 0x28
    1f52:	b1 a5       	ldd	r27, Z+41	; 0x29
    1f54:	1f 96       	adiw	r26, 0x0f	; 15
    1f56:	8c 91       	ld	r24, X
    1f58:	1f 97       	sbiw	r26, 0x0f	; 15
    1f5a:	8c 7f       	andi	r24, 0xFC	; 252
    1f5c:	1f 96       	adiw	r26, 0x0f	; 15
    1f5e:	8c 93       	st	X, r24
	m.tc1.reg->tccr1b &= ~((1 << WGM13) | (1 << WGM12));
    1f60:	00 a4       	ldd	r0, Z+40	; 0x28
    1f62:	f1 a5       	ldd	r31, Z+41	; 0x29
    1f64:	e0 2d       	mov	r30, r0
    1f66:	86 85       	ldd	r24, Z+14	; 0x0e
    1f68:	87 7e       	andi	r24, 0xE7	; 231
    1f6a:	86 87       	std	Z+14, r24	; 0x0e
	switch(wavegenmode){ // TOP -- Update of OCRnX at -- TOV Flag Set on
    1f6c:	8e 2d       	mov	r24, r14
    1f6e:	90 e0       	ldi	r25, 0x00	; 0
    1f70:	fc 01       	movw	r30, r24
    1f72:	31 97       	sbiw	r30, 0x01	; 1
    1f74:	ef 30       	cpi	r30, 0x0F	; 15
    1f76:	f1 05       	cpc	r31, r1
    1f78:	08 f0       	brcs	.+2      	; 0x1f7c <TIMER_COUNTER1enable+0x78>
    1f7a:	cc c0       	rjmp	.+408    	; 0x2114 <TIMER_COUNTER1enable+0x210>
    1f7c:	e2 5a       	subi	r30, 0xA2	; 162
    1f7e:	ff 4f       	sbci	r31, 0xFF	; 255
    1f80:	0c 94 cf 3b 	jmp	0x779e	; 0x779e <__tablejump2__>
		case 0: // Normal, 0xFFFF -- Immediate -- MAX
		break;
		case 1: // PWM Phase Correct 8-bit, 0x00FF -- TOP -- BOTTOM
			m.tc1.reg->tccr1a |= (1 << WGM10);
    1f84:	e0 91 f4 09 	lds	r30, 0x09F4	; 0x8009f4 <m+0x28>
    1f88:	f0 91 f5 09 	lds	r31, 0x09F5	; 0x8009f5 <m+0x29>
    1f8c:	87 85       	ldd	r24, Z+15	; 0x0f
    1f8e:	81 60       	ori	r24, 0x01	; 1
    1f90:	87 87       	std	Z+15, r24	; 0x0f
		break;
    1f92:	c0 c0       	rjmp	.+384    	; 0x2114 <TIMER_COUNTER1enable+0x210>
		case 2:	// PWM Phase Correct 9-bit, 0x01FF -- TOP -- BOTTOM
			m.tc1.reg->tccr1a |= (1 << WGM11);
    1f94:	e0 91 f4 09 	lds	r30, 0x09F4	; 0x8009f4 <m+0x28>
    1f98:	f0 91 f5 09 	lds	r31, 0x09F5	; 0x8009f5 <m+0x29>
    1f9c:	87 85       	ldd	r24, Z+15	; 0x0f
    1f9e:	82 60       	ori	r24, 0x02	; 2
    1fa0:	87 87       	std	Z+15, r24	; 0x0f
		break;
    1fa2:	b8 c0       	rjmp	.+368    	; 0x2114 <TIMER_COUNTER1enable+0x210>
		case 3:	// PWM Phase Correct 10-bit, 0x03FF -- TOP -- BOTTOM
			m.tc1.reg->tccr1a |= (1 << WGM11) | (1 << WGM10);
    1fa4:	e0 91 f4 09 	lds	r30, 0x09F4	; 0x8009f4 <m+0x28>
    1fa8:	f0 91 f5 09 	lds	r31, 0x09F5	; 0x8009f5 <m+0x29>
    1fac:	87 85       	ldd	r24, Z+15	; 0x0f
    1fae:	83 60       	ori	r24, 0x03	; 3
    1fb0:	87 87       	std	Z+15, r24	; 0x0f
		break;
    1fb2:	b0 c0       	rjmp	.+352    	; 0x2114 <TIMER_COUNTER1enable+0x210>
		case 4:	// CTC, OCRnA Immediate MAX
			m.tc1.reg->tccr1b |= (1 << WGM12);
    1fb4:	e0 91 f4 09 	lds	r30, 0x09F4	; 0x8009f4 <m+0x28>
    1fb8:	f0 91 f5 09 	lds	r31, 0x09F5	; 0x8009f5 <m+0x29>
    1fbc:	86 85       	ldd	r24, Z+14	; 0x0e
    1fbe:	88 60       	ori	r24, 0x08	; 8
    1fc0:	86 87       	std	Z+14, r24	; 0x0e
		break;
    1fc2:	a8 c0       	rjmp	.+336    	; 0x2114 <TIMER_COUNTER1enable+0x210>
		case 5:	// Fast PWM 8-bit, 0x00FF -- BOTTOM -- TOP
			m.tc1.reg->tccr1a |= (1 << WGM10);
    1fc4:	ec ec       	ldi	r30, 0xCC	; 204
    1fc6:	f9 e0       	ldi	r31, 0x09	; 9
    1fc8:	a0 a5       	ldd	r26, Z+40	; 0x28
    1fca:	b1 a5       	ldd	r27, Z+41	; 0x29
    1fcc:	1f 96       	adiw	r26, 0x0f	; 15
    1fce:	8c 91       	ld	r24, X
    1fd0:	1f 97       	sbiw	r26, 0x0f	; 15
    1fd2:	81 60       	ori	r24, 0x01	; 1
    1fd4:	1f 96       	adiw	r26, 0x0f	; 15
    1fd6:	8c 93       	st	X, r24
			m.tc1.reg->tccr1b |= (1 << WGM12);
    1fd8:	00 a4       	ldd	r0, Z+40	; 0x28
    1fda:	f1 a5       	ldd	r31, Z+41	; 0x29
    1fdc:	e0 2d       	mov	r30, r0
    1fde:	86 85       	ldd	r24, Z+14	; 0x0e
    1fe0:	88 60       	ori	r24, 0x08	; 8
    1fe2:	86 87       	std	Z+14, r24	; 0x0e
		break;
    1fe4:	97 c0       	rjmp	.+302    	; 0x2114 <TIMER_COUNTER1enable+0x210>
		case 6:	// Fast PWM 9-bit, 0x01FF -- BOTTOM -- TOP
			m.tc1.reg->tccr1a |= (1 << WGM11);
    1fe6:	ec ec       	ldi	r30, 0xCC	; 204
    1fe8:	f9 e0       	ldi	r31, 0x09	; 9
    1fea:	a0 a5       	ldd	r26, Z+40	; 0x28
    1fec:	b1 a5       	ldd	r27, Z+41	; 0x29
    1fee:	1f 96       	adiw	r26, 0x0f	; 15
    1ff0:	8c 91       	ld	r24, X
    1ff2:	1f 97       	sbiw	r26, 0x0f	; 15
    1ff4:	82 60       	ori	r24, 0x02	; 2
    1ff6:	1f 96       	adiw	r26, 0x0f	; 15
    1ff8:	8c 93       	st	X, r24
			m.tc1.reg->tccr1b |= (1 << WGM12);
    1ffa:	00 a4       	ldd	r0, Z+40	; 0x28
    1ffc:	f1 a5       	ldd	r31, Z+41	; 0x29
    1ffe:	e0 2d       	mov	r30, r0
    2000:	86 85       	ldd	r24, Z+14	; 0x0e
    2002:	88 60       	ori	r24, 0x08	; 8
    2004:	86 87       	std	Z+14, r24	; 0x0e
		break;
    2006:	86 c0       	rjmp	.+268    	; 0x2114 <TIMER_COUNTER1enable+0x210>
		case 7:	// Fast PWM 10-bit, 0x03FF -- BOTTOM -- TOP
			m.tc1.reg->tccr1a |= (1 << WGM11) | (1 << WGM10);
    2008:	ec ec       	ldi	r30, 0xCC	; 204
    200a:	f9 e0       	ldi	r31, 0x09	; 9
    200c:	a0 a5       	ldd	r26, Z+40	; 0x28
    200e:	b1 a5       	ldd	r27, Z+41	; 0x29
    2010:	1f 96       	adiw	r26, 0x0f	; 15
    2012:	8c 91       	ld	r24, X
    2014:	1f 97       	sbiw	r26, 0x0f	; 15
    2016:	83 60       	ori	r24, 0x03	; 3
    2018:	1f 96       	adiw	r26, 0x0f	; 15
    201a:	8c 93       	st	X, r24
			m.tc1.reg->tccr1b |=(1 << WGM12);
    201c:	00 a4       	ldd	r0, Z+40	; 0x28
    201e:	f1 a5       	ldd	r31, Z+41	; 0x29
    2020:	e0 2d       	mov	r30, r0
    2022:	86 85       	ldd	r24, Z+14	; 0x0e
    2024:	88 60       	ori	r24, 0x08	; 8
    2026:	86 87       	std	Z+14, r24	; 0x0e
		break;
    2028:	75 c0       	rjmp	.+234    	; 0x2114 <TIMER_COUNTER1enable+0x210>
		case 8:	// PWM Phase and Frequency Correct, ICRnA -- BOTTOM -- BOTTOM
			m.tc1.reg->tccr1b |= (1 << WGM13);
    202a:	e0 91 f4 09 	lds	r30, 0x09F4	; 0x8009f4 <m+0x28>
    202e:	f0 91 f5 09 	lds	r31, 0x09F5	; 0x8009f5 <m+0x29>
    2032:	86 85       	ldd	r24, Z+14	; 0x0e
    2034:	80 61       	ori	r24, 0x10	; 16
    2036:	86 87       	std	Z+14, r24	; 0x0e
		break;
    2038:	6d c0       	rjmp	.+218    	; 0x2114 <TIMER_COUNTER1enable+0x210>
		case 9:	// PWM Phase and Frequency Correct, OCRnA -- BOTTOM -- BOTTOM
			m.tc1.reg->tccr1a |= (1 << WGM10);
    203a:	ec ec       	ldi	r30, 0xCC	; 204
    203c:	f9 e0       	ldi	r31, 0x09	; 9
    203e:	a0 a5       	ldd	r26, Z+40	; 0x28
    2040:	b1 a5       	ldd	r27, Z+41	; 0x29
    2042:	1f 96       	adiw	r26, 0x0f	; 15
    2044:	8c 91       	ld	r24, X
    2046:	1f 97       	sbiw	r26, 0x0f	; 15
    2048:	81 60       	ori	r24, 0x01	; 1
    204a:	1f 96       	adiw	r26, 0x0f	; 15
    204c:	8c 93       	st	X, r24
			m.tc1.reg->tccr1b |= (1 << WGM13);
    204e:	00 a4       	ldd	r0, Z+40	; 0x28
    2050:	f1 a5       	ldd	r31, Z+41	; 0x29
    2052:	e0 2d       	mov	r30, r0
    2054:	86 85       	ldd	r24, Z+14	; 0x0e
    2056:	80 61       	ori	r24, 0x10	; 16
    2058:	86 87       	std	Z+14, r24	; 0x0e
		break;
    205a:	5c c0       	rjmp	.+184    	; 0x2114 <TIMER_COUNTER1enable+0x210>
		case 10: // PWM Phase Correct, ICRn -- TOP -- BOTTOM
			m.tc1.reg->tccr1a |= (1 << WGM11);
    205c:	ec ec       	ldi	r30, 0xCC	; 204
    205e:	f9 e0       	ldi	r31, 0x09	; 9
    2060:	a0 a5       	ldd	r26, Z+40	; 0x28
    2062:	b1 a5       	ldd	r27, Z+41	; 0x29
    2064:	1f 96       	adiw	r26, 0x0f	; 15
    2066:	8c 91       	ld	r24, X
    2068:	1f 97       	sbiw	r26, 0x0f	; 15
    206a:	82 60       	ori	r24, 0x02	; 2
    206c:	1f 96       	adiw	r26, 0x0f	; 15
    206e:	8c 93       	st	X, r24
			m.tc1.reg->tccr1b |= (1 << WGM13);
    2070:	00 a4       	ldd	r0, Z+40	; 0x28
    2072:	f1 a5       	ldd	r31, Z+41	; 0x29
    2074:	e0 2d       	mov	r30, r0
    2076:	86 85       	ldd	r24, Z+14	; 0x0e
    2078:	80 61       	ori	r24, 0x10	; 16
    207a:	86 87       	std	Z+14, r24	; 0x0e
		break;
    207c:	4b c0       	rjmp	.+150    	; 0x2114 <TIMER_COUNTER1enable+0x210>
		case 11: // PWM Phase Correct, OCRnA -- TOP -- BOTTOM
			m.tc1.reg->tccr1a |= (1 << WGM11) | (1 << WGM10);
    207e:	ec ec       	ldi	r30, 0xCC	; 204
    2080:	f9 e0       	ldi	r31, 0x09	; 9
    2082:	a0 a5       	ldd	r26, Z+40	; 0x28
    2084:	b1 a5       	ldd	r27, Z+41	; 0x29
    2086:	1f 96       	adiw	r26, 0x0f	; 15
    2088:	8c 91       	ld	r24, X
    208a:	1f 97       	sbiw	r26, 0x0f	; 15
    208c:	83 60       	ori	r24, 0x03	; 3
    208e:	1f 96       	adiw	r26, 0x0f	; 15
    2090:	8c 93       	st	X, r24
			m.tc1.reg->tccr1b |= (1 << WGM13);
    2092:	00 a4       	ldd	r0, Z+40	; 0x28
    2094:	f1 a5       	ldd	r31, Z+41	; 0x29
    2096:	e0 2d       	mov	r30, r0
    2098:	86 85       	ldd	r24, Z+14	; 0x0e
    209a:	80 61       	ori	r24, 0x10	; 16
    209c:	86 87       	std	Z+14, r24	; 0x0e
		break;
    209e:	3a c0       	rjmp	.+116    	; 0x2114 <TIMER_COUNTER1enable+0x210>
		case 12: // CTC, ICRn -- Immediate -- MAX
			m.tc1.reg->tccr1b |= (1 << WGM13) | (1 << WGM12);
    20a0:	e0 91 f4 09 	lds	r30, 0x09F4	; 0x8009f4 <m+0x28>
    20a4:	f0 91 f5 09 	lds	r31, 0x09F5	; 0x8009f5 <m+0x29>
    20a8:	86 85       	ldd	r24, Z+14	; 0x0e
    20aa:	88 61       	ori	r24, 0x18	; 24
    20ac:	86 87       	std	Z+14, r24	; 0x0e
		break;
    20ae:	32 c0       	rjmp	.+100    	; 0x2114 <TIMER_COUNTER1enable+0x210>
		case 13: // (Reserved), -- -- --
			m.tc1.reg->tccr1a |= (1 << WGM10);
    20b0:	ec ec       	ldi	r30, 0xCC	; 204
    20b2:	f9 e0       	ldi	r31, 0x09	; 9
    20b4:	a0 a5       	ldd	r26, Z+40	; 0x28
    20b6:	b1 a5       	ldd	r27, Z+41	; 0x29
    20b8:	1f 96       	adiw	r26, 0x0f	; 15
    20ba:	8c 91       	ld	r24, X
    20bc:	1f 97       	sbiw	r26, 0x0f	; 15
    20be:	81 60       	ori	r24, 0x01	; 1
    20c0:	1f 96       	adiw	r26, 0x0f	; 15
    20c2:	8c 93       	st	X, r24
			m.tc1.reg->tccr1b |= (1 << WGM13) | (1 << WGM12);
    20c4:	00 a4       	ldd	r0, Z+40	; 0x28
    20c6:	f1 a5       	ldd	r31, Z+41	; 0x29
    20c8:	e0 2d       	mov	r30, r0
    20ca:	86 85       	ldd	r24, Z+14	; 0x0e
    20cc:	88 61       	ori	r24, 0x18	; 24
    20ce:	86 87       	std	Z+14, r24	; 0x0e
		break;
    20d0:	21 c0       	rjmp	.+66     	; 0x2114 <TIMER_COUNTER1enable+0x210>
		case 14: // Fast PWM, ICRn -- BOTTOM -- TOP
			m.tc1.reg->tccr1a |= (1 << WGM11);
    20d2:	ec ec       	ldi	r30, 0xCC	; 204
    20d4:	f9 e0       	ldi	r31, 0x09	; 9
    20d6:	a0 a5       	ldd	r26, Z+40	; 0x28
    20d8:	b1 a5       	ldd	r27, Z+41	; 0x29
    20da:	1f 96       	adiw	r26, 0x0f	; 15
    20dc:	8c 91       	ld	r24, X
    20de:	1f 97       	sbiw	r26, 0x0f	; 15
    20e0:	82 60       	ori	r24, 0x02	; 2
    20e2:	1f 96       	adiw	r26, 0x0f	; 15
    20e4:	8c 93       	st	X, r24
			m.tc1.reg->tccr1b |= (1 << WGM13) | (1 << WGM12);
    20e6:	00 a4       	ldd	r0, Z+40	; 0x28
    20e8:	f1 a5       	ldd	r31, Z+41	; 0x29
    20ea:	e0 2d       	mov	r30, r0
    20ec:	86 85       	ldd	r24, Z+14	; 0x0e
    20ee:	88 61       	ori	r24, 0x18	; 24
    20f0:	86 87       	std	Z+14, r24	; 0x0e
		break;
    20f2:	10 c0       	rjmp	.+32     	; 0x2114 <TIMER_COUNTER1enable+0x210>
		case 15: // Fast PWM, OCRnA -- BOTTOM -- TOP
			m.tc1.reg->tccr1a |= (1 << WGM11) | (1 << WGM10);
    20f4:	ec ec       	ldi	r30, 0xCC	; 204
    20f6:	f9 e0       	ldi	r31, 0x09	; 9
    20f8:	a0 a5       	ldd	r26, Z+40	; 0x28
    20fa:	b1 a5       	ldd	r27, Z+41	; 0x29
    20fc:	1f 96       	adiw	r26, 0x0f	; 15
    20fe:	8c 91       	ld	r24, X
    2100:	1f 97       	sbiw	r26, 0x0f	; 15
    2102:	83 60       	ori	r24, 0x03	; 3
    2104:	1f 96       	adiw	r26, 0x0f	; 15
    2106:	8c 93       	st	X, r24
			m.tc1.reg->tccr1b |= (1 << WGM13) | (1 << WGM12);
    2108:	00 a4       	ldd	r0, Z+40	; 0x28
    210a:	f1 a5       	ldd	r31, Z+41	; 0x29
    210c:	e0 2d       	mov	r30, r0
    210e:	86 85       	ldd	r24, Z+14	; 0x0e
    2110:	88 61       	ori	r24, 0x18	; 24
    2112:	86 87       	std	Z+14, r24	; 0x0e
		break;
		default:
		break;
	}
	m.tc1.reg->tccr1a &= ~((3 << COM1A0) | (3 << COM1B0) | (3 << COM1C0));
    2114:	ec ec       	ldi	r30, 0xCC	; 204
    2116:	f9 e0       	ldi	r31, 0x09	; 9
    2118:	a0 a5       	ldd	r26, Z+40	; 0x28
    211a:	b1 a5       	ldd	r27, Z+41	; 0x29
    211c:	1f 96       	adiw	r26, 0x0f	; 15
    211e:	8c 91       	ld	r24, X
    2120:	1f 97       	sbiw	r26, 0x0f	; 15
    2122:	83 70       	andi	r24, 0x03	; 3
    2124:	1f 96       	adiw	r26, 0x0f	; 15
    2126:	8c 93       	st	X, r24
	m.tc1.reg->timsk &= ~((1 << TICIE1) | (1 << OCIE1A) | (1 << OCIE1B) | (1 << TOIE1));
    2128:	a0 a5       	ldd	r26, Z+40	; 0x28
    212a:	b1 a5       	ldd	r27, Z+41	; 0x29
    212c:	57 96       	adiw	r26, 0x17	; 23
    212e:	8c 91       	ld	r24, X
    2130:	57 97       	sbiw	r26, 0x17	; 23
    2132:	83 7c       	andi	r24, 0xC3	; 195
    2134:	57 96       	adiw	r26, 0x17	; 23
    2136:	8c 93       	st	X, r24
	m.tc1.reg->etimsk &= ~(1 << OCIE1C);
    2138:	a0 a5       	ldd	r26, Z+40	; 0x28
    213a:	b1 a5       	ldd	r27, Z+41	; 0x29
    213c:	dd 96       	adiw	r26, 0x3d	; 61
    213e:	8c 91       	ld	r24, X
    2140:	dd 97       	sbiw	r26, 0x3d	; 61
    2142:	8e 7f       	andi	r24, 0xFE	; 254
    2144:	dd 96       	adiw	r26, 0x3d	; 61
    2146:	8c 93       	st	X, r24
    2148:	dd 97       	sbiw	r26, 0x3d	; 61
	switch(interrupt){ // ICP1  -->  PD4
    214a:	4f 2d       	mov	r20, r15
    214c:	50 e0       	ldi	r21, 0x00	; 0
    214e:	fa 01       	movw	r30, r20
    2150:	31 97       	sbiw	r30, 0x01	; 1
    2152:	ec 30       	cpi	r30, 0x0C	; 12
    2154:	f1 05       	cpc	r31, r1
    2156:	08 f0       	brcs	.+2      	; 0x215a <TIMER_COUNTER1enable+0x256>
    2158:	c3 c0       	rjmp	.+390    	; 0x22e0 <TIMER_COUNTER1enable+0x3dc>
    215a:	e3 59       	subi	r30, 0x93	; 147
    215c:	ff 4f       	sbci	r31, 0xFF	; 255
    215e:	0c 94 cf 3b 	jmp	0x779e	; 0x779e <__tablejump2__>
		case 0:
		break;
		case 1:
			m.tc1.reg->timsk |= (1 << TOIE1);
    2162:	57 96       	adiw	r26, 0x17	; 23
    2164:	8c 91       	ld	r24, X
    2166:	57 97       	sbiw	r26, 0x17	; 23
    2168:	84 60       	ori	r24, 0x04	; 4
    216a:	57 96       	adiw	r26, 0x17	; 23
    216c:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    216e:	e0 91 d6 09 	lds	r30, 0x09D6	; 0x8009d6 <m+0xa>
    2172:	f0 91 d7 09 	lds	r31, 0x09D7	; 0x8009d7 <m+0xb>
    2176:	83 85       	ldd	r24, Z+11	; 0x0b
    2178:	80 68       	ori	r24, 0x80	; 128
    217a:	83 87       	std	Z+11, r24	; 0x0b
		break;
    217c:	b1 c0       	rjmp	.+354    	; 0x22e0 <TIMER_COUNTER1enable+0x3dc>
		case 2:
			m.tc1.reg->timsk |= (1 << OCIE1A);
    217e:	57 96       	adiw	r26, 0x17	; 23
    2180:	8c 91       	ld	r24, X
    2182:	57 97       	sbiw	r26, 0x17	; 23
    2184:	80 61       	ori	r24, 0x10	; 16
    2186:	57 96       	adiw	r26, 0x17	; 23
    2188:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    218a:	e0 91 d6 09 	lds	r30, 0x09D6	; 0x8009d6 <m+0xa>
    218e:	f0 91 d7 09 	lds	r31, 0x09D7	; 0x8009d7 <m+0xb>
    2192:	83 85       	ldd	r24, Z+11	; 0x0b
    2194:	80 68       	ori	r24, 0x80	; 128
    2196:	83 87       	std	Z+11, r24	; 0x0b
		break;
    2198:	a3 c0       	rjmp	.+326    	; 0x22e0 <TIMER_COUNTER1enable+0x3dc>
		case 3:
			m.tc1.reg->timsk |= (1 << OCIE1B);
    219a:	57 96       	adiw	r26, 0x17	; 23
    219c:	8c 91       	ld	r24, X
    219e:	57 97       	sbiw	r26, 0x17	; 23
    21a0:	88 60       	ori	r24, 0x08	; 8
    21a2:	57 96       	adiw	r26, 0x17	; 23
    21a4:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    21a6:	e0 91 d6 09 	lds	r30, 0x09D6	; 0x8009d6 <m+0xa>
    21aa:	f0 91 d7 09 	lds	r31, 0x09D7	; 0x8009d7 <m+0xb>
    21ae:	83 85       	ldd	r24, Z+11	; 0x0b
    21b0:	80 68       	ori	r24, 0x80	; 128
    21b2:	83 87       	std	Z+11, r24	; 0x0b
		break;
    21b4:	95 c0       	rjmp	.+298    	; 0x22e0 <TIMER_COUNTER1enable+0x3dc>
		case 4:
			m.tc1.reg->etimsk |= (1 << OCIE1C);
    21b6:	81 60       	ori	r24, 0x01	; 1
    21b8:	dd 96       	adiw	r26, 0x3d	; 61
    21ba:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    21bc:	e0 91 d6 09 	lds	r30, 0x09D6	; 0x8009d6 <m+0xa>
    21c0:	f0 91 d7 09 	lds	r31, 0x09D7	; 0x8009d7 <m+0xb>
    21c4:	83 85       	ldd	r24, Z+11	; 0x0b
    21c6:	80 68       	ori	r24, 0x80	; 128
    21c8:	83 87       	std	Z+11, r24	; 0x0b
		break;
    21ca:	8a c0       	rjmp	.+276    	; 0x22e0 <TIMER_COUNTER1enable+0x3dc>
		case 5:
			m.tc1.reg->timsk |= (1 << TICIE1);
    21cc:	57 96       	adiw	r26, 0x17	; 23
    21ce:	8c 91       	ld	r24, X
    21d0:	57 97       	sbiw	r26, 0x17	; 23
    21d2:	80 62       	ori	r24, 0x20	; 32
    21d4:	57 96       	adiw	r26, 0x17	; 23
    21d6:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    21d8:	e0 91 d6 09 	lds	r30, 0x09D6	; 0x8009d6 <m+0xa>
    21dc:	f0 91 d7 09 	lds	r31, 0x09D7	; 0x8009d7 <m+0xb>
    21e0:	83 85       	ldd	r24, Z+11	; 0x0b
    21e2:	80 68       	ori	r24, 0x80	; 128
    21e4:	83 87       	std	Z+11, r24	; 0x0b
		break;
    21e6:	7c c0       	rjmp	.+248    	; 0x22e0 <TIMER_COUNTER1enable+0x3dc>
		case 6:
			m.tc1.reg->timsk |= (1 << OCIE1A) | (1 << TOIE1);
    21e8:	57 96       	adiw	r26, 0x17	; 23
    21ea:	8c 91       	ld	r24, X
    21ec:	57 97       	sbiw	r26, 0x17	; 23
    21ee:	84 61       	ori	r24, 0x14	; 20
    21f0:	57 96       	adiw	r26, 0x17	; 23
    21f2:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    21f4:	e0 91 d6 09 	lds	r30, 0x09D6	; 0x8009d6 <m+0xa>
    21f8:	f0 91 d7 09 	lds	r31, 0x09D7	; 0x8009d7 <m+0xb>
    21fc:	83 85       	ldd	r24, Z+11	; 0x0b
    21fe:	80 68       	ori	r24, 0x80	; 128
    2200:	83 87       	std	Z+11, r24	; 0x0b
		break;
    2202:	6e c0       	rjmp	.+220    	; 0x22e0 <TIMER_COUNTER1enable+0x3dc>
		case 7:
			m.tc1.reg->timsk |= (1 << OCIE1B) | (1 << TOIE1);
    2204:	57 96       	adiw	r26, 0x17	; 23
    2206:	8c 91       	ld	r24, X
    2208:	57 97       	sbiw	r26, 0x17	; 23
    220a:	8c 60       	ori	r24, 0x0C	; 12
    220c:	57 96       	adiw	r26, 0x17	; 23
    220e:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    2210:	e0 91 d6 09 	lds	r30, 0x09D6	; 0x8009d6 <m+0xa>
    2214:	f0 91 d7 09 	lds	r31, 0x09D7	; 0x8009d7 <m+0xb>
    2218:	83 85       	ldd	r24, Z+11	; 0x0b
    221a:	80 68       	ori	r24, 0x80	; 128
    221c:	83 87       	std	Z+11, r24	; 0x0b
		break;
    221e:	60 c0       	rjmp	.+192    	; 0x22e0 <TIMER_COUNTER1enable+0x3dc>
		case 8:
			m.tc1.reg->timsk |= (1 << TOIE1);
    2220:	57 96       	adiw	r26, 0x17	; 23
    2222:	8c 91       	ld	r24, X
    2224:	57 97       	sbiw	r26, 0x17	; 23
    2226:	84 60       	ori	r24, 0x04	; 4
    2228:	57 96       	adiw	r26, 0x17	; 23
    222a:	8c 93       	st	X, r24
			m.tc1.reg->etimsk |= (1 << OCIE1C);
    222c:	ec ec       	ldi	r30, 0xCC	; 204
    222e:	f9 e0       	ldi	r31, 0x09	; 9
    2230:	a0 a5       	ldd	r26, Z+40	; 0x28
    2232:	b1 a5       	ldd	r27, Z+41	; 0x29
    2234:	dd 96       	adiw	r26, 0x3d	; 61
    2236:	8c 91       	ld	r24, X
    2238:	dd 97       	sbiw	r26, 0x3d	; 61
    223a:	81 60       	ori	r24, 0x01	; 1
    223c:	dd 96       	adiw	r26, 0x3d	; 61
    223e:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    2240:	02 84       	ldd	r0, Z+10	; 0x0a
    2242:	f3 85       	ldd	r31, Z+11	; 0x0b
    2244:	e0 2d       	mov	r30, r0
    2246:	83 85       	ldd	r24, Z+11	; 0x0b
    2248:	80 68       	ori	r24, 0x80	; 128
    224a:	83 87       	std	Z+11, r24	; 0x0b
		break;
    224c:	49 c0       	rjmp	.+146    	; 0x22e0 <TIMER_COUNTER1enable+0x3dc>
		case 9:
			m.tc1.reg->timsk |= (1 << TICIE1) | (1 << TOIE1);
    224e:	57 96       	adiw	r26, 0x17	; 23
    2250:	8c 91       	ld	r24, X
    2252:	57 97       	sbiw	r26, 0x17	; 23
    2254:	84 62       	ori	r24, 0x24	; 36
    2256:	57 96       	adiw	r26, 0x17	; 23
    2258:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    225a:	e0 91 d6 09 	lds	r30, 0x09D6	; 0x8009d6 <m+0xa>
    225e:	f0 91 d7 09 	lds	r31, 0x09D7	; 0x8009d7 <m+0xb>
    2262:	83 85       	ldd	r24, Z+11	; 0x0b
    2264:	80 68       	ori	r24, 0x80	; 128
    2266:	83 87       	std	Z+11, r24	; 0x0b
		break;
    2268:	3b c0       	rjmp	.+118    	; 0x22e0 <TIMER_COUNTER1enable+0x3dc>
		case 10:
			m.tc1.reg->timsk |= (1 << OCIE1A) | (1 << OCIE1B) | (1 << TOIE1);
    226a:	57 96       	adiw	r26, 0x17	; 23
    226c:	8c 91       	ld	r24, X
    226e:	57 97       	sbiw	r26, 0x17	; 23
    2270:	8c 61       	ori	r24, 0x1C	; 28
    2272:	57 96       	adiw	r26, 0x17	; 23
    2274:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    2276:	e0 91 d6 09 	lds	r30, 0x09D6	; 0x8009d6 <m+0xa>
    227a:	f0 91 d7 09 	lds	r31, 0x09D7	; 0x8009d7 <m+0xb>
    227e:	83 85       	ldd	r24, Z+11	; 0x0b
    2280:	80 68       	ori	r24, 0x80	; 128
    2282:	83 87       	std	Z+11, r24	; 0x0b
		break;
    2284:	2d c0       	rjmp	.+90     	; 0x22e0 <TIMER_COUNTER1enable+0x3dc>
		case 11:
			m.tc1.reg->timsk |= (1 << OCIE1A) | (1 << OCIE1B) | (1 << TOIE1);
    2286:	57 96       	adiw	r26, 0x17	; 23
    2288:	8c 91       	ld	r24, X
    228a:	57 97       	sbiw	r26, 0x17	; 23
    228c:	8c 61       	ori	r24, 0x1C	; 28
    228e:	57 96       	adiw	r26, 0x17	; 23
    2290:	8c 93       	st	X, r24
			m.tc1.reg->etimsk |= (1 << OCIE1C);
    2292:	ec ec       	ldi	r30, 0xCC	; 204
    2294:	f9 e0       	ldi	r31, 0x09	; 9
    2296:	a0 a5       	ldd	r26, Z+40	; 0x28
    2298:	b1 a5       	ldd	r27, Z+41	; 0x29
    229a:	dd 96       	adiw	r26, 0x3d	; 61
    229c:	8c 91       	ld	r24, X
    229e:	dd 97       	sbiw	r26, 0x3d	; 61
    22a0:	81 60       	ori	r24, 0x01	; 1
    22a2:	dd 96       	adiw	r26, 0x3d	; 61
    22a4:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    22a6:	02 84       	ldd	r0, Z+10	; 0x0a
    22a8:	f3 85       	ldd	r31, Z+11	; 0x0b
    22aa:	e0 2d       	mov	r30, r0
    22ac:	83 85       	ldd	r24, Z+11	; 0x0b
    22ae:	80 68       	ori	r24, 0x80	; 128
    22b0:	83 87       	std	Z+11, r24	; 0x0b
		break;
    22b2:	16 c0       	rjmp	.+44     	; 0x22e0 <TIMER_COUNTER1enable+0x3dc>
		case 12:
			m.tc1.reg->timsk |= (1 << OCIE1A) | (1 << OCIE1B);
    22b4:	57 96       	adiw	r26, 0x17	; 23
    22b6:	8c 91       	ld	r24, X
    22b8:	57 97       	sbiw	r26, 0x17	; 23
    22ba:	88 61       	ori	r24, 0x18	; 24
    22bc:	57 96       	adiw	r26, 0x17	; 23
    22be:	8c 93       	st	X, r24
			m.tc1.reg->etimsk |= (1 << OCIE1C);
    22c0:	ec ec       	ldi	r30, 0xCC	; 204
    22c2:	f9 e0       	ldi	r31, 0x09	; 9
    22c4:	a0 a5       	ldd	r26, Z+40	; 0x28
    22c6:	b1 a5       	ldd	r27, Z+41	; 0x29
    22c8:	dd 96       	adiw	r26, 0x3d	; 61
    22ca:	8c 91       	ld	r24, X
    22cc:	dd 97       	sbiw	r26, 0x3d	; 61
    22ce:	81 60       	ori	r24, 0x01	; 1
    22d0:	dd 96       	adiw	r26, 0x3d	; 61
    22d2:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    22d4:	02 84       	ldd	r0, Z+10	; 0x0a
    22d6:	f3 85       	ldd	r31, Z+11	; 0x0b
    22d8:	e0 2d       	mov	r30, r0
    22da:	83 85       	ldd	r24, Z+11	; 0x0b
    22dc:	80 68       	ori	r24, 0x80	; 128
    22de:	83 87       	std	Z+11, r24	; 0x0b
		break;
		default:
		break;
	}
	m.tc1.reg->ocr1a = m.writelhbyte(~0);
    22e0:	0f 2e       	mov	r0, r31
    22e2:	fc ec       	ldi	r31, 0xCC	; 204
    22e4:	cf 2e       	mov	r12, r31
    22e6:	f9 e0       	ldi	r31, 0x09	; 9
    22e8:	df 2e       	mov	r13, r31
    22ea:	f0 2d       	mov	r31, r0
    22ec:	d6 01       	movw	r26, r12
    22ee:	98 96       	adiw	r26, 0x28	; 40
    22f0:	ad 90       	ld	r10, X+
    22f2:	bc 90       	ld	r11, X
    22f4:	99 97       	sbiw	r26, 0x29	; 41
    22f6:	0f 2e       	mov	r0, r31
    22f8:	fa e1       	ldi	r31, 0x1A	; 26
    22fa:	ef 2e       	mov	r14, r31
    22fc:	fa e0       	ldi	r31, 0x0A	; 10
    22fe:	ff 2e       	mov	r15, r31
    2300:	f0 2d       	mov	r31, r0
    2302:	d7 01       	movw	r26, r14
    2304:	ed 91       	ld	r30, X+
    2306:	fc 91       	ld	r31, X
    2308:	8f ef       	ldi	r24, 0xFF	; 255
    230a:	9f ef       	ldi	r25, 0xFF	; 255
    230c:	09 95       	icall
    230e:	f5 01       	movw	r30, r10
    2310:	93 87       	std	Z+11, r25	; 0x0b
    2312:	82 87       	std	Z+10, r24	; 0x0a
	m.tc1.reg->ocr1b = m.writelhbyte(~0);
    2314:	d6 01       	movw	r26, r12
    2316:	98 96       	adiw	r26, 0x28	; 40
    2318:	ad 90       	ld	r10, X+
    231a:	bc 90       	ld	r11, X
    231c:	99 97       	sbiw	r26, 0x29	; 41
    231e:	d7 01       	movw	r26, r14
    2320:	ed 91       	ld	r30, X+
    2322:	fc 91       	ld	r31, X
    2324:	8f ef       	ldi	r24, 0xFF	; 255
    2326:	9f ef       	ldi	r25, 0xFF	; 255
    2328:	09 95       	icall
    232a:	f5 01       	movw	r30, r10
    232c:	91 87       	std	Z+9, r25	; 0x09
    232e:	80 87       	std	Z+8, r24	; 0x08
	m.tc1.reg->ocr1c = m.writelhbyte(~0);
    2330:	d6 01       	movw	r26, r12
    2332:	98 96       	adiw	r26, 0x28	; 40
    2334:	cd 90       	ld	r12, X+
    2336:	dc 90       	ld	r13, X
    2338:	99 97       	sbiw	r26, 0x29	; 41
    233a:	d7 01       	movw	r26, r14
    233c:	ed 91       	ld	r30, X+
    233e:	fc 91       	ld	r31, X
    2340:	8f ef       	ldi	r24, 0xFF	; 255
    2342:	9f ef       	ldi	r25, 0xFF	; 255
    2344:	09 95       	icall
    2346:	f6 01       	movw	r30, r12
    2348:	91 af       	std	Z+57, r25	; 0x39
    234a:	80 af       	std	Z+56, r24	; 0x38
	timer1.compareA = TIMER_COUNTER1_compareA;
	timer1.compareB = TIMER_COUNTER1_compareB;
	timer1.compareC = TIMER_COUNTER1_compareC;
	timer1.start = TIMER_COUNTER1_start;
	timer1.stop = TIMER_COUNTER1_stop;
	return timer1;
    234c:	8f e9       	ldi	r24, 0x9F	; 159
    234e:	9b e0       	ldi	r25, 0x0B	; 11
    2350:	d8 01       	movw	r26, r16
    2352:	11 96       	adiw	r26, 0x01	; 1
    2354:	9c 93       	st	X, r25
    2356:	8e 93       	st	-X, r24
    2358:	8f ed       	ldi	r24, 0xDF	; 223
    235a:	9b e0       	ldi	r25, 0x0B	; 11
    235c:	13 96       	adiw	r26, 0x03	; 3
    235e:	9c 93       	st	X, r25
    2360:	8e 93       	st	-X, r24
    2362:	12 97       	sbiw	r26, 0x02	; 2
    2364:	8f e1       	ldi	r24, 0x1F	; 31
    2366:	9c e0       	ldi	r25, 0x0C	; 12
    2368:	15 96       	adiw	r26, 0x05	; 5
    236a:	9c 93       	st	X, r25
    236c:	8e 93       	st	-X, r24
    236e:	14 97       	sbiw	r26, 0x04	; 4
    2370:	8f e5       	ldi	r24, 0x5F	; 95
    2372:	9c e0       	ldi	r25, 0x0C	; 12
    2374:	17 96       	adiw	r26, 0x07	; 7
    2376:	9c 93       	st	X, r25
    2378:	8e 93       	st	-X, r24
    237a:	16 97       	sbiw	r26, 0x06	; 6
    237c:	8f e6       	ldi	r24, 0x6F	; 111
    237e:	9c e0       	ldi	r25, 0x0C	; 12
    2380:	19 96       	adiw	r26, 0x09	; 9
    2382:	9c 93       	st	X, r25
    2384:	8e 93       	st	-X, r24
    2386:	18 97       	sbiw	r26, 0x08	; 8
    2388:	8f e7       	ldi	r24, 0x7F	; 127
    238a:	9c e0       	ldi	r25, 0x0C	; 12
    238c:	1b 96       	adiw	r26, 0x0b	; 11
    238e:	9c 93       	st	X, r25
    2390:	8e 93       	st	-X, r24
    2392:	1a 97       	sbiw	r26, 0x0a	; 10
    2394:	87 e3       	ldi	r24, 0x37	; 55
    2396:	9b e0       	ldi	r25, 0x0B	; 11
    2398:	1d 96       	adiw	r26, 0x0d	; 13
    239a:	9c 93       	st	X, r25
    239c:	8e 93       	st	-X, r24
    239e:	1c 97       	sbiw	r26, 0x0c	; 12
    23a0:	8f e8       	ldi	r24, 0x8F	; 143
    23a2:	9c e0       	ldi	r25, 0x0C	; 12
    23a4:	1f 96       	adiw	r26, 0x0f	; 15
    23a6:	9c 93       	st	X, r25
    23a8:	8e 93       	st	-X, r24
    23aa:	1e 97       	sbiw	r26, 0x0e	; 14
}
    23ac:	c8 01       	movw	r24, r16
    23ae:	ce 5a       	subi	r28, 0xAE	; 174
    23b0:	df 4f       	sbci	r29, 0xFF	; 255
    23b2:	0f b6       	in	r0, 0x3f	; 63
    23b4:	f8 94       	cli
    23b6:	de bf       	out	0x3e, r29	; 62
    23b8:	0f be       	out	0x3f, r0	; 63
    23ba:	cd bf       	out	0x3d, r28	; 61
    23bc:	df 91       	pop	r29
    23be:	cf 91       	pop	r28
    23c0:	1f 91       	pop	r17
    23c2:	0f 91       	pop	r16
    23c4:	ff 90       	pop	r15
    23c6:	ef 90       	pop	r14
    23c8:	df 90       	pop	r13
    23ca:	cf 90       	pop	r12
    23cc:	bf 90       	pop	r11
    23ce:	af 90       	pop	r10
    23d0:	08 95       	ret

000023d2 <TIMER_COUNTER2enable>:

TIMER_COUNTER2 TIMER_COUNTER2enable(unsigned char wavegenmode, unsigned char interrupt)
// PARAMETER SETTING
// wavegen mode: Normal; PWM phase correct; Fast PWM; default-Normasl;
// interrupt: off; overflow; output compare; both; default - non.
{
    23d2:	ef 92       	push	r14
    23d4:	ff 92       	push	r15
    23d6:	0f 93       	push	r16
    23d8:	1f 93       	push	r17
    23da:	cf 93       	push	r28
    23dc:	df 93       	push	r29
    23de:	cd b7       	in	r28, 0x3d	; 61
    23e0:	de b7       	in	r29, 0x3e	; 62
    23e2:	c2 55       	subi	r28, 0x52	; 82
    23e4:	d1 09       	sbc	r29, r1
    23e6:	0f b6       	in	r0, 0x3f	; 63
    23e8:	f8 94       	cli
    23ea:	de bf       	out	0x3e, r29	; 62
    23ec:	0f be       	out	0x3f, r0	; 63
    23ee:	cd bf       	out	0x3d, r28	; 61
    23f0:	8c 01       	movw	r16, r24
    23f2:	e6 2e       	mov	r14, r22
    23f4:	f4 2e       	mov	r15, r20
	TIMER_COUNTER2 timer2;
	m = ATMEGA128enable(); // Dependency
    23f6:	ce 01       	movw	r24, r28
    23f8:	01 96       	adiw	r24, 0x01	; 1
    23fa:	0e 94 0c 08 	call	0x1018	; 0x1018 <ATMEGA128enable>
    23fe:	82 e5       	ldi	r24, 0x52	; 82
    2400:	fe 01       	movw	r30, r28
    2402:	31 96       	adiw	r30, 0x01	; 1
    2404:	ac ec       	ldi	r26, 0xCC	; 204
    2406:	b9 e0       	ldi	r27, 0x09	; 9
    2408:	01 90       	ld	r0, Z+
    240a:	0d 92       	st	X+, r0
    240c:	8a 95       	dec	r24
    240e:	e1 f7       	brne	.-8      	; 0x2408 <TIMER_COUNTER2enable+0x36>
	
	timer2_state = 0;
    2410:	10 92 20 0a 	sts	0x0A20, r1	; 0x800a20 <timer2_state>
	m.tc2.reg->tccr2 &= ~((1 << WGM20) | (1 << WGM21));
    2414:	e0 91 fc 09 	lds	r30, 0x09FC	; 0x8009fc <m+0x30>
    2418:	f0 91 fd 09 	lds	r31, 0x09FD	; 0x8009fd <m+0x31>
    241c:	82 81       	ldd	r24, Z+2	; 0x02
    241e:	87 7b       	andi	r24, 0xB7	; 183
    2420:	82 83       	std	Z+2, r24	; 0x02
	switch(wavegenmode){ // TOP -- Update of OCR2 at -- TOV0 Flag Set on
    2422:	82 e0       	ldi	r24, 0x02	; 2
    2424:	e8 16       	cp	r14, r24
    2426:	71 f0       	breq	.+28     	; 0x2444 <TIMER_COUNTER2enable+0x72>
    2428:	e3 e0       	ldi	r30, 0x03	; 3
    242a:	ee 16       	cp	r14, r30
    242c:	99 f0       	breq	.+38     	; 0x2454 <TIMER_COUNTER2enable+0x82>
    242e:	f1 e0       	ldi	r31, 0x01	; 1
    2430:	ef 12       	cpse	r14, r31
    2432:	17 c0       	rjmp	.+46     	; 0x2462 <TIMER_COUNTER2enable+0x90>
		case 0: // Normal, 0xFF -- Immediate -- MAX
		break;
		case 1: // PWM Phase Correct, 0xFF -- TOP -- BOTTOM
			m.tc2.reg->tccr2 |= (1 << WGM20);
    2434:	e0 91 fc 09 	lds	r30, 0x09FC	; 0x8009fc <m+0x30>
    2438:	f0 91 fd 09 	lds	r31, 0x09FD	; 0x8009fd <m+0x31>
    243c:	82 81       	ldd	r24, Z+2	; 0x02
    243e:	80 64       	ori	r24, 0x40	; 64
    2440:	82 83       	std	Z+2, r24	; 0x02
		break;
    2442:	0f c0       	rjmp	.+30     	; 0x2462 <TIMER_COUNTER2enable+0x90>
		case 2: // CTC, OCR2 -- Immediate -- MAX
			m.tc2.reg->tccr2 |= (1 << WGM21);
    2444:	e0 91 fc 09 	lds	r30, 0x09FC	; 0x8009fc <m+0x30>
    2448:	f0 91 fd 09 	lds	r31, 0x09FD	; 0x8009fd <m+0x31>
    244c:	82 81       	ldd	r24, Z+2	; 0x02
    244e:	88 60       	ori	r24, 0x08	; 8
    2450:	82 83       	std	Z+2, r24	; 0x02
		break;
    2452:	07 c0       	rjmp	.+14     	; 0x2462 <TIMER_COUNTER2enable+0x90>
		case 3: // Fast PWM, 0xFF -- BOTTOM -- MAX
			m.tc2.reg->tccr2 |= (1 << WGM20) | (1 << WGM21);
    2454:	e0 91 fc 09 	lds	r30, 0x09FC	; 0x8009fc <m+0x30>
    2458:	f0 91 fd 09 	lds	r31, 0x09FD	; 0x8009fd <m+0x31>
    245c:	82 81       	ldd	r24, Z+2	; 0x02
    245e:	88 64       	ori	r24, 0x48	; 72
    2460:	82 83       	std	Z+2, r24	; 0x02
		break;
		default:
		break;
	}
	m.tc2.reg->timsk &= ~((1 << TOIE2) | (1 << OCIE2));
    2462:	e0 91 fc 09 	lds	r30, 0x09FC	; 0x8009fc <m+0x30>
    2466:	f0 91 fd 09 	lds	r31, 0x09FD	; 0x8009fd <m+0x31>
    246a:	84 89       	ldd	r24, Z+20	; 0x14
    246c:	8f 73       	andi	r24, 0x3F	; 63
    246e:	84 8b       	std	Z+20, r24	; 0x14
	switch(interrupt){
    2470:	82 e0       	ldi	r24, 0x02	; 2
    2472:	f8 16       	cp	r15, r24
    2474:	b9 f0       	breq	.+46     	; 0x24a4 <TIMER_COUNTER2enable+0xd2>
    2476:	e3 e0       	ldi	r30, 0x03	; 3
    2478:	fe 16       	cp	r15, r30
    247a:	29 f1       	breq	.+74     	; 0x24c6 <TIMER_COUNTER2enable+0xf4>
    247c:	f1 e0       	ldi	r31, 0x01	; 1
    247e:	ff 12       	cpse	r15, r31
    2480:	3a c0       	rjmp	.+116    	; 0x24f6 <TIMER_COUNTER2enable+0x124>
		case 0: 
		break;
		case 1:
			m.tc2.reg->timsk |= (1 << TOIE2);
    2482:	ec ec       	ldi	r30, 0xCC	; 204
    2484:	f9 e0       	ldi	r31, 0x09	; 9
    2486:	a0 a9       	ldd	r26, Z+48	; 0x30
    2488:	b1 a9       	ldd	r27, Z+49	; 0x31
    248a:	54 96       	adiw	r26, 0x14	; 20
    248c:	8c 91       	ld	r24, X
    248e:	54 97       	sbiw	r26, 0x14	; 20
    2490:	80 64       	ori	r24, 0x40	; 64
    2492:	54 96       	adiw	r26, 0x14	; 20
    2494:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    2496:	02 84       	ldd	r0, Z+10	; 0x0a
    2498:	f3 85       	ldd	r31, Z+11	; 0x0b
    249a:	e0 2d       	mov	r30, r0
    249c:	83 85       	ldd	r24, Z+11	; 0x0b
    249e:	80 68       	ori	r24, 0x80	; 128
    24a0:	83 87       	std	Z+11, r24	; 0x0b
		break;
    24a2:	29 c0       	rjmp	.+82     	; 0x24f6 <TIMER_COUNTER2enable+0x124>
		case 2:
			m.tc2.reg->timsk |= (1 << OCIE2);
    24a4:	ec ec       	ldi	r30, 0xCC	; 204
    24a6:	f9 e0       	ldi	r31, 0x09	; 9
    24a8:	a0 a9       	ldd	r26, Z+48	; 0x30
    24aa:	b1 a9       	ldd	r27, Z+49	; 0x31
    24ac:	54 96       	adiw	r26, 0x14	; 20
    24ae:	8c 91       	ld	r24, X
    24b0:	54 97       	sbiw	r26, 0x14	; 20
    24b2:	80 68       	ori	r24, 0x80	; 128
    24b4:	54 96       	adiw	r26, 0x14	; 20
    24b6:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    24b8:	02 84       	ldd	r0, Z+10	; 0x0a
    24ba:	f3 85       	ldd	r31, Z+11	; 0x0b
    24bc:	e0 2d       	mov	r30, r0
    24be:	83 85       	ldd	r24, Z+11	; 0x0b
    24c0:	80 68       	ori	r24, 0x80	; 128
    24c2:	83 87       	std	Z+11, r24	; 0x0b
		break;
    24c4:	18 c0       	rjmp	.+48     	; 0x24f6 <TIMER_COUNTER2enable+0x124>
		case 3:
			m.tc2.reg->timsk |= (1 << TOIE2);
    24c6:	ec ec       	ldi	r30, 0xCC	; 204
    24c8:	f9 e0       	ldi	r31, 0x09	; 9
    24ca:	a0 a9       	ldd	r26, Z+48	; 0x30
    24cc:	b1 a9       	ldd	r27, Z+49	; 0x31
    24ce:	54 96       	adiw	r26, 0x14	; 20
    24d0:	8c 91       	ld	r24, X
    24d2:	54 97       	sbiw	r26, 0x14	; 20
    24d4:	80 64       	ori	r24, 0x40	; 64
    24d6:	54 96       	adiw	r26, 0x14	; 20
    24d8:	8c 93       	st	X, r24
			m.tc2.reg->timsk |= (1 << OCIE2);
    24da:	a0 a9       	ldd	r26, Z+48	; 0x30
    24dc:	b1 a9       	ldd	r27, Z+49	; 0x31
    24de:	54 96       	adiw	r26, 0x14	; 20
    24e0:	8c 91       	ld	r24, X
    24e2:	54 97       	sbiw	r26, 0x14	; 20
    24e4:	80 68       	ori	r24, 0x80	; 128
    24e6:	54 96       	adiw	r26, 0x14	; 20
    24e8:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    24ea:	02 84       	ldd	r0, Z+10	; 0x0a
    24ec:	f3 85       	ldd	r31, Z+11	; 0x0b
    24ee:	e0 2d       	mov	r30, r0
    24f0:	83 85       	ldd	r24, Z+11	; 0x0b
    24f2:	80 68       	ori	r24, 0x80	; 128
    24f4:	83 87       	std	Z+11, r24	; 0x0b
		break;
		default:
		break;
	}
	m.tc2.reg->ocr2 = ~0;
    24f6:	e0 91 fc 09 	lds	r30, 0x09FC	; 0x8009fc <m+0x30>
    24fa:	f0 91 fd 09 	lds	r31, 0x09FD	; 0x8009fd <m+0x31>
    24fe:	8f ef       	ldi	r24, 0xFF	; 255
    2500:	80 83       	st	Z, r24
	
	timer2.compoutmode = TIMER_COUNTER2_compoutmode;
	timer2.compare = TIMER_COUNTER2_compare;
	timer2.start = TIMER_COUNTER2_start;
	timer2.stop = TIMER_COUNTER2_stop;
	return timer2;
    2502:	82 e0       	ldi	r24, 0x02	; 2
    2504:	9d e0       	ldi	r25, 0x0D	; 13
    2506:	f8 01       	movw	r30, r16
    2508:	91 83       	std	Z+1, r25	; 0x01
    250a:	80 83       	st	Z, r24
    250c:	82 e4       	ldi	r24, 0x42	; 66
    250e:	9d e0       	ldi	r25, 0x0D	; 13
    2510:	97 83       	std	Z+7, r25	; 0x07
    2512:	86 83       	std	Z+6, r24	; 0x06
    2514:	8a e9       	ldi	r24, 0x9A	; 154
    2516:	9c e0       	ldi	r25, 0x0C	; 12
    2518:	95 87       	std	Z+13, r25	; 0x0d
    251a:	84 87       	std	Z+12, r24	; 0x0c
    251c:	88 e4       	ldi	r24, 0x48	; 72
    251e:	9d e0       	ldi	r25, 0x0D	; 13
    2520:	97 87       	std	Z+15, r25	; 0x0f
    2522:	86 87       	std	Z+14, r24	; 0x0e
}
    2524:	c8 01       	movw	r24, r16
    2526:	ce 5a       	subi	r28, 0xAE	; 174
    2528:	df 4f       	sbci	r29, 0xFF	; 255
    252a:	0f b6       	in	r0, 0x3f	; 63
    252c:	f8 94       	cli
    252e:	de bf       	out	0x3e, r29	; 62
    2530:	0f be       	out	0x3f, r0	; 63
    2532:	cd bf       	out	0x3d, r28	; 61
    2534:	df 91       	pop	r29
    2536:	cf 91       	pop	r28
    2538:	1f 91       	pop	r17
    253a:	0f 91       	pop	r16
    253c:	ff 90       	pop	r15
    253e:	ef 90       	pop	r14
    2540:	08 95       	ret

00002542 <TIMER_COUNTER3enable>:
// wavegen mode: Normal; PWM, Phase Correct, 8-bit; PWM, Phase Correct, 9-bit; PWM, Phase Correct, 10-bit;
// CTC; Fast PWM, 8-bit; Fast PWM, 9-bit; Fast PWM, 10-bit; PWM, Phase and Frequency Correct; PWM, Phase and Frequency Correct;
// PWM, Phase Correct; PWM, Phase Correct; CTC; (Reserved); Fast PWM; Fast PWM.
// interrupt: off; overflow; output compare; both; default - non.
// for more information read data sheet.
{
    2542:	af 92       	push	r10
    2544:	bf 92       	push	r11
    2546:	cf 92       	push	r12
    2548:	df 92       	push	r13
    254a:	ef 92       	push	r14
    254c:	ff 92       	push	r15
    254e:	0f 93       	push	r16
    2550:	1f 93       	push	r17
    2552:	cf 93       	push	r28
    2554:	df 93       	push	r29
    2556:	cd b7       	in	r28, 0x3d	; 61
    2558:	de b7       	in	r29, 0x3e	; 62
    255a:	c2 55       	subi	r28, 0x52	; 82
    255c:	d1 09       	sbc	r29, r1
    255e:	0f b6       	in	r0, 0x3f	; 63
    2560:	f8 94       	cli
    2562:	de bf       	out	0x3e, r29	; 62
    2564:	0f be       	out	0x3f, r0	; 63
    2566:	cd bf       	out	0x3d, r28	; 61
    2568:	8c 01       	movw	r16, r24
    256a:	e6 2e       	mov	r14, r22
    256c:	f4 2e       	mov	r15, r20
	TIMER_COUNTER3 timer3;
	m = ATMEGA128enable(); // Dependency
    256e:	ce 01       	movw	r24, r28
    2570:	01 96       	adiw	r24, 0x01	; 1
    2572:	0e 94 0c 08 	call	0x1018	; 0x1018 <ATMEGA128enable>
    2576:	82 e5       	ldi	r24, 0x52	; 82
    2578:	fe 01       	movw	r30, r28
    257a:	31 96       	adiw	r30, 0x01	; 1
    257c:	ac ec       	ldi	r26, 0xCC	; 204
    257e:	b9 e0       	ldi	r27, 0x09	; 9
    2580:	01 90       	ld	r0, Z+
    2582:	0d 92       	st	X+, r0
    2584:	8a 95       	dec	r24
    2586:	e1 f7       	brne	.-8      	; 0x2580 <TIMER_COUNTER3enable+0x3e>
	
	timer3_state = 0;
    2588:	10 92 1f 0a 	sts	0x0A1F, r1	; 0x800a1f <timer3_state>
	m.tc3.reg->tccr3a &= ~((1 << WGM31) | (1 << WGM30));
    258c:	20 91 f8 09 	lds	r18, 0x09F8	; 0x8009f8 <m+0x2c>
    2590:	30 91 f9 09 	lds	r19, 0x09F9	; 0x8009f9 <m+0x2d>
    2594:	f9 01       	movw	r30, r18
    2596:	e5 5b       	subi	r30, 0xB5	; 181
    2598:	ff 4f       	sbci	r31, 0xFF	; 255
    259a:	50 81       	ld	r21, Z
    259c:	5c 7f       	andi	r21, 0xFC	; 252
    259e:	50 83       	st	Z, r21
	m.tc3.reg->tccr3b &= ~((1 << WGM33) | (1 << WGM32));
    25a0:	31 97       	sbiw	r30, 0x01	; 1
    25a2:	40 81       	ld	r20, Z
    25a4:	47 7e       	andi	r20, 0xE7	; 231
    25a6:	40 83       	st	Z, r20
	switch(wavegenmode){ // TOP -- Update of OCRnX -- TOV Flag Set on
    25a8:	8e 2d       	mov	r24, r14
    25aa:	90 e0       	ldi	r25, 0x00	; 0
    25ac:	fc 01       	movw	r30, r24
    25ae:	31 97       	sbiw	r30, 0x01	; 1
    25b0:	ef 30       	cpi	r30, 0x0F	; 15
    25b2:	f1 05       	cpc	r31, r1
    25b4:	08 f0       	brcs	.+2      	; 0x25b8 <TIMER_COUNTER3enable+0x76>
    25b6:	78 c0       	rjmp	.+240    	; 0x26a8 <TIMER_COUNTER3enable+0x166>
    25b8:	e7 58       	subi	r30, 0x87	; 135
    25ba:	ff 4f       	sbci	r31, 0xFF	; 255
    25bc:	0c 94 cf 3b 	jmp	0x779e	; 0x779e <__tablejump2__>
		case 0: // Normal, 0xFFFF -- Immediate -- MAX
		break;
		case 1: // PWM Phase Correct 8-bit, 0x00FF -- TOP -- BOTTOM
			m.tc3.reg->tccr3a |= (1 << WGM30);
    25c0:	f9 01       	movw	r30, r18
    25c2:	e5 5b       	subi	r30, 0xB5	; 181
    25c4:	ff 4f       	sbci	r31, 0xFF	; 255
    25c6:	51 60       	ori	r21, 0x01	; 1
    25c8:	50 83       	st	Z, r21
		break;
    25ca:	6e c0       	rjmp	.+220    	; 0x26a8 <TIMER_COUNTER3enable+0x166>
		case 2:	// PWM Phase Correct 9-bit, 0x01FF -- TOP -- BOTTOM
			m.tc3.reg->tccr3a |= (1 << WGM31);
    25cc:	f9 01       	movw	r30, r18
    25ce:	e5 5b       	subi	r30, 0xB5	; 181
    25d0:	ff 4f       	sbci	r31, 0xFF	; 255
    25d2:	52 60       	ori	r21, 0x02	; 2
    25d4:	50 83       	st	Z, r21
		break;
    25d6:	68 c0       	rjmp	.+208    	; 0x26a8 <TIMER_COUNTER3enable+0x166>
		case 3:	// PWM Phase Correct 10-bit, 0x03FF -- TOP -- BOTTOM
			m.tc3.reg->tccr3a |= (1 << WGM31) | (1 << WGM30);
    25d8:	f9 01       	movw	r30, r18
    25da:	e5 5b       	subi	r30, 0xB5	; 181
    25dc:	ff 4f       	sbci	r31, 0xFF	; 255
    25de:	53 60       	ori	r21, 0x03	; 3
    25e0:	50 83       	st	Z, r21
		break;
    25e2:	62 c0       	rjmp	.+196    	; 0x26a8 <TIMER_COUNTER3enable+0x166>
		case 4:	// CTC, OCRnA Immediate MAX
			m.tc3.reg->tccr3b |= (1 << WGM32);
    25e4:	f9 01       	movw	r30, r18
    25e6:	e6 5b       	subi	r30, 0xB6	; 182
    25e8:	ff 4f       	sbci	r31, 0xFF	; 255
    25ea:	48 60       	ori	r20, 0x08	; 8
    25ec:	40 83       	st	Z, r20
		break;
    25ee:	5c c0       	rjmp	.+184    	; 0x26a8 <TIMER_COUNTER3enable+0x166>
		case 5:	// Fast PWM 8-bit, 0x00FF -- BOTTOM -- TOP
			m.tc3.reg->tccr3a |=(1 << WGM30);
    25f0:	f9 01       	movw	r30, r18
    25f2:	e5 5b       	subi	r30, 0xB5	; 181
    25f4:	ff 4f       	sbci	r31, 0xFF	; 255
    25f6:	51 60       	ori	r21, 0x01	; 1
    25f8:	50 83       	st	Z, r21
			m.tc3.reg->tccr3b |= (1 << WGM32);
    25fa:	31 97       	sbiw	r30, 0x01	; 1
    25fc:	48 60       	ori	r20, 0x08	; 8
    25fe:	40 83       	st	Z, r20
		break;
    2600:	53 c0       	rjmp	.+166    	; 0x26a8 <TIMER_COUNTER3enable+0x166>
		case 6:	// Fast PWM 9-bit, 0x01FF -- BOTTOM -- TOP
			m.tc3.reg->tccr3a |= (1 << WGM31);
    2602:	f9 01       	movw	r30, r18
    2604:	e5 5b       	subi	r30, 0xB5	; 181
    2606:	ff 4f       	sbci	r31, 0xFF	; 255
    2608:	52 60       	ori	r21, 0x02	; 2
    260a:	50 83       	st	Z, r21
			m.tc3.reg->tccr3b |= (1 << WGM32);
    260c:	31 97       	sbiw	r30, 0x01	; 1
    260e:	48 60       	ori	r20, 0x08	; 8
    2610:	40 83       	st	Z, r20
		break;
    2612:	4a c0       	rjmp	.+148    	; 0x26a8 <TIMER_COUNTER3enable+0x166>
		case 7:	// Fast PWM 10-bit, 0x03FF -- BOTTOM -- TOP
			m.tc3.reg->tccr3a |=(1 << WGM31) | (1 << WGM30);
    2614:	f9 01       	movw	r30, r18
    2616:	e5 5b       	subi	r30, 0xB5	; 181
    2618:	ff 4f       	sbci	r31, 0xFF	; 255
    261a:	53 60       	ori	r21, 0x03	; 3
    261c:	50 83       	st	Z, r21
			m.tc3.reg->tccr3b |= (1 << WGM32);
    261e:	31 97       	sbiw	r30, 0x01	; 1
    2620:	48 60       	ori	r20, 0x08	; 8
    2622:	40 83       	st	Z, r20
		break;
    2624:	41 c0       	rjmp	.+130    	; 0x26a8 <TIMER_COUNTER3enable+0x166>
		case 8:	// PWM Phase and Frequency Correct, ICRnA -- BOTTOM -- BOTTOM
			m.tc3.reg->tccr3b |= (1 << WGM33);
    2626:	f9 01       	movw	r30, r18
    2628:	e6 5b       	subi	r30, 0xB6	; 182
    262a:	ff 4f       	sbci	r31, 0xFF	; 255
    262c:	40 61       	ori	r20, 0x10	; 16
    262e:	40 83       	st	Z, r20
		break;
    2630:	3b c0       	rjmp	.+118    	; 0x26a8 <TIMER_COUNTER3enable+0x166>
		case 9:	// PWM Phase and Frequency Correct, OCRnA -- BOTTOM -- BOTTOM
			m.tc3.reg->tccr3a |= (1 << WGM30);
    2632:	f9 01       	movw	r30, r18
    2634:	e5 5b       	subi	r30, 0xB5	; 181
    2636:	ff 4f       	sbci	r31, 0xFF	; 255
    2638:	51 60       	ori	r21, 0x01	; 1
    263a:	50 83       	st	Z, r21
			m.tc3.reg->tccr3b |= (1 << WGM33);
    263c:	31 97       	sbiw	r30, 0x01	; 1
    263e:	40 61       	ori	r20, 0x10	; 16
    2640:	40 83       	st	Z, r20
		break;
    2642:	32 c0       	rjmp	.+100    	; 0x26a8 <TIMER_COUNTER3enable+0x166>
		case 10: // PWM Phase Correct, ICRn -- TOP -- BOTTOM
			m.tc3.reg->tccr3a |=(1 << WGM31);
    2644:	f9 01       	movw	r30, r18
    2646:	e5 5b       	subi	r30, 0xB5	; 181
    2648:	ff 4f       	sbci	r31, 0xFF	; 255
    264a:	52 60       	ori	r21, 0x02	; 2
    264c:	50 83       	st	Z, r21
			m.tc3.reg->tccr3b |= (1 << WGM33);
    264e:	31 97       	sbiw	r30, 0x01	; 1
    2650:	40 61       	ori	r20, 0x10	; 16
    2652:	40 83       	st	Z, r20
		break;
    2654:	29 c0       	rjmp	.+82     	; 0x26a8 <TIMER_COUNTER3enable+0x166>
		case 11: // PWM Phase Correct, OCRnA -- TOP -- BOTTOM
			m.tc3.reg->tccr3a |= (1 << WGM31) | (1 << WGM30);
    2656:	f9 01       	movw	r30, r18
    2658:	e5 5b       	subi	r30, 0xB5	; 181
    265a:	ff 4f       	sbci	r31, 0xFF	; 255
    265c:	53 60       	ori	r21, 0x03	; 3
    265e:	50 83       	st	Z, r21
			m.tc3.reg->tccr3b |= (1 << WGM33);
    2660:	31 97       	sbiw	r30, 0x01	; 1
    2662:	40 61       	ori	r20, 0x10	; 16
    2664:	40 83       	st	Z, r20
		break;
    2666:	20 c0       	rjmp	.+64     	; 0x26a8 <TIMER_COUNTER3enable+0x166>
		case 12: // CTC, ICRn -- Immediate -- MAX
			m.tc3.reg->tccr3b |= (1 << WGM33) | (1 << WGM32);
    2668:	f9 01       	movw	r30, r18
    266a:	e6 5b       	subi	r30, 0xB6	; 182
    266c:	ff 4f       	sbci	r31, 0xFF	; 255
    266e:	48 61       	ori	r20, 0x18	; 24
    2670:	40 83       	st	Z, r20
		break;
    2672:	1a c0       	rjmp	.+52     	; 0x26a8 <TIMER_COUNTER3enable+0x166>
		case 13: // (Reserved), -- -- --
			m.tc3.reg->tccr3a |= (1 << WGM30);
    2674:	f9 01       	movw	r30, r18
    2676:	e5 5b       	subi	r30, 0xB5	; 181
    2678:	ff 4f       	sbci	r31, 0xFF	; 255
    267a:	51 60       	ori	r21, 0x01	; 1
    267c:	50 83       	st	Z, r21
			m.tc3.reg->tccr3b |= (1 << WGM33) | (1 << WGM32);
    267e:	31 97       	sbiw	r30, 0x01	; 1
    2680:	48 61       	ori	r20, 0x18	; 24
    2682:	40 83       	st	Z, r20
		break;
    2684:	11 c0       	rjmp	.+34     	; 0x26a8 <TIMER_COUNTER3enable+0x166>
		case 14: // Fast PWM, ICRn -- BOTTOM -- TOP
			m.tc3.reg->tccr3a |= (1 << WGM31);
    2686:	f9 01       	movw	r30, r18
    2688:	e5 5b       	subi	r30, 0xB5	; 181
    268a:	ff 4f       	sbci	r31, 0xFF	; 255
    268c:	52 60       	ori	r21, 0x02	; 2
    268e:	50 83       	st	Z, r21
			m.tc3.reg->tccr3b |= (1 << WGM33) | (1 << WGM32);
    2690:	31 97       	sbiw	r30, 0x01	; 1
    2692:	48 61       	ori	r20, 0x18	; 24
    2694:	40 83       	st	Z, r20
		break;
    2696:	08 c0       	rjmp	.+16     	; 0x26a8 <TIMER_COUNTER3enable+0x166>
		case 15: // Fast PWM, OCRnA -- BOTTOM -- TOP
			m.tc3.reg->tccr3a |= (1 << WGM31) | (1 << WGM30);
    2698:	f9 01       	movw	r30, r18
    269a:	e5 5b       	subi	r30, 0xB5	; 181
    269c:	ff 4f       	sbci	r31, 0xFF	; 255
    269e:	53 60       	ori	r21, 0x03	; 3
    26a0:	50 83       	st	Z, r21
			m.tc3.reg->tccr3b |= (1 << WGM33) | (1 << WGM32);
    26a2:	31 97       	sbiw	r30, 0x01	; 1
    26a4:	48 61       	ori	r20, 0x18	; 24
    26a6:	40 83       	st	Z, r20
		break;
		default:
		break;
	}
	m.tc3.reg->tccr3a &= ~((3 << COM3A0) | (3 << COM3B0)| (3 << COM3C0));
    26a8:	f9 01       	movw	r30, r18
    26aa:	e5 5b       	subi	r30, 0xB5	; 181
    26ac:	ff 4f       	sbci	r31, 0xFF	; 255
    26ae:	80 81       	ld	r24, Z
    26b0:	83 70       	andi	r24, 0x03	; 3
    26b2:	80 83       	st	Z, r24
	m.tc3.reg->etimsk &= ~((1 << TICIE3) | (1 << OCIE3A) | (1 << OCIE3B) | (1 << TOIE3) | (1 << OCIE3C));
    26b4:	d9 01       	movw	r26, r18
    26b6:	dd 96       	adiw	r26, 0x3d	; 61
    26b8:	8c 91       	ld	r24, X
    26ba:	81 7c       	andi	r24, 0xC1	; 193
	switch(interrupt){ // ICP3  -->  PE7
    26bc:	4f 2d       	mov	r20, r15
    26be:	50 e0       	ldi	r21, 0x00	; 0
    26c0:	fa 01       	movw	r30, r20
    26c2:	31 97       	sbiw	r30, 0x01	; 1
    26c4:	ec 30       	cpi	r30, 0x0C	; 12
    26c6:	f1 05       	cpc	r31, r1
    26c8:	20 f4       	brcc	.+8      	; 0x26d2 <TIMER_COUNTER3enable+0x190>
    26ca:	e8 57       	subi	r30, 0x78	; 120
    26cc:	ff 4f       	sbci	r31, 0xFF	; 255
    26ce:	0c 94 cf 3b 	jmp	0x779e	; 0x779e <__tablejump2__>
		break;
		default:
		break;
	}
	m.tc3.reg->tccr3a &= ~((3 << COM3A0) | (3 << COM3B0)| (3 << COM3C0));
	m.tc3.reg->etimsk &= ~((1 << TICIE3) | (1 << OCIE3A) | (1 << OCIE3B) | (1 << TOIE3) | (1 << OCIE3C));
    26d2:	f9 01       	movw	r30, r18
    26d4:	85 af       	std	Z+61, r24	; 0x3d
    26d6:	89 c0       	rjmp	.+274    	; 0x27ea <TIMER_COUNTER3enable+0x2a8>
	switch(interrupt){ // ICP3  -->  PE7
		case 0:
		break;
		case 1:
			m.tc3.reg->etimsk |= (1 << TOIE3);
    26d8:	84 60       	ori	r24, 0x04	; 4
    26da:	d9 01       	movw	r26, r18
    26dc:	dd 96       	adiw	r26, 0x3d	; 61
    26de:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    26e0:	e0 91 d6 09 	lds	r30, 0x09D6	; 0x8009d6 <m+0xa>
    26e4:	f0 91 d7 09 	lds	r31, 0x09D7	; 0x8009d7 <m+0xb>
    26e8:	83 85       	ldd	r24, Z+11	; 0x0b
    26ea:	80 68       	ori	r24, 0x80	; 128
    26ec:	83 87       	std	Z+11, r24	; 0x0b
		break;
    26ee:	7d c0       	rjmp	.+250    	; 0x27ea <TIMER_COUNTER3enable+0x2a8>
		case 2:
			m.tc3.reg->etimsk |= (1 << OCIE3A);
    26f0:	80 61       	ori	r24, 0x10	; 16
    26f2:	f9 01       	movw	r30, r18
    26f4:	85 af       	std	Z+61, r24	; 0x3d
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    26f6:	e0 91 d6 09 	lds	r30, 0x09D6	; 0x8009d6 <m+0xa>
    26fa:	f0 91 d7 09 	lds	r31, 0x09D7	; 0x8009d7 <m+0xb>
    26fe:	83 85       	ldd	r24, Z+11	; 0x0b
    2700:	80 68       	ori	r24, 0x80	; 128
    2702:	83 87       	std	Z+11, r24	; 0x0b
		break;
    2704:	72 c0       	rjmp	.+228    	; 0x27ea <TIMER_COUNTER3enable+0x2a8>
		case 3:
			m.tc3.reg->etimsk |= (1 << OCIE3B);
    2706:	88 60       	ori	r24, 0x08	; 8
    2708:	d9 01       	movw	r26, r18
    270a:	dd 96       	adiw	r26, 0x3d	; 61
    270c:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    270e:	e0 91 d6 09 	lds	r30, 0x09D6	; 0x8009d6 <m+0xa>
    2712:	f0 91 d7 09 	lds	r31, 0x09D7	; 0x8009d7 <m+0xb>
    2716:	83 85       	ldd	r24, Z+11	; 0x0b
    2718:	80 68       	ori	r24, 0x80	; 128
    271a:	83 87       	std	Z+11, r24	; 0x0b
		break;
    271c:	66 c0       	rjmp	.+204    	; 0x27ea <TIMER_COUNTER3enable+0x2a8>
		case 4:
			m.tc3.reg->etimsk |= (1 << OCIE3C);
    271e:	82 60       	ori	r24, 0x02	; 2
    2720:	f9 01       	movw	r30, r18
    2722:	85 af       	std	Z+61, r24	; 0x3d
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    2724:	e0 91 d6 09 	lds	r30, 0x09D6	; 0x8009d6 <m+0xa>
    2728:	f0 91 d7 09 	lds	r31, 0x09D7	; 0x8009d7 <m+0xb>
    272c:	83 85       	ldd	r24, Z+11	; 0x0b
    272e:	80 68       	ori	r24, 0x80	; 128
    2730:	83 87       	std	Z+11, r24	; 0x0b
		break;
    2732:	5b c0       	rjmp	.+182    	; 0x27ea <TIMER_COUNTER3enable+0x2a8>
		case 5:
			m.tc3.reg->etimsk |= (1 << TICIE3);
    2734:	80 62       	ori	r24, 0x20	; 32
    2736:	d9 01       	movw	r26, r18
    2738:	dd 96       	adiw	r26, 0x3d	; 61
    273a:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    273c:	e0 91 d6 09 	lds	r30, 0x09D6	; 0x8009d6 <m+0xa>
    2740:	f0 91 d7 09 	lds	r31, 0x09D7	; 0x8009d7 <m+0xb>
    2744:	83 85       	ldd	r24, Z+11	; 0x0b
    2746:	80 68       	ori	r24, 0x80	; 128
    2748:	83 87       	std	Z+11, r24	; 0x0b
		break;
    274a:	4f c0       	rjmp	.+158    	; 0x27ea <TIMER_COUNTER3enable+0x2a8>
		case 6:
			m.tc3.reg->etimsk |= (1 << OCIE3A) | (1 << TOIE3);
    274c:	84 61       	ori	r24, 0x14	; 20
    274e:	f9 01       	movw	r30, r18
    2750:	85 af       	std	Z+61, r24	; 0x3d
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    2752:	e0 91 d6 09 	lds	r30, 0x09D6	; 0x8009d6 <m+0xa>
    2756:	f0 91 d7 09 	lds	r31, 0x09D7	; 0x8009d7 <m+0xb>
    275a:	83 85       	ldd	r24, Z+11	; 0x0b
    275c:	80 68       	ori	r24, 0x80	; 128
    275e:	83 87       	std	Z+11, r24	; 0x0b
		break;
    2760:	44 c0       	rjmp	.+136    	; 0x27ea <TIMER_COUNTER3enable+0x2a8>
		case 7:
			m.tc3.reg->etimsk |= (1 << OCIE3B) | (1 << TOIE3);
    2762:	8c 60       	ori	r24, 0x0C	; 12
    2764:	d9 01       	movw	r26, r18
    2766:	dd 96       	adiw	r26, 0x3d	; 61
    2768:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    276a:	e0 91 d6 09 	lds	r30, 0x09D6	; 0x8009d6 <m+0xa>
    276e:	f0 91 d7 09 	lds	r31, 0x09D7	; 0x8009d7 <m+0xb>
    2772:	83 85       	ldd	r24, Z+11	; 0x0b
    2774:	80 68       	ori	r24, 0x80	; 128
    2776:	83 87       	std	Z+11, r24	; 0x0b
		break;
    2778:	38 c0       	rjmp	.+112    	; 0x27ea <TIMER_COUNTER3enable+0x2a8>
		case 8:
			m.tc3.reg->etimsk |= (1 << TOIE3) | (1 << OCIE3C);
    277a:	86 60       	ori	r24, 0x06	; 6
    277c:	f9 01       	movw	r30, r18
    277e:	85 af       	std	Z+61, r24	; 0x3d
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    2780:	e0 91 d6 09 	lds	r30, 0x09D6	; 0x8009d6 <m+0xa>
    2784:	f0 91 d7 09 	lds	r31, 0x09D7	; 0x8009d7 <m+0xb>
    2788:	83 85       	ldd	r24, Z+11	; 0x0b
    278a:	80 68       	ori	r24, 0x80	; 128
    278c:	83 87       	std	Z+11, r24	; 0x0b
		break;
    278e:	2d c0       	rjmp	.+90     	; 0x27ea <TIMER_COUNTER3enable+0x2a8>
		case 9:
			m.tc3.reg->etimsk |= (1 << TICIE3) | (1 << TOIE3);
    2790:	84 62       	ori	r24, 0x24	; 36
    2792:	d9 01       	movw	r26, r18
    2794:	dd 96       	adiw	r26, 0x3d	; 61
    2796:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    2798:	e0 91 d6 09 	lds	r30, 0x09D6	; 0x8009d6 <m+0xa>
    279c:	f0 91 d7 09 	lds	r31, 0x09D7	; 0x8009d7 <m+0xb>
    27a0:	83 85       	ldd	r24, Z+11	; 0x0b
    27a2:	80 68       	ori	r24, 0x80	; 128
    27a4:	83 87       	std	Z+11, r24	; 0x0b
		break;
    27a6:	21 c0       	rjmp	.+66     	; 0x27ea <TIMER_COUNTER3enable+0x2a8>
		case 10:
			m.tc3.reg->etimsk |= (1 << OCIE3A) | (1 << OCIE3B) | (1 << TOIE3);
    27a8:	8c 61       	ori	r24, 0x1C	; 28
    27aa:	f9 01       	movw	r30, r18
    27ac:	85 af       	std	Z+61, r24	; 0x3d
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    27ae:	e0 91 d6 09 	lds	r30, 0x09D6	; 0x8009d6 <m+0xa>
    27b2:	f0 91 d7 09 	lds	r31, 0x09D7	; 0x8009d7 <m+0xb>
    27b6:	83 85       	ldd	r24, Z+11	; 0x0b
    27b8:	80 68       	ori	r24, 0x80	; 128
    27ba:	83 87       	std	Z+11, r24	; 0x0b
		break;
    27bc:	16 c0       	rjmp	.+44     	; 0x27ea <TIMER_COUNTER3enable+0x2a8>
		case 11:
			m.tc3.reg->etimsk |= (1 << OCIE3A) | (1 << OCIE3B) | (1 << TOIE3) | (1 << OCIE3C);
    27be:	8e 61       	ori	r24, 0x1E	; 30
    27c0:	d9 01       	movw	r26, r18
    27c2:	dd 96       	adiw	r26, 0x3d	; 61
    27c4:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    27c6:	e0 91 d6 09 	lds	r30, 0x09D6	; 0x8009d6 <m+0xa>
    27ca:	f0 91 d7 09 	lds	r31, 0x09D7	; 0x8009d7 <m+0xb>
    27ce:	83 85       	ldd	r24, Z+11	; 0x0b
    27d0:	80 68       	ori	r24, 0x80	; 128
    27d2:	83 87       	std	Z+11, r24	; 0x0b
		break;
    27d4:	0a c0       	rjmp	.+20     	; 0x27ea <TIMER_COUNTER3enable+0x2a8>
		case 12:
			m.tc3.reg->etimsk |= (1 << OCIE3A) | (1 << OCIE3B) | (1 << OCIE3C);
    27d6:	8a 61       	ori	r24, 0x1A	; 26
    27d8:	f9 01       	movw	r30, r18
    27da:	85 af       	std	Z+61, r24	; 0x3d
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    27dc:	e0 91 d6 09 	lds	r30, 0x09D6	; 0x8009d6 <m+0xa>
    27e0:	f0 91 d7 09 	lds	r31, 0x09D7	; 0x8009d7 <m+0xb>
    27e4:	83 85       	ldd	r24, Z+11	; 0x0b
    27e6:	80 68       	ori	r24, 0x80	; 128
    27e8:	83 87       	std	Z+11, r24	; 0x0b
		break;
		default:
		break;
	}
	m.tc3.reg->ocr3a = m.writelhbyte(~0);
    27ea:	0f 2e       	mov	r0, r31
    27ec:	fc ec       	ldi	r31, 0xCC	; 204
    27ee:	ef 2e       	mov	r14, r31
    27f0:	f9 e0       	ldi	r31, 0x09	; 9
    27f2:	ff 2e       	mov	r15, r31
    27f4:	f0 2d       	mov	r31, r0
    27f6:	d7 01       	movw	r26, r14
    27f8:	9c 96       	adiw	r26, 0x2c	; 44
    27fa:	ad 90       	ld	r10, X+
    27fc:	bc 90       	ld	r11, X
    27fe:	9d 97       	sbiw	r26, 0x2d	; 45
    2800:	b6 e4       	ldi	r27, 0x46	; 70
    2802:	ab 0e       	add	r10, r27
    2804:	b1 1c       	adc	r11, r1
    2806:	0f 2e       	mov	r0, r31
    2808:	fa e1       	ldi	r31, 0x1A	; 26
    280a:	cf 2e       	mov	r12, r31
    280c:	fa e0       	ldi	r31, 0x0A	; 10
    280e:	df 2e       	mov	r13, r31
    2810:	f0 2d       	mov	r31, r0
    2812:	d6 01       	movw	r26, r12
    2814:	ed 91       	ld	r30, X+
    2816:	fc 91       	ld	r31, X
    2818:	8f ef       	ldi	r24, 0xFF	; 255
    281a:	9f ef       	ldi	r25, 0xFF	; 255
    281c:	09 95       	icall
    281e:	f5 01       	movw	r30, r10
    2820:	91 83       	std	Z+1, r25	; 0x01
    2822:	80 83       	st	Z, r24
	m.tc3.reg->ocr3b = m.writelhbyte(~0);
    2824:	d7 01       	movw	r26, r14
    2826:	9c 96       	adiw	r26, 0x2c	; 44
    2828:	ad 90       	ld	r10, X+
    282a:	bc 90       	ld	r11, X
    282c:	9d 97       	sbiw	r26, 0x2d	; 45
    282e:	b4 e4       	ldi	r27, 0x44	; 68
    2830:	ab 0e       	add	r10, r27
    2832:	b1 1c       	adc	r11, r1
    2834:	d6 01       	movw	r26, r12
    2836:	ed 91       	ld	r30, X+
    2838:	fc 91       	ld	r31, X
    283a:	8f ef       	ldi	r24, 0xFF	; 255
    283c:	9f ef       	ldi	r25, 0xFF	; 255
    283e:	09 95       	icall
    2840:	f5 01       	movw	r30, r10
    2842:	91 83       	std	Z+1, r25	; 0x01
    2844:	80 83       	st	Z, r24
	m.tc3.reg->ocr3c = m.writelhbyte(~0);
    2846:	d7 01       	movw	r26, r14
    2848:	9c 96       	adiw	r26, 0x2c	; 44
    284a:	ed 90       	ld	r14, X+
    284c:	fc 90       	ld	r15, X
    284e:	9d 97       	sbiw	r26, 0x2d	; 45
    2850:	b2 e4       	ldi	r27, 0x42	; 66
    2852:	eb 0e       	add	r14, r27
    2854:	f1 1c       	adc	r15, r1
    2856:	d6 01       	movw	r26, r12
    2858:	ed 91       	ld	r30, X+
    285a:	fc 91       	ld	r31, X
    285c:	8f ef       	ldi	r24, 0xFF	; 255
    285e:	9f ef       	ldi	r25, 0xFF	; 255
    2860:	09 95       	icall
    2862:	f7 01       	movw	r30, r14
    2864:	91 83       	std	Z+1, r25	; 0x01
    2866:	80 83       	st	Z, r24
	timer3.compareA = TIMER_COUNTER3_compareA;
	timer3.compareB = TIMER_COUNTER3_compareB;
	timer3.compareC = TIMER_COUNTER3_compareC;
	timer3.start = TIMER_COUNTER3_start;
	timer3.stop = TIMER_COUNTER3_stop;
	return timer3;
    2868:	8f ea       	ldi	r24, 0xAF	; 175
    286a:	9d e0       	ldi	r25, 0x0D	; 13
    286c:	d8 01       	movw	r26, r16
    286e:	11 96       	adiw	r26, 0x01	; 1
    2870:	9c 93       	st	X, r25
    2872:	8e 93       	st	-X, r24
    2874:	87 ef       	ldi	r24, 0xF7	; 247
    2876:	9d e0       	ldi	r25, 0x0D	; 13
    2878:	13 96       	adiw	r26, 0x03	; 3
    287a:	9c 93       	st	X, r25
    287c:	8e 93       	st	-X, r24
    287e:	12 97       	sbiw	r26, 0x02	; 2
    2880:	8f e3       	ldi	r24, 0x3F	; 63
    2882:	9e e0       	ldi	r25, 0x0E	; 14
    2884:	15 96       	adiw	r26, 0x05	; 5
    2886:	9c 93       	st	X, r25
    2888:	8e 93       	st	-X, r24
    288a:	14 97       	sbiw	r26, 0x04	; 4
    288c:	87 e8       	ldi	r24, 0x87	; 135
    288e:	9e e0       	ldi	r25, 0x0E	; 14
    2890:	17 96       	adiw	r26, 0x07	; 7
    2892:	9c 93       	st	X, r25
    2894:	8e 93       	st	-X, r24
    2896:	16 97       	sbiw	r26, 0x06	; 6
    2898:	89 e9       	ldi	r24, 0x99	; 153
    289a:	9e e0       	ldi	r25, 0x0E	; 14
    289c:	19 96       	adiw	r26, 0x09	; 9
    289e:	9c 93       	st	X, r25
    28a0:	8e 93       	st	-X, r24
    28a2:	18 97       	sbiw	r26, 0x08	; 8
    28a4:	8b ea       	ldi	r24, 0xAB	; 171
    28a6:	9e e0       	ldi	r25, 0x0E	; 14
    28a8:	1b 96       	adiw	r26, 0x0b	; 11
    28aa:	9c 93       	st	X, r25
    28ac:	8e 93       	st	-X, r24
    28ae:	1a 97       	sbiw	r26, 0x0a	; 10
    28b0:	83 e5       	ldi	r24, 0x53	; 83
    28b2:	9d e0       	ldi	r25, 0x0D	; 13
    28b4:	1d 96       	adiw	r26, 0x0d	; 13
    28b6:	9c 93       	st	X, r25
    28b8:	8e 93       	st	-X, r24
    28ba:	1c 97       	sbiw	r26, 0x0c	; 12
    28bc:	8d eb       	ldi	r24, 0xBD	; 189
    28be:	9e e0       	ldi	r25, 0x0E	; 14
    28c0:	1f 96       	adiw	r26, 0x0f	; 15
    28c2:	9c 93       	st	X, r25
    28c4:	8e 93       	st	-X, r24
    28c6:	1e 97       	sbiw	r26, 0x0e	; 14
}
    28c8:	c8 01       	movw	r24, r16
    28ca:	ce 5a       	subi	r28, 0xAE	; 174
    28cc:	df 4f       	sbci	r29, 0xFF	; 255
    28ce:	0f b6       	in	r0, 0x3f	; 63
    28d0:	f8 94       	cli
    28d2:	de bf       	out	0x3e, r29	; 62
    28d4:	0f be       	out	0x3f, r0	; 63
    28d6:	cd bf       	out	0x3d, r28	; 61
    28d8:	df 91       	pop	r29
    28da:	cf 91       	pop	r28
    28dc:	1f 91       	pop	r17
    28de:	0f 91       	pop	r16
    28e0:	ff 90       	pop	r15
    28e2:	ef 90       	pop	r14
    28e4:	df 90       	pop	r13
    28e6:	cf 90       	pop	r12
    28e8:	bf 90       	pop	r11
    28ea:	af 90       	pop	r10
    28ec:	08 95       	ret

000028ee <TWI_status>:
}

// auxiliary
uint8_t TWI_status( void )
{
	uint8_t cmd = m.twi.reg->twsr & TWI_STATUS_MASK;
    28ee:	e0 91 04 0a 	lds	r30, 0x0A04	; 0x800a04 <m+0x38>
    28f2:	f0 91 05 0a 	lds	r31, 0x0A05	; 0x800a05 <m+0x39>
	return cmd;
    28f6:	81 81       	ldd	r24, Z+1	; 0x01
}
    28f8:	88 7f       	andi	r24, 0xF8	; 248
    28fa:	08 95       	ret

000028fc <TWI_stop>:

// void TWI_Stop(void)
void TWI_stop( void )
{
	uint8_t cmd = (1 << TWINT) | (1 << TWEN) | (1 << TWSTO);
	m.twi.reg->twcr = cmd; 
    28fc:	e0 91 04 0a 	lds	r30, 0x0A04	; 0x800a04 <m+0x38>
    2900:	f0 91 05 0a 	lds	r31, 0x0A05	; 0x800a05 <m+0x39>
    2904:	84 e9       	ldi	r24, 0x94	; 148
    2906:	84 83       	std	Z+4, r24	; 0x04
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    2908:	8f e8       	ldi	r24, 0x8F	; 143
    290a:	91 e0       	ldi	r25, 0x01	; 1
    290c:	01 97       	sbiw	r24, 0x01	; 1
    290e:	f1 f7       	brne	.-4      	; 0x290c <TWI_stop+0x10>
    2910:	00 c0       	rjmp	.+0      	; 0x2912 <TWI_stop+0x16>
    2912:	00 00       	nop
    2914:	08 95       	ret

00002916 <TWI_init>:
	
	return ic;
}
// void TWI_Init(uint8_t device_id, uint8_t prescaler)
void TWI_init(uint8_t device_id, uint8_t prescaler)
{
    2916:	cf 93       	push	r28
    2918:	df 93       	push	r29
	uint8_t cmd = 0x00;
	if(device_id > 0 && device_id < 128)
    291a:	18 16       	cp	r1, r24
    291c:	1c f4       	brge	.+6      	; 0x2924 <TWI_init+0xe>
		cmd = (device_id << 1) | (1 << TWGCE);
    291e:	88 0f       	add	r24, r24
    2920:	81 60       	ori	r24, 0x01	; 1
    2922:	01 c0       	rjmp	.+2      	; 0x2926 <TWI_init+0x10>
	else
		cmd = (1 << TWGCE); // no address, but accept general call
    2924:	81 e0       	ldi	r24, 0x01	; 1
	m.twi.reg->twar = cmd;
    2926:	ec ec       	ldi	r30, 0xCC	; 204
    2928:	f9 e0       	ldi	r31, 0x09	; 9
    292a:	a0 ad       	ldd	r26, Z+56	; 0x38
    292c:	b1 ad       	ldd	r27, Z+57	; 0x39
    292e:	12 96       	adiw	r26, 0x02	; 2
    2930:	8c 93       	st	X, r24
	m.portd.reg->ddr |= TWI_IO_MASK;
    2932:	a0 8d       	ldd	r26, Z+24	; 0x18
    2934:	b1 8d       	ldd	r27, Z+25	; 0x19
    2936:	11 96       	adiw	r26, 0x01	; 1
    2938:	8c 91       	ld	r24, X
    293a:	11 97       	sbiw	r26, 0x01	; 1
    293c:	83 60       	ori	r24, 0x03	; 3
    293e:	11 96       	adiw	r26, 0x01	; 1
    2940:	8c 93       	st	X, r24
	m.portd.reg->port |= TWI_IO_MASK;
    2942:	00 8c       	ldd	r0, Z+24	; 0x18
    2944:	f1 8d       	ldd	r31, Z+25	; 0x19
    2946:	e0 2d       	mov	r30, r0
    2948:	82 81       	ldd	r24, Z+2	; 0x02
    294a:	83 60       	ori	r24, 0x03	; 3
    294c:	82 83       	std	Z+2, r24	; 0x02
	switch(prescaler){
    294e:	64 30       	cpi	r22, 0x04	; 4
    2950:	89 f0       	breq	.+34     	; 0x2974 <TWI_init+0x5e>
    2952:	18 f4       	brcc	.+6      	; 0x295a <TWI_init+0x44>
    2954:	61 30       	cpi	r22, 0x01	; 1
    2956:	31 f0       	breq	.+12     	; 0x2964 <TWI_init+0x4e>
    2958:	25 c0       	rjmp	.+74     	; 0x29a4 <TWI_init+0x8e>
    295a:	60 31       	cpi	r22, 0x10	; 16
    295c:	99 f0       	breq	.+38     	; 0x2984 <TWI_init+0x6e>
    295e:	60 34       	cpi	r22, 0x40	; 64
    2960:	c9 f0       	breq	.+50     	; 0x2994 <TWI_init+0x7e>
    2962:	20 c0       	rjmp	.+64     	; 0x29a4 <TWI_init+0x8e>
		case 1:
			m.twi.reg->twsr &= ~TWI_PRESCALER_MASK;
    2964:	e0 91 04 0a 	lds	r30, 0x0A04	; 0x800a04 <m+0x38>
    2968:	f0 91 05 0a 	lds	r31, 0x0A05	; 0x800a05 <m+0x39>
    296c:	81 81       	ldd	r24, Z+1	; 0x01
    296e:	8c 7f       	andi	r24, 0xFC	; 252
    2970:	81 83       	std	Z+1, r24	; 0x01
		break;
    2972:	20 c0       	rjmp	.+64     	; 0x29b4 <TWI_init+0x9e>
		case 4:
			m.twi.reg->twsr |= (1 << TWPS0);
    2974:	e0 91 04 0a 	lds	r30, 0x0A04	; 0x800a04 <m+0x38>
    2978:	f0 91 05 0a 	lds	r31, 0x0A05	; 0x800a05 <m+0x39>
    297c:	81 81       	ldd	r24, Z+1	; 0x01
    297e:	81 60       	ori	r24, 0x01	; 1
    2980:	81 83       	std	Z+1, r24	; 0x01
		break;
    2982:	18 c0       	rjmp	.+48     	; 0x29b4 <TWI_init+0x9e>
		case 16:
			m.twi.reg->twsr |= (2 << TWPS0);
    2984:	e0 91 04 0a 	lds	r30, 0x0A04	; 0x800a04 <m+0x38>
    2988:	f0 91 05 0a 	lds	r31, 0x0A05	; 0x800a05 <m+0x39>
    298c:	81 81       	ldd	r24, Z+1	; 0x01
    298e:	82 60       	ori	r24, 0x02	; 2
    2990:	81 83       	std	Z+1, r24	; 0x01
		break;
    2992:	10 c0       	rjmp	.+32     	; 0x29b4 <TWI_init+0x9e>
		case 64:
			m.twi.reg->twsr |= (3 << TWPS0);
    2994:	e0 91 04 0a 	lds	r30, 0x0A04	; 0x800a04 <m+0x38>
    2998:	f0 91 05 0a 	lds	r31, 0x0A05	; 0x800a05 <m+0x39>
    299c:	81 81       	ldd	r24, Z+1	; 0x01
    299e:	83 60       	ori	r24, 0x03	; 3
    29a0:	81 83       	std	Z+1, r24	; 0x01
		break;
    29a2:	08 c0       	rjmp	.+16     	; 0x29b4 <TWI_init+0x9e>
		default:
			prescaler = 1;
			m.twi.reg->twsr &= ~TWI_PRESCALER_MASK;
    29a4:	e0 91 04 0a 	lds	r30, 0x0A04	; 0x800a04 <m+0x38>
    29a8:	f0 91 05 0a 	lds	r31, 0x0A05	; 0x800a05 <m+0x39>
    29ac:	81 81       	ldd	r24, Z+1	; 0x01
    29ae:	8c 7f       	andi	r24, 0xFC	; 252
    29b0:	81 83       	std	Z+1, r24	; 0x01
		break;
		case 64:
			m.twi.reg->twsr |= (3 << TWPS0);
		break;
		default:
			prescaler = 1;
    29b2:	61 e0       	ldi	r22, 0x01	; 1
			m.twi.reg->twsr &= ~TWI_PRESCALER_MASK;
		break;
	}
	m.twi.reg->twbr = ((F_CPU / TWI_SCL_CLOCK) - 16) / (2 * prescaler);
    29b4:	c0 91 04 0a 	lds	r28, 0x0A04	; 0x800a04 <m+0x38>
    29b8:	d0 91 05 0a 	lds	r29, 0x0A05	; 0x800a05 <m+0x39>
    29bc:	26 2f       	mov	r18, r22
    29be:	30 e0       	ldi	r19, 0x00	; 0
    29c0:	22 0f       	add	r18, r18
    29c2:	33 1f       	adc	r19, r19
    29c4:	03 2e       	mov	r0, r19
    29c6:	00 0c       	add	r0, r0
    29c8:	44 0b       	sbc	r20, r20
    29ca:	55 0b       	sbc	r21, r21
    29cc:	60 e9       	ldi	r22, 0x90	; 144
    29ce:	70 e0       	ldi	r23, 0x00	; 0
    29d0:	80 e0       	ldi	r24, 0x00	; 0
    29d2:	90 e0       	ldi	r25, 0x00	; 0
    29d4:	0e 94 91 3b 	call	0x7722	; 0x7722 <__udivmodsi4>
    29d8:	28 83       	st	Y, r18
	// Standard Config begin
	// m.twi->twsr = 0x00; //set presca1er bits to zero
	// m.twi->twbr = 0x46; //SCL frequency is 50K for 16Mhz
	// m.twi->twcr = 0x04; //enab1e TWI module
	// Standard Config end
}
    29da:	df 91       	pop	r29
    29dc:	cf 91       	pop	r28
    29de:	08 95       	ret

000029e0 <TWIenable>:
void TWI_wait_twint( uint16_t nticks );

/*** Procedure & Function ***/
// TWI TWIenable(uint8_t atmega_ID,  uint8_t prescaler)
TWI TWIenable(uint8_t atmega_ID,  uint8_t prescaler)
{
    29e0:	ef 92       	push	r14
    29e2:	ff 92       	push	r15
    29e4:	0f 93       	push	r16
    29e6:	1f 93       	push	r17
    29e8:	cf 93       	push	r28
    29ea:	df 93       	push	r29
    29ec:	cd b7       	in	r28, 0x3d	; 61
    29ee:	de b7       	in	r29, 0x3e	; 62
    29f0:	c2 55       	subi	r28, 0x52	; 82
    29f2:	d1 09       	sbc	r29, r1
    29f4:	0f b6       	in	r0, 0x3f	; 63
    29f6:	f8 94       	cli
    29f8:	de bf       	out	0x3e, r29	; 62
    29fa:	0f be       	out	0x3f, r0	; 63
    29fc:	cd bf       	out	0x3d, r28	; 61
    29fe:	8c 01       	movw	r16, r24
    2a00:	f6 2e       	mov	r15, r22
    2a02:	e4 2e       	mov	r14, r20
	m = ATMEGA128enable();
    2a04:	ce 01       	movw	r24, r28
    2a06:	01 96       	adiw	r24, 0x01	; 1
    2a08:	0e 94 0c 08 	call	0x1018	; 0x1018 <ATMEGA128enable>
    2a0c:	82 e5       	ldi	r24, 0x52	; 82
    2a0e:	fe 01       	movw	r30, r28
    2a10:	31 96       	adiw	r30, 0x01	; 1
    2a12:	ac ec       	ldi	r26, 0xCC	; 204
    2a14:	b9 e0       	ldi	r27, 0x09	; 9
    2a16:	01 90       	ld	r0, Z+
    2a18:	0d 92       	st	X+, r0
    2a1a:	8a 95       	dec	r24
    2a1c:	e1 f7       	brne	.-8      	; 0x2a16 <TWIenable+0x36>
	ic.stop = TWI_stop;
	ic.master_write = TWI_master_write;
	ic.master_read = TWI_master_read;
	ic.status = TWI_status;
	
	TWI_init(atmega_ID, prescaler);
    2a1e:	6e 2d       	mov	r22, r14
    2a20:	8f 2d       	mov	r24, r15
    2a22:	79 df       	rcall	.-270    	; 0x2916 <TWI_init>
	
	return ic;
    2a24:	8a e4       	ldi	r24, 0x4A	; 74
    2a26:	95 e1       	ldi	r25, 0x15	; 21
    2a28:	f8 01       	movw	r30, r16
    2a2a:	91 83       	std	Z+1, r25	; 0x01
    2a2c:	80 83       	st	Z, r24
    2a2e:	88 e5       	ldi	r24, 0x58	; 88
    2a30:	95 e1       	ldi	r25, 0x15	; 21
    2a32:	93 83       	std	Z+3, r25	; 0x03
    2a34:	82 83       	std	Z+2, r24	; 0x02
    2a36:	83 e7       	ldi	r24, 0x73	; 115
    2a38:	95 e1       	ldi	r25, 0x15	; 21
    2a3a:	95 83       	std	Z+5, r25	; 0x05
    2a3c:	84 83       	std	Z+4, r24	; 0x04
    2a3e:	86 e8       	ldi	r24, 0x86	; 134
    2a40:	95 e1       	ldi	r25, 0x15	; 21
    2a42:	97 83       	std	Z+7, r25	; 0x07
    2a44:	86 83       	std	Z+6, r24	; 0x06
    2a46:	8e e7       	ldi	r24, 0x7E	; 126
    2a48:	94 e1       	ldi	r25, 0x14	; 20
    2a4a:	91 87       	std	Z+9, r25	; 0x09
    2a4c:	80 87       	std	Z+8, r24	; 0x08
    2a4e:	87 e7       	ldi	r24, 0x77	; 119
    2a50:	94 e1       	ldi	r25, 0x14	; 20
    2a52:	93 87       	std	Z+11, r25	; 0x0b
    2a54:	82 87       	std	Z+10, r24	; 0x0a
}
    2a56:	c8 01       	movw	r24, r16
    2a58:	ce 5a       	subi	r28, 0xAE	; 174
    2a5a:	df 4f       	sbci	r29, 0xFF	; 255
    2a5c:	0f b6       	in	r0, 0x3f	; 63
    2a5e:	f8 94       	cli
    2a60:	de bf       	out	0x3e, r29	; 62
    2a62:	0f be       	out	0x3f, r0	; 63
    2a64:	cd bf       	out	0x3d, r28	; 61
    2a66:	df 91       	pop	r29
    2a68:	cf 91       	pop	r28
    2a6a:	1f 91       	pop	r17
    2a6c:	0f 91       	pop	r16
    2a6e:	ff 90       	pop	r15
    2a70:	ef 90       	pop	r14
    2a72:	08 95       	ret

00002a74 <TWI_wait_twint>:
}

void TWI_wait_twint( uint16_t nticks ) // hardware triggered
{
	unsigned int i;
	for(i = 0; !( m.twi.reg->twcr & (1 << TWINT)); i++ ){ // wait for acknowledgment confirmation bit.
    2a74:	e0 91 04 0a 	lds	r30, 0x0A04	; 0x800a04 <m+0x38>
    2a78:	f0 91 05 0a 	lds	r31, 0x0A05	; 0x800a05 <m+0x39>
    2a7c:	24 81       	ldd	r18, Z+4	; 0x04
    2a7e:	22 23       	and	r18, r18
    2a80:	44 f0       	brlt	.+16     	; 0x2a92 <TWI_wait_twint+0x1e>
    2a82:	21 e0       	ldi	r18, 0x01	; 1
    2a84:	30 e0       	ldi	r19, 0x00	; 0
		if( i > nticks ) // timeout
    2a86:	82 17       	cp	r24, r18
    2a88:	93 07       	cpc	r25, r19
    2a8a:	18 f0       	brcs	.+6      	; 0x2a92 <TWI_wait_twint+0x1e>
}

void TWI_wait_twint( uint16_t nticks ) // hardware triggered
{
	unsigned int i;
	for(i = 0; !( m.twi.reg->twcr & (1 << TWINT)); i++ ){ // wait for acknowledgment confirmation bit.
    2a8c:	2f 5f       	subi	r18, 0xFF	; 255
    2a8e:	3f 4f       	sbci	r19, 0xFF	; 255
    2a90:	fa cf       	rjmp	.-12     	; 0x2a86 <TWI_wait_twint+0x12>
    2a92:	08 95       	ret

00002a94 <TWI_start>:
}
// void TWI_Start(void)
void TWI_start(void) // $08
{	
	uint8_t cmd = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
	m.twi.reg->twcr = cmd;
    2a94:	e0 91 04 0a 	lds	r30, 0x0A04	; 0x800a04 <m+0x38>
    2a98:	f0 91 05 0a 	lds	r31, 0x0A05	; 0x800a05 <m+0x39>
    2a9c:	84 ea       	ldi	r24, 0xA4	; 164
    2a9e:	84 83       	std	Z+4, r24	; 0x04
	
	TWI_wait_twint( Nticks );
    2aa0:	8f ef       	ldi	r24, 0xFF	; 255
    2aa2:	93 e0       	ldi	r25, 0x03	; 3
    2aa4:	e7 df       	rcall	.-50     	; 0x2a74 <TWI_wait_twint>
	
	switch( TWI_status( ) ){
    2aa6:	23 df       	rcall	.-442    	; 0x28ee <TWI_status>
    2aa8:	88 30       	cpi	r24, 0x08	; 8
    2aaa:	09 f0       	breq	.+2      	; 0x2aae <TWI_start+0x1a>
		case TWI_T_START:
			// Do nothing
		break;
		default:
			TWI_stop( ); // error
    2aac:	27 cf       	rjmp	.-434    	; 0x28fc <TWI_stop>
    2aae:	08 95       	ret

00002ab0 <TWI_connect>:
    2ab0:	66 23       	and	r22, r22

// void TWI_Connect(uint8_t address, uint8_t rw)
void TWI_connect( uint8_t address, uint8_t rw )
{
	uint8_t cmd = 0;
	if( rw )
    2ab2:	19 f0       	breq	.+6      	; 0x2aba <TWI_connect+0xa>
		cmd = (address << 1) | (1 << 0);
    2ab4:	88 0f       	add	r24, r24
    2ab6:	81 60       	ori	r24, 0x01	; 1
    2ab8:	01 c0       	rjmp	.+2      	; 0x2abc <TWI_connect+0xc>
	else
		cmd = (address << 1) | (0 << 0);
    2aba:	88 0f       	add	r24, r24
	m.twi.reg->twdr = cmd;
    2abc:	ec ec       	ldi	r30, 0xCC	; 204
    2abe:	f9 e0       	ldi	r31, 0x09	; 9
    2ac0:	a0 ad       	ldd	r26, Z+56	; 0x38
    2ac2:	b1 ad       	ldd	r27, Z+57	; 0x39
    2ac4:	13 96       	adiw	r26, 0x03	; 3
    2ac6:	8c 93       	st	X, r24
	
	cmd = (1 << TWINT) | (1 << TWEN);
	m.twi.reg->twcr = cmd;
    2ac8:	00 ac       	ldd	r0, Z+56	; 0x38
    2aca:	f1 ad       	ldd	r31, Z+57	; 0x39
    2acc:	e0 2d       	mov	r30, r0
    2ace:	84 e8       	ldi	r24, 0x84	; 132
    2ad0:	84 83       	std	Z+4, r24	; 0x04
	
	TWI_wait_twint( Nticks );
    2ad2:	8f ef       	ldi	r24, 0xFF	; 255
    2ad4:	93 e0       	ldi	r25, 0x03	; 3
    2ad6:	ce df       	rcall	.-100    	; 0x2a74 <TWI_wait_twint>
	
	switch( TWI_status( ) ){
    2ad8:	0a df       	rcall	.-492    	; 0x28ee <TWI_status>
    2ada:	88 31       	cpi	r24, 0x18	; 24
    2adc:	19 f0       	breq	.+6      	; 0x2ae4 <TWI_connect+0x34>
    2ade:	80 34       	cpi	r24, 0x40	; 64
    2ae0:	09 f0       	breq	.+2      	; 0x2ae4 <TWI_connect+0x34>
		break;
		case TWI_M_SLAR_R_ACK:
			// Do nothing
		break;
		default:
			TWI_stop( ); // error
    2ae2:	0c cf       	rjmp	.-488    	; 0x28fc <TWI_stop>
    2ae4:	08 95       	ret

00002ae6 <TWI_master_write>:
    2ae6:	ec ec       	ldi	r30, 0xCC	; 204

// void TWI_Write(uint8_t var_twiData_u8)
void TWI_master_write( uint8_t var_twiData_u8 )
{
	uint8_t cmd = var_twiData_u8;
	m.twi.reg->twdr = cmd;
    2ae8:	f9 e0       	ldi	r31, 0x09	; 9
    2aea:	a0 ad       	ldd	r26, Z+56	; 0x38
    2aec:	b1 ad       	ldd	r27, Z+57	; 0x39
    2aee:	13 96       	adiw	r26, 0x03	; 3
    2af0:	8c 93       	st	X, r24
	
	cmd = (1 << TWINT) | (1 << TWEN);
	m.twi.reg->twcr = cmd;
    2af2:	00 ac       	ldd	r0, Z+56	; 0x38
    2af4:	f1 ad       	ldd	r31, Z+57	; 0x39
    2af6:	e0 2d       	mov	r30, r0
    2af8:	84 e8       	ldi	r24, 0x84	; 132
    2afa:	84 83       	std	Z+4, r24	; 0x04
	
	TWI_wait_twint( Nticks );
    2afc:	8f ef       	ldi	r24, 0xFF	; 255
    2afe:	93 e0       	ldi	r25, 0x03	; 3
    2b00:	b9 df       	rcall	.-142    	; 0x2a74 <TWI_wait_twint>
	
	switch( TWI_status( ) ){
    2b02:	f5 de       	rcall	.-534    	; 0x28ee <TWI_status>
    2b04:	88 32       	cpi	r24, 0x28	; 40
    2b06:	09 f0       	breq	.+2      	; 0x2b0a <TWI_master_write+0x24>
		case TWI_M_DATABYTE_R_ACK:
			// Do nothing
		break;
		default:
			TWI_stop( ); // error
    2b08:	f9 ce       	rjmp	.-526    	; 0x28fc <TWI_stop>
    2b0a:	08 95       	ret

00002b0c <TWI_master_read>:
    2b0c:	88 23       	and	r24, r24

// uint8_t TWI_Read(uint8_t ack_nack)
uint8_t TWI_master_read( uint8_t ack_nack )
{
	uint8_t cmd = 0x00;
	if( ack_nack )
    2b0e:	11 f0       	breq	.+4      	; 0x2b14 <TWI_master_read+0x8>
		cmd |= ( 1 << TWEA );
    2b10:	80 e4       	ldi	r24, 0x40	; 64
    2b12:	01 c0       	rjmp	.+2      	; 0x2b16 <TWI_master_read+0xa>
}

// uint8_t TWI_Read(uint8_t ack_nack)
uint8_t TWI_master_read( uint8_t ack_nack )
{
	uint8_t cmd = 0x00;
    2b14:	80 e0       	ldi	r24, 0x00	; 0
	if( ack_nack )
		cmd |= ( 1 << TWEA );
	cmd |= ( 1 << TWINT ) | ( 1 << TWEN );
	m.twi.reg->twcr = cmd;
    2b16:	e0 91 04 0a 	lds	r30, 0x0A04	; 0x800a04 <m+0x38>
    2b1a:	f0 91 05 0a 	lds	r31, 0x0A05	; 0x800a05 <m+0x39>
    2b1e:	84 68       	ori	r24, 0x84	; 132
    2b20:	84 83       	std	Z+4, r24	; 0x04
	
	TWI_wait_twint( Nticks );
    2b22:	8f ef       	ldi	r24, 0xFF	; 255
    2b24:	93 e0       	ldi	r25, 0x03	; 3
    2b26:	a6 df       	rcall	.-180    	; 0x2a74 <TWI_wait_twint>
	
	switch( TWI_status( ) ){
    2b28:	e2 de       	rcall	.-572    	; 0x28ee <TWI_status>
    2b2a:	88 33       	cpi	r24, 0x38	; 56
    2b2c:	09 f4       	brne	.+2      	; 0x2b30 <TWI_master_read+0x24>
		case TWI_ARBLSLARNACK:
			TWI_stop( );
    2b2e:	e6 de       	rcall	.-564    	; 0x28fc <TWI_stop>
    2b30:	e0 91 04 0a 	lds	r30, 0x0A04	; 0x800a04 <m+0x38>
		break;
		default:
		break;
	}
	
	cmd = m.twi.reg->twdr;
    2b34:	f0 91 05 0a 	lds	r31, 0x0A05	; 0x800a05 <m+0x39>
    2b38:	83 81       	ldd	r24, Z+3	; 0x03
	return cmd;
}
    2b3a:	08 95       	ret

00002b3c <uart0_gets>:
{
	return uart0_read();
}
UARTvar* uart0_gets(void)
{
	return rx0buff.raw(&rx0buff);
    2b3c:	e0 91 4f 0a 	lds	r30, 0x0A4F	; 0x800a4f <rx0buff+0xa>
    2b40:	f0 91 50 0a 	lds	r31, 0x0A50	; 0x800a50 <rx0buff+0xb>
    2b44:	85 e4       	ldi	r24, 0x45	; 69
    2b46:	9a e0       	ldi	r25, 0x0A	; 10
    2b48:	09 95       	icall
}
    2b4a:	08 95       	ret

00002b4c <uart0_rxflush>:
void uart0_rxflush(void)
{
	rx0buff.flush(&rx0buff);
    2b4c:	e0 91 51 0a 	lds	r30, 0x0A51	; 0x800a51 <rx0buff+0xc>
    2b50:	f0 91 52 0a 	lds	r31, 0x0A52	; 0x800a52 <rx0buff+0xd>
    2b54:	85 e4       	ldi	r24, 0x45	; 69
    2b56:	9a e0       	ldi	r25, 0x0A	; 10
    2b58:	09 95       	icall
    2b5a:	08 95       	ret

00002b5c <uart1_gets>:
{
	return uart1_read();
}
UARTvar* uart1_gets(void)
{
	return rx1buff.raw(&rx1buff);
    2b5c:	e0 91 80 0a 	lds	r30, 0x0A80	; 0x800a80 <rx1buff+0xa>
    2b60:	f0 91 81 0a 	lds	r31, 0x0A81	; 0x800a81 <rx1buff+0xb>
    2b64:	86 e7       	ldi	r24, 0x76	; 118
    2b66:	9a e0       	ldi	r25, 0x0A	; 10
    2b68:	09 95       	icall
}
    2b6a:	08 95       	ret

00002b6c <uart1_rxflush>:
void uart1_rxflush(void)
{
	rx1buff.flush(&rx1buff);
    2b6c:	e0 91 82 0a 	lds	r30, 0x0A82	; 0x800a82 <rx1buff+0xc>
    2b70:	f0 91 83 0a 	lds	r31, 0x0A83	; 0x800a83 <rx1buff+0xd>
    2b74:	86 e7       	ldi	r24, 0x76	; 118
    2b76:	9a e0       	ldi	r25, 0x0A	; 10
    2b78:	09 95       	icall
    2b7a:	08 95       	ret

00002b7c <uart0_read>:
	return uart;
}
UARTvar uart0_read(void)
{
	UARTvar c;
	c = UART0_Rx;
    2b7c:	80 91 44 0a 	lds	r24, 0x0A44	; 0x800a44 <UART0_Rx>
	UART0_Rx = 0;
    2b80:	10 92 44 0a 	sts	0x0A44, r1	; 0x800a44 <UART0_Rx>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    2b84:	ef e9       	ldi	r30, 0x9F	; 159
    2b86:	ff e0       	ldi	r31, 0x0F	; 15
    2b88:	31 97       	sbiw	r30, 0x01	; 1
    2b8a:	f1 f7       	brne	.-4      	; 0x2b88 <uart0_read+0xc>
    2b8c:	00 c0       	rjmp	.+0      	; 0x2b8e <uart0_read+0x12>
    2b8e:	00 00       	nop
	_delay_ms(1);
	return c;
}
    2b90:	08 95       	ret

00002b92 <uart0_getch>:
UARTvar uart0_getch(void)
{
	return uart0_read();
    2b92:	f4 cf       	rjmp	.-24     	; 0x2b7c <uart0_read>
}
    2b94:	08 95       	ret

00002b96 <uart0_write>:
{
	rx0buff.flush(&rx0buff);
}
void uart0_write(UARTvar data)
{
	m.usart0.reg->udr0 = data;
    2b96:	ec ec       	ldi	r30, 0xCC	; 204
    2b98:	f9 e0       	ldi	r31, 0x09	; 9
    2b9a:	a4 ad       	ldd	r26, Z+60	; 0x3c
    2b9c:	b5 ad       	ldd	r27, Z+61	; 0x3d
    2b9e:	13 96       	adiw	r26, 0x03	; 3
    2ba0:	8c 93       	st	X, r24
	m.usart0.reg->ucsr0b |= _BV(UDRIE0);
    2ba2:	04 ac       	ldd	r0, Z+60	; 0x3c
    2ba4:	f5 ad       	ldd	r31, Z+61	; 0x3d
    2ba6:	e0 2d       	mov	r30, r0
    2ba8:	81 81       	ldd	r24, Z+1	; 0x01
    2baa:	80 62       	ori	r24, 0x20	; 32
    2bac:	81 83       	std	Z+1, r24	; 0x01
    2bae:	8f e9       	ldi	r24, 0x9F	; 159
    2bb0:	9f e0       	ldi	r25, 0x0F	; 15
    2bb2:	01 97       	sbiw	r24, 0x01	; 1
    2bb4:	f1 f7       	brne	.-4      	; 0x2bb2 <uart0_write+0x1c>
    2bb6:	00 c0       	rjmp	.+0      	; 0x2bb8 <uart0_write+0x22>
    2bb8:	00 00       	nop
    2bba:	08 95       	ret

00002bbc <uart0_putch>:
	_delay_ms(1);
}
void uart0_putch(UARTvar c)
{
	uart0_write(c);
    2bbc:	ec cf       	rjmp	.-40     	; 0x2b96 <uart0_write>
    2bbe:	08 95       	ret

00002bc0 <uart1_read>:
	return uart;
}
UARTvar uart1_read(void)
{
	UARTvar c;
	c = UART1_Rx;
    2bc0:	80 91 43 0a 	lds	r24, 0x0A43	; 0x800a43 <UART1_Rx>
	UART1_Rx = 0;
    2bc4:	10 92 43 0a 	sts	0x0A43, r1	; 0x800a43 <UART1_Rx>
    2bc8:	ef e9       	ldi	r30, 0x9F	; 159
    2bca:	ff e0       	ldi	r31, 0x0F	; 15
    2bcc:	31 97       	sbiw	r30, 0x01	; 1
    2bce:	f1 f7       	brne	.-4      	; 0x2bcc <uart1_read+0xc>
    2bd0:	00 c0       	rjmp	.+0      	; 0x2bd2 <uart1_read+0x12>
    2bd2:	00 00       	nop
	_delay_ms(1);
	return c;
}
    2bd4:	08 95       	ret

00002bd6 <uart1_getch>:
UARTvar uart1_getch(void)
{
	return uart1_read();
    2bd6:	f4 cf       	rjmp	.-24     	; 0x2bc0 <uart1_read>
}
    2bd8:	08 95       	ret

00002bda <uart1_write>:
{
	rx1buff.flush(&rx1buff);
}
void uart1_write(UARTvar data)
{
	m.usart1.reg->udr1 = data;
    2bda:	ec e0       	ldi	r30, 0x0C	; 12
    2bdc:	fa e0       	ldi	r31, 0x0A	; 10
    2bde:	a0 81       	ld	r26, Z
    2be0:	b1 81       	ldd	r27, Z+1	; 0x01
    2be2:	14 96       	adiw	r26, 0x04	; 4
    2be4:	8c 93       	st	X, r24
	m.usart1.reg->ucsr1b |= _BV(UDRIE1);
    2be6:	01 90       	ld	r0, Z+
    2be8:	f0 81       	ld	r31, Z
    2bea:	e0 2d       	mov	r30, r0
    2bec:	82 81       	ldd	r24, Z+2	; 0x02
    2bee:	80 62       	ori	r24, 0x20	; 32
    2bf0:	82 83       	std	Z+2, r24	; 0x02
    2bf2:	8f e9       	ldi	r24, 0x9F	; 159
    2bf4:	9f e0       	ldi	r25, 0x0F	; 15
    2bf6:	01 97       	sbiw	r24, 0x01	; 1
    2bf8:	f1 f7       	brne	.-4      	; 0x2bf6 <uart1_write+0x1c>
    2bfa:	00 c0       	rjmp	.+0      	; 0x2bfc <uart1_write+0x22>
    2bfc:	00 00       	nop
    2bfe:	08 95       	ret

00002c00 <uart1_putch>:
	_delay_ms(1);
}
void uart1_putch(UARTvar c)
{
	uart1_write(c);
    2c00:	ec cf       	rjmp	.-40     	; 0x2bda <uart1_write>
    2c02:	08 95       	ret

00002c04 <uart1_puts>:
}
void uart1_puts(UARTvar* s)
{
    2c04:	cf 93       	push	r28
    2c06:	df 93       	push	r29
    2c08:	ec 01       	movw	r28, r24
	char tmp;
	while(*s){
    2c0a:	88 81       	ld	r24, Y
    2c0c:	88 23       	and	r24, r24
    2c0e:	29 f0       	breq	.+10     	; 0x2c1a <uart1_puts+0x16>
    2c10:	21 96       	adiw	r28, 0x01	; 1
	m.usart1.reg->ucsr1b |= _BV(UDRIE1);
	_delay_ms(1);
}
void uart1_putch(UARTvar c)
{
	uart1_write(c);
    2c12:	e3 df       	rcall	.-58     	; 0x2bda <uart1_write>
}
void uart1_puts(UARTvar* s)
{
	char tmp;
	while(*s){
    2c14:	89 91       	ld	r24, Y+
    2c16:	81 11       	cpse	r24, r1
    2c18:	fc cf       	rjmp	.-8      	; 0x2c12 <uart1_puts+0xe>
		tmp = *(s++);
		uart1_putch(tmp);
	}
}
    2c1a:	df 91       	pop	r29
    2c1c:	cf 91       	pop	r28
    2c1e:	08 95       	ret

00002c20 <uart0_puts>:
void uart0_putch(UARTvar c)
{
	uart0_write(c);
}
void uart0_puts(UARTvar* s)
{
    2c20:	cf 93       	push	r28
    2c22:	df 93       	push	r29
    2c24:	ec 01       	movw	r28, r24
	char tmp;
	while(*s){
    2c26:	88 81       	ld	r24, Y
    2c28:	88 23       	and	r24, r24
    2c2a:	29 f0       	breq	.+10     	; 0x2c36 <uart0_puts+0x16>
    2c2c:	21 96       	adiw	r28, 0x01	; 1
	m.usart0.reg->ucsr0b |= _BV(UDRIE0);
	_delay_ms(1);
}
void uart0_putch(UARTvar c)
{
	uart0_write(c);
    2c2e:	b3 df       	rcall	.-154    	; 0x2b96 <uart0_write>
}
void uart0_puts(UARTvar* s)
{
	char tmp;
	while(*s){
    2c30:	89 91       	ld	r24, Y+
    2c32:	81 11       	cpse	r24, r1
    2c34:	fc cf       	rjmp	.-8      	; 0x2c2e <uart0_puts+0xe>
		tmp = *(s++);
		uart0_putch(tmp);
	}
}
    2c36:	df 91       	pop	r29
    2c38:	cf 91       	pop	r28
    2c3a:	08 95       	ret

00002c3c <UART0enable>:
void uart1_putch(UARTvar c);
void uart1_puts(UARTvar* s);

/*** Procedure & Function ***/
UART0 UART0enable(unsigned int baudrate, unsigned int FDbits, unsigned int Stopbits, unsigned int Parity )
{
    2c3c:	8f 92       	push	r8
    2c3e:	9f 92       	push	r9
    2c40:	af 92       	push	r10
    2c42:	bf 92       	push	r11
    2c44:	cf 92       	push	r12
    2c46:	df 92       	push	r13
    2c48:	ef 92       	push	r14
    2c4a:	ff 92       	push	r15
    2c4c:	0f 93       	push	r16
    2c4e:	1f 93       	push	r17
    2c50:	cf 93       	push	r28
    2c52:	df 93       	push	r29
    2c54:	cd b7       	in	r28, 0x3d	; 61
    2c56:	de b7       	in	r29, 0x3e	; 62
    2c58:	c2 55       	subi	r28, 0x52	; 82
    2c5a:	d1 09       	sbc	r29, r1
    2c5c:	0f b6       	in	r0, 0x3f	; 63
    2c5e:	f8 94       	cli
    2c60:	de bf       	out	0x3e, r29	; 62
    2c62:	0f be       	out	0x3f, r0	; 63
    2c64:	cd bf       	out	0x3d, r28	; 61
    2c66:	7c 01       	movw	r14, r24
    2c68:	6b 01       	movw	r12, r22
    2c6a:	5a 01       	movw	r10, r20
    2c6c:	49 01       	movw	r8, r18
	UART0 uart;
	m = ATMEGA128enable();
    2c6e:	ce 01       	movw	r24, r28
    2c70:	01 96       	adiw	r24, 0x01	; 1
    2c72:	0e 94 0c 08 	call	0x1018	; 0x1018 <ATMEGA128enable>
    2c76:	82 e5       	ldi	r24, 0x52	; 82
    2c78:	fe 01       	movw	r30, r28
    2c7a:	31 96       	adiw	r30, 0x01	; 1
    2c7c:	ac ec       	ldi	r26, 0xCC	; 204
    2c7e:	b9 e0       	ldi	r27, 0x09	; 9
    2c80:	01 90       	ld	r0, Z+
    2c82:	0d 92       	st	X+, r0
    2c84:	8a 95       	dec	r24
    2c86:	e1 f7       	brne	.-8      	; 0x2c80 <UART0enable+0x44>
	rx0buff = BUFFenable( UART0_RX_BUFFER_SIZE, UART0_RxBuf );
    2c88:	42 e2       	ldi	r20, 0x22	; 34
    2c8a:	5a e0       	ldi	r21, 0x0A	; 10
    2c8c:	60 e2       	ldi	r22, 0x20	; 32
    2c8e:	ce 01       	movw	r24, r28
    2c90:	01 96       	adiw	r24, 0x01	; 1
    2c92:	ab d3       	rcall	.+1878   	; 0x33ea <BUFFenable>
    2c94:	8e e0       	ldi	r24, 0x0E	; 14
    2c96:	fe 01       	movw	r30, r28
    2c98:	31 96       	adiw	r30, 0x01	; 1
    2c9a:	a5 e4       	ldi	r26, 0x45	; 69
    2c9c:	ba e0       	ldi	r27, 0x0A	; 10
    2c9e:	01 90       	ld	r0, Z+
    2ca0:	0d 92       	st	X+, r0
    2ca2:	8a 95       	dec	r24
    2ca4:	e1 f7       	brne	.-8      	; 0x2c9e <UART0enable+0x62>
	uart.ubrr = baudrate;
    2ca6:	3c 2d       	mov	r19, r12
	uart.rxflush = uart0_rxflush;
	uart.write = uart0_write;
	uart.putch = uart0_putch;
	uart.puts = uart0_puts;
	// Set baud rate
	if ( baudrate & 0x8000 ) 
    2ca8:	dd 20       	and	r13, r13
    2caa:	44 f4       	brge	.+16     	; 0x2cbc <UART0enable+0x80>
	{
   		m.usart0.reg->ucsr0a = (1 << U2X0);  // Enable 2x speed 
    2cac:	e0 91 08 0a 	lds	r30, 0x0A08	; 0x800a08 <m+0x3c>
    2cb0:	f0 91 09 0a 	lds	r31, 0x0A09	; 0x800a09 <m+0x3d>
    2cb4:	82 e0       	ldi	r24, 0x02	; 2
    2cb6:	82 83       	std	Z+2, r24	; 0x02
   		baudrate &= ~0x8000;
    2cb8:	e8 94       	clt
    2cba:	d7 f8       	bld	r13, 7
   	}
	m.usart0.reg->ubrr0h = (unsigned char)(baudrate >> 8);
    2cbc:	4c ec       	ldi	r20, 0xCC	; 204
    2cbe:	59 e0       	ldi	r21, 0x09	; 9
    2cc0:	fa 01       	movw	r30, r20
    2cc2:	a4 ad       	ldd	r26, Z+60	; 0x3c
    2cc4:	b5 ad       	ldd	r27, Z+61	; 0x3d
    2cc6:	cd 01       	movw	r24, r26
    2cc8:	89 59       	subi	r24, 0x99	; 153
    2cca:	9f 4f       	sbci	r25, 0xFF	; 255
    2ccc:	fc 01       	movw	r30, r24
    2cce:	d0 82       	st	Z, r13
	m.usart0.reg->ubrr0l = (unsigned char) baudrate;
    2cd0:	cc 92       	st	X, r12
	// Enable USART receiver and transmitter and receive complete interrupt
	m.usart0.reg->ucsr0b = _BV(RXCIE0) | (1 << RXEN0) | (1 << TXEN0);
    2cd2:	da 01       	movw	r26, r20
    2cd4:	dc 96       	adiw	r26, 0x3c	; 60
    2cd6:	ed 91       	ld	r30, X+
    2cd8:	fc 91       	ld	r31, X
    2cda:	dd 97       	sbiw	r26, 0x3d	; 61
    2cdc:	88 e9       	ldi	r24, 0x98	; 152
    2cde:	81 83       	std	Z+1, r24	; 0x01
		m.usart0->ucsr0c = (1 << URSEL0) | (3 << UCSZ00);
		uart.FDbits = 8;
		uart.Stopbits = 1;
		uart.Parity = 0;
	#else
		switch(FDbits){
    2ce0:	b7 e0       	ldi	r27, 0x07	; 7
    2ce2:	ab 16       	cp	r10, r27
    2ce4:	b1 04       	cpc	r11, r1
    2ce6:	e9 f1       	breq	.+122    	; 0x2d62 <UART0enable+0x126>
    2ce8:	58 f4       	brcc	.+22     	; 0x2d00 <UART0enable+0xc4>
    2cea:	f5 e0       	ldi	r31, 0x05	; 5
    2cec:	af 16       	cp	r10, r31
    2cee:	b1 04       	cpc	r11, r1
    2cf0:	09 f4       	brne	.+2      	; 0x2cf4 <UART0enable+0xb8>
    2cf2:	61 c0       	rjmp	.+194    	; 0x2db6 <UART0enable+0x17a>
    2cf4:	86 e0       	ldi	r24, 0x06	; 6
    2cf6:	a8 16       	cp	r10, r24
    2cf8:	b1 04       	cpc	r11, r1
    2cfa:	09 f4       	brne	.+2      	; 0x2cfe <UART0enable+0xc2>
    2cfc:	47 c0       	rjmp	.+142    	; 0x2d8c <UART0enable+0x150>
    2cfe:	6f c0       	rjmp	.+222    	; 0x2dde <UART0enable+0x1a2>
    2d00:	a8 e0       	ldi	r26, 0x08	; 8
    2d02:	aa 16       	cp	r10, r26
    2d04:	b1 04       	cpc	r11, r1
    2d06:	c9 f0       	breq	.+50     	; 0x2d3a <UART0enable+0xfe>
    2d08:	b9 e0       	ldi	r27, 0x09	; 9
    2d0a:	ab 16       	cp	r10, r27
    2d0c:	b1 04       	cpc	r11, r1
    2d0e:	09 f0       	breq	.+2      	; 0x2d12 <UART0enable+0xd6>
    2d10:	66 c0       	rjmp	.+204    	; 0x2dde <UART0enable+0x1a2>
			case 9:
				m.usart0.reg->ucsr0b |= (1 << UCSZ02);
    2d12:	ec ec       	ldi	r30, 0xCC	; 204
    2d14:	f9 e0       	ldi	r31, 0x09	; 9
    2d16:	a4 ad       	ldd	r26, Z+60	; 0x3c
    2d18:	b5 ad       	ldd	r27, Z+61	; 0x3d
    2d1a:	11 96       	adiw	r26, 0x01	; 1
    2d1c:	8c 91       	ld	r24, X
    2d1e:	11 97       	sbiw	r26, 0x01	; 1
    2d20:	84 60       	ori	r24, 0x04	; 4
    2d22:	11 96       	adiw	r26, 0x01	; 1
    2d24:	8c 93       	st	X, r24
				m.usart0.reg->ucsr0c |= (3 << UCSZ00);
    2d26:	04 ac       	ldd	r0, Z+60	; 0x3c
    2d28:	f5 ad       	ldd	r31, Z+61	; 0x3d
    2d2a:	e0 2d       	mov	r30, r0
    2d2c:	e4 59       	subi	r30, 0x94	; 148
    2d2e:	ff 4f       	sbci	r31, 0xFF	; 255
    2d30:	80 81       	ld	r24, Z
    2d32:	86 60       	ori	r24, 0x06	; 6
    2d34:	80 83       	st	Z, r24
				uart.FDbits = 9;
    2d36:	49 e0       	ldi	r20, 0x09	; 9
			break;
    2d38:	65 c0       	rjmp	.+202    	; 0x2e04 <UART0enable+0x1c8>
			case 8:
				m.usart0.reg->ucsr0b &= ~(1 << UCSZ02);
    2d3a:	ec ec       	ldi	r30, 0xCC	; 204
    2d3c:	f9 e0       	ldi	r31, 0x09	; 9
    2d3e:	a4 ad       	ldd	r26, Z+60	; 0x3c
    2d40:	b5 ad       	ldd	r27, Z+61	; 0x3d
    2d42:	11 96       	adiw	r26, 0x01	; 1
    2d44:	8c 91       	ld	r24, X
    2d46:	11 97       	sbiw	r26, 0x01	; 1
    2d48:	8b 7f       	andi	r24, 0xFB	; 251
    2d4a:	11 96       	adiw	r26, 0x01	; 1
    2d4c:	8c 93       	st	X, r24
				m.usart0.reg->ucsr0c |= (3 << UCSZ00);
    2d4e:	04 ac       	ldd	r0, Z+60	; 0x3c
    2d50:	f5 ad       	ldd	r31, Z+61	; 0x3d
    2d52:	e0 2d       	mov	r30, r0
    2d54:	e4 59       	subi	r30, 0x94	; 148
    2d56:	ff 4f       	sbci	r31, 0xFF	; 255
    2d58:	80 81       	ld	r24, Z
    2d5a:	86 60       	ori	r24, 0x06	; 6
    2d5c:	80 83       	st	Z, r24
				uart.FDbits = 8;
    2d5e:	48 e0       	ldi	r20, 0x08	; 8
			break;
    2d60:	51 c0       	rjmp	.+162    	; 0x2e04 <UART0enable+0x1c8>
			case 7:	
				m.usart0.reg->ucsr0b &= ~(1 << UCSZ02);
    2d62:	ec ec       	ldi	r30, 0xCC	; 204
    2d64:	f9 e0       	ldi	r31, 0x09	; 9
    2d66:	a4 ad       	ldd	r26, Z+60	; 0x3c
    2d68:	b5 ad       	ldd	r27, Z+61	; 0x3d
    2d6a:	11 96       	adiw	r26, 0x01	; 1
    2d6c:	8c 91       	ld	r24, X
    2d6e:	11 97       	sbiw	r26, 0x01	; 1
    2d70:	8b 7f       	andi	r24, 0xFB	; 251
    2d72:	11 96       	adiw	r26, 0x01	; 1
    2d74:	8c 93       	st	X, r24
				m.usart0.reg->ucsr0c |= (1 << UCSZ01);
    2d76:	04 ac       	ldd	r0, Z+60	; 0x3c
    2d78:	f5 ad       	ldd	r31, Z+61	; 0x3d
    2d7a:	e0 2d       	mov	r30, r0
				m.usart0.reg->ucsr0c &= ~(1 << UCSZ00);
    2d7c:	e4 59       	subi	r30, 0x94	; 148
    2d7e:	ff 4f       	sbci	r31, 0xFF	; 255
    2d80:	80 81       	ld	r24, Z
    2d82:	8d 7f       	andi	r24, 0xFD	; 253
    2d84:	84 60       	ori	r24, 0x04	; 4
    2d86:	80 83       	st	Z, r24
				uart.FDbits = 7;
    2d88:	47 e0       	ldi	r20, 0x07	; 7
			break;
    2d8a:	3c c0       	rjmp	.+120    	; 0x2e04 <UART0enable+0x1c8>
			case 6:	
				m.usart0.reg->ucsr0b &= ~(1 << UCSZ02);
    2d8c:	ec ec       	ldi	r30, 0xCC	; 204
    2d8e:	f9 e0       	ldi	r31, 0x09	; 9
    2d90:	a4 ad       	ldd	r26, Z+60	; 0x3c
    2d92:	b5 ad       	ldd	r27, Z+61	; 0x3d
    2d94:	11 96       	adiw	r26, 0x01	; 1
    2d96:	8c 91       	ld	r24, X
    2d98:	11 97       	sbiw	r26, 0x01	; 1
    2d9a:	8b 7f       	andi	r24, 0xFB	; 251
    2d9c:	11 96       	adiw	r26, 0x01	; 1
    2d9e:	8c 93       	st	X, r24
				m.usart0.reg->ucsr0c &= ~(1 << UCSZ01);
    2da0:	04 ac       	ldd	r0, Z+60	; 0x3c
    2da2:	f5 ad       	ldd	r31, Z+61	; 0x3d
    2da4:	e0 2d       	mov	r30, r0
				m.usart0.reg->ucsr0c |= (1 << UCSZ00);
    2da6:	e4 59       	subi	r30, 0x94	; 148
    2da8:	ff 4f       	sbci	r31, 0xFF	; 255
    2daa:	80 81       	ld	r24, Z
    2dac:	8b 7f       	andi	r24, 0xFB	; 251
    2dae:	82 60       	ori	r24, 0x02	; 2
    2db0:	80 83       	st	Z, r24
				uart.FDbits = 6;
    2db2:	46 e0       	ldi	r20, 0x06	; 6
			break;
    2db4:	27 c0       	rjmp	.+78     	; 0x2e04 <UART0enable+0x1c8>
			case 5:	
				m.usart0.reg->ucsr0b &= ~(1 << UCSZ02);
    2db6:	ec ec       	ldi	r30, 0xCC	; 204
    2db8:	f9 e0       	ldi	r31, 0x09	; 9
    2dba:	a4 ad       	ldd	r26, Z+60	; 0x3c
    2dbc:	b5 ad       	ldd	r27, Z+61	; 0x3d
    2dbe:	11 96       	adiw	r26, 0x01	; 1
    2dc0:	8c 91       	ld	r24, X
    2dc2:	11 97       	sbiw	r26, 0x01	; 1
    2dc4:	8b 7f       	andi	r24, 0xFB	; 251
    2dc6:	11 96       	adiw	r26, 0x01	; 1
    2dc8:	8c 93       	st	X, r24
				m.usart0.reg->ucsr0c &= ~(3 << UCSZ00);
    2dca:	04 ac       	ldd	r0, Z+60	; 0x3c
    2dcc:	f5 ad       	ldd	r31, Z+61	; 0x3d
    2dce:	e0 2d       	mov	r30, r0
    2dd0:	e4 59       	subi	r30, 0x94	; 148
    2dd2:	ff 4f       	sbci	r31, 0xFF	; 255
    2dd4:	80 81       	ld	r24, Z
    2dd6:	89 7f       	andi	r24, 0xF9	; 249
    2dd8:	80 83       	st	Z, r24
				uart.FDbits = 5;
    2dda:	45 e0       	ldi	r20, 0x05	; 5
			break;
    2ddc:	13 c0       	rjmp	.+38     	; 0x2e04 <UART0enable+0x1c8>
			default:
				m.usart0.reg->ucsr0b &= ~(1 << UCSZ02);
    2dde:	ec ec       	ldi	r30, 0xCC	; 204
    2de0:	f9 e0       	ldi	r31, 0x09	; 9
    2de2:	a4 ad       	ldd	r26, Z+60	; 0x3c
    2de4:	b5 ad       	ldd	r27, Z+61	; 0x3d
    2de6:	11 96       	adiw	r26, 0x01	; 1
    2de8:	8c 91       	ld	r24, X
    2dea:	11 97       	sbiw	r26, 0x01	; 1
    2dec:	8b 7f       	andi	r24, 0xFB	; 251
    2dee:	11 96       	adiw	r26, 0x01	; 1
    2df0:	8c 93       	st	X, r24
				m.usart0.reg->ucsr0c |= (3 << UCSZ00);
    2df2:	04 ac       	ldd	r0, Z+60	; 0x3c
    2df4:	f5 ad       	ldd	r31, Z+61	; 0x3d
    2df6:	e0 2d       	mov	r30, r0
    2df8:	e4 59       	subi	r30, 0x94	; 148
    2dfa:	ff 4f       	sbci	r31, 0xFF	; 255
    2dfc:	80 81       	ld	r24, Z
    2dfe:	86 60       	ori	r24, 0x06	; 6
    2e00:	80 83       	st	Z, r24
				uart.FDbits = 8;
    2e02:	48 e0       	ldi	r20, 0x08	; 8
			break;
		}
		switch(Stopbits){
    2e04:	e1 e0       	ldi	r30, 0x01	; 1
    2e06:	8e 16       	cp	r8, r30
    2e08:	91 04       	cpc	r9, r1
    2e0a:	29 f0       	breq	.+10     	; 0x2e16 <UART0enable+0x1da>
    2e0c:	f2 e0       	ldi	r31, 0x02	; 2
    2e0e:	8f 16       	cp	r8, r31
    2e10:	91 04       	cpc	r9, r1
    2e12:	61 f0       	breq	.+24     	; 0x2e2c <UART0enable+0x1f0>
    2e14:	16 c0       	rjmp	.+44     	; 0x2e42 <UART0enable+0x206>
			case 1:
				m.usart0.reg->ucsr0c &= ~(1 << USBS0);
    2e16:	e0 91 08 0a 	lds	r30, 0x0A08	; 0x800a08 <m+0x3c>
    2e1a:	f0 91 09 0a 	lds	r31, 0x0A09	; 0x800a09 <m+0x3d>
    2e1e:	e4 59       	subi	r30, 0x94	; 148
    2e20:	ff 4f       	sbci	r31, 0xFF	; 255
    2e22:	80 81       	ld	r24, Z
    2e24:	87 7f       	andi	r24, 0xF7	; 247
    2e26:	80 83       	st	Z, r24
				uart.Stopbits = 1;
    2e28:	21 e0       	ldi	r18, 0x01	; 1
			break;
    2e2a:	15 c0       	rjmp	.+42     	; 0x2e56 <UART0enable+0x21a>
			case 2:
				m.usart0.reg->ucsr0c |= (1 << USBS0);
    2e2c:	e0 91 08 0a 	lds	r30, 0x0A08	; 0x800a08 <m+0x3c>
    2e30:	f0 91 09 0a 	lds	r31, 0x0A09	; 0x800a09 <m+0x3d>
    2e34:	e4 59       	subi	r30, 0x94	; 148
    2e36:	ff 4f       	sbci	r31, 0xFF	; 255
    2e38:	80 81       	ld	r24, Z
    2e3a:	88 60       	ori	r24, 0x08	; 8
    2e3c:	80 83       	st	Z, r24
				uart.Stopbits = 2;
    2e3e:	22 e0       	ldi	r18, 0x02	; 2
			break;	
    2e40:	0a c0       	rjmp	.+20     	; 0x2e56 <UART0enable+0x21a>
			default:
				m.usart0.reg->ucsr0c &= ~(1 << USBS0);
    2e42:	e0 91 08 0a 	lds	r30, 0x0A08	; 0x800a08 <m+0x3c>
    2e46:	f0 91 09 0a 	lds	r31, 0x0A09	; 0x800a09 <m+0x3d>
    2e4a:	e4 59       	subi	r30, 0x94	; 148
    2e4c:	ff 4f       	sbci	r31, 0xFF	; 255
    2e4e:	80 81       	ld	r24, Z
    2e50:	87 7f       	andi	r24, 0xF7	; 247
    2e52:	80 83       	st	Z, r24
				uart.Stopbits = 1;
    2e54:	21 e0       	ldi	r18, 0x01	; 1
			break;
		}
		switch(Parity){
    2e56:	02 30       	cpi	r16, 0x02	; 2
    2e58:	11 05       	cpc	r17, r1
    2e5a:	81 f0       	breq	.+32     	; 0x2e7c <UART0enable+0x240>
    2e5c:	03 30       	cpi	r16, 0x03	; 3
    2e5e:	11 05       	cpc	r17, r1
    2e60:	c9 f0       	breq	.+50     	; 0x2e94 <UART0enable+0x258>
    2e62:	01 2b       	or	r16, r17
    2e64:	11 f5       	brne	.+68     	; 0x2eaa <UART0enable+0x26e>
			case 0:
				m.usart0.reg->ucsr0c &= ~(3 << UPM00);
    2e66:	e0 91 08 0a 	lds	r30, 0x0A08	; 0x800a08 <m+0x3c>
    2e6a:	f0 91 09 0a 	lds	r31, 0x0A09	; 0x800a09 <m+0x3d>
    2e6e:	e4 59       	subi	r30, 0x94	; 148
    2e70:	ff 4f       	sbci	r31, 0xFF	; 255
    2e72:	80 81       	ld	r24, Z
    2e74:	8f 7c       	andi	r24, 0xCF	; 207
    2e76:	80 83       	st	Z, r24
				uart.Parity = 0;
    2e78:	90 e0       	ldi	r25, 0x00	; 0
			break;
    2e7a:	21 c0       	rjmp	.+66     	; 0x2ebe <UART0enable+0x282>
			case 2:
				m.usart0.reg->ucsr0c |= (1 << UPM01);
    2e7c:	e0 91 08 0a 	lds	r30, 0x0A08	; 0x800a08 <m+0x3c>
    2e80:	f0 91 09 0a 	lds	r31, 0x0A09	; 0x800a09 <m+0x3d>
				m.usart0.reg->ucsr0c &= ~(1 << UPM00);
    2e84:	e4 59       	subi	r30, 0x94	; 148
    2e86:	ff 4f       	sbci	r31, 0xFF	; 255
    2e88:	80 81       	ld	r24, Z
    2e8a:	8f 7e       	andi	r24, 0xEF	; 239
    2e8c:	80 62       	ori	r24, 0x20	; 32
    2e8e:	80 83       	st	Z, r24
				uart.Parity = 2;
    2e90:	92 e0       	ldi	r25, 0x02	; 2
			break;
    2e92:	15 c0       	rjmp	.+42     	; 0x2ebe <UART0enable+0x282>
			case 3:
				m.usart0.reg->ucsr0c |= (3 << UPM00);
    2e94:	e0 91 08 0a 	lds	r30, 0x0A08	; 0x800a08 <m+0x3c>
    2e98:	f0 91 09 0a 	lds	r31, 0x0A09	; 0x800a09 <m+0x3d>
    2e9c:	e4 59       	subi	r30, 0x94	; 148
    2e9e:	ff 4f       	sbci	r31, 0xFF	; 255
    2ea0:	80 81       	ld	r24, Z
    2ea2:	80 63       	ori	r24, 0x30	; 48
    2ea4:	80 83       	st	Z, r24
				uart.Parity = 3;
    2ea6:	93 e0       	ldi	r25, 0x03	; 3
			break;	
    2ea8:	0a c0       	rjmp	.+20     	; 0x2ebe <UART0enable+0x282>
			default:
				m.usart0.reg->ucsr0c &= ~(3 << UPM00);
    2eaa:	e0 91 08 0a 	lds	r30, 0x0A08	; 0x800a08 <m+0x3c>
    2eae:	f0 91 09 0a 	lds	r31, 0x0A09	; 0x800a09 <m+0x3d>
    2eb2:	e4 59       	subi	r30, 0x94	; 148
    2eb4:	ff 4f       	sbci	r31, 0xFF	; 255
    2eb6:	80 81       	ld	r24, Z
    2eb8:	8f 7c       	andi	r24, 0xCF	; 207
    2eba:	80 83       	st	Z, r24
				uart.Parity = 0;
    2ebc:	90 e0       	ldi	r25, 0x00	; 0
			break;
		}
	#endif
	m.cpu.reg->sreg |= _BV(GLOBAL_INTERRUPT_ENABLE);
    2ebe:	e0 91 d6 09 	lds	r30, 0x09D6	; 0x8009d6 <m+0xa>
    2ec2:	f0 91 d7 09 	lds	r31, 0x09D7	; 0x8009d7 <m+0xb>
    2ec6:	83 85       	ldd	r24, Z+11	; 0x0b
    2ec8:	80 68       	ori	r24, 0x80	; 128
    2eca:	83 87       	std	Z+11, r24	; 0x0b
	return uart;
    2ecc:	d7 01       	movw	r26, r14
    2ece:	3c 93       	st	X, r19
    2ed0:	11 96       	adiw	r26, 0x01	; 1
    2ed2:	4c 93       	st	X, r20
    2ed4:	11 97       	sbiw	r26, 0x01	; 1
    2ed6:	12 96       	adiw	r26, 0x02	; 2
    2ed8:	2c 93       	st	X, r18
    2eda:	12 97       	sbiw	r26, 0x02	; 2
    2edc:	13 96       	adiw	r26, 0x03	; 3
    2ede:	9c 93       	st	X, r25
    2ee0:	13 97       	sbiw	r26, 0x03	; 3
    2ee2:	8e eb       	ldi	r24, 0xBE	; 190
    2ee4:	95 e1       	ldi	r25, 0x15	; 21
    2ee6:	15 96       	adiw	r26, 0x05	; 5
    2ee8:	9c 93       	st	X, r25
    2eea:	8e 93       	st	-X, r24
    2eec:	14 97       	sbiw	r26, 0x04	; 4
    2eee:	89 ec       	ldi	r24, 0xC9	; 201
    2ef0:	95 e1       	ldi	r25, 0x15	; 21
    2ef2:	17 96       	adiw	r26, 0x07	; 7
    2ef4:	9c 93       	st	X, r25
    2ef6:	8e 93       	st	-X, r24
    2ef8:	16 97       	sbiw	r26, 0x06	; 6
    2efa:	8e e9       	ldi	r24, 0x9E	; 158
    2efc:	95 e1       	ldi	r25, 0x15	; 21
    2efe:	19 96       	adiw	r26, 0x09	; 9
    2f00:	9c 93       	st	X, r25
    2f02:	8e 93       	st	-X, r24
    2f04:	18 97       	sbiw	r26, 0x08	; 8
    2f06:	86 ea       	ldi	r24, 0xA6	; 166
    2f08:	95 e1       	ldi	r25, 0x15	; 21
    2f0a:	1b 96       	adiw	r26, 0x0b	; 11
    2f0c:	9c 93       	st	X, r25
    2f0e:	8e 93       	st	-X, r24
    2f10:	1a 97       	sbiw	r26, 0x0a	; 10
    2f12:	8b ec       	ldi	r24, 0xCB	; 203
    2f14:	95 e1       	ldi	r25, 0x15	; 21
    2f16:	1d 96       	adiw	r26, 0x0d	; 13
    2f18:	9c 93       	st	X, r25
    2f1a:	8e 93       	st	-X, r24
    2f1c:	1c 97       	sbiw	r26, 0x0c	; 12
    2f1e:	8e ed       	ldi	r24, 0xDE	; 222
    2f20:	95 e1       	ldi	r25, 0x15	; 21
    2f22:	1f 96       	adiw	r26, 0x0f	; 15
    2f24:	9c 93       	st	X, r25
    2f26:	8e 93       	st	-X, r24
    2f28:	1e 97       	sbiw	r26, 0x0e	; 14
    2f2a:	80 e1       	ldi	r24, 0x10	; 16
    2f2c:	96 e1       	ldi	r25, 0x16	; 22
    2f2e:	51 96       	adiw	r26, 0x11	; 17
    2f30:	9c 93       	st	X, r25
    2f32:	8e 93       	st	-X, r24
    2f34:	50 97       	sbiw	r26, 0x10	; 16
}
    2f36:	c7 01       	movw	r24, r14
    2f38:	ce 5a       	subi	r28, 0xAE	; 174
    2f3a:	df 4f       	sbci	r29, 0xFF	; 255
    2f3c:	0f b6       	in	r0, 0x3f	; 63
    2f3e:	f8 94       	cli
    2f40:	de bf       	out	0x3e, r29	; 62
    2f42:	0f be       	out	0x3f, r0	; 63
    2f44:	cd bf       	out	0x3d, r28	; 61
    2f46:	df 91       	pop	r29
    2f48:	cf 91       	pop	r28
    2f4a:	1f 91       	pop	r17
    2f4c:	0f 91       	pop	r16
    2f4e:	ff 90       	pop	r15
    2f50:	ef 90       	pop	r14
    2f52:	df 90       	pop	r13
    2f54:	cf 90       	pop	r12
    2f56:	bf 90       	pop	r11
    2f58:	af 90       	pop	r10
    2f5a:	9f 90       	pop	r9
    2f5c:	8f 90       	pop	r8
    2f5e:	08 95       	ret

00002f60 <UART1enable>:
	}
}

// these functions are only for ATmegas with two USART
UART1 UART1enable(unsigned int baudrate, unsigned int FDbits, unsigned int Stopbits, unsigned int Parity )
{
    2f60:	8f 92       	push	r8
    2f62:	9f 92       	push	r9
    2f64:	af 92       	push	r10
    2f66:	bf 92       	push	r11
    2f68:	cf 92       	push	r12
    2f6a:	df 92       	push	r13
    2f6c:	ef 92       	push	r14
    2f6e:	ff 92       	push	r15
    2f70:	0f 93       	push	r16
    2f72:	1f 93       	push	r17
    2f74:	cf 93       	push	r28
    2f76:	df 93       	push	r29
    2f78:	cd b7       	in	r28, 0x3d	; 61
    2f7a:	de b7       	in	r29, 0x3e	; 62
    2f7c:	c2 55       	subi	r28, 0x52	; 82
    2f7e:	d1 09       	sbc	r29, r1
    2f80:	0f b6       	in	r0, 0x3f	; 63
    2f82:	f8 94       	cli
    2f84:	de bf       	out	0x3e, r29	; 62
    2f86:	0f be       	out	0x3f, r0	; 63
    2f88:	cd bf       	out	0x3d, r28	; 61
    2f8a:	7c 01       	movw	r14, r24
    2f8c:	6b 01       	movw	r12, r22
    2f8e:	5a 01       	movw	r10, r20
    2f90:	49 01       	movw	r8, r18
	UART1 uart;
	m = ATMEGA128enable();
    2f92:	ce 01       	movw	r24, r28
    2f94:	01 96       	adiw	r24, 0x01	; 1
    2f96:	0e 94 0c 08 	call	0x1018	; 0x1018 <ATMEGA128enable>
    2f9a:	82 e5       	ldi	r24, 0x52	; 82
    2f9c:	fe 01       	movw	r30, r28
    2f9e:	31 96       	adiw	r30, 0x01	; 1
    2fa0:	ac ec       	ldi	r26, 0xCC	; 204
    2fa2:	b9 e0       	ldi	r27, 0x09	; 9
    2fa4:	01 90       	ld	r0, Z+
    2fa6:	0d 92       	st	X+, r0
    2fa8:	8a 95       	dec	r24
    2faa:	e1 f7       	brne	.-8      	; 0x2fa4 <UART1enable+0x44>
	rx1buff = BUFFenable( UART1_RX_BUFFER_SIZE, UART1_RxBuf );
    2fac:	43 e5       	ldi	r20, 0x53	; 83
    2fae:	5a e0       	ldi	r21, 0x0A	; 10
    2fb0:	60 e2       	ldi	r22, 0x20	; 32
    2fb2:	ce 01       	movw	r24, r28
    2fb4:	01 96       	adiw	r24, 0x01	; 1
    2fb6:	19 d2       	rcall	.+1074   	; 0x33ea <BUFFenable>
    2fb8:	8e e0       	ldi	r24, 0x0E	; 14
    2fba:	fe 01       	movw	r30, r28
    2fbc:	31 96       	adiw	r30, 0x01	; 1
    2fbe:	a6 e7       	ldi	r26, 0x76	; 118
    2fc0:	ba e0       	ldi	r27, 0x0A	; 10
    2fc2:	01 90       	ld	r0, Z+
    2fc4:	0d 92       	st	X+, r0
    2fc6:	8a 95       	dec	r24
    2fc8:	e1 f7       	brne	.-8      	; 0x2fc2 <UART1enable+0x62>
	uart.ubrr = baudrate;
    2fca:	3c 2d       	mov	r19, r12
	uart.rxflush = uart1_rxflush;
	uart.write = uart1_write;
	uart.putch = uart1_putch;
	uart.puts = uart1_puts;
	// Set baud rate
	if ( baudrate & 0x8000 ) {
    2fcc:	dd 20       	and	r13, r13
    2fce:	44 f4       	brge	.+16     	; 0x2fe0 <UART1enable+0x80>
		m.usart1.reg->ucsr1a = (1 << U2X1);  // Enable 2x speed 
    2fd0:	e0 91 0c 0a 	lds	r30, 0x0A0C	; 0x800a0c <m+0x40>
    2fd4:	f0 91 0d 0a 	lds	r31, 0x0A0D	; 0x800a0d <m+0x41>
    2fd8:	82 e0       	ldi	r24, 0x02	; 2
    2fda:	83 83       	std	Z+3, r24	; 0x03
		baudrate &= ~0x8000;
    2fdc:	e8 94       	clt
    2fde:	d7 f8       	bld	r13, 7
	}
	m.usart1.reg->ubrr1h = (unsigned char)(baudrate >> 8);
    2fe0:	ec e0       	ldi	r30, 0x0C	; 12
    2fe2:	fa e0       	ldi	r31, 0x0A	; 10
    2fe4:	a0 81       	ld	r26, Z
    2fe6:	b1 81       	ldd	r27, Z+1	; 0x01
    2fe8:	dc 92       	st	X, r13
	m.usart1.reg->ubrr1l = (unsigned char) baudrate;
    2fea:	a0 81       	ld	r26, Z
    2fec:	b1 81       	ldd	r27, Z+1	; 0x01
    2fee:	11 96       	adiw	r26, 0x01	; 1
    2ff0:	cc 92       	st	X, r12
	// Enable USART receiver and transmitter and receive complete interrupt
	m.usart1.reg->ucsr1b = _BV(RXCIE1) | (1 << RXEN1)|(1 << TXEN1);
    2ff2:	01 90       	ld	r0, Z+
    2ff4:	f0 81       	ld	r31, Z
    2ff6:	e0 2d       	mov	r30, r0
    2ff8:	88 e9       	ldi	r24, 0x98	; 152
    2ffa:	82 83       	std	Z+2, r24	; 0x02
		uart.FDbits = 8;
		uart.Stopbits = 1;
		uart.Parity = 0;
	#else
		// Parameters
		switch(FDbits){
    2ffc:	87 e0       	ldi	r24, 0x07	; 7
    2ffe:	a8 16       	cp	r10, r24
    3000:	b1 04       	cpc	r11, r1
    3002:	c9 f1       	breq	.+114    	; 0x3076 <UART1enable+0x116>
    3004:	58 f4       	brcc	.+22     	; 0x301c <UART1enable+0xbc>
    3006:	f5 e0       	ldi	r31, 0x05	; 5
    3008:	af 16       	cp	r10, r31
    300a:	b1 04       	cpc	r11, r1
    300c:	09 f4       	brne	.+2      	; 0x3010 <UART1enable+0xb0>
    300e:	67 c0       	rjmp	.+206    	; 0x30de <UART1enable+0x17e>
    3010:	86 e0       	ldi	r24, 0x06	; 6
    3012:	a8 16       	cp	r10, r24
    3014:	b1 04       	cpc	r11, r1
    3016:	09 f4       	brne	.+2      	; 0x301a <UART1enable+0xba>
    3018:	48 c0       	rjmp	.+144    	; 0x30aa <UART1enable+0x14a>
    301a:	73 c0       	rjmp	.+230    	; 0x3102 <UART1enable+0x1a2>
    301c:	e8 e0       	ldi	r30, 0x08	; 8
    301e:	ae 16       	cp	r10, r30
    3020:	b1 04       	cpc	r11, r1
    3022:	b9 f0       	breq	.+46     	; 0x3052 <UART1enable+0xf2>
    3024:	f9 e0       	ldi	r31, 0x09	; 9
    3026:	af 16       	cp	r10, r31
    3028:	b1 04       	cpc	r11, r1
    302a:	09 f0       	breq	.+2      	; 0x302e <UART1enable+0xce>
    302c:	6a c0       	rjmp	.+212    	; 0x3102 <UART1enable+0x1a2>
			case 9:
				m.usart1.reg->ucsr1b |= (1 << UCSZ12);
    302e:	ec e0       	ldi	r30, 0x0C	; 12
    3030:	fa e0       	ldi	r31, 0x0A	; 10
    3032:	a0 81       	ld	r26, Z
    3034:	b1 81       	ldd	r27, Z+1	; 0x01
    3036:	12 96       	adiw	r26, 0x02	; 2
    3038:	8c 91       	ld	r24, X
    303a:	12 97       	sbiw	r26, 0x02	; 2
    303c:	84 60       	ori	r24, 0x04	; 4
    303e:	12 96       	adiw	r26, 0x02	; 2
    3040:	8c 93       	st	X, r24
				m.usart1.reg->ucsr1c |= (3 << UCSZ10);
    3042:	01 90       	ld	r0, Z+
    3044:	f0 81       	ld	r31, Z
    3046:	e0 2d       	mov	r30, r0
    3048:	85 81       	ldd	r24, Z+5	; 0x05
    304a:	86 60       	ori	r24, 0x06	; 6
    304c:	85 83       	std	Z+5, r24	; 0x05
				uart.FDbits = 9;
    304e:	49 e0       	ldi	r20, 0x09	; 9
			break;
    3050:	69 c0       	rjmp	.+210    	; 0x3124 <UART1enable+0x1c4>
			case 8:
				m.usart1.reg->ucsr1b &= ~(1 << UCSZ12);
    3052:	ec e0       	ldi	r30, 0x0C	; 12
    3054:	fa e0       	ldi	r31, 0x0A	; 10
    3056:	a0 81       	ld	r26, Z
    3058:	b1 81       	ldd	r27, Z+1	; 0x01
    305a:	12 96       	adiw	r26, 0x02	; 2
    305c:	8c 91       	ld	r24, X
    305e:	12 97       	sbiw	r26, 0x02	; 2
    3060:	8b 7f       	andi	r24, 0xFB	; 251
    3062:	12 96       	adiw	r26, 0x02	; 2
    3064:	8c 93       	st	X, r24
				m.usart1.reg->ucsr1c |= (3 << UCSZ10);
    3066:	01 90       	ld	r0, Z+
    3068:	f0 81       	ld	r31, Z
    306a:	e0 2d       	mov	r30, r0
    306c:	85 81       	ldd	r24, Z+5	; 0x05
    306e:	86 60       	ori	r24, 0x06	; 6
    3070:	85 83       	std	Z+5, r24	; 0x05
				uart.FDbits = 8;
    3072:	48 e0       	ldi	r20, 0x08	; 8
			break;
    3074:	57 c0       	rjmp	.+174    	; 0x3124 <UART1enable+0x1c4>
			case 7:	
				m.usart1.reg->ucsr1b &= ~(1 << UCSZ12);
    3076:	ec e0       	ldi	r30, 0x0C	; 12
    3078:	fa e0       	ldi	r31, 0x0A	; 10
    307a:	a0 81       	ld	r26, Z
    307c:	b1 81       	ldd	r27, Z+1	; 0x01
    307e:	12 96       	adiw	r26, 0x02	; 2
    3080:	8c 91       	ld	r24, X
    3082:	12 97       	sbiw	r26, 0x02	; 2
    3084:	8b 7f       	andi	r24, 0xFB	; 251
    3086:	12 96       	adiw	r26, 0x02	; 2
    3088:	8c 93       	st	X, r24
				m.usart1.reg->ucsr1c |= (1 << UCSZ11);
    308a:	a0 81       	ld	r26, Z
    308c:	b1 81       	ldd	r27, Z+1	; 0x01
    308e:	15 96       	adiw	r26, 0x05	; 5
    3090:	8c 91       	ld	r24, X
    3092:	15 97       	sbiw	r26, 0x05	; 5
    3094:	84 60       	ori	r24, 0x04	; 4
    3096:	15 96       	adiw	r26, 0x05	; 5
    3098:	8c 93       	st	X, r24
				m.usart1.reg->ucsr1c &= ~(1 << UCSZ10);
    309a:	01 90       	ld	r0, Z+
    309c:	f0 81       	ld	r31, Z
    309e:	e0 2d       	mov	r30, r0
    30a0:	85 81       	ldd	r24, Z+5	; 0x05
    30a2:	8d 7f       	andi	r24, 0xFD	; 253
    30a4:	85 83       	std	Z+5, r24	; 0x05
				uart.FDbits = 7;
    30a6:	47 e0       	ldi	r20, 0x07	; 7
			break;
    30a8:	3d c0       	rjmp	.+122    	; 0x3124 <UART1enable+0x1c4>
			case 6:	
				m.usart1.reg->ucsr1b &= ~(1 << UCSZ12);
    30aa:	ec e0       	ldi	r30, 0x0C	; 12
    30ac:	fa e0       	ldi	r31, 0x0A	; 10
    30ae:	a0 81       	ld	r26, Z
    30b0:	b1 81       	ldd	r27, Z+1	; 0x01
    30b2:	12 96       	adiw	r26, 0x02	; 2
    30b4:	8c 91       	ld	r24, X
    30b6:	12 97       	sbiw	r26, 0x02	; 2
    30b8:	8b 7f       	andi	r24, 0xFB	; 251
    30ba:	12 96       	adiw	r26, 0x02	; 2
    30bc:	8c 93       	st	X, r24
				m.usart1.reg->ucsr1c &= ~(1 << UCSZ11);
    30be:	a0 81       	ld	r26, Z
    30c0:	b1 81       	ldd	r27, Z+1	; 0x01
    30c2:	15 96       	adiw	r26, 0x05	; 5
    30c4:	8c 91       	ld	r24, X
    30c6:	15 97       	sbiw	r26, 0x05	; 5
    30c8:	8b 7f       	andi	r24, 0xFB	; 251
    30ca:	15 96       	adiw	r26, 0x05	; 5
    30cc:	8c 93       	st	X, r24
				m.usart1.reg->ucsr1c |= (1 << UCSZ10);
    30ce:	01 90       	ld	r0, Z+
    30d0:	f0 81       	ld	r31, Z
    30d2:	e0 2d       	mov	r30, r0
    30d4:	85 81       	ldd	r24, Z+5	; 0x05
    30d6:	82 60       	ori	r24, 0x02	; 2
    30d8:	85 83       	std	Z+5, r24	; 0x05
				uart.FDbits = 6;
    30da:	46 e0       	ldi	r20, 0x06	; 6
			break;
    30dc:	23 c0       	rjmp	.+70     	; 0x3124 <UART1enable+0x1c4>
			case 5:	
				m.usart1.reg->ucsr1b &= ~(1 << UCSZ12);
    30de:	ec e0       	ldi	r30, 0x0C	; 12
    30e0:	fa e0       	ldi	r31, 0x0A	; 10
    30e2:	a0 81       	ld	r26, Z
    30e4:	b1 81       	ldd	r27, Z+1	; 0x01
    30e6:	12 96       	adiw	r26, 0x02	; 2
    30e8:	8c 91       	ld	r24, X
    30ea:	12 97       	sbiw	r26, 0x02	; 2
    30ec:	8b 7f       	andi	r24, 0xFB	; 251
    30ee:	12 96       	adiw	r26, 0x02	; 2
    30f0:	8c 93       	st	X, r24
				m.usart1.reg->ucsr1c &= ~(3 << UCSZ10);
    30f2:	01 90       	ld	r0, Z+
    30f4:	f0 81       	ld	r31, Z
    30f6:	e0 2d       	mov	r30, r0
    30f8:	85 81       	ldd	r24, Z+5	; 0x05
    30fa:	89 7f       	andi	r24, 0xF9	; 249
    30fc:	85 83       	std	Z+5, r24	; 0x05
				uart.FDbits = 5;
    30fe:	45 e0       	ldi	r20, 0x05	; 5
			break;
    3100:	11 c0       	rjmp	.+34     	; 0x3124 <UART1enable+0x1c4>
			default:
				m.usart1.reg->ucsr1b &= ~(1 << UCSZ12);
    3102:	ec e0       	ldi	r30, 0x0C	; 12
    3104:	fa e0       	ldi	r31, 0x0A	; 10
    3106:	a0 81       	ld	r26, Z
    3108:	b1 81       	ldd	r27, Z+1	; 0x01
    310a:	12 96       	adiw	r26, 0x02	; 2
    310c:	8c 91       	ld	r24, X
    310e:	12 97       	sbiw	r26, 0x02	; 2
    3110:	8b 7f       	andi	r24, 0xFB	; 251
    3112:	12 96       	adiw	r26, 0x02	; 2
    3114:	8c 93       	st	X, r24
				m.usart1.reg->ucsr1c |= (3 << UCSZ10);
    3116:	01 90       	ld	r0, Z+
    3118:	f0 81       	ld	r31, Z
    311a:	e0 2d       	mov	r30, r0
    311c:	85 81       	ldd	r24, Z+5	; 0x05
    311e:	86 60       	ori	r24, 0x06	; 6
    3120:	85 83       	std	Z+5, r24	; 0x05
				uart.FDbits = 8;
    3122:	48 e0       	ldi	r20, 0x08	; 8
			break;
		}
		switch(Stopbits){
    3124:	81 e0       	ldi	r24, 0x01	; 1
    3126:	88 16       	cp	r8, r24
    3128:	91 04       	cpc	r9, r1
    312a:	29 f0       	breq	.+10     	; 0x3136 <UART1enable+0x1d6>
    312c:	e2 e0       	ldi	r30, 0x02	; 2
    312e:	8e 16       	cp	r8, r30
    3130:	91 04       	cpc	r9, r1
    3132:	51 f0       	breq	.+20     	; 0x3148 <UART1enable+0x1e8>
    3134:	12 c0       	rjmp	.+36     	; 0x315a <UART1enable+0x1fa>
			case 1:
				m.usart1.reg->ucsr1c &= ~(1 << USBS1);
    3136:	e0 91 0c 0a 	lds	r30, 0x0A0C	; 0x800a0c <m+0x40>
    313a:	f0 91 0d 0a 	lds	r31, 0x0A0D	; 0x800a0d <m+0x41>
    313e:	85 81       	ldd	r24, Z+5	; 0x05
    3140:	87 7f       	andi	r24, 0xF7	; 247
    3142:	85 83       	std	Z+5, r24	; 0x05
				uart.Stopbits = 1;
    3144:	21 e0       	ldi	r18, 0x01	; 1
			break;
    3146:	11 c0       	rjmp	.+34     	; 0x316a <UART1enable+0x20a>
			case 2:
				m.usart1.reg->ucsr1c |= (1 << USBS1);
    3148:	e0 91 0c 0a 	lds	r30, 0x0A0C	; 0x800a0c <m+0x40>
    314c:	f0 91 0d 0a 	lds	r31, 0x0A0D	; 0x800a0d <m+0x41>
    3150:	85 81       	ldd	r24, Z+5	; 0x05
    3152:	88 60       	ori	r24, 0x08	; 8
    3154:	85 83       	std	Z+5, r24	; 0x05
				uart.Stopbits = 2;
    3156:	22 e0       	ldi	r18, 0x02	; 2
			break;
    3158:	08 c0       	rjmp	.+16     	; 0x316a <UART1enable+0x20a>
			default:
				m.usart1.reg->ucsr1c &= ~(1 << USBS1);
    315a:	e0 91 0c 0a 	lds	r30, 0x0A0C	; 0x800a0c <m+0x40>
    315e:	f0 91 0d 0a 	lds	r31, 0x0A0D	; 0x800a0d <m+0x41>
    3162:	85 81       	ldd	r24, Z+5	; 0x05
    3164:	87 7f       	andi	r24, 0xF7	; 247
    3166:	85 83       	std	Z+5, r24	; 0x05
				uart.Stopbits = 1;
    3168:	21 e0       	ldi	r18, 0x01	; 1
			break;
		}
		switch(Parity){
    316a:	02 30       	cpi	r16, 0x02	; 2
    316c:	11 05       	cpc	r17, r1
    316e:	71 f0       	breq	.+28     	; 0x318c <UART1enable+0x22c>
    3170:	03 30       	cpi	r16, 0x03	; 3
    3172:	11 05       	cpc	r17, r1
    3174:	e9 f0       	breq	.+58     	; 0x31b0 <UART1enable+0x250>
    3176:	01 2b       	or	r16, r17
    3178:	21 f5       	brne	.+72     	; 0x31c2 <UART1enable+0x262>
			case 0: // NONE
				m.usart1.reg->ucsr1c &= ~(3 << UPM10);
    317a:	e0 91 0c 0a 	lds	r30, 0x0A0C	; 0x800a0c <m+0x40>
    317e:	f0 91 0d 0a 	lds	r31, 0x0A0D	; 0x800a0d <m+0x41>
    3182:	85 81       	ldd	r24, Z+5	; 0x05
    3184:	8f 7c       	andi	r24, 0xCF	; 207
    3186:	85 83       	std	Z+5, r24	; 0x05
				uart.Parity = 0;
    3188:	90 e0       	ldi	r25, 0x00	; 0
			break;
    318a:	23 c0       	rjmp	.+70     	; 0x31d2 <UART1enable+0x272>
			case 2: // EVEN
				m.usart1.reg->ucsr1c |= (1 << UPM11);
    318c:	ec e0       	ldi	r30, 0x0C	; 12
    318e:	fa e0       	ldi	r31, 0x0A	; 10
    3190:	a0 81       	ld	r26, Z
    3192:	b1 81       	ldd	r27, Z+1	; 0x01
    3194:	15 96       	adiw	r26, 0x05	; 5
    3196:	8c 91       	ld	r24, X
    3198:	15 97       	sbiw	r26, 0x05	; 5
    319a:	80 62       	ori	r24, 0x20	; 32
    319c:	15 96       	adiw	r26, 0x05	; 5
    319e:	8c 93       	st	X, r24
				m.usart1.reg->ucsr1c &= ~(1 << UPM10);
    31a0:	01 90       	ld	r0, Z+
    31a2:	f0 81       	ld	r31, Z
    31a4:	e0 2d       	mov	r30, r0
    31a6:	85 81       	ldd	r24, Z+5	; 0x05
    31a8:	8f 7e       	andi	r24, 0xEF	; 239
    31aa:	85 83       	std	Z+5, r24	; 0x05
				uart.Parity = 2;
    31ac:	92 e0       	ldi	r25, 0x02	; 2
			break;
    31ae:	11 c0       	rjmp	.+34     	; 0x31d2 <UART1enable+0x272>
			case 3: // ODD
				m.usart1.reg->ucsr1c |= (3 << UPM10);
    31b0:	e0 91 0c 0a 	lds	r30, 0x0A0C	; 0x800a0c <m+0x40>
    31b4:	f0 91 0d 0a 	lds	r31, 0x0A0D	; 0x800a0d <m+0x41>
    31b8:	85 81       	ldd	r24, Z+5	; 0x05
    31ba:	80 63       	ori	r24, 0x30	; 48
    31bc:	85 83       	std	Z+5, r24	; 0x05
				uart.Parity = 3;
    31be:	93 e0       	ldi	r25, 0x03	; 3
			break;	
    31c0:	08 c0       	rjmp	.+16     	; 0x31d2 <UART1enable+0x272>
			default:
				m.usart1.reg->ucsr1c &= ~(3 << UPM10);
    31c2:	e0 91 0c 0a 	lds	r30, 0x0A0C	; 0x800a0c <m+0x40>
    31c6:	f0 91 0d 0a 	lds	r31, 0x0A0D	; 0x800a0d <m+0x41>
    31ca:	85 81       	ldd	r24, Z+5	; 0x05
    31cc:	8f 7c       	andi	r24, 0xCF	; 207
    31ce:	85 83       	std	Z+5, r24	; 0x05
				uart.Parity = 0;
    31d0:	90 e0       	ldi	r25, 0x00	; 0
			break;
		}
	#endif
	m.cpu.reg->sreg |= _BV(GLOBAL_INTERRUPT_ENABLE);
    31d2:	e0 91 d6 09 	lds	r30, 0x09D6	; 0x8009d6 <m+0xa>
    31d6:	f0 91 d7 09 	lds	r31, 0x09D7	; 0x8009d7 <m+0xb>
    31da:	83 85       	ldd	r24, Z+11	; 0x0b
    31dc:	80 68       	ori	r24, 0x80	; 128
    31de:	83 87       	std	Z+11, r24	; 0x0b
	return uart;
    31e0:	f7 01       	movw	r30, r14
    31e2:	30 83       	st	Z, r19
    31e4:	41 83       	std	Z+1, r20	; 0x01
    31e6:	22 83       	std	Z+2, r18	; 0x02
    31e8:	93 83       	std	Z+3, r25	; 0x03
    31ea:	80 ee       	ldi	r24, 0xE0	; 224
    31ec:	95 e1       	ldi	r25, 0x15	; 21
    31ee:	95 83       	std	Z+5, r25	; 0x05
    31f0:	84 83       	std	Z+4, r24	; 0x04
    31f2:	8b ee       	ldi	r24, 0xEB	; 235
    31f4:	95 e1       	ldi	r25, 0x15	; 21
    31f6:	97 83       	std	Z+7, r25	; 0x07
    31f8:	86 83       	std	Z+6, r24	; 0x06
    31fa:	8e ea       	ldi	r24, 0xAE	; 174
    31fc:	95 e1       	ldi	r25, 0x15	; 21
    31fe:	91 87       	std	Z+9, r25	; 0x09
    3200:	80 87       	std	Z+8, r24	; 0x08
    3202:	86 eb       	ldi	r24, 0xB6	; 182
    3204:	95 e1       	ldi	r25, 0x15	; 21
    3206:	93 87       	std	Z+11, r25	; 0x0b
    3208:	82 87       	std	Z+10, r24	; 0x0a
    320a:	8d ee       	ldi	r24, 0xED	; 237
    320c:	95 e1       	ldi	r25, 0x15	; 21
    320e:	95 87       	std	Z+13, r25	; 0x0d
    3210:	84 87       	std	Z+12, r24	; 0x0c
    3212:	80 e0       	ldi	r24, 0x00	; 0
    3214:	96 e1       	ldi	r25, 0x16	; 22
    3216:	97 87       	std	Z+15, r25	; 0x0f
    3218:	86 87       	std	Z+14, r24	; 0x0e
    321a:	82 e0       	ldi	r24, 0x02	; 2
    321c:	96 e1       	ldi	r25, 0x16	; 22
    321e:	91 8b       	std	Z+17, r25	; 0x11
    3220:	80 8b       	std	Z+16, r24	; 0x10
}
    3222:	c7 01       	movw	r24, r14
    3224:	ce 5a       	subi	r28, 0xAE	; 174
    3226:	df 4f       	sbci	r29, 0xFF	; 255
    3228:	0f b6       	in	r0, 0x3f	; 63
    322a:	f8 94       	cli
    322c:	de bf       	out	0x3e, r29	; 62
    322e:	0f be       	out	0x3f, r0	; 63
    3230:	cd bf       	out	0x3d, r28	; 61
    3232:	df 91       	pop	r29
    3234:	cf 91       	pop	r28
    3236:	1f 91       	pop	r17
    3238:	0f 91       	pop	r16
    323a:	ff 90       	pop	r15
    323c:	ef 90       	pop	r14
    323e:	df 90       	pop	r13
    3240:	cf 90       	pop	r12
    3242:	bf 90       	pop	r11
    3244:	af 90       	pop	r10
    3246:	9f 90       	pop	r9
    3248:	8f 90       	pop	r8
    324a:	08 95       	ret

0000324c <__vector_18>:
	}
}

/*** File Interrupt ***/
ISR(UART0_RECEIVE_INTERRUPT)
{
    324c:	1f 92       	push	r1
    324e:	0f 92       	push	r0
    3250:	0f b6       	in	r0, 0x3f	; 63
    3252:	0f 92       	push	r0
    3254:	11 24       	eor	r1, r1
    3256:	0b b6       	in	r0, 0x3b	; 59
    3258:	0f 92       	push	r0
    325a:	2f 93       	push	r18
    325c:	3f 93       	push	r19
    325e:	4f 93       	push	r20
    3260:	5f 93       	push	r21
    3262:	6f 93       	push	r22
    3264:	7f 93       	push	r23
    3266:	8f 93       	push	r24
    3268:	9f 93       	push	r25
    326a:	af 93       	push	r26
    326c:	bf 93       	push	r27
    326e:	ef 93       	push	r30
    3270:	ff 93       	push	r31
	unsigned char bit9;
	unsigned char usr;
	
	usr  = m.usart0.reg->ucsr0a;
    3272:	e0 91 08 0a 	lds	r30, 0x0A08	; 0x800a08 <m+0x3c>
    3276:	f0 91 09 0a 	lds	r31, 0x0A09	; 0x800a09 <m+0x3d>
	bit9 = m.usart0.reg->ucsr0b;
	bit9 = 0x01 & (bit9 >> 1);
	
	UART0_LastRxError = (usr & (_BV(FE0) | _BV(DOR0)));
    327a:	82 81       	ldd	r24, Z+2	; 0x02
    327c:	88 71       	andi	r24, 0x18	; 24
    327e:	80 93 75 0a 	sts	0x0A75, r24	; 0x800a75 <UART0_LastRxError>
	
	UART0_Rx = m.usart0.reg->udr0;
    3282:	63 81       	ldd	r22, Z+3	; 0x03
    3284:	60 93 44 0a 	sts	0x0A44, r22	; 0x800a44 <UART0_Rx>
	rx0buff.push(&rx0buff, UART0_Rx);
    3288:	e0 91 4d 0a 	lds	r30, 0x0A4D	; 0x800a4d <rx0buff+0x8>
    328c:	f0 91 4e 0a 	lds	r31, 0x0A4E	; 0x800a4e <rx0buff+0x9>
    3290:	85 e4       	ldi	r24, 0x45	; 69
    3292:	9a e0       	ldi	r25, 0x0A	; 10
    3294:	09 95       	icall
}
    3296:	ff 91       	pop	r31
    3298:	ef 91       	pop	r30
    329a:	bf 91       	pop	r27
    329c:	af 91       	pop	r26
    329e:	9f 91       	pop	r25
    32a0:	8f 91       	pop	r24
    32a2:	7f 91       	pop	r23
    32a4:	6f 91       	pop	r22
    32a6:	5f 91       	pop	r21
    32a8:	4f 91       	pop	r20
    32aa:	3f 91       	pop	r19
    32ac:	2f 91       	pop	r18
    32ae:	0f 90       	pop	r0
    32b0:	0b be       	out	0x3b, r0	; 59
    32b2:	0f 90       	pop	r0
    32b4:	0f be       	out	0x3f, r0	; 63
    32b6:	0f 90       	pop	r0
    32b8:	1f 90       	pop	r1
    32ba:	18 95       	reti

000032bc <__vector_19>:
ISR(UART0_TRANSMIT_INTERRUPT)
{
    32bc:	1f 92       	push	r1
    32be:	0f 92       	push	r0
    32c0:	0f b6       	in	r0, 0x3f	; 63
    32c2:	0f 92       	push	r0
    32c4:	11 24       	eor	r1, r1
    32c6:	0b b6       	in	r0, 0x3b	; 59
    32c8:	0f 92       	push	r0
    32ca:	8f 93       	push	r24
    32cc:	ef 93       	push	r30
    32ce:	ff 93       	push	r31
	m.usart0.reg->ucsr0b &= ~_BV(UDRIE0);
    32d0:	e0 91 08 0a 	lds	r30, 0x0A08	; 0x800a08 <m+0x3c>
    32d4:	f0 91 09 0a 	lds	r31, 0x0A09	; 0x800a09 <m+0x3d>
    32d8:	81 81       	ldd	r24, Z+1	; 0x01
    32da:	8f 7d       	andi	r24, 0xDF	; 223
    32dc:	81 83       	std	Z+1, r24	; 0x01
}
    32de:	ff 91       	pop	r31
    32e0:	ef 91       	pop	r30
    32e2:	8f 91       	pop	r24
    32e4:	0f 90       	pop	r0
    32e6:	0b be       	out	0x3b, r0	; 59
    32e8:	0f 90       	pop	r0
    32ea:	0f be       	out	0x3f, r0	; 63
    32ec:	0f 90       	pop	r0
    32ee:	1f 90       	pop	r1
    32f0:	18 95       	reti

000032f2 <__vector_30>:

SIGNAL(UART1_RECEIVE_INTERRUPT)
{
    32f2:	1f 92       	push	r1
    32f4:	0f 92       	push	r0
    32f6:	0f b6       	in	r0, 0x3f	; 63
    32f8:	0f 92       	push	r0
    32fa:	11 24       	eor	r1, r1
    32fc:	0b b6       	in	r0, 0x3b	; 59
    32fe:	0f 92       	push	r0
    3300:	2f 93       	push	r18
    3302:	3f 93       	push	r19
    3304:	4f 93       	push	r20
    3306:	5f 93       	push	r21
    3308:	6f 93       	push	r22
    330a:	7f 93       	push	r23
    330c:	8f 93       	push	r24
    330e:	9f 93       	push	r25
    3310:	af 93       	push	r26
    3312:	bf 93       	push	r27
    3314:	ef 93       	push	r30
    3316:	ff 93       	push	r31
	unsigned char bit9;
	unsigned char usr;
	
	usr  = m.usart1.reg->ucsr1a;
    3318:	e0 91 0c 0a 	lds	r30, 0x0A0C	; 0x800a0c <m+0x40>
    331c:	f0 91 0d 0a 	lds	r31, 0x0A0D	; 0x800a0d <m+0x41>
	bit9 = m.usart1.reg->ucsr1b;
	bit9 = 0x01 & (bit9 >> 1);
 	   
	UART1_LastRxError = (usr & (_BV(FE1) | _BV(DOR1)));
    3320:	83 81       	ldd	r24, Z+3	; 0x03
    3322:	88 71       	andi	r24, 0x18	; 24
    3324:	80 93 74 0a 	sts	0x0A74, r24	; 0x800a74 <UART1_LastRxError>
	
	UART1_Rx = m.usart1.reg->udr1;
    3328:	64 81       	ldd	r22, Z+4	; 0x04
    332a:	60 93 43 0a 	sts	0x0A43, r22	; 0x800a43 <UART1_Rx>
	rx1buff.push(&rx1buff, UART1_Rx);
    332e:	e0 91 7e 0a 	lds	r30, 0x0A7E	; 0x800a7e <rx1buff+0x8>
    3332:	f0 91 7f 0a 	lds	r31, 0x0A7F	; 0x800a7f <rx1buff+0x9>
    3336:	86 e7       	ldi	r24, 0x76	; 118
    3338:	9a e0       	ldi	r25, 0x0A	; 10
    333a:	09 95       	icall
}
    333c:	ff 91       	pop	r31
    333e:	ef 91       	pop	r30
    3340:	bf 91       	pop	r27
    3342:	af 91       	pop	r26
    3344:	9f 91       	pop	r25
    3346:	8f 91       	pop	r24
    3348:	7f 91       	pop	r23
    334a:	6f 91       	pop	r22
    334c:	5f 91       	pop	r21
    334e:	4f 91       	pop	r20
    3350:	3f 91       	pop	r19
    3352:	2f 91       	pop	r18
    3354:	0f 90       	pop	r0
    3356:	0b be       	out	0x3b, r0	; 59
    3358:	0f 90       	pop	r0
    335a:	0f be       	out	0x3f, r0	; 63
    335c:	0f 90       	pop	r0
    335e:	1f 90       	pop	r1
    3360:	18 95       	reti

00003362 <__vector_31>:
SIGNAL(UART1_TRANSMIT_INTERRUPT)
{
    3362:	1f 92       	push	r1
    3364:	0f 92       	push	r0
    3366:	0f b6       	in	r0, 0x3f	; 63
    3368:	0f 92       	push	r0
    336a:	11 24       	eor	r1, r1
    336c:	0b b6       	in	r0, 0x3b	; 59
    336e:	0f 92       	push	r0
    3370:	8f 93       	push	r24
    3372:	ef 93       	push	r30
    3374:	ff 93       	push	r31
	m.usart1.reg->ucsr1b &= ~_BV(UDRIE1);
    3376:	e0 91 0c 0a 	lds	r30, 0x0A0C	; 0x800a0c <m+0x40>
    337a:	f0 91 0d 0a 	lds	r31, 0x0A0D	; 0x800a0d <m+0x41>
    337e:	82 81       	ldd	r24, Z+2	; 0x02
    3380:	8f 7d       	andi	r24, 0xDF	; 223
    3382:	82 83       	std	Z+2, r24	; 0x02
}
    3384:	ff 91       	pop	r31
    3386:	ef 91       	pop	r30
    3388:	8f 91       	pop	r24
    338a:	0f 90       	pop	r0
    338c:	0b be       	out	0x3b, r0	; 59
    338e:	0f 90       	pop	r0
    3390:	0f be       	out	0x3f, r0	; 63
    3392:	0f 90       	pop	r0
    3394:	1f 90       	pop	r1
    3396:	18 95       	reti

00003398 <BUFF_push>:
}

void BUFF_push( BUFF* self, BUFFvar data ){
	BUFFvar* head; BUFFvar* next;
	head = self->head;
	if(data){
    3398:	66 23       	and	r22, r22
    339a:	c1 f0       	breq	.+48     	; 0x33cc <BUFF_push+0x34>
	return ret; // return copy
}

void BUFF_push( BUFF* self, BUFFvar data ){
	BUFFvar* head; BUFFvar* next;
	head = self->head;
    339c:	dc 01       	movw	r26, r24
    339e:	12 96       	adiw	r26, 0x02	; 2
    33a0:	ed 91       	ld	r30, X+
    33a2:	fc 91       	ld	r31, X
    33a4:	13 97       	sbiw	r26, 0x03	; 3
	if(data){
		if( head == self->end ){
    33a6:	14 96       	adiw	r26, 0x04	; 4
    33a8:	2d 91       	ld	r18, X+
    33aa:	3c 91       	ld	r19, X
    33ac:	15 97       	sbiw	r26, 0x05	; 5
    33ae:	e2 17       	cp	r30, r18
    33b0:	f3 07       	cpc	r31, r19
    33b2:	29 f4       	brne	.+10     	; 0x33be <BUFF_push+0x26>
			head = self->orig;
    33b4:	ed 91       	ld	r30, X+
    33b6:	fc 91       	ld	r31, X
			next = head + 1;
    33b8:	df 01       	movw	r26, r30
    33ba:	11 96       	adiw	r26, 0x01	; 1
    33bc:	02 c0       	rjmp	.+4      	; 0x33c2 <BUFF_push+0x2a>
		}else{
			next = head + 1;
    33be:	df 01       	movw	r26, r30
    33c0:	11 96       	adiw	r26, 0x01	; 1
		}
			*head = data;
    33c2:	60 83       	st	Z, r22
			*next = 0;
    33c4:	1c 92       	st	X, r1
			self->head = next;
    33c6:	fc 01       	movw	r30, r24
    33c8:	b3 83       	std	Z+3, r27	; 0x03
    33ca:	a2 83       	std	Z+2, r26	; 0x02
    33cc:	08 95       	ret

000033ce <BUFF_raw>:
	}
}

BUFFvar* BUFF_raw( BUFF* self){
		return self->orig;
}
    33ce:	fc 01       	movw	r30, r24
    33d0:	80 81       	ld	r24, Z
    33d2:	91 81       	ldd	r25, Z+1	; 0x01
    33d4:	08 95       	ret

000033d6 <BUFF_flush>:

void BUFF_flush( BUFF* self ){
	BUFFvar* head;
	head = self->orig;
    33d6:	dc 01       	movw	r26, r24
    33d8:	ed 91       	ld	r30, X+
    33da:	fc 91       	ld	r31, X
    33dc:	11 97       	sbiw	r26, 0x01	; 1
	self->head = head;
    33de:	13 96       	adiw	r26, 0x03	; 3
    33e0:	fc 93       	st	X, r31
    33e2:	ee 93       	st	-X, r30
    33e4:	12 97       	sbiw	r26, 0x02	; 2
	*head = 0;
    33e6:	10 82       	st	Z, r1
    33e8:	08 95       	ret

000033ea <BUFFenable>:
BUFFvar* BUFF_raw(BUFF* self);
void BUFF_flush(BUFF* self);

/*** Procedure & Function ***/
BUFF BUFFenable( uint8_t size_buff, BUFFvar* buff )
{
    33ea:	fc 01       	movw	r30, r24
	ret.end = buff + ( size_buff - 1 ); // generic
	// function pointers
	ret.push = BUFF_push;
	ret.raw = BUFF_raw;
	ret.flush = BUFF_flush;
	return ret; // return copy
    33ec:	51 83       	std	Z+1, r21	; 0x01
    33ee:	40 83       	st	Z, r20
    33f0:	53 83       	std	Z+3, r21	; 0x03
    33f2:	42 83       	std	Z+2, r20	; 0x02
    33f4:	70 e0       	ldi	r23, 0x00	; 0
    33f6:	61 50       	subi	r22, 0x01	; 1
    33f8:	71 09       	sbc	r23, r1
    33fa:	46 0f       	add	r20, r22
    33fc:	57 1f       	adc	r21, r23
    33fe:	55 83       	std	Z+5, r21	; 0x05
    3400:	44 83       	std	Z+4, r20	; 0x04
    3402:	8c ec       	ldi	r24, 0xCC	; 204
    3404:	99 e1       	ldi	r25, 0x19	; 25
    3406:	91 87       	std	Z+9, r25	; 0x09
    3408:	80 87       	std	Z+8, r24	; 0x08
    340a:	87 ee       	ldi	r24, 0xE7	; 231
    340c:	99 e1       	ldi	r25, 0x19	; 25
    340e:	93 87       	std	Z+11, r25	; 0x0b
    3410:	82 87       	std	Z+10, r24	; 0x0a
    3412:	8b ee       	ldi	r24, 0xEB	; 235
    3414:	99 e1       	ldi	r25, 0x19	; 25
    3416:	95 87       	std	Z+13, r25	; 0x0d
    3418:	84 87       	std	Z+12, r24	; 0x0c
}
    341a:	cf 01       	movw	r24, r30
    341c:	08 95       	ret

0000341e <FUNCswap>:
	return i;
}
uint8_t bintobcd(uint8_t bin)
{
	return (uint8_t)((((bin) / 10) << 4) + ((bin) % 10));
}
    341e:	cf 92       	push	r12
    3420:	df 92       	push	r13
    3422:	ef 92       	push	r14
    3424:	ff 92       	push	r15
    3426:	0f 93       	push	r16
    3428:	1f 93       	push	r17
    342a:	fc 01       	movw	r30, r24
    342c:	00 81       	ld	r16, Z
    342e:	11 81       	ldd	r17, Z+1	; 0x01
    3430:	22 81       	ldd	r18, Z+2	; 0x02
    3432:	33 81       	ldd	r19, Z+3	; 0x03
    3434:	fb 01       	movw	r30, r22
    3436:	c0 80       	ld	r12, Z
    3438:	d1 80       	ldd	r13, Z+1	; 0x01
    343a:	e2 80       	ldd	r14, Z+2	; 0x02
    343c:	f3 80       	ldd	r15, Z+3	; 0x03
    343e:	fc 01       	movw	r30, r24
    3440:	c0 82       	st	Z, r12
    3442:	d1 82       	std	Z+1, r13	; 0x01
    3444:	e2 82       	std	Z+2, r14	; 0x02
    3446:	f3 82       	std	Z+3, r15	; 0x03
    3448:	fb 01       	movw	r30, r22
    344a:	00 83       	st	Z, r16
    344c:	11 83       	std	Z+1, r17	; 0x01
    344e:	22 83       	std	Z+2, r18	; 0x02
    3450:	33 83       	std	Z+3, r19	; 0x03
    3452:	1f 91       	pop	r17
    3454:	0f 91       	pop	r16
    3456:	ff 90       	pop	r15
    3458:	ef 90       	pop	r14
    345a:	df 90       	pop	r13
    345c:	cf 90       	pop	r12
    345e:	08 95       	ret

00003460 <FUNCcopy>:
    3460:	fb 01       	movw	r30, r22
    3462:	20 81       	ld	r18, Z
    3464:	fc 01       	movw	r30, r24
    3466:	20 83       	st	Z, r18
    3468:	22 23       	and	r18, r18
    346a:	39 f0       	breq	.+14     	; 0x347a <FUNCcopy+0x1a>
    346c:	db 01       	movw	r26, r22
    346e:	11 96       	adiw	r26, 0x01	; 1
    3470:	31 96       	adiw	r30, 0x01	; 1
    3472:	9d 91       	ld	r25, X+
    3474:	91 93       	st	Z+, r25
    3476:	91 11       	cpse	r25, r1
    3478:	fc cf       	rjmp	.-8      	; 0x3472 <FUNCcopy+0x12>
    347a:	08 95       	ret

0000347c <FUNCsqueeze>:
    347c:	cf 93       	push	r28
    347e:	df 93       	push	r29
    3480:	ec 01       	movw	r28, r24
    3482:	98 81       	ld	r25, Y
    3484:	99 23       	and	r25, r25
    3486:	99 f0       	breq	.+38     	; 0x34ae <FUNCsqueeze+0x32>
    3488:	fe 01       	movw	r30, r28
    348a:	31 96       	adiw	r30, 0x01	; 1
    348c:	20 e0       	ldi	r18, 0x00	; 0
    348e:	30 e0       	ldi	r19, 0x00	; 0
    3490:	49 2f       	mov	r20, r25
    3492:	50 e0       	ldi	r21, 0x00	; 0
    3494:	46 17       	cp	r20, r22
    3496:	57 07       	cpc	r21, r23
    3498:	31 f0       	breq	.+12     	; 0x34a6 <FUNCsqueeze+0x2a>
    349a:	de 01       	movw	r26, r28
    349c:	a2 0f       	add	r26, r18
    349e:	b3 1f       	adc	r27, r19
    34a0:	9c 93       	st	X, r25
    34a2:	2f 5f       	subi	r18, 0xFF	; 255
    34a4:	3f 4f       	sbci	r19, 0xFF	; 255
    34a6:	91 91       	ld	r25, Z+
    34a8:	91 11       	cpse	r25, r1
    34aa:	f2 cf       	rjmp	.-28     	; 0x3490 <FUNCsqueeze+0x14>
    34ac:	02 c0       	rjmp	.+4      	; 0x34b2 <FUNCsqueeze+0x36>
    34ae:	20 e0       	ldi	r18, 0x00	; 0
    34b0:	30 e0       	ldi	r19, 0x00	; 0
    34b2:	fe 01       	movw	r30, r28
    34b4:	e2 0f       	add	r30, r18
    34b6:	f3 1f       	adc	r31, r19
    34b8:	10 82       	st	Z, r1
    34ba:	df 91       	pop	r29
    34bc:	cf 91       	pop	r28
    34be:	08 95       	ret

000034c0 <FUNCshellsort>:
    34c0:	2f 92       	push	r2
    34c2:	3f 92       	push	r3
    34c4:	4f 92       	push	r4
    34c6:	5f 92       	push	r5
    34c8:	6f 92       	push	r6
    34ca:	7f 92       	push	r7
    34cc:	8f 92       	push	r8
    34ce:	9f 92       	push	r9
    34d0:	af 92       	push	r10
    34d2:	bf 92       	push	r11
    34d4:	cf 92       	push	r12
    34d6:	df 92       	push	r13
    34d8:	ef 92       	push	r14
    34da:	ff 92       	push	r15
    34dc:	0f 93       	push	r16
    34de:	1f 93       	push	r17
    34e0:	cf 93       	push	r28
    34e2:	df 93       	push	r29
    34e4:	00 d0       	rcall	.+0      	; 0x34e6 <FUNCshellsort+0x26>
    34e6:	00 d0       	rcall	.+0      	; 0x34e8 <FUNCshellsort+0x28>
    34e8:	cd b7       	in	r28, 0x3d	; 61
    34ea:	de b7       	in	r29, 0x3e	; 62
    34ec:	2c 01       	movw	r4, r24
    34ee:	1b 01       	movw	r2, r22
    34f0:	4b 01       	movw	r8, r22
    34f2:	77 23       	and	r23, r23
    34f4:	1c f4       	brge	.+6      	; 0x34fc <FUNCshellsort+0x3c>
    34f6:	2f ef       	ldi	r18, 0xFF	; 255
    34f8:	82 1a       	sub	r8, r18
    34fa:	92 0a       	sbc	r9, r18
    34fc:	95 94       	asr	r9
    34fe:	87 94       	ror	r8
    3500:	18 14       	cp	r1, r8
    3502:	19 04       	cpc	r1, r9
    3504:	0c f4       	brge	.+2      	; 0x3508 <FUNCshellsort+0x48>
    3506:	51 c0       	rjmp	.+162    	; 0x35aa <FUNCshellsort+0xea>
    3508:	6a c0       	rjmp	.+212    	; 0x35de <FUNCshellsort+0x11e>
    350a:	96 01       	movw	r18, r12
    350c:	dd 20       	and	r13, r13
    350e:	9c f1       	brlt	.+102    	; 0x3576 <FUNCshellsort+0xb6>
    3510:	f5 01       	movw	r30, r10
    3512:	40 81       	ld	r20, Z
    3514:	51 81       	ldd	r21, Z+1	; 0x01
    3516:	f4 01       	movw	r30, r8
    3518:	60 81       	ld	r22, Z
    351a:	71 81       	ldd	r23, Z+1	; 0x01
    351c:	64 17       	cp	r22, r20
    351e:	75 07       	cpc	r23, r21
    3520:	54 f5       	brge	.+84     	; 0x3576 <FUNCshellsort+0xb6>
    3522:	8c 01       	movw	r16, r24
    3524:	0a 0d       	add	r16, r10
    3526:	1b 1d       	adc	r17, r11
    3528:	d4 01       	movw	r26, r8
    352a:	bc 82       	std	Y+4, r11	; 0x04
    352c:	ab 82       	std	Y+3, r10	; 0x03
    352e:	ba 82       	std	Y+2, r11	; 0x02
    3530:	a9 82       	std	Y+1, r10	; 0x01
    3532:	eb 81       	ldd	r30, Y+3	; 0x03
    3534:	fc 81       	ldd	r31, Y+4	; 0x04
    3536:	71 83       	std	Z+1, r23	; 0x01
    3538:	60 83       	st	Z, r22
    353a:	11 96       	adiw	r26, 0x01	; 1
    353c:	5c 93       	st	X, r21
    353e:	4e 93       	st	-X, r20
    3540:	2e 19       	sub	r18, r14
    3542:	3f 09       	sbc	r19, r15
    3544:	c2 f0       	brmi	.+48     	; 0x3576 <FUNCshellsort+0xb6>
    3546:	f8 01       	movw	r30, r16
    3548:	40 81       	ld	r20, Z
    354a:	51 81       	ldd	r21, Z+1	; 0x01
    354c:	e9 81       	ldd	r30, Y+1	; 0x01
    354e:	fa 81       	ldd	r31, Y+2	; 0x02
    3550:	60 81       	ld	r22, Z
    3552:	71 81       	ldd	r23, Z+1	; 0x01
    3554:	08 0f       	add	r16, r24
    3556:	19 1f       	adc	r17, r25
    3558:	e8 0f       	add	r30, r24
    355a:	f9 1f       	adc	r31, r25
    355c:	fa 83       	std	Y+2, r31	; 0x02
    355e:	e9 83       	std	Y+1, r30	; 0x01
    3560:	eb 81       	ldd	r30, Y+3	; 0x03
    3562:	fc 81       	ldd	r31, Y+4	; 0x04
    3564:	e8 0f       	add	r30, r24
    3566:	f9 1f       	adc	r31, r25
    3568:	fc 83       	std	Y+4, r31	; 0x04
    356a:	eb 83       	std	Y+3, r30	; 0x03
    356c:	a8 0f       	add	r26, r24
    356e:	b9 1f       	adc	r27, r25
    3570:	64 17       	cp	r22, r20
    3572:	75 07       	cpc	r23, r21
    3574:	f4 f2       	brlt	.-68     	; 0x3532 <FUNCshellsort+0x72>
    3576:	ff ef       	ldi	r31, 0xFF	; 255
    3578:	cf 1a       	sub	r12, r31
    357a:	df 0a       	sbc	r13, r31
    357c:	22 e0       	ldi	r18, 0x02	; 2
    357e:	a2 0e       	add	r10, r18
    3580:	b1 1c       	adc	r11, r1
    3582:	e2 e0       	ldi	r30, 0x02	; 2
    3584:	8e 0e       	add	r8, r30
    3586:	91 1c       	adc	r9, r1
    3588:	c6 14       	cp	r12, r6
    358a:	d7 04       	cpc	r13, r7
    358c:	09 f0       	breq	.+2      	; 0x3590 <FUNCshellsort+0xd0>
    358e:	bd cf       	rjmp	.-134    	; 0x350a <FUNCshellsort+0x4a>
    3590:	47 01       	movw	r8, r14
    3592:	ff 20       	and	r15, r15
    3594:	1c f4       	brge	.+6      	; 0x359c <FUNCshellsort+0xdc>
    3596:	ff ef       	ldi	r31, 0xFF	; 255
    3598:	8f 1a       	sub	r8, r31
    359a:	9f 0a       	sbc	r9, r31
    359c:	95 94       	asr	r9
    359e:	87 94       	ror	r8
    35a0:	18 14       	cp	r1, r8
    35a2:	19 04       	cpc	r1, r9
    35a4:	e4 f4       	brge	.+56     	; 0x35de <FUNCshellsort+0x11e>
    35a6:	74 01       	movw	r14, r8
    35a8:	01 c0       	rjmp	.+2      	; 0x35ac <FUNCshellsort+0xec>
    35aa:	74 01       	movw	r14, r8
    35ac:	82 14       	cp	r8, r2
    35ae:	93 04       	cpc	r9, r3
    35b0:	7c f7       	brge	.-34     	; 0x3590 <FUNCshellsort+0xd0>
    35b2:	64 01       	movw	r12, r8
    35b4:	ce 18       	sub	r12, r14
    35b6:	df 08       	sbc	r13, r15
    35b8:	56 01       	movw	r10, r12
    35ba:	aa 0c       	add	r10, r10
    35bc:	bb 1c       	adc	r11, r11
    35be:	a4 0c       	add	r10, r4
    35c0:	b5 1c       	adc	r11, r5
    35c2:	88 0c       	add	r8, r8
    35c4:	99 1c       	adc	r9, r9
    35c6:	84 0c       	add	r8, r4
    35c8:	95 1c       	adc	r9, r5
    35ca:	31 01       	movw	r6, r2
    35cc:	6e 18       	sub	r6, r14
    35ce:	7f 08       	sbc	r7, r15
    35d0:	c7 01       	movw	r24, r14
    35d2:	88 0f       	add	r24, r24
    35d4:	99 1f       	adc	r25, r25
    35d6:	91 95       	neg	r25
    35d8:	81 95       	neg	r24
    35da:	91 09       	sbc	r25, r1
    35dc:	96 cf       	rjmp	.-212    	; 0x350a <FUNCshellsort+0x4a>
    35de:	0f 90       	pop	r0
    35e0:	0f 90       	pop	r0
    35e2:	0f 90       	pop	r0
    35e4:	0f 90       	pop	r0
    35e6:	df 91       	pop	r29
    35e8:	cf 91       	pop	r28
    35ea:	1f 91       	pop	r17
    35ec:	0f 91       	pop	r16
    35ee:	ff 90       	pop	r15
    35f0:	ef 90       	pop	r14
    35f2:	df 90       	pop	r13
    35f4:	cf 90       	pop	r12
    35f6:	bf 90       	pop	r11
    35f8:	af 90       	pop	r10
    35fa:	9f 90       	pop	r9
    35fc:	8f 90       	pop	r8
    35fe:	7f 90       	pop	r7
    3600:	6f 90       	pop	r6
    3602:	5f 90       	pop	r5
    3604:	4f 90       	pop	r4
    3606:	3f 90       	pop	r3
    3608:	2f 90       	pop	r2
    360a:	08 95       	ret

0000360c <FUNCpmax>:
    360c:	86 17       	cp	r24, r22
    360e:	97 07       	cpc	r25, r23
    3610:	0c f4       	brge	.+2      	; 0x3614 <FUNCpmax+0x8>
    3612:	cb 01       	movw	r24, r22
    3614:	08 95       	ret

00003616 <FUNCgcd>:
    3616:	9b 01       	movw	r18, r22
    3618:	67 2b       	or	r22, r23
    361a:	11 f4       	brne	.+4      	; 0x3620 <FUNCgcd+0xa>
    361c:	08 95       	ret
    361e:	9a 01       	movw	r18, r20
    3620:	b9 01       	movw	r22, r18
    3622:	0e 94 7e 3b 	call	0x76fc	; 0x76fc <__divmodhi4>
    3626:	ac 01       	movw	r20, r24
    3628:	82 2f       	mov	r24, r18
    362a:	93 2f       	mov	r25, r19
    362c:	41 15       	cp	r20, r1
    362e:	51 05       	cpc	r21, r1
    3630:	b1 f7       	brne	.-20     	; 0x361e <FUNCgcd+0x8>
    3632:	08 95       	ret

00003634 <FUNCstrToInt>:
    3634:	fc 01       	movw	r30, r24
    3636:	90 81       	ld	r25, Z
    3638:	80 ed       	ldi	r24, 0xD0	; 208
    363a:	89 0f       	add	r24, r25
    363c:	8a 30       	cpi	r24, 0x0A	; 10
    363e:	d0 f4       	brcc	.+52     	; 0x3674 <FUNCstrToInt+0x40>
    3640:	31 96       	adiw	r30, 0x01	; 1
    3642:	20 e0       	ldi	r18, 0x00	; 0
    3644:	30 e0       	ldi	r19, 0x00	; 0
    3646:	a9 01       	movw	r20, r18
    3648:	44 0f       	add	r20, r20
    364a:	55 1f       	adc	r21, r21
    364c:	22 0f       	add	r18, r18
    364e:	33 1f       	adc	r19, r19
    3650:	22 0f       	add	r18, r18
    3652:	33 1f       	adc	r19, r19
    3654:	22 0f       	add	r18, r18
    3656:	33 1f       	adc	r19, r19
    3658:	42 0f       	add	r20, r18
    365a:	53 1f       	adc	r21, r19
    365c:	29 2f       	mov	r18, r25
    365e:	30 e0       	ldi	r19, 0x00	; 0
    3660:	20 53       	subi	r18, 0x30	; 48
    3662:	31 09       	sbc	r19, r1
    3664:	24 0f       	add	r18, r20
    3666:	35 1f       	adc	r19, r21
    3668:	91 91       	ld	r25, Z+
    366a:	80 ed       	ldi	r24, 0xD0	; 208
    366c:	89 0f       	add	r24, r25
    366e:	8a 30       	cpi	r24, 0x0A	; 10
    3670:	50 f3       	brcs	.-44     	; 0x3646 <FUNCstrToInt+0x12>
    3672:	02 c0       	rjmp	.+4      	; 0x3678 <FUNCstrToInt+0x44>
    3674:	20 e0       	ldi	r18, 0x00	; 0
    3676:	30 e0       	ldi	r19, 0x00	; 0
    3678:	c9 01       	movw	r24, r18
    367a:	08 95       	ret

0000367c <FUNCfilter>:
    367c:	86 23       	and	r24, r22
    367e:	08 95       	ret

00003680 <FUNCticks>:
    3680:	00 97       	sbiw	r24, 0x00	; 0
    3682:	39 f0       	breq	.+14     	; 0x3692 <FUNCticks+0x12>
    3684:	20 e0       	ldi	r18, 0x00	; 0
    3686:	30 e0       	ldi	r19, 0x00	; 0
    3688:	2f 5f       	subi	r18, 0xFF	; 255
    368a:	3f 4f       	sbci	r19, 0xFF	; 255
    368c:	82 17       	cp	r24, r18
    368e:	93 07       	cpc	r25, r19
    3690:	d9 f7       	brne	.-10     	; 0x3688 <FUNCticks+0x8>
    3692:	08 95       	ret

00003694 <FUNCtwocomptoint8bit>:
    3694:	87 ff       	sbrs	r24, 7
    3696:	08 c0       	rjmp	.+16     	; 0x36a8 <FUNCtwocomptoint8bit+0x14>
    3698:	91 95       	neg	r25
    369a:	81 95       	neg	r24
    369c:	91 09       	sbc	r25, r1
    369e:	99 27       	eor	r25, r25
    36a0:	91 95       	neg	r25
    36a2:	81 95       	neg	r24
    36a4:	91 09       	sbc	r25, r1
    36a6:	08 95       	ret
    36a8:	8f 77       	andi	r24, 0x7F	; 127
    36aa:	99 27       	eor	r25, r25
    36ac:	08 95       	ret

000036ae <FUNCtwocomptoint10bit>:
    36ae:	91 ff       	sbrs	r25, 1
    36b0:	08 c0       	rjmp	.+16     	; 0x36c2 <FUNCtwocomptoint10bit+0x14>
    36b2:	91 95       	neg	r25
    36b4:	81 95       	neg	r24
    36b6:	91 09       	sbc	r25, r1
    36b8:	93 70       	andi	r25, 0x03	; 3
    36ba:	91 95       	neg	r25
    36bc:	81 95       	neg	r24
    36be:	91 09       	sbc	r25, r1
    36c0:	08 95       	ret
    36c2:	91 70       	andi	r25, 0x01	; 1
    36c4:	08 95       	ret

000036c6 <FUNCtwocomptointnbit>:
    36c6:	61 50       	subi	r22, 0x01	; 1
    36c8:	21 e0       	ldi	r18, 0x01	; 1
    36ca:	30 e0       	ldi	r19, 0x00	; 0
    36cc:	02 c0       	rjmp	.+4      	; 0x36d2 <FUNCtwocomptointnbit+0xc>
    36ce:	22 0f       	add	r18, r18
    36d0:	33 1f       	adc	r19, r19
    36d2:	6a 95       	dec	r22
    36d4:	e2 f7       	brpl	.-8      	; 0x36ce <FUNCtwocomptointnbit+0x8>
    36d6:	a9 01       	movw	r20, r18
    36d8:	41 50       	subi	r20, 0x01	; 1
    36da:	51 09       	sbc	r21, r1
    36dc:	b9 01       	movw	r22, r18
    36de:	68 23       	and	r22, r24
    36e0:	79 23       	and	r23, r25
    36e2:	67 2b       	or	r22, r23
    36e4:	29 f0       	breq	.+10     	; 0x36f0 <FUNCtwocomptointnbit+0x2a>
    36e6:	84 23       	and	r24, r20
    36e8:	95 23       	and	r25, r21
    36ea:	82 1b       	sub	r24, r18
    36ec:	93 0b       	sbc	r25, r19
    36ee:	08 95       	ret
    36f0:	84 23       	and	r24, r20
    36f2:	95 23       	and	r25, r21
    36f4:	08 95       	ret

000036f6 <FUNCdec2bcd>:
    36f6:	9d ec       	ldi	r25, 0xCD	; 205
    36f8:	89 9f       	mul	r24, r25
    36fa:	91 2d       	mov	r25, r1
    36fc:	11 24       	eor	r1, r1
    36fe:	96 95       	lsr	r25
    3700:	96 95       	lsr	r25
    3702:	96 95       	lsr	r25
    3704:	39 2f       	mov	r19, r25
    3706:	33 0f       	add	r19, r19
    3708:	23 2f       	mov	r18, r19
    370a:	22 0f       	add	r18, r18
    370c:	22 0f       	add	r18, r18
    370e:	23 0f       	add	r18, r19
    3710:	82 1b       	sub	r24, r18
    3712:	20 e1       	ldi	r18, 0x10	; 16
    3714:	92 9f       	mul	r25, r18
    3716:	80 0d       	add	r24, r0
    3718:	11 24       	eor	r1, r1
    371a:	08 95       	ret

0000371c <FUNCbcd2dec>:
    371c:	98 2f       	mov	r25, r24
    371e:	92 95       	swap	r25
    3720:	9f 70       	andi	r25, 0x0F	; 15
    3722:	99 0f       	add	r25, r25
    3724:	29 2f       	mov	r18, r25
    3726:	22 0f       	add	r18, r18
    3728:	22 0f       	add	r18, r18
    372a:	92 0f       	add	r25, r18
    372c:	8f 70       	andi	r24, 0x0F	; 15
    372e:	89 0f       	add	r24, r25
    3730:	08 95       	ret

00003732 <FUNCresizestr>:
    3732:	fc 01       	movw	r30, r24
    3734:	db 01       	movw	r26, r22
    3736:	a7 5a       	subi	r26, 0xA7	; 167
    3738:	b6 4f       	sbci	r27, 0xF6	; 246
    373a:	1c 92       	st	X, r1
    373c:	16 16       	cp	r1, r22
    373e:	17 06       	cpc	r1, r23
    3740:	14 f5       	brge	.+68     	; 0x3786 <FUNCresizestr+0x54>
    3742:	90 81       	ld	r25, Z
    3744:	91 11       	cpse	r25, r1
    3746:	0c c0       	rjmp	.+24     	; 0x3760 <FUNCresizestr+0x2e>
    3748:	17 c0       	rjmp	.+46     	; 0x3778 <FUNCresizestr+0x46>
    374a:	91 91       	ld	r25, Z+
    374c:	91 11       	cpse	r25, r1
    374e:	0d c0       	rjmp	.+26     	; 0x376a <FUNCresizestr+0x38>
    3750:	15 c0       	rjmp	.+42     	; 0x377c <FUNCresizestr+0x4a>
    3752:	81 93       	st	Z+, r24
    3754:	2f 5f       	subi	r18, 0xFF	; 255
    3756:	3f 4f       	sbci	r19, 0xFF	; 255
    3758:	26 17       	cp	r18, r22
    375a:	37 07       	cpc	r19, r23
    375c:	d4 f3       	brlt	.-12     	; 0x3752 <FUNCresizestr+0x20>
    375e:	13 c0       	rjmp	.+38     	; 0x3786 <FUNCresizestr+0x54>
    3760:	a9 e5       	ldi	r26, 0x59	; 89
    3762:	b9 e0       	ldi	r27, 0x09	; 9
    3764:	31 96       	adiw	r30, 0x01	; 1
    3766:	20 e0       	ldi	r18, 0x00	; 0
    3768:	30 e0       	ldi	r19, 0x00	; 0
    376a:	9d 93       	st	X+, r25
    376c:	2f 5f       	subi	r18, 0xFF	; 255
    376e:	3f 4f       	sbci	r19, 0xFF	; 255
    3770:	62 17       	cp	r22, r18
    3772:	73 07       	cpc	r23, r19
    3774:	51 f7       	brne	.-44     	; 0x374a <FUNCresizestr+0x18>
    3776:	07 c0       	rjmp	.+14     	; 0x3786 <FUNCresizestr+0x54>
    3778:	20 e0       	ldi	r18, 0x00	; 0
    377a:	30 e0       	ldi	r19, 0x00	; 0
    377c:	f9 01       	movw	r30, r18
    377e:	e7 5a       	subi	r30, 0xA7	; 167
    3780:	f6 4f       	sbci	r31, 0xF6	; 246
    3782:	80 e2       	ldi	r24, 0x20	; 32
    3784:	e6 cf       	rjmp	.-52     	; 0x3752 <FUNCresizestr+0x20>
    3786:	89 e5       	ldi	r24, 0x59	; 89
    3788:	99 e0       	ldi	r25, 0x09	; 9
    378a:	08 95       	ret

0000378c <FUNCtrimmer>:
    378c:	4f 92       	push	r4
    378e:	5f 92       	push	r5
    3790:	6f 92       	push	r6
    3792:	7f 92       	push	r7
    3794:	af 92       	push	r10
    3796:	bf 92       	push	r11
    3798:	cf 92       	push	r12
    379a:	df 92       	push	r13
    379c:	ef 92       	push	r14
    379e:	ff 92       	push	r15
    37a0:	0f 93       	push	r16
    37a2:	1f 93       	push	r17
    37a4:	cf 93       	push	r28
    37a6:	df 93       	push	r29
    37a8:	cd b7       	in	r28, 0x3d	; 61
    37aa:	de b7       	in	r29, 0x3e	; 62
    37ac:	29 01       	movw	r4, r18
    37ae:	3a 01       	movw	r6, r20
    37b0:	9b 01       	movw	r18, r22
    37b2:	ac 01       	movw	r20, r24
    37b4:	24 19       	sub	r18, r4
    37b6:	35 09       	sbc	r19, r5
    37b8:	46 09       	sbc	r20, r6
    37ba:	57 09       	sbc	r21, r7
    37bc:	89 89       	ldd	r24, Y+17	; 0x11
    37be:	9a 89       	ldd	r25, Y+18	; 0x12
    37c0:	ab 89       	ldd	r26, Y+19	; 0x13
    37c2:	bc 89       	ldd	r27, Y+20	; 0x14
    37c4:	bc 01       	movw	r22, r24
    37c6:	cd 01       	movw	r24, r26
    37c8:	6a 19       	sub	r22, r10
    37ca:	7b 09       	sbc	r23, r11
    37cc:	8c 09       	sbc	r24, r12
    37ce:	9d 09       	sbc	r25, r13
    37d0:	0e 94 5b 3b 	call	0x76b6	; 0x76b6 <__mulsi3>
    37d4:	a8 01       	movw	r20, r16
    37d6:	97 01       	movw	r18, r14
    37d8:	24 19       	sub	r18, r4
    37da:	35 09       	sbc	r19, r5
    37dc:	46 09       	sbc	r20, r6
    37de:	57 09       	sbc	r21, r7
    37e0:	0e 94 b3 3b 	call	0x7766	; 0x7766 <__divmodsi4>
    37e4:	ca 01       	movw	r24, r20
    37e6:	b9 01       	movw	r22, r18
    37e8:	6a 0d       	add	r22, r10
    37ea:	7b 1d       	adc	r23, r11
    37ec:	8c 1d       	adc	r24, r12
    37ee:	9d 1d       	adc	r25, r13
    37f0:	df 91       	pop	r29
    37f2:	cf 91       	pop	r28
    37f4:	1f 91       	pop	r17
    37f6:	0f 91       	pop	r16
    37f8:	ff 90       	pop	r15
    37fa:	ef 90       	pop	r14
    37fc:	df 90       	pop	r13
    37fe:	cf 90       	pop	r12
    3800:	bf 90       	pop	r11
    3802:	af 90       	pop	r10
    3804:	7f 90       	pop	r7
    3806:	6f 90       	pop	r6
    3808:	5f 90       	pop	r5
    380a:	4f 90       	pop	r4
    380c:	08 95       	ret

0000380e <StringLength>:
    380e:	fc 01       	movw	r30, r24
    3810:	20 81       	ld	r18, Z
    3812:	22 23       	and	r18, r18
    3814:	41 f0       	breq	.+16     	; 0x3826 <StringLength+0x18>
    3816:	31 96       	adiw	r30, 0x01	; 1
    3818:	80 e0       	ldi	r24, 0x00	; 0
    381a:	90 e0       	ldi	r25, 0x00	; 0
    381c:	01 96       	adiw	r24, 0x01	; 1
    381e:	21 91       	ld	r18, Z+
    3820:	21 11       	cpse	r18, r1
    3822:	fc cf       	rjmp	.-8      	; 0x381c <StringLength+0xe>
    3824:	08 95       	ret
    3826:	80 e0       	ldi	r24, 0x00	; 0
    3828:	90 e0       	ldi	r25, 0x00	; 0
    382a:	08 95       	ret

0000382c <FUNCtrim>:
    382c:	cf 93       	push	r28
    382e:	df 93       	push	r29
    3830:	ec 01       	movw	r28, r24
    3832:	ed df       	rcall	.-38     	; 0x380e <StringLength>
    3834:	9c 01       	movw	r18, r24
    3836:	21 50       	subi	r18, 0x01	; 1
    3838:	31 09       	sbc	r19, r1
    383a:	62 f0       	brmi	.+24     	; 0x3854 <FUNCtrim+0x28>
    383c:	fe 01       	movw	r30, r28
    383e:	e8 0f       	add	r30, r24
    3840:	f9 1f       	adc	r31, r25
    3842:	92 91       	ld	r25, -Z
    3844:	90 32       	cpi	r25, 0x20	; 32
    3846:	19 f0       	breq	.+6      	; 0x384e <FUNCtrim+0x22>
    3848:	99 50       	subi	r25, 0x09	; 9
    384a:	92 30       	cpi	r25, 0x02	; 2
    384c:	18 f4       	brcc	.+6      	; 0x3854 <FUNCtrim+0x28>
    384e:	21 50       	subi	r18, 0x01	; 1
    3850:	31 09       	sbc	r19, r1
    3852:	b8 f7       	brcc	.-18     	; 0x3842 <FUNCtrim+0x16>
    3854:	c2 0f       	add	r28, r18
    3856:	d3 1f       	adc	r29, r19
    3858:	19 82       	std	Y+1, r1	; 0x01
    385a:	c9 01       	movw	r24, r18
    385c:	df 91       	pop	r29
    385e:	cf 91       	pop	r28
    3860:	08 95       	ret

00003862 <Reverse>:
    3862:	cf 93       	push	r28
    3864:	df 93       	push	r29
    3866:	ec 01       	movw	r28, r24
    3868:	d2 df       	rcall	.-92     	; 0x380e <StringLength>
    386a:	9c 01       	movw	r18, r24
    386c:	21 50       	subi	r18, 0x01	; 1
    386e:	31 09       	sbc	r19, r1
    3870:	12 16       	cp	r1, r18
    3872:	13 06       	cpc	r1, r19
    3874:	84 f4       	brge	.+32     	; 0x3896 <Reverse+0x34>
    3876:	de 01       	movw	r26, r28
    3878:	a8 0f       	add	r26, r24
    387a:	b9 1f       	adc	r27, r25
    387c:	fe 01       	movw	r30, r28
    387e:	80 e0       	ldi	r24, 0x00	; 0
    3880:	90 e0       	ldi	r25, 0x00	; 0
    3882:	40 81       	ld	r20, Z
    3884:	5e 91       	ld	r21, -X
    3886:	51 93       	st	Z+, r21
    3888:	4c 93       	st	X, r20
    388a:	01 96       	adiw	r24, 0x01	; 1
    388c:	21 50       	subi	r18, 0x01	; 1
    388e:	31 09       	sbc	r19, r1
    3890:	82 17       	cp	r24, r18
    3892:	93 07       	cpc	r25, r19
    3894:	b4 f3       	brlt	.-20     	; 0x3882 <Reverse+0x20>
    3896:	df 91       	pop	r29
    3898:	cf 91       	pop	r28
    389a:	08 95       	ret

0000389c <FUNCi32toa>:
    389c:	8f 92       	push	r8
    389e:	9f 92       	push	r9
    38a0:	af 92       	push	r10
    38a2:	bf 92       	push	r11
    38a4:	cf 92       	push	r12
    38a6:	df 92       	push	r13
    38a8:	ef 92       	push	r14
    38aa:	ff 92       	push	r15
    38ac:	0f 93       	push	r16
    38ae:	1f 93       	push	r17
    38b0:	cf 93       	push	r28
    38b2:	df 93       	push	r29
    38b4:	6b 01       	movw	r12, r22
    38b6:	7c 01       	movw	r14, r24
    38b8:	dc 01       	movw	r26, r24
    38ba:	cb 01       	movw	r24, r22
    38bc:	ff 20       	and	r15, r15
    38be:	3c f4       	brge	.+14     	; 0x38ce <FUNCi32toa+0x32>
    38c0:	88 27       	eor	r24, r24
    38c2:	99 27       	eor	r25, r25
    38c4:	dc 01       	movw	r26, r24
    38c6:	8c 19       	sub	r24, r12
    38c8:	9d 09       	sbc	r25, r13
    38ca:	ae 09       	sbc	r26, r14
    38cc:	bf 09       	sbc	r27, r15
    38ce:	bc 01       	movw	r22, r24
    38d0:	cd 01       	movw	r24, r26
    38d2:	10 e0       	ldi	r17, 0x00	; 0
    38d4:	0f 2e       	mov	r0, r31
    38d6:	fa e0       	ldi	r31, 0x0A	; 10
    38d8:	8f 2e       	mov	r8, r31
    38da:	91 2c       	mov	r9, r1
    38dc:	a1 2c       	mov	r10, r1
    38de:	b1 2c       	mov	r11, r1
    38e0:	f0 2d       	mov	r31, r0
    38e2:	01 c0       	rjmp	.+2      	; 0x38e6 <FUNCi32toa+0x4a>
    38e4:	10 2f       	mov	r17, r16
    38e6:	01 e0       	ldi	r16, 0x01	; 1
    38e8:	01 0f       	add	r16, r17
    38ea:	c1 2f       	mov	r28, r17
    38ec:	d0 e0       	ldi	r29, 0x00	; 0
    38ee:	c7 5a       	subi	r28, 0xA7	; 167
    38f0:	d6 4f       	sbci	r29, 0xF6	; 246
    38f2:	a5 01       	movw	r20, r10
    38f4:	94 01       	movw	r18, r8
    38f6:	0e 94 b3 3b 	call	0x7766	; 0x7766 <__divmodsi4>
    38fa:	60 5d       	subi	r22, 0xD0	; 208
    38fc:	68 83       	st	Y, r22
    38fe:	62 2f       	mov	r22, r18
    3900:	73 2f       	mov	r23, r19
    3902:	84 2f       	mov	r24, r20
    3904:	95 2f       	mov	r25, r21
    3906:	16 16       	cp	r1, r22
    3908:	17 06       	cpc	r1, r23
    390a:	18 06       	cpc	r1, r24
    390c:	19 06       	cpc	r1, r25
    390e:	54 f3       	brlt	.-44     	; 0x38e4 <FUNCi32toa+0x48>
    3910:	ff 20       	and	r15, r15
    3912:	44 f4       	brge	.+16     	; 0x3924 <FUNCi32toa+0x88>
    3914:	e0 2f       	mov	r30, r16
    3916:	f0 e0       	ldi	r31, 0x00	; 0
    3918:	e7 5a       	subi	r30, 0xA7	; 167
    391a:	f6 4f       	sbci	r31, 0xF6	; 246
    391c:	8d e2       	ldi	r24, 0x2D	; 45
    391e:	80 83       	st	Z, r24
    3920:	02 e0       	ldi	r16, 0x02	; 2
    3922:	01 0f       	add	r16, r17
    3924:	e0 2f       	mov	r30, r16
    3926:	f0 e0       	ldi	r31, 0x00	; 0
    3928:	e7 5a       	subi	r30, 0xA7	; 167
    392a:	f6 4f       	sbci	r31, 0xF6	; 246
    392c:	10 82       	st	Z, r1
    392e:	89 e5       	ldi	r24, 0x59	; 89
    3930:	99 e0       	ldi	r25, 0x09	; 9
    3932:	97 df       	rcall	.-210    	; 0x3862 <Reverse>
    3934:	89 e5       	ldi	r24, 0x59	; 89
    3936:	99 e0       	ldi	r25, 0x09	; 9
    3938:	df 91       	pop	r29
    393a:	cf 91       	pop	r28
    393c:	1f 91       	pop	r17
    393e:	0f 91       	pop	r16
    3940:	ff 90       	pop	r15
    3942:	ef 90       	pop	r14
    3944:	df 90       	pop	r13
    3946:	cf 90       	pop	r12
    3948:	bf 90       	pop	r11
    394a:	af 90       	pop	r10
    394c:	9f 90       	pop	r9
    394e:	8f 90       	pop	r8
    3950:	08 95       	ret

00003952 <FUNCi16toa>:
    3952:	0f 93       	push	r16
    3954:	1f 93       	push	r17
    3956:	cf 93       	push	r28
    3958:	df 93       	push	r29
    395a:	ec 01       	movw	r28, r24
    395c:	99 23       	and	r25, r25
    395e:	24 f4       	brge	.+8      	; 0x3968 <FUNCi16toa+0x16>
    3960:	88 27       	eor	r24, r24
    3962:	99 27       	eor	r25, r25
    3964:	8c 1b       	sub	r24, r28
    3966:	9d 0b       	sbc	r25, r29
    3968:	20 e0       	ldi	r18, 0x00	; 0
    396a:	0a e0       	ldi	r16, 0x0A	; 10
    396c:	10 e0       	ldi	r17, 0x00	; 0
    396e:	01 c0       	rjmp	.+2      	; 0x3972 <FUNCi16toa+0x20>
    3970:	23 2f       	mov	r18, r19
    3972:	31 e0       	ldi	r19, 0x01	; 1
    3974:	32 0f       	add	r19, r18
    3976:	e2 2f       	mov	r30, r18
    3978:	f0 e0       	ldi	r31, 0x00	; 0
    397a:	e7 5a       	subi	r30, 0xA7	; 167
    397c:	f6 4f       	sbci	r31, 0xF6	; 246
    397e:	b8 01       	movw	r22, r16
    3980:	0e 94 7e 3b 	call	0x76fc	; 0x76fc <__divmodhi4>
    3984:	80 5d       	subi	r24, 0xD0	; 208
    3986:	80 83       	st	Z, r24
    3988:	86 2f       	mov	r24, r22
    398a:	97 2f       	mov	r25, r23
    398c:	18 16       	cp	r1, r24
    398e:	19 06       	cpc	r1, r25
    3990:	7c f3       	brlt	.-34     	; 0x3970 <FUNCi16toa+0x1e>
    3992:	dd 23       	and	r29, r29
    3994:	44 f4       	brge	.+16     	; 0x39a6 <FUNCi16toa+0x54>
    3996:	e3 2f       	mov	r30, r19
    3998:	f0 e0       	ldi	r31, 0x00	; 0
    399a:	e7 5a       	subi	r30, 0xA7	; 167
    399c:	f6 4f       	sbci	r31, 0xF6	; 246
    399e:	8d e2       	ldi	r24, 0x2D	; 45
    39a0:	80 83       	st	Z, r24
    39a2:	32 e0       	ldi	r19, 0x02	; 2
    39a4:	32 0f       	add	r19, r18
    39a6:	e3 2f       	mov	r30, r19
    39a8:	f0 e0       	ldi	r31, 0x00	; 0
    39aa:	e7 5a       	subi	r30, 0xA7	; 167
    39ac:	f6 4f       	sbci	r31, 0xF6	; 246
    39ae:	10 82       	st	Z, r1
    39b0:	89 e5       	ldi	r24, 0x59	; 89
    39b2:	99 e0       	ldi	r25, 0x09	; 9
    39b4:	56 df       	rcall	.-340    	; 0x3862 <Reverse>
    39b6:	89 e5       	ldi	r24, 0x59	; 89
    39b8:	99 e0       	ldi	r25, 0x09	; 9
    39ba:	df 91       	pop	r29
    39bc:	cf 91       	pop	r28
    39be:	1f 91       	pop	r17
    39c0:	0f 91       	pop	r16
    39c2:	08 95       	ret

000039c4 <FUNCui16toa>:
    39c4:	cf 93       	push	r28
    39c6:	ac 01       	movw	r20, r24
    39c8:	9c 01       	movw	r18, r24
    39ca:	ad ec       	ldi	r26, 0xCD	; 205
    39cc:	bc ec       	ldi	r27, 0xCC	; 204
    39ce:	0e 94 d8 3b 	call	0x77b0	; 0x77b0 <__umulhisi3>
    39d2:	96 95       	lsr	r25
    39d4:	87 95       	ror	r24
    39d6:	96 95       	lsr	r25
    39d8:	87 95       	ror	r24
    39da:	96 95       	lsr	r25
    39dc:	87 95       	ror	r24
    39de:	9c 01       	movw	r18, r24
    39e0:	22 0f       	add	r18, r18
    39e2:	33 1f       	adc	r19, r19
    39e4:	88 0f       	add	r24, r24
    39e6:	99 1f       	adc	r25, r25
    39e8:	88 0f       	add	r24, r24
    39ea:	99 1f       	adc	r25, r25
    39ec:	88 0f       	add	r24, r24
    39ee:	99 1f       	adc	r25, r25
    39f0:	82 0f       	add	r24, r18
    39f2:	93 1f       	adc	r25, r19
    39f4:	9a 01       	movw	r18, r20
    39f6:	28 1b       	sub	r18, r24
    39f8:	39 0b       	sbc	r19, r25
    39fa:	c9 01       	movw	r24, r18
    39fc:	80 5d       	subi	r24, 0xD0	; 208
    39fe:	80 93 59 09 	sts	0x0959, r24	; 0x800959 <FUNCstr>
    3a02:	9a 01       	movw	r18, r20
    3a04:	0e 94 d8 3b 	call	0x77b0	; 0x77b0 <__umulhisi3>
    3a08:	ac 01       	movw	r20, r24
    3a0a:	56 95       	lsr	r21
    3a0c:	47 95       	ror	r20
    3a0e:	56 95       	lsr	r21
    3a10:	47 95       	ror	r20
    3a12:	56 95       	lsr	r21
    3a14:	47 95       	ror	r20
    3a16:	41 15       	cp	r20, r1
    3a18:	51 05       	cpc	r21, r1
    3a1a:	89 f1       	breq	.+98     	; 0x3a7e <FUNCui16toa+0xba>
    3a1c:	e1 e0       	ldi	r30, 0x01	; 1
    3a1e:	c1 e0       	ldi	r28, 0x01	; 1
    3a20:	ce 0f       	add	r28, r30
    3a22:	f0 e0       	ldi	r31, 0x00	; 0
    3a24:	e7 5a       	subi	r30, 0xA7	; 167
    3a26:	f6 4f       	sbci	r31, 0xF6	; 246
    3a28:	9a 01       	movw	r18, r20
    3a2a:	ad ec       	ldi	r26, 0xCD	; 205
    3a2c:	bc ec       	ldi	r27, 0xCC	; 204
    3a2e:	0e 94 d8 3b 	call	0x77b0	; 0x77b0 <__umulhisi3>
    3a32:	96 95       	lsr	r25
    3a34:	87 95       	ror	r24
    3a36:	96 95       	lsr	r25
    3a38:	87 95       	ror	r24
    3a3a:	96 95       	lsr	r25
    3a3c:	87 95       	ror	r24
    3a3e:	9c 01       	movw	r18, r24
    3a40:	22 0f       	add	r18, r18
    3a42:	33 1f       	adc	r19, r19
    3a44:	88 0f       	add	r24, r24
    3a46:	99 1f       	adc	r25, r25
    3a48:	88 0f       	add	r24, r24
    3a4a:	99 1f       	adc	r25, r25
    3a4c:	88 0f       	add	r24, r24
    3a4e:	99 1f       	adc	r25, r25
    3a50:	82 0f       	add	r24, r18
    3a52:	93 1f       	adc	r25, r19
    3a54:	9a 01       	movw	r18, r20
    3a56:	28 1b       	sub	r18, r24
    3a58:	39 0b       	sbc	r19, r25
    3a5a:	c9 01       	movw	r24, r18
    3a5c:	80 5d       	subi	r24, 0xD0	; 208
    3a5e:	80 83       	st	Z, r24
    3a60:	9a 01       	movw	r18, r20
    3a62:	0e 94 d8 3b 	call	0x77b0	; 0x77b0 <__umulhisi3>
    3a66:	ac 01       	movw	r20, r24
    3a68:	56 95       	lsr	r21
    3a6a:	47 95       	ror	r20
    3a6c:	56 95       	lsr	r21
    3a6e:	47 95       	ror	r20
    3a70:	56 95       	lsr	r21
    3a72:	47 95       	ror	r20
    3a74:	ec 2f       	mov	r30, r28
    3a76:	41 15       	cp	r20, r1
    3a78:	51 05       	cpc	r21, r1
    3a7a:	89 f6       	brne	.-94     	; 0x3a1e <FUNCui16toa+0x5a>
    3a7c:	01 c0       	rjmp	.+2      	; 0x3a80 <FUNCui16toa+0xbc>
    3a7e:	c1 e0       	ldi	r28, 0x01	; 1
    3a80:	ec 2f       	mov	r30, r28
    3a82:	f0 e0       	ldi	r31, 0x00	; 0
    3a84:	e7 5a       	subi	r30, 0xA7	; 167
    3a86:	f6 4f       	sbci	r31, 0xF6	; 246
    3a88:	10 82       	st	Z, r1
    3a8a:	89 e5       	ldi	r24, 0x59	; 89
    3a8c:	99 e0       	ldi	r25, 0x09	; 9
    3a8e:	e9 de       	rcall	.-558    	; 0x3862 <Reverse>
    3a90:	89 e5       	ldi	r24, 0x59	; 89
    3a92:	99 e0       	ldi	r25, 0x09	; 9
    3a94:	cf 91       	pop	r28
    3a96:	08 95       	ret

00003a98 <FUNCbcd2bin>:
    3a98:	98 2f       	mov	r25, r24
    3a9a:	92 95       	swap	r25
    3a9c:	9f 70       	andi	r25, 0x0F	; 15
    3a9e:	99 0f       	add	r25, r25
    3aa0:	29 2f       	mov	r18, r25
    3aa2:	22 0f       	add	r18, r18
    3aa4:	22 0f       	add	r18, r18
    3aa6:	92 0f       	add	r25, r18
    3aa8:	8f 70       	andi	r24, 0x0F	; 15
    3aaa:	89 0f       	add	r24, r25
    3aac:	08 95       	ret

00003aae <FUNCbin2bcd>:
    3aae:	ac 01       	movw	r20, r24
    3ab0:	9c 01       	movw	r18, r24
    3ab2:	ad ec       	ldi	r26, 0xCD	; 205
    3ab4:	bc ec       	ldi	r27, 0xCC	; 204
    3ab6:	0e 94 d8 3b 	call	0x77b0	; 0x77b0 <__umulhisi3>
    3aba:	96 95       	lsr	r25
    3abc:	87 95       	ror	r24
    3abe:	96 95       	lsr	r25
    3ac0:	87 95       	ror	r24
    3ac2:	96 95       	lsr	r25
    3ac4:	87 95       	ror	r24
    3ac6:	bc 01       	movw	r22, r24
    3ac8:	66 0f       	add	r22, r22
    3aca:	77 1f       	adc	r23, r23
    3acc:	9c 01       	movw	r18, r24
    3ace:	22 0f       	add	r18, r18
    3ad0:	33 1f       	adc	r19, r19
    3ad2:	22 0f       	add	r18, r18
    3ad4:	33 1f       	adc	r19, r19
    3ad6:	22 0f       	add	r18, r18
    3ad8:	33 1f       	adc	r19, r19
    3ada:	26 0f       	add	r18, r22
    3adc:	37 1f       	adc	r19, r23
    3ade:	42 1b       	sub	r20, r18
    3ae0:	53 0b       	sbc	r21, r19
    3ae2:	34 2f       	mov	r19, r20
    3ae4:	20 e1       	ldi	r18, 0x10	; 16
    3ae6:	82 9f       	mul	r24, r18
    3ae8:	30 0d       	add	r19, r0
    3aea:	11 24       	eor	r1, r1
    3aec:	83 2f       	mov	r24, r19
    3aee:	08 95       	ret

00003af0 <FUNCgcd1>:
    3af0:	cf 92       	push	r12
    3af2:	df 92       	push	r13
    3af4:	ef 92       	push	r14
    3af6:	ff 92       	push	r15
    3af8:	cf 93       	push	r28
    3afa:	df 93       	push	r29
    3afc:	cd b7       	in	r28, 0x3d	; 61
    3afe:	de b7       	in	r29, 0x3e	; 62
    3b00:	28 97       	sbiw	r28, 0x08	; 8
    3b02:	0f b6       	in	r0, 0x3f	; 63
    3b04:	f8 94       	cli
    3b06:	de bf       	out	0x3e, r29	; 62
    3b08:	0f be       	out	0x3f, r0	; 63
    3b0a:	cd bf       	out	0x3d, r28	; 61
    3b0c:	6b 01       	movw	r12, r22
    3b0e:	7c 01       	movw	r14, r24
    3b10:	69 83       	std	Y+1, r22	; 0x01
    3b12:	7a 83       	std	Y+2, r23	; 0x02
    3b14:	8b 83       	std	Y+3, r24	; 0x03
    3b16:	9c 83       	std	Y+4, r25	; 0x04
    3b18:	2d 83       	std	Y+5, r18	; 0x05
    3b1a:	3e 83       	std	Y+6, r19	; 0x06
    3b1c:	4f 83       	std	Y+7, r20	; 0x07
    3b1e:	58 87       	std	Y+8, r21	; 0x08
    3b20:	c2 16       	cp	r12, r18
    3b22:	d3 06       	cpc	r13, r19
    3b24:	e4 06       	cpc	r14, r20
    3b26:	f5 06       	cpc	r15, r21
    3b28:	34 f4       	brge	.+12     	; 0x3b36 <FUNCgcd1+0x46>
    3b2a:	be 01       	movw	r22, r28
    3b2c:	6b 5f       	subi	r22, 0xFB	; 251
    3b2e:	7f 4f       	sbci	r23, 0xFF	; 255
    3b30:	ce 01       	movw	r24, r28
    3b32:	01 96       	adiw	r24, 0x01	; 1
    3b34:	74 dc       	rcall	.-1816   	; 0x341e <FUNCswap>
    3b36:	8d 81       	ldd	r24, Y+5	; 0x05
    3b38:	9e 81       	ldd	r25, Y+6	; 0x06
    3b3a:	af 81       	ldd	r26, Y+7	; 0x07
    3b3c:	b8 85       	ldd	r27, Y+8	; 0x08
    3b3e:	89 2b       	or	r24, r25
    3b40:	8a 2b       	or	r24, r26
    3b42:	8b 2b       	or	r24, r27
    3b44:	71 f4       	brne	.+28     	; 0x3b62 <FUNCgcd1+0x72>
    3b46:	69 81       	ldd	r22, Y+1	; 0x01
    3b48:	7a 81       	ldd	r23, Y+2	; 0x02
    3b4a:	8b 81       	ldd	r24, Y+3	; 0x03
    3b4c:	9c 81       	ldd	r25, Y+4	; 0x04
    3b4e:	20 e0       	ldi	r18, 0x00	; 0
    3b50:	30 e0       	ldi	r19, 0x00	; 0
    3b52:	a9 01       	movw	r20, r18
    3b54:	0e 94 b3 3b 	call	0x7766	; 0x7766 <__divmodsi4>
    3b58:	61 15       	cp	r22, r1
    3b5a:	71 05       	cpc	r23, r1
    3b5c:	81 05       	cpc	r24, r1
    3b5e:	91 05       	cpc	r25, r1
    3b60:	29 f4       	brne	.+10     	; 0x3b6c <FUNCgcd1+0x7c>
    3b62:	6d 81       	ldd	r22, Y+5	; 0x05
    3b64:	7e 81       	ldd	r23, Y+6	; 0x06
    3b66:	8f 81       	ldd	r24, Y+7	; 0x07
    3b68:	98 85       	ldd	r25, Y+8	; 0x08
    3b6a:	05 c0       	rjmp	.+10     	; 0x3b76 <FUNCgcd1+0x86>
    3b6c:	6d 83       	std	Y+5, r22	; 0x05
    3b6e:	7e 83       	std	Y+6, r23	; 0x06
    3b70:	8f 83       	std	Y+7, r24	; 0x07
    3b72:	98 87       	std	Y+8, r25	; 0x08
    3b74:	f6 cf       	rjmp	.-20     	; 0x3b62 <FUNCgcd1+0x72>
    3b76:	28 96       	adiw	r28, 0x08	; 8
    3b78:	0f b6       	in	r0, 0x3f	; 63
    3b7a:	f8 94       	cli
    3b7c:	de bf       	out	0x3e, r29	; 62
    3b7e:	0f be       	out	0x3f, r0	; 63
    3b80:	cd bf       	out	0x3d, r28	; 61
    3b82:	df 91       	pop	r29
    3b84:	cf 91       	pop	r28
    3b86:	ff 90       	pop	r15
    3b88:	ef 90       	pop	r14
    3b8a:	df 90       	pop	r13
    3b8c:	cf 90       	pop	r12
    3b8e:	08 95       	ret

00003b90 <FUNCpincheck>:
    3b90:	90 e0       	ldi	r25, 0x00	; 0
    3b92:	02 c0       	rjmp	.+4      	; 0x3b98 <FUNCpincheck+0x8>
    3b94:	95 95       	asr	r25
    3b96:	87 95       	ror	r24
    3b98:	6a 95       	dec	r22
    3b9a:	e2 f7       	brpl	.-8      	; 0x3b94 <FUNCpincheck+0x4>
    3b9c:	81 70       	andi	r24, 0x01	; 1
    3b9e:	08 95       	ret

00003ba0 <FUNCprint_binary>:
    3ba0:	9c 01       	movw	r18, r24
    3ba2:	21 50       	subi	r18, 0x01	; 1
    3ba4:	31 09       	sbc	r19, r1
    3ba6:	81 e0       	ldi	r24, 0x01	; 1
    3ba8:	90 e0       	ldi	r25, 0x00	; 0
    3baa:	02 c0       	rjmp	.+4      	; 0x3bb0 <FUNCprint_binary+0x10>
    3bac:	88 0f       	add	r24, r24
    3bae:	99 1f       	adc	r25, r25
    3bb0:	2a 95       	dec	r18
    3bb2:	e2 f7       	brpl	.-8      	; 0x3bac <FUNCprint_binary+0xc>
    3bb4:	00 97       	sbiw	r24, 0x00	; 0
    3bb6:	b1 f0       	breq	.+44     	; 0x3be4 <FUNCprint_binary+0x44>
    3bb8:	e9 e5       	ldi	r30, 0x59	; 89
    3bba:	f9 e0       	ldi	r31, 0x09	; 9
    3bbc:	20 e0       	ldi	r18, 0x00	; 0
    3bbe:	30 e0       	ldi	r19, 0x00	; 0
    3bc0:	b0 e3       	ldi	r27, 0x30	; 48
    3bc2:	a1 e3       	ldi	r26, 0x31	; 49
    3bc4:	ab 01       	movw	r20, r22
    3bc6:	48 23       	and	r20, r24
    3bc8:	59 23       	and	r21, r25
    3bca:	45 2b       	or	r20, r21
    3bcc:	11 f0       	breq	.+4      	; 0x3bd2 <FUNCprint_binary+0x32>
    3bce:	a0 83       	st	Z, r26
    3bd0:	01 c0       	rjmp	.+2      	; 0x3bd4 <FUNCprint_binary+0x34>
    3bd2:	b0 83       	st	Z, r27
    3bd4:	96 95       	lsr	r25
    3bd6:	87 95       	ror	r24
    3bd8:	2f 5f       	subi	r18, 0xFF	; 255
    3bda:	3f 4f       	sbci	r19, 0xFF	; 255
    3bdc:	31 96       	adiw	r30, 0x01	; 1
    3bde:	00 97       	sbiw	r24, 0x00	; 0
    3be0:	89 f7       	brne	.-30     	; 0x3bc4 <FUNCprint_binary+0x24>
    3be2:	02 c0       	rjmp	.+4      	; 0x3be8 <FUNCprint_binary+0x48>
    3be4:	20 e0       	ldi	r18, 0x00	; 0
    3be6:	30 e0       	ldi	r19, 0x00	; 0
    3be8:	f9 01       	movw	r30, r18
    3bea:	e7 5a       	subi	r30, 0xA7	; 167
    3bec:	f6 4f       	sbci	r31, 0xF6	; 246
    3bee:	10 82       	st	Z, r1
    3bf0:	89 e5       	ldi	r24, 0x59	; 89
    3bf2:	99 e0       	ldi	r25, 0x09	; 9
    3bf4:	08 95       	ret

00003bf6 <FUNCdectohex>:
    3bf6:	ab 01       	movw	r20, r22
    3bf8:	bc 01       	movw	r22, r24
    3bfa:	10 92 59 09 	sts	0x0959, r1	; 0x800959 <FUNCstr>
    3bfe:	41 15       	cp	r20, r1
    3c00:	51 05       	cpc	r21, r1
    3c02:	61 05       	cpc	r22, r1
    3c04:	71 05       	cpc	r23, r1
    3c06:	09 f4       	brne	.+2      	; 0x3c0a <FUNCdectohex+0x14>
    3c08:	42 c0       	rjmp	.+132    	; 0x3c8e <FUNCdectohex+0x98>
    3c0a:	21 e0       	ldi	r18, 0x01	; 1
    3c0c:	ef ef       	ldi	r30, 0xFF	; 255
    3c0e:	e2 0f       	add	r30, r18
    3c10:	db 01       	movw	r26, r22
    3c12:	ca 01       	movw	r24, r20
    3c14:	8f 70       	andi	r24, 0x0F	; 15
    3c16:	99 27       	eor	r25, r25
    3c18:	aa 27       	eor	r26, r26
    3c1a:	b0 78       	andi	r27, 0x80	; 128
    3c1c:	bb 23       	and	r27, r27
    3c1e:	54 f4       	brge	.+20     	; 0x3c34 <FUNCdectohex+0x3e>
    3c20:	01 97       	sbiw	r24, 0x01	; 1
    3c22:	a1 09       	sbc	r26, r1
    3c24:	b1 09       	sbc	r27, r1
    3c26:	80 6f       	ori	r24, 0xF0	; 240
    3c28:	9f 6f       	ori	r25, 0xFF	; 255
    3c2a:	af 6f       	ori	r26, 0xFF	; 255
    3c2c:	bf 6f       	ori	r27, 0xFF	; 255
    3c2e:	01 96       	adiw	r24, 0x01	; 1
    3c30:	a1 1d       	adc	r26, r1
    3c32:	b1 1d       	adc	r27, r1
    3c34:	8a 30       	cpi	r24, 0x0A	; 10
    3c36:	91 05       	cpc	r25, r1
    3c38:	a1 05       	cpc	r26, r1
    3c3a:	b1 05       	cpc	r27, r1
    3c3c:	34 f4       	brge	.+12     	; 0x3c4a <FUNCdectohex+0x54>
    3c3e:	f0 e0       	ldi	r31, 0x00	; 0
    3c40:	e7 5a       	subi	r30, 0xA7	; 167
    3c42:	f6 4f       	sbci	r31, 0xF6	; 246
    3c44:	80 5d       	subi	r24, 0xD0	; 208
    3c46:	80 83       	st	Z, r24
    3c48:	05 c0       	rjmp	.+10     	; 0x3c54 <FUNCdectohex+0x5e>
    3c4a:	f0 e0       	ldi	r31, 0x00	; 0
    3c4c:	e7 5a       	subi	r30, 0xA7	; 167
    3c4e:	f6 4f       	sbci	r31, 0xF6	; 246
    3c50:	89 5c       	subi	r24, 0xC9	; 201
    3c52:	80 83       	st	Z, r24
    3c54:	e2 2f       	mov	r30, r18
    3c56:	f0 e0       	ldi	r31, 0x00	; 0
    3c58:	e7 5a       	subi	r30, 0xA7	; 167
    3c5a:	f6 4f       	sbci	r31, 0xF6	; 246
    3c5c:	10 82       	st	Z, r1
    3c5e:	db 01       	movw	r26, r22
    3c60:	ca 01       	movw	r24, r20
    3c62:	77 23       	and	r23, r23
    3c64:	1c f4       	brge	.+6      	; 0x3c6c <FUNCdectohex+0x76>
    3c66:	0f 96       	adiw	r24, 0x0f	; 15
    3c68:	a1 1d       	adc	r26, r1
    3c6a:	b1 1d       	adc	r27, r1
    3c6c:	ac 01       	movw	r20, r24
    3c6e:	bd 01       	movw	r22, r26
    3c70:	68 94       	set
    3c72:	13 f8       	bld	r1, 3
    3c74:	75 95       	asr	r23
    3c76:	67 95       	ror	r22
    3c78:	57 95       	ror	r21
    3c7a:	47 95       	ror	r20
    3c7c:	16 94       	lsr	r1
    3c7e:	d1 f7       	brne	.-12     	; 0x3c74 <FUNCdectohex+0x7e>
    3c80:	2f 5f       	subi	r18, 0xFF	; 255
    3c82:	41 15       	cp	r20, r1
    3c84:	51 05       	cpc	r21, r1
    3c86:	61 05       	cpc	r22, r1
    3c88:	71 05       	cpc	r23, r1
    3c8a:	09 f0       	breq	.+2      	; 0x3c8e <FUNCdectohex+0x98>
    3c8c:	bf cf       	rjmp	.-130    	; 0x3c0c <FUNCdectohex+0x16>
    3c8e:	89 e5       	ldi	r24, 0x59	; 89
    3c90:	99 e0       	ldi	r25, 0x09	; 9
    3c92:	e7 dd       	rcall	.-1074   	; 0x3862 <Reverse>
    3c94:	89 e5       	ldi	r24, 0x59	; 89
    3c96:	99 e0       	ldi	r25, 0x09	; 9
    3c98:	08 95       	ret

00003c9a <FUNCReadHLByte>:
    3c9a:	28 2f       	mov	r18, r24
    3c9c:	30 e0       	ldi	r19, 0x00	; 0
    3c9e:	32 2f       	mov	r19, r18
    3ca0:	22 27       	eor	r18, r18
    3ca2:	a9 01       	movw	r20, r18
    3ca4:	49 2b       	or	r20, r25
    3ca6:	ca 01       	movw	r24, r20
    3ca8:	08 95       	ret

00003caa <FUNCReadLHByte>:
    3caa:	29 2f       	mov	r18, r25
    3cac:	30 e0       	ldi	r19, 0x00	; 0
    3cae:	32 2f       	mov	r19, r18
    3cb0:	22 27       	eor	r18, r18
    3cb2:	a9 01       	movw	r20, r18
    3cb4:	48 2b       	or	r20, r24
    3cb6:	ca 01       	movw	r24, r20
    3cb8:	08 95       	ret

00003cba <FUNCWriteHLByte>:
    3cba:	28 2f       	mov	r18, r24
    3cbc:	89 2f       	mov	r24, r25
    3cbe:	92 2f       	mov	r25, r18
    3cc0:	08 95       	ret

00003cc2 <FUNCWriteLHByte>:
    3cc2:	08 95       	ret

00003cc4 <FUNCSwapByte>:
    3cc4:	98 27       	eor	r25, r24
    3cc6:	89 27       	eor	r24, r25
    3cc8:	98 27       	eor	r25, r24
    3cca:	08 95       	ret

00003ccc <FUNCmayia>:
    3ccc:	ff 92       	push	r15
    3cce:	0f 93       	push	r16
    3cd0:	1f 93       	push	r17
    3cd2:	cf 93       	push	r28
    3cd4:	df 93       	push	r29
    3cd6:	8c 01       	movw	r16, r24
    3cd8:	eb 01       	movw	r28, r22
    3cda:	f4 2e       	mov	r15, r20
    3cdc:	64 2f       	mov	r22, r20
    3cde:	70 e0       	ldi	r23, 0x00	; 0
    3ce0:	80 e0       	ldi	r24, 0x00	; 0
    3ce2:	90 e0       	ldi	r25, 0x00	; 0
    3ce4:	0e 94 e1 38 	call	0x71c2	; 0x71c2 <__floatunsisf>
    3ce8:	9b 01       	movw	r18, r22
    3cea:	ac 01       	movw	r20, r24
    3cec:	60 e0       	ldi	r22, 0x00	; 0
    3cee:	70 e0       	ldi	r23, 0x00	; 0
    3cf0:	80 e0       	ldi	r24, 0x00	; 0
    3cf2:	90 e4       	ldi	r25, 0x40	; 64
    3cf4:	0e 94 f6 39 	call	0x73ec	; 0x73ec <pow>
    3cf8:	20 e0       	ldi	r18, 0x00	; 0
    3cfa:	30 e0       	ldi	r19, 0x00	; 0
    3cfc:	40 e8       	ldi	r20, 0x80	; 128
    3cfe:	5f e3       	ldi	r21, 0x3F	; 63
    3d00:	0e 94 df 37 	call	0x6fbe	; 0x6fbe <__subsf3>
    3d04:	0e 94 b5 38 	call	0x716a	; 0x716a <__fixunssfsi>
    3d08:	9e 01       	movw	r18, r28
    3d0a:	26 23       	and	r18, r22
    3d0c:	37 23       	and	r19, r23
    3d0e:	60 23       	and	r22, r16
    3d10:	71 23       	and	r23, r17
    3d12:	cb 01       	movw	r24, r22
    3d14:	82 27       	eor	r24, r18
    3d16:	93 27       	eor	r25, r19
    3d18:	28 23       	and	r18, r24
    3d1a:	39 23       	and	r19, r25
    3d1c:	02 c0       	rjmp	.+4      	; 0x3d22 <FUNCmayia+0x56>
    3d1e:	22 0f       	add	r18, r18
    3d20:	33 1f       	adc	r19, r19
    3d22:	fa 94       	dec	r15
    3d24:	e2 f7       	brpl	.-8      	; 0x3d1e <FUNCmayia+0x52>
    3d26:	82 2b       	or	r24, r18
    3d28:	93 2b       	or	r25, r19
    3d2a:	df 91       	pop	r29
    3d2c:	cf 91       	pop	r28
    3d2e:	1f 91       	pop	r17
    3d30:	0f 91       	pop	r16
    3d32:	ff 90       	pop	r15
    3d34:	08 95       	ret

00003d36 <FUNCprint>:
    3d36:	cf 93       	push	r28
    3d38:	df 93       	push	r29
    3d3a:	cd b7       	in	r28, 0x3d	; 61
    3d3c:	de b7       	in	r29, 0x3e	; 62
    3d3e:	9e 01       	movw	r18, r28
    3d40:	2b 5f       	subi	r18, 0xFB	; 251
    3d42:	3f 4f       	sbci	r19, 0xFF	; 255
    3d44:	f9 01       	movw	r30, r18
    3d46:	41 91       	ld	r20, Z+
    3d48:	51 91       	ld	r21, Z+
    3d4a:	9f 01       	movw	r18, r30
    3d4c:	6f e5       	ldi	r22, 0x5F	; 95
    3d4e:	70 e0       	ldi	r23, 0x00	; 0
    3d50:	89 e5       	ldi	r24, 0x59	; 89
    3d52:	99 e0       	ldi	r25, 0x09	; 9
    3d54:	0e 94 10 3c 	call	0x7820	; 0x7820 <vsnprintf>
    3d58:	99 23       	and	r25, r25
    3d5a:	1c f0       	brlt	.+6      	; 0x3d62 <FUNCprint+0x2c>
    3d5c:	89 e5       	ldi	r24, 0x59	; 89
    3d5e:	99 e0       	ldi	r25, 0x09	; 9
    3d60:	02 c0       	rjmp	.+4      	; 0x3d66 <FUNCprint+0x30>
    3d62:	80 e0       	ldi	r24, 0x00	; 0
    3d64:	90 e0       	ldi	r25, 0x00	; 0
    3d66:	df 91       	pop	r29
    3d68:	cf 91       	pop	r28
    3d6a:	08 95       	ret

00003d6c <FUNCenable>:
    3d6c:	fc 01       	movw	r30, r24
    3d6e:	10 92 b8 09 	sts	0x09B8, r1	; 0x8009b8 <FUNCstr+0x5f>
    3d72:	87 e0       	ldi	r24, 0x07	; 7
    3d74:	9c e1       	ldi	r25, 0x1C	; 28
    3d76:	91 83       	std	Z+1, r25	; 0x01
    3d78:	80 83       	st	Z, r24
    3d7a:	81 e3       	ldi	r24, 0x31	; 49
    3d7c:	9c e1       	ldi	r25, 0x1C	; 28
    3d7e:	93 83       	std	Z+3, r25	; 0x03
    3d80:	82 83       	std	Z+2, r24	; 0x02
    3d82:	86 e6       	ldi	r24, 0x66	; 102
    3d84:	9e e1       	ldi	r25, 0x1E	; 30
    3d86:	95 83       	std	Z+5, r25	; 0x05
    3d88:	84 83       	std	Z+4, r24	; 0x04
    3d8a:	8f e0       	ldi	r24, 0x0F	; 15
    3d8c:	9a e1       	ldi	r25, 0x1A	; 26
    3d8e:	97 83       	std	Z+7, r25	; 0x07
    3d90:	86 83       	std	Z+6, r24	; 0x06
    3d92:	80 e3       	ldi	r24, 0x30	; 48
    3d94:	9a e1       	ldi	r25, 0x1A	; 26
    3d96:	91 87       	std	Z+9, r25	; 0x09
    3d98:	80 87       	std	Z+8, r24	; 0x08
    3d9a:	8e e3       	ldi	r24, 0x3E	; 62
    3d9c:	9a e1       	ldi	r25, 0x1A	; 26
    3d9e:	93 87       	std	Z+11, r25	; 0x0b
    3da0:	82 87       	std	Z+10, r24	; 0x0a
    3da2:	80 e6       	ldi	r24, 0x60	; 96
    3da4:	9a e1       	ldi	r25, 0x1A	; 26
    3da6:	95 87       	std	Z+13, r25	; 0x0d
    3da8:	84 87       	std	Z+12, r24	; 0x0c
    3daa:	89 ea       	ldi	r24, 0xA9	; 169
    3dac:	9c e1       	ldi	r25, 0x1C	; 28
    3dae:	97 87       	std	Z+15, r25	; 0x0f
    3db0:	86 87       	std	Z+14, r24	; 0x0e
    3db2:	82 ee       	ldi	r24, 0xE2	; 226
    3db4:	9c e1       	ldi	r25, 0x1C	; 28
    3db6:	91 8b       	std	Z+17, r25	; 0x11
    3db8:	80 8b       	std	Z+16, r24	; 0x10
    3dba:	8e e4       	ldi	r24, 0x4E	; 78
    3dbc:	9c e1       	ldi	r25, 0x1C	; 28
    3dbe:	93 8b       	std	Z+19, r25	; 0x13
    3dc0:	82 8b       	std	Z+18, r24	; 0x12
    3dc2:	86 e1       	ldi	r24, 0x16	; 22
    3dc4:	9c e1       	ldi	r25, 0x1C	; 28
    3dc6:	95 8b       	std	Z+21, r25	; 0x15
    3dc8:	84 8b       	std	Z+20, r24	; 0x14
    3dca:	86 e0       	ldi	r24, 0x06	; 6
    3dcc:	9b e1       	ldi	r25, 0x1B	; 27
    3dce:	97 8b       	std	Z+23, r25	; 0x17
    3dd0:	86 8b       	std	Z+22, r24	; 0x16
    3dd2:	8b e0       	ldi	r24, 0x0B	; 11
    3dd4:	9b e1       	ldi	r25, 0x1B	; 27
    3dd6:	91 8f       	std	Z+25, r25	; 0x19
    3dd8:	80 8f       	std	Z+24, r24	; 0x18
    3dda:	8a e1       	ldi	r24, 0x1A	; 26
    3ddc:	9b e1       	ldi	r25, 0x1B	; 27
    3dde:	93 8f       	std	Z+27, r25	; 0x1b
    3de0:	82 8f       	std	Z+26, r24	; 0x1a
    3de2:	8e e3       	ldi	r24, 0x3E	; 62
    3de4:	9b e1       	ldi	r25, 0x1B	; 27
    3de6:	95 8f       	std	Z+29, r25	; 0x1d
    3de8:	84 8f       	std	Z+28, r24	; 0x1c
    3dea:	80 e4       	ldi	r24, 0x40	; 64
    3dec:	9b e1       	ldi	r25, 0x1B	; 27
    3dee:	97 8f       	std	Z+31, r25	; 0x1f
    3df0:	86 8f       	std	Z+30, r24	; 0x1e
    3df2:	8a e4       	ldi	r24, 0x4A	; 74
    3df4:	9b e1       	ldi	r25, 0x1B	; 27
    3df6:	91 a3       	std	Z+33, r25	; 0x21
    3df8:	80 a3       	std	Z+32, r24	; 0x20
    3dfa:	87 e5       	ldi	r24, 0x57	; 87
    3dfc:	9b e1       	ldi	r25, 0x1B	; 27
    3dfe:	93 a3       	std	Z+35, r25	; 0x23
    3e00:	82 a3       	std	Z+34, r24	; 0x22
    3e02:	83 e6       	ldi	r24, 0x63	; 99
    3e04:	9b e1       	ldi	r25, 0x1B	; 27
    3e06:	95 a3       	std	Z+37, r25	; 0x25
    3e08:	84 a3       	std	Z+36, r24	; 0x24
    3e0a:	8b e7       	ldi	r24, 0x7B	; 123
    3e0c:	9b e1       	ldi	r25, 0x1B	; 27
    3e0e:	97 a3       	std	Z+39, r25	; 0x27
    3e10:	86 a3       	std	Z+38, r24	; 0x26
    3e12:	8e e8       	ldi	r24, 0x8E	; 142
    3e14:	9b e1       	ldi	r25, 0x1B	; 27
    3e16:	91 a7       	std	Z+41, r25	; 0x29
    3e18:	80 a7       	std	Z+40, r24	; 0x28
    3e1a:	89 e9       	ldi	r24, 0x99	; 153
    3e1c:	9b e1       	ldi	r25, 0x1B	; 27
    3e1e:	93 a7       	std	Z+43, r25	; 0x2b
    3e20:	82 a7       	std	Z+42, r24	; 0x2a
    3e22:	86 ec       	ldi	r24, 0xC6	; 198
    3e24:	9b e1       	ldi	r25, 0x1B	; 27
    3e26:	95 a7       	std	Z+45, r25	; 0x2d
    3e28:	84 a7       	std	Z+44, r24	; 0x2c
    3e2a:	8c e4       	ldi	r24, 0x4C	; 76
    3e2c:	9d e1       	ldi	r25, 0x1D	; 29
    3e2e:	97 a7       	std	Z+47, r25	; 0x2f
    3e30:	86 a7       	std	Z+46, r24	; 0x2e
    3e32:	87 e5       	ldi	r24, 0x57	; 87
    3e34:	9d e1       	ldi	r25, 0x1D	; 29
    3e36:	91 ab       	std	Z+49, r25	; 0x31
    3e38:	80 ab       	std	Z+48, r24	; 0x30
    3e3a:	88 e7       	ldi	r24, 0x78	; 120
    3e3c:	9d e1       	ldi	r25, 0x1D	; 29
    3e3e:	93 ab       	std	Z+51, r25	; 0x33
    3e40:	82 ab       	std	Z+50, r24	; 0x32
    3e42:	88 ec       	ldi	r24, 0xC8	; 200
    3e44:	9d e1       	ldi	r25, 0x1D	; 29
    3e46:	95 ab       	std	Z+53, r25	; 0x35
    3e48:	84 ab       	std	Z+52, r24	; 0x34
    3e4a:	80 ed       	ldi	r24, 0xD0	; 208
    3e4c:	9d e1       	ldi	r25, 0x1D	; 29
    3e4e:	97 ab       	std	Z+55, r25	; 0x37
    3e50:	86 ab       	std	Z+54, r24	; 0x36
    3e52:	8e ea       	ldi	r24, 0xAE	; 174
    3e54:	9f e1       	ldi	r25, 0x1F	; 31
    3e56:	91 af       	std	Z+57, r25	; 0x39
    3e58:	80 af       	std	Z+56, r24	; 0x38
    3e5a:	8b ef       	ldi	r24, 0xFB	; 251
    3e5c:	9d e1       	ldi	r25, 0x1D	; 29
    3e5e:	93 af       	std	Z+59, r25	; 0x3b
    3e60:	82 af       	std	Z+58, r24	; 0x3a
    3e62:	8d e4       	ldi	r24, 0x4D	; 77
    3e64:	9e e1       	ldi	r25, 0x1E	; 30
    3e66:	95 af       	std	Z+61, r25	; 0x3d
    3e68:	84 af       	std	Z+60, r24	; 0x3c
    3e6a:	85 e5       	ldi	r24, 0x55	; 85
    3e6c:	9e e1       	ldi	r25, 0x1E	; 30
    3e6e:	97 af       	std	Z+63, r25	; 0x3f
    3e70:	86 af       	std	Z+62, r24	; 0x3e
    3e72:	df 01       	movw	r26, r30
    3e74:	a0 5c       	subi	r26, 0xC0	; 192
    3e76:	bf 4f       	sbci	r27, 0xFF	; 255
    3e78:	8d e5       	ldi	r24, 0x5D	; 93
    3e7a:	9e e1       	ldi	r25, 0x1E	; 30
    3e7c:	11 96       	adiw	r26, 0x01	; 1
    3e7e:	9c 93       	st	X, r25
    3e80:	8e 93       	st	-X, r24
    3e82:	12 96       	adiw	r26, 0x02	; 2
    3e84:	81 e6       	ldi	r24, 0x61	; 97
    3e86:	9e e1       	ldi	r25, 0x1E	; 30
    3e88:	11 96       	adiw	r26, 0x01	; 1
    3e8a:	9c 93       	st	X, r25
    3e8c:	8e 93       	st	-X, r24
    3e8e:	12 96       	adiw	r26, 0x02	; 2
    3e90:	82 e6       	ldi	r24, 0x62	; 98
    3e92:	9e e1       	ldi	r25, 0x1E	; 30
    3e94:	11 96       	adiw	r26, 0x01	; 1
    3e96:	9c 93       	st	X, r25
    3e98:	8e 93       	st	-X, r24
    3e9a:	12 96       	adiw	r26, 0x02	; 2
    3e9c:	8b e9       	ldi	r24, 0x9B	; 155
    3e9e:	9e e1       	ldi	r25, 0x1E	; 30
    3ea0:	8d 93       	st	X+, r24
    3ea2:	9c 93       	st	X, r25
    3ea4:	cf 01       	movw	r24, r30
    3ea6:	08 95       	ret

00003ea8 <FUNCintinvstr>:
// intinvstr
uint8_t FUNCintinvstr(int32_t num, char* res, uint8_t n_digit)
{
    3ea8:	8f 92       	push	r8
    3eaa:	9f 92       	push	r9
    3eac:	af 92       	push	r10
    3eae:	bf 92       	push	r11
    3eb0:	ef 92       	push	r14
    3eb2:	ff 92       	push	r15
    3eb4:	0f 93       	push	r16
    3eb6:	1f 93       	push	r17
    3eb8:	cf 93       	push	r28
    3eba:	df 93       	push	r29
    3ebc:	8a 01       	movw	r16, r20
    3ebe:	d2 2f       	mov	r29, r18
	uint8_t k = 0;
	for(res[k++] = (char)((num % 10) + '0'); (num /= 10) > 0 ; res[k++] = (char)((num % 10) + '0'));
    3ec0:	2a e0       	ldi	r18, 0x0A	; 10
    3ec2:	30 e0       	ldi	r19, 0x00	; 0
    3ec4:	40 e0       	ldi	r20, 0x00	; 0
    3ec6:	50 e0       	ldi	r21, 0x00	; 0
    3ec8:	0e 94 b3 3b 	call	0x7766	; 0x7766 <__divmodsi4>
    3ecc:	60 5d       	subi	r22, 0xD0	; 208
    3ece:	f8 01       	movw	r30, r16
    3ed0:	60 83       	st	Z, r22
    3ed2:	62 2f       	mov	r22, r18
    3ed4:	73 2f       	mov	r23, r19
    3ed6:	84 2f       	mov	r24, r20
    3ed8:	95 2f       	mov	r25, r21
    3eda:	16 16       	cp	r1, r22
    3edc:	17 06       	cpc	r1, r23
    3ede:	18 06       	cpc	r1, r24
    3ee0:	19 06       	cpc	r1, r25
    3ee2:	fc f4       	brge	.+62     	; 0x3f22 <FUNCintinvstr+0x7a>
    3ee4:	21 e0       	ldi	r18, 0x01	; 1
    3ee6:	0f 2e       	mov	r0, r31
    3ee8:	fa e0       	ldi	r31, 0x0A	; 10
    3eea:	8f 2e       	mov	r8, r31
    3eec:	91 2c       	mov	r9, r1
    3eee:	a1 2c       	mov	r10, r1
    3ef0:	b1 2c       	mov	r11, r1
    3ef2:	f0 2d       	mov	r31, r0
    3ef4:	c1 e0       	ldi	r28, 0x01	; 1
    3ef6:	c2 0f       	add	r28, r18
    3ef8:	78 01       	movw	r14, r16
    3efa:	e2 0e       	add	r14, r18
    3efc:	f1 1c       	adc	r15, r1
    3efe:	a5 01       	movw	r20, r10
    3f00:	94 01       	movw	r18, r8
    3f02:	0e 94 b3 3b 	call	0x7766	; 0x7766 <__divmodsi4>
    3f06:	60 5d       	subi	r22, 0xD0	; 208
    3f08:	f7 01       	movw	r30, r14
    3f0a:	60 83       	st	Z, r22
    3f0c:	62 2f       	mov	r22, r18
    3f0e:	73 2f       	mov	r23, r19
    3f10:	84 2f       	mov	r24, r20
    3f12:	95 2f       	mov	r25, r21
    3f14:	2c 2f       	mov	r18, r28
    3f16:	16 16       	cp	r1, r22
    3f18:	17 06       	cpc	r1, r23
    3f1a:	18 06       	cpc	r1, r24
    3f1c:	19 06       	cpc	r1, r25
    3f1e:	54 f3       	brlt	.-44     	; 0x3ef4 <FUNCintinvstr+0x4c>
    3f20:	01 c0       	rjmp	.+2      	; 0x3f24 <FUNCintinvstr+0x7c>
    3f22:	c1 e0       	ldi	r28, 0x01	; 1
	for( ; k < n_digit ; res[k++] = '0');
    3f24:	cd 17       	cp	r28, r29
    3f26:	48 f4       	brcc	.+18     	; 0x3f3a <FUNCintinvstr+0x92>
    3f28:	80 e3       	ldi	r24, 0x30	; 48
    3f2a:	f8 01       	movw	r30, r16
    3f2c:	ec 0f       	add	r30, r28
    3f2e:	f1 1d       	adc	r31, r1
    3f30:	80 83       	st	Z, r24
    3f32:	cf 5f       	subi	r28, 0xFF	; 255
    3f34:	dc 13       	cpse	r29, r28
    3f36:	f9 cf       	rjmp	.-14     	; 0x3f2a <FUNCintinvstr+0x82>
    3f38:	01 c0       	rjmp	.+2      	; 0x3f3c <FUNCintinvstr+0x94>
    3f3a:	dc 2f       	mov	r29, r28
	res[k] = '\0';
    3f3c:	f8 01       	movw	r30, r16
    3f3e:	ed 0f       	add	r30, r29
    3f40:	f1 1d       	adc	r31, r1
    3f42:	10 82       	st	Z, r1
	return k;
}
    3f44:	8d 2f       	mov	r24, r29
    3f46:	df 91       	pop	r29
    3f48:	cf 91       	pop	r28
    3f4a:	1f 91       	pop	r17
    3f4c:	0f 91       	pop	r16
    3f4e:	ff 90       	pop	r15
    3f50:	ef 90       	pop	r14
    3f52:	bf 90       	pop	r11
    3f54:	af 90       	pop	r10
    3f56:	9f 90       	pop	r9
    3f58:	8f 90       	pop	r8
    3f5a:	08 95       	ret

00003f5c <FUNCftoa>:
// ftoa
char* FUNCftoa(double num, char* res, uint8_t afterpoint)
{
    3f5c:	8f 92       	push	r8
    3f5e:	9f 92       	push	r9
    3f60:	af 92       	push	r10
    3f62:	bf 92       	push	r11
    3f64:	cf 92       	push	r12
    3f66:	df 92       	push	r13
    3f68:	ef 92       	push	r14
    3f6a:	ff 92       	push	r15
    3f6c:	0f 93       	push	r16
    3f6e:	1f 93       	push	r17
    3f70:	cf 93       	push	r28
    3f72:	df 93       	push	r29
    3f74:	6b 01       	movw	r12, r22
    3f76:	7c 01       	movw	r14, r24
    3f78:	ea 01       	movw	r28, r20
    3f7a:	02 2f       	mov	r16, r18
	uint32_t ipart;
	double n, fpart;
	uint8_t k = 0;
	int8_t sign;
	if (num < 0){
    3f7c:	20 e0       	ldi	r18, 0x00	; 0
    3f7e:	30 e0       	ldi	r19, 0x00	; 0
    3f80:	a9 01       	movw	r20, r18
    3f82:	0e 94 44 38 	call	0x7088	; 0x7088 <__cmpsf2>
    3f86:	88 23       	and	r24, r24
    3f88:	0c f0       	brlt	.+2      	; 0x3f8c <FUNCftoa+0x30>
    3f8a:	66 c0       	rjmp	.+204    	; 0x4058 <FUNCftoa+0xfc>
		n = -num; sign = -1;
    3f8c:	f7 fa       	bst	r15, 7
    3f8e:	f0 94       	com	r15
    3f90:	f7 f8       	bld	r15, 7
    3f92:	f0 94       	com	r15
	}else{
		n = num; sign = 1;
	}
	ipart = (uint32_t) n; fpart = n - (double)ipart;
    3f94:	c7 01       	movw	r24, r14
    3f96:	b6 01       	movw	r22, r12
    3f98:	0e 94 b5 38 	call	0x716a	; 0x716a <__fixunssfsi>
    3f9c:	4b 01       	movw	r8, r22
    3f9e:	5c 01       	movw	r10, r24
    3fa0:	0e 94 e1 38 	call	0x71c2	; 0x71c2 <__floatunsisf>
    3fa4:	9b 01       	movw	r18, r22
    3fa6:	ac 01       	movw	r20, r24
    3fa8:	c7 01       	movw	r24, r14
    3faa:	b6 01       	movw	r22, r12
    3fac:	0e 94 df 37 	call	0x6fbe	; 0x6fbe <__subsf3>
    3fb0:	6b 01       	movw	r12, r22
    3fb2:	7c 01       	movw	r14, r24
	k = FUNCintinvstr((int)ipart, res, 1);
    3fb4:	b4 01       	movw	r22, r8
    3fb6:	99 0c       	add	r9, r9
    3fb8:	88 0b       	sbc	r24, r24
    3fba:	99 0b       	sbc	r25, r25
    3fbc:	21 e0       	ldi	r18, 0x01	; 1
    3fbe:	ae 01       	movw	r20, r28
    3fc0:	73 df       	rcall	.-282    	; 0x3ea8 <FUNCintinvstr>
	if (sign < 0) res[k++] = '-'; else res[k++] = ' ';
    3fc2:	11 e0       	ldi	r17, 0x01	; 1
    3fc4:	18 0f       	add	r17, r24
    3fc6:	fe 01       	movw	r30, r28
    3fc8:	e8 0f       	add	r30, r24
    3fca:	f1 1d       	adc	r31, r1
    3fcc:	8d e2       	ldi	r24, 0x2D	; 45
    3fce:	80 83       	st	Z, r24
	res[k] = '\0';
    3fd0:	5e 01       	movw	r10, r28
    3fd2:	a1 0e       	add	r10, r17
    3fd4:	b1 1c       	adc	r11, r1
    3fd6:	f5 01       	movw	r30, r10
    3fd8:	10 82       	st	Z, r1
	Reverse(res);
    3fda:	ce 01       	movw	r24, r28
    3fdc:	42 dc       	rcall	.-1916   	; 0x3862 <Reverse>
	if (afterpoint > 0 && afterpoint < (MAXafterpoint + 1)){ // it is only a 8 bit mcu
    3fde:	8f ef       	ldi	r24, 0xFF	; 255
    3fe0:	80 0f       	add	r24, r16
    3fe2:	86 30       	cpi	r24, 0x06	; 6
    3fe4:	08 f5       	brcc	.+66     	; 0x4028 <FUNCftoa+0xcc>
		res[k++] = '.';
    3fe6:	8e e2       	ldi	r24, 0x2E	; 46
    3fe8:	f5 01       	movw	r30, r10
    3fea:	80 83       	st	Z, r24
		FUNCintinvstr( (int32_t)(fpart * pow(10, afterpoint)), (res + k), afterpoint );
    3fec:	1f 5f       	subi	r17, 0xFF	; 255
    3fee:	5e 01       	movw	r10, r28
    3ff0:	a1 0e       	add	r10, r17
    3ff2:	b1 1c       	adc	r11, r1
    3ff4:	60 2f       	mov	r22, r16
    3ff6:	70 e0       	ldi	r23, 0x00	; 0
    3ff8:	80 e0       	ldi	r24, 0x00	; 0
    3ffa:	90 e0       	ldi	r25, 0x00	; 0
    3ffc:	0e 94 e1 38 	call	0x71c2	; 0x71c2 <__floatunsisf>
    4000:	9b 01       	movw	r18, r22
    4002:	ac 01       	movw	r20, r24
    4004:	60 e0       	ldi	r22, 0x00	; 0
    4006:	70 e0       	ldi	r23, 0x00	; 0
    4008:	80 e2       	ldi	r24, 0x20	; 32
    400a:	91 e4       	ldi	r25, 0x41	; 65
    400c:	0e 94 f6 39 	call	0x73ec	; 0x73ec <pow>
    4010:	a7 01       	movw	r20, r14
    4012:	96 01       	movw	r18, r12
    4014:	0e 94 93 39 	call	0x7326	; 0x7326 <__mulsf3>
    4018:	0e 94 b0 38 	call	0x7160	; 0x7160 <__fixsfsi>
    401c:	20 2f       	mov	r18, r16
    401e:	a5 01       	movw	r20, r10
		Reverse(res + k);
    4020:	43 df       	rcall	.-378    	; 0x3ea8 <FUNCintinvstr>
    4022:	c5 01       	movw	r24, r10
    4024:	1e dc       	rcall	.-1988   	; 0x3862 <Reverse>
    4026:	37 c0       	rjmp	.+110    	; 0x4096 <FUNCftoa+0x13a>
	}else{
		res[k++] = '.';
    4028:	8e e2       	ldi	r24, 0x2E	; 46
    402a:	f5 01       	movw	r30, r10
    402c:	80 83       	st	Z, r24
		FUNCintinvstr( (int32_t)(fpart * pow(10, DEFAULTafterpoint)), (res + k), DEFAULTafterpoint );
    402e:	1f 5f       	subi	r17, 0xFF	; 255
    4030:	ce 01       	movw	r24, r28
    4032:	81 0f       	add	r24, r17
    4034:	91 1d       	adc	r25, r1
    4036:	8c 01       	movw	r16, r24
    4038:	20 e0       	ldi	r18, 0x00	; 0
    403a:	30 e0       	ldi	r19, 0x00	; 0
    403c:	48 ec       	ldi	r20, 0xC8	; 200
    403e:	52 e4       	ldi	r21, 0x42	; 66
    4040:	c7 01       	movw	r24, r14
    4042:	b6 01       	movw	r22, r12
    4044:	0e 94 93 39 	call	0x7326	; 0x7326 <__mulsf3>
    4048:	0e 94 b0 38 	call	0x7160	; 0x7160 <__fixsfsi>
    404c:	22 e0       	ldi	r18, 0x02	; 2
    404e:	a8 01       	movw	r20, r16
		Reverse(res + k);
    4050:	2b df       	rcall	.-426    	; 0x3ea8 <FUNCintinvstr>
    4052:	c8 01       	movw	r24, r16
    4054:	06 dc       	rcall	.-2036   	; 0x3862 <Reverse>
	}
	return res;
    4056:	1f c0       	rjmp	.+62     	; 0x4096 <FUNCftoa+0x13a>
	if (num < 0){
		n = -num; sign = -1;
	}else{
		n = num; sign = 1;
	}
	ipart = (uint32_t) n; fpart = n - (double)ipart;
    4058:	c7 01       	movw	r24, r14
    405a:	b6 01       	movw	r22, r12
    405c:	0e 94 b5 38 	call	0x716a	; 0x716a <__fixunssfsi>
    4060:	4b 01       	movw	r8, r22
    4062:	5c 01       	movw	r10, r24
    4064:	0e 94 e1 38 	call	0x71c2	; 0x71c2 <__floatunsisf>
    4068:	9b 01       	movw	r18, r22
    406a:	ac 01       	movw	r20, r24
    406c:	c7 01       	movw	r24, r14
    406e:	b6 01       	movw	r22, r12
    4070:	0e 94 df 37 	call	0x6fbe	; 0x6fbe <__subsf3>
    4074:	6b 01       	movw	r12, r22
    4076:	7c 01       	movw	r14, r24
	k = FUNCintinvstr((int)ipart, res, 1);
    4078:	b4 01       	movw	r22, r8
    407a:	99 0c       	add	r9, r9
    407c:	88 0b       	sbc	r24, r24
    407e:	99 0b       	sbc	r25, r25
    4080:	21 e0       	ldi	r18, 0x01	; 1
    4082:	ae 01       	movw	r20, r28
    4084:	11 df       	rcall	.-478    	; 0x3ea8 <FUNCintinvstr>
	if (sign < 0) res[k++] = '-'; else res[k++] = ' ';
    4086:	11 e0       	ldi	r17, 0x01	; 1
    4088:	18 0f       	add	r17, r24
    408a:	fe 01       	movw	r30, r28
    408c:	e8 0f       	add	r30, r24
    408e:	f1 1d       	adc	r31, r1
    4090:	80 e2       	ldi	r24, 0x20	; 32
    4092:	80 83       	st	Z, r24
    4094:	9d cf       	rjmp	.-198    	; 0x3fd0 <FUNCftoa+0x74>
		res[k++] = '.';
		FUNCintinvstr( (int32_t)(fpart * pow(10, DEFAULTafterpoint)), (res + k), DEFAULTafterpoint );
		Reverse(res + k);
	}
	return res;
}
    4096:	ce 01       	movw	r24, r28
    4098:	df 91       	pop	r29
    409a:	cf 91       	pop	r28
    409c:	1f 91       	pop	r17
    409e:	0f 91       	pop	r16
    40a0:	ff 90       	pop	r15
    40a2:	ef 90       	pop	r14
    40a4:	df 90       	pop	r13
    40a6:	cf 90       	pop	r12
    40a8:	bf 90       	pop	r11
    40aa:	af 90       	pop	r10
    40ac:	9f 90       	pop	r9
    40ae:	8f 90       	pop	r8
    40b0:	08 95       	ret

000040b2 <KEYPAD_data>:
		}
	}
}
// read
keypadata KEYPAD_data(void)
{
    40b2:	cf 93       	push	r28
    40b4:	df 93       	push	r29
    40b6:	00 d0       	rcall	.+0      	; 0x40b8 <KEYPAD_data+0x6>
    40b8:	00 d0       	rcall	.+0      	; 0x40ba <KEYPAD_data+0x8>
    40ba:	1f 92       	push	r1
    40bc:	cd b7       	in	r28, 0x3d	; 61
    40be:	de b7       	in	r29, 0x3e	; 62
	return data;
    40c0:	85 e0       	ldi	r24, 0x05	; 5
    40c2:	e4 eb       	ldi	r30, 0xB4	; 180
    40c4:	fa e0       	ldi	r31, 0x0A	; 10
    40c6:	de 01       	movw	r26, r28
    40c8:	11 96       	adiw	r26, 0x01	; 1
    40ca:	01 90       	ld	r0, Z+
    40cc:	0d 92       	st	X+, r0
    40ce:	8a 95       	dec	r24
    40d0:	e1 f7       	brne	.-8      	; 0x40ca <KEYPAD_data+0x18>
    40d2:	29 81       	ldd	r18, Y+1	; 0x01
    40d4:	3a 81       	ldd	r19, Y+2	; 0x02
    40d6:	4b 81       	ldd	r20, Y+3	; 0x03
    40d8:	5c 81       	ldd	r21, Y+4	; 0x04
    40da:	6d 81       	ldd	r22, Y+5	; 0x05
}
    40dc:	70 e0       	ldi	r23, 0x00	; 0
    40de:	80 e0       	ldi	r24, 0x00	; 0
    40e0:	90 e0       	ldi	r25, 0x00	; 0
    40e2:	0f 90       	pop	r0
    40e4:	0f 90       	pop	r0
    40e6:	0f 90       	pop	r0
    40e8:	0f 90       	pop	r0
    40ea:	0f 90       	pop	r0
    40ec:	df 91       	pop	r29
    40ee:	cf 91       	pop	r28
    40f0:	08 95       	ret

000040f2 <KEYPAD_flush>:
// flush
void KEYPAD_flush(void)
{
	KEYPADSTRINGINDEX = 0;
    40f2:	10 92 8f 0a 	sts	0x0A8F, r1	; 0x800a8f <KEYPADSTRINGINDEX>
	data.character = ' ';
    40f6:	e4 eb       	ldi	r30, 0xB4	; 180
    40f8:	fa e0       	ldi	r31, 0x0A	; 10
    40fa:	80 e2       	ldi	r24, 0x20	; 32
    40fc:	80 83       	st	Z, r24
	data.print = endstr;
    40fe:	89 eb       	ldi	r24, 0xB9	; 185
    4100:	99 e0       	ldi	r25, 0x09	; 9
    4102:	92 83       	std	Z+2, r25	; 0x02
    4104:	81 83       	std	Z+1, r24	; 0x01
	data.string = endstr;
    4106:	94 83       	std	Z+4, r25	; 0x04
    4108:	83 83       	std	Z+3, r24	; 0x03
    410a:	08 95       	ret

0000410c <KEYPAD_getkey>:
	*keypad_PORT |= (1 << KEYPADLINE_1) | (1 << KEYPADLINE_2) | (1 << KEYPADLINE_3) | (1 << KEYPADLINE_4);
	// Going to use pull down method.
	return keypad;
}
char KEYPAD_getkey(void)
{
    410c:	cf 93       	push	r28
    410e:	df 93       	push	r29
    4110:	21 e0       	ldi	r18, 0x01	; 1
	uint8_t HL;
	char c = 0;
    4112:	80 e0       	ldi	r24, 0x00	; 0
				*keypad_PORT |= (1 << KEYPADLINE_1);
			break;
			case 1: // line 2 index 1
				*keypad_DDR |= (1 << KEYPADLINE_2);
				*keypad_PORT &= ~(1 << KEYPADLINE_2);
				keypad_dataf.line_2 = *keypad_PIN & ((1 << KEYPADDATA_1) | (1 << KEYPADDATA_2) | (1 << KEYPADDATA_3) | (1 << KEYPADDATA_4));
    4114:	a7 e8       	ldi	r26, 0x87	; 135
    4116:	ba e0       	ldi	r27, 0x0A	; 10
				HL = KEYPADhl(keypad_datai.line_2, keypad_dataf.line_2);
    4118:	eb e8       	ldi	r30, 0x8B	; 139
    411a:	fa e0       	ldi	r31, 0x0A	; 10
					if(HL == (1 << KEYPADDATA_2))
						c = keypadvalue[1][1];
					if(HL == (1 << KEYPADDATA_3))
						c = keypadvalue[1][2];
					if(HL == (1 << KEYPADDATA_4))
						c = keypadvalue[1][3];
    411c:	60 e0       	ldi	r22, 0x00	; 0
    411e:	71 e0       	ldi	r23, 0x01	; 1
    4120:	01 c0       	rjmp	.+2      	; 0x4124 <KEYPAD_getkey+0x18>
    4122:	2f 5f       	subi	r18, 0xFF	; 255
{
	uint8_t HL;
	char c = 0;
	uint8_t keypad_option;
	for(keypad_option = 0; keypad_option < KEYPADLINES; keypad_option++){
		switch (keypad_option)
    4124:	9f ef       	ldi	r25, 0xFF	; 255
    4126:	92 0f       	add	r25, r18
    4128:	91 30       	cpi	r25, 0x01	; 1
    412a:	09 f4       	brne	.+2      	; 0x412e <KEYPAD_getkey+0x22>
    412c:	4b c0       	rjmp	.+150    	; 0x41c4 <KEYPAD_getkey+0xb8>
    412e:	38 f0       	brcs	.+14     	; 0x413e <KEYPAD_getkey+0x32>
    4130:	92 30       	cpi	r25, 0x02	; 2
    4132:	09 f4       	brne	.+2      	; 0x4136 <KEYPAD_getkey+0x2a>
    4134:	8c c0       	rjmp	.+280    	; 0x424e <KEYPAD_getkey+0x142>
    4136:	93 30       	cpi	r25, 0x03	; 3
    4138:	09 f4       	brne	.+2      	; 0x413c <KEYPAD_getkey+0x30>
    413a:	ce c0       	rjmp	.+412    	; 0x42d8 <KEYPAD_getkey+0x1cc>
    413c:	0e c1       	rjmp	.+540    	; 0x435a <KEYPAD_getkey+0x24e>
		{
			case 0: // line 1 index 0
				*keypad_DDR |= (1 << KEYPADLINE_1);
    413e:	40 91 92 0a 	lds	r20, 0x0A92	; 0x800a92 <keypad_DDR>
    4142:	50 91 93 0a 	lds	r21, 0x0A93	; 0x800a93 <keypad_DDR+0x1>
    4146:	ea 01       	movw	r28, r20
    4148:	98 81       	ld	r25, Y
    414a:	90 68       	ori	r25, 0x80	; 128
    414c:	98 83       	st	Y, r25
				*keypad_PORT &= ~(1 << KEYPADLINE_1);
    414e:	40 91 84 0a 	lds	r20, 0x0A84	; 0x800a84 <keypad_PORT>
    4152:	50 91 85 0a 	lds	r21, 0x0A85	; 0x800a85 <keypad_PORT+0x1>
    4156:	ea 01       	movw	r28, r20
    4158:	98 81       	ld	r25, Y
    415a:	9f 77       	andi	r25, 0x7F	; 127
    415c:	98 83       	st	Y, r25
				keypad_dataf.line_1 = *keypad_PIN & ((1 << KEYPADDATA_1) | (1 << KEYPADDATA_2) | (1 << KEYPADDATA_3) | (1 << KEYPADDATA_4));
    415e:	40 91 90 0a 	lds	r20, 0x0A90	; 0x800a90 <keypad_PIN>
    4162:	50 91 91 0a 	lds	r21, 0x0A91	; 0x800a91 <keypad_PIN+0x1>
    4166:	ea 01       	movw	r28, r20
    4168:	38 81       	ld	r19, Y
    416a:	34 77       	andi	r19, 0x74	; 116
    416c:	3c 93       	st	X, r19
				HL = KEYPADhl(keypad_datai.line_1, keypad_dataf.line_1);
    416e:	90 81       	ld	r25, Z
uint8_t KEYPADhl(uint8_t xi, uint8_t xf)
{
	uint8_t i;
	// printf("KEYPADhl\n");
	i = xf ^ xi;
	i &= xi;
    4170:	43 2f       	mov	r20, r19
    4172:	49 27       	eor	r20, r25
    4174:	94 23       	and	r25, r20
			case 0: // line 1 index 0
				*keypad_DDR |= (1 << KEYPADLINE_1);
				*keypad_PORT &= ~(1 << KEYPADLINE_1);
				keypad_dataf.line_1 = *keypad_PIN & ((1 << KEYPADDATA_1) | (1 << KEYPADDATA_2) | (1 << KEYPADDATA_3) | (1 << KEYPADDATA_4));
				HL = KEYPADhl(keypad_datai.line_1, keypad_dataf.line_1);
				keypad_datai.line_1 = keypad_dataf.line_1;
    4176:	30 83       	st	Z, r19
				if(HL){
    4178:	99 23       	and	r25, r25
    417a:	99 f0       	breq	.+38     	; 0x41a2 <KEYPAD_getkey+0x96>
					// decode index line one column what ?
					if(HL == (1 << KEYPADDATA_1))
    417c:	94 30       	cpi	r25, 0x04	; 4
    417e:	19 f4       	brne	.+6      	; 0x4186 <KEYPAD_getkey+0x7a>
						c = keypadvalue[0][0];
    4180:	eb 01       	movw	r28, r22
    4182:	88 81       	ld	r24, Y
    4184:	0a c0       	rjmp	.+20     	; 0x419a <KEYPAD_getkey+0x8e>
					if(HL == (1 << KEYPADDATA_2))
    4186:	90 31       	cpi	r25, 0x10	; 16
    4188:	19 f4       	brne	.+6      	; 0x4190 <KEYPAD_getkey+0x84>
						c = keypadvalue[0][1];
    418a:	eb 01       	movw	r28, r22
    418c:	89 81       	ldd	r24, Y+1	; 0x01
    418e:	09 c0       	rjmp	.+18     	; 0x41a2 <KEYPAD_getkey+0x96>
					if(HL == (1 << KEYPADDATA_3))
    4190:	90 32       	cpi	r25, 0x20	; 32
    4192:	19 f4       	brne	.+6      	; 0x419a <KEYPAD_getkey+0x8e>
						c = keypadvalue[0][2];
    4194:	eb 01       	movw	r28, r22
    4196:	8a 81       	ldd	r24, Y+2	; 0x02
    4198:	04 c0       	rjmp	.+8      	; 0x41a2 <KEYPAD_getkey+0x96>
					if(HL == (1 << KEYPADDATA_4))
    419a:	90 34       	cpi	r25, 0x40	; 64
    419c:	11 f4       	brne	.+4      	; 0x41a2 <KEYPAD_getkey+0x96>
						c = keypadvalue[0][3];
    419e:	eb 01       	movw	r28, r22
    41a0:	8b 81       	ldd	r24, Y+3	; 0x03
				}
				*keypad_DDR &= ~(1 << KEYPADLINE_1);
    41a2:	40 91 92 0a 	lds	r20, 0x0A92	; 0x800a92 <keypad_DDR>
    41a6:	50 91 93 0a 	lds	r21, 0x0A93	; 0x800a93 <keypad_DDR+0x1>
    41aa:	ea 01       	movw	r28, r20
    41ac:	98 81       	ld	r25, Y
    41ae:	9f 77       	andi	r25, 0x7F	; 127
    41b0:	98 83       	st	Y, r25
				*keypad_PORT |= (1 << KEYPADLINE_1);
    41b2:	40 91 84 0a 	lds	r20, 0x0A84	; 0x800a84 <keypad_PORT>
    41b6:	50 91 85 0a 	lds	r21, 0x0A85	; 0x800a85 <keypad_PORT+0x1>
    41ba:	ea 01       	movw	r28, r20
    41bc:	98 81       	ld	r25, Y
    41be:	90 68       	ori	r25, 0x80	; 128
    41c0:	98 83       	st	Y, r25
			break;
    41c2:	af cf       	rjmp	.-162    	; 0x4122 <KEYPAD_getkey+0x16>
			case 1: // line 2 index 1
				*keypad_DDR |= (1 << KEYPADLINE_2);
    41c4:	40 91 92 0a 	lds	r20, 0x0A92	; 0x800a92 <keypad_DDR>
    41c8:	50 91 93 0a 	lds	r21, 0x0A93	; 0x800a93 <keypad_DDR+0x1>
    41cc:	ea 01       	movw	r28, r20
    41ce:	98 81       	ld	r25, Y
    41d0:	91 60       	ori	r25, 0x01	; 1
    41d2:	98 83       	st	Y, r25
				*keypad_PORT &= ~(1 << KEYPADLINE_2);
    41d4:	40 91 84 0a 	lds	r20, 0x0A84	; 0x800a84 <keypad_PORT>
    41d8:	50 91 85 0a 	lds	r21, 0x0A85	; 0x800a85 <keypad_PORT+0x1>
    41dc:	ea 01       	movw	r28, r20
    41de:	98 81       	ld	r25, Y
    41e0:	9e 7f       	andi	r25, 0xFE	; 254
    41e2:	98 83       	st	Y, r25
				keypad_dataf.line_2 = *keypad_PIN & ((1 << KEYPADDATA_1) | (1 << KEYPADDATA_2) | (1 << KEYPADDATA_3) | (1 << KEYPADDATA_4));
    41e4:	40 91 90 0a 	lds	r20, 0x0A90	; 0x800a90 <keypad_PIN>
    41e8:	50 91 91 0a 	lds	r21, 0x0A91	; 0x800a91 <keypad_PIN+0x1>
    41ec:	ea 01       	movw	r28, r20
    41ee:	38 81       	ld	r19, Y
    41f0:	34 77       	andi	r19, 0x74	; 116
    41f2:	11 96       	adiw	r26, 0x01	; 1
    41f4:	3c 93       	st	X, r19
    41f6:	11 97       	sbiw	r26, 0x01	; 1
				HL = KEYPADhl(keypad_datai.line_2, keypad_dataf.line_2);
    41f8:	91 81       	ldd	r25, Z+1	; 0x01
uint8_t KEYPADhl(uint8_t xi, uint8_t xf)
{
	uint8_t i;
	// printf("KEYPADhl\n");
	i = xf ^ xi;
	i &= xi;
    41fa:	43 2f       	mov	r20, r19
    41fc:	49 27       	eor	r20, r25
    41fe:	94 23       	and	r25, r20
			case 1: // line 2 index 1
				*keypad_DDR |= (1 << KEYPADLINE_2);
				*keypad_PORT &= ~(1 << KEYPADLINE_2);
				keypad_dataf.line_2 = *keypad_PIN & ((1 << KEYPADDATA_1) | (1 << KEYPADDATA_2) | (1 << KEYPADDATA_3) | (1 << KEYPADDATA_4));
				HL = KEYPADhl(keypad_datai.line_2, keypad_dataf.line_2);
				keypad_datai.line_2 = keypad_dataf.line_2;
    4200:	31 83       	std	Z+1, r19	; 0x01
				if(HL){
    4202:	99 23       	and	r25, r25
    4204:	99 f0       	breq	.+38     	; 0x422c <KEYPAD_getkey+0x120>
					// decode index line two column what ?
					if(HL == (1 << KEYPADDATA_1))
    4206:	94 30       	cpi	r25, 0x04	; 4
    4208:	19 f4       	brne	.+6      	; 0x4210 <KEYPAD_getkey+0x104>
						c = keypadvalue[1][0];
    420a:	eb 01       	movw	r28, r22
    420c:	8c 81       	ldd	r24, Y+4	; 0x04
    420e:	0a c0       	rjmp	.+20     	; 0x4224 <KEYPAD_getkey+0x118>
					if(HL == (1 << KEYPADDATA_2))
    4210:	90 31       	cpi	r25, 0x10	; 16
    4212:	19 f4       	brne	.+6      	; 0x421a <KEYPAD_getkey+0x10e>
						c = keypadvalue[1][1];
    4214:	eb 01       	movw	r28, r22
    4216:	8d 81       	ldd	r24, Y+5	; 0x05
    4218:	09 c0       	rjmp	.+18     	; 0x422c <KEYPAD_getkey+0x120>
					if(HL == (1 << KEYPADDATA_3))
    421a:	90 32       	cpi	r25, 0x20	; 32
    421c:	19 f4       	brne	.+6      	; 0x4224 <KEYPAD_getkey+0x118>
						c = keypadvalue[1][2];
    421e:	eb 01       	movw	r28, r22
    4220:	8e 81       	ldd	r24, Y+6	; 0x06
    4222:	04 c0       	rjmp	.+8      	; 0x422c <KEYPAD_getkey+0x120>
					if(HL == (1 << KEYPADDATA_4))
    4224:	90 34       	cpi	r25, 0x40	; 64
    4226:	11 f4       	brne	.+4      	; 0x422c <KEYPAD_getkey+0x120>
						c = keypadvalue[1][3];
    4228:	eb 01       	movw	r28, r22
    422a:	8f 81       	ldd	r24, Y+7	; 0x07
				}
				*keypad_DDR &= ~(1 << KEYPADLINE_2);
    422c:	40 91 92 0a 	lds	r20, 0x0A92	; 0x800a92 <keypad_DDR>
    4230:	50 91 93 0a 	lds	r21, 0x0A93	; 0x800a93 <keypad_DDR+0x1>
    4234:	ea 01       	movw	r28, r20
    4236:	98 81       	ld	r25, Y
    4238:	9e 7f       	andi	r25, 0xFE	; 254
    423a:	98 83       	st	Y, r25
				*keypad_PORT |= (1<<KEYPADLINE_2);
    423c:	40 91 84 0a 	lds	r20, 0x0A84	; 0x800a84 <keypad_PORT>
    4240:	50 91 85 0a 	lds	r21, 0x0A85	; 0x800a85 <keypad_PORT+0x1>
    4244:	ea 01       	movw	r28, r20
    4246:	98 81       	ld	r25, Y
    4248:	91 60       	ori	r25, 0x01	; 1
    424a:	98 83       	st	Y, r25
			break;
    424c:	6a cf       	rjmp	.-300    	; 0x4122 <KEYPAD_getkey+0x16>
			case 2: // line 3 index 2
				*keypad_DDR |= (1 << KEYPADLINE_3);
    424e:	40 91 92 0a 	lds	r20, 0x0A92	; 0x800a92 <keypad_DDR>
    4252:	50 91 93 0a 	lds	r21, 0x0A93	; 0x800a93 <keypad_DDR+0x1>
    4256:	ea 01       	movw	r28, r20
    4258:	98 81       	ld	r25, Y
    425a:	92 60       	ori	r25, 0x02	; 2
    425c:	98 83       	st	Y, r25
				*keypad_PORT &= ~(1 << KEYPADLINE_3);
    425e:	40 91 84 0a 	lds	r20, 0x0A84	; 0x800a84 <keypad_PORT>
    4262:	50 91 85 0a 	lds	r21, 0x0A85	; 0x800a85 <keypad_PORT+0x1>
    4266:	ea 01       	movw	r28, r20
    4268:	98 81       	ld	r25, Y
    426a:	9d 7f       	andi	r25, 0xFD	; 253
    426c:	98 83       	st	Y, r25
				keypad_dataf.line_3 = *keypad_PIN & ((1 << KEYPADDATA_1) | (1 << KEYPADDATA_2) | (1 << KEYPADDATA_3) | (1 << KEYPADDATA_4));
    426e:	40 91 90 0a 	lds	r20, 0x0A90	; 0x800a90 <keypad_PIN>
    4272:	50 91 91 0a 	lds	r21, 0x0A91	; 0x800a91 <keypad_PIN+0x1>
    4276:	ea 01       	movw	r28, r20
    4278:	38 81       	ld	r19, Y
    427a:	34 77       	andi	r19, 0x74	; 116
    427c:	12 96       	adiw	r26, 0x02	; 2
    427e:	3c 93       	st	X, r19
    4280:	12 97       	sbiw	r26, 0x02	; 2
				HL = KEYPADhl(keypad_datai.line_3, keypad_dataf.line_3);
    4282:	92 81       	ldd	r25, Z+2	; 0x02
uint8_t KEYPADhl(uint8_t xi, uint8_t xf)
{
	uint8_t i;
	// printf("KEYPADhl\n");
	i = xf ^ xi;
	i &= xi;
    4284:	43 2f       	mov	r20, r19
    4286:	49 27       	eor	r20, r25
    4288:	94 23       	and	r25, r20
			case 2: // line 3 index 2
				*keypad_DDR |= (1 << KEYPADLINE_3);
				*keypad_PORT &= ~(1 << KEYPADLINE_3);
				keypad_dataf.line_3 = *keypad_PIN & ((1 << KEYPADDATA_1) | (1 << KEYPADDATA_2) | (1 << KEYPADDATA_3) | (1 << KEYPADDATA_4));
				HL = KEYPADhl(keypad_datai.line_3, keypad_dataf.line_3);
				keypad_datai.line_3 = keypad_dataf.line_3;
    428a:	32 83       	std	Z+2, r19	; 0x02
				if(HL){
    428c:	99 23       	and	r25, r25
    428e:	99 f0       	breq	.+38     	; 0x42b6 <KEYPAD_getkey+0x1aa>
					// decode index line three column what ?
					if(HL == (1 << KEYPADDATA_1))
    4290:	94 30       	cpi	r25, 0x04	; 4
    4292:	19 f4       	brne	.+6      	; 0x429a <KEYPAD_getkey+0x18e>
						c = keypadvalue[2][0];
    4294:	eb 01       	movw	r28, r22
    4296:	88 85       	ldd	r24, Y+8	; 0x08
    4298:	0a c0       	rjmp	.+20     	; 0x42ae <KEYPAD_getkey+0x1a2>
					if(HL == (1 << KEYPADDATA_2))
    429a:	90 31       	cpi	r25, 0x10	; 16
    429c:	19 f4       	brne	.+6      	; 0x42a4 <KEYPAD_getkey+0x198>
						c = keypadvalue[2][1];
    429e:	eb 01       	movw	r28, r22
    42a0:	89 85       	ldd	r24, Y+9	; 0x09
    42a2:	09 c0       	rjmp	.+18     	; 0x42b6 <KEYPAD_getkey+0x1aa>
					if(HL == (1 << KEYPADDATA_3))
    42a4:	90 32       	cpi	r25, 0x20	; 32
    42a6:	19 f4       	brne	.+6      	; 0x42ae <KEYPAD_getkey+0x1a2>
						c = keypadvalue[2][2];
    42a8:	eb 01       	movw	r28, r22
    42aa:	8a 85       	ldd	r24, Y+10	; 0x0a
    42ac:	04 c0       	rjmp	.+8      	; 0x42b6 <KEYPAD_getkey+0x1aa>
					if(HL == (1 << KEYPADDATA_4))
    42ae:	90 34       	cpi	r25, 0x40	; 64
    42b0:	11 f4       	brne	.+4      	; 0x42b6 <KEYPAD_getkey+0x1aa>
						c = keypadvalue[2][3];
    42b2:	eb 01       	movw	r28, r22
    42b4:	8b 85       	ldd	r24, Y+11	; 0x0b
				}
				*keypad_DDR &= ~(1 << KEYPADLINE_3);
    42b6:	40 91 92 0a 	lds	r20, 0x0A92	; 0x800a92 <keypad_DDR>
    42ba:	50 91 93 0a 	lds	r21, 0x0A93	; 0x800a93 <keypad_DDR+0x1>
    42be:	ea 01       	movw	r28, r20
    42c0:	98 81       	ld	r25, Y
    42c2:	9d 7f       	andi	r25, 0xFD	; 253
    42c4:	98 83       	st	Y, r25
				*keypad_PORT |= (1 << KEYPADLINE_3);
    42c6:	40 91 84 0a 	lds	r20, 0x0A84	; 0x800a84 <keypad_PORT>
    42ca:	50 91 85 0a 	lds	r21, 0x0A85	; 0x800a85 <keypad_PORT+0x1>
    42ce:	ea 01       	movw	r28, r20
    42d0:	98 81       	ld	r25, Y
    42d2:	92 60       	ori	r25, 0x02	; 2
    42d4:	98 83       	st	Y, r25
			break;
    42d6:	25 cf       	rjmp	.-438    	; 0x4122 <KEYPAD_getkey+0x16>
			case 3: // line 4 index 3
				*keypad_DDR |= (1 << KEYPADLINE_4);
    42d8:	e0 91 92 0a 	lds	r30, 0x0A92	; 0x800a92 <keypad_DDR>
    42dc:	f0 91 93 0a 	lds	r31, 0x0A93	; 0x800a93 <keypad_DDR+0x1>
    42e0:	90 81       	ld	r25, Z
    42e2:	98 60       	ori	r25, 0x08	; 8
    42e4:	90 83       	st	Z, r25
				*keypad_PORT &= ~(1 << KEYPADLINE_4);
    42e6:	e0 91 84 0a 	lds	r30, 0x0A84	; 0x800a84 <keypad_PORT>
    42ea:	f0 91 85 0a 	lds	r31, 0x0A85	; 0x800a85 <keypad_PORT+0x1>
    42ee:	90 81       	ld	r25, Z
    42f0:	97 7f       	andi	r25, 0xF7	; 247
    42f2:	90 83       	st	Z, r25
				keypad_dataf.line_4 = *keypad_PIN & ((1 << KEYPADDATA_1) | (1 << KEYPADDATA_2) | (1 << KEYPADDATA_3) | (1 << KEYPADDATA_4));
    42f4:	e0 91 90 0a 	lds	r30, 0x0A90	; 0x800a90 <keypad_PIN>
    42f8:	f0 91 91 0a 	lds	r31, 0x0A91	; 0x800a91 <keypad_PIN+0x1>
    42fc:	20 81       	ld	r18, Z
    42fe:	24 77       	andi	r18, 0x74	; 116
    4300:	20 93 8a 0a 	sts	0x0A8A, r18	; 0x800a8a <keypad_dataf+0x3>
				HL = KEYPADhl(keypad_datai.line_4, keypad_dataf.line_4);
    4304:	eb e8       	ldi	r30, 0x8B	; 139
    4306:	fa e0       	ldi	r31, 0x0A	; 10
    4308:	93 81       	ldd	r25, Z+3	; 0x03
uint8_t KEYPADhl(uint8_t xi, uint8_t xf)
{
	uint8_t i;
	// printf("KEYPADhl\n");
	i = xf ^ xi;
	i &= xi;
    430a:	32 2f       	mov	r19, r18
    430c:	39 27       	eor	r19, r25
    430e:	93 23       	and	r25, r19
			case 3: // line 4 index 3
				*keypad_DDR |= (1 << KEYPADLINE_4);
				*keypad_PORT &= ~(1 << KEYPADLINE_4);
				keypad_dataf.line_4 = *keypad_PIN & ((1 << KEYPADDATA_1) | (1 << KEYPADDATA_2) | (1 << KEYPADDATA_3) | (1 << KEYPADDATA_4));
				HL = KEYPADhl(keypad_datai.line_4, keypad_dataf.line_4);
				keypad_datai.line_4 = keypad_dataf.line_4;
    4310:	23 83       	std	Z+3, r18	; 0x03
				if(HL){
    4312:	99 23       	and	r25, r25
    4314:	99 f0       	breq	.+38     	; 0x433c <KEYPAD_getkey+0x230>
					// decode index line four column what ?
					if(HL == (1 << KEYPADDATA_1))
    4316:	94 30       	cpi	r25, 0x04	; 4
    4318:	19 f4       	brne	.+6      	; 0x4320 <KEYPAD_getkey+0x214>
						c = keypadvalue[3][0];
    431a:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <__DATA_REGION_ORIGIN__+0xc>
    431e:	0a c0       	rjmp	.+20     	; 0x4334 <KEYPAD_getkey+0x228>
					if(HL == (1 << KEYPADDATA_2))
    4320:	90 31       	cpi	r25, 0x10	; 16
    4322:	19 f4       	brne	.+6      	; 0x432a <KEYPAD_getkey+0x21e>
						c = keypadvalue[3][1];
    4324:	80 91 0d 01 	lds	r24, 0x010D	; 0x80010d <__DATA_REGION_ORIGIN__+0xd>
    4328:	09 c0       	rjmp	.+18     	; 0x433c <KEYPAD_getkey+0x230>
					if(HL == (1 << KEYPADDATA_3))
    432a:	90 32       	cpi	r25, 0x20	; 32
    432c:	19 f4       	brne	.+6      	; 0x4334 <KEYPAD_getkey+0x228>
						c = keypadvalue[3][2];
    432e:	80 91 0e 01 	lds	r24, 0x010E	; 0x80010e <__DATA_REGION_ORIGIN__+0xe>
    4332:	04 c0       	rjmp	.+8      	; 0x433c <KEYPAD_getkey+0x230>
					if(HL == (1 << KEYPADDATA_4))
    4334:	90 34       	cpi	r25, 0x40	; 64
    4336:	11 f4       	brne	.+4      	; 0x433c <KEYPAD_getkey+0x230>
						c = keypadvalue[3][3];
    4338:	80 91 0f 01 	lds	r24, 0x010F	; 0x80010f <__DATA_REGION_ORIGIN__+0xf>
				}
				*keypad_DDR &= ~(1 << KEYPADLINE_4);
    433c:	e0 91 92 0a 	lds	r30, 0x0A92	; 0x800a92 <keypad_DDR>
    4340:	f0 91 93 0a 	lds	r31, 0x0A93	; 0x800a93 <keypad_DDR+0x1>
    4344:	90 81       	ld	r25, Z
    4346:	97 7f       	andi	r25, 0xF7	; 247
    4348:	90 83       	st	Z, r25
				*keypad_PORT |= (1 << KEYPADLINE_4);
    434a:	e0 91 84 0a 	lds	r30, 0x0A84	; 0x800a84 <keypad_PORT>
    434e:	f0 91 85 0a 	lds	r31, 0x0A85	; 0x800a85 <keypad_PORT+0x1>
    4352:	90 81       	ld	r25, Z
    4354:	98 60       	ori	r25, 0x08	; 8
    4356:	90 83       	st	Z, r25
    4358:	03 c0       	rjmp	.+6      	; 0x4360 <KEYPAD_getkey+0x254>
char KEYPAD_getkey(void)
{
	uint8_t HL;
	char c = 0;
	uint8_t keypad_option;
	for(keypad_option = 0; keypad_option < KEYPADLINES; keypad_option++){
    435a:	24 30       	cpi	r18, 0x04	; 4
    435c:	08 f4       	brcc	.+2      	; 0x4360 <KEYPAD_getkey+0x254>
    435e:	e1 ce       	rjmp	.-574    	; 0x4122 <KEYPAD_getkey+0x16>
			default:
			break;
		}
	}
	return c;
}
    4360:	df 91       	pop	r29
    4362:	cf 91       	pop	r28
    4364:	08 95       	ret

00004366 <KEYPAD_read>:
// read
void KEYPAD_read(void)
{
	char c;
	c = KEYPAD_getkey(); // returns null ('\0') all the time when no entry
    4366:	d2 de       	rcall	.-604    	; 0x410c <KEYPAD_getkey>
	if(c){
    4368:	88 23       	and	r24, r24
    436a:	09 f4       	brne	.+2      	; 0x436e <KEYPAD_read+0x8>
    436c:	45 c0       	rjmp	.+138    	; 0x43f8 <KEYPAD_read+0x92>
		data.character = c;
    436e:	80 93 b4 0a 	sts	0x0AB4, r24	; 0x800ab4 <data>
		if(c == KEYPADENTERKEY){
    4372:	84 34       	cpi	r24, 0x44	; 68
    4374:	99 f4       	brne	.+38     	; 0x439c <KEYPAD_read+0x36>
			KEYPAD_string[KEYPADSTRINGINDEX] = '\0';
    4376:	e0 91 8f 0a 	lds	r30, 0x0A8F	; 0x800a8f <KEYPADSTRINGINDEX>
    437a:	f0 e0       	ldi	r31, 0x00	; 0
    437c:	ec 56       	subi	r30, 0x6C	; 108
    437e:	f5 4f       	sbci	r31, 0xF5	; 245
    4380:	10 82       	st	Z, r1
			KEYPADSTRINGINDEX = 0;
    4382:	10 92 8f 0a 	sts	0x0A8F, r1	; 0x800a8f <KEYPADSTRINGINDEX>
			data.print = endstr;
    4386:	e4 eb       	ldi	r30, 0xB4	; 180
    4388:	fa e0       	ldi	r31, 0x0A	; 10
    438a:	89 eb       	ldi	r24, 0xB9	; 185
    438c:	99 e0       	ldi	r25, 0x09	; 9
    438e:	92 83       	std	Z+2, r25	; 0x02
    4390:	81 83       	std	Z+1, r24	; 0x01
			data.string = KEYPAD_string; // shift output
    4392:	84 e9       	ldi	r24, 0x94	; 148
    4394:	9a e0       	ldi	r25, 0x0A	; 10
    4396:	94 83       	std	Z+4, r25	; 0x04
    4398:	83 83       	std	Z+3, r24	; 0x03
    439a:	08 95       	ret
		}else{
			if(KEYPADSTRINGINDEX < KEYPADSTRINGSIZE){
    439c:	e0 91 8f 0a 	lds	r30, 0x0A8F	; 0x800a8f <KEYPADSTRINGINDEX>
    43a0:	e6 30       	cpi	r30, 0x06	; 6
    43a2:	b8 f4       	brcc	.+46     	; 0x43d2 <KEYPAD_read+0x6c>
				KEYPAD_string[KEYPADSTRINGINDEX] = c;
    43a4:	ae 2f       	mov	r26, r30
    43a6:	b0 e0       	ldi	r27, 0x00	; 0
    43a8:	ac 56       	subi	r26, 0x6C	; 108
    43aa:	b5 4f       	sbci	r27, 0xF5	; 245
    43ac:	8c 93       	st	X, r24
				KEYPADSTRINGINDEX++;
    43ae:	ef 5f       	subi	r30, 0xFF	; 255
    43b0:	e0 93 8f 0a 	sts	0x0A8F, r30	; 0x800a8f <KEYPADSTRINGINDEX>
				KEYPAD_string[KEYPADSTRINGINDEX] = '\0';
    43b4:	f0 e0       	ldi	r31, 0x00	; 0
    43b6:	ec 56       	subi	r30, 0x6C	; 108
    43b8:	f5 4f       	sbci	r31, 0xF5	; 245
    43ba:	10 82       	st	Z, r1
				data.print = KEYPAD_string;
    43bc:	e4 eb       	ldi	r30, 0xB4	; 180
    43be:	fa e0       	ldi	r31, 0x0A	; 10
    43c0:	84 e9       	ldi	r24, 0x94	; 148
    43c2:	9a e0       	ldi	r25, 0x0A	; 10
    43c4:	92 83       	std	Z+2, r25	; 0x02
    43c6:	81 83       	std	Z+1, r24	; 0x01
				data.string = endstr; // clear output
    43c8:	89 eb       	ldi	r24, 0xB9	; 185
    43ca:	99 e0       	ldi	r25, 0x09	; 9
    43cc:	94 83       	std	Z+4, r25	; 0x04
    43ce:	83 83       	std	Z+3, r24	; 0x03
    43d0:	08 95       	ret
			}else{
				KEYPADSTRINGINDEX = 0;
				KEYPAD_string[KEYPADSTRINGINDEX] = c;
    43d2:	e4 e9       	ldi	r30, 0x94	; 148
    43d4:	fa e0       	ldi	r31, 0x0A	; 10
    43d6:	80 83       	st	Z, r24
				KEYPADSTRINGINDEX++;
    43d8:	81 e0       	ldi	r24, 0x01	; 1
    43da:	80 93 8f 0a 	sts	0x0A8F, r24	; 0x800a8f <KEYPADSTRINGINDEX>
				KEYPAD_string[KEYPADSTRINGINDEX] = '\0';
    43de:	11 82       	std	Z+1, r1	; 0x01
				data.print = KEYPAD_string;
    43e0:	a4 eb       	ldi	r26, 0xB4	; 180
    43e2:	ba e0       	ldi	r27, 0x0A	; 10
    43e4:	12 96       	adiw	r26, 0x02	; 2
    43e6:	fc 93       	st	X, r31
    43e8:	ee 93       	st	-X, r30
    43ea:	11 97       	sbiw	r26, 0x01	; 1
				data.string = endstr; // clear output
    43ec:	89 eb       	ldi	r24, 0xB9	; 185
    43ee:	99 e0       	ldi	r25, 0x09	; 9
    43f0:	14 96       	adiw	r26, 0x04	; 4
    43f2:	9c 93       	st	X, r25
    43f4:	8e 93       	st	-X, r24
    43f6:	13 97       	sbiw	r26, 0x03	; 3
    43f8:	08 95       	ret

000043fa <KEYPADenable>:
// hl
uint8_t KEYPADhl(uint8_t xi, uint8_t xf);

/*** Procedure & Function ***/
KEYPAD KEYPADenable(volatile uint8_t *ddr, volatile uint8_t *pin, volatile uint8_t *port)
{
    43fa:	cf 93       	push	r28
    43fc:	df 93       	push	r29
    43fe:	cd b7       	in	r28, 0x3d	; 61
    4400:	de b7       	in	r29, 0x3e	; 62
    4402:	28 97       	sbiw	r28, 0x08	; 8
    4404:	0f b6       	in	r0, 0x3f	; 63
    4406:	f8 94       	cli
    4408:	de bf       	out	0x3e, r29	; 62
    440a:	0f be       	out	0x3f, r0	; 63
    440c:	cd bf       	out	0x3d, r28	; 61
	// LOCAL VARIABLE
	data.character = ' ';
    440e:	20 e2       	ldi	r18, 0x20	; 32
    4410:	20 93 b4 0a 	sts	0x0AB4, r18	; 0x800ab4 <data>
	// ALLOCAÇÂO MEMORIA PARA Estrutura
	KEYPAD keypad;
	// import parameters
	keypad_DDR = ddr;
    4414:	90 93 93 0a 	sts	0x0A93, r25	; 0x800a93 <keypad_DDR+0x1>
    4418:	80 93 92 0a 	sts	0x0A92, r24	; 0x800a92 <keypad_DDR>
	keypad_PIN = pin;
    441c:	70 93 91 0a 	sts	0x0A91, r23	; 0x800a91 <keypad_PIN+0x1>
    4420:	60 93 90 0a 	sts	0x0A90, r22	; 0x800a90 <keypad_PIN>
	keypad_PORT = port;
    4424:	50 93 85 0a 	sts	0x0A85, r21	; 0x800a85 <keypad_PORT+0x1>
    4428:	40 93 84 0a 	sts	0x0A84, r20	; 0x800a84 <keypad_PORT>
	// initialize variables
	*keypad_DDR = (1 << KEYPADLINE_1) | (1 << KEYPADLINE_2) | (1 << KEYPADLINE_3) | (1 << KEYPADLINE_4);
    442c:	2b e8       	ldi	r18, 0x8B	; 139
    442e:	fc 01       	movw	r30, r24
    4430:	20 83       	st	Z, r18
	*keypad_PORT = (1 << KEYPADDATA_1) | (1 << KEYPADDATA_2) | (1 << KEYPADDATA_3) | (1 << KEYPADDATA_4);
    4432:	e0 91 84 0a 	lds	r30, 0x0A84	; 0x800a84 <keypad_PORT>
    4436:	f0 91 85 0a 	lds	r31, 0x0A85	; 0x800a85 <keypad_PORT+0x1>
    443a:	84 e7       	ldi	r24, 0x74	; 116
    443c:	80 83       	st	Z, r24
	keypad_datai.line_1 = keypad_dataf.line_1 = (1 << KEYPADDATA_1) | (1 << KEYPADDATA_2) | (1 << KEYPADDATA_3) | (1 << KEYPADDATA_4);
    443e:	a7 e8       	ldi	r26, 0x87	; 135
    4440:	ba e0       	ldi	r27, 0x0A	; 10
    4442:	8c 93       	st	X, r24
    4444:	eb e8       	ldi	r30, 0x8B	; 139
    4446:	fa e0       	ldi	r31, 0x0A	; 10
    4448:	80 83       	st	Z, r24
	keypad_datai.line_2 = keypad_dataf.line_2 = (1 << KEYPADDATA_1) | (1 << KEYPADDATA_2) | (1 << KEYPADDATA_3) | (1 << KEYPADDATA_4);
    444a:	11 96       	adiw	r26, 0x01	; 1
    444c:	8c 93       	st	X, r24
    444e:	11 97       	sbiw	r26, 0x01	; 1
    4450:	81 83       	std	Z+1, r24	; 0x01
	keypad_datai.line_3 = keypad_dataf.line_3 = (1 << KEYPADDATA_1) | (1 << KEYPADDATA_2) | (1 << KEYPADDATA_3) | (1 << KEYPADDATA_4);
    4452:	12 96       	adiw	r26, 0x02	; 2
    4454:	8c 93       	st	X, r24
    4456:	12 97       	sbiw	r26, 0x02	; 2
    4458:	82 83       	std	Z+2, r24	; 0x02
	keypad_datai.line_4 = keypad_dataf.line_4 = (1 << KEYPADDATA_1) | (1 << KEYPADDATA_2) | (1 << KEYPADDATA_3) | (1 << KEYPADDATA_4);
    445a:	13 96       	adiw	r26, 0x03	; 3
    445c:	8c 93       	st	X, r24
    445e:	83 83       	std	Z+3, r24	; 0x03
	KEYPADSTRINGINDEX = 0;
    4460:	10 92 8f 0a 	sts	0x0A8F, r1	; 0x800a8f <KEYPADSTRINGINDEX>
	keypad.getkey = KEYPAD_getkey;
	keypad.read = KEYPAD_read;
	keypad.data = KEYPAD_data;
	keypad.flush = KEYPAD_flush;
	//
	*keypad_PORT |= (1 << KEYPADLINE_1) | (1 << KEYPADLINE_2) | (1 << KEYPADLINE_3) | (1 << KEYPADLINE_4);
    4464:	e0 91 84 0a 	lds	r30, 0x0A84	; 0x800a84 <keypad_PORT>
    4468:	f0 91 85 0a 	lds	r31, 0x0A85	; 0x800a85 <keypad_PORT+0x1>
    446c:	80 81       	ld	r24, Z
    446e:	8b 68       	ori	r24, 0x8B	; 139
    4470:	80 83       	st	Z, r24
	// Going to use pull down method.
	return keypad;
    4472:	26 e8       	ldi	r18, 0x86	; 134
    4474:	30 e2       	ldi	r19, 0x20	; 32
    4476:	3a 83       	std	Y+2, r19	; 0x02
    4478:	29 83       	std	Y+1, r18	; 0x01
    447a:	43 eb       	ldi	r20, 0xB3	; 179
    447c:	51 e2       	ldi	r21, 0x21	; 33
    447e:	5c 83       	std	Y+4, r21	; 0x04
    4480:	4b 83       	std	Y+3, r20	; 0x03
    4482:	69 e5       	ldi	r22, 0x59	; 89
    4484:	70 e2       	ldi	r23, 0x20	; 32
    4486:	7e 83       	std	Y+6, r23	; 0x06
    4488:	6d 83       	std	Y+5, r22	; 0x05
    448a:	89 e7       	ldi	r24, 0x79	; 121
    448c:	90 e2       	ldi	r25, 0x20	; 32
    448e:	98 87       	std	Y+8, r25	; 0x08
    4490:	8f 83       	std	Y+7, r24	; 0x07
    4492:	3a 81       	ldd	r19, Y+2	; 0x02
    4494:	5c 81       	ldd	r21, Y+4	; 0x04
    4496:	7e 81       	ldd	r23, Y+6	; 0x06
}
    4498:	98 85       	ldd	r25, Y+8	; 0x08
    449a:	28 96       	adiw	r28, 0x08	; 8
    449c:	0f b6       	in	r0, 0x3f	; 63
    449e:	f8 94       	cli
    44a0:	de bf       	out	0x3e, r29	; 62
    44a2:	0f be       	out	0x3f, r0	; 63
    44a4:	cd bf       	out	0x3d, r28	; 61
    44a6:	df 91       	pop	r29
    44a8:	cf 91       	pop	r28
    44aa:	08 95       	ret

000044ac <LCD0_strobe>:
		break;
	}
}
void LCD0_strobe(uint16_t num)
{
	*lcd0_PORT &= ~(1 << EN);
    44ac:	e0 91 a5 0a 	lds	r30, 0x0AA5	; 0x800aa5 <lcd0_PORT>
    44b0:	f0 91 a6 0a 	lds	r31, 0x0AA6	; 0x800aa6 <lcd0_PORT+0x1>
    44b4:	80 81       	ld	r24, Z
    44b6:	8b 7f       	andi	r24, 0xFB	; 251
    44b8:	80 83       	st	Z, r24
	LCD_ticks(num);
	*lcd0_PORT |= (1 << EN);
    44ba:	e0 91 a5 0a 	lds	r30, 0x0AA5	; 0x800aa5 <lcd0_PORT>
    44be:	f0 91 a6 0a 	lds	r31, 0x0AA6	; 0x800aa6 <lcd0_PORT+0x1>
    44c2:	80 81       	ld	r24, Z
    44c4:	84 60       	ori	r24, 0x04	; 4
    44c6:	80 83       	st	Z, r24
    44c8:	08 95       	ret

000044ca <LCD0_write>:
	// LCD0_write(0x03, INST);// return home
	// _delay_ms(1.53);
	LCD0_gotoxy(0,0);
}
void LCD0_write(char c, unsigned short D_I)
{
    44ca:	0f 93       	push	r16
    44cc:	1f 93       	push	r17
    44ce:	cf 93       	push	r28
    44d0:	c8 2f       	mov	r28, r24
    44d2:	8b 01       	movw	r16, r22
	*lcd0_PORT &= ~(1 << RW); // lcd as input
    44d4:	e0 91 a5 0a 	lds	r30, 0x0AA5	; 0x800aa5 <lcd0_PORT>
    44d8:	f0 91 a6 0a 	lds	r31, 0x0AA6	; 0x800aa6 <lcd0_PORT+0x1>
    44dc:	80 81       	ld	r24, Z
    44de:	8d 7f       	andi	r24, 0xFD	; 253
    44e0:	80 83       	st	Z, r24
	*lcd0_DDR |= (1 << DB4) | (1 << DB5) | (1 << DB6) | (1 << DB7); // mcu as output
    44e2:	e0 91 a2 0a 	lds	r30, 0x0AA2	; 0x800aa2 <lcd0_DDR>
    44e6:	f0 91 a3 0a 	lds	r31, 0x0AA3	; 0x800aa3 <lcd0_DDR+0x1>
    44ea:	80 81       	ld	r24, Z
    44ec:	80 6f       	ori	r24, 0xF0	; 240
    44ee:	80 83       	st	Z, r24
	
	if(D_I) *lcd0_PORT |= (1 << RS); else *lcd0_PORT &= ~(1 << RS);
    44f0:	67 2b       	or	r22, r23
    44f2:	41 f0       	breq	.+16     	; 0x4504 <LCD0_write+0x3a>
    44f4:	e0 91 a5 0a 	lds	r30, 0x0AA5	; 0x800aa5 <lcd0_PORT>
    44f8:	f0 91 a6 0a 	lds	r31, 0x0AA6	; 0x800aa6 <lcd0_PORT+0x1>
    44fc:	80 81       	ld	r24, Z
    44fe:	81 60       	ori	r24, 0x01	; 1
    4500:	80 83       	st	Z, r24
    4502:	07 c0       	rjmp	.+14     	; 0x4512 <LCD0_write+0x48>
    4504:	e0 91 a5 0a 	lds	r30, 0x0AA5	; 0x800aa5 <lcd0_PORT>
    4508:	f0 91 a6 0a 	lds	r31, 0x0AA6	; 0x800aa6 <lcd0_PORT+0x1>
    450c:	80 81       	ld	r24, Z
    450e:	8e 7f       	andi	r24, 0xFE	; 254
    4510:	80 83       	st	Z, r24
	LCD0_strobe(LCD_N_TICKS); LCD_ticks(BIT_N_TICKS);
    4512:	80 e0       	ldi	r24, 0x00	; 0
    4514:	90 e0       	ldi	r25, 0x00	; 0
    4516:	ca df       	rcall	.-108    	; 0x44ac <LCD0_strobe>
	
	if(c & 0x80) *lcd0_PORT |= 1 << DB7; else *lcd0_PORT &= ~(1 << DB7); LCD_ticks(BIT_N_TICKS);
    4518:	cc 23       	and	r28, r28
    451a:	44 f4       	brge	.+16     	; 0x452c <LCD0_write+0x62>
    451c:	e0 91 a5 0a 	lds	r30, 0x0AA5	; 0x800aa5 <lcd0_PORT>
    4520:	f0 91 a6 0a 	lds	r31, 0x0AA6	; 0x800aa6 <lcd0_PORT+0x1>
    4524:	80 81       	ld	r24, Z
    4526:	80 68       	ori	r24, 0x80	; 128
    4528:	80 83       	st	Z, r24
    452a:	07 c0       	rjmp	.+14     	; 0x453a <LCD0_write+0x70>
    452c:	e0 91 a5 0a 	lds	r30, 0x0AA5	; 0x800aa5 <lcd0_PORT>
    4530:	f0 91 a6 0a 	lds	r31, 0x0AA6	; 0x800aa6 <lcd0_PORT+0x1>
    4534:	80 81       	ld	r24, Z
    4536:	8f 77       	andi	r24, 0x7F	; 127
    4538:	80 83       	st	Z, r24
	if(c & 0x40) *lcd0_PORT |= 1 << DB6; else *lcd0_PORT &= ~(1 << DB6); LCD_ticks(BIT_N_TICKS);
    453a:	c6 ff       	sbrs	r28, 6
    453c:	08 c0       	rjmp	.+16     	; 0x454e <LCD0_write+0x84>
    453e:	e0 91 a5 0a 	lds	r30, 0x0AA5	; 0x800aa5 <lcd0_PORT>
    4542:	f0 91 a6 0a 	lds	r31, 0x0AA6	; 0x800aa6 <lcd0_PORT+0x1>
    4546:	80 81       	ld	r24, Z
    4548:	80 64       	ori	r24, 0x40	; 64
    454a:	80 83       	st	Z, r24
    454c:	07 c0       	rjmp	.+14     	; 0x455c <LCD0_write+0x92>
    454e:	e0 91 a5 0a 	lds	r30, 0x0AA5	; 0x800aa5 <lcd0_PORT>
    4552:	f0 91 a6 0a 	lds	r31, 0x0AA6	; 0x800aa6 <lcd0_PORT+0x1>
    4556:	80 81       	ld	r24, Z
    4558:	8f 7b       	andi	r24, 0xBF	; 191
    455a:	80 83       	st	Z, r24
	if(c & 0x20) *lcd0_PORT |= 1 << DB5; else *lcd0_PORT &= ~(1 << DB5); LCD_ticks(BIT_N_TICKS);
    455c:	c5 ff       	sbrs	r28, 5
    455e:	08 c0       	rjmp	.+16     	; 0x4570 <LCD0_write+0xa6>
    4560:	e0 91 a5 0a 	lds	r30, 0x0AA5	; 0x800aa5 <lcd0_PORT>
    4564:	f0 91 a6 0a 	lds	r31, 0x0AA6	; 0x800aa6 <lcd0_PORT+0x1>
    4568:	80 81       	ld	r24, Z
    456a:	80 62       	ori	r24, 0x20	; 32
    456c:	80 83       	st	Z, r24
    456e:	07 c0       	rjmp	.+14     	; 0x457e <LCD0_write+0xb4>
    4570:	e0 91 a5 0a 	lds	r30, 0x0AA5	; 0x800aa5 <lcd0_PORT>
    4574:	f0 91 a6 0a 	lds	r31, 0x0AA6	; 0x800aa6 <lcd0_PORT+0x1>
    4578:	80 81       	ld	r24, Z
    457a:	8f 7d       	andi	r24, 0xDF	; 223
    457c:	80 83       	st	Z, r24
	if(c & 0x10) *lcd0_PORT |= 1 << DB4; else *lcd0_PORT &= ~(1 << DB4); LCD_ticks(BIT_N_TICKS);
    457e:	c4 ff       	sbrs	r28, 4
    4580:	08 c0       	rjmp	.+16     	; 0x4592 <LCD0_write+0xc8>
    4582:	e0 91 a5 0a 	lds	r30, 0x0AA5	; 0x800aa5 <lcd0_PORT>
    4586:	f0 91 a6 0a 	lds	r31, 0x0AA6	; 0x800aa6 <lcd0_PORT+0x1>
    458a:	80 81       	ld	r24, Z
    458c:	80 61       	ori	r24, 0x10	; 16
    458e:	80 83       	st	Z, r24
    4590:	07 c0       	rjmp	.+14     	; 0x45a0 <LCD0_write+0xd6>
    4592:	e0 91 a5 0a 	lds	r30, 0x0AA5	; 0x800aa5 <lcd0_PORT>
    4596:	f0 91 a6 0a 	lds	r31, 0x0AA6	; 0x800aa6 <lcd0_PORT+0x1>
    459a:	80 81       	ld	r24, Z
    459c:	8f 7e       	andi	r24, 0xEF	; 239
    459e:	80 83       	st	Z, r24
	
	if(D_I) *lcd0_PORT |= (1 << RS); else *lcd0_PORT &= ~(1 << RS);
    45a0:	01 2b       	or	r16, r17
    45a2:	41 f0       	breq	.+16     	; 0x45b4 <LCD0_write+0xea>
    45a4:	e0 91 a5 0a 	lds	r30, 0x0AA5	; 0x800aa5 <lcd0_PORT>
    45a8:	f0 91 a6 0a 	lds	r31, 0x0AA6	; 0x800aa6 <lcd0_PORT+0x1>
    45ac:	80 81       	ld	r24, Z
    45ae:	81 60       	ori	r24, 0x01	; 1
    45b0:	80 83       	st	Z, r24
    45b2:	07 c0       	rjmp	.+14     	; 0x45c2 <LCD0_write+0xf8>
    45b4:	e0 91 a5 0a 	lds	r30, 0x0AA5	; 0x800aa5 <lcd0_PORT>
    45b8:	f0 91 a6 0a 	lds	r31, 0x0AA6	; 0x800aa6 <lcd0_PORT+0x1>
    45bc:	80 81       	ld	r24, Z
    45be:	8e 7f       	andi	r24, 0xFE	; 254
    45c0:	80 83       	st	Z, r24
	LCD0_strobe(LCD_N_TICKS); LCD_ticks(BIT_N_TICKS);
    45c2:	80 e0       	ldi	r24, 0x00	; 0
    45c4:	90 e0       	ldi	r25, 0x00	; 0
    45c6:	72 df       	rcall	.-284    	; 0x44ac <LCD0_strobe>
	
	if(c & 0x08) *lcd0_PORT |= 1 << DB7; else *lcd0_PORT &= ~(1 << DB7); LCD_ticks(BIT_N_TICKS);
    45c8:	c3 ff       	sbrs	r28, 3
    45ca:	08 c0       	rjmp	.+16     	; 0x45dc <LCD0_write+0x112>
    45cc:	e0 91 a5 0a 	lds	r30, 0x0AA5	; 0x800aa5 <lcd0_PORT>
    45d0:	f0 91 a6 0a 	lds	r31, 0x0AA6	; 0x800aa6 <lcd0_PORT+0x1>
    45d4:	80 81       	ld	r24, Z
    45d6:	80 68       	ori	r24, 0x80	; 128
    45d8:	80 83       	st	Z, r24
    45da:	07 c0       	rjmp	.+14     	; 0x45ea <LCD0_write+0x120>
    45dc:	e0 91 a5 0a 	lds	r30, 0x0AA5	; 0x800aa5 <lcd0_PORT>
    45e0:	f0 91 a6 0a 	lds	r31, 0x0AA6	; 0x800aa6 <lcd0_PORT+0x1>
    45e4:	80 81       	ld	r24, Z
    45e6:	8f 77       	andi	r24, 0x7F	; 127
    45e8:	80 83       	st	Z, r24
	if(c & 0x04) *lcd0_PORT |= 1 << DB6; else *lcd0_PORT &= ~(1 << DB6); LCD_ticks(BIT_N_TICKS);
    45ea:	c2 ff       	sbrs	r28, 2
    45ec:	08 c0       	rjmp	.+16     	; 0x45fe <LCD0_write+0x134>
    45ee:	e0 91 a5 0a 	lds	r30, 0x0AA5	; 0x800aa5 <lcd0_PORT>
    45f2:	f0 91 a6 0a 	lds	r31, 0x0AA6	; 0x800aa6 <lcd0_PORT+0x1>
    45f6:	80 81       	ld	r24, Z
    45f8:	80 64       	ori	r24, 0x40	; 64
    45fa:	80 83       	st	Z, r24
    45fc:	07 c0       	rjmp	.+14     	; 0x460c <LCD0_write+0x142>
    45fe:	e0 91 a5 0a 	lds	r30, 0x0AA5	; 0x800aa5 <lcd0_PORT>
    4602:	f0 91 a6 0a 	lds	r31, 0x0AA6	; 0x800aa6 <lcd0_PORT+0x1>
    4606:	80 81       	ld	r24, Z
    4608:	8f 7b       	andi	r24, 0xBF	; 191
    460a:	80 83       	st	Z, r24
	if(c & 0x02) *lcd0_PORT |= 1 << DB5; else *lcd0_PORT &= ~(1 << DB5); LCD_ticks(BIT_N_TICKS);
    460c:	c1 ff       	sbrs	r28, 1
    460e:	08 c0       	rjmp	.+16     	; 0x4620 <LCD0_write+0x156>
    4610:	e0 91 a5 0a 	lds	r30, 0x0AA5	; 0x800aa5 <lcd0_PORT>
    4614:	f0 91 a6 0a 	lds	r31, 0x0AA6	; 0x800aa6 <lcd0_PORT+0x1>
    4618:	80 81       	ld	r24, Z
    461a:	80 62       	ori	r24, 0x20	; 32
    461c:	80 83       	st	Z, r24
    461e:	07 c0       	rjmp	.+14     	; 0x462e <LCD0_write+0x164>
    4620:	e0 91 a5 0a 	lds	r30, 0x0AA5	; 0x800aa5 <lcd0_PORT>
    4624:	f0 91 a6 0a 	lds	r31, 0x0AA6	; 0x800aa6 <lcd0_PORT+0x1>
    4628:	80 81       	ld	r24, Z
    462a:	8f 7d       	andi	r24, 0xDF	; 223
    462c:	80 83       	st	Z, r24
	if(c & 0x01) *lcd0_PORT |= 1 << DB4; else *lcd0_PORT &= ~(1 << DB4); LCD_ticks(BIT_N_TICKS);
    462e:	c0 ff       	sbrs	r28, 0
    4630:	08 c0       	rjmp	.+16     	; 0x4642 <LCD0_write+0x178>
    4632:	e0 91 a5 0a 	lds	r30, 0x0AA5	; 0x800aa5 <lcd0_PORT>
    4636:	f0 91 a6 0a 	lds	r31, 0x0AA6	; 0x800aa6 <lcd0_PORT+0x1>
    463a:	80 81       	ld	r24, Z
    463c:	80 61       	ori	r24, 0x10	; 16
    463e:	80 83       	st	Z, r24
    4640:	07 c0       	rjmp	.+14     	; 0x4650 <LCD0_write+0x186>
    4642:	e0 91 a5 0a 	lds	r30, 0x0AA5	; 0x800aa5 <lcd0_PORT>
    4646:	f0 91 a6 0a 	lds	r31, 0x0AA6	; 0x800aa6 <lcd0_PORT+0x1>
    464a:	80 81       	ld	r24, Z
    464c:	8f 7e       	andi	r24, 0xEF	; 239
    464e:	80 83       	st	Z, r24
	
	*lcd0_PORT &= ~(1 << EN); LCD_ticks(LCD_N_TICKS);
    4650:	e0 91 a5 0a 	lds	r30, 0x0AA5	; 0x800aa5 <lcd0_PORT>
    4654:	f0 91 a6 0a 	lds	r31, 0x0AA6	; 0x800aa6 <lcd0_PORT+0x1>
    4658:	80 81       	ld	r24, Z
    465a:	8b 7f       	andi	r24, 0xFB	; 251
    465c:	80 83       	st	Z, r24
}
    465e:	cf 91       	pop	r28
    4660:	1f 91       	pop	r17
    4662:	0f 91       	pop	r16
    4664:	08 95       	ret

00004666 <LCD0_clear>:
		LCD0_putch(' ');
	}
}
void LCD0_clear(void)
{
	LCD0_write(0x01, INST);
    4666:	60 e0       	ldi	r22, 0x00	; 0
    4668:	70 e0       	ldi	r23, 0x00	; 0
    466a:	81 e0       	ldi	r24, 0x01	; 1
    466c:	2e df       	rcall	.-420    	; 0x44ca <LCD0_write>
    466e:	87 ee       	ldi	r24, 0xE7	; 231
    4670:	97 e1       	ldi	r25, 0x17	; 23
    4672:	01 97       	sbiw	r24, 0x01	; 1
    4674:	f1 f7       	brne	.-4      	; 0x4672 <LCD0_clear+0xc>
    4676:	00 c0       	rjmp	.+0      	; 0x4678 <LCD0_clear+0x12>
    4678:	00 00       	nop
    467a:	08 95       	ret

0000467c <LCD0_read>:
	if(c & 0x01) *lcd0_PORT |= 1 << DB4; else *lcd0_PORT &= ~(1 << DB4); LCD_ticks(BIT_N_TICKS);
	
	*lcd0_PORT &= ~(1 << EN); LCD_ticks(LCD_N_TICKS);
}
char LCD0_read(unsigned short D_I)
{
    467c:	0f 93       	push	r16
    467e:	1f 93       	push	r17
    4680:	cf 93       	push	r28
    4682:	8c 01       	movw	r16, r24
	char c = 0x00;
	*lcd0_DDR &= ~((1 << DB4) | (1 << DB5) | (1 << DB6) | (1 << DB7)); // mcu as input
    4684:	e0 91 a2 0a 	lds	r30, 0x0AA2	; 0x800aa2 <lcd0_DDR>
    4688:	f0 91 a3 0a 	lds	r31, 0x0AA3	; 0x800aa3 <lcd0_DDR+0x1>
    468c:	80 81       	ld	r24, Z
    468e:	8f 70       	andi	r24, 0x0F	; 15
    4690:	80 83       	st	Z, r24
	*lcd0_PORT |= (1 << DB4) | (1 << DB5) | (1 << DB6) | (1 << DB7); // pull up resistors
    4692:	e0 91 a5 0a 	lds	r30, 0x0AA5	; 0x800aa5 <lcd0_PORT>
    4696:	f0 91 a6 0a 	lds	r31, 0x0AA6	; 0x800aa6 <lcd0_PORT+0x1>
    469a:	80 81       	ld	r24, Z
    469c:	80 6f       	ori	r24, 0xF0	; 240
    469e:	80 83       	st	Z, r24
	*lcd0_PORT |= (1 << RW); // lcd as output
    46a0:	e0 91 a5 0a 	lds	r30, 0x0AA5	; 0x800aa5 <lcd0_PORT>
    46a4:	f0 91 a6 0a 	lds	r31, 0x0AA6	; 0x800aa6 <lcd0_PORT+0x1>
    46a8:	80 81       	ld	r24, Z
    46aa:	82 60       	ori	r24, 0x02	; 2
    46ac:	80 83       	st	Z, r24
	
	if(D_I) *lcd0_PORT |= (1 << RS); else *lcd0_PORT &= ~(1 << RS);
    46ae:	01 15       	cp	r16, r1
    46b0:	11 05       	cpc	r17, r1
    46b2:	41 f0       	breq	.+16     	; 0x46c4 <LCD0_read+0x48>
    46b4:	e0 91 a5 0a 	lds	r30, 0x0AA5	; 0x800aa5 <lcd0_PORT>
    46b8:	f0 91 a6 0a 	lds	r31, 0x0AA6	; 0x800aa6 <lcd0_PORT+0x1>
    46bc:	80 81       	ld	r24, Z
    46be:	81 60       	ori	r24, 0x01	; 1
    46c0:	80 83       	st	Z, r24
    46c2:	07 c0       	rjmp	.+14     	; 0x46d2 <LCD0_read+0x56>
    46c4:	e0 91 a5 0a 	lds	r30, 0x0AA5	; 0x800aa5 <lcd0_PORT>
    46c8:	f0 91 a6 0a 	lds	r31, 0x0AA6	; 0x800aa6 <lcd0_PORT+0x1>
    46cc:	80 81       	ld	r24, Z
    46ce:	8e 7f       	andi	r24, 0xFE	; 254
    46d0:	80 83       	st	Z, r24
	LCD0_strobe(LCD_N_TICKS); LCD_ticks(BIT_N_TICKS);
    46d2:	80 e0       	ldi	r24, 0x00	; 0
    46d4:	90 e0       	ldi	r25, 0x00	; 0
    46d6:	ea de       	rcall	.-556    	; 0x44ac <LCD0_strobe>
	
	if(*lcd0_PIN & (1 << DB7)) c |= 1 << 7; else c &= ~(1 << 7); LCD_ticks(BIT_N_TICKS);
    46d8:	e0 91 9b 0a 	lds	r30, 0x0A9B	; 0x800a9b <lcd0_PIN>
    46dc:	f0 91 9c 0a 	lds	r31, 0x0A9C	; 0x800a9c <lcd0_PIN+0x1>
    46e0:	80 81       	ld	r24, Z
    46e2:	88 23       	and	r24, r24
    46e4:	14 f0       	brlt	.+4      	; 0x46ea <LCD0_read+0x6e>
    46e6:	c0 e0       	ldi	r28, 0x00	; 0
    46e8:	01 c0       	rjmp	.+2      	; 0x46ec <LCD0_read+0x70>
    46ea:	c0 e8       	ldi	r28, 0x80	; 128
	if(*lcd0_PIN & (1 << DB6)) c |= 1 << 6; else c &= ~(1 << 6); LCD_ticks(BIT_N_TICKS);
    46ec:	80 81       	ld	r24, Z
    46ee:	86 ff       	sbrs	r24, 6
    46f0:	02 c0       	rjmp	.+4      	; 0x46f6 <LCD0_read+0x7a>
    46f2:	c0 64       	ori	r28, 0x40	; 64
    46f4:	01 c0       	rjmp	.+2      	; 0x46f8 <LCD0_read+0x7c>
    46f6:	cf 7b       	andi	r28, 0xBF	; 191
	if(*lcd0_PIN & (1 << DB5)) c |= 1 << 5; else c &= ~(1 << 5); LCD_ticks(BIT_N_TICKS);
    46f8:	80 81       	ld	r24, Z
    46fa:	85 ff       	sbrs	r24, 5
    46fc:	02 c0       	rjmp	.+4      	; 0x4702 <LCD0_read+0x86>
    46fe:	c0 62       	ori	r28, 0x20	; 32
    4700:	01 c0       	rjmp	.+2      	; 0x4704 <LCD0_read+0x88>
    4702:	cf 7d       	andi	r28, 0xDF	; 223
	if(*lcd0_PIN & (1 << DB4)) c |= 1 << 4; else c &= ~(1 << 4); LCD_ticks(BIT_N_TICKS);
    4704:	80 81       	ld	r24, Z
    4706:	84 ff       	sbrs	r24, 4
    4708:	02 c0       	rjmp	.+4      	; 0x470e <LCD0_read+0x92>
    470a:	c0 61       	ori	r28, 0x10	; 16
    470c:	01 c0       	rjmp	.+2      	; 0x4710 <LCD0_read+0x94>
    470e:	cf 7e       	andi	r28, 0xEF	; 239
	
	if(D_I) *lcd0_PORT |= (1 << RS); else *lcd0_PORT &= ~(1 << RS);
    4710:	01 2b       	or	r16, r17
    4712:	41 f0       	breq	.+16     	; 0x4724 <LCD0_read+0xa8>
    4714:	e0 91 a5 0a 	lds	r30, 0x0AA5	; 0x800aa5 <lcd0_PORT>
    4718:	f0 91 a6 0a 	lds	r31, 0x0AA6	; 0x800aa6 <lcd0_PORT+0x1>
    471c:	80 81       	ld	r24, Z
    471e:	81 60       	ori	r24, 0x01	; 1
    4720:	80 83       	st	Z, r24
    4722:	07 c0       	rjmp	.+14     	; 0x4732 <LCD0_read+0xb6>
    4724:	e0 91 a5 0a 	lds	r30, 0x0AA5	; 0x800aa5 <lcd0_PORT>
    4728:	f0 91 a6 0a 	lds	r31, 0x0AA6	; 0x800aa6 <lcd0_PORT+0x1>
    472c:	80 81       	ld	r24, Z
    472e:	8e 7f       	andi	r24, 0xFE	; 254
    4730:	80 83       	st	Z, r24
	LCD0_strobe(LCD_N_TICKS); LCD_ticks(BIT_N_TICKS);
    4732:	80 e0       	ldi	r24, 0x00	; 0
    4734:	90 e0       	ldi	r25, 0x00	; 0
    4736:	ba de       	rcall	.-652    	; 0x44ac <LCD0_strobe>
	
	if(*lcd0_PIN & (1 << DB7)) c |= 1 << 3; else c &= ~(1 << 3); LCD_ticks(BIT_N_TICKS);
    4738:	e0 91 9b 0a 	lds	r30, 0x0A9B	; 0x800a9b <lcd0_PIN>
    473c:	f0 91 9c 0a 	lds	r31, 0x0A9C	; 0x800a9c <lcd0_PIN+0x1>
    4740:	80 81       	ld	r24, Z
    4742:	88 23       	and	r24, r24
    4744:	1c f4       	brge	.+6      	; 0x474c <LCD0_read+0xd0>
    4746:	8c 2f       	mov	r24, r28
    4748:	88 60       	ori	r24, 0x08	; 8
    474a:	02 c0       	rjmp	.+4      	; 0x4750 <LCD0_read+0xd4>
    474c:	8c 2f       	mov	r24, r28
    474e:	87 7f       	andi	r24, 0xF7	; 247
	if(*lcd0_PIN & (1 << DB6)) c |= 1 << 2; else c &= ~(1 << 2); LCD_ticks(BIT_N_TICKS);
    4750:	90 81       	ld	r25, Z
    4752:	96 ff       	sbrs	r25, 6
    4754:	02 c0       	rjmp	.+4      	; 0x475a <LCD0_read+0xde>
    4756:	84 60       	ori	r24, 0x04	; 4
    4758:	01 c0       	rjmp	.+2      	; 0x475c <LCD0_read+0xe0>
    475a:	8b 7f       	andi	r24, 0xFB	; 251
	if(*lcd0_PIN & (1 << DB5)) c |= 1 << 1; else c &= ~(1 << 1); LCD_ticks(BIT_N_TICKS);
    475c:	90 81       	ld	r25, Z
    475e:	95 ff       	sbrs	r25, 5
    4760:	02 c0       	rjmp	.+4      	; 0x4766 <LCD0_read+0xea>
    4762:	82 60       	ori	r24, 0x02	; 2
    4764:	01 c0       	rjmp	.+2      	; 0x4768 <LCD0_read+0xec>
    4766:	8d 7f       	andi	r24, 0xFD	; 253
	if(*lcd0_PIN & (1 << DB4)) c |= 1 << 0; else c &= ~(1 << 0); LCD_ticks(BIT_N_TICKS);
    4768:	90 81       	ld	r25, Z
    476a:	94 ff       	sbrs	r25, 4
    476c:	02 c0       	rjmp	.+4      	; 0x4772 <LCD0_read+0xf6>
    476e:	81 60       	ori	r24, 0x01	; 1
    4770:	01 c0       	rjmp	.+2      	; 0x4774 <LCD0_read+0xf8>
    4772:	8e 7f       	andi	r24, 0xFE	; 254
	
	*lcd0_PORT &= ~(1 << EN); LCD_ticks(LCD_N_TICKS);
    4774:	e0 91 a5 0a 	lds	r30, 0x0AA5	; 0x800aa5 <lcd0_PORT>
    4778:	f0 91 a6 0a 	lds	r31, 0x0AA6	; 0x800aa6 <lcd0_PORT+0x1>
    477c:	90 81       	ld	r25, Z
    477e:	9b 7f       	andi	r25, 0xFB	; 251
    4780:	90 83       	st	Z, r25
	
	return c;
}
    4782:	cf 91       	pop	r28
    4784:	1f 91       	pop	r17
    4786:	0f 91       	pop	r16
    4788:	08 95       	ret

0000478a <LCD0_BF>:
// it has to read at minimum one equal and exit immediately if not equal, weird property.
{
	uint8_t i;
	char inst = 0x80;
	for(i=0; 0x80 & inst; i++){
		inst = LCD0_read(INST);
    478a:	80 e0       	ldi	r24, 0x00	; 0
    478c:	90 e0       	ldi	r25, 0x00	; 0
    478e:	76 df       	rcall	.-276    	; 0x467c <LCD0_read>
void LCD0_BF(void)
// it has to read at minimum one equal and exit immediately if not equal, weird property.
{
	uint8_t i;
	char inst = 0x80;
	for(i=0; 0x80 & inst; i++){
    4790:	88 23       	and	r24, r24
    4792:	44 f4       	brge	.+16     	; 0x47a4 <LCD0_BF+0x1a>
		inst = LCD0_read(INST);
    4794:	80 e0       	ldi	r24, 0x00	; 0
    4796:	90 e0       	ldi	r25, 0x00	; 0
    4798:	71 df       	rcall	.-286    	; 0x467c <LCD0_read>
void LCD0_BF(void)
// it has to read at minimum one equal and exit immediately if not equal, weird property.
{
	uint8_t i;
	char inst = 0x80;
	for(i=0; 0x80 & inst; i++){
    479a:	88 23       	and	r24, r24
    479c:	1c f4       	brge	.+6      	; 0x47a4 <LCD0_BF+0x1a>
		inst = LCD0_read(INST);
    479e:	80 e0       	ldi	r24, 0x00	; 0
    47a0:	90 e0       	ldi	r25, 0x00	; 0
    47a2:	6c cf       	rjmp	.-296    	; 0x467c <LCD0_read>
    47a4:	08 95       	ret

000047a6 <LCD0_putch>:
	LCD0_BF();
	return c;
}
void LCD0_putch(char c)
{
	LCD0_write(c, DATA);
    47a6:	61 e0       	ldi	r22, 0x01	; 1
    47a8:	70 e0       	ldi	r23, 0x00	; 0
    47aa:	8f de       	rcall	.-738    	; 0x44ca <LCD0_write>
	LCD0_BF();
    47ac:	ee cf       	rjmp	.-36     	; 0x478a <LCD0_BF>
    47ae:	08 95       	ret

000047b0 <LCD0_string>:
    47b0:	cf 93       	push	r28
}
void LCD0_string(const char* s)
{
    47b2:	df 93       	push	r29
    47b4:	ec 01       	movw	r28, r24
	char tmp;
	while(*s){
    47b6:	88 81       	ld	r24, Y
    47b8:	88 23       	and	r24, r24
    47ba:	29 f0       	breq	.+10     	; 0x47c6 <LCD0_string+0x16>
    47bc:	21 96       	adiw	r28, 0x01	; 1
		tmp = *(s++);
		LCD0_putch(tmp);
    47be:	f3 df       	rcall	.-26     	; 0x47a6 <LCD0_putch>
	LCD0_BF();
}
void LCD0_string(const char* s)
{
	char tmp;
	while(*s){
    47c0:	89 91       	ld	r24, Y+
    47c2:	81 11       	cpse	r24, r1
    47c4:	fc cf       	rjmp	.-8      	; 0x47be <LCD0_string+0xe>
		tmp = *(s++);
		LCD0_putch(tmp);
	}
}
    47c6:	df 91       	pop	r29
    47c8:	cf 91       	pop	r28
    47ca:	08 95       	ret

000047cc <LCD0_string_size>:
void LCD0_string_size(const char* s, uint8_t size)
{
    47cc:	0f 93       	push	r16
    47ce:	1f 93       	push	r17
    47d0:	cf 93       	push	r28
    47d2:	df 93       	push	r29
    47d4:	fc 01       	movw	r30, r24
    47d6:	d6 2f       	mov	r29, r22
	char tmp;
	uint8_t pos = 0;
	while(*s){
    47d8:	80 81       	ld	r24, Z
    47da:	88 23       	and	r24, r24
    47dc:	51 f0       	breq	.+20     	; 0x47f2 <LCD0_string_size+0x26>
		tmp=*(s++);
    47de:	8f 01       	movw	r16, r30
    47e0:	0f 5f       	subi	r16, 0xFF	; 255
    47e2:	1f 4f       	sbci	r17, 0xFF	; 255
		pos++;
		if(pos > size) // 1 TO SIZE+1
    47e4:	61 11       	cpse	r22, r1
    47e6:	09 c0       	rjmp	.+18     	; 0x47fa <LCD0_string_size+0x2e>
    47e8:	15 c0       	rjmp	.+42     	; 0x4814 <LCD0_string_size+0x48>
{
	char tmp;
	uint8_t pos = 0;
	while(*s){
		tmp=*(s++);
		pos++;
    47ea:	cf 5f       	subi	r28, 0xFF	; 255
		if(pos > size) // 1 TO SIZE+1
    47ec:	dc 17       	cp	r29, r28
    47ee:	30 f4       	brcc	.+12     	; 0x47fc <LCD0_string_size+0x30>
    47f0:	01 c0       	rjmp	.+2      	; 0x47f4 <LCD0_string_size+0x28>
	}
}
void LCD0_string_size(const char* s, uint8_t size)
{
	char tmp;
	uint8_t pos = 0;
    47f2:	c0 e0       	ldi	r28, 0x00	; 0
		pos++;
		if(pos > size) // 1 TO SIZE+1
			break;
		LCD0_putch(tmp);
	}
	while(pos<size){ // TO SIZE
    47f4:	cd 17       	cp	r28, r29
    47f6:	48 f0       	brcs	.+18     	; 0x480a <LCD0_string_size+0x3e>
    47f8:	0d c0       	rjmp	.+26     	; 0x4814 <LCD0_string_size+0x48>
	char tmp;
	uint8_t pos = 0;
	while(*s){
		tmp=*(s++);
		pos++;
		if(pos > size) // 1 TO SIZE+1
    47fa:	c1 e0       	ldi	r28, 0x01	; 1
			break;
		LCD0_putch(tmp);
    47fc:	d4 df       	rcall	.-88     	; 0x47a6 <LCD0_putch>
}
void LCD0_string_size(const char* s, uint8_t size)
{
	char tmp;
	uint8_t pos = 0;
	while(*s){
    47fe:	f8 01       	movw	r30, r16
    4800:	81 91       	ld	r24, Z+
    4802:	8f 01       	movw	r16, r30
    4804:	81 11       	cpse	r24, r1
    4806:	f1 cf       	rjmp	.-30     	; 0x47ea <LCD0_string_size+0x1e>
    4808:	f5 cf       	rjmp	.-22     	; 0x47f4 <LCD0_string_size+0x28>
		if(pos > size) // 1 TO SIZE+1
			break;
		LCD0_putch(tmp);
	}
	while(pos<size){ // TO SIZE
		LCD0_putch(' ');
    480a:	80 e2       	ldi	r24, 0x20	; 32
    480c:	cc df       	rcall	.-104    	; 0x47a6 <LCD0_putch>
		pos++;
    480e:	cf 5f       	subi	r28, 0xFF	; 255
		pos++;
		if(pos > size) // 1 TO SIZE+1
			break;
		LCD0_putch(tmp);
	}
	while(pos<size){ // TO SIZE
    4810:	cd 17       	cp	r28, r29
    4812:	d8 f3       	brcs	.-10     	; 0x480a <LCD0_string_size+0x3e>
		LCD0_putch(' ');
		pos++;
	}
}
    4814:	df 91       	pop	r29
    4816:	cf 91       	pop	r28
    4818:	1f 91       	pop	r17
    481a:	0f 91       	pop	r16
    481c:	08 95       	ret

0000481e <LCD0_hspace>:
void LCD0_hspace(uint8_t n)
{
    481e:	cf 93       	push	r28
    4820:	c8 2f       	mov	r28, r24
	for(; n; n--){
    4822:	88 23       	and	r24, r24
    4824:	21 f0       	breq	.+8      	; 0x482e <LCD0_hspace+0x10>
		LCD0_putch(' ');
    4826:	80 e2       	ldi	r24, 0x20	; 32
    4828:	be df       	rcall	.-132    	; 0x47a6 <LCD0_putch>
		pos++;
	}
}
void LCD0_hspace(uint8_t n)
{
	for(; n; n--){
    482a:	c1 50       	subi	r28, 0x01	; 1
    482c:	e1 f7       	brne	.-8      	; 0x4826 <LCD0_hspace+0x8>
		LCD0_putch(' ');
	}
}
    482e:	cf 91       	pop	r28
    4830:	08 95       	ret

00004832 <LCD0_gotoxy>:
{
	LCD0_write(0x01, INST);
    _delay_ms(1.53);
}
void LCD0_gotoxy(unsigned int y, unsigned int x)
{
    4832:	26 2f       	mov	r18, r22
	switch(y){
    4834:	81 30       	cpi	r24, 0x01	; 1
    4836:	91 05       	cpc	r25, r1
    4838:	71 f0       	breq	.+28     	; 0x4856 <LCD0_gotoxy+0x24>
    483a:	30 f0       	brcs	.+12     	; 0x4848 <LCD0_gotoxy+0x16>
    483c:	82 30       	cpi	r24, 0x02	; 2
    483e:	91 05       	cpc	r25, r1
    4840:	89 f0       	breq	.+34     	; 0x4864 <LCD0_gotoxy+0x32>
    4842:	03 97       	sbiw	r24, 0x03	; 3
    4844:	b1 f0       	breq	.+44     	; 0x4872 <LCD0_gotoxy+0x40>
    4846:	08 95       	ret
		case 0:
			LCD0_write((0x80 + x), INST);
    4848:	60 e0       	ldi	r22, 0x00	; 0
    484a:	70 e0       	ldi	r23, 0x00	; 0
    484c:	80 e8       	ldi	r24, 0x80	; 128
    484e:	82 0f       	add	r24, r18
    4850:	3c de       	rcall	.-904    	; 0x44ca <LCD0_write>
			LCD0_BF();
    4852:	9b cf       	rjmp	.-202    	; 0x478a <LCD0_BF>
    4854:	08 95       	ret
		break;
    4856:	60 e0       	ldi	r22, 0x00	; 0
		case 1:
			LCD0_write((0xC0 + x), INST);
    4858:	70 e0       	ldi	r23, 0x00	; 0
    485a:	80 ec       	ldi	r24, 0xC0	; 192
    485c:	82 0f       	add	r24, r18
    485e:	35 de       	rcall	.-918    	; 0x44ca <LCD0_write>
			LCD0_BF();
    4860:	94 cf       	rjmp	.-216    	; 0x478a <LCD0_BF>
    4862:	08 95       	ret
		break;
    4864:	60 e0       	ldi	r22, 0x00	; 0
		case 2:
			LCD0_write((0x94 + x), INST); // 0x94
    4866:	70 e0       	ldi	r23, 0x00	; 0
    4868:	84 e9       	ldi	r24, 0x94	; 148
    486a:	82 0f       	add	r24, r18
    486c:	2e de       	rcall	.-932    	; 0x44ca <LCD0_write>
			LCD0_BF();
    486e:	8d cf       	rjmp	.-230    	; 0x478a <LCD0_BF>
		break;
		case 3:
			LCD0_write((0xD4 + x), INST); // 0xD4
    4870:	08 95       	ret
    4872:	60 e0       	ldi	r22, 0x00	; 0
    4874:	70 e0       	ldi	r23, 0x00	; 0
    4876:	84 ed       	ldi	r24, 0xD4	; 212
    4878:	82 0f       	add	r24, r18
    487a:	27 de       	rcall	.-946    	; 0x44ca <LCD0_write>
			LCD0_BF();
    487c:	86 cf       	rjmp	.-244    	; 0x478a <LCD0_BF>
    487e:	08 95       	ret

00004880 <LCD0_inic>:
    4880:	e0 91 a2 0a 	lds	r30, 0x0AA2	; 0x800aa2 <lcd0_DDR>
	return lcd0;
}
void LCD0_inic(void)
{
	// LCD INIC
	*lcd0_DDR = (1 << RS) | (1 << RW) | (1 << EN) | (0 << NC);
    4884:	f0 91 a3 0a 	lds	r31, 0x0AA3	; 0x800aa3 <lcd0_DDR+0x1>
    4888:	87 e0       	ldi	r24, 0x07	; 7
    488a:	80 83       	st	Z, r24
	*lcd0_PORT = (1 << NC);
    488c:	e0 91 a5 0a 	lds	r30, 0x0AA5	; 0x800aa5 <lcd0_PORT>
    4890:	f0 91 a6 0a 	lds	r31, 0x0AA6	; 0x800aa6 <lcd0_PORT+0x1>
    4894:	88 e0       	ldi	r24, 0x08	; 8
    4896:	80 83       	st	Z, r24
    4898:	2f ef       	ldi	r18, 0xFF	; 255
    489a:	83 ef       	ldi	r24, 0xF3	; 243
    489c:	91 e0       	ldi	r25, 0x01	; 1
    489e:	21 50       	subi	r18, 0x01	; 1
    48a0:	80 40       	sbci	r24, 0x00	; 0
    48a2:	90 40       	sbci	r25, 0x00	; 0
    48a4:	e1 f7       	brne	.-8      	; 0x489e <LCD0_inic+0x1e>
    48a6:	00 c0       	rjmp	.+0      	; 0x48a8 <LCD0_inic+0x28>
    48a8:	00 00       	nop
	// INICIALIZACAO LCD datasheet/
	_delay_ms(40); // using clock at 16Mhz
	LCD0_write(0x38, INST); // function set
    48aa:	60 e0       	ldi	r22, 0x00	; 0
    48ac:	70 e0       	ldi	r23, 0x00	; 0
    48ae:	88 e3       	ldi	r24, 0x38	; 56
    48b0:	0c de       	rcall	.-1000   	; 0x44ca <LCD0_write>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    48b2:	20 ed       	ldi	r18, 0xD0	; 208
    48b4:	2a 95       	dec	r18
    48b6:	f1 f7       	brne	.-4      	; 0x48b4 <LCD0_inic+0x34>
	_delay_us(39);
	LCD0_write(0x38, INST); // function set
    48b8:	60 e0       	ldi	r22, 0x00	; 0
    48ba:	70 e0       	ldi	r23, 0x00	; 0
    48bc:	88 e3       	ldi	r24, 0x38	; 56
    48be:	05 de       	rcall	.-1014   	; 0x44ca <LCD0_write>
    48c0:	80 ed       	ldi	r24, 0xD0	; 208
    48c2:	8a 95       	dec	r24
    48c4:	f1 f7       	brne	.-4      	; 0x48c2 <LCD0_inic+0x42>
	_delay_us(39);
	LCD0_write(0x38, INST); // function set
    48c6:	60 e0       	ldi	r22, 0x00	; 0
    48c8:	70 e0       	ldi	r23, 0x00	; 0
    48ca:	88 e3       	ldi	r24, 0x38	; 56
    48cc:	fe dd       	rcall	.-1028   	; 0x44ca <LCD0_write>
    48ce:	90 ed       	ldi	r25, 0xD0	; 208
    48d0:	9a 95       	dec	r25
    48d2:	f1 f7       	brne	.-4      	; 0x48d0 <LCD0_inic+0x50>
	_delay_us(39);
	LCD0_write(0x28, INST); // function set 2B
    48d4:	60 e0       	ldi	r22, 0x00	; 0
    48d6:	70 e0       	ldi	r23, 0x00	; 0
    48d8:	88 e2       	ldi	r24, 0x28	; 40
    48da:	f7 dd       	rcall	.-1042   	; 0x44ca <LCD0_write>
    48dc:	25 ec       	ldi	r18, 0xC5	; 197
    48de:	2a 95       	dec	r18
    48e0:	f1 f7       	brne	.-4      	; 0x48de <LCD0_inic+0x5e>
	_delay_us(37);
	LCD0_write(0x28, INST); // function set 2B
    48e2:	00 00       	nop
    48e4:	60 e0       	ldi	r22, 0x00	; 0
    48e6:	70 e0       	ldi	r23, 0x00	; 0
    48e8:	88 e2       	ldi	r24, 0x28	; 40
    48ea:	ef dd       	rcall	.-1058   	; 0x44ca <LCD0_write>
    48ec:	85 ec       	ldi	r24, 0xC5	; 197
    48ee:	8a 95       	dec	r24
    48f0:	f1 f7       	brne	.-4      	; 0x48ee <LCD0_inic+0x6e>
	_delay_us(37);
	/**************************************/
	// for(repeat = 2 ; repeat ; repeat--){
	// repeat twice in 4 bit length
	LCD0_write(0x28, INST); // function set 2B
    48f2:	00 00       	nop
    48f4:	60 e0       	ldi	r22, 0x00	; 0
    48f6:	70 e0       	ldi	r23, 0x00	; 0
    48f8:	88 e2       	ldi	r24, 0x28	; 40
	LCD0_BF();
    48fa:	e7 dd       	rcall	.-1074   	; 0x44ca <LCD0_write>
    48fc:	46 df       	rcall	.-372    	; 0x478a <LCD0_BF>
	LCD0_write(0x28, INST); // function set 2B
    48fe:	60 e0       	ldi	r22, 0x00	; 0
    4900:	70 e0       	ldi	r23, 0x00	; 0
    4902:	88 e2       	ldi	r24, 0x28	; 40
	LCD0_BF();
    4904:	e2 dd       	rcall	.-1084   	; 0x44ca <LCD0_write>

	LCD0_write(0x0C, INST);// display on/off control
    4906:	41 df       	rcall	.-382    	; 0x478a <LCD0_BF>
    4908:	60 e0       	ldi	r22, 0x00	; 0
    490a:	70 e0       	ldi	r23, 0x00	; 0
    490c:	8c e0       	ldi	r24, 0x0C	; 12
	LCD0_BF();
    490e:	dd dd       	rcall	.-1094   	; 0x44ca <LCD0_write>
	LCD0_write(0x0C, INST);// display on/off control
    4910:	3c df       	rcall	.-392    	; 0x478a <LCD0_BF>
    4912:	60 e0       	ldi	r22, 0x00	; 0
    4914:	70 e0       	ldi	r23, 0x00	; 0
	LCD0_BF();
    4916:	8c e0       	ldi	r24, 0x0C	; 12
    4918:	d8 dd       	rcall	.-1104   	; 0x44ca <LCD0_write>

	LCD0_write(0x01, INST);// clear display
    491a:	37 df       	rcall	.-402    	; 0x478a <LCD0_BF>
    491c:	60 e0       	ldi	r22, 0x00	; 0
    491e:	70 e0       	ldi	r23, 0x00	; 0
	LCD0_BF();
    4920:	81 e0       	ldi	r24, 0x01	; 1
	LCD0_write(0x01, INST);// clear display
    4922:	d3 dd       	rcall	.-1114   	; 0x44ca <LCD0_write>
    4924:	32 df       	rcall	.-412    	; 0x478a <LCD0_BF>
    4926:	60 e0       	ldi	r22, 0x00	; 0
    4928:	70 e0       	ldi	r23, 0x00	; 0
	LCD0_BF();
    492a:	81 e0       	ldi	r24, 0x01	; 1
    492c:	ce dd       	rcall	.-1124   	; 0x44ca <LCD0_write>

	LCD0_write(0x06, INST);// entry mode set (crazy settings)
    492e:	2d df       	rcall	.-422    	; 0x478a <LCD0_BF>
    4930:	60 e0       	ldi	r22, 0x00	; 0
    4932:	70 e0       	ldi	r23, 0x00	; 0
    4934:	86 e0       	ldi	r24, 0x06	; 6
    4936:	c9 dd       	rcall	.-1134   	; 0x44ca <LCD0_write>
	LCD0_BF();
    4938:	28 df       	rcall	.-432    	; 0x478a <LCD0_BF>
    493a:	60 e0       	ldi	r22, 0x00	; 0
	LCD0_write(0x06, INST);// entry mode set (crazy settings)
    493c:	70 e0       	ldi	r23, 0x00	; 0
    493e:	86 e0       	ldi	r24, 0x06	; 6
    4940:	c4 dd       	rcall	.-1144   	; 0x44ca <LCD0_write>
    4942:	23 df       	rcall	.-442    	; 0x478a <LCD0_BF>
    4944:	60 e0       	ldi	r22, 0x00	; 0
	LCD0_BF();
    4946:	70 e0       	ldi	r23, 0x00	; 0
    4948:	80 e0       	ldi	r24, 0x00	; 0
	// INICIALIZATION END
	// LCD0_write(0x1F, INST);// cursor or display shift
	// _delay_us(39);
	// LCD0_write(0x03, INST);// return home
	// _delay_ms(1.53);
	LCD0_gotoxy(0,0);
    494a:	90 e0       	ldi	r25, 0x00	; 0
    494c:	72 cf       	rjmp	.-284    	; 0x4832 <LCD0_gotoxy>
    494e:	08 95       	ret

00004950 <LCD0enable>:
    4950:	cf 93       	push	r28
    4952:	df 93       	push	r29
    4954:	ec 01       	movw	r28, r24
    4956:	70 93 a3 0a 	sts	0x0AA3, r23	; 0x800aa3 <lcd0_DDR+0x1>
{
	// LOCAL VARIABLES
	// ALLOCAÇÂO MEMORIA PARA Estrutura
	LCD0 lcd0;
	// import parameters
	lcd0_DDR = ddr;
    495a:	60 93 a2 0a 	sts	0x0AA2, r22	; 0x800aa2 <lcd0_DDR>
	lcd0_PIN = pin;
    495e:	50 93 9c 0a 	sts	0x0A9C, r21	; 0x800a9c <lcd0_PIN+0x1>
    4962:	40 93 9b 0a 	sts	0x0A9B, r20	; 0x800a9b <lcd0_PIN>
	lcd0_PORT = port;
    4966:	30 93 a6 0a 	sts	0x0AA6, r19	; 0x800aa6 <lcd0_PORT+0x1>
    496a:	20 93 a5 0a 	sts	0x0AA5, r18	; 0x800aa5 <lcd0_PORT>
	// initialize variables
	*lcd0_DDR = 0x00;
    496e:	fb 01       	movw	r30, r22
    4970:	10 82       	st	Z, r1
	*lcd0_PORT = 0xFF;
    4972:	e0 91 a5 0a 	lds	r30, 0x0AA5	; 0x800aa5 <lcd0_PORT>
    4976:	f0 91 a6 0a 	lds	r31, 0x0AA6	; 0x800aa6 <lcd0_PORT+0x1>
    497a:	8f ef       	ldi	r24, 0xFF	; 255
    497c:	80 83       	st	Z, r24
	lcd0_detect = *lcd0_PIN & (1 << NC);
    497e:	e0 91 9b 0a 	lds	r30, 0x0A9B	; 0x800a9b <lcd0_PIN>
    4982:	f0 91 9c 0a 	lds	r31, 0x0A9C	; 0x800a9c <lcd0_PIN+0x1>
    4986:	80 81       	ld	r24, Z
    4988:	88 70       	andi	r24, 0x08	; 8
    498a:	80 93 a4 0a 	sts	0x0AA4, r24	; 0x800aa4 <lcd0_detect>
	lcd0.hspace = LCD0_hspace;
	lcd0.clear = LCD0_clear;
	lcd0.gotoxy = LCD0_gotoxy;
	lcd0.reboot = LCD0_reboot;
	// LCD INIC
	LCD0_inic();
    498e:	78 df       	rcall	.-272    	; 0x4880 <LCD0_inic>
	//
	return lcd0;
    4990:	85 e6       	ldi	r24, 0x65	; 101
    4992:	92 e2       	ldi	r25, 0x22	; 34
    4994:	99 83       	std	Y+1, r25	; 0x01
    4996:	88 83       	st	Y, r24
    4998:	8e e3       	ldi	r24, 0x3E	; 62
    499a:	93 e2       	ldi	r25, 0x23	; 35
    499c:	9b 83       	std	Y+3, r25	; 0x03
    499e:	8a 83       	std	Y+2, r24	; 0x02
    49a0:	85 ec       	ldi	r24, 0xC5	; 197
    49a2:	93 e2       	ldi	r25, 0x23	; 35
    49a4:	9d 83       	std	Y+5, r25	; 0x05
    49a6:	8c 83       	std	Y+4, r24	; 0x04
    49a8:	83 ed       	ldi	r24, 0xD3	; 211
    49aa:	93 e2       	ldi	r25, 0x23	; 35
    49ac:	9f 83       	std	Y+7, r25	; 0x07
    49ae:	8e 83       	std	Y+6, r24	; 0x06
    49b0:	89 e0       	ldi	r24, 0x09	; 9
    49b2:	95 e2       	ldi	r25, 0x25	; 37
    49b4:	99 87       	std	Y+9, r25	; 0x09
    49b6:	88 87       	std	Y+8, r24	; 0x08
    49b8:	88 ed       	ldi	r24, 0xD8	; 216
    49ba:	93 e2       	ldi	r25, 0x23	; 35
    49bc:	9b 87       	std	Y+11, r25	; 0x0b
    49be:	8a 87       	std	Y+10, r24	; 0x0a
    49c0:	86 ee       	ldi	r24, 0xE6	; 230
    49c2:	93 e2       	ldi	r25, 0x23	; 35
    49c4:	9d 87       	std	Y+13, r25	; 0x0d
    49c6:	8c 87       	std	Y+12, r24	; 0x0c
    49c8:	8f e0       	ldi	r24, 0x0F	; 15
    49ca:	94 e2       	ldi	r25, 0x24	; 36
    49cc:	9f 87       	std	Y+15, r25	; 0x0f
    49ce:	8e 87       	std	Y+14, r24	; 0x0e
    49d0:	83 e3       	ldi	r24, 0x33	; 51
    49d2:	93 e2       	ldi	r25, 0x23	; 35
    49d4:	99 8b       	std	Y+17, r25	; 0x11
    49d6:	88 8b       	std	Y+16, r24	; 0x10
    49d8:	89 e1       	ldi	r24, 0x19	; 25
    49da:	94 e2       	ldi	r25, 0x24	; 36
    49dc:	9b 8b       	std	Y+19, r25	; 0x13
    49de:	8a 8b       	std	Y+18, r24	; 0x12
    49e0:	88 ef       	ldi	r24, 0xF8	; 248
    49e2:	94 e2       	ldi	r25, 0x24	; 36
    49e4:	9d 8b       	std	Y+21, r25	; 0x15
    49e6:	8c 8b       	std	Y+20, r24	; 0x14
}
    49e8:	ce 01       	movw	r24, r28
    49ea:	df 91       	pop	r29
    49ec:	cf 91       	pop	r28
    49ee:	08 95       	ret

000049f0 <LCD0_reboot>:
	*lcd0_PORT &= ~(1 << EN);
	LCD_ticks(num);
	*lcd0_PORT |= (1 << EN);
}
void LCD0_reboot(void)
{
    49f0:	cf 93       	push	r28
	// low high detect pin NC
	uint8_t i;
	uint8_t tmp;
	tmp = *lcd0_PIN & (1 << NC);
    49f2:	e0 91 9b 0a 	lds	r30, 0x0A9B	; 0x800a9b <lcd0_PIN>
    49f6:	f0 91 9c 0a 	lds	r31, 0x0A9C	; 0x800a9c <lcd0_PIN+0x1>
    49fa:	c0 81       	ld	r28, Z
    49fc:	c8 70       	andi	r28, 0x08	; 8
	i = tmp ^ lcd0_detect;
    49fe:	80 91 a4 0a 	lds	r24, 0x0AA4	; 0x800aa4 <lcd0_detect>
    4a02:	8c 27       	eor	r24, r28
	i &= tmp;
	if(i)
    4a04:	8c 23       	and	r24, r28
    4a06:	09 f0       	breq	.+2      	; 0x4a0a <LCD0_reboot+0x1a>
		LCD0_inic();
    4a08:	3b df       	rcall	.-394    	; 0x4880 <LCD0_inic>
	lcd0_detect = tmp;
    4a0a:	c0 93 a4 0a 	sts	0x0AA4, r28	; 0x800aa4 <lcd0_detect>
}
    4a0e:	cf 91       	pop	r28
    4a10:	08 95       	ret

00004a12 <LCD0_getch>:
		if(i > 1)
			break;
	}
}
char LCD0_getch(void)
{
    4a12:	cf 93       	push	r28
	char c;
	c = LCD0_read(DATA);
    4a14:	81 e0       	ldi	r24, 0x01	; 1
    4a16:	90 e0       	ldi	r25, 0x00	; 0
    4a18:	31 de       	rcall	.-926    	; 0x467c <LCD0_read>
    4a1a:	c8 2f       	mov	r28, r24
	LCD0_BF();
    4a1c:	b6 de       	rcall	.-660    	; 0x478a <LCD0_BF>
    4a1e:	8c 2f       	mov	r24, r28
	return c;
}
    4a20:	cf 91       	pop	r28
    4a22:	08 95       	ret

00004a24 <PCF8563RTC_SetTime>:
    4a24:	ff 92       	push	r15
	i2c.master_write(0x00);							// Write 0x00 to Control register to disable SQW-Out
	i2c.stop();										// Stop I2C communication after initializing PCF8563
}
// void PCF8563RTC_SetTime(uint8_t var_hour_u8, uint8_t var_min_u8, uint8_t var_sec_u8)
void PCF8563RTC_SetTime(uint8_t var_hour_u8, uint8_t var_min_u8, uint8_t var_sec_u8)
{
    4a26:	0f 93       	push	r16
    4a28:	1f 93       	push	r17
    4a2a:	cf 93       	push	r28
    4a2c:	df 93       	push	r29
    4a2e:	18 2f       	mov	r17, r24
    4a30:	06 2f       	mov	r16, r22
    4a32:	f4 2e       	mov	r15, r20
	i2c.start();									// Start I2C communication
    4a34:	ca ec       	ldi	r28, 0xCA	; 202
    4a36:	da e0       	ldi	r29, 0x0A	; 10
    4a38:	e8 81       	ld	r30, Y
    4a3a:	f9 81       	ldd	r31, Y+1	; 0x01
    4a3c:	09 95       	icall
	i2c.connect(PCF8563, TWI_WRITE);				// connect to PCF8563 by sending its ID on I2c Bus
    4a3e:	ea 81       	ldd	r30, Y+2	; 0x02
    4a40:	fb 81       	ldd	r31, Y+3	; 0x03
    4a42:	60 e0       	ldi	r22, 0x00	; 0
    4a44:	81 e5       	ldi	r24, 0x51	; 81
    4a46:	09 95       	icall
	i2c.master_write(PCF8563SecondRegAddress_U8);	// Select the SEC RAM address
    4a48:	ec 81       	ldd	r30, Y+4	; 0x04
    4a4a:	fd 81       	ldd	r31, Y+5	; 0x05
    4a4c:	82 e0       	ldi	r24, 0x02	; 2
    4a4e:	09 95       	icall
	i2c.master_write(var_sec_u8);			        // Write sec from RAM address 02H
    4a50:	ec 81       	ldd	r30, Y+4	; 0x04
    4a52:	fd 81       	ldd	r31, Y+5	; 0x05
    4a54:	8f 2d       	mov	r24, r15
    4a56:	09 95       	icall
	i2c.master_write(var_min_u8);			        // Write min from RAM address 03H
    4a58:	ec 81       	ldd	r30, Y+4	; 0x04
    4a5a:	fd 81       	ldd	r31, Y+5	; 0x05
    4a5c:	80 2f       	mov	r24, r16
    4a5e:	09 95       	icall
	i2c.master_write(var_hour_u8);			        // Write hour from RAM address 04H
    4a60:	ec 81       	ldd	r30, Y+4	; 0x04
    4a62:	fd 81       	ldd	r31, Y+5	; 0x05
    4a64:	81 2f       	mov	r24, r17
    4a66:	09 95       	icall
	i2c.stop();           							// Stop I2C communication after Setting the Time
    4a68:	e8 85       	ldd	r30, Y+8	; 0x08
    4a6a:	f9 85       	ldd	r31, Y+9	; 0x09
    4a6c:	09 95       	icall
}
    4a6e:	df 91       	pop	r29
    4a70:	cf 91       	pop	r28
    4a72:	1f 91       	pop	r17
    4a74:	0f 91       	pop	r16
    4a76:	ff 90       	pop	r15
    4a78:	08 95       	ret

00004a7a <PCF8563RTC_SetHour>:
// void PCF8563RTC_SetHour(uint8_t var_hour_u8)
void PCF8563RTC_SetHour(uint8_t var_hour_u8)
{
    4a7a:	1f 93       	push	r17
    4a7c:	cf 93       	push	r28
    4a7e:	df 93       	push	r29
    4a80:	18 2f       	mov	r17, r24
	i2c.start();									// Start I2C communication
    4a82:	ca ec       	ldi	r28, 0xCA	; 202
    4a84:	da e0       	ldi	r29, 0x0A	; 10
    4a86:	e8 81       	ld	r30, Y
    4a88:	f9 81       	ldd	r31, Y+1	; 0x01
    4a8a:	09 95       	icall
	i2c.connect(PCF8563, TWI_WRITE);				// connect to PCF8563 by sending its ID on I2c Bus
    4a8c:	ea 81       	ldd	r30, Y+2	; 0x02
    4a8e:	fb 81       	ldd	r31, Y+3	; 0x03
    4a90:	60 e0       	ldi	r22, 0x00	; 0
    4a92:	81 e5       	ldi	r24, 0x51	; 81
    4a94:	09 95       	icall
	i2c.master_write(PCF8563HourRegAddress_U8);		// Select the SEC RAM address
    4a96:	ec 81       	ldd	r30, Y+4	; 0x04
    4a98:	fd 81       	ldd	r31, Y+5	; 0x05
    4a9a:	84 e0       	ldi	r24, 0x04	; 4
    4a9c:	09 95       	icall
	i2c.master_write(var_hour_u8);			        // Write hour from RAM address 04H
    4a9e:	ec 81       	ldd	r30, Y+4	; 0x04
    4aa0:	fd 81       	ldd	r31, Y+5	; 0x05
    4aa2:	81 2f       	mov	r24, r17
    4aa4:	09 95       	icall
	i2c.stop();           							// Stop I2C communication after Setting the Time
    4aa6:	e8 85       	ldd	r30, Y+8	; 0x08
    4aa8:	f9 85       	ldd	r31, Y+9	; 0x09
    4aaa:	09 95       	icall
}
    4aac:	df 91       	pop	r29
    4aae:	cf 91       	pop	r28
    4ab0:	1f 91       	pop	r17
    4ab2:	08 95       	ret

00004ab4 <PCF8563RTC_SetMinute>:
// void PCF8563RTC_SetMinute(uint8_t var_min_u8)
void PCF8563RTC_SetMinute(uint8_t var_min_u8)
{
    4ab4:	1f 93       	push	r17
    4ab6:	cf 93       	push	r28
    4ab8:	df 93       	push	r29
    4aba:	18 2f       	mov	r17, r24
	i2c.start();									// Start I2C communication
    4abc:	ca ec       	ldi	r28, 0xCA	; 202
    4abe:	da e0       	ldi	r29, 0x0A	; 10
    4ac0:	e8 81       	ld	r30, Y
    4ac2:	f9 81       	ldd	r31, Y+1	; 0x01
    4ac4:	09 95       	icall
	i2c.connect(PCF8563, TWI_WRITE);				// connect to PCF8563 by sending its ID on I2c Bus
    4ac6:	ea 81       	ldd	r30, Y+2	; 0x02
    4ac8:	fb 81       	ldd	r31, Y+3	; 0x03
    4aca:	60 e0       	ldi	r22, 0x00	; 0
    4acc:	81 e5       	ldi	r24, 0x51	; 81
    4ace:	09 95       	icall
	i2c.master_write(PCF8563MinuteRegAddress_U8);	// Select the SEC RAM address
    4ad0:	ec 81       	ldd	r30, Y+4	; 0x04
    4ad2:	fd 81       	ldd	r31, Y+5	; 0x05
    4ad4:	83 e0       	ldi	r24, 0x03	; 3
    4ad6:	09 95       	icall
	i2c.master_write(var_min_u8);			        // Write min from RAM address 03H
    4ad8:	ec 81       	ldd	r30, Y+4	; 0x04
    4ada:	fd 81       	ldd	r31, Y+5	; 0x05
    4adc:	81 2f       	mov	r24, r17
    4ade:	09 95       	icall
	i2c.stop();           							// Stop I2C communication after Setting the Time
    4ae0:	e8 85       	ldd	r30, Y+8	; 0x08
    4ae2:	f9 85       	ldd	r31, Y+9	; 0x09
    4ae4:	09 95       	icall
}
    4ae6:	df 91       	pop	r29
    4ae8:	cf 91       	pop	r28
    4aea:	1f 91       	pop	r17
    4aec:	08 95       	ret

00004aee <PCF8563RTC_SetSecond>:
// void PCF8563RTC_SetSecond(uint8_t var_sec_u8)
void PCF8563RTC_SetSecond(uint8_t var_sec_u8)
{
    4aee:	1f 93       	push	r17
    4af0:	cf 93       	push	r28
    4af2:	df 93       	push	r29
    4af4:	18 2f       	mov	r17, r24
	i2c.start();									// Start I2C communication
    4af6:	ca ec       	ldi	r28, 0xCA	; 202
    4af8:	da e0       	ldi	r29, 0x0A	; 10
    4afa:	e8 81       	ld	r30, Y
    4afc:	f9 81       	ldd	r31, Y+1	; 0x01
    4afe:	09 95       	icall
	i2c.connect(PCF8563, TWI_WRITE);				// connect to PCF8563 by sending its ID on I2c Bus
    4b00:	ea 81       	ldd	r30, Y+2	; 0x02
    4b02:	fb 81       	ldd	r31, Y+3	; 0x03
    4b04:	60 e0       	ldi	r22, 0x00	; 0
    4b06:	81 e5       	ldi	r24, 0x51	; 81
    4b08:	09 95       	icall
	i2c.master_write(PCF8563SecondRegAddress_U8);	// Select the SEC RAM address
    4b0a:	ec 81       	ldd	r30, Y+4	; 0x04
    4b0c:	fd 81       	ldd	r31, Y+5	; 0x05
    4b0e:	82 e0       	ldi	r24, 0x02	; 2
    4b10:	09 95       	icall
	i2c.master_write(var_sec_u8);			        // Write sec from RAM address 02H
    4b12:	ec 81       	ldd	r30, Y+4	; 0x04
    4b14:	fd 81       	ldd	r31, Y+5	; 0x05
    4b16:	81 2f       	mov	r24, r17
    4b18:	09 95       	icall
	i2c.stop();           							// Stop I2C communication after Setting the Time
    4b1a:	e8 85       	ldd	r30, Y+8	; 0x08
    4b1c:	f9 85       	ldd	r31, Y+9	; 0x09
    4b1e:	09 95       	icall
}
    4b20:	df 91       	pop	r29
    4b22:	cf 91       	pop	r28
    4b24:	1f 91       	pop	r17
    4b26:	08 95       	ret

00004b28 <PCF8563RTC_SetClkOut>:
// void PCF8563RTC_SetClkOut(uint8_t onoff, uint8_t freq)
void PCF8563RTC_SetClkOut(uint8_t onoff, uint8_t freq)
{
    4b28:	1f 93       	push	r17
    4b2a:	cf 93       	push	r28
    4b2c:	df 93       	push	r29
	uint8_t word = 0;
	if(onoff)
    4b2e:	88 23       	and	r24, r24
    4b30:	21 f0       	breq	.+8      	; 0x4b3a <PCF8563RTC_SetClkOut+0x12>
		word = 0x80 | (freq & 0x03);
    4b32:	63 70       	andi	r22, 0x03	; 3
    4b34:	16 2f       	mov	r17, r22
    4b36:	10 68       	ori	r17, 0x80	; 128
    4b38:	01 c0       	rjmp	.+2      	; 0x4b3c <PCF8563RTC_SetClkOut+0x14>
	i2c.stop();           							// Stop I2C communication after Setting the Time
}
// void PCF8563RTC_SetClkOut(uint8_t onoff, uint8_t freq)
void PCF8563RTC_SetClkOut(uint8_t onoff, uint8_t freq)
{
	uint8_t word = 0;
    4b3a:	10 e0       	ldi	r17, 0x00	; 0
	if(onoff)
		word = 0x80 | (freq & 0x03);
	i2c.start();								// Start I2C communication
    4b3c:	ca ec       	ldi	r28, 0xCA	; 202
    4b3e:	da e0       	ldi	r29, 0x0A	; 10
    4b40:	e8 81       	ld	r30, Y
    4b42:	f9 81       	ldd	r31, Y+1	; 0x01
    4b44:	09 95       	icall
	i2c.connect(PCF8563, TWI_WRITE);			// connect to PCF8563 by sending its ID on I2c Bus
    4b46:	ea 81       	ldd	r30, Y+2	; 0x02
    4b48:	fb 81       	ldd	r31, Y+3	; 0x03
    4b4a:	60 e0       	ldi	r22, 0x00	; 0
    4b4c:	81 e5       	ldi	r24, 0x51	; 81
    4b4e:	09 95       	icall
	i2c.master_write(PCF8563CLKOUT_control_U8);	// Select the CLKOUT RAM address
    4b50:	ec 81       	ldd	r30, Y+4	; 0x04
    4b52:	fd 81       	ldd	r31, Y+5	; 0x05
    4b54:	8d e0       	ldi	r24, 0x0D	; 13
    4b56:	09 95       	icall
	i2c.master_write(word);						// Write Clock from RAM address 0DH						
    4b58:	ec 81       	ldd	r30, Y+4	; 0x04
    4b5a:	fd 81       	ldd	r31, Y+5	; 0x05
    4b5c:	81 2f       	mov	r24, r17
    4b5e:	09 95       	icall
	i2c.stop();           						// Stop I2C communication after Setting the Time
    4b60:	e8 85       	ldd	r30, Y+8	; 0x08
    4b62:	f9 85       	ldd	r31, Y+9	; 0x09
    4b64:	09 95       	icall
}
    4b66:	df 91       	pop	r29
    4b68:	cf 91       	pop	r28
    4b6a:	1f 91       	pop	r17
    4b6c:	08 95       	ret

00004b6e <PCF8563RTC_SetDate>:
// void PCF8563RTC_SetDate(uint8_t var_day_u8, uint8_t var_weekday_u8, uint8_t var_month_u8, uint8_t var_year_u8)
void PCF8563RTC_SetDate(uint8_t var_day_u8, uint8_t var_weekday_u8, uint8_t var_month_u8, uint8_t var_year_u8)
{
    4b6e:	ef 92       	push	r14
    4b70:	ff 92       	push	r15
    4b72:	0f 93       	push	r16
    4b74:	1f 93       	push	r17
    4b76:	cf 93       	push	r28
    4b78:	df 93       	push	r29
    4b7a:	e8 2e       	mov	r14, r24
    4b7c:	f6 2e       	mov	r15, r22
    4b7e:	04 2f       	mov	r16, r20
    4b80:	12 2f       	mov	r17, r18
	i2c.start();								// Start I2C communication
    4b82:	ca ec       	ldi	r28, 0xCA	; 202
    4b84:	da e0       	ldi	r29, 0x0A	; 10
    4b86:	e8 81       	ld	r30, Y
    4b88:	f9 81       	ldd	r31, Y+1	; 0x01
    4b8a:	09 95       	icall
	i2c.connect(PCF8563, TWI_WRITE);			// connect to PCF8563 by sending its ID on I2c Bus
    4b8c:	ea 81       	ldd	r30, Y+2	; 0x02
    4b8e:	fb 81       	ldd	r31, Y+3	; 0x03
    4b90:	60 e0       	ldi	r22, 0x00	; 0
    4b92:	81 e5       	ldi	r24, 0x51	; 81
    4b94:	09 95       	icall
	i2c.master_write(PCF8563DayRegAddress_U8);  // Request DAY RAM address at 05H
    4b96:	ec 81       	ldd	r30, Y+4	; 0x04
    4b98:	fd 81       	ldd	r31, Y+5	; 0x05
    4b9a:	85 e0       	ldi	r24, 0x05	; 5
    4b9c:	09 95       	icall
	i2c.master_write(var_day_u8);				// Write date on RAM address 05H
    4b9e:	ec 81       	ldd	r30, Y+4	; 0x04
    4ba0:	fd 81       	ldd	r31, Y+5	; 0x05
    4ba2:	8e 2d       	mov	r24, r14
    4ba4:	09 95       	icall
	i2c.master_write(var_weekday_u8);			// Write date on RAM address 06H
    4ba6:	ec 81       	ldd	r30, Y+4	; 0x04
    4ba8:	fd 81       	ldd	r31, Y+5	; 0x05
    4baa:	8f 2d       	mov	r24, r15
    4bac:	09 95       	icall
	i2c.master_write(var_month_u8);				// Write month on RAM address 07H
    4bae:	ec 81       	ldd	r30, Y+4	; 0x04
    4bb0:	fd 81       	ldd	r31, Y+5	; 0x05
    4bb2:	80 2f       	mov	r24, r16
    4bb4:	09 95       	icall
	i2c.master_write(var_year_u8);				// Write year on RAM address 08h
    4bb6:	ec 81       	ldd	r30, Y+4	; 0x04
    4bb8:	fd 81       	ldd	r31, Y+5	; 0x05
    4bba:	81 2f       	mov	r24, r17
    4bbc:	09 95       	icall
	i2c.stop();									// Stop I2C communication after Setting the Date
    4bbe:	e8 85       	ldd	r30, Y+8	; 0x08
    4bc0:	f9 85       	ldd	r31, Y+9	; 0x09
    4bc2:	09 95       	icall
}
    4bc4:	df 91       	pop	r29
    4bc6:	cf 91       	pop	r28
    4bc8:	1f 91       	pop	r17
    4bca:	0f 91       	pop	r16
    4bcc:	ff 90       	pop	r15
    4bce:	ef 90       	pop	r14
    4bd0:	08 95       	ret

00004bd2 <PCF8563RTC_SetYear>:
// void PCF8563RTC_SetYear(uint8_t var_year_u8)
void PCF8563RTC_SetYear(uint8_t var_year_u8)
{
    4bd2:	1f 93       	push	r17
    4bd4:	cf 93       	push	r28
    4bd6:	df 93       	push	r29
    4bd8:	18 2f       	mov	r17, r24
	i2c.start();								// Start I2C communication
    4bda:	ca ec       	ldi	r28, 0xCA	; 202
    4bdc:	da e0       	ldi	r29, 0x0A	; 10
    4bde:	e8 81       	ld	r30, Y
    4be0:	f9 81       	ldd	r31, Y+1	; 0x01
    4be2:	09 95       	icall
	i2c.connect(PCF8563, TWI_WRITE);			// connect to PCF8563 by sending its ID on I2c Bus
    4be4:	ea 81       	ldd	r30, Y+2	; 0x02
    4be6:	fb 81       	ldd	r31, Y+3	; 0x03
    4be8:	60 e0       	ldi	r22, 0x00	; 0
    4bea:	81 e5       	ldi	r24, 0x51	; 81
    4bec:	09 95       	icall
	i2c.master_write(PCF8563YearRegAddress_U8);	// Request DAY RAM address at 08H
    4bee:	ec 81       	ldd	r30, Y+4	; 0x04
    4bf0:	fd 81       	ldd	r31, Y+5	; 0x05
    4bf2:	88 e0       	ldi	r24, 0x08	; 8
    4bf4:	09 95       	icall
	i2c.master_write(var_year_u8);			    // Write year on RAM address 08h
    4bf6:	ec 81       	ldd	r30, Y+4	; 0x04
    4bf8:	fd 81       	ldd	r31, Y+5	; 0x05
    4bfa:	81 2f       	mov	r24, r17
    4bfc:	09 95       	icall
	i2c.stop();									// Stop I2C communication after Setting the Date
    4bfe:	e8 85       	ldd	r30, Y+8	; 0x08
    4c00:	f9 85       	ldd	r31, Y+9	; 0x09
    4c02:	09 95       	icall
}
    4c04:	df 91       	pop	r29
    4c06:	cf 91       	pop	r28
    4c08:	1f 91       	pop	r17
    4c0a:	08 95       	ret

00004c0c <PCF8563RTC_SetMonth>:
// void PCF8563RTC_SetMonth(uint8_t var_month_u8)
void PCF8563RTC_SetMonth(uint8_t var_month_u8)
{
    4c0c:	1f 93       	push	r17
    4c0e:	cf 93       	push	r28
    4c10:	df 93       	push	r29
    4c12:	18 2f       	mov	r17, r24
	i2c.start();									// Start I2C communication
    4c14:	ca ec       	ldi	r28, 0xCA	; 202
    4c16:	da e0       	ldi	r29, 0x0A	; 10
    4c18:	e8 81       	ld	r30, Y
    4c1a:	f9 81       	ldd	r31, Y+1	; 0x01
    4c1c:	09 95       	icall
	i2c.connect(PCF8563, TWI_WRITE);				// connect to PCF8563 by sending its ID on I2c Bus
    4c1e:	ea 81       	ldd	r30, Y+2	; 0x02
    4c20:	fb 81       	ldd	r31, Y+3	; 0x03
    4c22:	60 e0       	ldi	r22, 0x00	; 0
    4c24:	81 e5       	ldi	r24, 0x51	; 81
    4c26:	09 95       	icall
	i2c.master_write(PCF8563MonthRegAddress_U8);	// Request DAY RAM address at 07H
    4c28:	ec 81       	ldd	r30, Y+4	; 0x04
    4c2a:	fd 81       	ldd	r31, Y+5	; 0x05
    4c2c:	87 e0       	ldi	r24, 0x07	; 7
    4c2e:	09 95       	icall
	i2c.master_write(var_month_u8);					// Write month on RAM address 07H
    4c30:	ec 81       	ldd	r30, Y+4	; 0x04
    4c32:	fd 81       	ldd	r31, Y+5	; 0x05
    4c34:	81 2f       	mov	r24, r17
    4c36:	09 95       	icall
	i2c.stop();										// Stop I2C communication after Setting the Date
    4c38:	e8 85       	ldd	r30, Y+8	; 0x08
    4c3a:	f9 85       	ldd	r31, Y+9	; 0x09
    4c3c:	09 95       	icall
}
    4c3e:	df 91       	pop	r29
    4c40:	cf 91       	pop	r28
    4c42:	1f 91       	pop	r17
    4c44:	08 95       	ret

00004c46 <PCF8563RTC_SetWeekday>:
// void PCF8563RTC_SetWeekday(uint8_t var_weekday_u8)
void PCF8563RTC_SetWeekday(uint8_t var_weekday_u8)
{
    4c46:	1f 93       	push	r17
    4c48:	cf 93       	push	r28
    4c4a:	df 93       	push	r29
    4c4c:	18 2f       	mov	r17, r24
	i2c.start();									// Start I2C communication
    4c4e:	ca ec       	ldi	r28, 0xCA	; 202
    4c50:	da e0       	ldi	r29, 0x0A	; 10
    4c52:	e8 81       	ld	r30, Y
    4c54:	f9 81       	ldd	r31, Y+1	; 0x01
    4c56:	09 95       	icall
	i2c.connect(PCF8563, TWI_WRITE);				// connect to PCF8563 by sending its ID on I2c Bus
    4c58:	ea 81       	ldd	r30, Y+2	; 0x02
    4c5a:	fb 81       	ldd	r31, Y+3	; 0x03
    4c5c:	60 e0       	ldi	r22, 0x00	; 0
    4c5e:	81 e5       	ldi	r24, 0x51	; 81
    4c60:	09 95       	icall
	i2c.master_write(PCF8563WeekdayRegAddress_U8);  // Request DAY RAM address at 06H
    4c62:	ec 81       	ldd	r30, Y+4	; 0x04
    4c64:	fd 81       	ldd	r31, Y+5	; 0x05
    4c66:	86 e0       	ldi	r24, 0x06	; 6
    4c68:	09 95       	icall
	i2c.master_write(var_weekday_u8);               // Write date on RAM address 06H
    4c6a:	ec 81       	ldd	r30, Y+4	; 0x04
    4c6c:	fd 81       	ldd	r31, Y+5	; 0x05
    4c6e:	81 2f       	mov	r24, r17
    4c70:	09 95       	icall
	i2c.stop();										// Stop I2C communication after Setting the Date
    4c72:	e8 85       	ldd	r30, Y+8	; 0x08
    4c74:	f9 85       	ldd	r31, Y+9	; 0x09
    4c76:	09 95       	icall
}
    4c78:	df 91       	pop	r29
    4c7a:	cf 91       	pop	r28
    4c7c:	1f 91       	pop	r17
    4c7e:	08 95       	ret

00004c80 <PCF8563RTC_SetDay>:
// void PCF8563RTC_SetDay(uint8_t var_day_u8)
void PCF8563RTC_SetDay(uint8_t var_day_u8)
{
    4c80:	1f 93       	push	r17
    4c82:	cf 93       	push	r28
    4c84:	df 93       	push	r29
    4c86:	18 2f       	mov	r17, r24
	i2c.start();								// Start I2C communication
    4c88:	ca ec       	ldi	r28, 0xCA	; 202
    4c8a:	da e0       	ldi	r29, 0x0A	; 10
    4c8c:	e8 81       	ld	r30, Y
    4c8e:	f9 81       	ldd	r31, Y+1	; 0x01
    4c90:	09 95       	icall
	i2c.connect(PCF8563, TWI_WRITE);			// connect to PCF8563 by sending its ID on I2c Bus
    4c92:	ea 81       	ldd	r30, Y+2	; 0x02
    4c94:	fb 81       	ldd	r31, Y+3	; 0x03
    4c96:	60 e0       	ldi	r22, 0x00	; 0
    4c98:	81 e5       	ldi	r24, 0x51	; 81
    4c9a:	09 95       	icall
	i2c.master_write(PCF8563DayRegAddress_U8);  // Request DAY RAM address at 05H
    4c9c:	ec 81       	ldd	r30, Y+4	; 0x04
    4c9e:	fd 81       	ldd	r31, Y+5	; 0x05
    4ca0:	85 e0       	ldi	r24, 0x05	; 5
    4ca2:	09 95       	icall
	i2c.master_write(var_day_u8);			    // Write date on RAM address 05H
    4ca4:	ec 81       	ldd	r30, Y+4	; 0x04
    4ca6:	fd 81       	ldd	r31, Y+5	; 0x05
    4ca8:	81 2f       	mov	r24, r17
    4caa:	09 95       	icall
	i2c.stop();									// Stop I2C communication after Setting the Date
    4cac:	e8 85       	ldd	r30, Y+8	; 0x08
    4cae:	f9 85       	ldd	r31, Y+9	; 0x09
    4cb0:	09 95       	icall
}
    4cb2:	df 91       	pop	r29
    4cb4:	cf 91       	pop	r28
    4cb6:	1f 91       	pop	r17
    4cb8:	08 95       	ret

00004cba <PCF8563RTC_GetTime>:
// struct time PCF8563RTC_GetTime(void)
struct time PCF8563RTC_GetTime(void)
{
    4cba:	ff 92       	push	r15
    4cbc:	0f 93       	push	r16
    4cbe:	1f 93       	push	r17
    4cc0:	cf 93       	push	r28
    4cc2:	df 93       	push	r29
	struct time result;
	i2c.start();											// Start I2C communication
    4cc4:	ca ec       	ldi	r28, 0xCA	; 202
    4cc6:	da e0       	ldi	r29, 0x0A	; 10
    4cc8:	e8 81       	ld	r30, Y
    4cca:	f9 81       	ldd	r31, Y+1	; 0x01
    4ccc:	09 95       	icall
	i2c.connect(PCF8563, TWI_WRITE);						// connect to PCF8563 by sending its ID on I2c Bus
    4cce:	ea 81       	ldd	r30, Y+2	; 0x02
    4cd0:	fb 81       	ldd	r31, Y+3	; 0x03
    4cd2:	60 e0       	ldi	r22, 0x00	; 0
    4cd4:	81 e5       	ldi	r24, 0x51	; 81
    4cd6:	09 95       	icall
	i2c.master_write(PCF8563SecondRegAddress_U8);			// Request Sec RAM address at 00H
    4cd8:	ec 81       	ldd	r30, Y+4	; 0x04
    4cda:	fd 81       	ldd	r31, Y+5	; 0x05
    4cdc:	82 e0       	ldi	r24, 0x02	; 2
    4cde:	09 95       	icall
	i2c.stop();												// Stop I2C communication after selecting Sec Register
    4ce0:	e8 85       	ldd	r30, Y+8	; 0x08
    4ce2:	f9 85       	ldd	r31, Y+9	; 0x09
    4ce4:	09 95       	icall
	i2c.start();											// Start I2C communication
    4ce6:	e8 81       	ld	r30, Y
    4ce8:	f9 81       	ldd	r31, Y+1	; 0x01
    4cea:	09 95       	icall
	i2c.connect(PCF8563, TWI_READ);							// connect to PCF8563(Read mode) by sending its ID
    4cec:	ea 81       	ldd	r30, Y+2	; 0x02
    4cee:	fb 81       	ldd	r31, Y+3	; 0x03
    4cf0:	61 e0       	ldi	r22, 0x01	; 1
    4cf2:	81 e5       	ldi	r24, 0x51	; 81
    4cf4:	09 95       	icall
	result.VL_seconds = i2c.master_read(TWI_ACK) & ~0x80;	// read second and return Positive ACK
    4cf6:	ee 81       	ldd	r30, Y+6	; 0x06
    4cf8:	ff 81       	ldd	r31, Y+7	; 0x07
    4cfa:	81 e0       	ldi	r24, 0x01	; 1
    4cfc:	09 95       	icall
    4cfe:	f8 2e       	mov	r15, r24
	result.minutes = i2c.master_read(TWI_ACK) & ~0x80;		// read minute and return Positive ACK
    4d00:	ee 81       	ldd	r30, Y+6	; 0x06
    4d02:	ff 81       	ldd	r31, Y+7	; 0x07
    4d04:	81 e0       	ldi	r24, 0x01	; 1
    4d06:	09 95       	icall
    4d08:	18 2f       	mov	r17, r24
	result.hours = i2c.master_read(TWI_NACK) & ~0xC0;		// read hour and return Negative/No ACK
    4d0a:	ee 81       	ldd	r30, Y+6	; 0x06
    4d0c:	ff 81       	ldd	r31, Y+7	; 0x07
    4d0e:	80 e0       	ldi	r24, 0x00	; 0
    4d10:	09 95       	icall
    4d12:	08 2f       	mov	r16, r24
	i2c.stop();												// Stop I2C communication after reading the Time
    4d14:	e8 85       	ldd	r30, Y+8	; 0x08
    4d16:	f9 85       	ldd	r31, Y+9	; 0x09
    4d18:	09 95       	icall
	return result;
    4d1a:	60 2f       	mov	r22, r16
    4d1c:	6f 73       	andi	r22, 0x3F	; 63
    4d1e:	71 2f       	mov	r23, r17
    4d20:	7f 77       	andi	r23, 0x7F	; 127
}
    4d22:	8f 2d       	mov	r24, r15
    4d24:	8f 77       	andi	r24, 0x7F	; 127
    4d26:	df 91       	pop	r29
    4d28:	cf 91       	pop	r28
    4d2a:	1f 91       	pop	r17
    4d2c:	0f 91       	pop	r16
    4d2e:	ff 90       	pop	r15
    4d30:	08 95       	ret

00004d32 <PCF8563RTC_GetDate>:
// struct date PCF8563RTC_GetDate(void)
struct date PCF8563RTC_GetDate(void)
{
    4d32:	ef 92       	push	r14
    4d34:	ff 92       	push	r15
    4d36:	0f 93       	push	r16
    4d38:	1f 93       	push	r17
    4d3a:	cf 93       	push	r28
    4d3c:	df 93       	push	r29
	struct date result;
	i2c.start();												// Start I2C communication
    4d3e:	ca ec       	ldi	r28, 0xCA	; 202
    4d40:	da e0       	ldi	r29, 0x0A	; 10
    4d42:	e8 81       	ld	r30, Y
    4d44:	f9 81       	ldd	r31, Y+1	; 0x01
    4d46:	09 95       	icall
	i2c.connect(PCF8563, TWI_WRITE);							// connect to PCF8563 by sending its ID on I2c Bus
    4d48:	ea 81       	ldd	r30, Y+2	; 0x02
    4d4a:	fb 81       	ldd	r31, Y+3	; 0x03
    4d4c:	60 e0       	ldi	r22, 0x00	; 0
    4d4e:	81 e5       	ldi	r24, 0x51	; 81
    4d50:	09 95       	icall
	i2c.master_write(PCF8563DayRegAddress_U8);					// Request DAY RAM address at 04H
    4d52:	ec 81       	ldd	r30, Y+4	; 0x04
    4d54:	fd 81       	ldd	r31, Y+5	; 0x05
    4d56:	85 e0       	ldi	r24, 0x05	; 5
    4d58:	09 95       	icall
	i2c.stop();													// Stop I2C communication after selecting DAY Register
    4d5a:	e8 85       	ldd	r30, Y+8	; 0x08
    4d5c:	f9 85       	ldd	r31, Y+9	; 0x09
    4d5e:	09 95       	icall
	i2c.start();												// Start I2C communication
    4d60:	e8 81       	ld	r30, Y
    4d62:	f9 81       	ldd	r31, Y+1	; 0x01
    4d64:	09 95       	icall
	i2c.connect(PCF8563, TWI_READ);								// connect to PCF8563 (Read mode) by sending its ID
    4d66:	ea 81       	ldd	r30, Y+2	; 0x02
    4d68:	fb 81       	ldd	r31, Y+3	; 0x03
    4d6a:	61 e0       	ldi	r22, 0x01	; 1
    4d6c:	81 e5       	ldi	r24, 0x51	; 81
    4d6e:	09 95       	icall
	result.days = i2c.master_read(TWI_ACK) & ~0xC0;				// read Day and return Positive ACK
    4d70:	ee 81       	ldd	r30, Y+6	; 0x06
    4d72:	ff 81       	ldd	r31, Y+7	; 0x07
    4d74:	81 e0       	ldi	r24, 0x01	; 1
    4d76:	09 95       	icall
    4d78:	08 2f       	mov	r16, r24
	result.weekdays = i2c.master_read(TWI_ACK) & ~0xF8;			// read Month and return Positive ACK
    4d7a:	ee 81       	ldd	r30, Y+6	; 0x06
    4d7c:	ff 81       	ldd	r31, Y+7	; 0x07
    4d7e:	81 e0       	ldi	r24, 0x01	; 1
    4d80:	09 95       	icall
    4d82:	f8 2e       	mov	r15, r24
	result.century_months = i2c.master_read(TWI_ACK) & ~0xE0;
    4d84:	ee 81       	ldd	r30, Y+6	; 0x06
    4d86:	ff 81       	ldd	r31, Y+7	; 0x07
    4d88:	81 e0       	ldi	r24, 0x01	; 1
    4d8a:	09 95       	icall
    4d8c:	18 2f       	mov	r17, r24
	result.years = i2c.master_read(TWI_NACK);				    // read Year and return Negative/No ACK
    4d8e:	ee 81       	ldd	r30, Y+6	; 0x06
    4d90:	ff 81       	ldd	r31, Y+7	; 0x07
    4d92:	80 e0       	ldi	r24, 0x00	; 0
    4d94:	09 95       	icall
    4d96:	e8 2e       	mov	r14, r24
	i2c.stop();													// Stop I2C communication after reading the Date
    4d98:	e8 85       	ldd	r30, Y+8	; 0x08
    4d9a:	f9 85       	ldd	r31, Y+9	; 0x09
    4d9c:	09 95       	icall
	return result;
    4d9e:	71 2f       	mov	r23, r17
    4da0:	7f 71       	andi	r23, 0x1F	; 31
}
    4da2:	6e 2d       	mov	r22, r14
    4da4:	8f 2d       	mov	r24, r15
    4da6:	87 70       	andi	r24, 0x07	; 7
    4da8:	90 2f       	mov	r25, r16
    4daa:	9f 73       	andi	r25, 0x3F	; 63
    4dac:	df 91       	pop	r29
    4dae:	cf 91       	pop	r28
    4db0:	1f 91       	pop	r17
    4db2:	0f 91       	pop	r16
    4db4:	ff 90       	pop	r15
    4db6:	ef 90       	pop	r14
    4db8:	08 95       	ret

00004dba <PCF8563RTC_bcd2dec>:
// uint8_t PCF8563RTC_bcd2dec(uint8_t num)
uint8_t PCF8563RTC_bcd2dec(uint8_t num)
{
	return ((num / 16 * 10) + (num % 16));
    4dba:	98 2f       	mov	r25, r24
    4dbc:	92 95       	swap	r25
    4dbe:	9f 70       	andi	r25, 0x0F	; 15
    4dc0:	99 0f       	add	r25, r25
    4dc2:	29 2f       	mov	r18, r25
    4dc4:	22 0f       	add	r18, r18
    4dc6:	22 0f       	add	r18, r18
    4dc8:	92 0f       	add	r25, r18
    4dca:	8f 70       	andi	r24, 0x0F	; 15
}
    4dcc:	89 0f       	add	r24, r25
    4dce:	08 95       	ret

00004dd0 <PCF8563RTC_bintobcd>:
// uint8_t PCF8563RTC_bintobcd(uint8_t bin)
uint8_t PCF8563RTC_bintobcd(uint8_t bin)
{
	return (((bin) / 10) << 4) + ((bin) % 10);
    4dd0:	9d ec       	ldi	r25, 0xCD	; 205
    4dd2:	89 9f       	mul	r24, r25
    4dd4:	91 2d       	mov	r25, r1
    4dd6:	11 24       	eor	r1, r1
    4dd8:	96 95       	lsr	r25
    4dda:	96 95       	lsr	r25
    4ddc:	96 95       	lsr	r25
    4dde:	39 2f       	mov	r19, r25
    4de0:	33 0f       	add	r19, r19
    4de2:	23 2f       	mov	r18, r19
    4de4:	22 0f       	add	r18, r18
    4de6:	22 0f       	add	r18, r18
    4de8:	23 0f       	add	r18, r19
    4dea:	82 1b       	sub	r24, r18
}
    4dec:	20 e1       	ldi	r18, 0x10	; 16
    4dee:	92 9f       	mul	r25, r18
    4df0:	80 0d       	add	r24, r0
    4df2:	11 24       	eor	r1, r1
    4df4:	08 95       	ret

00004df6 <PCF8563RTC_Init>:
	
	return pcf;
}
// void PCF8563RTC_Init(uint8_t prescaler)
void PCF8563RTC_Init(void)
{
    4df6:	cf 93       	push	r28
    4df8:	df 93       	push	r29
	i2c.start();									// Start I2C communication
    4dfa:	ca ec       	ldi	r28, 0xCA	; 202
    4dfc:	da e0       	ldi	r29, 0x0A	; 10
    4dfe:	e8 81       	ld	r30, Y
    4e00:	f9 81       	ldd	r31, Y+1	; 0x01
    4e02:	09 95       	icall
	i2c.connect(PCF8563, TWI_WRITE);				// Connect to PCF8563 by sending its ID on I2c Bus
    4e04:	ea 81       	ldd	r30, Y+2	; 0x02
    4e06:	fb 81       	ldd	r31, Y+3	; 0x03
    4e08:	60 e0       	ldi	r22, 0x00	; 0
    4e0a:	81 e5       	ldi	r24, 0x51	; 81
    4e0c:	09 95       	icall
	i2c.master_write(PCF8563ControlRegAddress_U8);	// Select the PCF8563 ControlRegister to configure PCF8563
    4e0e:	ec 81       	ldd	r30, Y+4	; 0x04
    4e10:	fd 81       	ldd	r31, Y+5	; 0x05
    4e12:	80 e0       	ldi	r24, 0x00	; 0
    4e14:	09 95       	icall
	i2c.master_write(0x00);							// Write 0x00 to Control register to disable SQW-Out
    4e16:	ec 81       	ldd	r30, Y+4	; 0x04
    4e18:	fd 81       	ldd	r31, Y+5	; 0x05
    4e1a:	80 e0       	ldi	r24, 0x00	; 0
    4e1c:	09 95       	icall
	i2c.stop();										// Stop I2C communication after initializing PCF8563
    4e1e:	e8 85       	ldd	r30, Y+8	; 0x08
    4e20:	f9 85       	ldd	r31, Y+9	; 0x09
    4e22:	09 95       	icall
}
    4e24:	df 91       	pop	r29
    4e26:	cf 91       	pop	r28
    4e28:	08 95       	ret

00004e2a <PCF8563RTCenable>:
uint8_t PCF8563RTC_bintobcd(uint8_t bin);

/*** Procedure & Function ***/
// PCF8563RTC PCF8563RTCenable(uint8_t prescaler)
PCF8563RTC PCF8563RTCenable(uint8_t prescaler)
{
    4e2a:	0f 93       	push	r16
    4e2c:	1f 93       	push	r17
    4e2e:	cf 93       	push	r28
    4e30:	df 93       	push	r29
    4e32:	cd b7       	in	r28, 0x3d	; 61
    4e34:	de b7       	in	r29, 0x3e	; 62
    4e36:	2c 97       	sbiw	r28, 0x0c	; 12
    4e38:	0f b6       	in	r0, 0x3f	; 63
    4e3a:	f8 94       	cli
    4e3c:	de bf       	out	0x3e, r29	; 62
    4e3e:	0f be       	out	0x3f, r0	; 63
    4e40:	cd bf       	out	0x3d, r28	; 61
    4e42:	8c 01       	movw	r16, r24
    4e44:	46 2f       	mov	r20, r22
	PCF8563RTC pcf;
	i2c = TWIenable('A', prescaler); // Initialize the I2c module.
    4e46:	61 e4       	ldi	r22, 0x41	; 65
    4e48:	ce 01       	movw	r24, r28
    4e4a:	01 96       	adiw	r24, 0x01	; 1
    4e4c:	0e 94 f0 14 	call	0x29e0	; 0x29e0 <TWIenable>
    4e50:	8c e0       	ldi	r24, 0x0C	; 12
    4e52:	fe 01       	movw	r30, r28
    4e54:	31 96       	adiw	r30, 0x01	; 1
    4e56:	aa ec       	ldi	r26, 0xCA	; 202
    4e58:	ba e0       	ldi	r27, 0x0A	; 10
    4e5a:	01 90       	ld	r0, Z+
    4e5c:	0d 92       	st	X+, r0
    4e5e:	8a 95       	dec	r24
    4e60:	e1 f7       	brne	.-8      	; 0x4e5a <PCF8563RTCenable+0x30>
	pcf.GetTime = PCF8563RTC_GetTime;
	pcf.GetDate = PCF8563RTC_GetDate;
	pcf.bcd2dec = PCF8563RTC_bcd2dec;
	pcf.bintobcd = PCF8563RTC_bintobcd;
	
	PCF8563RTC_Init();
    4e62:	c9 df       	rcall	.-110    	; 0x4df6 <PCF8563RTC_Init>
	
	return pcf;
    4e64:	82 e1       	ldi	r24, 0x12	; 18
    4e66:	95 e2       	ldi	r25, 0x25	; 37
    4e68:	f8 01       	movw	r30, r16
    4e6a:	91 83       	std	Z+1, r25	; 0x01
    4e6c:	80 83       	st	Z, r24
    4e6e:	8d e3       	ldi	r24, 0x3D	; 61
    4e70:	95 e2       	ldi	r25, 0x25	; 37
    4e72:	93 83       	std	Z+3, r25	; 0x03
    4e74:	82 83       	std	Z+2, r24	; 0x02
    4e76:	8a e5       	ldi	r24, 0x5A	; 90
    4e78:	95 e2       	ldi	r25, 0x25	; 37
    4e7a:	95 83       	std	Z+5, r25	; 0x05
    4e7c:	84 83       	std	Z+4, r24	; 0x04
    4e7e:	87 e7       	ldi	r24, 0x77	; 119
    4e80:	95 e2       	ldi	r25, 0x25	; 37
    4e82:	97 83       	std	Z+7, r25	; 0x07
    4e84:	86 83       	std	Z+6, r24	; 0x06
    4e86:	84 e9       	ldi	r24, 0x94	; 148
    4e88:	95 e2       	ldi	r25, 0x25	; 37
    4e8a:	91 87       	std	Z+9, r25	; 0x09
    4e8c:	80 87       	std	Z+8, r24	; 0x08
    4e8e:	87 eb       	ldi	r24, 0xB7	; 183
    4e90:	95 e2       	ldi	r25, 0x25	; 37
    4e92:	93 87       	std	Z+11, r25	; 0x0b
    4e94:	82 87       	std	Z+10, r24	; 0x0a
    4e96:	80 e4       	ldi	r24, 0x40	; 64
    4e98:	96 e2       	ldi	r25, 0x26	; 38
    4e9a:	95 87       	std	Z+13, r25	; 0x0d
    4e9c:	84 87       	std	Z+12, r24	; 0x0c
    4e9e:	83 e2       	ldi	r24, 0x23	; 35
    4ea0:	96 e2       	ldi	r25, 0x26	; 38
    4ea2:	97 87       	std	Z+15, r25	; 0x0f
    4ea4:	86 87       	std	Z+14, r24	; 0x0e
    4ea6:	86 e0       	ldi	r24, 0x06	; 6
    4ea8:	96 e2       	ldi	r25, 0x26	; 38
    4eaa:	91 8b       	std	Z+17, r25	; 0x11
    4eac:	80 8b       	std	Z+16, r24	; 0x10
    4eae:	89 ee       	ldi	r24, 0xE9	; 233
    4eb0:	95 e2       	ldi	r25, 0x25	; 37
    4eb2:	93 8b       	std	Z+19, r25	; 0x13
    4eb4:	82 8b       	std	Z+18, r24	; 0x12
    4eb6:	8d e5       	ldi	r24, 0x5D	; 93
    4eb8:	96 e2       	ldi	r25, 0x26	; 38
    4eba:	95 8b       	std	Z+21, r25	; 0x15
    4ebc:	84 8b       	std	Z+20, r24	; 0x14
    4ebe:	89 e9       	ldi	r24, 0x99	; 153
    4ec0:	96 e2       	ldi	r25, 0x26	; 38
    4ec2:	97 8b       	std	Z+23, r25	; 0x17
    4ec4:	86 8b       	std	Z+22, r24	; 0x16
    4ec6:	8d ed       	ldi	r24, 0xDD	; 221
    4ec8:	96 e2       	ldi	r25, 0x26	; 38
    4eca:	91 8f       	std	Z+25, r25	; 0x19
    4ecc:	80 8f       	std	Z+24, r24	; 0x18
    4ece:	88 ee       	ldi	r24, 0xE8	; 232
    4ed0:	96 e2       	ldi	r25, 0x26	; 38
    4ed2:	93 8f       	std	Z+27, r25	; 0x1b
    4ed4:	82 8f       	std	Z+26, r24	; 0x1a
}
    4ed6:	c8 01       	movw	r24, r16
    4ed8:	2c 96       	adiw	r28, 0x0c	; 12
    4eda:	0f b6       	in	r0, 0x3f	; 63
    4edc:	f8 94       	cli
    4ede:	de bf       	out	0x3e, r29	; 62
    4ee0:	0f be       	out	0x3f, r0	; 63
    4ee2:	cd bf       	out	0x3d, r28	; 61
    4ee4:	df 91       	pop	r29
    4ee6:	cf 91       	pop	r28
    4ee8:	1f 91       	pop	r17
    4eea:	0f 91       	pop	r16
    4eec:	08 95       	ret

00004eee <PORTINIT>:
}// MAIN

void PORTINIT(void)
{
	// INPUT
	m128.portf.reg->ddr = 0x00;
    4eee:	e6 e2       	ldi	r30, 0x26	; 38
    4ef0:	fb e0       	ldi	r31, 0x0B	; 11
    4ef2:	84 8d       	ldd	r24, Z+28	; 0x1c
    4ef4:	95 8d       	ldd	r25, Z+29	; 0x1d
    4ef6:	dc 01       	movw	r26, r24
    4ef8:	af 5b       	subi	r26, 0xBF	; 191
    4efa:	bf 4f       	sbci	r27, 0xFF	; 255
    4efc:	1c 92       	st	X, r1
	m128.portf.reg->port = 0x0F;
    4efe:	11 96       	adiw	r26, 0x01	; 1
    4f00:	2f e0       	ldi	r18, 0x0F	; 15
    4f02:	2c 93       	st	X, r18
	// OUTPUT
	m128.portb.reg->ddr |= (1<<5) | (1<<6) | (1<<7);
    4f04:	a4 89       	ldd	r26, Z+20	; 0x14
    4f06:	b5 89       	ldd	r27, Z+21	; 0x15
    4f08:	11 96       	adiw	r26, 0x01	; 1
    4f0a:	8c 91       	ld	r24, X
    4f0c:	11 97       	sbiw	r26, 0x01	; 1
    4f0e:	80 6e       	ori	r24, 0xE0	; 224
    4f10:	11 96       	adiw	r26, 0x01	; 1
    4f12:	8c 93       	st	X, r24
	// OUTPUT PULLUP
	m128.portc.reg->ddr = 0xFF;
    4f14:	a6 89       	ldd	r26, Z+22	; 0x16
    4f16:	b7 89       	ldd	r27, Z+23	; 0x17
    4f18:	8f ef       	ldi	r24, 0xFF	; 255
    4f1a:	11 96       	adiw	r26, 0x01	; 1
    4f1c:	8c 93       	st	X, r24
	m128.portc.reg->port = 0x00;
    4f1e:	06 88       	ldd	r0, Z+22	; 0x16
    4f20:	f7 89       	ldd	r31, Z+23	; 0x17
    4f22:	e0 2d       	mov	r30, r0
    4f24:	12 82       	std	Z+2, r1	; 0x02
    4f26:	08 95       	ret

00004f28 <main>:
ISR(TIMER0_COMP_vect);
ISR(TIMER2_COMP_vect);

/**** Procedure & Function ****/
int main(void)
{
    4f28:	cf 93       	push	r28
    4f2a:	df 93       	push	r29
    4f2c:	cd b7       	in	r28, 0x3d	; 61
    4f2e:	de b7       	in	r29, 0x3e	; 62
    4f30:	ca 5c       	subi	r28, 0xCA	; 202
    4f32:	d1 40       	sbci	r29, 0x01	; 1
    4f34:	0f b6       	in	r0, 0x3f	; 63
    4f36:	f8 94       	cli
    4f38:	de bf       	out	0x3e, r29	; 62
    4f3a:	0f be       	out	0x3f, r0	; 63
    4f3c:	cd bf       	out	0x3d, r28	; 61
// Inic File mcu var
m128 = ATMEGA128enable(); // Image enable
    4f3e:	ce 01       	movw	r24, r28
    4f40:	8e 59       	subi	r24, 0x9E	; 158
    4f42:	9e 4f       	sbci	r25, 0xFE	; 254
    4f44:	0e 94 0c 08 	call	0x1018	; 0x1018 <ATMEGA128enable>
    4f48:	82 e5       	ldi	r24, 0x52	; 82
    4f4a:	fe 01       	movw	r30, r28
    4f4c:	ee 59       	subi	r30, 0x9E	; 158
    4f4e:	fe 4f       	sbci	r31, 0xFE	; 254
    4f50:	a6 e2       	ldi	r26, 0x26	; 38
    4f52:	bb e0       	ldi	r27, 0x0B	; 11
    4f54:	01 90       	ld	r0, Z+
    4f56:	0d 92       	st	X+, r0
    4f58:	8a 95       	dec	r24
    4f5a:	e1 f7       	brne	.-8      	; 0x4f54 <main+0x2c>

// Inic procedure & function
PORTINIT(); // Inic Ports
    4f5c:	c8 df       	rcall	.-112    	; 0x4eee <PORTINIT>
// Inic File var
function= FUNCenable(); // Function Library
    4f5e:	ce 01       	movw	r24, r28
    4f60:	8e 59       	subi	r24, 0x9E	; 158
    4f62:	9e 4f       	sbci	r25, 0xFE	; 254
    4f64:	0e 94 b6 1e 	call	0x3d6c	; 0x3d6c <FUNCenable>
    4f68:	88 e4       	ldi	r24, 0x48	; 72
    4f6a:	fe 01       	movw	r30, r28
    4f6c:	ee 59       	subi	r30, 0x9E	; 158
    4f6e:	fe 4f       	sbci	r31, 0xFE	; 254
    4f70:	ae ed       	ldi	r26, 0xDE	; 222
    4f72:	ba e0       	ldi	r27, 0x0A	; 10
    4f74:	01 90       	ld	r0, Z+
    4f76:	0d 92       	st	X+, r0
    4f78:	8a 95       	dec	r24
    4f7a:	e1 f7       	brne	.-8      	; 0x4f74 <main+0x4c>
LCD0 lcd0 = LCD0enable(&DDRA,&PINA,&PORTA); // LCD Display 4X20
    4f7c:	2b e3       	ldi	r18, 0x3B	; 59
    4f7e:	30 e0       	ldi	r19, 0x00	; 0
    4f80:	49 e3       	ldi	r20, 0x39	; 57
    4f82:	50 e0       	ldi	r21, 0x00	; 0
    4f84:	6a e3       	ldi	r22, 0x3A	; 58
    4f86:	70 e0       	ldi	r23, 0x00	; 0
    4f88:	ce 01       	movw	r24, r28
    4f8a:	8e 51       	subi	r24, 0x1E	; 30
    4f8c:	9f 4f       	sbci	r25, 0xFF	; 255
    4f8e:	e0 dc       	rcall	.-1600   	; 0x4950 <LCD0enable>
    4f90:	c8 51       	subi	r28, 0x18	; 24
    4f92:	df 4f       	sbci	r29, 0xFF	; 255
    4f94:	28 81       	ld	r18, Y
    4f96:	39 81       	ldd	r19, Y+1	; 0x01
    4f98:	c8 5e       	subi	r28, 0xE8	; 232
    4f9a:	d0 40       	sbci	r29, 0x00	; 0
    4f9c:	c8 54       	subi	r28, 0x48	; 72
    4f9e:	de 4f       	sbci	r29, 0xFE	; 254
    4fa0:	39 83       	std	Y+1, r19	; 0x01
    4fa2:	28 83       	st	Y, r18
    4fa4:	c8 5b       	subi	r28, 0xB8	; 184
    4fa6:	d1 40       	sbci	r29, 0x01	; 1
    4fa8:	c2 51       	subi	r28, 0x12	; 18
    4faa:	df 4f       	sbci	r29, 0xFF	; 255
    4fac:	88 80       	ld	r8, Y
    4fae:	99 80       	ldd	r9, Y+1	; 0x01
    4fb0:	ce 5e       	subi	r28, 0xEE	; 238
    4fb2:	d0 40       	sbci	r29, 0x00	; 0
    4fb4:	c0 51       	subi	r28, 0x10	; 16
    4fb6:	df 4f       	sbci	r29, 0xFF	; 255
    4fb8:	88 81       	ld	r24, Y
    4fba:	99 81       	ldd	r25, Y+1	; 0x01
    4fbc:	c0 5f       	subi	r28, 0xF0	; 240
    4fbe:	d0 40       	sbci	r29, 0x00	; 0
    4fc0:	c7 53       	subi	r28, 0x37	; 55
    4fc2:	de 4f       	sbci	r29, 0xFE	; 254
    4fc4:	99 83       	std	Y+1, r25	; 0x01
    4fc6:	88 83       	st	Y, r24
    4fc8:	c9 5c       	subi	r28, 0xC9	; 201
    4fca:	d1 40       	sbci	r29, 0x01	; 1
    4fcc:	ce 50       	subi	r28, 0x0E	; 14
    4fce:	df 4f       	sbci	r29, 0xFF	; 255
    4fd0:	a8 81       	ld	r26, Y
    4fd2:	b9 81       	ldd	r27, Y+1	; 0x01
    4fd4:	c2 5f       	subi	r28, 0xF2	; 242
    4fd6:	d0 40       	sbci	r29, 0x00	; 0
    4fd8:	ca 54       	subi	r28, 0x4A	; 74
    4fda:	de 4f       	sbci	r29, 0xFE	; 254
    4fdc:	b9 83       	std	Y+1, r27	; 0x01
    4fde:	a8 83       	st	Y, r26
    4fe0:	c6 5b       	subi	r28, 0xB6	; 182
    4fe2:	d1 40       	sbci	r29, 0x01	; 1
    4fe4:	cc 50       	subi	r28, 0x0C	; 12
    4fe6:	df 4f       	sbci	r29, 0xFF	; 255
    4fe8:	28 80       	ld	r2, Y
    4fea:	39 80       	ldd	r3, Y+1	; 0x01
    4fec:	c4 5f       	subi	r28, 0xF4	; 244
    4fee:	d0 40       	sbci	r29, 0x00	; 0
KEYPAD keypad = KEYPADenable(&DDRE,&PINE,&PORTE); // Keyboard
    4ff0:	43 e2       	ldi	r20, 0x23	; 35
    4ff2:	50 e0       	ldi	r21, 0x00	; 0
    4ff4:	61 e2       	ldi	r22, 0x21	; 33
    4ff6:	70 e0       	ldi	r23, 0x00	; 0
    4ff8:	82 e2       	ldi	r24, 0x22	; 34
    4ffa:	90 e0       	ldi	r25, 0x00	; 0
    4ffc:	fe d9       	rcall	.-3076   	; 0x43fa <KEYPADenable>
    4ffe:	c8 50       	subi	r28, 0x08	; 8
    5000:	df 4f       	sbci	r29, 0xFF	; 255
    5002:	28 83       	st	Y, r18
    5004:	c8 5f       	subi	r28, 0xF8	; 248
    5006:	d0 40       	sbci	r29, 0x00	; 0
    5008:	c7 50       	subi	r28, 0x07	; 7
    500a:	df 4f       	sbci	r29, 0xFF	; 255
    500c:	38 83       	st	Y, r19
    500e:	c9 5f       	subi	r28, 0xF9	; 249
    5010:	d0 40       	sbci	r29, 0x00	; 0
    5012:	c6 50       	subi	r28, 0x06	; 6
    5014:	df 4f       	sbci	r29, 0xFF	; 255
    5016:	48 83       	st	Y, r20
    5018:	ca 5f       	subi	r28, 0xFA	; 250
    501a:	d0 40       	sbci	r29, 0x00	; 0
    501c:	c5 50       	subi	r28, 0x05	; 5
    501e:	df 4f       	sbci	r29, 0xFF	; 255
    5020:	58 83       	st	Y, r21
    5022:	cb 5f       	subi	r28, 0xFB	; 251
    5024:	d0 40       	sbci	r29, 0x00	; 0
    5026:	c4 50       	subi	r28, 0x04	; 4
    5028:	df 4f       	sbci	r29, 0xFF	; 255
    502a:	68 83       	st	Y, r22
    502c:	cc 5f       	subi	r28, 0xFC	; 252
    502e:	d0 40       	sbci	r29, 0x00	; 0
    5030:	c3 50       	subi	r28, 0x03	; 3
    5032:	df 4f       	sbci	r29, 0xFF	; 255
    5034:	78 83       	st	Y, r23
    5036:	cd 5f       	subi	r28, 0xFD	; 253
    5038:	d0 40       	sbci	r29, 0x00	; 0
    503a:	c2 50       	subi	r28, 0x02	; 2
    503c:	df 4f       	sbci	r29, 0xFF	; 255
    503e:	88 83       	st	Y, r24
    5040:	ce 5f       	subi	r28, 0xFE	; 254
    5042:	d0 40       	sbci	r29, 0x00	; 0
    5044:	c1 50       	subi	r28, 0x01	; 1
    5046:	df 4f       	sbci	r29, 0xFF	; 255
    5048:	98 83       	st	Y, r25
    504a:	cf 5f       	subi	r28, 0xFF	; 255
    504c:	d0 40       	sbci	r29, 0x00	; 0
    504e:	c4 50       	subi	r28, 0x04	; 4
    5050:	df 4f       	sbci	r29, 0xFF	; 255
    5052:	48 80       	ld	r4, Y
    5054:	59 80       	ldd	r5, Y+1	; 0x01
    5056:	cc 5f       	subi	r28, 0xFC	; 252
    5058:	d0 40       	sbci	r29, 0x00	; 0
    505a:	c2 50       	subi	r28, 0x02	; 2
    505c:	df 4f       	sbci	r29, 0xFF	; 255
    505e:	e8 81       	ld	r30, Y
    5060:	f9 81       	ldd	r31, Y+1	; 0x01
    5062:	ce 5f       	subi	r28, 0xFE	; 254
    5064:	d0 40       	sbci	r29, 0x00	; 0
    5066:	c2 54       	subi	r28, 0x42	; 66
    5068:	de 4f       	sbci	r29, 0xFE	; 254
    506a:	f9 83       	std	Y+1, r31	; 0x01
    506c:	e8 83       	st	Y, r30
    506e:	ce 5b       	subi	r28, 0xBE	; 190
    5070:	d1 40       	sbci	r29, 0x01	; 1
ANALOG analog = m128.adc.enable(1, 128, 1, 0); // Channel 0 for Position
    5072:	06 e2       	ldi	r16, 0x26	; 38
    5074:	1b e0       	ldi	r17, 0x0B	; 11
    5076:	1f 92       	push	r1
    5078:	1f 92       	push	r1
    507a:	1f 92       	push	r1
    507c:	81 e0       	ldi	r24, 0x01	; 1
    507e:	8f 93       	push	r24
    5080:	90 e8       	ldi	r25, 0x80	; 128
    5082:	9f 93       	push	r25
    5084:	8f 93       	push	r24
    5086:	d8 01       	movw	r26, r16
    5088:	16 96       	adiw	r26, 0x06	; 6
    508a:	6d 91       	ld	r22, X+
    508c:	7c 91       	ld	r23, X
    508e:	17 97       	sbiw	r26, 0x07	; 7
    5090:	fb 01       	movw	r30, r22
    5092:	09 95       	icall
    5094:	c6 54       	subi	r28, 0x46	; 70
    5096:	de 4f       	sbci	r29, 0xFE	; 254
    5098:	68 83       	st	Y, r22
    509a:	79 83       	std	Y+1, r23	; 0x01
    509c:	8a 83       	std	Y+2, r24	; 0x02
    509e:	9b 83       	std	Y+3, r25	; 0x03
    50a0:	ca 5b       	subi	r28, 0xBA	; 186
    50a2:	d1 40       	sbci	r29, 0x01	; 1
TIMER_COUNTER0 timer0 = m128.tc0.enable(2,2); // 1Hz to HC595
    50a4:	d8 01       	movw	r26, r16
    50a6:	d6 96       	adiw	r26, 0x36	; 54
    50a8:	ed 91       	ld	r30, X+
    50aa:	fc 91       	ld	r31, X
    50ac:	d7 97       	sbiw	r26, 0x37	; 55
    50ae:	42 e0       	ldi	r20, 0x02	; 2
    50b0:	62 e0       	ldi	r22, 0x02	; 2
    50b2:	ce 01       	movw	r24, r28
    50b4:	93 95       	inc	r25
    50b6:	09 95       	icall
TIMER_COUNTER1 timer1 = m128.tc1.enable(9,0); // PWM Positioning
    50b8:	d8 01       	movw	r26, r16
    50ba:	9a 96       	adiw	r26, 0x2a	; 42
    50bc:	ed 91       	ld	r30, X+
    50be:	fc 91       	ld	r31, X
    50c0:	9b 97       	sbiw	r26, 0x2b	; 43
    50c2:	40 e0       	ldi	r20, 0x00	; 0
    50c4:	69 e0       	ldi	r22, 0x09	; 9
    50c6:	ce 01       	movw	r24, r28
    50c8:	80 5f       	subi	r24, 0xF0	; 240
    50ca:	9e 4f       	sbci	r25, 0xFE	; 254
    50cc:	09 95       	icall
    50ce:	c8 5e       	subi	r28, 0xE8	; 232
    50d0:	de 4f       	sbci	r29, 0xFE	; 254
    50d2:	e8 81       	ld	r30, Y
    50d4:	f9 81       	ldd	r31, Y+1	; 0x01
    50d6:	c8 51       	subi	r28, 0x18	; 24
    50d8:	d1 40       	sbci	r29, 0x01	; 1
    50da:	cb 53       	subi	r28, 0x3B	; 59
    50dc:	de 4f       	sbci	r29, 0xFE	; 254
    50de:	f9 83       	std	Y+1, r31	; 0x01
    50e0:	e8 83       	st	Y, r30
    50e2:	c5 5c       	subi	r28, 0xC5	; 197
    50e4:	d1 40       	sbci	r29, 0x01	; 1
TIMER_COUNTER2 timer2 = m128.tc2.enable(2,2);
    50e6:	d8 01       	movw	r26, r16
    50e8:	d2 96       	adiw	r26, 0x32	; 50
    50ea:	ed 91       	ld	r30, X+
    50ec:	fc 91       	ld	r31, X
    50ee:	d3 97       	sbiw	r26, 0x33	; 51
    50f0:	42 e0       	ldi	r20, 0x02	; 2
    50f2:	62 e0       	ldi	r22, 0x02	; 2
    50f4:	ce 01       	movw	r24, r28
    50f6:	80 5e       	subi	r24, 0xE0	; 224
    50f8:	9e 4f       	sbci	r25, 0xFE	; 254
    50fa:	09 95       	icall
rtc = PCF8563RTCenable(16); // RTC with I2C
    50fc:	60 e1       	ldi	r22, 0x10	; 16
    50fe:	ce 01       	movw	r24, r28
    5100:	8e 59       	subi	r24, 0x9E	; 158
    5102:	9e 4f       	sbci	r25, 0xFE	; 254
    5104:	92 de       	rcall	.-732    	; 0x4e2a <PCF8563RTCenable>
    5106:	8c e1       	ldi	r24, 0x1C	; 28
    5108:	fe 01       	movw	r30, r28
    510a:	ee 59       	subi	r30, 0x9E	; 158
    510c:	fe 4f       	sbci	r31, 0xFE	; 254
    510e:	ad e7       	ldi	r26, 0x7D	; 125
    5110:	bb e0       	ldi	r27, 0x0B	; 11
    5112:	01 90       	ld	r0, Z+
    5114:	0d 92       	st	X+, r0
    5116:	8a 95       	dec	r24
    5118:	e1 f7       	brne	.-8      	; 0x5112 <main+0x1ea>
shift = HC595enable(&DDRG,&PORTG,2,0,1);
    511a:	01 e0       	ldi	r16, 0x01	; 1
    511c:	20 e0       	ldi	r18, 0x00	; 0
    511e:	42 e0       	ldi	r20, 0x02	; 2
    5120:	65 e6       	ldi	r22, 0x65	; 101
    5122:	70 e0       	ldi	r23, 0x00	; 0
    5124:	84 e6       	ldi	r24, 0x64	; 100
    5126:	90 e0       	ldi	r25, 0x00	; 0
    5128:	0e 94 80 01 	call	0x300	; 0x300 <HC595enable>
    512c:	20 93 d6 0a 	sts	0x0AD6, r18	; 0x800ad6 <shift>
    5130:	30 93 d7 0a 	sts	0x0AD7, r19	; 0x800ad7 <shift+0x1>
    5134:	40 93 d8 0a 	sts	0x0AD8, r20	; 0x800ad8 <shift+0x2>
    5138:	50 93 d9 0a 	sts	0x0AD9, r21	; 0x800ad9 <shift+0x3>
    513c:	60 93 da 0a 	sts	0x0ADA, r22	; 0x800ada <shift+0x4>
    5140:	70 93 db 0a 	sts	0x0ADB, r23	; 0x800adb <shift+0x5>
uart = m128.usart1.enable(25,8,1,NONE); // UART 103 para 9600, 68 para 14400, 25 para 38400, 8 para 115200
    5144:	e0 91 68 0b 	lds	r30, 0x0B68	; 0x800b68 <m128+0x42>
    5148:	f0 91 69 0b 	lds	r31, 0x0B69	; 0x800b69 <m128+0x43>
    514c:	00 e0       	ldi	r16, 0x00	; 0
    514e:	10 e0       	ldi	r17, 0x00	; 0
    5150:	21 e0       	ldi	r18, 0x01	; 1
    5152:	30 e0       	ldi	r19, 0x00	; 0
    5154:	48 e0       	ldi	r20, 0x08	; 8
    5156:	50 e0       	ldi	r21, 0x00	; 0
    5158:	69 e1       	ldi	r22, 0x19	; 25
    515a:	70 e0       	ldi	r23, 0x00	; 0
    515c:	ce 01       	movw	r24, r28
    515e:	8e 59       	subi	r24, 0x9E	; 158
    5160:	9e 4f       	sbci	r25, 0xFE	; 254
    5162:	09 95       	icall
    5164:	82 e1       	ldi	r24, 0x12	; 18
    5166:	fe 01       	movw	r30, r28
    5168:	ee 59       	subi	r30, 0x9E	; 158
    516a:	fe 4f       	sbci	r31, 0xFE	; 254
    516c:	ad e9       	ldi	r26, 0x9D	; 157
    516e:	bb e0       	ldi	r27, 0x0B	; 11
    5170:	01 90       	ld	r0, Z+
    5172:	0d 92       	st	X+, r0
    5174:	8a 95       	dec	r24
    5176:	e1 f7       	brne	.-8      	; 0x5170 <main+0x248>

// local var
char Menu = '1'; // Main menu selector
int AT = 0;
uint16_t adcvalue; // analog reading
char str[6]="0"; // analog vector
    5178:	ce 01       	movw	r24, r28
    517a:	80 5d       	subi	r24, 0xD0	; 208
    517c:	9e 4f       	sbci	r25, 0xFE	; 254
    517e:	40 e3       	ldi	r20, 0x30	; 48
    5180:	50 e0       	ldi	r21, 0x00	; 0
    5182:	fc 01       	movw	r30, r24
    5184:	41 93       	st	Z+, r20
    5186:	51 93       	st	Z+, r21
    5188:	24 e0       	ldi	r18, 0x04	; 4
    518a:	df 01       	movw	r26, r30
    518c:	32 2f       	mov	r19, r18
    518e:	1d 92       	st	X+, r1
    5190:	3a 95       	dec	r19
    5192:	e9 f7       	brne	.-6      	; 0x518e <main+0x266>
int16_t mvalue=0; // manual position reading
int16_t m_value; // manual positioning
char mstr[6]="0"; // manual position vector
    5194:	fe 01       	movw	r30, r28
    5196:	ea 5c       	subi	r30, 0xCA	; 202
    5198:	fe 4f       	sbci	r31, 0xFE	; 254
    519a:	41 93       	st	Z+, r20
    519c:	51 93       	st	Z+, r21
    519e:	df 01       	movw	r26, r30
    51a0:	1d 92       	st	X+, r1
    51a2:	2a 95       	dec	r18
    51a4:	e9 f7       	brne	.-6      	; 0x51a0 <main+0x278>
char tstr[6]; // time vector
char cal='0'; // Sub Menu for setting up date and time
uint16_t set;
ptr=str;
    51a6:	90 93 be 09 	sts	0x09BE, r25	; 0x8009be <ptr+0x1>
    51aa:	80 93 bd 09 	sts	0x09BD, r24	; 0x8009bd <ptr>
uint16_t positionhour = 12;
signal = 0;
    51ae:	10 92 79 0b 	sts	0x0B79, r1	; 0x800b79 <signal+0x1>
    51b2:	10 92 78 0b 	sts	0x0B78, r1	; 0x800b78 <signal>
counter1 = 0;
    51b6:	10 92 dd 0a 	sts	0x0ADD, r1	; 0x800add <counter1+0x1>
    51ba:	10 92 dc 0a 	sts	0x0ADC, r1	; 0x800adc <counter1>

//uint16_t var = RAMEND;
// RAMSTART

// Parameters timers
timer0.compare(249);
    51be:	ca 5f       	subi	r28, 0xFA	; 250
    51c0:	de 4f       	sbci	r29, 0xFE	; 254
    51c2:	e8 81       	ld	r30, Y
    51c4:	f9 81       	ldd	r31, Y+1	; 0x01
    51c6:	c6 50       	subi	r28, 0x06	; 6
    51c8:	d1 40       	sbci	r29, 0x01	; 1
    51ca:	89 ef       	ldi	r24, 0xF9	; 249
    51cc:	09 95       	icall
timer0.start(64);
    51ce:	c4 5f       	subi	r28, 0xF4	; 244
    51d0:	de 4f       	sbci	r29, 0xFE	; 254
    51d2:	e8 81       	ld	r30, Y
    51d4:	f9 81       	ldd	r31, Y+1	; 0x01
    51d6:	cc 50       	subi	r28, 0x0C	; 12
    51d8:	d1 40       	sbci	r29, 0x01	; 1
    51da:	80 e4       	ldi	r24, 0x40	; 64
    51dc:	90 e0       	ldi	r25, 0x00	; 0
    51de:	09 95       	icall
timer1.compoutmodeB(2);
    51e0:	ce 5e       	subi	r28, 0xEE	; 238
    51e2:	de 4f       	sbci	r29, 0xFE	; 254
    51e4:	e8 81       	ld	r30, Y
    51e6:	f9 81       	ldd	r31, Y+1	; 0x01
    51e8:	c2 51       	subi	r28, 0x12	; 18
    51ea:	d1 40       	sbci	r29, 0x01	; 1
    51ec:	82 e0       	ldi	r24, 0x02	; 2
    51ee:	09 95       	icall
timer1.compareA(20000);
    51f0:	ca 5e       	subi	r28, 0xEA	; 234
    51f2:	de 4f       	sbci	r29, 0xFE	; 254
    51f4:	e8 81       	ld	r30, Y
    51f6:	f9 81       	ldd	r31, Y+1	; 0x01
    51f8:	c6 51       	subi	r28, 0x16	; 22
    51fa:	d1 40       	sbci	r29, 0x01	; 1
    51fc:	80 e2       	ldi	r24, 0x20	; 32
    51fe:	9e e4       	ldi	r25, 0x4E	; 78
    5200:	09 95       	icall
timer1.start(8);
    5202:	c4 5e       	subi	r28, 0xE4	; 228
    5204:	de 4f       	sbci	r29, 0xFE	; 254
    5206:	e8 81       	ld	r30, Y
    5208:	f9 81       	ldd	r31, Y+1	; 0x01
    520a:	cc 51       	subi	r28, 0x1C	; 28
    520c:	d1 40       	sbci	r29, 0x01	; 1
    520e:	88 e0       	ldi	r24, 0x08	; 8
    5210:	90 e0       	ldi	r25, 0x00	; 0
    5212:	09 95       	icall
timer2.start(0);
    5214:	c4 5d       	subi	r28, 0xD4	; 212
    5216:	de 4f       	sbci	r29, 0xFE	; 254
    5218:	e8 81       	ld	r30, Y
    521a:	f9 81       	ldd	r31, Y+1	; 0x01
    521c:	cc 52       	subi	r28, 0x2C	; 44
    521e:	d1 40       	sbci	r29, 0x01	; 1
    5220:	80 e0       	ldi	r24, 0x00	; 0
    5222:	90 e0       	ldi	r25, 0x00	; 0
    5224:	09 95       	icall



// rtc setup pin
rtc.SetClkOut(1, 2); // oscillate pin at 1 sec
    5226:	e0 91 85 0b 	lds	r30, 0x0B85	; 0x800b85 <rtc+0x8>
    522a:	f0 91 86 0b 	lds	r31, 0x0B86	; 0x800b86 <rtc+0x9>
    522e:	62 e0       	ldi	r22, 0x02	; 2
    5230:	81 e0       	ldi	r24, 0x01	; 1
    5232:	09 95       	icall

// TODO:: Please write your application code
while(TRUE){
	// Preamble [INPUT]
	lcd0.reboot();
    5234:	ca 50       	subi	r28, 0x0A	; 10
    5236:	df 4f       	sbci	r29, 0xFF	; 255
    5238:	e8 81       	ld	r30, Y
    523a:	f9 81       	ldd	r31, Y+1	; 0x01
    523c:	c6 5f       	subi	r28, 0xF6	; 246
    523e:	d0 40       	sbci	r29, 0x00	; 0
    5240:	09 95       	icall
	keypad.read();
    5242:	c6 50       	subi	r28, 0x06	; 6
    5244:	df 4f       	sbci	r29, 0xFF	; 255
    5246:	e8 81       	ld	r30, Y
    5248:	f9 81       	ldd	r31, Y+1	; 0x01
    524a:	ca 5f       	subi	r28, 0xFA	; 250
    524c:	d0 40       	sbci	r29, 0x00	; 0
    524e:	09 95       	icall
    5250:	0f 90       	pop	r0
    5252:	0f 90       	pop	r0
    5254:	0f 90       	pop	r0
    5256:	0f 90       	pop	r0
    5258:	0f 90       	pop	r0
    525a:	0f 90       	pop	r0
char mstr[6]="0"; // manual position vector
char tstr[6]; // time vector
char cal='0'; // Sub Menu for setting up date and time
uint16_t set;
ptr=str;
uint16_t positionhour = 12;
    525c:	ec e0       	ldi	r30, 0x0C	; 12
    525e:	f0 e0       	ldi	r31, 0x00	; 0
    5260:	cf 53       	subi	r28, 0x3F	; 63
    5262:	de 4f       	sbci	r29, 0xFE	; 254
    5264:	f9 83       	std	Y+1, r31	; 0x01
    5266:	e8 83       	st	Y, r30
    5268:	c1 5c       	subi	r28, 0xC1	; 193
    526a:	d1 40       	sbci	r29, 0x01	; 1
char str[6]="0"; // analog vector
int16_t mvalue=0; // manual position reading
int16_t m_value; // manual positioning
char mstr[6]="0"; // manual position vector
char tstr[6]; // time vector
char cal='0'; // Sub Menu for setting up date and time
    526c:	f0 e3       	ldi	r31, 0x30	; 48
    526e:	c0 54       	subi	r28, 0x40	; 64
    5270:	de 4f       	sbci	r29, 0xFE	; 254
    5272:	f8 83       	st	Y, r31
    5274:	c0 5c       	subi	r28, 0xC0	; 192
    5276:	d1 40       	sbci	r29, 0x01	; 1
uart = m128.usart1.enable(25,8,1,NONE); // UART 103 para 9600, 68 para 14400, 25 para 38400, 8 para 115200



// local var
char Menu = '1'; // Main menu selector
    5278:	0f 2e       	mov	r0, r31
    527a:	f1 e3       	ldi	r31, 0x31	; 49
    527c:	6f 2e       	mov	r6, r31
    527e:	f0 2d       	mov	r31, r0
    5280:	76 2c       	mov	r7, r6
    5282:	15 c0       	rjmp	.+42     	; 0x52ae <main+0x386>
rtc.SetClkOut(1, 2); // oscillate pin at 1 sec

// TODO:: Please write your application code
while(TRUE){
	// Preamble [INPUT]
	lcd0.reboot();
    5284:	ca 50       	subi	r28, 0x0A	; 10
    5286:	df 4f       	sbci	r29, 0xFF	; 255
    5288:	e8 81       	ld	r30, Y
    528a:	f9 81       	ldd	r31, Y+1	; 0x01
    528c:	c6 5f       	subi	r28, 0xF6	; 246
    528e:	d0 40       	sbci	r29, 0x00	; 0
    5290:	09 95       	icall
	keypad.read();
    5292:	c6 50       	subi	r28, 0x06	; 6
    5294:	df 4f       	sbci	r29, 0xFF	; 255
    5296:	e8 81       	ld	r30, Y
    5298:	f9 81       	ldd	r31, Y+1	; 0x01
    529a:	ca 5f       	subi	r28, 0xFA	; 250
    529c:	d0 40       	sbci	r29, 0x00	; 0
    529e:	09 95       	icall
	if(uartoneshot){ uartoneshot = 0; uart.rxflush();} // the matrix
    52a0:	66 20       	and	r6, r6
    52a2:	29 f0       	breq	.+10     	; 0x52ae <main+0x386>
    52a4:	e0 91 a7 0b 	lds	r30, 0x0BA7	; 0x800ba7 <uart+0xa>
    52a8:	f0 91 a8 0b 	lds	r31, 0x0BA8	; 0x800ba8 <uart+0xb>
    52ac:	09 95       	icall
	uartreceive=uart.gets(); //UART1
    52ae:	0d e9       	ldi	r16, 0x9D	; 157
    52b0:	1b e0       	ldi	r17, 0x0B	; 11
    52b2:	d8 01       	movw	r26, r16
    52b4:	18 96       	adiw	r26, 0x08	; 8
    52b6:	ed 91       	ld	r30, X+
    52b8:	fc 91       	ld	r31, X
    52ba:	19 97       	sbiw	r26, 0x09	; 9
    52bc:	09 95       	icall
    52be:	90 93 bc 09 	sts	0x09BC, r25	; 0x8009bc <uartreceive+0x1>
    52c2:	80 93 bb 09 	sts	0x09BB, r24	; 0x8009bb <uartreceive>
	if(uart.getch() == '\n'){ strcpy(uartmsg,uartreceive); uartoneshot = 1;}
    52c6:	d8 01       	movw	r26, r16
    52c8:	16 96       	adiw	r26, 0x06	; 6
    52ca:	ed 91       	ld	r30, X+
    52cc:	fc 91       	ld	r31, X
    52ce:	17 97       	sbiw	r26, 0x07	; 7
    52d0:	09 95       	icall
    52d2:	8a 30       	cpi	r24, 0x0A	; 10
    52d4:	61 f4       	brne	.+24     	; 0x52ee <main+0x3c6>
    52d6:	60 91 bb 09 	lds	r22, 0x09BB	; 0x8009bb <uartreceive>
    52da:	70 91 bc 09 	lds	r23, 0x09BC	; 0x8009bc <uartreceive+0x1>
    52de:	ce 01       	movw	r24, r28
    52e0:	8e 5b       	subi	r24, 0xBE	; 190
    52e2:	9e 4f       	sbci	r25, 0xFE	; 254
    52e4:	0e 94 fa 3b 	call	0x77f4	; 0x77f4 <strcpy>
    52e8:	66 24       	eor	r6, r6
    52ea:	63 94       	inc	r6
    52ec:	01 c0       	rjmp	.+2      	; 0x52f0 <main+0x3c8>
    52ee:	61 2c       	mov	r6, r1
	// RTC
	tm=rtc.GetTime();
    52f0:	0d e7       	ldi	r16, 0x7D	; 125
    52f2:	1b e0       	ldi	r17, 0x0B	; 11
    52f4:	d8 01       	movw	r26, r16
    52f6:	54 96       	adiw	r26, 0x14	; 20
    52f8:	ed 91       	ld	r30, X+
    52fa:	fc 91       	ld	r31, X
    52fc:	55 97       	sbiw	r26, 0x15	; 21
    52fe:	09 95       	icall
    5300:	60 93 7a 0b 	sts	0x0B7A, r22	; 0x800b7a <tm>
    5304:	70 93 7b 0b 	sts	0x0B7B, r23	; 0x800b7b <tm+0x1>
    5308:	80 93 7c 0b 	sts	0x0B7C, r24	; 0x800b7c <tm+0x2>
	dt=rtc.GetDate();
    530c:	d8 01       	movw	r26, r16
    530e:	56 96       	adiw	r26, 0x16	; 22
    5310:	ed 91       	ld	r30, X+
    5312:	fc 91       	ld	r31, X
    5314:	57 97       	sbiw	r26, 0x17	; 23
    5316:	09 95       	icall
    5318:	60 93 99 0b 	sts	0x0B99, r22	; 0x800b99 <dt>
    531c:	70 93 9a 0b 	sts	0x0B9A, r23	; 0x800b9a <dt+0x1>
    5320:	80 93 9b 0b 	sts	0x0B9B, r24	; 0x800b9b <dt+0x2>
    5324:	90 93 9c 0b 	sts	0x0B9C, r25	; 0x800b9c <dt+0x3>
	// Reading analog
	adcvalue=analog.read(0);
    5328:	80 e0       	ldi	r24, 0x00	; 0
    532a:	90 e0       	ldi	r25, 0x00	; 0
    532c:	c4 54       	subi	r28, 0x44	; 68
    532e:	de 4f       	sbci	r29, 0xFE	; 254
    5330:	e8 81       	ld	r30, Y
    5332:	f9 81       	ldd	r31, Y+1	; 0x01
    5334:	cc 5b       	subi	r28, 0xBC	; 188
    5336:	d1 40       	sbci	r29, 0x01	; 1
    5338:	09 95       	icall
    533a:	cc 54       	subi	r28, 0x4C	; 76
    533c:	de 4f       	sbci	r29, 0xFE	; 254
    533e:	99 83       	std	Y+1, r25	; 0x01
    5340:	88 83       	st	Y, r24
    5342:	c4 5b       	subi	r28, 0xB4	; 180
    5344:	d1 40       	sbci	r29, 0x01	; 1
	strcpy(str,function.i16toa(adcvalue));
    5346:	e0 91 ec 0a 	lds	r30, 0x0AEC	; 0x800aec <function+0xe>
    534a:	f0 91 ed 0a 	lds	r31, 0x0AED	; 0x800aed <function+0xf>
    534e:	09 95       	icall
    5350:	bc 01       	movw	r22, r24
    5352:	ce 01       	movw	r24, r28
    5354:	80 5d       	subi	r24, 0xD0	; 208
    5356:	9e 4f       	sbci	r25, 0xFE	; 254
    5358:	0e 94 fa 3b 	call	0x77f4	; 0x77f4 <strcpy>
	// Reading input
	lcd0.gotoxy(1,0);
    535c:	60 e0       	ldi	r22, 0x00	; 0
    535e:	70 e0       	ldi	r23, 0x00	; 0
    5360:	81 e0       	ldi	r24, 0x01	; 1
    5362:	90 e0       	ldi	r25, 0x00	; 0
    5364:	f1 01       	movw	r30, r2
    5366:	09 95       	icall
	lcd0.putch(':');
    5368:	8a e3       	ldi	r24, 0x3A	; 58
    536a:	c8 54       	subi	r28, 0x48	; 72
    536c:	de 4f       	sbci	r29, 0xFE	; 254
    536e:	e8 81       	ld	r30, Y
    5370:	f9 81       	ldd	r31, Y+1	; 0x01
    5372:	c8 5b       	subi	r28, 0xB8	; 184
    5374:	d1 40       	sbci	r29, 0x01	; 1
    5376:	09 95       	icall
	lcd0.string_size(keypad.data().print, 6);
    5378:	f2 01       	movw	r30, r4
    537a:	09 95       	icall
    537c:	c3 52       	subi	r28, 0x23	; 35
    537e:	df 4f       	sbci	r29, 0xFF	; 255
    5380:	28 83       	st	Y, r18
    5382:	cd 5d       	subi	r28, 0xDD	; 221
    5384:	d0 40       	sbci	r29, 0x00	; 0
    5386:	c2 52       	subi	r28, 0x22	; 34
    5388:	df 4f       	sbci	r29, 0xFF	; 255
    538a:	38 83       	st	Y, r19
    538c:	ce 5d       	subi	r28, 0xDE	; 222
    538e:	d0 40       	sbci	r29, 0x00	; 0
    5390:	c1 52       	subi	r28, 0x21	; 33
    5392:	df 4f       	sbci	r29, 0xFF	; 255
    5394:	48 83       	st	Y, r20
    5396:	cf 5d       	subi	r28, 0xDF	; 223
    5398:	d0 40       	sbci	r29, 0x00	; 0
    539a:	c0 52       	subi	r28, 0x20	; 32
    539c:	df 4f       	sbci	r29, 0xFF	; 255
    539e:	58 83       	st	Y, r21
    53a0:	c0 5e       	subi	r28, 0xE0	; 224
    53a2:	d0 40       	sbci	r29, 0x00	; 0
    53a4:	cf 51       	subi	r28, 0x1F	; 31
    53a6:	df 4f       	sbci	r29, 0xFF	; 255
    53a8:	68 83       	st	Y, r22
    53aa:	c1 5e       	subi	r28, 0xE1	; 225
    53ac:	d0 40       	sbci	r29, 0x00	; 0
    53ae:	66 e0       	ldi	r22, 0x06	; 6
    53b0:	c2 52       	subi	r28, 0x22	; 34
    53b2:	df 4f       	sbci	r29, 0xFF	; 255
    53b4:	88 81       	ld	r24, Y
    53b6:	99 81       	ldd	r25, Y+1	; 0x01
    53b8:	ce 5d       	subi	r28, 0xDE	; 222
    53ba:	d0 40       	sbci	r29, 0x00	; 0
    53bc:	f4 01       	movw	r30, r8
    53be:	09 95       	icall
	// ENTRY END
	
	// catch message
	if(!strcmp(uartreceive,"Connect\r\n")){Menu='6';lcd0.clear();}
    53c0:	69 e7       	ldi	r22, 0x79	; 121
    53c2:	77 e0       	ldi	r23, 0x07	; 7
    53c4:	80 91 bb 09 	lds	r24, 0x09BB	; 0x8009bb <uartreceive>
    53c8:	90 91 bc 09 	lds	r25, 0x09BC	; 0x8009bc <uartreceive+0x1>
    53cc:	0e 94 f1 3b 	call	0x77e2	; 0x77e2 <strcmp>
    53d0:	89 2b       	or	r24, r25
    53d2:	59 f4       	brne	.+22     	; 0x53ea <main+0x4c2>
    53d4:	ca 54       	subi	r28, 0x4A	; 74
    53d6:	de 4f       	sbci	r29, 0xFE	; 254
    53d8:	e8 81       	ld	r30, Y
    53da:	f9 81       	ldd	r31, Y+1	; 0x01
    53dc:	c6 5b       	subi	r28, 0xB6	; 182
    53de:	d1 40       	sbci	r29, 0x01	; 1
    53e0:	09 95       	icall
    53e2:	0f 2e       	mov	r0, r31
    53e4:	f6 e3       	ldi	r31, 0x36	; 54
    53e6:	7f 2e       	mov	r7, r31
    53e8:	f0 2d       	mov	r31, r0
	if(!strcmp(uartreceive,"Connected\r\n")){Menu='6';lcd0.clear();}
    53ea:	00 91 bb 09 	lds	r16, 0x09BB	; 0x8009bb <uartreceive>
    53ee:	10 91 bc 09 	lds	r17, 0x09BC	; 0x8009bc <uartreceive+0x1>
    53f2:	6a e8       	ldi	r22, 0x8A	; 138
    53f4:	77 e0       	ldi	r23, 0x07	; 7
    53f6:	c8 01       	movw	r24, r16
    53f8:	0e 94 f1 3b 	call	0x77e2	; 0x77e2 <strcmp>
    53fc:	89 2b       	or	r24, r25
    53fe:	99 f4       	brne	.+38     	; 0x5426 <main+0x4fe>
    5400:	ca 54       	subi	r28, 0x4A	; 74
    5402:	de 4f       	sbci	r29, 0xFE	; 254
    5404:	e8 81       	ld	r30, Y
    5406:	f9 81       	ldd	r31, Y+1	; 0x01
    5408:	c6 5b       	subi	r28, 0xB6	; 182
    540a:	d1 40       	sbci	r29, 0x01	; 1
    540c:	09 95       	icall
	if(!strcmp(uartreceive,"ERROR\r\nConnected\r\n")){Menu='6';lcd0.clear();}
    540e:	63 e8       	ldi	r22, 0x83	; 131
    5410:	77 e0       	ldi	r23, 0x07	; 7
    5412:	80 91 bb 09 	lds	r24, 0x09BB	; 0x8009bb <uartreceive>
    5416:	90 91 bc 09 	lds	r25, 0x09BC	; 0x8009bc <uartreceive+0x1>
    541a:	0e 94 f1 3b 	call	0x77e2	; 0x77e2 <strcmp>
    541e:	89 2b       	or	r24, r25
    5420:	49 f0       	breq	.+18     	; 0x5434 <main+0x50c>
    5422:	0c 94 42 34 	jmp	0x6884	; 0x6884 <main+0x195c>
    5426:	63 e8       	ldi	r22, 0x83	; 131
    5428:	77 e0       	ldi	r23, 0x07	; 7
    542a:	c8 01       	movw	r24, r16
    542c:	0e 94 f1 3b 	call	0x77e2	; 0x77e2 <strcmp>
    5430:	89 2b       	or	r24, r25
    5432:	49 f4       	brne	.+18     	; 0x5446 <main+0x51e>
    5434:	ca 54       	subi	r28, 0x4A	; 74
    5436:	de 4f       	sbci	r29, 0xFE	; 254
    5438:	e8 81       	ld	r30, Y
    543a:	f9 81       	ldd	r31, Y+1	; 0x01
    543c:	c6 5b       	subi	r28, 0xB6	; 182
    543e:	d1 40       	sbci	r29, 0x01	; 1
    5440:	09 95       	icall
    5442:	0c 94 42 34 	jmp	0x6884	; 0x6884 <main+0x195c>
	
	// MENU SELECTOR	
	switch(Menu){
    5446:	87 2d       	mov	r24, r7
    5448:	90 e0       	ldi	r25, 0x00	; 0
    544a:	fc 01       	movw	r30, r24
    544c:	f1 97       	sbiw	r30, 0x31	; 49
    544e:	e7 30       	cpi	r30, 0x07	; 7
    5450:	f1 05       	cpc	r31, r1
    5452:	10 f0       	brcs	.+4      	; 0x5458 <main+0x530>
    5454:	0c 94 12 37 	jmp	0x6e24	; 0x6e24 <main+0x1efc>
    5458:	ec 56       	subi	r30, 0x6C	; 108
    545a:	ff 4f       	sbci	r31, 0xFF	; 255
    545c:	0c 94 cf 3b 	jmp	0x779e	; 0x779e <__tablejump2__>
		// MENU 1
		case '1': // Main Program Menu
			if(!strcmp(keypad.data().string,"A")){Menu='7';keypad.flush();lcd0.clear();break;}
    5460:	f2 01       	movw	r30, r4
    5462:	09 95       	icall
    5464:	c8 52       	subi	r28, 0x28	; 40
    5466:	df 4f       	sbci	r29, 0xFF	; 255
    5468:	28 83       	st	Y, r18
    546a:	c8 5d       	subi	r28, 0xD8	; 216
    546c:	d0 40       	sbci	r29, 0x00	; 0
    546e:	c7 52       	subi	r28, 0x27	; 39
    5470:	df 4f       	sbci	r29, 0xFF	; 255
    5472:	38 83       	st	Y, r19
    5474:	c9 5d       	subi	r28, 0xD9	; 217
    5476:	d0 40       	sbci	r29, 0x00	; 0
    5478:	c6 52       	subi	r28, 0x26	; 38
    547a:	df 4f       	sbci	r29, 0xFF	; 255
    547c:	48 83       	st	Y, r20
    547e:	ca 5d       	subi	r28, 0xDA	; 218
    5480:	d0 40       	sbci	r29, 0x00	; 0
    5482:	c5 52       	subi	r28, 0x25	; 37
    5484:	df 4f       	sbci	r29, 0xFF	; 255
    5486:	58 83       	st	Y, r21
    5488:	cb 5d       	subi	r28, 0xDB	; 219
    548a:	d0 40       	sbci	r29, 0x00	; 0
    548c:	c4 52       	subi	r28, 0x24	; 36
    548e:	df 4f       	sbci	r29, 0xFF	; 255
    5490:	68 83       	st	Y, r22
    5492:	cc 5d       	subi	r28, 0xDC	; 220
    5494:	d0 40       	sbci	r29, 0x00	; 0
    5496:	66 e9       	ldi	r22, 0x96	; 150
    5498:	77 e0       	ldi	r23, 0x07	; 7
    549a:	c5 52       	subi	r28, 0x25	; 37
    549c:	df 4f       	sbci	r29, 0xFF	; 255
    549e:	88 81       	ld	r24, Y
    54a0:	99 81       	ldd	r25, Y+1	; 0x01
    54a2:	cb 5d       	subi	r28, 0xDB	; 219
    54a4:	d0 40       	sbci	r29, 0x00	; 0
    54a6:	0e 94 f1 3b 	call	0x77e2	; 0x77e2 <strcmp>
    54aa:	89 2b       	or	r24, r25
    54ac:	a1 f4       	brne	.+40     	; 0x54d6 <main+0x5ae>
    54ae:	c2 54       	subi	r28, 0x42	; 66
    54b0:	de 4f       	sbci	r29, 0xFE	; 254
    54b2:	e8 81       	ld	r30, Y
    54b4:	f9 81       	ldd	r31, Y+1	; 0x01
    54b6:	ce 5b       	subi	r28, 0xBE	; 190
    54b8:	d1 40       	sbci	r29, 0x01	; 1
    54ba:	09 95       	icall
    54bc:	ca 54       	subi	r28, 0x4A	; 74
    54be:	de 4f       	sbci	r29, 0xFE	; 254
    54c0:	e8 81       	ld	r30, Y
    54c2:	f9 81       	ldd	r31, Y+1	; 0x01
    54c4:	c6 5b       	subi	r28, 0xB6	; 182
    54c6:	d1 40       	sbci	r29, 0x01	; 1
    54c8:	09 95       	icall
    54ca:	0f 2e       	mov	r0, r31
    54cc:	f7 e3       	ldi	r31, 0x37	; 55
    54ce:	7f 2e       	mov	r7, r31
    54d0:	f0 2d       	mov	r31, r0
    54d2:	0c 94 24 37 	jmp	0x6e48	; 0x6e48 <main+0x1f20>
			if(!strcmp(keypad.data().string,"B")){Menu='2';keypad.flush();lcd0.clear();break;}
    54d6:	f2 01       	movw	r30, r4
    54d8:	09 95       	icall
    54da:	cd 52       	subi	r28, 0x2D	; 45
    54dc:	df 4f       	sbci	r29, 0xFF	; 255
    54de:	28 83       	st	Y, r18
    54e0:	c3 5d       	subi	r28, 0xD3	; 211
    54e2:	d0 40       	sbci	r29, 0x00	; 0
    54e4:	cc 52       	subi	r28, 0x2C	; 44
    54e6:	df 4f       	sbci	r29, 0xFF	; 255
    54e8:	38 83       	st	Y, r19
    54ea:	c4 5d       	subi	r28, 0xD4	; 212
    54ec:	d0 40       	sbci	r29, 0x00	; 0
    54ee:	cb 52       	subi	r28, 0x2B	; 43
    54f0:	df 4f       	sbci	r29, 0xFF	; 255
    54f2:	48 83       	st	Y, r20
    54f4:	c5 5d       	subi	r28, 0xD5	; 213
    54f6:	d0 40       	sbci	r29, 0x00	; 0
    54f8:	ca 52       	subi	r28, 0x2A	; 42
    54fa:	df 4f       	sbci	r29, 0xFF	; 255
    54fc:	58 83       	st	Y, r21
    54fe:	c6 5d       	subi	r28, 0xD6	; 214
    5500:	d0 40       	sbci	r29, 0x00	; 0
    5502:	c9 52       	subi	r28, 0x29	; 41
    5504:	df 4f       	sbci	r29, 0xFF	; 255
    5506:	68 83       	st	Y, r22
    5508:	c7 5d       	subi	r28, 0xD7	; 215
    550a:	d0 40       	sbci	r29, 0x00	; 0
    550c:	68 e9       	ldi	r22, 0x98	; 152
    550e:	77 e0       	ldi	r23, 0x07	; 7
    5510:	ca 52       	subi	r28, 0x2A	; 42
    5512:	df 4f       	sbci	r29, 0xFF	; 255
    5514:	88 81       	ld	r24, Y
    5516:	99 81       	ldd	r25, Y+1	; 0x01
    5518:	c6 5d       	subi	r28, 0xD6	; 214
    551a:	d0 40       	sbci	r29, 0x00	; 0
    551c:	0e 94 f1 3b 	call	0x77e2	; 0x77e2 <strcmp>
    5520:	89 2b       	or	r24, r25
    5522:	a1 f4       	brne	.+40     	; 0x554c <main+0x624>
    5524:	c2 54       	subi	r28, 0x42	; 66
    5526:	de 4f       	sbci	r29, 0xFE	; 254
    5528:	e8 81       	ld	r30, Y
    552a:	f9 81       	ldd	r31, Y+1	; 0x01
    552c:	ce 5b       	subi	r28, 0xBE	; 190
    552e:	d1 40       	sbci	r29, 0x01	; 1
    5530:	09 95       	icall
    5532:	ca 54       	subi	r28, 0x4A	; 74
    5534:	de 4f       	sbci	r29, 0xFE	; 254
    5536:	e8 81       	ld	r30, Y
    5538:	f9 81       	ldd	r31, Y+1	; 0x01
    553a:	c6 5b       	subi	r28, 0xB6	; 182
    553c:	d1 40       	sbci	r29, 0x01	; 1
    553e:	09 95       	icall
    5540:	0f 2e       	mov	r0, r31
    5542:	f2 e3       	ldi	r31, 0x32	; 50
    5544:	7f 2e       	mov	r7, r31
    5546:	f0 2d       	mov	r31, r0
    5548:	0c 94 24 37 	jmp	0x6e48	; 0x6e48 <main+0x1f20>
			// Set Position
			if(positionhour>5 && positionhour<21)
    554c:	cf 53       	subi	r28, 0x3F	; 63
    554e:	de 4f       	sbci	r29, 0xFE	; 254
    5550:	88 81       	ld	r24, Y
    5552:	99 81       	ldd	r25, Y+1	; 0x01
    5554:	c1 5c       	subi	r28, 0xC1	; 193
    5556:	d1 40       	sbci	r29, 0x01	; 1
    5558:	06 97       	sbiw	r24, 0x06	; 6
    555a:	0f 97       	sbiw	r24, 0x0f	; 15
    555c:	08 f0       	brcs	.+2      	; 0x5560 <main+0x638>
    555e:	66 c0       	rjmp	.+204    	; 0x562c <main+0x704>
				timer1.compareB(function.trimmer(positionhour,2,23,Min,Max)+function.trimmer(adcvalue,0,1023,SMIN,SMAX));
    5560:	cf 53       	subi	r28, 0x3F	; 63
    5562:	de 4f       	sbci	r29, 0xFE	; 254
    5564:	28 81       	ld	r18, Y
    5566:	39 81       	ldd	r19, Y+1	; 0x01
    5568:	c1 5c       	subi	r28, 0xC1	; 193
    556a:	d1 40       	sbci	r29, 0x01	; 1
    556c:	b9 01       	movw	r22, r18
    556e:	80 e0       	ldi	r24, 0x00	; 0
    5570:	90 e0       	ldi	r25, 0x00	; 0
    5572:	1f 92       	push	r1
    5574:	1f 92       	push	r1
    5576:	29 e0       	ldi	r18, 0x09	; 9
    5578:	2f 93       	push	r18
    557a:	2e e2       	ldi	r18, 0x2E	; 46
    557c:	2f 93       	push	r18
    557e:	e0 91 0a 0b 	lds	r30, 0x0B0A	; 0x800b0a <function+0x2c>
    5582:	f0 91 0b 0b 	lds	r31, 0x0B0B	; 0x800b0b <function+0x2d>
    5586:	0f 2e       	mov	r0, r31
    5588:	f4 ef       	ldi	r31, 0xF4	; 244
    558a:	af 2e       	mov	r10, r31
    558c:	bb 24       	eor	r11, r11
    558e:	b3 94       	inc	r11
    5590:	c1 2c       	mov	r12, r1
    5592:	d1 2c       	mov	r13, r1
    5594:	f0 2d       	mov	r31, r0
    5596:	17 e1       	ldi	r17, 0x17	; 23
    5598:	e1 2e       	mov	r14, r17
    559a:	f1 2c       	mov	r15, r1
    559c:	00 e0       	ldi	r16, 0x00	; 0
    559e:	10 e0       	ldi	r17, 0x00	; 0
    55a0:	22 e0       	ldi	r18, 0x02	; 2
    55a2:	30 e0       	ldi	r19, 0x00	; 0
    55a4:	40 e0       	ldi	r20, 0x00	; 0
    55a6:	50 e0       	ldi	r21, 0x00	; 0
    55a8:	09 95       	icall
    55aa:	cf 53       	subi	r28, 0x3F	; 63
    55ac:	de 4f       	sbci	r29, 0xFE	; 254
    55ae:	68 83       	st	Y, r22
    55b0:	79 83       	std	Y+1, r23	; 0x01
    55b2:	8a 83       	std	Y+2, r24	; 0x02
    55b4:	9b 83       	std	Y+3, r25	; 0x03
    55b6:	c1 5c       	subi	r28, 0xC1	; 193
    55b8:	d1 40       	sbci	r29, 0x01	; 1
    55ba:	cc 54       	subi	r28, 0x4C	; 76
    55bc:	de 4f       	sbci	r29, 0xFE	; 254
    55be:	a8 81       	ld	r26, Y
    55c0:	b9 81       	ldd	r27, Y+1	; 0x01
    55c2:	c4 5b       	subi	r28, 0xB4	; 180
    55c4:	d1 40       	sbci	r29, 0x01	; 1
    55c6:	bd 01       	movw	r22, r26
    55c8:	80 e0       	ldi	r24, 0x00	; 0
    55ca:	90 e0       	ldi	r25, 0x00	; 0
    55cc:	1f 92       	push	r1
    55ce:	1f 92       	push	r1
    55d0:	1f 92       	push	r1
    55d2:	28 ec       	ldi	r18, 0xC8	; 200
    55d4:	2f 93       	push	r18
    55d6:	e0 91 0a 0b 	lds	r30, 0x0B0A	; 0x800b0a <function+0x2c>
    55da:	f0 91 0b 0b 	lds	r31, 0x0B0B	; 0x800b0b <function+0x2d>
    55de:	0f 2e       	mov	r0, r31
    55e0:	f8 e3       	ldi	r31, 0x38	; 56
    55e2:	af 2e       	mov	r10, r31
    55e4:	bb 24       	eor	r11, r11
    55e6:	ba 94       	dec	r11
    55e8:	cb 2c       	mov	r12, r11
    55ea:	db 2c       	mov	r13, r11
    55ec:	f0 2d       	mov	r31, r0
    55ee:	ee 24       	eor	r14, r14
    55f0:	ea 94       	dec	r14
    55f2:	13 e0       	ldi	r17, 0x03	; 3
    55f4:	f1 2e       	mov	r15, r17
    55f6:	00 e0       	ldi	r16, 0x00	; 0
    55f8:	10 e0       	ldi	r17, 0x00	; 0
    55fa:	20 e0       	ldi	r18, 0x00	; 0
    55fc:	30 e0       	ldi	r19, 0x00	; 0
    55fe:	a9 01       	movw	r20, r18
    5600:	09 95       	icall
    5602:	cf 53       	subi	r28, 0x3F	; 63
    5604:	de 4f       	sbci	r29, 0xFE	; 254
    5606:	88 81       	ld	r24, Y
    5608:	99 81       	ldd	r25, Y+1	; 0x01
    560a:	c1 5c       	subi	r28, 0xC1	; 193
    560c:	d1 40       	sbci	r29, 0x01	; 1
    560e:	86 0f       	add	r24, r22
    5610:	97 1f       	adc	r25, r23
    5612:	cb 53       	subi	r28, 0x3B	; 59
    5614:	de 4f       	sbci	r29, 0xFE	; 254
    5616:	e8 81       	ld	r30, Y
    5618:	f9 81       	ldd	r31, Y+1	; 0x01
    561a:	c5 5c       	subi	r28, 0xC5	; 197
    561c:	d1 40       	sbci	r29, 0x01	; 1
    561e:	09 95       	icall
    5620:	0f b6       	in	r0, 0x3f	; 63
    5622:	f8 94       	cli
    5624:	de bf       	out	0x3e, r29	; 62
    5626:	0f be       	out	0x3f, r0	; 63
    5628:	cd bf       	out	0x3d, r28	; 61
    562a:	2c c0       	rjmp	.+88     	; 0x5684 <main+0x75c>
			else
				timer1.compareB(function.trimmer(6,2,23,Min,Max));
    562c:	1f 92       	push	r1
    562e:	1f 92       	push	r1
    5630:	89 e0       	ldi	r24, 0x09	; 9
    5632:	8f 93       	push	r24
    5634:	8e e2       	ldi	r24, 0x2E	; 46
    5636:	8f 93       	push	r24
    5638:	e0 91 0a 0b 	lds	r30, 0x0B0A	; 0x800b0a <function+0x2c>
    563c:	f0 91 0b 0b 	lds	r31, 0x0B0B	; 0x800b0b <function+0x2d>
    5640:	0f 2e       	mov	r0, r31
    5642:	f4 ef       	ldi	r31, 0xF4	; 244
    5644:	af 2e       	mov	r10, r31
    5646:	bb 24       	eor	r11, r11
    5648:	b3 94       	inc	r11
    564a:	c1 2c       	mov	r12, r1
    564c:	d1 2c       	mov	r13, r1
    564e:	f0 2d       	mov	r31, r0
    5650:	17 e1       	ldi	r17, 0x17	; 23
    5652:	e1 2e       	mov	r14, r17
    5654:	f1 2c       	mov	r15, r1
    5656:	00 e0       	ldi	r16, 0x00	; 0
    5658:	10 e0       	ldi	r17, 0x00	; 0
    565a:	22 e0       	ldi	r18, 0x02	; 2
    565c:	30 e0       	ldi	r19, 0x00	; 0
    565e:	40 e0       	ldi	r20, 0x00	; 0
    5660:	50 e0       	ldi	r21, 0x00	; 0
    5662:	66 e0       	ldi	r22, 0x06	; 6
    5664:	70 e0       	ldi	r23, 0x00	; 0
    5666:	80 e0       	ldi	r24, 0x00	; 0
    5668:	90 e0       	ldi	r25, 0x00	; 0
    566a:	09 95       	icall
    566c:	cb 01       	movw	r24, r22
    566e:	cb 53       	subi	r28, 0x3B	; 59
    5670:	de 4f       	sbci	r29, 0xFE	; 254
    5672:	e8 81       	ld	r30, Y
    5674:	f9 81       	ldd	r31, Y+1	; 0x01
    5676:	c5 5c       	subi	r28, 0xC5	; 197
    5678:	d1 40       	sbci	r29, 0x01	; 1
    567a:	09 95       	icall
    567c:	0f 90       	pop	r0
    567e:	0f 90       	pop	r0
    5680:	0f 90       	pop	r0
    5682:	0f 90       	pop	r0
			lcd0.gotoxy(0,0);
    5684:	60 e0       	ldi	r22, 0x00	; 0
    5686:	70 e0       	ldi	r23, 0x00	; 0
    5688:	80 e0       	ldi	r24, 0x00	; 0
    568a:	90 e0       	ldi	r25, 0x00	; 0
    568c:	f1 01       	movw	r30, r2
    568e:	09 95       	icall
			lcd0.string_size("S:",3);
    5690:	63 e0       	ldi	r22, 0x03	; 3
    5692:	8a e9       	ldi	r24, 0x9A	; 154
    5694:	97 e0       	ldi	r25, 0x07	; 7
    5696:	f4 01       	movw	r30, r8
    5698:	09 95       	icall
			lcd0.string_size(str,5);
    569a:	65 e0       	ldi	r22, 0x05	; 5
    569c:	ce 01       	movw	r24, r28
    569e:	80 5d       	subi	r24, 0xD0	; 208
    56a0:	9e 4f       	sbci	r25, 0xFE	; 254
    56a2:	f4 01       	movw	r30, r8
    56a4:	09 95       	icall
			lcd0.gotoxy(0,8);
    56a6:	68 e0       	ldi	r22, 0x08	; 8
    56a8:	70 e0       	ldi	r23, 0x00	; 0
    56aa:	80 e0       	ldi	r24, 0x00	; 0
    56ac:	90 e0       	ldi	r25, 0x00	; 0
    56ae:	f1 01       	movw	r30, r2
    56b0:	09 95       	icall
			lcd0.string_size(function.ui16toa(rtc.bcd2dec(dt.days)),2);
    56b2:	0f 2e       	mov	r0, r31
    56b4:	fe ed       	ldi	r31, 0xDE	; 222
    56b6:	cf 2e       	mov	r12, r31
    56b8:	fa e0       	ldi	r31, 0x0A	; 10
    56ba:	df 2e       	mov	r13, r31
    56bc:	f0 2d       	mov	r31, r0
    56be:	d6 01       	movw	r26, r12
    56c0:	50 96       	adiw	r26, 0x10	; 16
    56c2:	ed 90       	ld	r14, X+
    56c4:	fc 90       	ld	r15, X
    56c6:	51 97       	sbiw	r26, 0x11	; 17
    56c8:	09 e9       	ldi	r16, 0x99	; 153
    56ca:	1b e0       	ldi	r17, 0x0B	; 11
    56cc:	0f 2e       	mov	r0, r31
    56ce:	fd e7       	ldi	r31, 0x7D	; 125
    56d0:	af 2e       	mov	r10, r31
    56d2:	fb e0       	ldi	r31, 0x0B	; 11
    56d4:	bf 2e       	mov	r11, r31
    56d6:	f0 2d       	mov	r31, r0
    56d8:	d5 01       	movw	r26, r10
    56da:	58 96       	adiw	r26, 0x18	; 24
    56dc:	ed 91       	ld	r30, X+
    56de:	fc 91       	ld	r31, X
    56e0:	59 97       	sbiw	r26, 0x19	; 25
    56e2:	d8 01       	movw	r26, r16
    56e4:	13 96       	adiw	r26, 0x03	; 3
    56e6:	8c 91       	ld	r24, X
    56e8:	09 95       	icall
    56ea:	90 e0       	ldi	r25, 0x00	; 0
    56ec:	f7 01       	movw	r30, r14
    56ee:	09 95       	icall
    56f0:	62 e0       	ldi	r22, 0x02	; 2
    56f2:	f4 01       	movw	r30, r8
    56f4:	09 95       	icall
			lcd0.putch(':');
    56f6:	8a e3       	ldi	r24, 0x3A	; 58
    56f8:	c8 54       	subi	r28, 0x48	; 72
    56fa:	de 4f       	sbci	r29, 0xFE	; 254
    56fc:	e8 81       	ld	r30, Y
    56fe:	f9 81       	ldd	r31, Y+1	; 0x01
    5700:	c8 5b       	subi	r28, 0xB8	; 184
    5702:	d1 40       	sbci	r29, 0x01	; 1
    5704:	09 95       	icall
			lcd0.string_size(function.ui16toa(rtc.bcd2dec(dt.century_months)),2);
    5706:	d6 01       	movw	r26, r12
    5708:	50 96       	adiw	r26, 0x10	; 16
    570a:	ed 90       	ld	r14, X+
    570c:	fc 90       	ld	r15, X
    570e:	51 97       	sbiw	r26, 0x11	; 17
    5710:	d5 01       	movw	r26, r10
    5712:	58 96       	adiw	r26, 0x18	; 24
    5714:	ed 91       	ld	r30, X+
    5716:	fc 91       	ld	r31, X
    5718:	59 97       	sbiw	r26, 0x19	; 25
    571a:	d8 01       	movw	r26, r16
    571c:	11 96       	adiw	r26, 0x01	; 1
    571e:	8c 91       	ld	r24, X
    5720:	09 95       	icall
    5722:	90 e0       	ldi	r25, 0x00	; 0
    5724:	f7 01       	movw	r30, r14
    5726:	09 95       	icall
    5728:	62 e0       	ldi	r22, 0x02	; 2
    572a:	f4 01       	movw	r30, r8
    572c:	09 95       	icall
			lcd0.putch(':');
    572e:	8a e3       	ldi	r24, 0x3A	; 58
    5730:	c8 54       	subi	r28, 0x48	; 72
    5732:	de 4f       	sbci	r29, 0xFE	; 254
    5734:	e8 81       	ld	r30, Y
    5736:	f9 81       	ldd	r31, Y+1	; 0x01
    5738:	c8 5b       	subi	r28, 0xB8	; 184
    573a:	d1 40       	sbci	r29, 0x01	; 1
    573c:	09 95       	icall
			lcd0.string_size(function.ui16toa(rtc.bcd2dec(dt.years)),2);
    573e:	d6 01       	movw	r26, r12
    5740:	50 96       	adiw	r26, 0x10	; 16
    5742:	ed 90       	ld	r14, X+
    5744:	fc 90       	ld	r15, X
    5746:	51 97       	sbiw	r26, 0x11	; 17
    5748:	d5 01       	movw	r26, r10
    574a:	58 96       	adiw	r26, 0x18	; 24
    574c:	ed 91       	ld	r30, X+
    574e:	fc 91       	ld	r31, X
    5750:	59 97       	sbiw	r26, 0x19	; 25
    5752:	d8 01       	movw	r26, r16
    5754:	8c 91       	ld	r24, X
    5756:	09 95       	icall
    5758:	90 e0       	ldi	r25, 0x00	; 0
    575a:	f7 01       	movw	r30, r14
    575c:	09 95       	icall
    575e:	62 e0       	ldi	r22, 0x02	; 2
    5760:	f4 01       	movw	r30, r8
    5762:	09 95       	icall
			lcd0.gotoxy(1,8);
    5764:	68 e0       	ldi	r22, 0x08	; 8
    5766:	70 e0       	ldi	r23, 0x00	; 0
    5768:	81 e0       	ldi	r24, 0x01	; 1
    576a:	90 e0       	ldi	r25, 0x00	; 0
    576c:	f1 01       	movw	r30, r2
    576e:	09 95       	icall
			// set hour for positioning
			positionhour=rtc.bcd2dec(tm.hours);
    5770:	0f 2e       	mov	r0, r31
    5772:	fa e7       	ldi	r31, 0x7A	; 122
    5774:	ef 2e       	mov	r14, r31
    5776:	fb e0       	ldi	r31, 0x0B	; 11
    5778:	ff 2e       	mov	r15, r31
    577a:	f0 2d       	mov	r31, r0
    577c:	d5 01       	movw	r26, r10
    577e:	58 96       	adiw	r26, 0x18	; 24
    5780:	ed 91       	ld	r30, X+
    5782:	fc 91       	ld	r31, X
    5784:	59 97       	sbiw	r26, 0x19	; 25
    5786:	d7 01       	movw	r26, r14
    5788:	8c 91       	ld	r24, X
    578a:	09 95       	icall
    578c:	e8 2f       	mov	r30, r24
    578e:	f0 e0       	ldi	r31, 0x00	; 0
    5790:	cf 53       	subi	r28, 0x3F	; 63
    5792:	de 4f       	sbci	r29, 0xFE	; 254
    5794:	f9 83       	std	Y+1, r31	; 0x01
    5796:	e8 83       	st	Y, r30
    5798:	c1 5c       	subi	r28, 0xC1	; 193
    579a:	d1 40       	sbci	r29, 0x01	; 1
			lcd0.string_size(function.ui16toa(positionhour),2);
    579c:	d6 01       	movw	r26, r12
    579e:	50 96       	adiw	r26, 0x10	; 16
    57a0:	ed 91       	ld	r30, X+
    57a2:	fc 91       	ld	r31, X
    57a4:	51 97       	sbiw	r26, 0x11	; 17
    57a6:	cf 53       	subi	r28, 0x3F	; 63
    57a8:	de 4f       	sbci	r29, 0xFE	; 254
    57aa:	88 81       	ld	r24, Y
    57ac:	99 81       	ldd	r25, Y+1	; 0x01
    57ae:	c1 5c       	subi	r28, 0xC1	; 193
    57b0:	d1 40       	sbci	r29, 0x01	; 1
    57b2:	09 95       	icall
    57b4:	62 e0       	ldi	r22, 0x02	; 2
    57b6:	f4 01       	movw	r30, r8
    57b8:	09 95       	icall
			lcd0.putch(':');
    57ba:	8a e3       	ldi	r24, 0x3A	; 58
    57bc:	c8 54       	subi	r28, 0x48	; 72
    57be:	de 4f       	sbci	r29, 0xFE	; 254
    57c0:	e8 81       	ld	r30, Y
    57c2:	f9 81       	ldd	r31, Y+1	; 0x01
    57c4:	c8 5b       	subi	r28, 0xB8	; 184
    57c6:	d1 40       	sbci	r29, 0x01	; 1
    57c8:	09 95       	icall
			lcd0.string_size(function.ui16toa(rtc.bcd2dec(tm.minutes)),2);
    57ca:	d6 01       	movw	r26, r12
    57cc:	50 96       	adiw	r26, 0x10	; 16
    57ce:	0d 91       	ld	r16, X+
    57d0:	1c 91       	ld	r17, X
    57d2:	51 97       	sbiw	r26, 0x11	; 17
    57d4:	d5 01       	movw	r26, r10
    57d6:	58 96       	adiw	r26, 0x18	; 24
    57d8:	ed 91       	ld	r30, X+
    57da:	fc 91       	ld	r31, X
    57dc:	59 97       	sbiw	r26, 0x19	; 25
    57de:	d7 01       	movw	r26, r14
    57e0:	11 96       	adiw	r26, 0x01	; 1
    57e2:	8c 91       	ld	r24, X
    57e4:	09 95       	icall
    57e6:	90 e0       	ldi	r25, 0x00	; 0
    57e8:	f8 01       	movw	r30, r16
    57ea:	09 95       	icall
    57ec:	62 e0       	ldi	r22, 0x02	; 2
    57ee:	f4 01       	movw	r30, r8
    57f0:	09 95       	icall
			lcd0.putch(':');
    57f2:	8a e3       	ldi	r24, 0x3A	; 58
    57f4:	c8 54       	subi	r28, 0x48	; 72
    57f6:	de 4f       	sbci	r29, 0xFE	; 254
    57f8:	e8 81       	ld	r30, Y
    57fa:	f9 81       	ldd	r31, Y+1	; 0x01
    57fc:	c8 5b       	subi	r28, 0xB8	; 184
    57fe:	d1 40       	sbci	r29, 0x01	; 1
    5800:	09 95       	icall
			lcd0.string_size(function.ui16toa(rtc.bcd2dec(tm.VL_seconds)),2);
    5802:	d6 01       	movw	r26, r12
    5804:	50 96       	adiw	r26, 0x10	; 16
    5806:	0d 91       	ld	r16, X+
    5808:	1c 91       	ld	r17, X
    580a:	51 97       	sbiw	r26, 0x11	; 17
    580c:	d5 01       	movw	r26, r10
    580e:	58 96       	adiw	r26, 0x18	; 24
    5810:	ed 91       	ld	r30, X+
    5812:	fc 91       	ld	r31, X
    5814:	59 97       	sbiw	r26, 0x19	; 25
    5816:	d7 01       	movw	r26, r14
    5818:	12 96       	adiw	r26, 0x02	; 2
    581a:	8c 91       	ld	r24, X
    581c:	09 95       	icall
    581e:	90 e0       	ldi	r25, 0x00	; 0
    5820:	f8 01       	movw	r30, r16
    5822:	09 95       	icall
    5824:	62 e0       	ldi	r22, 0x02	; 2
    5826:	f4 01       	movw	r30, r8
    5828:	09 95       	icall
		break;
    582a:	0c 94 24 37 	jmp	0x6e48	; 0x6e48 <main+0x1f20>
		// MENU 2
		case '2': // Manual position override 
			if(!strcmp(keypad.data().string,"A")){Menu='1';keypad.flush();lcd0.clear();break;}
    582e:	f2 01       	movw	r30, r4
    5830:	09 95       	icall
    5832:	c2 53       	subi	r28, 0x32	; 50
    5834:	df 4f       	sbci	r29, 0xFF	; 255
    5836:	28 83       	st	Y, r18
    5838:	ce 5c       	subi	r28, 0xCE	; 206
    583a:	d0 40       	sbci	r29, 0x00	; 0
    583c:	c1 53       	subi	r28, 0x31	; 49
    583e:	df 4f       	sbci	r29, 0xFF	; 255
    5840:	38 83       	st	Y, r19
    5842:	cf 5c       	subi	r28, 0xCF	; 207
    5844:	d0 40       	sbci	r29, 0x00	; 0
    5846:	c0 53       	subi	r28, 0x30	; 48
    5848:	df 4f       	sbci	r29, 0xFF	; 255
    584a:	48 83       	st	Y, r20
    584c:	c0 5d       	subi	r28, 0xD0	; 208
    584e:	d0 40       	sbci	r29, 0x00	; 0
    5850:	cf 52       	subi	r28, 0x2F	; 47
    5852:	df 4f       	sbci	r29, 0xFF	; 255
    5854:	58 83       	st	Y, r21
    5856:	c1 5d       	subi	r28, 0xD1	; 209
    5858:	d0 40       	sbci	r29, 0x00	; 0
    585a:	ce 52       	subi	r28, 0x2E	; 46
    585c:	df 4f       	sbci	r29, 0xFF	; 255
    585e:	68 83       	st	Y, r22
    5860:	c2 5d       	subi	r28, 0xD2	; 210
    5862:	d0 40       	sbci	r29, 0x00	; 0
    5864:	66 e9       	ldi	r22, 0x96	; 150
    5866:	77 e0       	ldi	r23, 0x07	; 7
    5868:	cf 52       	subi	r28, 0x2F	; 47
    586a:	df 4f       	sbci	r29, 0xFF	; 255
    586c:	88 81       	ld	r24, Y
    586e:	99 81       	ldd	r25, Y+1	; 0x01
    5870:	c1 5d       	subi	r28, 0xD1	; 209
    5872:	d0 40       	sbci	r29, 0x00	; 0
    5874:	0e 94 f1 3b 	call	0x77e2	; 0x77e2 <strcmp>
    5878:	89 2b       	or	r24, r25
    587a:	a1 f4       	brne	.+40     	; 0x58a4 <main+0x97c>
    587c:	c2 54       	subi	r28, 0x42	; 66
    587e:	de 4f       	sbci	r29, 0xFE	; 254
    5880:	e8 81       	ld	r30, Y
    5882:	f9 81       	ldd	r31, Y+1	; 0x01
    5884:	ce 5b       	subi	r28, 0xBE	; 190
    5886:	d1 40       	sbci	r29, 0x01	; 1
    5888:	09 95       	icall
    588a:	ca 54       	subi	r28, 0x4A	; 74
    588c:	de 4f       	sbci	r29, 0xFE	; 254
    588e:	e8 81       	ld	r30, Y
    5890:	f9 81       	ldd	r31, Y+1	; 0x01
    5892:	c6 5b       	subi	r28, 0xB6	; 182
    5894:	d1 40       	sbci	r29, 0x01	; 1
    5896:	09 95       	icall
    5898:	0f 2e       	mov	r0, r31
    589a:	f1 e3       	ldi	r31, 0x31	; 49
    589c:	7f 2e       	mov	r7, r31
    589e:	f0 2d       	mov	r31, r0
    58a0:	0c 94 24 37 	jmp	0x6e48	; 0x6e48 <main+0x1f20>
			if(!strcmp(keypad.data().string,"B")){Menu='3';keypad.flush();lcd0.clear();break;}
    58a4:	f2 01       	movw	r30, r4
    58a6:	09 95       	icall
    58a8:	c7 53       	subi	r28, 0x37	; 55
    58aa:	df 4f       	sbci	r29, 0xFF	; 255
    58ac:	28 83       	st	Y, r18
    58ae:	c9 5c       	subi	r28, 0xC9	; 201
    58b0:	d0 40       	sbci	r29, 0x00	; 0
    58b2:	c6 53       	subi	r28, 0x36	; 54
    58b4:	df 4f       	sbci	r29, 0xFF	; 255
    58b6:	38 83       	st	Y, r19
    58b8:	ca 5c       	subi	r28, 0xCA	; 202
    58ba:	d0 40       	sbci	r29, 0x00	; 0
    58bc:	c5 53       	subi	r28, 0x35	; 53
    58be:	df 4f       	sbci	r29, 0xFF	; 255
    58c0:	48 83       	st	Y, r20
    58c2:	cb 5c       	subi	r28, 0xCB	; 203
    58c4:	d0 40       	sbci	r29, 0x00	; 0
    58c6:	c4 53       	subi	r28, 0x34	; 52
    58c8:	df 4f       	sbci	r29, 0xFF	; 255
    58ca:	58 83       	st	Y, r21
    58cc:	cc 5c       	subi	r28, 0xCC	; 204
    58ce:	d0 40       	sbci	r29, 0x00	; 0
    58d0:	c3 53       	subi	r28, 0x33	; 51
    58d2:	df 4f       	sbci	r29, 0xFF	; 255
    58d4:	68 83       	st	Y, r22
    58d6:	cd 5c       	subi	r28, 0xCD	; 205
    58d8:	d0 40       	sbci	r29, 0x00	; 0
    58da:	68 e9       	ldi	r22, 0x98	; 152
    58dc:	77 e0       	ldi	r23, 0x07	; 7
    58de:	c4 53       	subi	r28, 0x34	; 52
    58e0:	df 4f       	sbci	r29, 0xFF	; 255
    58e2:	88 81       	ld	r24, Y
    58e4:	99 81       	ldd	r25, Y+1	; 0x01
    58e6:	cc 5c       	subi	r28, 0xCC	; 204
    58e8:	d0 40       	sbci	r29, 0x00	; 0
    58ea:	0e 94 f1 3b 	call	0x77e2	; 0x77e2 <strcmp>
    58ee:	89 2b       	or	r24, r25
    58f0:	a1 f4       	brne	.+40     	; 0x591a <main+0x9f2>
    58f2:	c2 54       	subi	r28, 0x42	; 66
    58f4:	de 4f       	sbci	r29, 0xFE	; 254
    58f6:	e8 81       	ld	r30, Y
    58f8:	f9 81       	ldd	r31, Y+1	; 0x01
    58fa:	ce 5b       	subi	r28, 0xBE	; 190
    58fc:	d1 40       	sbci	r29, 0x01	; 1
    58fe:	09 95       	icall
    5900:	ca 54       	subi	r28, 0x4A	; 74
    5902:	de 4f       	sbci	r29, 0xFE	; 254
    5904:	e8 81       	ld	r30, Y
    5906:	f9 81       	ldd	r31, Y+1	; 0x01
    5908:	c6 5b       	subi	r28, 0xB6	; 182
    590a:	d1 40       	sbci	r29, 0x01	; 1
    590c:	09 95       	icall
    590e:	0f 2e       	mov	r0, r31
    5910:	f3 e3       	ldi	r31, 0x33	; 51
    5912:	7f 2e       	mov	r7, r31
    5914:	f0 2d       	mov	r31, r0
    5916:	0c 94 24 37 	jmp	0x6e48	; 0x6e48 <main+0x1f20>
			if(!strcmp(keypad.data().string,"C")){Menu='1';keypad.flush();lcd0.clear();uart.puts("Manual exit\r\n");break;}
    591a:	f2 01       	movw	r30, r4
    591c:	09 95       	icall
    591e:	cc 53       	subi	r28, 0x3C	; 60
    5920:	df 4f       	sbci	r29, 0xFF	; 255
    5922:	28 83       	st	Y, r18
    5924:	c4 5c       	subi	r28, 0xC4	; 196
    5926:	d0 40       	sbci	r29, 0x00	; 0
    5928:	cb 53       	subi	r28, 0x3B	; 59
    592a:	df 4f       	sbci	r29, 0xFF	; 255
    592c:	38 83       	st	Y, r19
    592e:	c5 5c       	subi	r28, 0xC5	; 197
    5930:	d0 40       	sbci	r29, 0x00	; 0
    5932:	ca 53       	subi	r28, 0x3A	; 58
    5934:	df 4f       	sbci	r29, 0xFF	; 255
    5936:	48 83       	st	Y, r20
    5938:	c6 5c       	subi	r28, 0xC6	; 198
    593a:	d0 40       	sbci	r29, 0x00	; 0
    593c:	c9 53       	subi	r28, 0x39	; 57
    593e:	df 4f       	sbci	r29, 0xFF	; 255
    5940:	58 83       	st	Y, r21
    5942:	c7 5c       	subi	r28, 0xC7	; 199
    5944:	d0 40       	sbci	r29, 0x00	; 0
    5946:	c8 53       	subi	r28, 0x38	; 56
    5948:	df 4f       	sbci	r29, 0xFF	; 255
    594a:	68 83       	st	Y, r22
    594c:	c8 5c       	subi	r28, 0xC8	; 200
    594e:	d0 40       	sbci	r29, 0x00	; 0
    5950:	6d e9       	ldi	r22, 0x9D	; 157
    5952:	77 e0       	ldi	r23, 0x07	; 7
    5954:	c9 53       	subi	r28, 0x39	; 57
    5956:	df 4f       	sbci	r29, 0xFF	; 255
    5958:	88 81       	ld	r24, Y
    595a:	99 81       	ldd	r25, Y+1	; 0x01
    595c:	c7 5c       	subi	r28, 0xC7	; 199
    595e:	d0 40       	sbci	r29, 0x00	; 0
    5960:	0e 94 f1 3b 	call	0x77e2	; 0x77e2 <strcmp>
    5964:	89 2b       	or	r24, r25
    5966:	d9 f4       	brne	.+54     	; 0x599e <main+0xa76>
    5968:	c2 54       	subi	r28, 0x42	; 66
    596a:	de 4f       	sbci	r29, 0xFE	; 254
    596c:	e8 81       	ld	r30, Y
    596e:	f9 81       	ldd	r31, Y+1	; 0x01
    5970:	ce 5b       	subi	r28, 0xBE	; 190
    5972:	d1 40       	sbci	r29, 0x01	; 1
    5974:	09 95       	icall
    5976:	ca 54       	subi	r28, 0x4A	; 74
    5978:	de 4f       	sbci	r29, 0xFE	; 254
    597a:	e8 81       	ld	r30, Y
    597c:	f9 81       	ldd	r31, Y+1	; 0x01
    597e:	c6 5b       	subi	r28, 0xB6	; 182
    5980:	d1 40       	sbci	r29, 0x01	; 1
    5982:	09 95       	icall
    5984:	e0 91 ad 0b 	lds	r30, 0x0BAD	; 0x800bad <uart+0x10>
    5988:	f0 91 ae 0b 	lds	r31, 0x0BAE	; 0x800bae <uart+0x11>
    598c:	8f e9       	ldi	r24, 0x9F	; 159
    598e:	97 e0       	ldi	r25, 0x07	; 7
    5990:	09 95       	icall
    5992:	0f 2e       	mov	r0, r31
    5994:	f1 e3       	ldi	r31, 0x31	; 49
    5996:	7f 2e       	mov	r7, r31
    5998:	f0 2d       	mov	r31, r0
    599a:	0c 94 24 37 	jmp	0x6e48	; 0x6e48 <main+0x1f20>
			// Title
			lcd0.gotoxy(0,0);
    599e:	60 e0       	ldi	r22, 0x00	; 0
    59a0:	70 e0       	ldi	r23, 0x00	; 0
    59a2:	80 e0       	ldi	r24, 0x00	; 0
    59a4:	90 e0       	ldi	r25, 0x00	; 0
    59a6:	f1 01       	movw	r30, r2
    59a8:	09 95       	icall
			lcd0.string_size("Ang:",5);
    59aa:	65 e0       	ldi	r22, 0x05	; 5
    59ac:	8d ea       	ldi	r24, 0xAD	; 173
    59ae:	97 e0       	ldi	r25, 0x07	; 7
    59b0:	f4 01       	movw	r30, r8
    59b2:	09 95       	icall
			lcd0.string_size(mstr,3);
    59b4:	63 e0       	ldi	r22, 0x03	; 3
    59b6:	ce 01       	movw	r24, r28
    59b8:	8a 5c       	subi	r24, 0xCA	; 202
    59ba:	9e 4f       	sbci	r25, 0xFE	; 254
    59bc:	f4 01       	movw	r30, r8
    59be:	09 95       	icall
			
			if(keypad.data().character == KEYPADENTERKEY){
    59c0:	f2 01       	movw	r30, r4
    59c2:	09 95       	icall
    59c4:	c1 54       	subi	r28, 0x41	; 65
    59c6:	df 4f       	sbci	r29, 0xFF	; 255
    59c8:	28 83       	st	Y, r18
    59ca:	cf 5b       	subi	r28, 0xBF	; 191
    59cc:	d0 40       	sbci	r29, 0x00	; 0
    59ce:	c0 54       	subi	r28, 0x40	; 64
    59d0:	df 4f       	sbci	r29, 0xFF	; 255
    59d2:	38 83       	st	Y, r19
    59d4:	c0 5c       	subi	r28, 0xC0	; 192
    59d6:	d0 40       	sbci	r29, 0x00	; 0
    59d8:	cf 53       	subi	r28, 0x3F	; 63
    59da:	df 4f       	sbci	r29, 0xFF	; 255
    59dc:	48 83       	st	Y, r20
    59de:	c1 5c       	subi	r28, 0xC1	; 193
    59e0:	d0 40       	sbci	r29, 0x00	; 0
    59e2:	ce 53       	subi	r28, 0x3E	; 62
    59e4:	df 4f       	sbci	r29, 0xFF	; 255
    59e6:	58 83       	st	Y, r21
    59e8:	c2 5c       	subi	r28, 0xC2	; 194
    59ea:	d0 40       	sbci	r29, 0x00	; 0
    59ec:	cd 53       	subi	r28, 0x3D	; 61
    59ee:	df 4f       	sbci	r29, 0xFF	; 255
    59f0:	68 83       	st	Y, r22
    59f2:	c3 5c       	subi	r28, 0xC3	; 195
    59f4:	d0 40       	sbci	r29, 0x00	; 0
    59f6:	24 34       	cpi	r18, 0x44	; 68
    59f8:	09 f0       	breq	.+2      	; 0x59fc <main+0xad4>
    59fa:	7f c0       	rjmp	.+254    	; 0x5afa <main+0xbd2>
				strncpy(mstr,keypad.data().string,6);
    59fc:	f2 01       	movw	r30, r4
    59fe:	09 95       	icall
    5a00:	c6 54       	subi	r28, 0x46	; 70
    5a02:	df 4f       	sbci	r29, 0xFF	; 255
    5a04:	28 83       	st	Y, r18
    5a06:	ca 5b       	subi	r28, 0xBA	; 186
    5a08:	d0 40       	sbci	r29, 0x00	; 0
    5a0a:	c5 54       	subi	r28, 0x45	; 69
    5a0c:	df 4f       	sbci	r29, 0xFF	; 255
    5a0e:	38 83       	st	Y, r19
    5a10:	cb 5b       	subi	r28, 0xBB	; 187
    5a12:	d0 40       	sbci	r29, 0x00	; 0
    5a14:	c4 54       	subi	r28, 0x44	; 68
    5a16:	df 4f       	sbci	r29, 0xFF	; 255
    5a18:	48 83       	st	Y, r20
    5a1a:	cc 5b       	subi	r28, 0xBC	; 188
    5a1c:	d0 40       	sbci	r29, 0x00	; 0
    5a1e:	c3 54       	subi	r28, 0x43	; 67
    5a20:	df 4f       	sbci	r29, 0xFF	; 255
    5a22:	58 83       	st	Y, r21
    5a24:	cd 5b       	subi	r28, 0xBD	; 189
    5a26:	d0 40       	sbci	r29, 0x00	; 0
    5a28:	c2 54       	subi	r28, 0x42	; 66
    5a2a:	df 4f       	sbci	r29, 0xFF	; 255
    5a2c:	68 83       	st	Y, r22
    5a2e:	ce 5b       	subi	r28, 0xBE	; 190
    5a30:	d0 40       	sbci	r29, 0x00	; 0
    5a32:	c3 54       	subi	r28, 0x43	; 67
    5a34:	df 4f       	sbci	r29, 0xFF	; 255
    5a36:	68 81       	ld	r22, Y
    5a38:	79 81       	ldd	r23, Y+1	; 0x01
    5a3a:	cd 5b       	subi	r28, 0xBD	; 189
    5a3c:	d0 40       	sbci	r29, 0x00	; 0
    5a3e:	46 e0       	ldi	r20, 0x06	; 6
    5a40:	50 e0       	ldi	r21, 0x00	; 0
    5a42:	ce 01       	movw	r24, r28
    5a44:	8a 5c       	subi	r24, 0xCA	; 202
    5a46:	9e 4f       	sbci	r25, 0xFE	; 254
    5a48:	0e 94 01 3c 	call	0x7802	; 0x7802 <strncpy>
				mvalue=function.strToInt(mstr);
    5a4c:	e0 91 f8 0a 	lds	r30, 0x0AF8	; 0x800af8 <function+0x1a>
    5a50:	f0 91 f9 0a 	lds	r31, 0x0AF9	; 0x800af9 <function+0x1b>
    5a54:	ce 01       	movw	r24, r28
    5a56:	8a 5c       	subi	r24, 0xCA	; 202
    5a58:	9e 4f       	sbci	r25, 0xFE	; 254
    5a5a:	09 95       	icall
				if(mvalue >=0 && mvalue <181){
    5a5c:	85 3b       	cpi	r24, 0xB5	; 181
    5a5e:	91 05       	cpc	r25, r1
    5a60:	d0 f5       	brcc	.+116    	; 0x5ad6 <main+0xbae>
					m_value=mvalue;
					timer1.compareB(function.trimmer(m_value,0,180,Min,Max));
    5a62:	bc 01       	movw	r22, r24
    5a64:	99 0f       	add	r25, r25
    5a66:	88 0b       	sbc	r24, r24
    5a68:	99 0b       	sbc	r25, r25
    5a6a:	1f 92       	push	r1
    5a6c:	1f 92       	push	r1
    5a6e:	29 e0       	ldi	r18, 0x09	; 9
    5a70:	2f 93       	push	r18
    5a72:	2e e2       	ldi	r18, 0x2E	; 46
    5a74:	2f 93       	push	r18
    5a76:	e0 91 0a 0b 	lds	r30, 0x0B0A	; 0x800b0a <function+0x2c>
    5a7a:	f0 91 0b 0b 	lds	r31, 0x0B0B	; 0x800b0b <function+0x2d>
    5a7e:	0f 2e       	mov	r0, r31
    5a80:	f4 ef       	ldi	r31, 0xF4	; 244
    5a82:	af 2e       	mov	r10, r31
    5a84:	bb 24       	eor	r11, r11
    5a86:	b3 94       	inc	r11
    5a88:	c1 2c       	mov	r12, r1
    5a8a:	d1 2c       	mov	r13, r1
    5a8c:	f0 2d       	mov	r31, r0
    5a8e:	14 eb       	ldi	r17, 0xB4	; 180
    5a90:	e1 2e       	mov	r14, r17
    5a92:	f1 2c       	mov	r15, r1
    5a94:	00 e0       	ldi	r16, 0x00	; 0
    5a96:	10 e0       	ldi	r17, 0x00	; 0
    5a98:	20 e0       	ldi	r18, 0x00	; 0
    5a9a:	30 e0       	ldi	r19, 0x00	; 0
    5a9c:	a9 01       	movw	r20, r18
    5a9e:	09 95       	icall
    5aa0:	cb 01       	movw	r24, r22
    5aa2:	cb 53       	subi	r28, 0x3B	; 59
    5aa4:	de 4f       	sbci	r29, 0xFE	; 254
    5aa6:	e8 81       	ld	r30, Y
    5aa8:	f9 81       	ldd	r31, Y+1	; 0x01
    5aaa:	c5 5c       	subi	r28, 0xC5	; 197
    5aac:	d1 40       	sbci	r29, 0x01	; 1
    5aae:	09 95       	icall
					lcd0.gotoxy(0,12);
    5ab0:	6c e0       	ldi	r22, 0x0C	; 12
    5ab2:	70 e0       	ldi	r23, 0x00	; 0
    5ab4:	80 e0       	ldi	r24, 0x00	; 0
    5ab6:	90 e0       	ldi	r25, 0x00	; 0
    5ab8:	f1 01       	movw	r30, r2
    5aba:	09 95       	icall
					lcd0.hspace(4);
    5abc:	84 e0       	ldi	r24, 0x04	; 4
    5abe:	c7 53       	subi	r28, 0x37	; 55
    5ac0:	de 4f       	sbci	r29, 0xFE	; 254
    5ac2:	e8 81       	ld	r30, Y
    5ac4:	f9 81       	ldd	r31, Y+1	; 0x01
    5ac6:	c9 5c       	subi	r28, 0xC9	; 201
    5ac8:	d1 40       	sbci	r29, 0x01	; 1
    5aca:	09 95       	icall
    5acc:	0f 90       	pop	r0
    5ace:	0f 90       	pop	r0
    5ad0:	0f 90       	pop	r0
    5ad2:	0f 90       	pop	r0
    5ad4:	0b c0       	rjmp	.+22     	; 0x5aec <main+0xbc4>
				}else{
					lcd0.gotoxy(0,12);
    5ad6:	6c e0       	ldi	r22, 0x0C	; 12
    5ad8:	70 e0       	ldi	r23, 0x00	; 0
    5ada:	80 e0       	ldi	r24, 0x00	; 0
    5adc:	90 e0       	ldi	r25, 0x00	; 0
    5ade:	f1 01       	movw	r30, r2
    5ae0:	09 95       	icall
					lcd0.string_size("err",4);
    5ae2:	64 e0       	ldi	r22, 0x04	; 4
    5ae4:	82 eb       	ldi	r24, 0xB2	; 178
    5ae6:	97 e0       	ldi	r25, 0x07	; 7
    5ae8:	f4 01       	movw	r30, r8
    5aea:	09 95       	icall
				}
				keypad.flush();
    5aec:	c2 54       	subi	r28, 0x42	; 66
    5aee:	de 4f       	sbci	r29, 0xFE	; 254
    5af0:	e8 81       	ld	r30, Y
    5af2:	f9 81       	ldd	r31, Y+1	; 0x01
    5af4:	ce 5b       	subi	r28, 0xBE	; 190
    5af6:	d1 40       	sbci	r29, 0x01	; 1
    5af8:	09 95       	icall
			}
			// else
			// timer1.compareB(function.trimmer(m_value,0,180,Min,Max));
			lcd0.gotoxy(1,12);
    5afa:	6c e0       	ldi	r22, 0x0C	; 12
    5afc:	70 e0       	ldi	r23, 0x00	; 0
    5afe:	81 e0       	ldi	r24, 0x01	; 1
    5b00:	90 e0       	ldi	r25, 0x00	; 0
    5b02:	f1 01       	movw	r30, r2
    5b04:	09 95       	icall
			lcd0.string_size("C-Ex",4);
    5b06:	64 e0       	ldi	r22, 0x04	; 4
    5b08:	86 eb       	ldi	r24, 0xB6	; 182
    5b0a:	97 e0       	ldi	r25, 0x07	; 7
    5b0c:	f4 01       	movw	r30, r8
    5b0e:	09 95       	icall
		break;
    5b10:	0c 94 24 37 	jmp	0x6e48	; 0x6e48 <main+0x1f20>
		// MENU 3
		case '3': //Set Date
			if(!strcmp(keypad.data().string,"A")){Menu='2';keypad.flush();lcd0.clear();break;}
    5b14:	f2 01       	movw	r30, r4
    5b16:	09 95       	icall
    5b18:	cb 54       	subi	r28, 0x4B	; 75
    5b1a:	df 4f       	sbci	r29, 0xFF	; 255
    5b1c:	28 83       	st	Y, r18
    5b1e:	c5 5b       	subi	r28, 0xB5	; 181
    5b20:	d0 40       	sbci	r29, 0x00	; 0
    5b22:	ca 54       	subi	r28, 0x4A	; 74
    5b24:	df 4f       	sbci	r29, 0xFF	; 255
    5b26:	38 83       	st	Y, r19
    5b28:	c6 5b       	subi	r28, 0xB6	; 182
    5b2a:	d0 40       	sbci	r29, 0x00	; 0
    5b2c:	c9 54       	subi	r28, 0x49	; 73
    5b2e:	df 4f       	sbci	r29, 0xFF	; 255
    5b30:	48 83       	st	Y, r20
    5b32:	c7 5b       	subi	r28, 0xB7	; 183
    5b34:	d0 40       	sbci	r29, 0x00	; 0
    5b36:	c8 54       	subi	r28, 0x48	; 72
    5b38:	df 4f       	sbci	r29, 0xFF	; 255
    5b3a:	58 83       	st	Y, r21
    5b3c:	c8 5b       	subi	r28, 0xB8	; 184
    5b3e:	d0 40       	sbci	r29, 0x00	; 0
    5b40:	c7 54       	subi	r28, 0x47	; 71
    5b42:	df 4f       	sbci	r29, 0xFF	; 255
    5b44:	68 83       	st	Y, r22
    5b46:	c9 5b       	subi	r28, 0xB9	; 185
    5b48:	d0 40       	sbci	r29, 0x00	; 0
    5b4a:	66 e9       	ldi	r22, 0x96	; 150
    5b4c:	77 e0       	ldi	r23, 0x07	; 7
    5b4e:	c8 54       	subi	r28, 0x48	; 72
    5b50:	df 4f       	sbci	r29, 0xFF	; 255
    5b52:	88 81       	ld	r24, Y
    5b54:	99 81       	ldd	r25, Y+1	; 0x01
    5b56:	c8 5b       	subi	r28, 0xB8	; 184
    5b58:	d0 40       	sbci	r29, 0x00	; 0
    5b5a:	0e 94 f1 3b 	call	0x77e2	; 0x77e2 <strcmp>
    5b5e:	89 2b       	or	r24, r25
    5b60:	a1 f4       	brne	.+40     	; 0x5b8a <main+0xc62>
    5b62:	c2 54       	subi	r28, 0x42	; 66
    5b64:	de 4f       	sbci	r29, 0xFE	; 254
    5b66:	e8 81       	ld	r30, Y
    5b68:	f9 81       	ldd	r31, Y+1	; 0x01
    5b6a:	ce 5b       	subi	r28, 0xBE	; 190
    5b6c:	d1 40       	sbci	r29, 0x01	; 1
    5b6e:	09 95       	icall
    5b70:	ca 54       	subi	r28, 0x4A	; 74
    5b72:	de 4f       	sbci	r29, 0xFE	; 254
    5b74:	e8 81       	ld	r30, Y
    5b76:	f9 81       	ldd	r31, Y+1	; 0x01
    5b78:	c6 5b       	subi	r28, 0xB6	; 182
    5b7a:	d1 40       	sbci	r29, 0x01	; 1
    5b7c:	09 95       	icall
    5b7e:	0f 2e       	mov	r0, r31
    5b80:	f2 e3       	ldi	r31, 0x32	; 50
    5b82:	7f 2e       	mov	r7, r31
    5b84:	f0 2d       	mov	r31, r0
    5b86:	0c 94 24 37 	jmp	0x6e48	; 0x6e48 <main+0x1f20>
			if(!strcmp(keypad.data().string,"B")){Menu='4';keypad.flush();lcd0.clear();break;}
    5b8a:	f2 01       	movw	r30, r4
    5b8c:	09 95       	icall
    5b8e:	c0 55       	subi	r28, 0x50	; 80
    5b90:	df 4f       	sbci	r29, 0xFF	; 255
    5b92:	28 83       	st	Y, r18
    5b94:	c0 5b       	subi	r28, 0xB0	; 176
    5b96:	d0 40       	sbci	r29, 0x00	; 0
    5b98:	cf 54       	subi	r28, 0x4F	; 79
    5b9a:	df 4f       	sbci	r29, 0xFF	; 255
    5b9c:	38 83       	st	Y, r19
    5b9e:	c1 5b       	subi	r28, 0xB1	; 177
    5ba0:	d0 40       	sbci	r29, 0x00	; 0
    5ba2:	ce 54       	subi	r28, 0x4E	; 78
    5ba4:	df 4f       	sbci	r29, 0xFF	; 255
    5ba6:	48 83       	st	Y, r20
    5ba8:	c2 5b       	subi	r28, 0xB2	; 178
    5baa:	d0 40       	sbci	r29, 0x00	; 0
    5bac:	cd 54       	subi	r28, 0x4D	; 77
    5bae:	df 4f       	sbci	r29, 0xFF	; 255
    5bb0:	58 83       	st	Y, r21
    5bb2:	c3 5b       	subi	r28, 0xB3	; 179
    5bb4:	d0 40       	sbci	r29, 0x00	; 0
    5bb6:	cc 54       	subi	r28, 0x4C	; 76
    5bb8:	df 4f       	sbci	r29, 0xFF	; 255
    5bba:	68 83       	st	Y, r22
    5bbc:	c4 5b       	subi	r28, 0xB4	; 180
    5bbe:	d0 40       	sbci	r29, 0x00	; 0
    5bc0:	68 e9       	ldi	r22, 0x98	; 152
    5bc2:	77 e0       	ldi	r23, 0x07	; 7
    5bc4:	cd 54       	subi	r28, 0x4D	; 77
    5bc6:	df 4f       	sbci	r29, 0xFF	; 255
    5bc8:	88 81       	ld	r24, Y
    5bca:	99 81       	ldd	r25, Y+1	; 0x01
    5bcc:	c3 5b       	subi	r28, 0xB3	; 179
    5bce:	d0 40       	sbci	r29, 0x00	; 0
    5bd0:	0e 94 f1 3b 	call	0x77e2	; 0x77e2 <strcmp>
    5bd4:	89 2b       	or	r24, r25
    5bd6:	a1 f4       	brne	.+40     	; 0x5c00 <main+0xcd8>
    5bd8:	c2 54       	subi	r28, 0x42	; 66
    5bda:	de 4f       	sbci	r29, 0xFE	; 254
    5bdc:	e8 81       	ld	r30, Y
    5bde:	f9 81       	ldd	r31, Y+1	; 0x01
    5be0:	ce 5b       	subi	r28, 0xBE	; 190
    5be2:	d1 40       	sbci	r29, 0x01	; 1
    5be4:	09 95       	icall
    5be6:	ca 54       	subi	r28, 0x4A	; 74
    5be8:	de 4f       	sbci	r29, 0xFE	; 254
    5bea:	e8 81       	ld	r30, Y
    5bec:	f9 81       	ldd	r31, Y+1	; 0x01
    5bee:	c6 5b       	subi	r28, 0xB6	; 182
    5bf0:	d1 40       	sbci	r29, 0x01	; 1
    5bf2:	09 95       	icall
    5bf4:	0f 2e       	mov	r0, r31
    5bf6:	f4 e3       	ldi	r31, 0x34	; 52
    5bf8:	7f 2e       	mov	r7, r31
    5bfa:	f0 2d       	mov	r31, r0
    5bfc:	0c 94 24 37 	jmp	0x6e48	; 0x6e48 <main+0x1f20>
			if(!strcmp(keypad.data().string,"C")){Menu='1';cal='0';keypad.flush();lcd0.clear();uart.puts("Date exit\r\n");break;}
    5c00:	f2 01       	movw	r30, r4
    5c02:	09 95       	icall
    5c04:	c5 55       	subi	r28, 0x55	; 85
    5c06:	df 4f       	sbci	r29, 0xFF	; 255
    5c08:	28 83       	st	Y, r18
    5c0a:	cb 5a       	subi	r28, 0xAB	; 171
    5c0c:	d0 40       	sbci	r29, 0x00	; 0
    5c0e:	c4 55       	subi	r28, 0x54	; 84
    5c10:	df 4f       	sbci	r29, 0xFF	; 255
    5c12:	38 83       	st	Y, r19
    5c14:	cc 5a       	subi	r28, 0xAC	; 172
    5c16:	d0 40       	sbci	r29, 0x00	; 0
    5c18:	c3 55       	subi	r28, 0x53	; 83
    5c1a:	df 4f       	sbci	r29, 0xFF	; 255
    5c1c:	48 83       	st	Y, r20
    5c1e:	cd 5a       	subi	r28, 0xAD	; 173
    5c20:	d0 40       	sbci	r29, 0x00	; 0
    5c22:	c2 55       	subi	r28, 0x52	; 82
    5c24:	df 4f       	sbci	r29, 0xFF	; 255
    5c26:	58 83       	st	Y, r21
    5c28:	ce 5a       	subi	r28, 0xAE	; 174
    5c2a:	d0 40       	sbci	r29, 0x00	; 0
    5c2c:	c1 55       	subi	r28, 0x51	; 81
    5c2e:	df 4f       	sbci	r29, 0xFF	; 255
    5c30:	68 83       	st	Y, r22
    5c32:	cf 5a       	subi	r28, 0xAF	; 175
    5c34:	d0 40       	sbci	r29, 0x00	; 0
    5c36:	6d e9       	ldi	r22, 0x9D	; 157
    5c38:	77 e0       	ldi	r23, 0x07	; 7
    5c3a:	c2 55       	subi	r28, 0x52	; 82
    5c3c:	df 4f       	sbci	r29, 0xFF	; 255
    5c3e:	88 81       	ld	r24, Y
    5c40:	99 81       	ldd	r25, Y+1	; 0x01
    5c42:	ce 5a       	subi	r28, 0xAE	; 174
    5c44:	d0 40       	sbci	r29, 0x00	; 0
    5c46:	0e 94 f1 3b 	call	0x77e2	; 0x77e2 <strcmp>
    5c4a:	89 2b       	or	r24, r25
    5c4c:	09 f5       	brne	.+66     	; 0x5c90 <main+0xd68>
    5c4e:	c2 54       	subi	r28, 0x42	; 66
    5c50:	de 4f       	sbci	r29, 0xFE	; 254
    5c52:	e8 81       	ld	r30, Y
    5c54:	f9 81       	ldd	r31, Y+1	; 0x01
    5c56:	ce 5b       	subi	r28, 0xBE	; 190
    5c58:	d1 40       	sbci	r29, 0x01	; 1
    5c5a:	09 95       	icall
    5c5c:	ca 54       	subi	r28, 0x4A	; 74
    5c5e:	de 4f       	sbci	r29, 0xFE	; 254
    5c60:	e8 81       	ld	r30, Y
    5c62:	f9 81       	ldd	r31, Y+1	; 0x01
    5c64:	c6 5b       	subi	r28, 0xB6	; 182
    5c66:	d1 40       	sbci	r29, 0x01	; 1
    5c68:	09 95       	icall
    5c6a:	e0 91 ad 0b 	lds	r30, 0x0BAD	; 0x800bad <uart+0x10>
    5c6e:	f0 91 ae 0b 	lds	r31, 0x0BAE	; 0x800bae <uart+0x11>
    5c72:	8b eb       	ldi	r24, 0xBB	; 187
    5c74:	97 e0       	ldi	r25, 0x07	; 7
    5c76:	09 95       	icall
    5c78:	f0 e3       	ldi	r31, 0x30	; 48
    5c7a:	c0 54       	subi	r28, 0x40	; 64
    5c7c:	de 4f       	sbci	r29, 0xFE	; 254
    5c7e:	f8 83       	st	Y, r31
    5c80:	c0 5c       	subi	r28, 0xC0	; 192
    5c82:	d1 40       	sbci	r29, 0x01	; 1
    5c84:	0f 2e       	mov	r0, r31
    5c86:	f1 e3       	ldi	r31, 0x31	; 49
    5c88:	7f 2e       	mov	r7, r31
    5c8a:	f0 2d       	mov	r31, r0
    5c8c:	0c 94 24 37 	jmp	0x6e48	; 0x6e48 <main+0x1f20>
			// Menu to set RTC Time and Date
			// Calibrate Menu
			switch(cal){
    5c90:	c0 54       	subi	r28, 0x40	; 64
    5c92:	de 4f       	sbci	r29, 0xFE	; 254
    5c94:	28 81       	ld	r18, Y
    5c96:	c0 5c       	subi	r28, 0xC0	; 192
    5c98:	d1 40       	sbci	r29, 0x01	; 1
    5c9a:	21 33       	cpi	r18, 0x31	; 49
    5c9c:	09 f4       	brne	.+2      	; 0x5ca0 <main+0xd78>
    5c9e:	e6 c0       	rjmp	.+460    	; 0x5e6c <main+0xf44>
    5ca0:	20 f4       	brcc	.+8      	; 0x5caa <main+0xd82>
    5ca2:	20 33       	cpi	r18, 0x30	; 48
    5ca4:	79 f0       	breq	.+30     	; 0x5cc4 <main+0xd9c>
    5ca6:	0c 94 17 37 	jmp	0x6e2e	; 0x6e2e <main+0x1f06>
    5caa:	c0 54       	subi	r28, 0x40	; 64
    5cac:	de 4f       	sbci	r29, 0xFE	; 254
    5cae:	38 81       	ld	r19, Y
    5cb0:	c0 5c       	subi	r28, 0xC0	; 192
    5cb2:	d1 40       	sbci	r29, 0x01	; 1
    5cb4:	32 33       	cpi	r19, 0x32	; 50
    5cb6:	09 f4       	brne	.+2      	; 0x5cba <main+0xd92>
    5cb8:	5c c1       	rjmp	.+696    	; 0x5f72 <main+0x104a>
    5cba:	33 33       	cpi	r19, 0x33	; 51
    5cbc:	09 f4       	brne	.+2      	; 0x5cc0 <main+0xd98>
    5cbe:	dc c1       	rjmp	.+952    	; 0x6078 <main+0x1150>
    5cc0:	0c 94 17 37 	jmp	0x6e2e	; 0x6e2e <main+0x1f06>
				case '0': // choice
					lcd0.gotoxy(0,0);
    5cc4:	60 e0       	ldi	r22, 0x00	; 0
    5cc6:	70 e0       	ldi	r23, 0x00	; 0
    5cc8:	80 e0       	ldi	r24, 0x00	; 0
    5cca:	90 e0       	ldi	r25, 0x00	; 0
    5ccc:	f1 01       	movw	r30, r2
    5cce:	09 95       	icall
					lcd0.string_size("1-Yr",5);
    5cd0:	65 e0       	ldi	r22, 0x05	; 5
    5cd2:	87 ec       	ldi	r24, 0xC7	; 199
    5cd4:	97 e0       	ldi	r25, 0x07	; 7
    5cd6:	f4 01       	movw	r30, r8
    5cd8:	09 95       	icall
					lcd0.string_size("2-Mh",5);
    5cda:	65 e0       	ldi	r22, 0x05	; 5
    5cdc:	8c ec       	ldi	r24, 0xCC	; 204
    5cde:	97 e0       	ldi	r25, 0x07	; 7
    5ce0:	f4 01       	movw	r30, r8
    5ce2:	09 95       	icall
					lcd0.string_size("3-Dy",5);
    5ce4:	65 e0       	ldi	r22, 0x05	; 5
    5ce6:	81 ed       	ldi	r24, 0xD1	; 209
    5ce8:	97 e0       	ldi	r25, 0x07	; 7
    5cea:	f4 01       	movw	r30, r8
    5cec:	09 95       	icall
					lcd0.gotoxy(1,12);
    5cee:	6c e0       	ldi	r22, 0x0C	; 12
    5cf0:	70 e0       	ldi	r23, 0x00	; 0
    5cf2:	81 e0       	ldi	r24, 0x01	; 1
    5cf4:	90 e0       	ldi	r25, 0x00	; 0
    5cf6:	f1 01       	movw	r30, r2
    5cf8:	09 95       	icall
					lcd0.string_size("C-Ex",4);
    5cfa:	64 e0       	ldi	r22, 0x04	; 4
    5cfc:	86 eb       	ldi	r24, 0xB6	; 182
    5cfe:	97 e0       	ldi	r25, 0x07	; 7
    5d00:	f4 01       	movw	r30, r8
    5d02:	09 95       	icall
					if(!strcmp(keypad.data().string,"1")){cal='1';keypad.flush();lcd0.clear();}
    5d04:	f2 01       	movw	r30, r4
    5d06:	09 95       	icall
    5d08:	ca 55       	subi	r28, 0x5A	; 90
    5d0a:	df 4f       	sbci	r29, 0xFF	; 255
    5d0c:	28 83       	st	Y, r18
    5d0e:	c6 5a       	subi	r28, 0xA6	; 166
    5d10:	d0 40       	sbci	r29, 0x00	; 0
    5d12:	c9 55       	subi	r28, 0x59	; 89
    5d14:	df 4f       	sbci	r29, 0xFF	; 255
    5d16:	38 83       	st	Y, r19
    5d18:	c7 5a       	subi	r28, 0xA7	; 167
    5d1a:	d0 40       	sbci	r29, 0x00	; 0
    5d1c:	c8 55       	subi	r28, 0x58	; 88
    5d1e:	df 4f       	sbci	r29, 0xFF	; 255
    5d20:	48 83       	st	Y, r20
    5d22:	c8 5a       	subi	r28, 0xA8	; 168
    5d24:	d0 40       	sbci	r29, 0x00	; 0
    5d26:	c7 55       	subi	r28, 0x57	; 87
    5d28:	df 4f       	sbci	r29, 0xFF	; 255
    5d2a:	58 83       	st	Y, r21
    5d2c:	c9 5a       	subi	r28, 0xA9	; 169
    5d2e:	d0 40       	sbci	r29, 0x00	; 0
    5d30:	c6 55       	subi	r28, 0x56	; 86
    5d32:	df 4f       	sbci	r29, 0xFF	; 255
    5d34:	68 83       	st	Y, r22
    5d36:	ca 5a       	subi	r28, 0xAA	; 170
    5d38:	d0 40       	sbci	r29, 0x00	; 0
    5d3a:	67 e7       	ldi	r22, 0x77	; 119
    5d3c:	77 e0       	ldi	r23, 0x07	; 7
    5d3e:	c7 55       	subi	r28, 0x57	; 87
    5d40:	df 4f       	sbci	r29, 0xFF	; 255
    5d42:	88 81       	ld	r24, Y
    5d44:	99 81       	ldd	r25, Y+1	; 0x01
    5d46:	c9 5a       	subi	r28, 0xA9	; 169
    5d48:	d0 40       	sbci	r29, 0x00	; 0
    5d4a:	0e 94 f1 3b 	call	0x77e2	; 0x77e2 <strcmp>
    5d4e:	89 2b       	or	r24, r25
    5d50:	a1 f4       	brne	.+40     	; 0x5d7a <main+0xe52>
    5d52:	c2 54       	subi	r28, 0x42	; 66
    5d54:	de 4f       	sbci	r29, 0xFE	; 254
    5d56:	e8 81       	ld	r30, Y
    5d58:	f9 81       	ldd	r31, Y+1	; 0x01
    5d5a:	ce 5b       	subi	r28, 0xBE	; 190
    5d5c:	d1 40       	sbci	r29, 0x01	; 1
    5d5e:	09 95       	icall
    5d60:	ca 54       	subi	r28, 0x4A	; 74
    5d62:	de 4f       	sbci	r29, 0xFE	; 254
    5d64:	e8 81       	ld	r30, Y
    5d66:	f9 81       	ldd	r31, Y+1	; 0x01
    5d68:	c6 5b       	subi	r28, 0xB6	; 182
    5d6a:	d1 40       	sbci	r29, 0x01	; 1
    5d6c:	09 95       	icall
    5d6e:	f1 e3       	ldi	r31, 0x31	; 49
    5d70:	c0 54       	subi	r28, 0x40	; 64
    5d72:	de 4f       	sbci	r29, 0xFE	; 254
    5d74:	f8 83       	st	Y, r31
    5d76:	c0 5c       	subi	r28, 0xC0	; 192
    5d78:	d1 40       	sbci	r29, 0x01	; 1
					if(!strcmp(keypad.data().string,"2")){cal='2';keypad.flush();lcd0.clear();}
    5d7a:	f2 01       	movw	r30, r4
    5d7c:	09 95       	icall
    5d7e:	cf 55       	subi	r28, 0x5F	; 95
    5d80:	df 4f       	sbci	r29, 0xFF	; 255
    5d82:	28 83       	st	Y, r18
    5d84:	c1 5a       	subi	r28, 0xA1	; 161
    5d86:	d0 40       	sbci	r29, 0x00	; 0
    5d88:	ce 55       	subi	r28, 0x5E	; 94
    5d8a:	df 4f       	sbci	r29, 0xFF	; 255
    5d8c:	38 83       	st	Y, r19
    5d8e:	c2 5a       	subi	r28, 0xA2	; 162
    5d90:	d0 40       	sbci	r29, 0x00	; 0
    5d92:	cd 55       	subi	r28, 0x5D	; 93
    5d94:	df 4f       	sbci	r29, 0xFF	; 255
    5d96:	48 83       	st	Y, r20
    5d98:	c3 5a       	subi	r28, 0xA3	; 163
    5d9a:	d0 40       	sbci	r29, 0x00	; 0
    5d9c:	cc 55       	subi	r28, 0x5C	; 92
    5d9e:	df 4f       	sbci	r29, 0xFF	; 255
    5da0:	58 83       	st	Y, r21
    5da2:	c4 5a       	subi	r28, 0xA4	; 164
    5da4:	d0 40       	sbci	r29, 0x00	; 0
    5da6:	cb 55       	subi	r28, 0x5B	; 91
    5da8:	df 4f       	sbci	r29, 0xFF	; 255
    5daa:	68 83       	st	Y, r22
    5dac:	c5 5a       	subi	r28, 0xA5	; 165
    5dae:	d0 40       	sbci	r29, 0x00	; 0
    5db0:	66 ed       	ldi	r22, 0xD6	; 214
    5db2:	77 e0       	ldi	r23, 0x07	; 7
    5db4:	cc 55       	subi	r28, 0x5C	; 92
    5db6:	df 4f       	sbci	r29, 0xFF	; 255
    5db8:	88 81       	ld	r24, Y
    5dba:	99 81       	ldd	r25, Y+1	; 0x01
    5dbc:	c4 5a       	subi	r28, 0xA4	; 164
    5dbe:	d0 40       	sbci	r29, 0x00	; 0
    5dc0:	0e 94 f1 3b 	call	0x77e2	; 0x77e2 <strcmp>
    5dc4:	89 2b       	or	r24, r25
    5dc6:	a1 f4       	brne	.+40     	; 0x5df0 <main+0xec8>
    5dc8:	c2 54       	subi	r28, 0x42	; 66
    5dca:	de 4f       	sbci	r29, 0xFE	; 254
    5dcc:	e8 81       	ld	r30, Y
    5dce:	f9 81       	ldd	r31, Y+1	; 0x01
    5dd0:	ce 5b       	subi	r28, 0xBE	; 190
    5dd2:	d1 40       	sbci	r29, 0x01	; 1
    5dd4:	09 95       	icall
    5dd6:	ca 54       	subi	r28, 0x4A	; 74
    5dd8:	de 4f       	sbci	r29, 0xFE	; 254
    5dda:	e8 81       	ld	r30, Y
    5ddc:	f9 81       	ldd	r31, Y+1	; 0x01
    5dde:	c6 5b       	subi	r28, 0xB6	; 182
    5de0:	d1 40       	sbci	r29, 0x01	; 1
    5de2:	09 95       	icall
    5de4:	f2 e3       	ldi	r31, 0x32	; 50
    5de6:	c0 54       	subi	r28, 0x40	; 64
    5de8:	de 4f       	sbci	r29, 0xFE	; 254
    5dea:	f8 83       	st	Y, r31
    5dec:	c0 5c       	subi	r28, 0xC0	; 192
    5dee:	d1 40       	sbci	r29, 0x01	; 1
					if(!strcmp(keypad.data().string,"3")){cal='3';keypad.flush();lcd0.clear();}
    5df0:	f2 01       	movw	r30, r4
    5df2:	09 95       	icall
    5df4:	c4 56       	subi	r28, 0x64	; 100
    5df6:	df 4f       	sbci	r29, 0xFF	; 255
    5df8:	28 83       	st	Y, r18
    5dfa:	cc 59       	subi	r28, 0x9C	; 156
    5dfc:	d0 40       	sbci	r29, 0x00	; 0
    5dfe:	c3 56       	subi	r28, 0x63	; 99
    5e00:	df 4f       	sbci	r29, 0xFF	; 255
    5e02:	38 83       	st	Y, r19
    5e04:	cd 59       	subi	r28, 0x9D	; 157
    5e06:	d0 40       	sbci	r29, 0x00	; 0
    5e08:	c2 56       	subi	r28, 0x62	; 98
    5e0a:	df 4f       	sbci	r29, 0xFF	; 255
    5e0c:	48 83       	st	Y, r20
    5e0e:	ce 59       	subi	r28, 0x9E	; 158
    5e10:	d0 40       	sbci	r29, 0x00	; 0
    5e12:	c1 56       	subi	r28, 0x61	; 97
    5e14:	df 4f       	sbci	r29, 0xFF	; 255
    5e16:	58 83       	st	Y, r21
    5e18:	cf 59       	subi	r28, 0x9F	; 159
    5e1a:	d0 40       	sbci	r29, 0x00	; 0
    5e1c:	c0 56       	subi	r28, 0x60	; 96
    5e1e:	df 4f       	sbci	r29, 0xFF	; 255
    5e20:	68 83       	st	Y, r22
    5e22:	c0 5a       	subi	r28, 0xA0	; 160
    5e24:	d0 40       	sbci	r29, 0x00	; 0
    5e26:	68 ed       	ldi	r22, 0xD8	; 216
    5e28:	77 e0       	ldi	r23, 0x07	; 7
    5e2a:	c1 56       	subi	r28, 0x61	; 97
    5e2c:	df 4f       	sbci	r29, 0xFF	; 255
    5e2e:	88 81       	ld	r24, Y
    5e30:	99 81       	ldd	r25, Y+1	; 0x01
    5e32:	cf 59       	subi	r28, 0x9F	; 159
    5e34:	d0 40       	sbci	r29, 0x00	; 0
    5e36:	0e 94 f1 3b 	call	0x77e2	; 0x77e2 <strcmp>
    5e3a:	89 2b       	or	r24, r25
    5e3c:	11 f0       	breq	.+4      	; 0x5e42 <main+0xf1a>
    5e3e:	0c 94 24 37 	jmp	0x6e48	; 0x6e48 <main+0x1f20>
    5e42:	c2 54       	subi	r28, 0x42	; 66
    5e44:	de 4f       	sbci	r29, 0xFE	; 254
    5e46:	e8 81       	ld	r30, Y
    5e48:	f9 81       	ldd	r31, Y+1	; 0x01
    5e4a:	ce 5b       	subi	r28, 0xBE	; 190
    5e4c:	d1 40       	sbci	r29, 0x01	; 1
    5e4e:	09 95       	icall
    5e50:	ca 54       	subi	r28, 0x4A	; 74
    5e52:	de 4f       	sbci	r29, 0xFE	; 254
    5e54:	e8 81       	ld	r30, Y
    5e56:	f9 81       	ldd	r31, Y+1	; 0x01
    5e58:	c6 5b       	subi	r28, 0xB6	; 182
    5e5a:	d1 40       	sbci	r29, 0x01	; 1
    5e5c:	09 95       	icall
    5e5e:	f3 e3       	ldi	r31, 0x33	; 51
    5e60:	c0 54       	subi	r28, 0x40	; 64
    5e62:	de 4f       	sbci	r29, 0xFE	; 254
    5e64:	f8 83       	st	Y, r31
    5e66:	c0 5c       	subi	r28, 0xC0	; 192
    5e68:	d1 40       	sbci	r29, 0x01	; 1
    5e6a:	ee c7       	rjmp	.+4060   	; 0x6e48 <main+0x1f20>
					// if(keypad.data().character=='1'){cal='1';keypad.flush();lcd0.clear();}
				break;
				
				case '1': // YEAR
					lcd0.gotoxy(1,12);
    5e6c:	6c e0       	ldi	r22, 0x0C	; 12
    5e6e:	70 e0       	ldi	r23, 0x00	; 0
    5e70:	81 e0       	ldi	r24, 0x01	; 1
    5e72:	90 e0       	ldi	r25, 0x00	; 0
    5e74:	f1 01       	movw	r30, r2
    5e76:	09 95       	icall
					lcd0.string_size("C-Ex",4);
    5e78:	64 e0       	ldi	r22, 0x04	; 4
    5e7a:	86 eb       	ldi	r24, 0xB6	; 182
    5e7c:	97 e0       	ldi	r25, 0x07	; 7
    5e7e:	f4 01       	movw	r30, r8
    5e80:	09 95       	icall
					// YEAR
					if(keypad.data().character == KEYPADENTERKEY){
    5e82:	f2 01       	movw	r30, r4
    5e84:	09 95       	icall
    5e86:	c9 56       	subi	r28, 0x69	; 105
    5e88:	df 4f       	sbci	r29, 0xFF	; 255
    5e8a:	28 83       	st	Y, r18
    5e8c:	c7 59       	subi	r28, 0x97	; 151
    5e8e:	d0 40       	sbci	r29, 0x00	; 0
    5e90:	c8 56       	subi	r28, 0x68	; 104
    5e92:	df 4f       	sbci	r29, 0xFF	; 255
    5e94:	38 83       	st	Y, r19
    5e96:	c8 59       	subi	r28, 0x98	; 152
    5e98:	d0 40       	sbci	r29, 0x00	; 0
    5e9a:	c7 56       	subi	r28, 0x67	; 103
    5e9c:	df 4f       	sbci	r29, 0xFF	; 255
    5e9e:	48 83       	st	Y, r20
    5ea0:	c9 59       	subi	r28, 0x99	; 153
    5ea2:	d0 40       	sbci	r29, 0x00	; 0
    5ea4:	c6 56       	subi	r28, 0x66	; 102
    5ea6:	df 4f       	sbci	r29, 0xFF	; 255
    5ea8:	58 83       	st	Y, r21
    5eaa:	ca 59       	subi	r28, 0x9A	; 154
    5eac:	d0 40       	sbci	r29, 0x00	; 0
    5eae:	c5 56       	subi	r28, 0x65	; 101
    5eb0:	df 4f       	sbci	r29, 0xFF	; 255
    5eb2:	68 83       	st	Y, r22
    5eb4:	cb 59       	subi	r28, 0x9B	; 155
    5eb6:	d0 40       	sbci	r29, 0x00	; 0
    5eb8:	24 34       	cpi	r18, 0x44	; 68
    5eba:	09 f0       	breq	.+2      	; 0x5ebe <main+0xf96>
    5ebc:	c5 c7       	rjmp	.+3978   	; 0x6e48 <main+0x1f20>
						strcpy(tstr,keypad.data().string);
    5ebe:	f2 01       	movw	r30, r4
    5ec0:	09 95       	icall
    5ec2:	ce 56       	subi	r28, 0x6E	; 110
    5ec4:	df 4f       	sbci	r29, 0xFF	; 255
    5ec6:	28 83       	st	Y, r18
    5ec8:	c2 59       	subi	r28, 0x92	; 146
    5eca:	d0 40       	sbci	r29, 0x00	; 0
    5ecc:	cd 56       	subi	r28, 0x6D	; 109
    5ece:	df 4f       	sbci	r29, 0xFF	; 255
    5ed0:	38 83       	st	Y, r19
    5ed2:	c3 59       	subi	r28, 0x93	; 147
    5ed4:	d0 40       	sbci	r29, 0x00	; 0
    5ed6:	cc 56       	subi	r28, 0x6C	; 108
    5ed8:	df 4f       	sbci	r29, 0xFF	; 255
    5eda:	48 83       	st	Y, r20
    5edc:	c4 59       	subi	r28, 0x94	; 148
    5ede:	d0 40       	sbci	r29, 0x00	; 0
    5ee0:	cb 56       	subi	r28, 0x6B	; 107
    5ee2:	df 4f       	sbci	r29, 0xFF	; 255
    5ee4:	58 83       	st	Y, r21
    5ee6:	c5 59       	subi	r28, 0x95	; 149
    5ee8:	d0 40       	sbci	r29, 0x00	; 0
    5eea:	ca 56       	subi	r28, 0x6A	; 106
    5eec:	df 4f       	sbci	r29, 0xFF	; 255
    5eee:	68 83       	st	Y, r22
    5ef0:	c6 59       	subi	r28, 0x96	; 150
    5ef2:	d0 40       	sbci	r29, 0x00	; 0
    5ef4:	cb 56       	subi	r28, 0x6B	; 107
    5ef6:	df 4f       	sbci	r29, 0xFF	; 255
    5ef8:	68 81       	ld	r22, Y
    5efa:	79 81       	ldd	r23, Y+1	; 0x01
    5efc:	c5 59       	subi	r28, 0x95	; 149
    5efe:	d0 40       	sbci	r29, 0x00	; 0
    5f00:	ce 01       	movw	r24, r28
    5f02:	84 5c       	subi	r24, 0xC4	; 196
    5f04:	9e 4f       	sbci	r25, 0xFE	; 254
    5f06:	0e 94 fa 3b 	call	0x77f4	; 0x77f4 <strcpy>
						set = function.strToInt(tstr);
    5f0a:	e0 91 f8 0a 	lds	r30, 0x0AF8	; 0x800af8 <function+0x1a>
    5f0e:	f0 91 f9 0a 	lds	r31, 0x0AF9	; 0x800af9 <function+0x1b>
    5f12:	ce 01       	movw	r24, r28
    5f14:	84 5c       	subi	r24, 0xC4	; 196
    5f16:	9e 4f       	sbci	r25, 0xFE	; 254
    5f18:	09 95       	icall
						if(set >=0 && set <100){
    5f1a:	84 36       	cpi	r24, 0x64	; 100
    5f1c:	91 05       	cpc	r25, r1
    5f1e:	88 f4       	brcc	.+34     	; 0x5f42 <main+0x101a>
							rtc.SetYear(rtc.bintobcd(set));
    5f20:	ed e7       	ldi	r30, 0x7D	; 125
    5f22:	fb e0       	ldi	r31, 0x0B	; 11
    5f24:	02 89       	ldd	r16, Z+18	; 0x12
    5f26:	13 89       	ldd	r17, Z+19	; 0x13
    5f28:	02 8c       	ldd	r0, Z+26	; 0x1a
    5f2a:	f3 8d       	ldd	r31, Z+27	; 0x1b
    5f2c:	e0 2d       	mov	r30, r0
    5f2e:	09 95       	icall
    5f30:	f8 01       	movw	r30, r16
    5f32:	09 95       	icall
							cal='0';
    5f34:	f0 e3       	ldi	r31, 0x30	; 48
    5f36:	c0 54       	subi	r28, 0x40	; 64
    5f38:	de 4f       	sbci	r29, 0xFE	; 254
    5f3a:	f8 83       	st	Y, r31
    5f3c:	c0 5c       	subi	r28, 0xC0	; 192
    5f3e:	d1 40       	sbci	r29, 0x01	; 1
    5f40:	10 c0       	rjmp	.+32     	; 0x5f62 <main+0x103a>
						}else{
							strcpy(tstr,"err");
    5f42:	85 e6       	ldi	r24, 0x65	; 101
    5f44:	92 e7       	ldi	r25, 0x72	; 114
    5f46:	c4 5c       	subi	r28, 0xC4	; 196
    5f48:	de 4f       	sbci	r29, 0xFE	; 254
    5f4a:	99 83       	std	Y+1, r25	; 0x01
    5f4c:	88 83       	st	Y, r24
    5f4e:	cc 53       	subi	r28, 0x3C	; 60
    5f50:	d1 40       	sbci	r29, 0x01	; 1
    5f52:	82 e7       	ldi	r24, 0x72	; 114
    5f54:	90 e0       	ldi	r25, 0x00	; 0
    5f56:	c2 5c       	subi	r28, 0xC2	; 194
    5f58:	de 4f       	sbci	r29, 0xFE	; 254
    5f5a:	99 83       	std	Y+1, r25	; 0x01
    5f5c:	88 83       	st	Y, r24
    5f5e:	ce 53       	subi	r28, 0x3E	; 62
    5f60:	d1 40       	sbci	r29, 0x01	; 1
						}
						keypad.flush();
    5f62:	c2 54       	subi	r28, 0x42	; 66
    5f64:	de 4f       	sbci	r29, 0xFE	; 254
    5f66:	e8 81       	ld	r30, Y
    5f68:	f9 81       	ldd	r31, Y+1	; 0x01
    5f6a:	ce 5b       	subi	r28, 0xBE	; 190
    5f6c:	d1 40       	sbci	r29, 0x01	; 1
    5f6e:	09 95       	icall
    5f70:	6b c7       	rjmp	.+3798   	; 0x6e48 <main+0x1f20>
					}
				break;
				
				case '2': // MONTH
					lcd0.gotoxy(1,12);
    5f72:	6c e0       	ldi	r22, 0x0C	; 12
    5f74:	70 e0       	ldi	r23, 0x00	; 0
    5f76:	81 e0       	ldi	r24, 0x01	; 1
    5f78:	90 e0       	ldi	r25, 0x00	; 0
    5f7a:	f1 01       	movw	r30, r2
    5f7c:	09 95       	icall
					lcd0.string_size("C-Ex",4);
    5f7e:	64 e0       	ldi	r22, 0x04	; 4
    5f80:	86 eb       	ldi	r24, 0xB6	; 182
    5f82:	97 e0       	ldi	r25, 0x07	; 7
    5f84:	f4 01       	movw	r30, r8
    5f86:	09 95       	icall
					// MONTH
					if(keypad.data().character == KEYPADENTERKEY){
    5f88:	f2 01       	movw	r30, r4
    5f8a:	09 95       	icall
    5f8c:	c3 57       	subi	r28, 0x73	; 115
    5f8e:	df 4f       	sbci	r29, 0xFF	; 255
    5f90:	28 83       	st	Y, r18
    5f92:	cd 58       	subi	r28, 0x8D	; 141
    5f94:	d0 40       	sbci	r29, 0x00	; 0
    5f96:	c2 57       	subi	r28, 0x72	; 114
    5f98:	df 4f       	sbci	r29, 0xFF	; 255
    5f9a:	38 83       	st	Y, r19
    5f9c:	ce 58       	subi	r28, 0x8E	; 142
    5f9e:	d0 40       	sbci	r29, 0x00	; 0
    5fa0:	c1 57       	subi	r28, 0x71	; 113
    5fa2:	df 4f       	sbci	r29, 0xFF	; 255
    5fa4:	48 83       	st	Y, r20
    5fa6:	cf 58       	subi	r28, 0x8F	; 143
    5fa8:	d0 40       	sbci	r29, 0x00	; 0
    5faa:	c0 57       	subi	r28, 0x70	; 112
    5fac:	df 4f       	sbci	r29, 0xFF	; 255
    5fae:	58 83       	st	Y, r21
    5fb0:	c0 59       	subi	r28, 0x90	; 144
    5fb2:	d0 40       	sbci	r29, 0x00	; 0
    5fb4:	cf 56       	subi	r28, 0x6F	; 111
    5fb6:	df 4f       	sbci	r29, 0xFF	; 255
    5fb8:	68 83       	st	Y, r22
    5fba:	c1 59       	subi	r28, 0x91	; 145
    5fbc:	d0 40       	sbci	r29, 0x00	; 0
    5fbe:	24 34       	cpi	r18, 0x44	; 68
    5fc0:	09 f0       	breq	.+2      	; 0x5fc4 <main+0x109c>
    5fc2:	42 c7       	rjmp	.+3716   	; 0x6e48 <main+0x1f20>
						strcpy(tstr,keypad.data().string);
    5fc4:	f2 01       	movw	r30, r4
    5fc6:	09 95       	icall
    5fc8:	c8 57       	subi	r28, 0x78	; 120
    5fca:	df 4f       	sbci	r29, 0xFF	; 255
    5fcc:	28 83       	st	Y, r18
    5fce:	c8 58       	subi	r28, 0x88	; 136
    5fd0:	d0 40       	sbci	r29, 0x00	; 0
    5fd2:	c7 57       	subi	r28, 0x77	; 119
    5fd4:	df 4f       	sbci	r29, 0xFF	; 255
    5fd6:	38 83       	st	Y, r19
    5fd8:	c9 58       	subi	r28, 0x89	; 137
    5fda:	d0 40       	sbci	r29, 0x00	; 0
    5fdc:	c6 57       	subi	r28, 0x76	; 118
    5fde:	df 4f       	sbci	r29, 0xFF	; 255
    5fe0:	48 83       	st	Y, r20
    5fe2:	ca 58       	subi	r28, 0x8A	; 138
    5fe4:	d0 40       	sbci	r29, 0x00	; 0
    5fe6:	c5 57       	subi	r28, 0x75	; 117
    5fe8:	df 4f       	sbci	r29, 0xFF	; 255
    5fea:	58 83       	st	Y, r21
    5fec:	cb 58       	subi	r28, 0x8B	; 139
    5fee:	d0 40       	sbci	r29, 0x00	; 0
    5ff0:	c4 57       	subi	r28, 0x74	; 116
    5ff2:	df 4f       	sbci	r29, 0xFF	; 255
    5ff4:	68 83       	st	Y, r22
    5ff6:	cc 58       	subi	r28, 0x8C	; 140
    5ff8:	d0 40       	sbci	r29, 0x00	; 0
    5ffa:	c5 57       	subi	r28, 0x75	; 117
    5ffc:	df 4f       	sbci	r29, 0xFF	; 255
    5ffe:	68 81       	ld	r22, Y
    6000:	79 81       	ldd	r23, Y+1	; 0x01
    6002:	cb 58       	subi	r28, 0x8B	; 139
    6004:	d0 40       	sbci	r29, 0x00	; 0
    6006:	ce 01       	movw	r24, r28
    6008:	84 5c       	subi	r24, 0xC4	; 196
    600a:	9e 4f       	sbci	r25, 0xFE	; 254
    600c:	0e 94 fa 3b 	call	0x77f4	; 0x77f4 <strcpy>
						set = function.strToInt(tstr);
    6010:	e0 91 f8 0a 	lds	r30, 0x0AF8	; 0x800af8 <function+0x1a>
    6014:	f0 91 f9 0a 	lds	r31, 0x0AF9	; 0x800af9 <function+0x1b>
    6018:	ce 01       	movw	r24, r28
    601a:	84 5c       	subi	r24, 0xC4	; 196
    601c:	9e 4f       	sbci	r25, 0xFE	; 254
    601e:	09 95       	icall
						if(set >=0 && set <13){
    6020:	8d 30       	cpi	r24, 0x0D	; 13
    6022:	91 05       	cpc	r25, r1
    6024:	88 f4       	brcc	.+34     	; 0x6048 <main+0x1120>
							rtc.SetMonth(rtc.bintobcd(set));
    6026:	ed e7       	ldi	r30, 0x7D	; 125
    6028:	fb e0       	ldi	r31, 0x0B	; 11
    602a:	00 89       	ldd	r16, Z+16	; 0x10
    602c:	11 89       	ldd	r17, Z+17	; 0x11
    602e:	02 8c       	ldd	r0, Z+26	; 0x1a
    6030:	f3 8d       	ldd	r31, Z+27	; 0x1b
    6032:	e0 2d       	mov	r30, r0
    6034:	09 95       	icall
    6036:	f8 01       	movw	r30, r16
    6038:	09 95       	icall
							cal='0';
    603a:	f0 e3       	ldi	r31, 0x30	; 48
    603c:	c0 54       	subi	r28, 0x40	; 64
    603e:	de 4f       	sbci	r29, 0xFE	; 254
    6040:	f8 83       	st	Y, r31
    6042:	c0 5c       	subi	r28, 0xC0	; 192
    6044:	d1 40       	sbci	r29, 0x01	; 1
    6046:	10 c0       	rjmp	.+32     	; 0x6068 <main+0x1140>
						}else{
							strcpy(tstr,"err");
    6048:	85 e6       	ldi	r24, 0x65	; 101
    604a:	92 e7       	ldi	r25, 0x72	; 114
    604c:	c4 5c       	subi	r28, 0xC4	; 196
    604e:	de 4f       	sbci	r29, 0xFE	; 254
    6050:	99 83       	std	Y+1, r25	; 0x01
    6052:	88 83       	st	Y, r24
    6054:	cc 53       	subi	r28, 0x3C	; 60
    6056:	d1 40       	sbci	r29, 0x01	; 1
    6058:	82 e7       	ldi	r24, 0x72	; 114
    605a:	90 e0       	ldi	r25, 0x00	; 0
    605c:	c2 5c       	subi	r28, 0xC2	; 194
    605e:	de 4f       	sbci	r29, 0xFE	; 254
    6060:	99 83       	std	Y+1, r25	; 0x01
    6062:	88 83       	st	Y, r24
    6064:	ce 53       	subi	r28, 0x3E	; 62
    6066:	d1 40       	sbci	r29, 0x01	; 1
						}
						keypad.flush();
    6068:	c2 54       	subi	r28, 0x42	; 66
    606a:	de 4f       	sbci	r29, 0xFE	; 254
    606c:	e8 81       	ld	r30, Y
    606e:	f9 81       	ldd	r31, Y+1	; 0x01
    6070:	ce 5b       	subi	r28, 0xBE	; 190
    6072:	d1 40       	sbci	r29, 0x01	; 1
    6074:	09 95       	icall
    6076:	e8 c6       	rjmp	.+3536   	; 0x6e48 <main+0x1f20>
					}
				break;
				
				case '3': // DAY
					lcd0.gotoxy(1,12);
    6078:	6c e0       	ldi	r22, 0x0C	; 12
    607a:	70 e0       	ldi	r23, 0x00	; 0
    607c:	81 e0       	ldi	r24, 0x01	; 1
    607e:	90 e0       	ldi	r25, 0x00	; 0
    6080:	f1 01       	movw	r30, r2
    6082:	09 95       	icall
					lcd0.string_size("C-Ex",4);
    6084:	64 e0       	ldi	r22, 0x04	; 4
    6086:	86 eb       	ldi	r24, 0xB6	; 182
    6088:	97 e0       	ldi	r25, 0x07	; 7
    608a:	f4 01       	movw	r30, r8
    608c:	09 95       	icall
					// DAY
					if(keypad.data().character == KEYPADENTERKEY){
    608e:	f2 01       	movw	r30, r4
    6090:	09 95       	icall
    6092:	cd 57       	subi	r28, 0x7D	; 125
    6094:	df 4f       	sbci	r29, 0xFF	; 255
    6096:	28 83       	st	Y, r18
    6098:	c3 58       	subi	r28, 0x83	; 131
    609a:	d0 40       	sbci	r29, 0x00	; 0
    609c:	cc 57       	subi	r28, 0x7C	; 124
    609e:	df 4f       	sbci	r29, 0xFF	; 255
    60a0:	38 83       	st	Y, r19
    60a2:	c4 58       	subi	r28, 0x84	; 132
    60a4:	d0 40       	sbci	r29, 0x00	; 0
    60a6:	cb 57       	subi	r28, 0x7B	; 123
    60a8:	df 4f       	sbci	r29, 0xFF	; 255
    60aa:	48 83       	st	Y, r20
    60ac:	c5 58       	subi	r28, 0x85	; 133
    60ae:	d0 40       	sbci	r29, 0x00	; 0
    60b0:	ca 57       	subi	r28, 0x7A	; 122
    60b2:	df 4f       	sbci	r29, 0xFF	; 255
    60b4:	58 83       	st	Y, r21
    60b6:	c6 58       	subi	r28, 0x86	; 134
    60b8:	d0 40       	sbci	r29, 0x00	; 0
    60ba:	c9 57       	subi	r28, 0x79	; 121
    60bc:	df 4f       	sbci	r29, 0xFF	; 255
    60be:	68 83       	st	Y, r22
    60c0:	c7 58       	subi	r28, 0x87	; 135
    60c2:	d0 40       	sbci	r29, 0x00	; 0
    60c4:	24 34       	cpi	r18, 0x44	; 68
    60c6:	09 f0       	breq	.+2      	; 0x60ca <main+0x11a2>
    60c8:	bf c6       	rjmp	.+3454   	; 0x6e48 <main+0x1f20>
						strcpy(tstr,keypad.data().string);
    60ca:	f2 01       	movw	r30, r4
    60cc:	09 95       	icall
    60ce:	ef 96       	adiw	r28, 0x3f	; 63
    60d0:	2f af       	std	Y+63, r18	; 0x3f
    60d2:	ef 97       	sbiw	r28, 0x3f	; 63
    60d4:	c1 58       	subi	r28, 0x81	; 129
    60d6:	df 4f       	sbci	r29, 0xFF	; 255
    60d8:	38 83       	st	Y, r19
    60da:	cf 57       	subi	r28, 0x7F	; 127
    60dc:	d0 40       	sbci	r29, 0x00	; 0
    60de:	c0 58       	subi	r28, 0x80	; 128
    60e0:	df 4f       	sbci	r29, 0xFF	; 255
    60e2:	48 83       	st	Y, r20
    60e4:	c0 58       	subi	r28, 0x80	; 128
    60e6:	d0 40       	sbci	r29, 0x00	; 0
    60e8:	cf 57       	subi	r28, 0x7F	; 127
    60ea:	df 4f       	sbci	r29, 0xFF	; 255
    60ec:	58 83       	st	Y, r21
    60ee:	c1 58       	subi	r28, 0x81	; 129
    60f0:	d0 40       	sbci	r29, 0x00	; 0
    60f2:	ce 57       	subi	r28, 0x7E	; 126
    60f4:	df 4f       	sbci	r29, 0xFF	; 255
    60f6:	68 83       	st	Y, r22
    60f8:	c2 58       	subi	r28, 0x82	; 130
    60fa:	d0 40       	sbci	r29, 0x00	; 0
    60fc:	cf 57       	subi	r28, 0x7F	; 127
    60fe:	df 4f       	sbci	r29, 0xFF	; 255
    6100:	68 81       	ld	r22, Y
    6102:	79 81       	ldd	r23, Y+1	; 0x01
    6104:	c1 58       	subi	r28, 0x81	; 129
    6106:	d0 40       	sbci	r29, 0x00	; 0
    6108:	ce 01       	movw	r24, r28
    610a:	84 5c       	subi	r24, 0xC4	; 196
    610c:	9e 4f       	sbci	r25, 0xFE	; 254
    610e:	0e 94 fa 3b 	call	0x77f4	; 0x77f4 <strcpy>
						set = function.strToInt(tstr);
    6112:	e0 91 f8 0a 	lds	r30, 0x0AF8	; 0x800af8 <function+0x1a>
    6116:	f0 91 f9 0a 	lds	r31, 0x0AF9	; 0x800af9 <function+0x1b>
    611a:	ce 01       	movw	r24, r28
    611c:	84 5c       	subi	r24, 0xC4	; 196
    611e:	9e 4f       	sbci	r25, 0xFE	; 254
    6120:	09 95       	icall
						if(set >=0 && set <32){
    6122:	80 32       	cpi	r24, 0x20	; 32
    6124:	91 05       	cpc	r25, r1
    6126:	88 f4       	brcc	.+34     	; 0x614a <main+0x1222>
							rtc.SetDay(rtc.bintobcd(set));
    6128:	ed e7       	ldi	r30, 0x7D	; 125
    612a:	fb e0       	ldi	r31, 0x0B	; 11
    612c:	04 85       	ldd	r16, Z+12	; 0x0c
    612e:	15 85       	ldd	r17, Z+13	; 0x0d
    6130:	02 8c       	ldd	r0, Z+26	; 0x1a
    6132:	f3 8d       	ldd	r31, Z+27	; 0x1b
    6134:	e0 2d       	mov	r30, r0
    6136:	09 95       	icall
    6138:	f8 01       	movw	r30, r16
    613a:	09 95       	icall
							cal='0';
    613c:	f0 e3       	ldi	r31, 0x30	; 48
    613e:	c0 54       	subi	r28, 0x40	; 64
    6140:	de 4f       	sbci	r29, 0xFE	; 254
    6142:	f8 83       	st	Y, r31
    6144:	c0 5c       	subi	r28, 0xC0	; 192
    6146:	d1 40       	sbci	r29, 0x01	; 1
    6148:	10 c0       	rjmp	.+32     	; 0x616a <main+0x1242>
						}else{
							strcpy(tstr,"err");
    614a:	85 e6       	ldi	r24, 0x65	; 101
    614c:	92 e7       	ldi	r25, 0x72	; 114
    614e:	c4 5c       	subi	r28, 0xC4	; 196
    6150:	de 4f       	sbci	r29, 0xFE	; 254
    6152:	99 83       	std	Y+1, r25	; 0x01
    6154:	88 83       	st	Y, r24
    6156:	cc 53       	subi	r28, 0x3C	; 60
    6158:	d1 40       	sbci	r29, 0x01	; 1
    615a:	82 e7       	ldi	r24, 0x72	; 114
    615c:	90 e0       	ldi	r25, 0x00	; 0
    615e:	c2 5c       	subi	r28, 0xC2	; 194
    6160:	de 4f       	sbci	r29, 0xFE	; 254
    6162:	99 83       	std	Y+1, r25	; 0x01
    6164:	88 83       	st	Y, r24
    6166:	ce 53       	subi	r28, 0x3E	; 62
    6168:	d1 40       	sbci	r29, 0x01	; 1
						}
						keypad.flush();
    616a:	c2 54       	subi	r28, 0x42	; 66
    616c:	de 4f       	sbci	r29, 0xFE	; 254
    616e:	e8 81       	ld	r30, Y
    6170:	f9 81       	ldd	r31, Y+1	; 0x01
    6172:	ce 5b       	subi	r28, 0xBE	; 190
    6174:	d1 40       	sbci	r29, 0x01	; 1
    6176:	09 95       	icall
    6178:	67 c6       	rjmp	.+3278   	; 0x6e48 <main+0x1f20>
				break;
			};
		break;
		// MENU 4
		case '4': //Set Time
			if(!strcmp(keypad.data().string,"A")){Menu='3';keypad.flush();lcd0.clear();break;}
    617a:	f2 01       	movw	r30, r4
    617c:	09 95       	icall
    617e:	ea 96       	adiw	r28, 0x3a	; 58
    6180:	2f af       	std	Y+63, r18	; 0x3f
    6182:	ea 97       	sbiw	r28, 0x3a	; 58
    6184:	eb 96       	adiw	r28, 0x3b	; 59
    6186:	3f af       	std	Y+63, r19	; 0x3f
    6188:	eb 97       	sbiw	r28, 0x3b	; 59
    618a:	ec 96       	adiw	r28, 0x3c	; 60
    618c:	4f af       	std	Y+63, r20	; 0x3f
    618e:	ec 97       	sbiw	r28, 0x3c	; 60
    6190:	ed 96       	adiw	r28, 0x3d	; 61
    6192:	5f af       	std	Y+63, r21	; 0x3f
    6194:	ed 97       	sbiw	r28, 0x3d	; 61
    6196:	ee 96       	adiw	r28, 0x3e	; 62
    6198:	6f af       	std	Y+63, r22	; 0x3f
    619a:	ee 97       	sbiw	r28, 0x3e	; 62
    619c:	66 e9       	ldi	r22, 0x96	; 150
    619e:	77 e0       	ldi	r23, 0x07	; 7
    61a0:	ee 96       	adiw	r28, 0x3e	; 62
    61a2:	8e ad       	ldd	r24, Y+62	; 0x3e
    61a4:	9f ad       	ldd	r25, Y+63	; 0x3f
    61a6:	ee 97       	sbiw	r28, 0x3e	; 62
    61a8:	0e 94 f1 3b 	call	0x77e2	; 0x77e2 <strcmp>
    61ac:	89 2b       	or	r24, r25
    61ae:	99 f4       	brne	.+38     	; 0x61d6 <main+0x12ae>
    61b0:	c2 54       	subi	r28, 0x42	; 66
    61b2:	de 4f       	sbci	r29, 0xFE	; 254
    61b4:	e8 81       	ld	r30, Y
    61b6:	f9 81       	ldd	r31, Y+1	; 0x01
    61b8:	ce 5b       	subi	r28, 0xBE	; 190
    61ba:	d1 40       	sbci	r29, 0x01	; 1
    61bc:	09 95       	icall
    61be:	ca 54       	subi	r28, 0x4A	; 74
    61c0:	de 4f       	sbci	r29, 0xFE	; 254
    61c2:	e8 81       	ld	r30, Y
    61c4:	f9 81       	ldd	r31, Y+1	; 0x01
    61c6:	c6 5b       	subi	r28, 0xB6	; 182
    61c8:	d1 40       	sbci	r29, 0x01	; 1
    61ca:	09 95       	icall
    61cc:	0f 2e       	mov	r0, r31
    61ce:	f3 e3       	ldi	r31, 0x33	; 51
    61d0:	7f 2e       	mov	r7, r31
    61d2:	f0 2d       	mov	r31, r0
    61d4:	39 c6       	rjmp	.+3186   	; 0x6e48 <main+0x1f20>
			if(!strcmp(keypad.data().string,"B")){Menu='5';keypad.flush();lcd0.clear();break;}
    61d6:	f2 01       	movw	r30, r4
    61d8:	09 95       	icall
    61da:	e5 96       	adiw	r28, 0x35	; 53
    61dc:	2f af       	std	Y+63, r18	; 0x3f
    61de:	e5 97       	sbiw	r28, 0x35	; 53
    61e0:	e6 96       	adiw	r28, 0x36	; 54
    61e2:	3f af       	std	Y+63, r19	; 0x3f
    61e4:	e6 97       	sbiw	r28, 0x36	; 54
    61e6:	e7 96       	adiw	r28, 0x37	; 55
    61e8:	4f af       	std	Y+63, r20	; 0x3f
    61ea:	e7 97       	sbiw	r28, 0x37	; 55
    61ec:	e8 96       	adiw	r28, 0x38	; 56
    61ee:	5f af       	std	Y+63, r21	; 0x3f
    61f0:	e8 97       	sbiw	r28, 0x38	; 56
    61f2:	e9 96       	adiw	r28, 0x39	; 57
    61f4:	6f af       	std	Y+63, r22	; 0x3f
    61f6:	e9 97       	sbiw	r28, 0x39	; 57
    61f8:	68 e9       	ldi	r22, 0x98	; 152
    61fa:	77 e0       	ldi	r23, 0x07	; 7
    61fc:	e9 96       	adiw	r28, 0x39	; 57
    61fe:	8e ad       	ldd	r24, Y+62	; 0x3e
    6200:	9f ad       	ldd	r25, Y+63	; 0x3f
    6202:	e9 97       	sbiw	r28, 0x39	; 57
    6204:	0e 94 f1 3b 	call	0x77e2	; 0x77e2 <strcmp>
    6208:	89 2b       	or	r24, r25
    620a:	99 f4       	brne	.+38     	; 0x6232 <main+0x130a>
    620c:	c2 54       	subi	r28, 0x42	; 66
    620e:	de 4f       	sbci	r29, 0xFE	; 254
    6210:	e8 81       	ld	r30, Y
    6212:	f9 81       	ldd	r31, Y+1	; 0x01
    6214:	ce 5b       	subi	r28, 0xBE	; 190
    6216:	d1 40       	sbci	r29, 0x01	; 1
    6218:	09 95       	icall
    621a:	ca 54       	subi	r28, 0x4A	; 74
    621c:	de 4f       	sbci	r29, 0xFE	; 254
    621e:	e8 81       	ld	r30, Y
    6220:	f9 81       	ldd	r31, Y+1	; 0x01
    6222:	c6 5b       	subi	r28, 0xB6	; 182
    6224:	d1 40       	sbci	r29, 0x01	; 1
    6226:	09 95       	icall
    6228:	0f 2e       	mov	r0, r31
    622a:	f5 e3       	ldi	r31, 0x35	; 53
    622c:	7f 2e       	mov	r7, r31
    622e:	f0 2d       	mov	r31, r0
    6230:	0b c6       	rjmp	.+3094   	; 0x6e48 <main+0x1f20>
			if(!strcmp(keypad.data().string,"C")){Menu='1';cal='0';keypad.flush();lcd0.clear();uart.puts("Time exit\r\n");break;}
    6232:	f2 01       	movw	r30, r4
    6234:	09 95       	icall
    6236:	e0 96       	adiw	r28, 0x30	; 48
    6238:	2f af       	std	Y+63, r18	; 0x3f
    623a:	e0 97       	sbiw	r28, 0x30	; 48
    623c:	e1 96       	adiw	r28, 0x31	; 49
    623e:	3f af       	std	Y+63, r19	; 0x3f
    6240:	e1 97       	sbiw	r28, 0x31	; 49
    6242:	e2 96       	adiw	r28, 0x32	; 50
    6244:	4f af       	std	Y+63, r20	; 0x3f
    6246:	e2 97       	sbiw	r28, 0x32	; 50
    6248:	e3 96       	adiw	r28, 0x33	; 51
    624a:	5f af       	std	Y+63, r21	; 0x3f
    624c:	e3 97       	sbiw	r28, 0x33	; 51
    624e:	e4 96       	adiw	r28, 0x34	; 52
    6250:	6f af       	std	Y+63, r22	; 0x3f
    6252:	e4 97       	sbiw	r28, 0x34	; 52
    6254:	6d e9       	ldi	r22, 0x9D	; 157
    6256:	77 e0       	ldi	r23, 0x07	; 7
    6258:	e4 96       	adiw	r28, 0x34	; 52
    625a:	8e ad       	ldd	r24, Y+62	; 0x3e
    625c:	9f ad       	ldd	r25, Y+63	; 0x3f
    625e:	e4 97       	sbiw	r28, 0x34	; 52
    6260:	0e 94 f1 3b 	call	0x77e2	; 0x77e2 <strcmp>
    6264:	89 2b       	or	r24, r25
    6266:	01 f5       	brne	.+64     	; 0x62a8 <main+0x1380>
    6268:	c2 54       	subi	r28, 0x42	; 66
    626a:	de 4f       	sbci	r29, 0xFE	; 254
    626c:	e8 81       	ld	r30, Y
    626e:	f9 81       	ldd	r31, Y+1	; 0x01
    6270:	ce 5b       	subi	r28, 0xBE	; 190
    6272:	d1 40       	sbci	r29, 0x01	; 1
    6274:	09 95       	icall
    6276:	ca 54       	subi	r28, 0x4A	; 74
    6278:	de 4f       	sbci	r29, 0xFE	; 254
    627a:	e8 81       	ld	r30, Y
    627c:	f9 81       	ldd	r31, Y+1	; 0x01
    627e:	c6 5b       	subi	r28, 0xB6	; 182
    6280:	d1 40       	sbci	r29, 0x01	; 1
    6282:	09 95       	icall
    6284:	e0 91 ad 0b 	lds	r30, 0x0BAD	; 0x800bad <uart+0x10>
    6288:	f0 91 ae 0b 	lds	r31, 0x0BAE	; 0x800bae <uart+0x11>
    628c:	8a ed       	ldi	r24, 0xDA	; 218
    628e:	97 e0       	ldi	r25, 0x07	; 7
    6290:	09 95       	icall
    6292:	f0 e3       	ldi	r31, 0x30	; 48
    6294:	c0 54       	subi	r28, 0x40	; 64
    6296:	de 4f       	sbci	r29, 0xFE	; 254
    6298:	f8 83       	st	Y, r31
    629a:	c0 5c       	subi	r28, 0xC0	; 192
    629c:	d1 40       	sbci	r29, 0x01	; 1
    629e:	0f 2e       	mov	r0, r31
    62a0:	f1 e3       	ldi	r31, 0x31	; 49
    62a2:	7f 2e       	mov	r7, r31
    62a4:	f0 2d       	mov	r31, r0
    62a6:	d0 c5       	rjmp	.+2976   	; 0x6e48 <main+0x1f20>
			// Menu to set RTC Time and Date
			// Calibrate Menu
			switch(cal){
    62a8:	c0 54       	subi	r28, 0x40	; 64
    62aa:	de 4f       	sbci	r29, 0xFE	; 254
    62ac:	28 81       	ld	r18, Y
    62ae:	c0 5c       	subi	r28, 0xC0	; 192
    62b0:	d1 40       	sbci	r29, 0x01	; 1
    62b2:	21 33       	cpi	r18, 0x31	; 49
    62b4:	09 f4       	brne	.+2      	; 0x62b8 <main+0x1390>
    62b6:	bf c0       	rjmp	.+382    	; 0x6436 <main+0x150e>
    62b8:	18 f4       	brcc	.+6      	; 0x62c0 <main+0x1398>
    62ba:	20 33       	cpi	r18, 0x30	; 48
    62bc:	69 f0       	breq	.+26     	; 0x62d8 <main+0x13b0>
    62be:	be c5       	rjmp	.+2940   	; 0x6e3c <main+0x1f14>
    62c0:	c0 54       	subi	r28, 0x40	; 64
    62c2:	de 4f       	sbci	r29, 0xFE	; 254
    62c4:	38 81       	ld	r19, Y
    62c6:	c0 5c       	subi	r28, 0xC0	; 192
    62c8:	d1 40       	sbci	r29, 0x01	; 1
    62ca:	32 33       	cpi	r19, 0x32	; 50
    62cc:	09 f4       	brne	.+2      	; 0x62d0 <main+0x13a8>
    62ce:	20 c1       	rjmp	.+576    	; 0x6510 <main+0x15e8>
    62d0:	33 33       	cpi	r19, 0x33	; 51
    62d2:	09 f4       	brne	.+2      	; 0x62d6 <main+0x13ae>
    62d4:	8a c1       	rjmp	.+788    	; 0x65ea <main+0x16c2>
    62d6:	b2 c5       	rjmp	.+2916   	; 0x6e3c <main+0x1f14>
				case '0': // choice
					lcd0.gotoxy(0,0);
    62d8:	60 e0       	ldi	r22, 0x00	; 0
    62da:	70 e0       	ldi	r23, 0x00	; 0
    62dc:	80 e0       	ldi	r24, 0x00	; 0
    62de:	90 e0       	ldi	r25, 0x00	; 0
    62e0:	f1 01       	movw	r30, r2
    62e2:	09 95       	icall
					lcd0.string_size("1-Hr",5);
    62e4:	65 e0       	ldi	r22, 0x05	; 5
    62e6:	86 ee       	ldi	r24, 0xE6	; 230
    62e8:	97 e0       	ldi	r25, 0x07	; 7
    62ea:	f4 01       	movw	r30, r8
    62ec:	09 95       	icall
					lcd0.string_size("2-Mn",5);
    62ee:	65 e0       	ldi	r22, 0x05	; 5
    62f0:	8b ee       	ldi	r24, 0xEB	; 235
    62f2:	97 e0       	ldi	r25, 0x07	; 7
    62f4:	f4 01       	movw	r30, r8
    62f6:	09 95       	icall
					lcd0.string_size("3-Sc",5);
    62f8:	65 e0       	ldi	r22, 0x05	; 5
    62fa:	80 ef       	ldi	r24, 0xF0	; 240
    62fc:	97 e0       	ldi	r25, 0x07	; 7
    62fe:	f4 01       	movw	r30, r8
    6300:	09 95       	icall
					lcd0.gotoxy(1,12);
    6302:	6c e0       	ldi	r22, 0x0C	; 12
    6304:	70 e0       	ldi	r23, 0x00	; 0
    6306:	81 e0       	ldi	r24, 0x01	; 1
    6308:	90 e0       	ldi	r25, 0x00	; 0
    630a:	f1 01       	movw	r30, r2
    630c:	09 95       	icall
					lcd0.string_size("C-Ex",4);
    630e:	64 e0       	ldi	r22, 0x04	; 4
    6310:	86 eb       	ldi	r24, 0xB6	; 182
    6312:	97 e0       	ldi	r25, 0x07	; 7
    6314:	f4 01       	movw	r30, r8
    6316:	09 95       	icall
					if(!strcmp(keypad.data().string,"1")){cal='1';keypad.flush();lcd0.clear();}
    6318:	f2 01       	movw	r30, r4
    631a:	09 95       	icall
    631c:	ab 96       	adiw	r28, 0x2b	; 43
    631e:	2f af       	std	Y+63, r18	; 0x3f
    6320:	ab 97       	sbiw	r28, 0x2b	; 43
    6322:	ac 96       	adiw	r28, 0x2c	; 44
    6324:	3f af       	std	Y+63, r19	; 0x3f
    6326:	ac 97       	sbiw	r28, 0x2c	; 44
    6328:	ad 96       	adiw	r28, 0x2d	; 45
    632a:	4f af       	std	Y+63, r20	; 0x3f
    632c:	ad 97       	sbiw	r28, 0x2d	; 45
    632e:	ae 96       	adiw	r28, 0x2e	; 46
    6330:	5f af       	std	Y+63, r21	; 0x3f
    6332:	ae 97       	sbiw	r28, 0x2e	; 46
    6334:	af 96       	adiw	r28, 0x2f	; 47
    6336:	6f af       	std	Y+63, r22	; 0x3f
    6338:	af 97       	sbiw	r28, 0x2f	; 47
    633a:	67 e7       	ldi	r22, 0x77	; 119
    633c:	77 e0       	ldi	r23, 0x07	; 7
    633e:	af 96       	adiw	r28, 0x2f	; 47
    6340:	8e ad       	ldd	r24, Y+62	; 0x3e
    6342:	9f ad       	ldd	r25, Y+63	; 0x3f
    6344:	af 97       	sbiw	r28, 0x2f	; 47
    6346:	0e 94 f1 3b 	call	0x77e2	; 0x77e2 <strcmp>
    634a:	89 2b       	or	r24, r25
    634c:	a1 f4       	brne	.+40     	; 0x6376 <main+0x144e>
    634e:	c2 54       	subi	r28, 0x42	; 66
    6350:	de 4f       	sbci	r29, 0xFE	; 254
    6352:	e8 81       	ld	r30, Y
    6354:	f9 81       	ldd	r31, Y+1	; 0x01
    6356:	ce 5b       	subi	r28, 0xBE	; 190
    6358:	d1 40       	sbci	r29, 0x01	; 1
    635a:	09 95       	icall
    635c:	ca 54       	subi	r28, 0x4A	; 74
    635e:	de 4f       	sbci	r29, 0xFE	; 254
    6360:	e8 81       	ld	r30, Y
    6362:	f9 81       	ldd	r31, Y+1	; 0x01
    6364:	c6 5b       	subi	r28, 0xB6	; 182
    6366:	d1 40       	sbci	r29, 0x01	; 1
    6368:	09 95       	icall
    636a:	f1 e3       	ldi	r31, 0x31	; 49
    636c:	c0 54       	subi	r28, 0x40	; 64
    636e:	de 4f       	sbci	r29, 0xFE	; 254
    6370:	f8 83       	st	Y, r31
    6372:	c0 5c       	subi	r28, 0xC0	; 192
    6374:	d1 40       	sbci	r29, 0x01	; 1
					if(!strcmp(keypad.data().string,"2")){cal='2';keypad.flush();lcd0.clear();}
    6376:	f2 01       	movw	r30, r4
    6378:	09 95       	icall
    637a:	a6 96       	adiw	r28, 0x26	; 38
    637c:	2f af       	std	Y+63, r18	; 0x3f
    637e:	a6 97       	sbiw	r28, 0x26	; 38
    6380:	a7 96       	adiw	r28, 0x27	; 39
    6382:	3f af       	std	Y+63, r19	; 0x3f
    6384:	a7 97       	sbiw	r28, 0x27	; 39
    6386:	a8 96       	adiw	r28, 0x28	; 40
    6388:	4f af       	std	Y+63, r20	; 0x3f
    638a:	a8 97       	sbiw	r28, 0x28	; 40
    638c:	a9 96       	adiw	r28, 0x29	; 41
    638e:	5f af       	std	Y+63, r21	; 0x3f
    6390:	a9 97       	sbiw	r28, 0x29	; 41
    6392:	aa 96       	adiw	r28, 0x2a	; 42
    6394:	6f af       	std	Y+63, r22	; 0x3f
    6396:	aa 97       	sbiw	r28, 0x2a	; 42
    6398:	66 ed       	ldi	r22, 0xD6	; 214
    639a:	77 e0       	ldi	r23, 0x07	; 7
    639c:	aa 96       	adiw	r28, 0x2a	; 42
    639e:	8e ad       	ldd	r24, Y+62	; 0x3e
    63a0:	9f ad       	ldd	r25, Y+63	; 0x3f
    63a2:	aa 97       	sbiw	r28, 0x2a	; 42
    63a4:	0e 94 f1 3b 	call	0x77e2	; 0x77e2 <strcmp>
    63a8:	89 2b       	or	r24, r25
    63aa:	a1 f4       	brne	.+40     	; 0x63d4 <main+0x14ac>
    63ac:	c2 54       	subi	r28, 0x42	; 66
    63ae:	de 4f       	sbci	r29, 0xFE	; 254
    63b0:	e8 81       	ld	r30, Y
    63b2:	f9 81       	ldd	r31, Y+1	; 0x01
    63b4:	ce 5b       	subi	r28, 0xBE	; 190
    63b6:	d1 40       	sbci	r29, 0x01	; 1
    63b8:	09 95       	icall
    63ba:	ca 54       	subi	r28, 0x4A	; 74
    63bc:	de 4f       	sbci	r29, 0xFE	; 254
    63be:	e8 81       	ld	r30, Y
    63c0:	f9 81       	ldd	r31, Y+1	; 0x01
    63c2:	c6 5b       	subi	r28, 0xB6	; 182
    63c4:	d1 40       	sbci	r29, 0x01	; 1
    63c6:	09 95       	icall
    63c8:	f2 e3       	ldi	r31, 0x32	; 50
    63ca:	c0 54       	subi	r28, 0x40	; 64
    63cc:	de 4f       	sbci	r29, 0xFE	; 254
    63ce:	f8 83       	st	Y, r31
    63d0:	c0 5c       	subi	r28, 0xC0	; 192
    63d2:	d1 40       	sbci	r29, 0x01	; 1
					if(!strcmp(keypad.data().string,"3")){cal='3';keypad.flush();lcd0.clear();}
    63d4:	f2 01       	movw	r30, r4
    63d6:	09 95       	icall
    63d8:	a1 96       	adiw	r28, 0x21	; 33
    63da:	2f af       	std	Y+63, r18	; 0x3f
    63dc:	a1 97       	sbiw	r28, 0x21	; 33
    63de:	a2 96       	adiw	r28, 0x22	; 34
    63e0:	3f af       	std	Y+63, r19	; 0x3f
    63e2:	a2 97       	sbiw	r28, 0x22	; 34
    63e4:	a3 96       	adiw	r28, 0x23	; 35
    63e6:	4f af       	std	Y+63, r20	; 0x3f
    63e8:	a3 97       	sbiw	r28, 0x23	; 35
    63ea:	a4 96       	adiw	r28, 0x24	; 36
    63ec:	5f af       	std	Y+63, r21	; 0x3f
    63ee:	a4 97       	sbiw	r28, 0x24	; 36
    63f0:	a5 96       	adiw	r28, 0x25	; 37
    63f2:	6f af       	std	Y+63, r22	; 0x3f
    63f4:	a5 97       	sbiw	r28, 0x25	; 37
    63f6:	68 ed       	ldi	r22, 0xD8	; 216
    63f8:	77 e0       	ldi	r23, 0x07	; 7
    63fa:	a5 96       	adiw	r28, 0x25	; 37
    63fc:	8e ad       	ldd	r24, Y+62	; 0x3e
    63fe:	9f ad       	ldd	r25, Y+63	; 0x3f
    6400:	a5 97       	sbiw	r28, 0x25	; 37
    6402:	0e 94 f1 3b 	call	0x77e2	; 0x77e2 <strcmp>
    6406:	89 2b       	or	r24, r25
    6408:	09 f0       	breq	.+2      	; 0x640c <main+0x14e4>
    640a:	1e c5       	rjmp	.+2620   	; 0x6e48 <main+0x1f20>
    640c:	c2 54       	subi	r28, 0x42	; 66
    640e:	de 4f       	sbci	r29, 0xFE	; 254
    6410:	e8 81       	ld	r30, Y
    6412:	f9 81       	ldd	r31, Y+1	; 0x01
    6414:	ce 5b       	subi	r28, 0xBE	; 190
    6416:	d1 40       	sbci	r29, 0x01	; 1
    6418:	09 95       	icall
    641a:	ca 54       	subi	r28, 0x4A	; 74
    641c:	de 4f       	sbci	r29, 0xFE	; 254
    641e:	e8 81       	ld	r30, Y
    6420:	f9 81       	ldd	r31, Y+1	; 0x01
    6422:	c6 5b       	subi	r28, 0xB6	; 182
    6424:	d1 40       	sbci	r29, 0x01	; 1
    6426:	09 95       	icall
    6428:	f3 e3       	ldi	r31, 0x33	; 51
    642a:	c0 54       	subi	r28, 0x40	; 64
    642c:	de 4f       	sbci	r29, 0xFE	; 254
    642e:	f8 83       	st	Y, r31
    6430:	c0 5c       	subi	r28, 0xC0	; 192
    6432:	d1 40       	sbci	r29, 0x01	; 1
    6434:	09 c5       	rjmp	.+2578   	; 0x6e48 <main+0x1f20>
					// if(keypad.data().character=='1'){cal='1';keypad.flush();lcd0.clear();}
				break;
				
				case '1': // HOUR
					lcd0.gotoxy(1,12);
    6436:	6c e0       	ldi	r22, 0x0C	; 12
    6438:	70 e0       	ldi	r23, 0x00	; 0
    643a:	81 e0       	ldi	r24, 0x01	; 1
    643c:	90 e0       	ldi	r25, 0x00	; 0
    643e:	f1 01       	movw	r30, r2
    6440:	09 95       	icall
					lcd0.string_size("C-Ex",4);
    6442:	64 e0       	ldi	r22, 0x04	; 4
    6444:	86 eb       	ldi	r24, 0xB6	; 182
    6446:	97 e0       	ldi	r25, 0x07	; 7
    6448:	f4 01       	movw	r30, r8
    644a:	09 95       	icall
					// HOUR
					if(keypad.data().character == KEYPADENTERKEY){
    644c:	f2 01       	movw	r30, r4
    644e:	09 95       	icall
    6450:	6c 96       	adiw	r28, 0x1c	; 28
    6452:	2f af       	std	Y+63, r18	; 0x3f
    6454:	6c 97       	sbiw	r28, 0x1c	; 28
    6456:	6d 96       	adiw	r28, 0x1d	; 29
    6458:	3f af       	std	Y+63, r19	; 0x3f
    645a:	6d 97       	sbiw	r28, 0x1d	; 29
    645c:	6e 96       	adiw	r28, 0x1e	; 30
    645e:	4f af       	std	Y+63, r20	; 0x3f
    6460:	6e 97       	sbiw	r28, 0x1e	; 30
    6462:	6f 96       	adiw	r28, 0x1f	; 31
    6464:	5f af       	std	Y+63, r21	; 0x3f
    6466:	6f 97       	sbiw	r28, 0x1f	; 31
    6468:	a0 96       	adiw	r28, 0x20	; 32
    646a:	6f af       	std	Y+63, r22	; 0x3f
    646c:	a0 97       	sbiw	r28, 0x20	; 32
    646e:	24 34       	cpi	r18, 0x44	; 68
    6470:	09 f0       	breq	.+2      	; 0x6474 <main+0x154c>
    6472:	ea c4       	rjmp	.+2516   	; 0x6e48 <main+0x1f20>
						strcpy(tstr,keypad.data().string);
    6474:	f2 01       	movw	r30, r4
    6476:	09 95       	icall
    6478:	67 96       	adiw	r28, 0x17	; 23
    647a:	2f af       	std	Y+63, r18	; 0x3f
    647c:	67 97       	sbiw	r28, 0x17	; 23
    647e:	68 96       	adiw	r28, 0x18	; 24
    6480:	3f af       	std	Y+63, r19	; 0x3f
    6482:	68 97       	sbiw	r28, 0x18	; 24
    6484:	69 96       	adiw	r28, 0x19	; 25
    6486:	4f af       	std	Y+63, r20	; 0x3f
    6488:	69 97       	sbiw	r28, 0x19	; 25
    648a:	6a 96       	adiw	r28, 0x1a	; 26
    648c:	5f af       	std	Y+63, r21	; 0x3f
    648e:	6a 97       	sbiw	r28, 0x1a	; 26
    6490:	6b 96       	adiw	r28, 0x1b	; 27
    6492:	6f af       	std	Y+63, r22	; 0x3f
    6494:	6b 97       	sbiw	r28, 0x1b	; 27
    6496:	6b 96       	adiw	r28, 0x1b	; 27
    6498:	6e ad       	ldd	r22, Y+62	; 0x3e
    649a:	7f ad       	ldd	r23, Y+63	; 0x3f
    649c:	6b 97       	sbiw	r28, 0x1b	; 27
    649e:	ce 01       	movw	r24, r28
    64a0:	84 5c       	subi	r24, 0xC4	; 196
    64a2:	9e 4f       	sbci	r25, 0xFE	; 254
    64a4:	0e 94 fa 3b 	call	0x77f4	; 0x77f4 <strcpy>
						set = function.strToInt(tstr);
    64a8:	e0 91 f8 0a 	lds	r30, 0x0AF8	; 0x800af8 <function+0x1a>
    64ac:	f0 91 f9 0a 	lds	r31, 0x0AF9	; 0x800af9 <function+0x1b>
    64b0:	ce 01       	movw	r24, r28
    64b2:	84 5c       	subi	r24, 0xC4	; 196
    64b4:	9e 4f       	sbci	r25, 0xFE	; 254
    64b6:	09 95       	icall
						if(set >=0 && set <24){
    64b8:	88 31       	cpi	r24, 0x18	; 24
    64ba:	91 05       	cpc	r25, r1
    64bc:	88 f4       	brcc	.+34     	; 0x64e0 <main+0x15b8>
							rtc.SetHour(rtc.bintobcd(set));
    64be:	ed e7       	ldi	r30, 0x7D	; 125
    64c0:	fb e0       	ldi	r31, 0x0B	; 11
    64c2:	02 81       	ldd	r16, Z+2	; 0x02
    64c4:	13 81       	ldd	r17, Z+3	; 0x03
    64c6:	02 8c       	ldd	r0, Z+26	; 0x1a
    64c8:	f3 8d       	ldd	r31, Z+27	; 0x1b
    64ca:	e0 2d       	mov	r30, r0
    64cc:	09 95       	icall
    64ce:	f8 01       	movw	r30, r16
    64d0:	09 95       	icall
							cal='0';
    64d2:	f0 e3       	ldi	r31, 0x30	; 48
    64d4:	c0 54       	subi	r28, 0x40	; 64
    64d6:	de 4f       	sbci	r29, 0xFE	; 254
    64d8:	f8 83       	st	Y, r31
    64da:	c0 5c       	subi	r28, 0xC0	; 192
    64dc:	d1 40       	sbci	r29, 0x01	; 1
    64de:	10 c0       	rjmp	.+32     	; 0x6500 <main+0x15d8>
						}else{
							strcpy(tstr,"err");
    64e0:	85 e6       	ldi	r24, 0x65	; 101
    64e2:	92 e7       	ldi	r25, 0x72	; 114
    64e4:	c4 5c       	subi	r28, 0xC4	; 196
    64e6:	de 4f       	sbci	r29, 0xFE	; 254
    64e8:	99 83       	std	Y+1, r25	; 0x01
    64ea:	88 83       	st	Y, r24
    64ec:	cc 53       	subi	r28, 0x3C	; 60
    64ee:	d1 40       	sbci	r29, 0x01	; 1
    64f0:	82 e7       	ldi	r24, 0x72	; 114
    64f2:	90 e0       	ldi	r25, 0x00	; 0
    64f4:	c2 5c       	subi	r28, 0xC2	; 194
    64f6:	de 4f       	sbci	r29, 0xFE	; 254
    64f8:	99 83       	std	Y+1, r25	; 0x01
    64fa:	88 83       	st	Y, r24
    64fc:	ce 53       	subi	r28, 0x3E	; 62
    64fe:	d1 40       	sbci	r29, 0x01	; 1
						}
						keypad.flush();
    6500:	c2 54       	subi	r28, 0x42	; 66
    6502:	de 4f       	sbci	r29, 0xFE	; 254
    6504:	e8 81       	ld	r30, Y
    6506:	f9 81       	ldd	r31, Y+1	; 0x01
    6508:	ce 5b       	subi	r28, 0xBE	; 190
    650a:	d1 40       	sbci	r29, 0x01	; 1
    650c:	09 95       	icall
    650e:	9c c4       	rjmp	.+2360   	; 0x6e48 <main+0x1f20>
					}
				break;
				
				case '2': // MINUTE
					lcd0.gotoxy(1,12);
    6510:	6c e0       	ldi	r22, 0x0C	; 12
    6512:	70 e0       	ldi	r23, 0x00	; 0
    6514:	81 e0       	ldi	r24, 0x01	; 1
    6516:	90 e0       	ldi	r25, 0x00	; 0
    6518:	f1 01       	movw	r30, r2
    651a:	09 95       	icall
					lcd0.string_size("C-Ex",4);
    651c:	64 e0       	ldi	r22, 0x04	; 4
    651e:	86 eb       	ldi	r24, 0xB6	; 182
    6520:	97 e0       	ldi	r25, 0x07	; 7
    6522:	f4 01       	movw	r30, r8
    6524:	09 95       	icall
					// MINUTE
					if(keypad.data().character == KEYPADENTERKEY){
    6526:	f2 01       	movw	r30, r4
    6528:	09 95       	icall
    652a:	62 96       	adiw	r28, 0x12	; 18
    652c:	2f af       	std	Y+63, r18	; 0x3f
    652e:	62 97       	sbiw	r28, 0x12	; 18
    6530:	63 96       	adiw	r28, 0x13	; 19
    6532:	3f af       	std	Y+63, r19	; 0x3f
    6534:	63 97       	sbiw	r28, 0x13	; 19
    6536:	64 96       	adiw	r28, 0x14	; 20
    6538:	4f af       	std	Y+63, r20	; 0x3f
    653a:	64 97       	sbiw	r28, 0x14	; 20
    653c:	65 96       	adiw	r28, 0x15	; 21
    653e:	5f af       	std	Y+63, r21	; 0x3f
    6540:	65 97       	sbiw	r28, 0x15	; 21
    6542:	66 96       	adiw	r28, 0x16	; 22
    6544:	6f af       	std	Y+63, r22	; 0x3f
    6546:	66 97       	sbiw	r28, 0x16	; 22
    6548:	24 34       	cpi	r18, 0x44	; 68
    654a:	09 f0       	breq	.+2      	; 0x654e <main+0x1626>
    654c:	7d c4       	rjmp	.+2298   	; 0x6e48 <main+0x1f20>
						strcpy(tstr,keypad.data().string);
    654e:	f2 01       	movw	r30, r4
    6550:	09 95       	icall
    6552:	2d 96       	adiw	r28, 0x0d	; 13
    6554:	2f af       	std	Y+63, r18	; 0x3f
    6556:	2d 97       	sbiw	r28, 0x0d	; 13
    6558:	2e 96       	adiw	r28, 0x0e	; 14
    655a:	3f af       	std	Y+63, r19	; 0x3f
    655c:	2e 97       	sbiw	r28, 0x0e	; 14
    655e:	2f 96       	adiw	r28, 0x0f	; 15
    6560:	4f af       	std	Y+63, r20	; 0x3f
    6562:	2f 97       	sbiw	r28, 0x0f	; 15
    6564:	60 96       	adiw	r28, 0x10	; 16
    6566:	5f af       	std	Y+63, r21	; 0x3f
    6568:	60 97       	sbiw	r28, 0x10	; 16
    656a:	61 96       	adiw	r28, 0x11	; 17
    656c:	6f af       	std	Y+63, r22	; 0x3f
    656e:	61 97       	sbiw	r28, 0x11	; 17
    6570:	61 96       	adiw	r28, 0x11	; 17
    6572:	6e ad       	ldd	r22, Y+62	; 0x3e
    6574:	7f ad       	ldd	r23, Y+63	; 0x3f
    6576:	61 97       	sbiw	r28, 0x11	; 17
    6578:	ce 01       	movw	r24, r28
    657a:	84 5c       	subi	r24, 0xC4	; 196
    657c:	9e 4f       	sbci	r25, 0xFE	; 254
    657e:	0e 94 fa 3b 	call	0x77f4	; 0x77f4 <strcpy>
						set = function.strToInt(tstr);
    6582:	e0 91 f8 0a 	lds	r30, 0x0AF8	; 0x800af8 <function+0x1a>
    6586:	f0 91 f9 0a 	lds	r31, 0x0AF9	; 0x800af9 <function+0x1b>
    658a:	ce 01       	movw	r24, r28
    658c:	84 5c       	subi	r24, 0xC4	; 196
    658e:	9e 4f       	sbci	r25, 0xFE	; 254
    6590:	09 95       	icall
						if(set >=0 && set <60){
    6592:	8c 33       	cpi	r24, 0x3C	; 60
    6594:	91 05       	cpc	r25, r1
    6596:	88 f4       	brcc	.+34     	; 0x65ba <main+0x1692>
							rtc.SetMinute(rtc.bintobcd(set));
    6598:	ed e7       	ldi	r30, 0x7D	; 125
    659a:	fb e0       	ldi	r31, 0x0B	; 11
    659c:	04 81       	ldd	r16, Z+4	; 0x04
    659e:	15 81       	ldd	r17, Z+5	; 0x05
    65a0:	02 8c       	ldd	r0, Z+26	; 0x1a
    65a2:	f3 8d       	ldd	r31, Z+27	; 0x1b
    65a4:	e0 2d       	mov	r30, r0
    65a6:	09 95       	icall
    65a8:	f8 01       	movw	r30, r16
    65aa:	09 95       	icall
							cal='0';
    65ac:	f0 e3       	ldi	r31, 0x30	; 48
    65ae:	c0 54       	subi	r28, 0x40	; 64
    65b0:	de 4f       	sbci	r29, 0xFE	; 254
    65b2:	f8 83       	st	Y, r31
    65b4:	c0 5c       	subi	r28, 0xC0	; 192
    65b6:	d1 40       	sbci	r29, 0x01	; 1
    65b8:	10 c0       	rjmp	.+32     	; 0x65da <main+0x16b2>
						}else{
							strcpy(tstr,"err");
    65ba:	85 e6       	ldi	r24, 0x65	; 101
    65bc:	92 e7       	ldi	r25, 0x72	; 114
    65be:	c4 5c       	subi	r28, 0xC4	; 196
    65c0:	de 4f       	sbci	r29, 0xFE	; 254
    65c2:	99 83       	std	Y+1, r25	; 0x01
    65c4:	88 83       	st	Y, r24
    65c6:	cc 53       	subi	r28, 0x3C	; 60
    65c8:	d1 40       	sbci	r29, 0x01	; 1
    65ca:	82 e7       	ldi	r24, 0x72	; 114
    65cc:	90 e0       	ldi	r25, 0x00	; 0
    65ce:	c2 5c       	subi	r28, 0xC2	; 194
    65d0:	de 4f       	sbci	r29, 0xFE	; 254
    65d2:	99 83       	std	Y+1, r25	; 0x01
    65d4:	88 83       	st	Y, r24
    65d6:	ce 53       	subi	r28, 0x3E	; 62
    65d8:	d1 40       	sbci	r29, 0x01	; 1
						}
						keypad.flush();
    65da:	c2 54       	subi	r28, 0x42	; 66
    65dc:	de 4f       	sbci	r29, 0xFE	; 254
    65de:	e8 81       	ld	r30, Y
    65e0:	f9 81       	ldd	r31, Y+1	; 0x01
    65e2:	ce 5b       	subi	r28, 0xBE	; 190
    65e4:	d1 40       	sbci	r29, 0x01	; 1
    65e6:	09 95       	icall
    65e8:	2f c4       	rjmp	.+2142   	; 0x6e48 <main+0x1f20>
					}
				break;
				
				case '3': // SECOND
					lcd0.gotoxy(1,12);
    65ea:	6c e0       	ldi	r22, 0x0C	; 12
    65ec:	70 e0       	ldi	r23, 0x00	; 0
    65ee:	81 e0       	ldi	r24, 0x01	; 1
    65f0:	90 e0       	ldi	r25, 0x00	; 0
    65f2:	f1 01       	movw	r30, r2
    65f4:	09 95       	icall
					lcd0.string_size("C-Ex",4);
    65f6:	64 e0       	ldi	r22, 0x04	; 4
    65f8:	86 eb       	ldi	r24, 0xB6	; 182
    65fa:	97 e0       	ldi	r25, 0x07	; 7
    65fc:	f4 01       	movw	r30, r8
    65fe:	09 95       	icall
					// SECOND
					if(keypad.data().character == KEYPADENTERKEY){
    6600:	f2 01       	movw	r30, r4
    6602:	09 95       	icall
    6604:	28 96       	adiw	r28, 0x08	; 8
    6606:	2f af       	std	Y+63, r18	; 0x3f
    6608:	28 97       	sbiw	r28, 0x08	; 8
    660a:	29 96       	adiw	r28, 0x09	; 9
    660c:	3f af       	std	Y+63, r19	; 0x3f
    660e:	29 97       	sbiw	r28, 0x09	; 9
    6610:	2a 96       	adiw	r28, 0x0a	; 10
    6612:	4f af       	std	Y+63, r20	; 0x3f
    6614:	2a 97       	sbiw	r28, 0x0a	; 10
    6616:	2b 96       	adiw	r28, 0x0b	; 11
    6618:	5f af       	std	Y+63, r21	; 0x3f
    661a:	2b 97       	sbiw	r28, 0x0b	; 11
    661c:	2c 96       	adiw	r28, 0x0c	; 12
    661e:	6f af       	std	Y+63, r22	; 0x3f
    6620:	2c 97       	sbiw	r28, 0x0c	; 12
    6622:	24 34       	cpi	r18, 0x44	; 68
    6624:	09 f0       	breq	.+2      	; 0x6628 <main+0x1700>
    6626:	10 c4       	rjmp	.+2080   	; 0x6e48 <main+0x1f20>
						strcpy(tstr,keypad.data().string);
    6628:	f2 01       	movw	r30, r4
    662a:	09 95       	icall
    662c:	23 96       	adiw	r28, 0x03	; 3
    662e:	2f af       	std	Y+63, r18	; 0x3f
    6630:	23 97       	sbiw	r28, 0x03	; 3
    6632:	24 96       	adiw	r28, 0x04	; 4
    6634:	3f af       	std	Y+63, r19	; 0x3f
    6636:	24 97       	sbiw	r28, 0x04	; 4
    6638:	25 96       	adiw	r28, 0x05	; 5
    663a:	4f af       	std	Y+63, r20	; 0x3f
    663c:	25 97       	sbiw	r28, 0x05	; 5
    663e:	26 96       	adiw	r28, 0x06	; 6
    6640:	5f af       	std	Y+63, r21	; 0x3f
    6642:	26 97       	sbiw	r28, 0x06	; 6
    6644:	27 96       	adiw	r28, 0x07	; 7
    6646:	6f af       	std	Y+63, r22	; 0x3f
    6648:	27 97       	sbiw	r28, 0x07	; 7
    664a:	27 96       	adiw	r28, 0x07	; 7
    664c:	6e ad       	ldd	r22, Y+62	; 0x3e
    664e:	7f ad       	ldd	r23, Y+63	; 0x3f
    6650:	27 97       	sbiw	r28, 0x07	; 7
    6652:	ce 01       	movw	r24, r28
    6654:	84 5c       	subi	r24, 0xC4	; 196
    6656:	9e 4f       	sbci	r25, 0xFE	; 254
    6658:	0e 94 fa 3b 	call	0x77f4	; 0x77f4 <strcpy>
						set = function.strToInt(tstr);
    665c:	e0 91 f8 0a 	lds	r30, 0x0AF8	; 0x800af8 <function+0x1a>
    6660:	f0 91 f9 0a 	lds	r31, 0x0AF9	; 0x800af9 <function+0x1b>
    6664:	ce 01       	movw	r24, r28
    6666:	84 5c       	subi	r24, 0xC4	; 196
    6668:	9e 4f       	sbci	r25, 0xFE	; 254
    666a:	09 95       	icall
						if(set >=0 && set <60){
    666c:	8c 33       	cpi	r24, 0x3C	; 60
    666e:	91 05       	cpc	r25, r1
    6670:	88 f4       	brcc	.+34     	; 0x6694 <main+0x176c>
							rtc.SetSecond(rtc.bintobcd(set));
    6672:	ed e7       	ldi	r30, 0x7D	; 125
    6674:	fb e0       	ldi	r31, 0x0B	; 11
    6676:	06 81       	ldd	r16, Z+6	; 0x06
    6678:	17 81       	ldd	r17, Z+7	; 0x07
    667a:	02 8c       	ldd	r0, Z+26	; 0x1a
    667c:	f3 8d       	ldd	r31, Z+27	; 0x1b
    667e:	e0 2d       	mov	r30, r0
    6680:	09 95       	icall
    6682:	f8 01       	movw	r30, r16
    6684:	09 95       	icall
							cal='0';
    6686:	f0 e3       	ldi	r31, 0x30	; 48
    6688:	c0 54       	subi	r28, 0x40	; 64
    668a:	de 4f       	sbci	r29, 0xFE	; 254
    668c:	f8 83       	st	Y, r31
    668e:	c0 5c       	subi	r28, 0xC0	; 192
    6690:	d1 40       	sbci	r29, 0x01	; 1
    6692:	10 c0       	rjmp	.+32     	; 0x66b4 <main+0x178c>
						}else{
							strcpy(tstr,"err");
    6694:	85 e6       	ldi	r24, 0x65	; 101
    6696:	92 e7       	ldi	r25, 0x72	; 114
    6698:	c4 5c       	subi	r28, 0xC4	; 196
    669a:	de 4f       	sbci	r29, 0xFE	; 254
    669c:	99 83       	std	Y+1, r25	; 0x01
    669e:	88 83       	st	Y, r24
    66a0:	cc 53       	subi	r28, 0x3C	; 60
    66a2:	d1 40       	sbci	r29, 0x01	; 1
    66a4:	82 e7       	ldi	r24, 0x72	; 114
    66a6:	90 e0       	ldi	r25, 0x00	; 0
    66a8:	c2 5c       	subi	r28, 0xC2	; 194
    66aa:	de 4f       	sbci	r29, 0xFE	; 254
    66ac:	99 83       	std	Y+1, r25	; 0x01
    66ae:	88 83       	st	Y, r24
    66b0:	ce 53       	subi	r28, 0x3E	; 62
    66b2:	d1 40       	sbci	r29, 0x01	; 1
						}
						keypad.flush();
    66b4:	c2 54       	subi	r28, 0x42	; 66
    66b6:	de 4f       	sbci	r29, 0xFE	; 254
    66b8:	e8 81       	ld	r30, Y
    66ba:	f9 81       	ldd	r31, Y+1	; 0x01
    66bc:	ce 5b       	subi	r28, 0xBE	; 190
    66be:	d1 40       	sbci	r29, 0x01	; 1
    66c0:	09 95       	icall
    66c2:	c2 c3       	rjmp	.+1924   	; 0x6e48 <main+0x1f20>
			};
		break;
		
		// MENU 5
		case '5': // Output
			if(!strcmp(keypad.data().string,"A")){Menu='4';keypad.flush();lcd0.clear();break;}
    66c4:	f2 01       	movw	r30, r4
    66c6:	09 95       	icall
    66c8:	2d af       	std	Y+61, r18	; 0x3d
    66ca:	3e af       	std	Y+62, r19	; 0x3e
    66cc:	4f af       	std	Y+63, r20	; 0x3f
    66ce:	21 96       	adiw	r28, 0x01	; 1
    66d0:	5f af       	std	Y+63, r21	; 0x3f
    66d2:	21 97       	sbiw	r28, 0x01	; 1
    66d4:	22 96       	adiw	r28, 0x02	; 2
    66d6:	6f af       	std	Y+63, r22	; 0x3f
    66d8:	22 97       	sbiw	r28, 0x02	; 2
    66da:	66 e9       	ldi	r22, 0x96	; 150
    66dc:	77 e0       	ldi	r23, 0x07	; 7
    66de:	22 96       	adiw	r28, 0x02	; 2
    66e0:	8e ad       	ldd	r24, Y+62	; 0x3e
    66e2:	9f ad       	ldd	r25, Y+63	; 0x3f
    66e4:	22 97       	sbiw	r28, 0x02	; 2
    66e6:	0e 94 f1 3b 	call	0x77e2	; 0x77e2 <strcmp>
    66ea:	89 2b       	or	r24, r25
    66ec:	99 f4       	brne	.+38     	; 0x6714 <main+0x17ec>
    66ee:	c2 54       	subi	r28, 0x42	; 66
    66f0:	de 4f       	sbci	r29, 0xFE	; 254
    66f2:	e8 81       	ld	r30, Y
    66f4:	f9 81       	ldd	r31, Y+1	; 0x01
    66f6:	ce 5b       	subi	r28, 0xBE	; 190
    66f8:	d1 40       	sbci	r29, 0x01	; 1
    66fa:	09 95       	icall
    66fc:	ca 54       	subi	r28, 0x4A	; 74
    66fe:	de 4f       	sbci	r29, 0xFE	; 254
    6700:	e8 81       	ld	r30, Y
    6702:	f9 81       	ldd	r31, Y+1	; 0x01
    6704:	c6 5b       	subi	r28, 0xB6	; 182
    6706:	d1 40       	sbci	r29, 0x01	; 1
    6708:	09 95       	icall
    670a:	0f 2e       	mov	r0, r31
    670c:	f4 e3       	ldi	r31, 0x34	; 52
    670e:	7f 2e       	mov	r7, r31
    6710:	f0 2d       	mov	r31, r0
    6712:	9a c3       	rjmp	.+1844   	; 0x6e48 <main+0x1f20>
			if(!strcmp(keypad.data().string,"B")){Menu='6';keypad.flush();lcd0.clear();break;}
    6714:	f2 01       	movw	r30, r4
    6716:	09 95       	icall
    6718:	28 af       	std	Y+56, r18	; 0x38
    671a:	39 af       	std	Y+57, r19	; 0x39
    671c:	4a af       	std	Y+58, r20	; 0x3a
    671e:	5b af       	std	Y+59, r21	; 0x3b
    6720:	6c af       	std	Y+60, r22	; 0x3c
    6722:	68 e9       	ldi	r22, 0x98	; 152
    6724:	77 e0       	ldi	r23, 0x07	; 7
    6726:	8b ad       	ldd	r24, Y+59	; 0x3b
    6728:	9c ad       	ldd	r25, Y+60	; 0x3c
    672a:	0e 94 f1 3b 	call	0x77e2	; 0x77e2 <strcmp>
    672e:	89 2b       	or	r24, r25
    6730:	99 f4       	brne	.+38     	; 0x6758 <main+0x1830>
    6732:	c2 54       	subi	r28, 0x42	; 66
    6734:	de 4f       	sbci	r29, 0xFE	; 254
    6736:	e8 81       	ld	r30, Y
    6738:	f9 81       	ldd	r31, Y+1	; 0x01
    673a:	ce 5b       	subi	r28, 0xBE	; 190
    673c:	d1 40       	sbci	r29, 0x01	; 1
    673e:	09 95       	icall
    6740:	ca 54       	subi	r28, 0x4A	; 74
    6742:	de 4f       	sbci	r29, 0xFE	; 254
    6744:	e8 81       	ld	r30, Y
    6746:	f9 81       	ldd	r31, Y+1	; 0x01
    6748:	c6 5b       	subi	r28, 0xB6	; 182
    674a:	d1 40       	sbci	r29, 0x01	; 1
    674c:	09 95       	icall
    674e:	0f 2e       	mov	r0, r31
    6750:	f6 e3       	ldi	r31, 0x36	; 54
    6752:	7f 2e       	mov	r7, r31
    6754:	f0 2d       	mov	r31, r0
    6756:	78 c3       	rjmp	.+1776   	; 0x6e48 <main+0x1f20>
			if(!strcmp(keypad.data().string,"C")){Menu='1';cal='0';keypad.flush();lcd0.clear();uart.puts("Output exit\r\n");break;}
    6758:	f2 01       	movw	r30, r4
    675a:	09 95       	icall
    675c:	2b ab       	std	Y+51, r18	; 0x33
    675e:	3c ab       	std	Y+52, r19	; 0x34
    6760:	4d ab       	std	Y+53, r20	; 0x35
    6762:	5e ab       	std	Y+54, r21	; 0x36
    6764:	6f ab       	std	Y+55, r22	; 0x37
    6766:	6d e9       	ldi	r22, 0x9D	; 157
    6768:	77 e0       	ldi	r23, 0x07	; 7
    676a:	8e a9       	ldd	r24, Y+54	; 0x36
    676c:	9f a9       	ldd	r25, Y+55	; 0x37
    676e:	0e 94 f1 3b 	call	0x77e2	; 0x77e2 <strcmp>
    6772:	89 2b       	or	r24, r25
    6774:	01 f5       	brne	.+64     	; 0x67b6 <main+0x188e>
    6776:	c2 54       	subi	r28, 0x42	; 66
    6778:	de 4f       	sbci	r29, 0xFE	; 254
    677a:	e8 81       	ld	r30, Y
    677c:	f9 81       	ldd	r31, Y+1	; 0x01
    677e:	ce 5b       	subi	r28, 0xBE	; 190
    6780:	d1 40       	sbci	r29, 0x01	; 1
    6782:	09 95       	icall
    6784:	ca 54       	subi	r28, 0x4A	; 74
    6786:	de 4f       	sbci	r29, 0xFE	; 254
    6788:	e8 81       	ld	r30, Y
    678a:	f9 81       	ldd	r31, Y+1	; 0x01
    678c:	c6 5b       	subi	r28, 0xB6	; 182
    678e:	d1 40       	sbci	r29, 0x01	; 1
    6790:	09 95       	icall
    6792:	e0 91 ad 0b 	lds	r30, 0x0BAD	; 0x800bad <uart+0x10>
    6796:	f0 91 ae 0b 	lds	r31, 0x0BAE	; 0x800bae <uart+0x11>
    679a:	85 ef       	ldi	r24, 0xF5	; 245
    679c:	97 e0       	ldi	r25, 0x07	; 7
    679e:	09 95       	icall
    67a0:	f0 e3       	ldi	r31, 0x30	; 48
    67a2:	c0 54       	subi	r28, 0x40	; 64
    67a4:	de 4f       	sbci	r29, 0xFE	; 254
    67a6:	f8 83       	st	Y, r31
    67a8:	c0 5c       	subi	r28, 0xC0	; 192
    67aa:	d1 40       	sbci	r29, 0x01	; 1
    67ac:	0f 2e       	mov	r0, r31
    67ae:	f1 e3       	ldi	r31, 0x31	; 49
    67b0:	7f 2e       	mov	r7, r31
    67b2:	f0 2d       	mov	r31, r0
    67b4:	49 c3       	rjmp	.+1682   	; 0x6e48 <main+0x1f20>
			// Title
			lcd0.gotoxy(0,0);
    67b6:	60 e0       	ldi	r22, 0x00	; 0
    67b8:	70 e0       	ldi	r23, 0x00	; 0
    67ba:	80 e0       	ldi	r24, 0x00	; 0
    67bc:	90 e0       	ldi	r25, 0x00	; 0
    67be:	f1 01       	movw	r30, r2
    67c0:	09 95       	icall
			lcd0.string_size("Out:",5);
    67c2:	65 e0       	ldi	r22, 0x05	; 5
    67c4:	83 e0       	ldi	r24, 0x03	; 3
    67c6:	98 e0       	ldi	r25, 0x08	; 8
    67c8:	f4 01       	movw	r30, r8
    67ca:	09 95       	icall
			
			lcd0.string_size(mstr,3);
    67cc:	63 e0       	ldi	r22, 0x03	; 3
    67ce:	ce 01       	movw	r24, r28
    67d0:	8a 5c       	subi	r24, 0xCA	; 202
    67d2:	9e 4f       	sbci	r25, 0xFE	; 254
    67d4:	f4 01       	movw	r30, r8
    67d6:	09 95       	icall
			if(keypad.data().character == KEYPADENTERKEY){
    67d8:	f2 01       	movw	r30, r4
    67da:	09 95       	icall
    67dc:	2e a7       	std	Y+46, r18	; 0x2e
    67de:	3f a7       	std	Y+47, r19	; 0x2f
    67e0:	48 ab       	std	Y+48, r20	; 0x30
    67e2:	59 ab       	std	Y+49, r21	; 0x31
    67e4:	6a ab       	std	Y+50, r22	; 0x32
    67e6:	24 34       	cpi	r18, 0x44	; 68
    67e8:	09 f0       	breq	.+2      	; 0x67ec <main+0x18c4>
    67ea:	40 c0       	rjmp	.+128    	; 0x686c <main+0x1944>
				strncpy(mstr,keypad.data().string,6);
    67ec:	f2 01       	movw	r30, r4
    67ee:	09 95       	icall
    67f0:	29 a7       	std	Y+41, r18	; 0x29
    67f2:	3a a7       	std	Y+42, r19	; 0x2a
    67f4:	4b a7       	std	Y+43, r20	; 0x2b
    67f6:	5c a7       	std	Y+44, r21	; 0x2c
    67f8:	6d a7       	std	Y+45, r22	; 0x2d
    67fa:	6c a5       	ldd	r22, Y+44	; 0x2c
    67fc:	7d a5       	ldd	r23, Y+45	; 0x2d
    67fe:	46 e0       	ldi	r20, 0x06	; 6
    6800:	50 e0       	ldi	r21, 0x00	; 0
    6802:	ce 01       	movw	r24, r28
    6804:	8a 5c       	subi	r24, 0xCA	; 202
    6806:	9e 4f       	sbci	r25, 0xFE	; 254
    6808:	fc d7       	rcall	.+4088   	; 0x7802 <strncpy>
				mvalue=function.strToInt(mstr);
    680a:	e0 91 f8 0a 	lds	r30, 0x0AF8	; 0x800af8 <function+0x1a>
    680e:	f0 91 f9 0a 	lds	r31, 0x0AF9	; 0x800af9 <function+0x1b>
    6812:	ce 01       	movw	r24, r28
    6814:	8a 5c       	subi	r24, 0xCA	; 202
    6816:	9e 4f       	sbci	r25, 0xFE	; 254
    6818:	09 95       	icall
				if(mvalue >=0 && mvalue <16){
    681a:	80 31       	cpi	r24, 0x10	; 16
    681c:	91 05       	cpc	r25, r1
    681e:	a0 f4       	brcc	.+40     	; 0x6848 <main+0x1920>
					// PORTC = mvalue;
					m128.portc.reg->port = mvalue;
    6820:	e0 91 3c 0b 	lds	r30, 0x0B3C	; 0x800b3c <m128+0x16>
    6824:	f0 91 3d 0b 	lds	r31, 0x0B3D	; 0x800b3d <m128+0x17>
    6828:	82 83       	std	Z+2, r24	; 0x02
					lcd0.gotoxy(0,12);
    682a:	6c e0       	ldi	r22, 0x0C	; 12
    682c:	70 e0       	ldi	r23, 0x00	; 0
    682e:	80 e0       	ldi	r24, 0x00	; 0
    6830:	90 e0       	ldi	r25, 0x00	; 0
    6832:	f1 01       	movw	r30, r2
    6834:	09 95       	icall
					lcd0.hspace(4);
    6836:	84 e0       	ldi	r24, 0x04	; 4
    6838:	c7 53       	subi	r28, 0x37	; 55
    683a:	de 4f       	sbci	r29, 0xFE	; 254
    683c:	e8 81       	ld	r30, Y
    683e:	f9 81       	ldd	r31, Y+1	; 0x01
    6840:	c9 5c       	subi	r28, 0xC9	; 201
    6842:	d1 40       	sbci	r29, 0x01	; 1
    6844:	09 95       	icall
    6846:	0b c0       	rjmp	.+22     	; 0x685e <main+0x1936>
				}else{
					lcd0.gotoxy(0,12);
    6848:	6c e0       	ldi	r22, 0x0C	; 12
    684a:	70 e0       	ldi	r23, 0x00	; 0
    684c:	80 e0       	ldi	r24, 0x00	; 0
    684e:	90 e0       	ldi	r25, 0x00	; 0
    6850:	f1 01       	movw	r30, r2
    6852:	09 95       	icall
					lcd0.string_size("err",4);
    6854:	64 e0       	ldi	r22, 0x04	; 4
    6856:	82 eb       	ldi	r24, 0xB2	; 178
    6858:	97 e0       	ldi	r25, 0x07	; 7
    685a:	f4 01       	movw	r30, r8
    685c:	09 95       	icall
				}
				keypad.flush();
    685e:	c2 54       	subi	r28, 0x42	; 66
    6860:	de 4f       	sbci	r29, 0xFE	; 254
    6862:	e8 81       	ld	r30, Y
    6864:	f9 81       	ldd	r31, Y+1	; 0x01
    6866:	ce 5b       	subi	r28, 0xBE	; 190
    6868:	d1 40       	sbci	r29, 0x01	; 1
    686a:	09 95       	icall
			}
			lcd0.gotoxy(1,12);
    686c:	6c e0       	ldi	r22, 0x0C	; 12
    686e:	70 e0       	ldi	r23, 0x00	; 0
    6870:	81 e0       	ldi	r24, 0x01	; 1
    6872:	90 e0       	ldi	r25, 0x00	; 0
    6874:	f1 01       	movw	r30, r2
    6876:	09 95       	icall
			lcd0.string_size("C-Ex",4);
    6878:	64 e0       	ldi	r22, 0x04	; 4
    687a:	86 eb       	ldi	r24, 0xB6	; 182
    687c:	97 e0       	ldi	r25, 0x07	; 7
    687e:	f4 01       	movw	r30, r8
    6880:	09 95       	icall
		break;
    6882:	e2 c2       	rjmp	.+1476   	; 0x6e48 <main+0x1f20>
		// MENU 6
		case '6': // HC-05 Communication
			if(!strcmp(keypad.data().string,"A")){Menu='5';keypad.flush();lcd0.clear();break;}
    6884:	f2 01       	movw	r30, r4
    6886:	09 95       	icall
    6888:	2c a3       	std	Y+36, r18	; 0x24
    688a:	3d a3       	std	Y+37, r19	; 0x25
    688c:	4e a3       	std	Y+38, r20	; 0x26
    688e:	5f a3       	std	Y+39, r21	; 0x27
    6890:	68 a7       	std	Y+40, r22	; 0x28
    6892:	66 e9       	ldi	r22, 0x96	; 150
    6894:	77 e0       	ldi	r23, 0x07	; 7
    6896:	8f a1       	ldd	r24, Y+39	; 0x27
    6898:	98 a5       	ldd	r25, Y+40	; 0x28
    689a:	a3 d7       	rcall	.+3910   	; 0x77e2 <strcmp>
    689c:	89 2b       	or	r24, r25
    689e:	99 f4       	brne	.+38     	; 0x68c6 <main+0x199e>
    68a0:	c2 54       	subi	r28, 0x42	; 66
    68a2:	de 4f       	sbci	r29, 0xFE	; 254
    68a4:	e8 81       	ld	r30, Y
    68a6:	f9 81       	ldd	r31, Y+1	; 0x01
    68a8:	ce 5b       	subi	r28, 0xBE	; 190
    68aa:	d1 40       	sbci	r29, 0x01	; 1
    68ac:	09 95       	icall
    68ae:	ca 54       	subi	r28, 0x4A	; 74
    68b0:	de 4f       	sbci	r29, 0xFE	; 254
    68b2:	e8 81       	ld	r30, Y
    68b4:	f9 81       	ldd	r31, Y+1	; 0x01
    68b6:	c6 5b       	subi	r28, 0xB6	; 182
    68b8:	d1 40       	sbci	r29, 0x01	; 1
    68ba:	09 95       	icall
    68bc:	0f 2e       	mov	r0, r31
    68be:	f5 e3       	ldi	r31, 0x35	; 53
    68c0:	7f 2e       	mov	r7, r31
    68c2:	f0 2d       	mov	r31, r0
    68c4:	c1 c2       	rjmp	.+1410   	; 0x6e48 <main+0x1f20>
			if(!strcmp(keypad.data().string,"B")){Menu='7';keypad.flush();lcd0.clear();break;}
    68c6:	f2 01       	movw	r30, r4
    68c8:	09 95       	icall
    68ca:	2f 8f       	std	Y+31, r18	; 0x1f
    68cc:	38 a3       	std	Y+32, r19	; 0x20
    68ce:	49 a3       	std	Y+33, r20	; 0x21
    68d0:	5a a3       	std	Y+34, r21	; 0x22
    68d2:	6b a3       	std	Y+35, r22	; 0x23
    68d4:	68 e9       	ldi	r22, 0x98	; 152
    68d6:	77 e0       	ldi	r23, 0x07	; 7
    68d8:	8a a1       	ldd	r24, Y+34	; 0x22
    68da:	9b a1       	ldd	r25, Y+35	; 0x23
    68dc:	82 d7       	rcall	.+3844   	; 0x77e2 <strcmp>
    68de:	89 2b       	or	r24, r25
    68e0:	99 f4       	brne	.+38     	; 0x6908 <main+0x19e0>
    68e2:	c2 54       	subi	r28, 0x42	; 66
    68e4:	de 4f       	sbci	r29, 0xFE	; 254
    68e6:	e8 81       	ld	r30, Y
    68e8:	f9 81       	ldd	r31, Y+1	; 0x01
    68ea:	ce 5b       	subi	r28, 0xBE	; 190
    68ec:	d1 40       	sbci	r29, 0x01	; 1
    68ee:	09 95       	icall
    68f0:	ca 54       	subi	r28, 0x4A	; 74
    68f2:	de 4f       	sbci	r29, 0xFE	; 254
    68f4:	e8 81       	ld	r30, Y
    68f6:	f9 81       	ldd	r31, Y+1	; 0x01
    68f8:	c6 5b       	subi	r28, 0xB6	; 182
    68fa:	d1 40       	sbci	r29, 0x01	; 1
    68fc:	09 95       	icall
    68fe:	0f 2e       	mov	r0, r31
    6900:	f7 e3       	ldi	r31, 0x37	; 55
    6902:	7f 2e       	mov	r7, r31
    6904:	f0 2d       	mov	r31, r0
    6906:	a0 c2       	rjmp	.+1344   	; 0x6e48 <main+0x1f20>
			// if(!strcmp(keypad.data().string,"C")){Menu='1';cal='0';keypad.flush();lcd0.clear();break;}
			if(!strcmp(keypad.data().string,"C")){Menu='1';cal='0';keypad.flush();lcd0.clear();uart.puts("Communication exit\r\n");break;}
    6908:	f2 01       	movw	r30, r4
    690a:	09 95       	icall
    690c:	2a 8f       	std	Y+26, r18	; 0x1a
    690e:	3b 8f       	std	Y+27, r19	; 0x1b
    6910:	4c 8f       	std	Y+28, r20	; 0x1c
    6912:	5d 8f       	std	Y+29, r21	; 0x1d
    6914:	6e 8f       	std	Y+30, r22	; 0x1e
    6916:	6d e9       	ldi	r22, 0x9D	; 157
    6918:	77 e0       	ldi	r23, 0x07	; 7
    691a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    691c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    691e:	61 d7       	rcall	.+3778   	; 0x77e2 <strcmp>
    6920:	89 2b       	or	r24, r25
    6922:	01 f5       	brne	.+64     	; 0x6964 <main+0x1a3c>
    6924:	c2 54       	subi	r28, 0x42	; 66
    6926:	de 4f       	sbci	r29, 0xFE	; 254
    6928:	e8 81       	ld	r30, Y
    692a:	f9 81       	ldd	r31, Y+1	; 0x01
    692c:	ce 5b       	subi	r28, 0xBE	; 190
    692e:	d1 40       	sbci	r29, 0x01	; 1
    6930:	09 95       	icall
    6932:	ca 54       	subi	r28, 0x4A	; 74
    6934:	de 4f       	sbci	r29, 0xFE	; 254
    6936:	e8 81       	ld	r30, Y
    6938:	f9 81       	ldd	r31, Y+1	; 0x01
    693a:	c6 5b       	subi	r28, 0xB6	; 182
    693c:	d1 40       	sbci	r29, 0x01	; 1
    693e:	09 95       	icall
    6940:	e0 91 ad 0b 	lds	r30, 0x0BAD	; 0x800bad <uart+0x10>
    6944:	f0 91 ae 0b 	lds	r31, 0x0BAE	; 0x800bae <uart+0x11>
    6948:	88 e0       	ldi	r24, 0x08	; 8
    694a:	98 e0       	ldi	r25, 0x08	; 8
    694c:	09 95       	icall
    694e:	f0 e3       	ldi	r31, 0x30	; 48
    6950:	c0 54       	subi	r28, 0x40	; 64
    6952:	de 4f       	sbci	r29, 0xFE	; 254
    6954:	f8 83       	st	Y, r31
    6956:	c0 5c       	subi	r28, 0xC0	; 192
    6958:	d1 40       	sbci	r29, 0x01	; 1
    695a:	0f 2e       	mov	r0, r31
    695c:	f1 e3       	ldi	r31, 0x31	; 49
    695e:	7f 2e       	mov	r7, r31
    6960:	f0 2d       	mov	r31, r0
    6962:	72 c2       	rjmp	.+1252   	; 0x6e48 <main+0x1f20>
			// Title
			lcd0.gotoxy(0,0);
    6964:	60 e0       	ldi	r22, 0x00	; 0
    6966:	70 e0       	ldi	r23, 0x00	; 0
    6968:	80 e0       	ldi	r24, 0x00	; 0
    696a:	90 e0       	ldi	r25, 0x00	; 0
    696c:	f1 01       	movw	r30, r2
    696e:	09 95       	icall
			lcd0.string_size("HC:",3);
    6970:	63 e0       	ldi	r22, 0x03	; 3
    6972:	8d e1       	ldi	r24, 0x1D	; 29
    6974:	98 e0       	ldi	r25, 0x08	; 8
    6976:	f4 01       	movw	r30, r8
    6978:	09 95       	icall
			
			if(!strcmp(uartreceive,"position\r\n")){
    697a:	61 e2       	ldi	r22, 0x21	; 33
    697c:	78 e0       	ldi	r23, 0x08	; 8
    697e:	80 91 bb 09 	lds	r24, 0x09BB	; 0x8009bb <uartreceive>
    6982:	90 91 bc 09 	lds	r25, 0x09BC	; 0x8009bc <uartreceive+0x1>
    6986:	2d d7       	rcall	.+3674   	; 0x77e2 <strcmp>
    6988:	89 2b       	or	r24, r25
    698a:	51 f5       	brne	.+84     	; 0x69e0 <main+0x1ab8>
				uart.puts("> ");
    698c:	0d e9       	ldi	r16, 0x9D	; 157
    698e:	1b e0       	ldi	r17, 0x0B	; 11
    6990:	d8 01       	movw	r26, r16
    6992:	50 96       	adiw	r26, 0x10	; 16
    6994:	ed 91       	ld	r30, X+
    6996:	fc 91       	ld	r31, X
    6998:	51 97       	sbiw	r26, 0x11	; 17
    699a:	8c e2       	ldi	r24, 0x2C	; 44
    699c:	98 e0       	ldi	r25, 0x08	; 8
    699e:	09 95       	icall
				uart.puts("analog Reading: ");
    69a0:	d8 01       	movw	r26, r16
    69a2:	50 96       	adiw	r26, 0x10	; 16
    69a4:	ed 91       	ld	r30, X+
    69a6:	fc 91       	ld	r31, X
    69a8:	51 97       	sbiw	r26, 0x11	; 17
    69aa:	8f e2       	ldi	r24, 0x2F	; 47
    69ac:	98 e0       	ldi	r25, 0x08	; 8
    69ae:	09 95       	icall
				uart.puts(ptr);
    69b0:	d8 01       	movw	r26, r16
    69b2:	50 96       	adiw	r26, 0x10	; 16
    69b4:	ed 91       	ld	r30, X+
    69b6:	fc 91       	ld	r31, X
    69b8:	51 97       	sbiw	r26, 0x11	; 17
    69ba:	80 91 bd 09 	lds	r24, 0x09BD	; 0x8009bd <ptr>
    69be:	90 91 be 09 	lds	r25, 0x09BE	; 0x8009be <ptr+0x1>
    69c2:	09 95       	icall
				uart.puts("\r\n");
    69c4:	d8 01       	movw	r26, r16
    69c6:	50 96       	adiw	r26, 0x10	; 16
    69c8:	ed 91       	ld	r30, X+
    69ca:	fc 91       	ld	r31, X
    69cc:	51 97       	sbiw	r26, 0x11	; 17
    69ce:	86 e4       	ldi	r24, 0x46	; 70
    69d0:	95 e0       	ldi	r25, 0x05	; 5
    69d2:	09 95       	icall
				uart.rxflush();
    69d4:	d8 01       	movw	r26, r16
    69d6:	1a 96       	adiw	r26, 0x0a	; 10
    69d8:	ed 91       	ld	r30, X+
    69da:	fc 91       	ld	r31, X
    69dc:	1b 97       	sbiw	r26, 0x0b	; 11
			}
			if(!strcmp(uartreceive,"time\r\n")){
    69de:	09 95       	icall
    69e0:	60 e4       	ldi	r22, 0x40	; 64
    69e2:	78 e0       	ldi	r23, 0x08	; 8
    69e4:	80 91 bb 09 	lds	r24, 0x09BB	; 0x8009bb <uartreceive>
    69e8:	90 91 bc 09 	lds	r25, 0x09BC	; 0x8009bc <uartreceive+0x1>
    69ec:	fa d6       	rcall	.+3572   	; 0x77e2 <strcmp>
    69ee:	89 2b       	or	r24, r25
    69f0:	09 f0       	breq	.+2      	; 0x69f4 <main+0x1acc>
    69f2:	ab c0       	rjmp	.+342    	; 0x6b4a <main+0x1c22>
				// uart.putc('>');uart.puts("analog Reading: ");uart.puts(ptr);uart.puts("\r\n");
				uart.puts(function.ui16toa(rtc.bcd2dec(tm.hours)));
    69f4:	0d e9       	ldi	r16, 0x9D	; 157
    69f6:	1b e0       	ldi	r17, 0x0B	; 11
    69f8:	f8 01       	movw	r30, r16
    69fa:	00 88       	ldd	r0, Z+16	; 0x10
    69fc:	f1 89       	ldd	r31, Z+17	; 0x11
    69fe:	e0 2d       	mov	r30, r0
    6a00:	cc 54       	subi	r28, 0x4C	; 76
    6a02:	de 4f       	sbci	r29, 0xFE	; 254
    6a04:	f9 83       	std	Y+1, r31	; 0x01
    6a06:	e8 83       	st	Y, r30
    6a08:	c4 5b       	subi	r28, 0xB4	; 180
    6a0a:	d1 40       	sbci	r29, 0x01	; 1
    6a0c:	0f 2e       	mov	r0, r31
    6a0e:	fe ed       	ldi	r31, 0xDE	; 222
    6a10:	ef 2e       	mov	r14, r31
    6a12:	fa e0       	ldi	r31, 0x0A	; 10
    6a14:	ff 2e       	mov	r15, r31
    6a16:	f0 2d       	mov	r31, r0
    6a18:	d7 01       	movw	r26, r14
    6a1a:	50 96       	adiw	r26, 0x10	; 16
    6a1c:	0d 90       	ld	r0, X+
    6a1e:	bc 91       	ld	r27, X
    6a20:	a0 2d       	mov	r26, r0
    6a22:	c9 53       	subi	r28, 0x39	; 57
    6a24:	de 4f       	sbci	r29, 0xFE	; 254
    6a26:	b9 83       	std	Y+1, r27	; 0x01
    6a28:	a8 83       	st	Y, r26
    6a2a:	c7 5c       	subi	r28, 0xC7	; 199
    6a2c:	d1 40       	sbci	r29, 0x01	; 1
    6a2e:	0f 2e       	mov	r0, r31
    6a30:	fa e7       	ldi	r31, 0x7A	; 122
    6a32:	af 2e       	mov	r10, r31
    6a34:	fb e0       	ldi	r31, 0x0B	; 11
    6a36:	bf 2e       	mov	r11, r31
    6a38:	f0 2d       	mov	r31, r0
    6a3a:	0f 2e       	mov	r0, r31
    6a3c:	fd e7       	ldi	r31, 0x7D	; 125
    6a3e:	cf 2e       	mov	r12, r31
    6a40:	fb e0       	ldi	r31, 0x0B	; 11
    6a42:	df 2e       	mov	r13, r31
    6a44:	f0 2d       	mov	r31, r0
    6a46:	d6 01       	movw	r26, r12
    6a48:	58 96       	adiw	r26, 0x18	; 24
    6a4a:	ed 91       	ld	r30, X+
    6a4c:	fc 91       	ld	r31, X
    6a4e:	59 97       	sbiw	r26, 0x19	; 25
    6a50:	d5 01       	movw	r26, r10
    6a52:	8c 91       	ld	r24, X
    6a54:	09 95       	icall
    6a56:	90 e0       	ldi	r25, 0x00	; 0
    6a58:	c9 53       	subi	r28, 0x39	; 57
    6a5a:	de 4f       	sbci	r29, 0xFE	; 254
    6a5c:	e8 81       	ld	r30, Y
    6a5e:	f9 81       	ldd	r31, Y+1	; 0x01
    6a60:	c7 5c       	subi	r28, 0xC7	; 199
    6a62:	d1 40       	sbci	r29, 0x01	; 1
    6a64:	09 95       	icall
    6a66:	cc 54       	subi	r28, 0x4C	; 76
    6a68:	de 4f       	sbci	r29, 0xFE	; 254
    6a6a:	e8 81       	ld	r30, Y
    6a6c:	f9 81       	ldd	r31, Y+1	; 0x01
    6a6e:	c4 5b       	subi	r28, 0xB4	; 180
    6a70:	d1 40       	sbci	r29, 0x01	; 1
    6a72:	09 95       	icall
				uart.putch(':');
    6a74:	d8 01       	movw	r26, r16
    6a76:	1e 96       	adiw	r26, 0x0e	; 14
    6a78:	ed 91       	ld	r30, X+
    6a7a:	fc 91       	ld	r31, X
    6a7c:	1f 97       	sbiw	r26, 0x0f	; 15
    6a7e:	8a e3       	ldi	r24, 0x3A	; 58
    6a80:	09 95       	icall
				uart.puts(function.ui16toa(rtc.bcd2dec(tm.minutes)));
    6a82:	f8 01       	movw	r30, r16
    6a84:	00 88       	ldd	r0, Z+16	; 0x10
    6a86:	f1 89       	ldd	r31, Z+17	; 0x11
    6a88:	e0 2d       	mov	r30, r0
    6a8a:	cc 54       	subi	r28, 0x4C	; 76
    6a8c:	de 4f       	sbci	r29, 0xFE	; 254
    6a8e:	f9 83       	std	Y+1, r31	; 0x01
    6a90:	e8 83       	st	Y, r30
    6a92:	c4 5b       	subi	r28, 0xB4	; 180
    6a94:	d1 40       	sbci	r29, 0x01	; 1
    6a96:	d7 01       	movw	r26, r14
    6a98:	50 96       	adiw	r26, 0x10	; 16
    6a9a:	0d 90       	ld	r0, X+
    6a9c:	bc 91       	ld	r27, X
    6a9e:	a0 2d       	mov	r26, r0
    6aa0:	c9 53       	subi	r28, 0x39	; 57
    6aa2:	de 4f       	sbci	r29, 0xFE	; 254
    6aa4:	b9 83       	std	Y+1, r27	; 0x01
    6aa6:	a8 83       	st	Y, r26
    6aa8:	c7 5c       	subi	r28, 0xC7	; 199
    6aaa:	d1 40       	sbci	r29, 0x01	; 1
    6aac:	d6 01       	movw	r26, r12
    6aae:	58 96       	adiw	r26, 0x18	; 24
    6ab0:	ed 91       	ld	r30, X+
    6ab2:	fc 91       	ld	r31, X
    6ab4:	59 97       	sbiw	r26, 0x19	; 25
    6ab6:	d5 01       	movw	r26, r10
    6ab8:	11 96       	adiw	r26, 0x01	; 1
    6aba:	8c 91       	ld	r24, X
    6abc:	09 95       	icall
    6abe:	90 e0       	ldi	r25, 0x00	; 0
    6ac0:	c9 53       	subi	r28, 0x39	; 57
    6ac2:	de 4f       	sbci	r29, 0xFE	; 254
    6ac4:	e8 81       	ld	r30, Y
    6ac6:	f9 81       	ldd	r31, Y+1	; 0x01
    6ac8:	c7 5c       	subi	r28, 0xC7	; 199
    6aca:	d1 40       	sbci	r29, 0x01	; 1
    6acc:	09 95       	icall
    6ace:	cc 54       	subi	r28, 0x4C	; 76
    6ad0:	de 4f       	sbci	r29, 0xFE	; 254
    6ad2:	e8 81       	ld	r30, Y
    6ad4:	f9 81       	ldd	r31, Y+1	; 0x01
    6ad6:	c4 5b       	subi	r28, 0xB4	; 180
    6ad8:	d1 40       	sbci	r29, 0x01	; 1
    6ada:	09 95       	icall
				uart.putch(':');
    6adc:	d8 01       	movw	r26, r16
    6ade:	1e 96       	adiw	r26, 0x0e	; 14
    6ae0:	ed 91       	ld	r30, X+
    6ae2:	fc 91       	ld	r31, X
    6ae4:	1f 97       	sbiw	r26, 0x0f	; 15
    6ae6:	8a e3       	ldi	r24, 0x3A	; 58
    6ae8:	09 95       	icall
				uart.puts(function.ui16toa(rtc.bcd2dec(tm.VL_seconds)));
    6aea:	f8 01       	movw	r30, r16
    6aec:	00 88       	ldd	r0, Z+16	; 0x10
    6aee:	f1 89       	ldd	r31, Z+17	; 0x11
    6af0:	e0 2d       	mov	r30, r0
    6af2:	cc 54       	subi	r28, 0x4C	; 76
    6af4:	de 4f       	sbci	r29, 0xFE	; 254
    6af6:	f9 83       	std	Y+1, r31	; 0x01
    6af8:	e8 83       	st	Y, r30
    6afa:	c4 5b       	subi	r28, 0xB4	; 180
    6afc:	d1 40       	sbci	r29, 0x01	; 1
    6afe:	d7 01       	movw	r26, r14
    6b00:	50 96       	adiw	r26, 0x10	; 16
    6b02:	ed 90       	ld	r14, X+
    6b04:	fc 90       	ld	r15, X
    6b06:	51 97       	sbiw	r26, 0x11	; 17
    6b08:	d6 01       	movw	r26, r12
    6b0a:	58 96       	adiw	r26, 0x18	; 24
    6b0c:	ed 91       	ld	r30, X+
    6b0e:	fc 91       	ld	r31, X
    6b10:	59 97       	sbiw	r26, 0x19	; 25
    6b12:	d5 01       	movw	r26, r10
    6b14:	12 96       	adiw	r26, 0x02	; 2
    6b16:	8c 91       	ld	r24, X
    6b18:	09 95       	icall
    6b1a:	90 e0       	ldi	r25, 0x00	; 0
    6b1c:	f7 01       	movw	r30, r14
    6b1e:	09 95       	icall
    6b20:	cc 54       	subi	r28, 0x4C	; 76
    6b22:	de 4f       	sbci	r29, 0xFE	; 254
    6b24:	e8 81       	ld	r30, Y
    6b26:	f9 81       	ldd	r31, Y+1	; 0x01
    6b28:	c4 5b       	subi	r28, 0xB4	; 180
    6b2a:	d1 40       	sbci	r29, 0x01	; 1
    6b2c:	09 95       	icall
				uart.puts("\r\n");
    6b2e:	d8 01       	movw	r26, r16
    6b30:	50 96       	adiw	r26, 0x10	; 16
    6b32:	ed 91       	ld	r30, X+
    6b34:	fc 91       	ld	r31, X
    6b36:	51 97       	sbiw	r26, 0x11	; 17
    6b38:	86 e4       	ldi	r24, 0x46	; 70
    6b3a:	95 e0       	ldi	r25, 0x05	; 5
    6b3c:	09 95       	icall
				uart.rxflush();
    6b3e:	d8 01       	movw	r26, r16
    6b40:	1a 96       	adiw	r26, 0x0a	; 10
    6b42:	ed 91       	ld	r30, X+
    6b44:	fc 91       	ld	r31, X
    6b46:	1b 97       	sbiw	r26, 0x0b	; 11
			}
			if(!strcmp(uartreceive,"led 1 on\r\n")){
    6b48:	09 95       	icall
    6b4a:	00 91 bb 09 	lds	r16, 0x09BB	; 0x8009bb <uartreceive>
    6b4e:	10 91 bc 09 	lds	r17, 0x09BC	; 0x8009bc <uartreceive+0x1>
    6b52:	67 e4       	ldi	r22, 0x47	; 71
    6b54:	78 e0       	ldi	r23, 0x08	; 8
    6b56:	c8 01       	movw	r24, r16
    6b58:	44 d6       	rcall	.+3208   	; 0x77e2 <strcmp>
    6b5a:	89 2b       	or	r24, r25
    6b5c:	39 f4       	brne	.+14     	; 0x6b6c <main+0x1c44>
				m128.portc.reg->port |= 1;
    6b5e:	e0 91 3c 0b 	lds	r30, 0x0B3C	; 0x800b3c <m128+0x16>
    6b62:	f0 91 3d 0b 	lds	r31, 0x0B3D	; 0x800b3d <m128+0x17>
    6b66:	82 81       	ldd	r24, Z+2	; 0x02
    6b68:	81 60       	ori	r24, 0x01	; 1
			}
			if(!strcmp(uartreceive,"led 1 off\r\n")){
    6b6a:	82 83       	std	Z+2, r24	; 0x02
    6b6c:	62 e5       	ldi	r22, 0x52	; 82
    6b6e:	78 e0       	ldi	r23, 0x08	; 8
    6b70:	c8 01       	movw	r24, r16
    6b72:	37 d6       	rcall	.+3182   	; 0x77e2 <strcmp>
    6b74:	89 2b       	or	r24, r25
    6b76:	39 f4       	brne	.+14     	; 0x6b86 <main+0x1c5e>
				m128.portc.reg->port &= ~1;
    6b78:	e0 91 3c 0b 	lds	r30, 0x0B3C	; 0x800b3c <m128+0x16>
    6b7c:	f0 91 3d 0b 	lds	r31, 0x0B3D	; 0x800b3d <m128+0x17>
    6b80:	82 81       	ldd	r24, Z+2	; 0x02
    6b82:	8e 7f       	andi	r24, 0xFE	; 254
			}
			if(!strcmp(uartreceive,"led 2 on\r\n")){
    6b84:	82 83       	std	Z+2, r24	; 0x02
    6b86:	6e e5       	ldi	r22, 0x5E	; 94
    6b88:	78 e0       	ldi	r23, 0x08	; 8
    6b8a:	c8 01       	movw	r24, r16
    6b8c:	2a d6       	rcall	.+3156   	; 0x77e2 <strcmp>
    6b8e:	89 2b       	or	r24, r25
				m128.portc.reg->port |= 2;
    6b90:	39 f4       	brne	.+14     	; 0x6ba0 <main+0x1c78>
    6b92:	e0 91 3c 0b 	lds	r30, 0x0B3C	; 0x800b3c <m128+0x16>
    6b96:	f0 91 3d 0b 	lds	r31, 0x0B3D	; 0x800b3d <m128+0x17>
    6b9a:	82 81       	ldd	r24, Z+2	; 0x02
    6b9c:	82 60       	ori	r24, 0x02	; 2
			}
			if(!strcmp(uartreceive,"led 2 off\r\n")){
    6b9e:	82 83       	std	Z+2, r24	; 0x02
    6ba0:	69 e6       	ldi	r22, 0x69	; 105
    6ba2:	78 e0       	ldi	r23, 0x08	; 8
    6ba4:	c8 01       	movw	r24, r16
    6ba6:	1d d6       	rcall	.+3130   	; 0x77e2 <strcmp>
    6ba8:	89 2b       	or	r24, r25
				m128.portc.reg->port &= ~2;
    6baa:	39 f4       	brne	.+14     	; 0x6bba <main+0x1c92>
    6bac:	e0 91 3c 0b 	lds	r30, 0x0B3C	; 0x800b3c <m128+0x16>
    6bb0:	f0 91 3d 0b 	lds	r31, 0x0B3D	; 0x800b3d <m128+0x17>
    6bb4:	82 81       	ldd	r24, Z+2	; 0x02
    6bb6:	8d 7f       	andi	r24, 0xFD	; 253
			}
			if(!strcmp(uartreceive,"led 3 on\r\n")){
    6bb8:	82 83       	std	Z+2, r24	; 0x02
    6bba:	65 e7       	ldi	r22, 0x75	; 117
    6bbc:	78 e0       	ldi	r23, 0x08	; 8
    6bbe:	c8 01       	movw	r24, r16
    6bc0:	10 d6       	rcall	.+3104   	; 0x77e2 <strcmp>
    6bc2:	89 2b       	or	r24, r25
				m128.portc.reg->port |= 4;
    6bc4:	39 f4       	brne	.+14     	; 0x6bd4 <main+0x1cac>
    6bc6:	e0 91 3c 0b 	lds	r30, 0x0B3C	; 0x800b3c <m128+0x16>
    6bca:	f0 91 3d 0b 	lds	r31, 0x0B3D	; 0x800b3d <m128+0x17>
    6bce:	82 81       	ldd	r24, Z+2	; 0x02
    6bd0:	84 60       	ori	r24, 0x04	; 4
			}
			if(!strcmp(uartreceive,"led 3 off\r\n")){
    6bd2:	82 83       	std	Z+2, r24	; 0x02
    6bd4:	60 e8       	ldi	r22, 0x80	; 128
    6bd6:	78 e0       	ldi	r23, 0x08	; 8
    6bd8:	c8 01       	movw	r24, r16
    6bda:	03 d6       	rcall	.+3078   	; 0x77e2 <strcmp>
    6bdc:	89 2b       	or	r24, r25
				m128.portc.reg->port &= ~4;
    6bde:	39 f4       	brne	.+14     	; 0x6bee <main+0x1cc6>
    6be0:	e0 91 3c 0b 	lds	r30, 0x0B3C	; 0x800b3c <m128+0x16>
    6be4:	f0 91 3d 0b 	lds	r31, 0x0B3D	; 0x800b3d <m128+0x17>
    6be8:	82 81       	ldd	r24, Z+2	; 0x02
    6bea:	8b 7f       	andi	r24, 0xFB	; 251
			}
			if(!strcmp(uartreceive,"led 4 on\r\n")){
    6bec:	82 83       	std	Z+2, r24	; 0x02
    6bee:	6c e8       	ldi	r22, 0x8C	; 140
    6bf0:	78 e0       	ldi	r23, 0x08	; 8
    6bf2:	c8 01       	movw	r24, r16
    6bf4:	f6 d5       	rcall	.+3052   	; 0x77e2 <strcmp>
    6bf6:	89 2b       	or	r24, r25
				m128.portc.reg->port |= 8;
    6bf8:	39 f4       	brne	.+14     	; 0x6c08 <main+0x1ce0>
    6bfa:	e0 91 3c 0b 	lds	r30, 0x0B3C	; 0x800b3c <m128+0x16>
    6bfe:	f0 91 3d 0b 	lds	r31, 0x0B3D	; 0x800b3d <m128+0x17>
    6c02:	82 81       	ldd	r24, Z+2	; 0x02
    6c04:	88 60       	ori	r24, 0x08	; 8
			}
			if(!strcmp(uartreceive,"led 4 off\r\n")){
    6c06:	82 83       	std	Z+2, r24	; 0x02
    6c08:	67 e9       	ldi	r22, 0x97	; 151
    6c0a:	78 e0       	ldi	r23, 0x08	; 8
    6c0c:	c8 01       	movw	r24, r16
    6c0e:	e9 d5       	rcall	.+3026   	; 0x77e2 <strcmp>
    6c10:	89 2b       	or	r24, r25
				m128.portc.reg->port &= ~8;
    6c12:	39 f4       	brne	.+14     	; 0x6c22 <main+0x1cfa>
    6c14:	e0 91 3c 0b 	lds	r30, 0x0B3C	; 0x800b3c <m128+0x16>
    6c18:	f0 91 3d 0b 	lds	r31, 0x0B3D	; 0x800b3d <m128+0x17>
    6c1c:	82 81       	ldd	r24, Z+2	; 0x02
    6c1e:	87 7f       	andi	r24, 0xF7	; 247
			}
			if(!strcmp(uartreceive,"all on\r\n")){
    6c20:	82 83       	std	Z+2, r24	; 0x02
    6c22:	63 ea       	ldi	r22, 0xA3	; 163
    6c24:	78 e0       	ldi	r23, 0x08	; 8
    6c26:	c8 01       	movw	r24, r16
    6c28:	dc d5       	rcall	.+3000   	; 0x77e2 <strcmp>
    6c2a:	89 2b       	or	r24, r25
				m128.portc.reg->port |= 15;
    6c2c:	39 f4       	brne	.+14     	; 0x6c3c <main+0x1d14>
    6c2e:	e0 91 3c 0b 	lds	r30, 0x0B3C	; 0x800b3c <m128+0x16>
    6c32:	f0 91 3d 0b 	lds	r31, 0x0B3D	; 0x800b3d <m128+0x17>
    6c36:	82 81       	ldd	r24, Z+2	; 0x02
			}
			if(!strcmp(uartreceive,"all off\r\n")){
    6c38:	8f 60       	ori	r24, 0x0F	; 15
    6c3a:	82 83       	std	Z+2, r24	; 0x02
    6c3c:	6c ea       	ldi	r22, 0xAC	; 172
    6c3e:	78 e0       	ldi	r23, 0x08	; 8
    6c40:	c8 01       	movw	r24, r16
    6c42:	cf d5       	rcall	.+2974   	; 0x77e2 <strcmp>
    6c44:	89 2b       	or	r24, r25
				m128.portc.reg->port &= ~15;
    6c46:	39 f4       	brne	.+14     	; 0x6c56 <main+0x1d2e>
    6c48:	e0 91 3c 0b 	lds	r30, 0x0B3C	; 0x800b3c <m128+0x16>
    6c4c:	f0 91 3d 0b 	lds	r31, 0x0B3D	; 0x800b3d <m128+0x17>
    6c50:	82 81       	ldd	r24, Z+2	; 0x02
    6c52:	80 7f       	andi	r24, 0xF0	; 240
			}
			if(!strcmp(uartreceive,"Disconnect\r\n")){
    6c54:	82 83       	std	Z+2, r24	; 0x02
    6c56:	66 eb       	ldi	r22, 0xB6	; 182
    6c58:	78 e0       	ldi	r23, 0x08	; 8
    6c5a:	c8 01       	movw	r24, r16
    6c5c:	c2 d5       	rcall	.+2948   	; 0x77e2 <strcmp>
    6c5e:	89 2b       	or	r24, r25
    6c60:	29 f4       	brne	.+10     	; 0x6c6c <main+0x1d44>
				Menu = '1';
    6c62:	0f 2e       	mov	r0, r31
    6c64:	f1 e3       	ldi	r31, 0x31	; 49
    6c66:	7f 2e       	mov	r7, r31
    6c68:	f0 2d       	mov	r31, r0
    6c6a:	04 c0       	rjmp	.+8      	; 0x6c74 <main+0x1d4c>
    6c6c:	0f 2e       	mov	r0, r31
    6c6e:	f6 e3       	ldi	r31, 0x36	; 54
    6c70:	7f 2e       	mov	r7, r31
    6c72:	f0 2d       	mov	r31, r0
			}
				
			lcd0.gotoxy(0,3);
    6c74:	63 e0       	ldi	r22, 0x03	; 3
    6c76:	70 e0       	ldi	r23, 0x00	; 0
    6c78:	80 e0       	ldi	r24, 0x00	; 0
    6c7a:	90 e0       	ldi	r25, 0x00	; 0
    6c7c:	f1 01       	movw	r30, r2
    6c7e:	09 95       	icall
			lcd0.string_size(uartmsg,13);
    6c80:	6d e0       	ldi	r22, 0x0D	; 13
    6c82:	ce 01       	movw	r24, r28
    6c84:	8e 5b       	subi	r24, 0xBE	; 190
    6c86:	9e 4f       	sbci	r25, 0xFE	; 254
    6c88:	f4 01       	movw	r30, r8
    6c8a:	09 95       	icall

			lcd0.gotoxy(1,12);
    6c8c:	6c e0       	ldi	r22, 0x0C	; 12
    6c8e:	70 e0       	ldi	r23, 0x00	; 0
    6c90:	81 e0       	ldi	r24, 0x01	; 1
    6c92:	90 e0       	ldi	r25, 0x00	; 0
    6c94:	f1 01       	movw	r30, r2
			lcd0.string_size("C-Ex",4);
    6c96:	09 95       	icall
    6c98:	64 e0       	ldi	r22, 0x04	; 4
    6c9a:	86 eb       	ldi	r24, 0xB6	; 182
    6c9c:	97 e0       	ldi	r25, 0x07	; 7
    6c9e:	f4 01       	movw	r30, r8
		break;			
    6ca0:	09 95       	icall
		// MENU 7
		case '7': // HC-05 AT
			if(!strcmp(keypad.data().string,"A")){Menu='6';keypad.flush();lcd0.clear();break;}
    6ca2:	d2 c0       	rjmp	.+420    	; 0x6e48 <main+0x1f20>
    6ca4:	f2 01       	movw	r30, r4
    6ca6:	09 95       	icall
    6ca8:	2d 8b       	std	Y+21, r18	; 0x15
    6caa:	3e 8b       	std	Y+22, r19	; 0x16
    6cac:	4f 8b       	std	Y+23, r20	; 0x17
    6cae:	58 8f       	std	Y+24, r21	; 0x18
    6cb0:	69 8f       	std	Y+25, r22	; 0x19
    6cb2:	66 e9       	ldi	r22, 0x96	; 150
    6cb4:	77 e0       	ldi	r23, 0x07	; 7
    6cb6:	88 8d       	ldd	r24, Y+24	; 0x18
    6cb8:	99 8d       	ldd	r25, Y+25	; 0x19
    6cba:	93 d5       	rcall	.+2854   	; 0x77e2 <strcmp>
    6cbc:	89 2b       	or	r24, r25
    6cbe:	99 f4       	brne	.+38     	; 0x6ce6 <main+0x1dbe>
    6cc0:	c2 54       	subi	r28, 0x42	; 66
    6cc2:	de 4f       	sbci	r29, 0xFE	; 254
    6cc4:	e8 81       	ld	r30, Y
    6cc6:	f9 81       	ldd	r31, Y+1	; 0x01
    6cc8:	ce 5b       	subi	r28, 0xBE	; 190
    6cca:	d1 40       	sbci	r29, 0x01	; 1
    6ccc:	09 95       	icall
    6cce:	ca 54       	subi	r28, 0x4A	; 74
    6cd0:	de 4f       	sbci	r29, 0xFE	; 254
    6cd2:	e8 81       	ld	r30, Y
    6cd4:	f9 81       	ldd	r31, Y+1	; 0x01
    6cd6:	c6 5b       	subi	r28, 0xB6	; 182
    6cd8:	d1 40       	sbci	r29, 0x01	; 1
    6cda:	09 95       	icall
    6cdc:	0f 2e       	mov	r0, r31
    6cde:	f6 e3       	ldi	r31, 0x36	; 54
    6ce0:	7f 2e       	mov	r7, r31
    6ce2:	f0 2d       	mov	r31, r0
			if(!strcmp(keypad.data().string,"B")){Menu='1';keypad.flush();lcd0.clear();break;}
    6ce4:	b1 c0       	rjmp	.+354    	; 0x6e48 <main+0x1f20>
    6ce6:	f2 01       	movw	r30, r4
    6ce8:	09 95       	icall
    6cea:	28 8b       	std	Y+16, r18	; 0x10
    6cec:	39 8b       	std	Y+17, r19	; 0x11
    6cee:	4a 8b       	std	Y+18, r20	; 0x12
    6cf0:	5b 8b       	std	Y+19, r21	; 0x13
    6cf2:	6c 8b       	std	Y+20, r22	; 0x14
    6cf4:	68 e9       	ldi	r22, 0x98	; 152
    6cf6:	77 e0       	ldi	r23, 0x07	; 7
    6cf8:	8b 89       	ldd	r24, Y+19	; 0x13
    6cfa:	9c 89       	ldd	r25, Y+20	; 0x14
    6cfc:	72 d5       	rcall	.+2788   	; 0x77e2 <strcmp>
    6cfe:	89 2b       	or	r24, r25
    6d00:	99 f4       	brne	.+38     	; 0x6d28 <main+0x1e00>
    6d02:	c2 54       	subi	r28, 0x42	; 66
    6d04:	de 4f       	sbci	r29, 0xFE	; 254
    6d06:	e8 81       	ld	r30, Y
    6d08:	f9 81       	ldd	r31, Y+1	; 0x01
    6d0a:	ce 5b       	subi	r28, 0xBE	; 190
    6d0c:	d1 40       	sbci	r29, 0x01	; 1
    6d0e:	09 95       	icall
    6d10:	ca 54       	subi	r28, 0x4A	; 74
    6d12:	de 4f       	sbci	r29, 0xFE	; 254
    6d14:	e8 81       	ld	r30, Y
    6d16:	f9 81       	ldd	r31, Y+1	; 0x01
    6d18:	c6 5b       	subi	r28, 0xB6	; 182
    6d1a:	d1 40       	sbci	r29, 0x01	; 1
    6d1c:	09 95       	icall
    6d1e:	0f 2e       	mov	r0, r31
    6d20:	f1 e3       	ldi	r31, 0x31	; 49
    6d22:	7f 2e       	mov	r7, r31
    6d24:	f0 2d       	mov	r31, r0
			// if(!strcmp(keypad.data().string,"C")){Menu='1';cal='0';keypad.flush();lcd0.clear();break;}
			if(!strcmp(keypad.data().string,"C")){Menu='1';cal='0';keypad.flush();lcd0.clear();uart.puts("AT exit\r\n");break;}
    6d26:	90 c0       	rjmp	.+288    	; 0x6e48 <main+0x1f20>
    6d28:	f2 01       	movw	r30, r4
    6d2a:	09 95       	icall
    6d2c:	2b 87       	std	Y+11, r18	; 0x0b
    6d2e:	3c 87       	std	Y+12, r19	; 0x0c
    6d30:	4d 87       	std	Y+13, r20	; 0x0d
    6d32:	5e 87       	std	Y+14, r21	; 0x0e
    6d34:	6f 87       	std	Y+15, r22	; 0x0f
    6d36:	6d e9       	ldi	r22, 0x9D	; 157
    6d38:	77 e0       	ldi	r23, 0x07	; 7
    6d3a:	8e 85       	ldd	r24, Y+14	; 0x0e
    6d3c:	9f 85       	ldd	r25, Y+15	; 0x0f
    6d3e:	51 d5       	rcall	.+2722   	; 0x77e2 <strcmp>
    6d40:	89 2b       	or	r24, r25
    6d42:	01 f5       	brne	.+64     	; 0x6d84 <main+0x1e5c>
    6d44:	c2 54       	subi	r28, 0x42	; 66
    6d46:	de 4f       	sbci	r29, 0xFE	; 254
    6d48:	e8 81       	ld	r30, Y
    6d4a:	f9 81       	ldd	r31, Y+1	; 0x01
    6d4c:	ce 5b       	subi	r28, 0xBE	; 190
    6d4e:	d1 40       	sbci	r29, 0x01	; 1
    6d50:	09 95       	icall
    6d52:	ca 54       	subi	r28, 0x4A	; 74
    6d54:	de 4f       	sbci	r29, 0xFE	; 254
    6d56:	e8 81       	ld	r30, Y
    6d58:	f9 81       	ldd	r31, Y+1	; 0x01
    6d5a:	c6 5b       	subi	r28, 0xB6	; 182
    6d5c:	d1 40       	sbci	r29, 0x01	; 1
    6d5e:	09 95       	icall
    6d60:	e0 91 ad 0b 	lds	r30, 0x0BAD	; 0x800bad <uart+0x10>
    6d64:	f0 91 ae 0b 	lds	r31, 0x0BAE	; 0x800bae <uart+0x11>
    6d68:	83 ec       	ldi	r24, 0xC3	; 195
    6d6a:	98 e0       	ldi	r25, 0x08	; 8
    6d6c:	09 95       	icall
    6d6e:	f0 e3       	ldi	r31, 0x30	; 48
    6d70:	c0 54       	subi	r28, 0x40	; 64
    6d72:	de 4f       	sbci	r29, 0xFE	; 254
    6d74:	f8 83       	st	Y, r31
    6d76:	c0 5c       	subi	r28, 0xC0	; 192
    6d78:	d1 40       	sbci	r29, 0x01	; 1
    6d7a:	0f 2e       	mov	r0, r31
    6d7c:	f1 e3       	ldi	r31, 0x31	; 49
    6d7e:	7f 2e       	mov	r7, r31
    6d80:	f0 2d       	mov	r31, r0
    6d82:	62 c0       	rjmp	.+196    	; 0x6e48 <main+0x1f20>
			// Title
			lcd0.gotoxy(0,0);
    6d84:	60 e0       	ldi	r22, 0x00	; 0
    6d86:	70 e0       	ldi	r23, 0x00	; 0
    6d88:	80 e0       	ldi	r24, 0x00	; 0
    6d8a:	90 e0       	ldi	r25, 0x00	; 0
    6d8c:	f1 01       	movw	r30, r2
    6d8e:	09 95       	icall
			lcd0.string_size("AT:",3);
    6d90:	63 e0       	ldi	r22, 0x03	; 3
    6d92:	8d ec       	ldi	r24, 0xCD	; 205
    6d94:	98 e0       	ldi	r25, 0x08	; 8
    6d96:	f4 01       	movw	r30, r8
    6d98:	09 95       	icall
			// COMMANDS
			if(keypad.data().character == KEYPADENTERKEY){
    6d9a:	f2 01       	movw	r30, r4
    6d9c:	09 95       	icall
    6d9e:	2e 83       	std	Y+6, r18	; 0x06
    6da0:	3f 83       	std	Y+7, r19	; 0x07
    6da2:	48 87       	std	Y+8, r20	; 0x08
    6da4:	59 87       	std	Y+9, r21	; 0x09
    6da6:	6a 87       	std	Y+10, r22	; 0x0a
    6da8:	24 34       	cpi	r18, 0x44	; 68
    6daa:	21 f5       	brne	.+72     	; 0x6df4 <main+0x1ecc>
				AT = function.strToInt(keypad.data().string);
    6dac:	00 91 f8 0a 	lds	r16, 0x0AF8	; 0x800af8 <function+0x1a>
    6db0:	10 91 f9 0a 	lds	r17, 0x0AF9	; 0x800af9 <function+0x1b>
    6db4:	f2 01       	movw	r30, r4
    6db6:	09 95       	icall
    6db8:	29 83       	std	Y+1, r18	; 0x01
    6dba:	3a 83       	std	Y+2, r19	; 0x02
    6dbc:	4b 83       	std	Y+3, r20	; 0x03
    6dbe:	5c 83       	std	Y+4, r21	; 0x04
    6dc0:	6d 83       	std	Y+5, r22	; 0x05
    6dc2:	8c 81       	ldd	r24, Y+4	; 0x04
    6dc4:	9d 81       	ldd	r25, Y+5	; 0x05
    6dc6:	f8 01       	movw	r30, r16
    6dc8:	09 95       	icall
    6dca:	8c 01       	movw	r16, r24
				ATmsg = BT05ATcmd(AT);
    6dcc:	0e 94 d4 01 	call	0x3a8	; 0x3a8 <BT05ATcmd>
				if(ATmsg)
    6dd0:	89 2b       	or	r24, r25
    6dd2:	49 f0       	breq	.+18     	; 0x6de6 <main+0x1ebe>
					uart.puts(BT05ATcmd(AT));
    6dd4:	e0 90 ad 0b 	lds	r14, 0x0BAD	; 0x800bad <uart+0x10>
    6dd8:	f0 90 ae 0b 	lds	r15, 0x0BAE	; 0x800bae <uart+0x11>
    6ddc:	c8 01       	movw	r24, r16
    6dde:	0e 94 d4 01 	call	0x3a8	; 0x3a8 <BT05ATcmd>
    6de2:	f7 01       	movw	r30, r14
    6de4:	09 95       	icall
				keypad.flush();
    6de6:	c2 54       	subi	r28, 0x42	; 66
    6de8:	de 4f       	sbci	r29, 0xFE	; 254
    6dea:	e8 81       	ld	r30, Y
    6dec:	f9 81       	ldd	r31, Y+1	; 0x01
    6dee:	ce 5b       	subi	r28, 0xBE	; 190
    6df0:	d1 40       	sbci	r29, 0x01	; 1
    6df2:	09 95       	icall
			}
			AT = 0;
			
			lcd0.gotoxy(0,3);
    6df4:	63 e0       	ldi	r22, 0x03	; 3
    6df6:	70 e0       	ldi	r23, 0x00	; 0
    6df8:	80 e0       	ldi	r24, 0x00	; 0
    6dfa:	90 e0       	ldi	r25, 0x00	; 0
    6dfc:	f1 01       	movw	r30, r2
    6dfe:	09 95       	icall
			lcd0.string_size(uartmsg,13);
    6e00:	6d e0       	ldi	r22, 0x0D	; 13
    6e02:	ce 01       	movw	r24, r28
    6e04:	8e 5b       	subi	r24, 0xBE	; 190
    6e06:	9e 4f       	sbci	r25, 0xFE	; 254
    6e08:	f4 01       	movw	r30, r8
    6e0a:	09 95       	icall
				
			lcd0.gotoxy(1,12);
    6e0c:	6c e0       	ldi	r22, 0x0C	; 12
    6e0e:	70 e0       	ldi	r23, 0x00	; 0
    6e10:	81 e0       	ldi	r24, 0x01	; 1
    6e12:	90 e0       	ldi	r25, 0x00	; 0
    6e14:	f1 01       	movw	r30, r2
    6e16:	09 95       	icall
			lcd0.string_size("C-Ex",4);
    6e18:	64 e0       	ldi	r22, 0x04	; 4
    6e1a:	86 eb       	ldi	r24, 0xB6	; 182
    6e1c:	97 e0       	ldi	r25, 0x07	; 7
    6e1e:	f4 01       	movw	r30, r8
    6e20:	09 95       	icall
		break;
    6e22:	12 c0       	rjmp	.+36     	; 0x6e48 <main+0x1f20>
		
		default:
			Menu='1';
    6e24:	0f 2e       	mov	r0, r31
    6e26:	f1 e3       	ldi	r31, 0x31	; 49
    6e28:	7f 2e       	mov	r7, r31
    6e2a:	f0 2d       	mov	r31, r0
    6e2c:	0d c0       	rjmp	.+26     	; 0x6e48 <main+0x1f20>
						keypad.flush();
					}
				break;
				
				default:
					cal='0';
    6e2e:	f0 e3       	ldi	r31, 0x30	; 48
    6e30:	c0 54       	subi	r28, 0x40	; 64
    6e32:	de 4f       	sbci	r29, 0xFE	; 254
    6e34:	f8 83       	st	Y, r31
    6e36:	c0 5c       	subi	r28, 0xC0	; 192
    6e38:	d1 40       	sbci	r29, 0x01	; 1
    6e3a:	06 c0       	rjmp	.+12     	; 0x6e48 <main+0x1f20>
						}
						keypad.flush();
					}
				break;
				default:
					cal='0';
    6e3c:	20 e3       	ldi	r18, 0x30	; 48
    6e3e:	c0 54       	subi	r28, 0x40	; 64
    6e40:	de 4f       	sbci	r29, 0xFE	; 254
    6e42:	28 83       	st	Y, r18
    6e44:	c0 5c       	subi	r28, 0xC0	; 192
    6e46:	d1 40       	sbci	r29, 0x01	; 1
		default:
			Menu='1';
		break;
	};
	
	switch(signal)
    6e48:	80 91 78 0b 	lds	r24, 0x0B78	; 0x800b78 <signal>
    6e4c:	90 91 79 0b 	lds	r25, 0x0B79	; 0x800b79 <signal+0x1>
    6e50:	01 97       	sbiw	r24, 0x01	; 1
    6e52:	11 f0       	breq	.+4      	; 0x6e58 <main+0x1f30>
    6e54:	0c 94 42 29 	jmp	0x5284	; 0x5284 <main+0x35c>
	{
		case 1:
			lcd0.gotoxy(1,7);
    6e58:	67 e0       	ldi	r22, 0x07	; 7
    6e5a:	70 e0       	ldi	r23, 0x00	; 0
    6e5c:	81 e0       	ldi	r24, 0x01	; 1
    6e5e:	90 e0       	ldi	r25, 0x00	; 0
    6e60:	f1 01       	movw	r30, r2
    6e62:	09 95       	icall
			lcd0.string_size("T",1);
    6e64:	61 e0       	ldi	r22, 0x01	; 1
    6e66:	81 ed       	ldi	r24, 0xD1	; 209
    6e68:	98 e0       	ldi	r25, 0x08	; 8
    6e6a:	f4 01       	movw	r30, r8
    6e6c:	09 95       	icall
			signal = 0;
    6e6e:	10 92 79 0b 	sts	0x0B79, r1	; 0x800b79 <signal+0x1>
    6e72:	10 92 78 0b 	sts	0x0B78, r1	; 0x800b78 <signal>
		break;
    6e76:	0c 94 42 29 	jmp	0x5284	; 0x5284 <main+0x35c>

00006e7a <__vector_15>:
	m128.portc.reg->port = 0x00;
}

/*** File Interrupt ***/
ISR(TIMER0_COMP_vect) // 1Hz and usart Tx
{
    6e7a:	1f 92       	push	r1
    6e7c:	0f 92       	push	r0
    6e7e:	0f b6       	in	r0, 0x3f	; 63
    6e80:	0f 92       	push	r0
    6e82:	11 24       	eor	r1, r1
    6e84:	0b b6       	in	r0, 0x3b	; 59
    6e86:	0f 92       	push	r0
    6e88:	0f 93       	push	r16
    6e8a:	1f 93       	push	r17
    6e8c:	2f 93       	push	r18
    6e8e:	3f 93       	push	r19
    6e90:	4f 93       	push	r20
    6e92:	5f 93       	push	r21
    6e94:	6f 93       	push	r22
    6e96:	7f 93       	push	r23
    6e98:	8f 93       	push	r24
    6e9a:	9f 93       	push	r25
    6e9c:	af 93       	push	r26
    6e9e:	bf 93       	push	r27
    6ea0:	cf 93       	push	r28
    6ea2:	ef 93       	push	r30
    6ea4:	ff 93       	push	r31
	uint8_t Sreg;
	Sreg = m128.cpu.reg->sreg;
    6ea6:	e0 91 30 0b 	lds	r30, 0x0B30	; 0x800b30 <m128+0xa>
    6eaa:	f0 91 31 0b 	lds	r31, 0x0B31	; 0x800b31 <m128+0xb>
    6eae:	c3 85       	ldd	r28, Z+11	; 0x0b
	m128.cpu.reg->sreg &= ~(1<<7);
    6eb0:	8c 2f       	mov	r24, r28
    6eb2:	8f 77       	andi	r24, 0x7F	; 127
    6eb4:	83 87       	std	Z+11, r24	; 0x0b
	if(count>59){ //59 -> 1Hz
    6eb6:	80 91 c0 09 	lds	r24, 0x09C0	; 0x8009c0 <count>
    6eba:	8c 33       	cpi	r24, 0x3C	; 60
    6ebc:	38 f1       	brcs	.+78     	; 0x6f0c <__vector_15+0x92>
		increment++;
    6ebe:	80 91 bf 09 	lds	r24, 0x09BF	; 0x8009bf <increment>
    6ec2:	8f 5f       	subi	r24, 0xFF	; 255
    6ec4:	80 93 bf 09 	sts	0x09BF, r24	; 0x8009bf <increment>
		if((increment & 0x0F) < 8){
    6ec8:	8f 70       	andi	r24, 0x0F	; 15
    6eca:	90 e0       	ldi	r25, 0x00	; 0
    6ecc:	08 97       	sbiw	r24, 0x08	; 8
    6ece:	74 f4       	brge	.+28     	; 0x6eec <__vector_15+0x72>
			shift.bit(0);
    6ed0:	06 ed       	ldi	r16, 0xD6	; 214
    6ed2:	1a e0       	ldi	r17, 0x0A	; 10
    6ed4:	d8 01       	movw	r26, r16
    6ed6:	ed 91       	ld	r30, X+
    6ed8:	fc 91       	ld	r31, X
    6eda:	80 e0       	ldi	r24, 0x00	; 0
    6edc:	09 95       	icall
			shift.out();
    6ede:	d8 01       	movw	r26, r16
    6ee0:	14 96       	adiw	r26, 0x04	; 4
    6ee2:	ed 91       	ld	r30, X+
    6ee4:	fc 91       	ld	r31, X
    6ee6:	15 97       	sbiw	r26, 0x05	; 5
    6ee8:	09 95       	icall
    6eea:	0d c0       	rjmp	.+26     	; 0x6f06 <__vector_15+0x8c>
		}else{
			shift.bit(1);
    6eec:	06 ed       	ldi	r16, 0xD6	; 214
    6eee:	1a e0       	ldi	r17, 0x0A	; 10
    6ef0:	d8 01       	movw	r26, r16
    6ef2:	ed 91       	ld	r30, X+
    6ef4:	fc 91       	ld	r31, X
    6ef6:	81 e0       	ldi	r24, 0x01	; 1
    6ef8:	09 95       	icall
			shift.out();
    6efa:	d8 01       	movw	r26, r16
    6efc:	14 96       	adiw	r26, 0x04	; 4
    6efe:	ed 91       	ld	r30, X+
    6f00:	fc 91       	ld	r31, X
    6f02:	15 97       	sbiw	r26, 0x05	; 5
    6f04:	09 95       	icall
		}
		count=0;
    6f06:	10 92 c0 09 	sts	0x09C0, r1	; 0x8009c0 <count>
    6f0a:	03 c0       	rjmp	.+6      	; 0x6f12 <__vector_15+0x98>
	}else
		count++;
    6f0c:	8f 5f       	subi	r24, 0xFF	; 255
    6f0e:	80 93 c0 09 	sts	0x09C0, r24	; 0x8009c0 <count>
	m128.cpu.reg->sreg = Sreg;
    6f12:	e0 91 30 0b 	lds	r30, 0x0B30	; 0x800b30 <m128+0xa>
    6f16:	f0 91 31 0b 	lds	r31, 0x0B31	; 0x800b31 <m128+0xb>
    6f1a:	c3 87       	std	Z+11, r28	; 0x0b
}
    6f1c:	ff 91       	pop	r31
    6f1e:	ef 91       	pop	r30
    6f20:	cf 91       	pop	r28
    6f22:	bf 91       	pop	r27
    6f24:	af 91       	pop	r26
    6f26:	9f 91       	pop	r25
    6f28:	8f 91       	pop	r24
    6f2a:	7f 91       	pop	r23
    6f2c:	6f 91       	pop	r22
    6f2e:	5f 91       	pop	r21
    6f30:	4f 91       	pop	r20
    6f32:	3f 91       	pop	r19
    6f34:	2f 91       	pop	r18
    6f36:	1f 91       	pop	r17
    6f38:	0f 91       	pop	r16
    6f3a:	0f 90       	pop	r0
    6f3c:	0b be       	out	0x3b, r0	; 59
    6f3e:	0f 90       	pop	r0
    6f40:	0f be       	out	0x3f, r0	; 63
    6f42:	0f 90       	pop	r0
    6f44:	1f 90       	pop	r1
    6f46:	18 95       	reti

00006f48 <__vector_9>:

ISR(TIMER2_COMP_vect)
{
    6f48:	1f 92       	push	r1
    6f4a:	0f 92       	push	r0
    6f4c:	0f b6       	in	r0, 0x3f	; 63
    6f4e:	0f 92       	push	r0
    6f50:	11 24       	eor	r1, r1
    6f52:	0b b6       	in	r0, 0x3b	; 59
    6f54:	0f 92       	push	r0
    6f56:	2f 93       	push	r18
    6f58:	3f 93       	push	r19
    6f5a:	8f 93       	push	r24
    6f5c:	9f 93       	push	r25
    6f5e:	ef 93       	push	r30
    6f60:	ff 93       	push	r31
	uint8_t Sreg;
	Sreg = m128.cpu.reg->sreg;
    6f62:	e0 91 30 0b 	lds	r30, 0x0B30	; 0x800b30 <m128+0xa>
    6f66:	f0 91 31 0b 	lds	r31, 0x0B31	; 0x800b31 <m128+0xb>
    6f6a:	23 85       	ldd	r18, Z+11	; 0x0b
	m128.cpu.reg->sreg &= ~(1<<7);
    6f6c:	82 2f       	mov	r24, r18
    6f6e:	8f 77       	andi	r24, 0x7F	; 127
    6f70:	83 87       	std	Z+11, r24	; 0x0b
	
	if(counter1 > 1000){
    6f72:	80 91 dc 0a 	lds	r24, 0x0ADC	; 0x800adc <counter1>
    6f76:	90 91 dd 0a 	lds	r25, 0x0ADD	; 0x800add <counter1+0x1>
    6f7a:	89 3e       	cpi	r24, 0xE9	; 233
    6f7c:	93 40       	sbci	r25, 0x03	; 3
    6f7e:	20 f0       	brcs	.+8      	; 0x6f88 <__vector_9+0x40>
		// signal = 1;
		counter1=0;
    6f80:	10 92 dd 0a 	sts	0x0ADD, r1	; 0x800add <counter1+0x1>
    6f84:	10 92 dc 0a 	sts	0x0ADC, r1	; 0x800adc <counter1>
	}
	counter1++;
    6f88:	80 91 dc 0a 	lds	r24, 0x0ADC	; 0x800adc <counter1>
    6f8c:	90 91 dd 0a 	lds	r25, 0x0ADD	; 0x800add <counter1+0x1>
    6f90:	01 96       	adiw	r24, 0x01	; 1
    6f92:	90 93 dd 0a 	sts	0x0ADD, r25	; 0x800add <counter1+0x1>
    6f96:	80 93 dc 0a 	sts	0x0ADC, r24	; 0x800adc <counter1>
	
	m128.cpu.reg->sreg = Sreg;
    6f9a:	e0 91 30 0b 	lds	r30, 0x0B30	; 0x800b30 <m128+0xa>
    6f9e:	f0 91 31 0b 	lds	r31, 0x0B31	; 0x800b31 <m128+0xb>
    6fa2:	23 87       	std	Z+11, r18	; 0x0b
}
    6fa4:	ff 91       	pop	r31
    6fa6:	ef 91       	pop	r30
    6fa8:	9f 91       	pop	r25
    6faa:	8f 91       	pop	r24
    6fac:	3f 91       	pop	r19
    6fae:	2f 91       	pop	r18
    6fb0:	0f 90       	pop	r0
    6fb2:	0b be       	out	0x3b, r0	; 59
    6fb4:	0f 90       	pop	r0
    6fb6:	0f be       	out	0x3f, r0	; 63
    6fb8:	0f 90       	pop	r0
    6fba:	1f 90       	pop	r1
    6fbc:	18 95       	reti

00006fbe <__subsf3>:
    6fbe:	50 58       	subi	r21, 0x80	; 128

00006fc0 <__addsf3>:
    6fc0:	bb 27       	eor	r27, r27
    6fc2:	aa 27       	eor	r26, r26
    6fc4:	0e d0       	rcall	.+28     	; 0x6fe2 <__addsf3x>
    6fc6:	75 c1       	rjmp	.+746    	; 0x72b2 <__fp_round>
    6fc8:	66 d1       	rcall	.+716    	; 0x7296 <__fp_pscA>
    6fca:	30 f0       	brcs	.+12     	; 0x6fd8 <__addsf3+0x18>
    6fcc:	6b d1       	rcall	.+726    	; 0x72a4 <__fp_pscB>
    6fce:	20 f0       	brcs	.+8      	; 0x6fd8 <__addsf3+0x18>
    6fd0:	31 f4       	brne	.+12     	; 0x6fde <__addsf3+0x1e>
    6fd2:	9f 3f       	cpi	r25, 0xFF	; 255
    6fd4:	11 f4       	brne	.+4      	; 0x6fda <__addsf3+0x1a>
    6fd6:	1e f4       	brtc	.+6      	; 0x6fde <__addsf3+0x1e>
    6fd8:	5b c1       	rjmp	.+694    	; 0x7290 <__fp_nan>
    6fda:	0e f4       	brtc	.+2      	; 0x6fde <__addsf3+0x1e>
    6fdc:	e0 95       	com	r30
    6fde:	e7 fb       	bst	r30, 7
    6fe0:	51 c1       	rjmp	.+674    	; 0x7284 <__fp_inf>

00006fe2 <__addsf3x>:
    6fe2:	e9 2f       	mov	r30, r25
    6fe4:	77 d1       	rcall	.+750    	; 0x72d4 <__fp_split3>
    6fe6:	80 f3       	brcs	.-32     	; 0x6fc8 <__addsf3+0x8>
    6fe8:	ba 17       	cp	r27, r26
    6fea:	62 07       	cpc	r22, r18
    6fec:	73 07       	cpc	r23, r19
    6fee:	84 07       	cpc	r24, r20
    6ff0:	95 07       	cpc	r25, r21
    6ff2:	18 f0       	brcs	.+6      	; 0x6ffa <__addsf3x+0x18>
    6ff4:	71 f4       	brne	.+28     	; 0x7012 <__addsf3x+0x30>
    6ff6:	9e f5       	brtc	.+102    	; 0x705e <__addsf3x+0x7c>
    6ff8:	8f c1       	rjmp	.+798    	; 0x7318 <__fp_zero>
    6ffa:	0e f4       	brtc	.+2      	; 0x6ffe <__addsf3x+0x1c>
    6ffc:	e0 95       	com	r30
    6ffe:	0b 2e       	mov	r0, r27
    7000:	ba 2f       	mov	r27, r26
    7002:	a0 2d       	mov	r26, r0
    7004:	0b 01       	movw	r0, r22
    7006:	b9 01       	movw	r22, r18
    7008:	90 01       	movw	r18, r0
    700a:	0c 01       	movw	r0, r24
    700c:	ca 01       	movw	r24, r20
    700e:	a0 01       	movw	r20, r0
    7010:	11 24       	eor	r1, r1
    7012:	ff 27       	eor	r31, r31
    7014:	59 1b       	sub	r21, r25
    7016:	99 f0       	breq	.+38     	; 0x703e <__addsf3x+0x5c>
    7018:	59 3f       	cpi	r21, 0xF9	; 249
    701a:	50 f4       	brcc	.+20     	; 0x7030 <__addsf3x+0x4e>
    701c:	50 3e       	cpi	r21, 0xE0	; 224
    701e:	68 f1       	brcs	.+90     	; 0x707a <__addsf3x+0x98>
    7020:	1a 16       	cp	r1, r26
    7022:	f0 40       	sbci	r31, 0x00	; 0
    7024:	a2 2f       	mov	r26, r18
    7026:	23 2f       	mov	r18, r19
    7028:	34 2f       	mov	r19, r20
    702a:	44 27       	eor	r20, r20
    702c:	58 5f       	subi	r21, 0xF8	; 248
    702e:	f3 cf       	rjmp	.-26     	; 0x7016 <__addsf3x+0x34>
    7030:	46 95       	lsr	r20
    7032:	37 95       	ror	r19
    7034:	27 95       	ror	r18
    7036:	a7 95       	ror	r26
    7038:	f0 40       	sbci	r31, 0x00	; 0
    703a:	53 95       	inc	r21
    703c:	c9 f7       	brne	.-14     	; 0x7030 <__addsf3x+0x4e>
    703e:	7e f4       	brtc	.+30     	; 0x705e <__addsf3x+0x7c>
    7040:	1f 16       	cp	r1, r31
    7042:	ba 0b       	sbc	r27, r26
    7044:	62 0b       	sbc	r22, r18
    7046:	73 0b       	sbc	r23, r19
    7048:	84 0b       	sbc	r24, r20
    704a:	ba f0       	brmi	.+46     	; 0x707a <__addsf3x+0x98>
    704c:	91 50       	subi	r25, 0x01	; 1
    704e:	a1 f0       	breq	.+40     	; 0x7078 <__addsf3x+0x96>
    7050:	ff 0f       	add	r31, r31
    7052:	bb 1f       	adc	r27, r27
    7054:	66 1f       	adc	r22, r22
    7056:	77 1f       	adc	r23, r23
    7058:	88 1f       	adc	r24, r24
    705a:	c2 f7       	brpl	.-16     	; 0x704c <__addsf3x+0x6a>
    705c:	0e c0       	rjmp	.+28     	; 0x707a <__addsf3x+0x98>
    705e:	ba 0f       	add	r27, r26
    7060:	62 1f       	adc	r22, r18
    7062:	73 1f       	adc	r23, r19
    7064:	84 1f       	adc	r24, r20
    7066:	48 f4       	brcc	.+18     	; 0x707a <__addsf3x+0x98>
    7068:	87 95       	ror	r24
    706a:	77 95       	ror	r23
    706c:	67 95       	ror	r22
    706e:	b7 95       	ror	r27
    7070:	f7 95       	ror	r31
    7072:	9e 3f       	cpi	r25, 0xFE	; 254
    7074:	08 f0       	brcs	.+2      	; 0x7078 <__addsf3x+0x96>
    7076:	b3 cf       	rjmp	.-154    	; 0x6fde <__addsf3+0x1e>
    7078:	93 95       	inc	r25
    707a:	88 0f       	add	r24, r24
    707c:	08 f0       	brcs	.+2      	; 0x7080 <__addsf3x+0x9e>
    707e:	99 27       	eor	r25, r25
    7080:	ee 0f       	add	r30, r30
    7082:	97 95       	ror	r25
    7084:	87 95       	ror	r24
    7086:	08 95       	ret

00007088 <__cmpsf2>:
    7088:	d9 d0       	rcall	.+434    	; 0x723c <__fp_cmp>
    708a:	08 f4       	brcc	.+2      	; 0x708e <__cmpsf2+0x6>
    708c:	81 e0       	ldi	r24, 0x01	; 1
    708e:	08 95       	ret

00007090 <__divsf3>:
    7090:	0c d0       	rcall	.+24     	; 0x70aa <__divsf3x>
    7092:	0f c1       	rjmp	.+542    	; 0x72b2 <__fp_round>
    7094:	07 d1       	rcall	.+526    	; 0x72a4 <__fp_pscB>
    7096:	40 f0       	brcs	.+16     	; 0x70a8 <__divsf3+0x18>
    7098:	fe d0       	rcall	.+508    	; 0x7296 <__fp_pscA>
    709a:	30 f0       	brcs	.+12     	; 0x70a8 <__divsf3+0x18>
    709c:	21 f4       	brne	.+8      	; 0x70a6 <__divsf3+0x16>
    709e:	5f 3f       	cpi	r21, 0xFF	; 255
    70a0:	19 f0       	breq	.+6      	; 0x70a8 <__divsf3+0x18>
    70a2:	f0 c0       	rjmp	.+480    	; 0x7284 <__fp_inf>
    70a4:	51 11       	cpse	r21, r1
    70a6:	39 c1       	rjmp	.+626    	; 0x731a <__fp_szero>
    70a8:	f3 c0       	rjmp	.+486    	; 0x7290 <__fp_nan>

000070aa <__divsf3x>:
    70aa:	14 d1       	rcall	.+552    	; 0x72d4 <__fp_split3>
    70ac:	98 f3       	brcs	.-26     	; 0x7094 <__divsf3+0x4>

000070ae <__divsf3_pse>:
    70ae:	99 23       	and	r25, r25
    70b0:	c9 f3       	breq	.-14     	; 0x70a4 <__divsf3+0x14>
    70b2:	55 23       	and	r21, r21
    70b4:	b1 f3       	breq	.-20     	; 0x70a2 <__divsf3+0x12>
    70b6:	95 1b       	sub	r25, r21
    70b8:	55 0b       	sbc	r21, r21
    70ba:	bb 27       	eor	r27, r27
    70bc:	aa 27       	eor	r26, r26
    70be:	62 17       	cp	r22, r18
    70c0:	73 07       	cpc	r23, r19
    70c2:	84 07       	cpc	r24, r20
    70c4:	38 f0       	brcs	.+14     	; 0x70d4 <__divsf3_pse+0x26>
    70c6:	9f 5f       	subi	r25, 0xFF	; 255
    70c8:	5f 4f       	sbci	r21, 0xFF	; 255
    70ca:	22 0f       	add	r18, r18
    70cc:	33 1f       	adc	r19, r19
    70ce:	44 1f       	adc	r20, r20
    70d0:	aa 1f       	adc	r26, r26
    70d2:	a9 f3       	breq	.-22     	; 0x70be <__divsf3_pse+0x10>
    70d4:	33 d0       	rcall	.+102    	; 0x713c <__divsf3_pse+0x8e>
    70d6:	0e 2e       	mov	r0, r30
    70d8:	3a f0       	brmi	.+14     	; 0x70e8 <__divsf3_pse+0x3a>
    70da:	e0 e8       	ldi	r30, 0x80	; 128
    70dc:	30 d0       	rcall	.+96     	; 0x713e <__divsf3_pse+0x90>
    70de:	91 50       	subi	r25, 0x01	; 1
    70e0:	50 40       	sbci	r21, 0x00	; 0
    70e2:	e6 95       	lsr	r30
    70e4:	00 1c       	adc	r0, r0
    70e6:	ca f7       	brpl	.-14     	; 0x70da <__divsf3_pse+0x2c>
    70e8:	29 d0       	rcall	.+82     	; 0x713c <__divsf3_pse+0x8e>
    70ea:	fe 2f       	mov	r31, r30
    70ec:	27 d0       	rcall	.+78     	; 0x713c <__divsf3_pse+0x8e>
    70ee:	66 0f       	add	r22, r22
    70f0:	77 1f       	adc	r23, r23
    70f2:	88 1f       	adc	r24, r24
    70f4:	bb 1f       	adc	r27, r27
    70f6:	26 17       	cp	r18, r22
    70f8:	37 07       	cpc	r19, r23
    70fa:	48 07       	cpc	r20, r24
    70fc:	ab 07       	cpc	r26, r27
    70fe:	b0 e8       	ldi	r27, 0x80	; 128
    7100:	09 f0       	breq	.+2      	; 0x7104 <__divsf3_pse+0x56>
    7102:	bb 0b       	sbc	r27, r27
    7104:	80 2d       	mov	r24, r0
    7106:	bf 01       	movw	r22, r30
    7108:	ff 27       	eor	r31, r31
    710a:	93 58       	subi	r25, 0x83	; 131
    710c:	5f 4f       	sbci	r21, 0xFF	; 255
    710e:	2a f0       	brmi	.+10     	; 0x711a <__divsf3_pse+0x6c>
    7110:	9e 3f       	cpi	r25, 0xFE	; 254
    7112:	51 05       	cpc	r21, r1
    7114:	68 f0       	brcs	.+26     	; 0x7130 <__divsf3_pse+0x82>
    7116:	b6 c0       	rjmp	.+364    	; 0x7284 <__fp_inf>
    7118:	00 c1       	rjmp	.+512    	; 0x731a <__fp_szero>
    711a:	5f 3f       	cpi	r21, 0xFF	; 255
    711c:	ec f3       	brlt	.-6      	; 0x7118 <__divsf3_pse+0x6a>
    711e:	98 3e       	cpi	r25, 0xE8	; 232
    7120:	dc f3       	brlt	.-10     	; 0x7118 <__divsf3_pse+0x6a>
    7122:	86 95       	lsr	r24
    7124:	77 95       	ror	r23
    7126:	67 95       	ror	r22
    7128:	b7 95       	ror	r27
    712a:	f7 95       	ror	r31
    712c:	9f 5f       	subi	r25, 0xFF	; 255
    712e:	c9 f7       	brne	.-14     	; 0x7122 <__divsf3_pse+0x74>
    7130:	88 0f       	add	r24, r24
    7132:	91 1d       	adc	r25, r1
    7134:	96 95       	lsr	r25
    7136:	87 95       	ror	r24
    7138:	97 f9       	bld	r25, 7
    713a:	08 95       	ret
    713c:	e1 e0       	ldi	r30, 0x01	; 1
    713e:	66 0f       	add	r22, r22
    7140:	77 1f       	adc	r23, r23
    7142:	88 1f       	adc	r24, r24
    7144:	bb 1f       	adc	r27, r27
    7146:	62 17       	cp	r22, r18
    7148:	73 07       	cpc	r23, r19
    714a:	84 07       	cpc	r24, r20
    714c:	ba 07       	cpc	r27, r26
    714e:	20 f0       	brcs	.+8      	; 0x7158 <__divsf3_pse+0xaa>
    7150:	62 1b       	sub	r22, r18
    7152:	73 0b       	sbc	r23, r19
    7154:	84 0b       	sbc	r24, r20
    7156:	ba 0b       	sbc	r27, r26
    7158:	ee 1f       	adc	r30, r30
    715a:	88 f7       	brcc	.-30     	; 0x713e <__divsf3_pse+0x90>
    715c:	e0 95       	com	r30
    715e:	08 95       	ret

00007160 <__fixsfsi>:
    7160:	04 d0       	rcall	.+8      	; 0x716a <__fixunssfsi>
    7162:	68 94       	set
    7164:	b1 11       	cpse	r27, r1
    7166:	d9 c0       	rjmp	.+434    	; 0x731a <__fp_szero>
    7168:	08 95       	ret

0000716a <__fixunssfsi>:
    716a:	bc d0       	rcall	.+376    	; 0x72e4 <__fp_splitA>
    716c:	88 f0       	brcs	.+34     	; 0x7190 <__fixunssfsi+0x26>
    716e:	9f 57       	subi	r25, 0x7F	; 127
    7170:	90 f0       	brcs	.+36     	; 0x7196 <__fixunssfsi+0x2c>
    7172:	b9 2f       	mov	r27, r25
    7174:	99 27       	eor	r25, r25
    7176:	b7 51       	subi	r27, 0x17	; 23
    7178:	a0 f0       	brcs	.+40     	; 0x71a2 <__fixunssfsi+0x38>
    717a:	d1 f0       	breq	.+52     	; 0x71b0 <__fixunssfsi+0x46>
    717c:	66 0f       	add	r22, r22
    717e:	77 1f       	adc	r23, r23
    7180:	88 1f       	adc	r24, r24
    7182:	99 1f       	adc	r25, r25
    7184:	1a f0       	brmi	.+6      	; 0x718c <__fixunssfsi+0x22>
    7186:	ba 95       	dec	r27
    7188:	c9 f7       	brne	.-14     	; 0x717c <__fixunssfsi+0x12>
    718a:	12 c0       	rjmp	.+36     	; 0x71b0 <__fixunssfsi+0x46>
    718c:	b1 30       	cpi	r27, 0x01	; 1
    718e:	81 f0       	breq	.+32     	; 0x71b0 <__fixunssfsi+0x46>
    7190:	c3 d0       	rcall	.+390    	; 0x7318 <__fp_zero>
    7192:	b1 e0       	ldi	r27, 0x01	; 1
    7194:	08 95       	ret
    7196:	c0 c0       	rjmp	.+384    	; 0x7318 <__fp_zero>
    7198:	67 2f       	mov	r22, r23
    719a:	78 2f       	mov	r23, r24
    719c:	88 27       	eor	r24, r24
    719e:	b8 5f       	subi	r27, 0xF8	; 248
    71a0:	39 f0       	breq	.+14     	; 0x71b0 <__fixunssfsi+0x46>
    71a2:	b9 3f       	cpi	r27, 0xF9	; 249
    71a4:	cc f3       	brlt	.-14     	; 0x7198 <__fixunssfsi+0x2e>
    71a6:	86 95       	lsr	r24
    71a8:	77 95       	ror	r23
    71aa:	67 95       	ror	r22
    71ac:	b3 95       	inc	r27
    71ae:	d9 f7       	brne	.-10     	; 0x71a6 <__fixunssfsi+0x3c>
    71b0:	3e f4       	brtc	.+14     	; 0x71c0 <__fixunssfsi+0x56>
    71b2:	90 95       	com	r25
    71b4:	80 95       	com	r24
    71b6:	70 95       	com	r23
    71b8:	61 95       	neg	r22
    71ba:	7f 4f       	sbci	r23, 0xFF	; 255
    71bc:	8f 4f       	sbci	r24, 0xFF	; 255
    71be:	9f 4f       	sbci	r25, 0xFF	; 255
    71c0:	08 95       	ret

000071c2 <__floatunsisf>:
    71c2:	e8 94       	clt
    71c4:	09 c0       	rjmp	.+18     	; 0x71d8 <__floatsisf+0x12>

000071c6 <__floatsisf>:
    71c6:	97 fb       	bst	r25, 7
    71c8:	3e f4       	brtc	.+14     	; 0x71d8 <__floatsisf+0x12>
    71ca:	90 95       	com	r25
    71cc:	80 95       	com	r24
    71ce:	70 95       	com	r23
    71d0:	61 95       	neg	r22
    71d2:	7f 4f       	sbci	r23, 0xFF	; 255
    71d4:	8f 4f       	sbci	r24, 0xFF	; 255
    71d6:	9f 4f       	sbci	r25, 0xFF	; 255
    71d8:	99 23       	and	r25, r25
    71da:	a9 f0       	breq	.+42     	; 0x7206 <__floatsisf+0x40>
    71dc:	f9 2f       	mov	r31, r25
    71de:	96 e9       	ldi	r25, 0x96	; 150
    71e0:	bb 27       	eor	r27, r27
    71e2:	93 95       	inc	r25
    71e4:	f6 95       	lsr	r31
    71e6:	87 95       	ror	r24
    71e8:	77 95       	ror	r23
    71ea:	67 95       	ror	r22
    71ec:	b7 95       	ror	r27
    71ee:	f1 11       	cpse	r31, r1
    71f0:	f8 cf       	rjmp	.-16     	; 0x71e2 <__floatsisf+0x1c>
    71f2:	fa f4       	brpl	.+62     	; 0x7232 <__floatsisf+0x6c>
    71f4:	bb 0f       	add	r27, r27
    71f6:	11 f4       	brne	.+4      	; 0x71fc <__floatsisf+0x36>
    71f8:	60 ff       	sbrs	r22, 0
    71fa:	1b c0       	rjmp	.+54     	; 0x7232 <__floatsisf+0x6c>
    71fc:	6f 5f       	subi	r22, 0xFF	; 255
    71fe:	7f 4f       	sbci	r23, 0xFF	; 255
    7200:	8f 4f       	sbci	r24, 0xFF	; 255
    7202:	9f 4f       	sbci	r25, 0xFF	; 255
    7204:	16 c0       	rjmp	.+44     	; 0x7232 <__floatsisf+0x6c>
    7206:	88 23       	and	r24, r24
    7208:	11 f0       	breq	.+4      	; 0x720e <__floatsisf+0x48>
    720a:	96 e9       	ldi	r25, 0x96	; 150
    720c:	11 c0       	rjmp	.+34     	; 0x7230 <__floatsisf+0x6a>
    720e:	77 23       	and	r23, r23
    7210:	21 f0       	breq	.+8      	; 0x721a <__floatsisf+0x54>
    7212:	9e e8       	ldi	r25, 0x8E	; 142
    7214:	87 2f       	mov	r24, r23
    7216:	76 2f       	mov	r23, r22
    7218:	05 c0       	rjmp	.+10     	; 0x7224 <__floatsisf+0x5e>
    721a:	66 23       	and	r22, r22
    721c:	71 f0       	breq	.+28     	; 0x723a <__floatsisf+0x74>
    721e:	96 e8       	ldi	r25, 0x86	; 134
    7220:	86 2f       	mov	r24, r22
    7222:	70 e0       	ldi	r23, 0x00	; 0
    7224:	60 e0       	ldi	r22, 0x00	; 0
    7226:	2a f0       	brmi	.+10     	; 0x7232 <__floatsisf+0x6c>
    7228:	9a 95       	dec	r25
    722a:	66 0f       	add	r22, r22
    722c:	77 1f       	adc	r23, r23
    722e:	88 1f       	adc	r24, r24
    7230:	da f7       	brpl	.-10     	; 0x7228 <__floatsisf+0x62>
    7232:	88 0f       	add	r24, r24
    7234:	96 95       	lsr	r25
    7236:	87 95       	ror	r24
    7238:	97 f9       	bld	r25, 7
    723a:	08 95       	ret

0000723c <__fp_cmp>:
    723c:	99 0f       	add	r25, r25
    723e:	00 08       	sbc	r0, r0
    7240:	55 0f       	add	r21, r21
    7242:	aa 0b       	sbc	r26, r26
    7244:	e0 e8       	ldi	r30, 0x80	; 128
    7246:	fe ef       	ldi	r31, 0xFE	; 254
    7248:	16 16       	cp	r1, r22
    724a:	17 06       	cpc	r1, r23
    724c:	e8 07       	cpc	r30, r24
    724e:	f9 07       	cpc	r31, r25
    7250:	c0 f0       	brcs	.+48     	; 0x7282 <__fp_cmp+0x46>
    7252:	12 16       	cp	r1, r18
    7254:	13 06       	cpc	r1, r19
    7256:	e4 07       	cpc	r30, r20
    7258:	f5 07       	cpc	r31, r21
    725a:	98 f0       	brcs	.+38     	; 0x7282 <__fp_cmp+0x46>
    725c:	62 1b       	sub	r22, r18
    725e:	73 0b       	sbc	r23, r19
    7260:	84 0b       	sbc	r24, r20
    7262:	95 0b       	sbc	r25, r21
    7264:	39 f4       	brne	.+14     	; 0x7274 <__fp_cmp+0x38>
    7266:	0a 26       	eor	r0, r26
    7268:	61 f0       	breq	.+24     	; 0x7282 <__fp_cmp+0x46>
    726a:	23 2b       	or	r18, r19
    726c:	24 2b       	or	r18, r20
    726e:	25 2b       	or	r18, r21
    7270:	21 f4       	brne	.+8      	; 0x727a <__fp_cmp+0x3e>
    7272:	08 95       	ret
    7274:	0a 26       	eor	r0, r26
    7276:	09 f4       	brne	.+2      	; 0x727a <__fp_cmp+0x3e>
    7278:	a1 40       	sbci	r26, 0x01	; 1
    727a:	a6 95       	lsr	r26
    727c:	8f ef       	ldi	r24, 0xFF	; 255
    727e:	81 1d       	adc	r24, r1
    7280:	81 1d       	adc	r24, r1
    7282:	08 95       	ret

00007284 <__fp_inf>:
    7284:	97 f9       	bld	r25, 7
    7286:	9f 67       	ori	r25, 0x7F	; 127
    7288:	80 e8       	ldi	r24, 0x80	; 128
    728a:	70 e0       	ldi	r23, 0x00	; 0
    728c:	60 e0       	ldi	r22, 0x00	; 0
    728e:	08 95       	ret

00007290 <__fp_nan>:
    7290:	9f ef       	ldi	r25, 0xFF	; 255
    7292:	80 ec       	ldi	r24, 0xC0	; 192
    7294:	08 95       	ret

00007296 <__fp_pscA>:
    7296:	00 24       	eor	r0, r0
    7298:	0a 94       	dec	r0
    729a:	16 16       	cp	r1, r22
    729c:	17 06       	cpc	r1, r23
    729e:	18 06       	cpc	r1, r24
    72a0:	09 06       	cpc	r0, r25
    72a2:	08 95       	ret

000072a4 <__fp_pscB>:
    72a4:	00 24       	eor	r0, r0
    72a6:	0a 94       	dec	r0
    72a8:	12 16       	cp	r1, r18
    72aa:	13 06       	cpc	r1, r19
    72ac:	14 06       	cpc	r1, r20
    72ae:	05 06       	cpc	r0, r21
    72b0:	08 95       	ret

000072b2 <__fp_round>:
    72b2:	09 2e       	mov	r0, r25
    72b4:	03 94       	inc	r0
    72b6:	00 0c       	add	r0, r0
    72b8:	11 f4       	brne	.+4      	; 0x72be <__fp_round+0xc>
    72ba:	88 23       	and	r24, r24
    72bc:	52 f0       	brmi	.+20     	; 0x72d2 <__fp_round+0x20>
    72be:	bb 0f       	add	r27, r27
    72c0:	40 f4       	brcc	.+16     	; 0x72d2 <__fp_round+0x20>
    72c2:	bf 2b       	or	r27, r31
    72c4:	11 f4       	brne	.+4      	; 0x72ca <__fp_round+0x18>
    72c6:	60 ff       	sbrs	r22, 0
    72c8:	04 c0       	rjmp	.+8      	; 0x72d2 <__fp_round+0x20>
    72ca:	6f 5f       	subi	r22, 0xFF	; 255
    72cc:	7f 4f       	sbci	r23, 0xFF	; 255
    72ce:	8f 4f       	sbci	r24, 0xFF	; 255
    72d0:	9f 4f       	sbci	r25, 0xFF	; 255
    72d2:	08 95       	ret

000072d4 <__fp_split3>:
    72d4:	57 fd       	sbrc	r21, 7
    72d6:	90 58       	subi	r25, 0x80	; 128
    72d8:	44 0f       	add	r20, r20
    72da:	55 1f       	adc	r21, r21
    72dc:	59 f0       	breq	.+22     	; 0x72f4 <__fp_splitA+0x10>
    72de:	5f 3f       	cpi	r21, 0xFF	; 255
    72e0:	71 f0       	breq	.+28     	; 0x72fe <__fp_splitA+0x1a>
    72e2:	47 95       	ror	r20

000072e4 <__fp_splitA>:
    72e4:	88 0f       	add	r24, r24
    72e6:	97 fb       	bst	r25, 7
    72e8:	99 1f       	adc	r25, r25
    72ea:	61 f0       	breq	.+24     	; 0x7304 <__fp_splitA+0x20>
    72ec:	9f 3f       	cpi	r25, 0xFF	; 255
    72ee:	79 f0       	breq	.+30     	; 0x730e <__fp_splitA+0x2a>
    72f0:	87 95       	ror	r24
    72f2:	08 95       	ret
    72f4:	12 16       	cp	r1, r18
    72f6:	13 06       	cpc	r1, r19
    72f8:	14 06       	cpc	r1, r20
    72fa:	55 1f       	adc	r21, r21
    72fc:	f2 cf       	rjmp	.-28     	; 0x72e2 <__fp_split3+0xe>
    72fe:	46 95       	lsr	r20
    7300:	f1 df       	rcall	.-30     	; 0x72e4 <__fp_splitA>
    7302:	08 c0       	rjmp	.+16     	; 0x7314 <__fp_splitA+0x30>
    7304:	16 16       	cp	r1, r22
    7306:	17 06       	cpc	r1, r23
    7308:	18 06       	cpc	r1, r24
    730a:	99 1f       	adc	r25, r25
    730c:	f1 cf       	rjmp	.-30     	; 0x72f0 <__fp_splitA+0xc>
    730e:	86 95       	lsr	r24
    7310:	71 05       	cpc	r23, r1
    7312:	61 05       	cpc	r22, r1
    7314:	08 94       	sec
    7316:	08 95       	ret

00007318 <__fp_zero>:
    7318:	e8 94       	clt

0000731a <__fp_szero>:
    731a:	bb 27       	eor	r27, r27
    731c:	66 27       	eor	r22, r22
    731e:	77 27       	eor	r23, r23
    7320:	cb 01       	movw	r24, r22
    7322:	97 f9       	bld	r25, 7
    7324:	08 95       	ret

00007326 <__mulsf3>:
    7326:	0b d0       	rcall	.+22     	; 0x733e <__mulsf3x>
    7328:	c4 cf       	rjmp	.-120    	; 0x72b2 <__fp_round>
    732a:	b5 df       	rcall	.-150    	; 0x7296 <__fp_pscA>
    732c:	28 f0       	brcs	.+10     	; 0x7338 <__mulsf3+0x12>
    732e:	ba df       	rcall	.-140    	; 0x72a4 <__fp_pscB>
    7330:	18 f0       	brcs	.+6      	; 0x7338 <__mulsf3+0x12>
    7332:	95 23       	and	r25, r21
    7334:	09 f0       	breq	.+2      	; 0x7338 <__mulsf3+0x12>
    7336:	a6 cf       	rjmp	.-180    	; 0x7284 <__fp_inf>
    7338:	ab cf       	rjmp	.-170    	; 0x7290 <__fp_nan>
    733a:	11 24       	eor	r1, r1
    733c:	ee cf       	rjmp	.-36     	; 0x731a <__fp_szero>

0000733e <__mulsf3x>:
    733e:	ca df       	rcall	.-108    	; 0x72d4 <__fp_split3>
    7340:	a0 f3       	brcs	.-24     	; 0x732a <__mulsf3+0x4>

00007342 <__mulsf3_pse>:
    7342:	95 9f       	mul	r25, r21
    7344:	d1 f3       	breq	.-12     	; 0x733a <__mulsf3+0x14>
    7346:	95 0f       	add	r25, r21
    7348:	50 e0       	ldi	r21, 0x00	; 0
    734a:	55 1f       	adc	r21, r21
    734c:	62 9f       	mul	r22, r18
    734e:	f0 01       	movw	r30, r0
    7350:	72 9f       	mul	r23, r18
    7352:	bb 27       	eor	r27, r27
    7354:	f0 0d       	add	r31, r0
    7356:	b1 1d       	adc	r27, r1
    7358:	63 9f       	mul	r22, r19
    735a:	aa 27       	eor	r26, r26
    735c:	f0 0d       	add	r31, r0
    735e:	b1 1d       	adc	r27, r1
    7360:	aa 1f       	adc	r26, r26
    7362:	64 9f       	mul	r22, r20
    7364:	66 27       	eor	r22, r22
    7366:	b0 0d       	add	r27, r0
    7368:	a1 1d       	adc	r26, r1
    736a:	66 1f       	adc	r22, r22
    736c:	82 9f       	mul	r24, r18
    736e:	22 27       	eor	r18, r18
    7370:	b0 0d       	add	r27, r0
    7372:	a1 1d       	adc	r26, r1
    7374:	62 1f       	adc	r22, r18
    7376:	73 9f       	mul	r23, r19
    7378:	b0 0d       	add	r27, r0
    737a:	a1 1d       	adc	r26, r1
    737c:	62 1f       	adc	r22, r18
    737e:	83 9f       	mul	r24, r19
    7380:	a0 0d       	add	r26, r0
    7382:	61 1d       	adc	r22, r1
    7384:	22 1f       	adc	r18, r18
    7386:	74 9f       	mul	r23, r20
    7388:	33 27       	eor	r19, r19
    738a:	a0 0d       	add	r26, r0
    738c:	61 1d       	adc	r22, r1
    738e:	23 1f       	adc	r18, r19
    7390:	84 9f       	mul	r24, r20
    7392:	60 0d       	add	r22, r0
    7394:	21 1d       	adc	r18, r1
    7396:	82 2f       	mov	r24, r18
    7398:	76 2f       	mov	r23, r22
    739a:	6a 2f       	mov	r22, r26
    739c:	11 24       	eor	r1, r1
    739e:	9f 57       	subi	r25, 0x7F	; 127
    73a0:	50 40       	sbci	r21, 0x00	; 0
    73a2:	8a f0       	brmi	.+34     	; 0x73c6 <__mulsf3_pse+0x84>
    73a4:	e1 f0       	breq	.+56     	; 0x73de <__mulsf3_pse+0x9c>
    73a6:	88 23       	and	r24, r24
    73a8:	4a f0       	brmi	.+18     	; 0x73bc <__mulsf3_pse+0x7a>
    73aa:	ee 0f       	add	r30, r30
    73ac:	ff 1f       	adc	r31, r31
    73ae:	bb 1f       	adc	r27, r27
    73b0:	66 1f       	adc	r22, r22
    73b2:	77 1f       	adc	r23, r23
    73b4:	88 1f       	adc	r24, r24
    73b6:	91 50       	subi	r25, 0x01	; 1
    73b8:	50 40       	sbci	r21, 0x00	; 0
    73ba:	a9 f7       	brne	.-22     	; 0x73a6 <__mulsf3_pse+0x64>
    73bc:	9e 3f       	cpi	r25, 0xFE	; 254
    73be:	51 05       	cpc	r21, r1
    73c0:	70 f0       	brcs	.+28     	; 0x73de <__mulsf3_pse+0x9c>
    73c2:	60 cf       	rjmp	.-320    	; 0x7284 <__fp_inf>
    73c4:	aa cf       	rjmp	.-172    	; 0x731a <__fp_szero>
    73c6:	5f 3f       	cpi	r21, 0xFF	; 255
    73c8:	ec f3       	brlt	.-6      	; 0x73c4 <__mulsf3_pse+0x82>
    73ca:	98 3e       	cpi	r25, 0xE8	; 232
    73cc:	dc f3       	brlt	.-10     	; 0x73c4 <__mulsf3_pse+0x82>
    73ce:	86 95       	lsr	r24
    73d0:	77 95       	ror	r23
    73d2:	67 95       	ror	r22
    73d4:	b7 95       	ror	r27
    73d6:	f7 95       	ror	r31
    73d8:	e7 95       	ror	r30
    73da:	9f 5f       	subi	r25, 0xFF	; 255
    73dc:	c1 f7       	brne	.-16     	; 0x73ce <__mulsf3_pse+0x8c>
    73de:	fe 2b       	or	r31, r30
    73e0:	88 0f       	add	r24, r24
    73e2:	91 1d       	adc	r25, r1
    73e4:	96 95       	lsr	r25
    73e6:	87 95       	ror	r24
    73e8:	97 f9       	bld	r25, 7
    73ea:	08 95       	ret

000073ec <pow>:
    73ec:	fa 01       	movw	r30, r20
    73ee:	ee 0f       	add	r30, r30
    73f0:	ff 1f       	adc	r31, r31
    73f2:	30 96       	adiw	r30, 0x00	; 0
    73f4:	21 05       	cpc	r18, r1
    73f6:	31 05       	cpc	r19, r1
    73f8:	99 f1       	breq	.+102    	; 0x7460 <pow+0x74>
    73fa:	61 15       	cp	r22, r1
    73fc:	71 05       	cpc	r23, r1
    73fe:	61 f4       	brne	.+24     	; 0x7418 <pow+0x2c>
    7400:	80 38       	cpi	r24, 0x80	; 128
    7402:	bf e3       	ldi	r27, 0x3F	; 63
    7404:	9b 07       	cpc	r25, r27
    7406:	49 f1       	breq	.+82     	; 0x745a <pow+0x6e>
    7408:	68 94       	set
    740a:	90 38       	cpi	r25, 0x80	; 128
    740c:	81 05       	cpc	r24, r1
    740e:	61 f0       	breq	.+24     	; 0x7428 <pow+0x3c>
    7410:	80 38       	cpi	r24, 0x80	; 128
    7412:	bf ef       	ldi	r27, 0xFF	; 255
    7414:	9b 07       	cpc	r25, r27
    7416:	41 f0       	breq	.+16     	; 0x7428 <pow+0x3c>
    7418:	99 23       	and	r25, r25
    741a:	42 f5       	brpl	.+80     	; 0x746c <pow+0x80>
    741c:	ff 3f       	cpi	r31, 0xFF	; 255
    741e:	e1 05       	cpc	r30, r1
    7420:	31 05       	cpc	r19, r1
    7422:	21 05       	cpc	r18, r1
    7424:	11 f1       	breq	.+68     	; 0x746a <pow+0x7e>
    7426:	e8 94       	clt
    7428:	08 94       	sec
    742a:	e7 95       	ror	r30
    742c:	d9 01       	movw	r26, r18
    742e:	aa 23       	and	r26, r26
    7430:	29 f4       	brne	.+10     	; 0x743c <pow+0x50>
    7432:	ab 2f       	mov	r26, r27
    7434:	be 2f       	mov	r27, r30
    7436:	f8 5f       	subi	r31, 0xF8	; 248
    7438:	d0 f3       	brcs	.-12     	; 0x742e <pow+0x42>
    743a:	10 c0       	rjmp	.+32     	; 0x745c <pow+0x70>
    743c:	ff 5f       	subi	r31, 0xFF	; 255
    743e:	70 f4       	brcc	.+28     	; 0x745c <pow+0x70>
    7440:	a6 95       	lsr	r26
    7442:	e0 f7       	brcc	.-8      	; 0x743c <pow+0x50>
    7444:	f7 39       	cpi	r31, 0x97	; 151
    7446:	50 f0       	brcs	.+20     	; 0x745c <pow+0x70>
    7448:	19 f0       	breq	.+6      	; 0x7450 <pow+0x64>
    744a:	ff 3a       	cpi	r31, 0xAF	; 175
    744c:	38 f4       	brcc	.+14     	; 0x745c <pow+0x70>
    744e:	9f 77       	andi	r25, 0x7F	; 127
    7450:	9f 93       	push	r25
    7452:	0c d0       	rcall	.+24     	; 0x746c <pow+0x80>
    7454:	0f 90       	pop	r0
    7456:	07 fc       	sbrc	r0, 7
    7458:	90 58       	subi	r25, 0x80	; 128
    745a:	08 95       	ret
    745c:	3e f0       	brts	.+14     	; 0x746c <pow+0x80>
    745e:	18 cf       	rjmp	.-464    	; 0x7290 <__fp_nan>
    7460:	60 e0       	ldi	r22, 0x00	; 0
    7462:	70 e0       	ldi	r23, 0x00	; 0
    7464:	80 e8       	ldi	r24, 0x80	; 128
    7466:	9f e3       	ldi	r25, 0x3F	; 63
    7468:	08 95       	ret
    746a:	4f e7       	ldi	r20, 0x7F	; 127
    746c:	9f 77       	andi	r25, 0x7F	; 127
    746e:	5f 93       	push	r21
    7470:	4f 93       	push	r20
    7472:	3f 93       	push	r19
    7474:	2f 93       	push	r18
    7476:	9e d0       	rcall	.+316    	; 0x75b4 <log>
    7478:	2f 91       	pop	r18
    747a:	3f 91       	pop	r19
    747c:	4f 91       	pop	r20
    747e:	5f 91       	pop	r21
    7480:	52 df       	rcall	.-348    	; 0x7326 <__mulsf3>
    7482:	05 c0       	rjmp	.+10     	; 0x748e <exp>
    7484:	19 f4       	brne	.+6      	; 0x748c <pow+0xa0>
    7486:	0e f0       	brts	.+2      	; 0x748a <pow+0x9e>
    7488:	fd ce       	rjmp	.-518    	; 0x7284 <__fp_inf>
    748a:	46 cf       	rjmp	.-372    	; 0x7318 <__fp_zero>
    748c:	01 cf       	rjmp	.-510    	; 0x7290 <__fp_nan>

0000748e <exp>:
    748e:	2a df       	rcall	.-428    	; 0x72e4 <__fp_splitA>
    7490:	c8 f3       	brcs	.-14     	; 0x7484 <pow+0x98>
    7492:	96 38       	cpi	r25, 0x86	; 134
    7494:	c0 f7       	brcc	.-16     	; 0x7486 <pow+0x9a>
    7496:	07 f8       	bld	r0, 7
    7498:	0f 92       	push	r0
    749a:	e8 94       	clt
    749c:	2b e3       	ldi	r18, 0x3B	; 59
    749e:	3a ea       	ldi	r19, 0xAA	; 170
    74a0:	48 eb       	ldi	r20, 0xB8	; 184
    74a2:	5f e7       	ldi	r21, 0x7F	; 127
    74a4:	4e df       	rcall	.-356    	; 0x7342 <__mulsf3_pse>
    74a6:	0f 92       	push	r0
    74a8:	0f 92       	push	r0
    74aa:	0f 92       	push	r0
    74ac:	4d b7       	in	r20, 0x3d	; 61
    74ae:	5e b7       	in	r21, 0x3e	; 62
    74b0:	0f 92       	push	r0
    74b2:	c0 d0       	rcall	.+384    	; 0x7634 <modf>
    74b4:	e6 e3       	ldi	r30, 0x36	; 54
    74b6:	f1 e0       	ldi	r31, 0x01	; 1
    74b8:	16 d0       	rcall	.+44     	; 0x74e6 <__fp_powser>
    74ba:	4f 91       	pop	r20
    74bc:	5f 91       	pop	r21
    74be:	ef 91       	pop	r30
    74c0:	ff 91       	pop	r31
    74c2:	e5 95       	asr	r30
    74c4:	ee 1f       	adc	r30, r30
    74c6:	ff 1f       	adc	r31, r31
    74c8:	49 f0       	breq	.+18     	; 0x74dc <exp+0x4e>
    74ca:	fe 57       	subi	r31, 0x7E	; 126
    74cc:	e0 68       	ori	r30, 0x80	; 128
    74ce:	44 27       	eor	r20, r20
    74d0:	ee 0f       	add	r30, r30
    74d2:	44 1f       	adc	r20, r20
    74d4:	fa 95       	dec	r31
    74d6:	e1 f7       	brne	.-8      	; 0x74d0 <exp+0x42>
    74d8:	41 95       	neg	r20
    74da:	55 0b       	sbc	r21, r21
    74dc:	32 d0       	rcall	.+100    	; 0x7542 <ldexp>
    74de:	0f 90       	pop	r0
    74e0:	07 fe       	sbrs	r0, 7
    74e2:	26 c0       	rjmp	.+76     	; 0x7530 <inverse>
    74e4:	08 95       	ret

000074e6 <__fp_powser>:
    74e6:	df 93       	push	r29
    74e8:	cf 93       	push	r28
    74ea:	1f 93       	push	r17
    74ec:	0f 93       	push	r16
    74ee:	ff 92       	push	r15
    74f0:	ef 92       	push	r14
    74f2:	df 92       	push	r13
    74f4:	7b 01       	movw	r14, r22
    74f6:	8c 01       	movw	r16, r24
    74f8:	68 94       	set
    74fa:	05 c0       	rjmp	.+10     	; 0x7506 <__fp_powser+0x20>
    74fc:	da 2e       	mov	r13, r26
    74fe:	ef 01       	movw	r28, r30
    7500:	1e df       	rcall	.-452    	; 0x733e <__mulsf3x>
    7502:	fe 01       	movw	r30, r28
    7504:	e8 94       	clt
    7506:	a5 91       	lpm	r26, Z+
    7508:	25 91       	lpm	r18, Z+
    750a:	35 91       	lpm	r19, Z+
    750c:	45 91       	lpm	r20, Z+
    750e:	55 91       	lpm	r21, Z+
    7510:	ae f3       	brts	.-22     	; 0x74fc <__fp_powser+0x16>
    7512:	ef 01       	movw	r28, r30
    7514:	66 dd       	rcall	.-1332   	; 0x6fe2 <__addsf3x>
    7516:	fe 01       	movw	r30, r28
    7518:	97 01       	movw	r18, r14
    751a:	a8 01       	movw	r20, r16
    751c:	da 94       	dec	r13
    751e:	79 f7       	brne	.-34     	; 0x74fe <__fp_powser+0x18>
    7520:	df 90       	pop	r13
    7522:	ef 90       	pop	r14
    7524:	ff 90       	pop	r15
    7526:	0f 91       	pop	r16
    7528:	1f 91       	pop	r17
    752a:	cf 91       	pop	r28
    752c:	df 91       	pop	r29
    752e:	08 95       	ret

00007530 <inverse>:
    7530:	9b 01       	movw	r18, r22
    7532:	ac 01       	movw	r20, r24
    7534:	60 e0       	ldi	r22, 0x00	; 0
    7536:	70 e0       	ldi	r23, 0x00	; 0
    7538:	80 e8       	ldi	r24, 0x80	; 128
    753a:	9f e3       	ldi	r25, 0x3F	; 63
    753c:	a9 cd       	rjmp	.-1198   	; 0x7090 <__divsf3>
    753e:	a2 ce       	rjmp	.-700    	; 0x7284 <__fp_inf>
    7540:	ac c0       	rjmp	.+344    	; 0x769a <__fp_mpack>

00007542 <ldexp>:
    7542:	d0 de       	rcall	.-608    	; 0x72e4 <__fp_splitA>
    7544:	e8 f3       	brcs	.-6      	; 0x7540 <inverse+0x10>
    7546:	99 23       	and	r25, r25
    7548:	d9 f3       	breq	.-10     	; 0x7540 <inverse+0x10>
    754a:	94 0f       	add	r25, r20
    754c:	51 1d       	adc	r21, r1
    754e:	bb f3       	brvs	.-18     	; 0x753e <inverse+0xe>
    7550:	91 50       	subi	r25, 0x01	; 1
    7552:	50 40       	sbci	r21, 0x00	; 0
    7554:	94 f0       	brlt	.+36     	; 0x757a <ldexp+0x38>
    7556:	59 f0       	breq	.+22     	; 0x756e <ldexp+0x2c>
    7558:	88 23       	and	r24, r24
    755a:	32 f0       	brmi	.+12     	; 0x7568 <ldexp+0x26>
    755c:	66 0f       	add	r22, r22
    755e:	77 1f       	adc	r23, r23
    7560:	88 1f       	adc	r24, r24
    7562:	91 50       	subi	r25, 0x01	; 1
    7564:	50 40       	sbci	r21, 0x00	; 0
    7566:	c1 f7       	brne	.-16     	; 0x7558 <ldexp+0x16>
    7568:	9e 3f       	cpi	r25, 0xFE	; 254
    756a:	51 05       	cpc	r21, r1
    756c:	44 f7       	brge	.-48     	; 0x753e <inverse+0xe>
    756e:	88 0f       	add	r24, r24
    7570:	91 1d       	adc	r25, r1
    7572:	96 95       	lsr	r25
    7574:	87 95       	ror	r24
    7576:	97 f9       	bld	r25, 7
    7578:	08 95       	ret
    757a:	5f 3f       	cpi	r21, 0xFF	; 255
    757c:	ac f0       	brlt	.+42     	; 0x75a8 <ldexp+0x66>
    757e:	98 3e       	cpi	r25, 0xE8	; 232
    7580:	9c f0       	brlt	.+38     	; 0x75a8 <ldexp+0x66>
    7582:	bb 27       	eor	r27, r27
    7584:	86 95       	lsr	r24
    7586:	77 95       	ror	r23
    7588:	67 95       	ror	r22
    758a:	b7 95       	ror	r27
    758c:	08 f4       	brcc	.+2      	; 0x7590 <ldexp+0x4e>
    758e:	b1 60       	ori	r27, 0x01	; 1
    7590:	93 95       	inc	r25
    7592:	c1 f7       	brne	.-16     	; 0x7584 <ldexp+0x42>
    7594:	bb 0f       	add	r27, r27
    7596:	58 f7       	brcc	.-42     	; 0x756e <ldexp+0x2c>
    7598:	11 f4       	brne	.+4      	; 0x759e <ldexp+0x5c>
    759a:	60 ff       	sbrs	r22, 0
    759c:	e8 cf       	rjmp	.-48     	; 0x756e <ldexp+0x2c>
    759e:	6f 5f       	subi	r22, 0xFF	; 255
    75a0:	7f 4f       	sbci	r23, 0xFF	; 255
    75a2:	8f 4f       	sbci	r24, 0xFF	; 255
    75a4:	9f 4f       	sbci	r25, 0xFF	; 255
    75a6:	e3 cf       	rjmp	.-58     	; 0x756e <ldexp+0x2c>
    75a8:	b8 ce       	rjmp	.-656    	; 0x731a <__fp_szero>
    75aa:	0e f0       	brts	.+2      	; 0x75ae <ldexp+0x6c>
    75ac:	76 c0       	rjmp	.+236    	; 0x769a <__fp_mpack>
    75ae:	70 ce       	rjmp	.-800    	; 0x7290 <__fp_nan>
    75b0:	68 94       	set
    75b2:	68 ce       	rjmp	.-816    	; 0x7284 <__fp_inf>

000075b4 <log>:
    75b4:	97 de       	rcall	.-722    	; 0x72e4 <__fp_splitA>
    75b6:	c8 f3       	brcs	.-14     	; 0x75aa <ldexp+0x68>
    75b8:	99 23       	and	r25, r25
    75ba:	d1 f3       	breq	.-12     	; 0x75b0 <ldexp+0x6e>
    75bc:	c6 f3       	brts	.-16     	; 0x75ae <ldexp+0x6c>
    75be:	df 93       	push	r29
    75c0:	cf 93       	push	r28
    75c2:	1f 93       	push	r17
    75c4:	0f 93       	push	r16
    75c6:	ff 92       	push	r15
    75c8:	c9 2f       	mov	r28, r25
    75ca:	dd 27       	eor	r29, r29
    75cc:	88 23       	and	r24, r24
    75ce:	2a f0       	brmi	.+10     	; 0x75da <log+0x26>
    75d0:	21 97       	sbiw	r28, 0x01	; 1
    75d2:	66 0f       	add	r22, r22
    75d4:	77 1f       	adc	r23, r23
    75d6:	88 1f       	adc	r24, r24
    75d8:	da f7       	brpl	.-10     	; 0x75d0 <log+0x1c>
    75da:	20 e0       	ldi	r18, 0x00	; 0
    75dc:	30 e0       	ldi	r19, 0x00	; 0
    75de:	40 e8       	ldi	r20, 0x80	; 128
    75e0:	5f eb       	ldi	r21, 0xBF	; 191
    75e2:	9f e3       	ldi	r25, 0x3F	; 63
    75e4:	88 39       	cpi	r24, 0x98	; 152
    75e6:	20 f0       	brcs	.+8      	; 0x75f0 <log+0x3c>
    75e8:	80 3e       	cpi	r24, 0xE0	; 224
    75ea:	30 f0       	brcs	.+12     	; 0x75f8 <log+0x44>
    75ec:	21 96       	adiw	r28, 0x01	; 1
    75ee:	8f 77       	andi	r24, 0x7F	; 127
    75f0:	e7 dc       	rcall	.-1586   	; 0x6fc0 <__addsf3>
    75f2:	ee e5       	ldi	r30, 0x5E	; 94
    75f4:	f1 e0       	ldi	r31, 0x01	; 1
    75f6:	03 c0       	rjmp	.+6      	; 0x75fe <log+0x4a>
    75f8:	e3 dc       	rcall	.-1594   	; 0x6fc0 <__addsf3>
    75fa:	eb e8       	ldi	r30, 0x8B	; 139
    75fc:	f1 e0       	ldi	r31, 0x01	; 1
    75fe:	73 df       	rcall	.-282    	; 0x74e6 <__fp_powser>
    7600:	8b 01       	movw	r16, r22
    7602:	be 01       	movw	r22, r28
    7604:	ec 01       	movw	r28, r24
    7606:	fb 2e       	mov	r15, r27
    7608:	6f 57       	subi	r22, 0x7F	; 127
    760a:	71 09       	sbc	r23, r1
    760c:	75 95       	asr	r23
    760e:	77 1f       	adc	r23, r23
    7610:	88 0b       	sbc	r24, r24
    7612:	99 0b       	sbc	r25, r25
    7614:	d8 dd       	rcall	.-1104   	; 0x71c6 <__floatsisf>
    7616:	28 e1       	ldi	r18, 0x18	; 24
    7618:	32 e7       	ldi	r19, 0x72	; 114
    761a:	41 e3       	ldi	r20, 0x31	; 49
    761c:	5f e3       	ldi	r21, 0x3F	; 63
    761e:	8f de       	rcall	.-738    	; 0x733e <__mulsf3x>
    7620:	af 2d       	mov	r26, r15
    7622:	98 01       	movw	r18, r16
    7624:	ae 01       	movw	r20, r28
    7626:	ff 90       	pop	r15
    7628:	0f 91       	pop	r16
    762a:	1f 91       	pop	r17
    762c:	cf 91       	pop	r28
    762e:	df 91       	pop	r29
    7630:	d8 dc       	rcall	.-1616   	; 0x6fe2 <__addsf3x>
    7632:	3f ce       	rjmp	.-898    	; 0x72b2 <__fp_round>

00007634 <modf>:
    7634:	fa 01       	movw	r30, r20
    7636:	dc 01       	movw	r26, r24
    7638:	aa 0f       	add	r26, r26
    763a:	bb 1f       	adc	r27, r27
    763c:	9b 01       	movw	r18, r22
    763e:	ac 01       	movw	r20, r24
    7640:	bf 57       	subi	r27, 0x7F	; 127
    7642:	28 f4       	brcc	.+10     	; 0x764e <modf+0x1a>
    7644:	22 27       	eor	r18, r18
    7646:	33 27       	eor	r19, r19
    7648:	44 27       	eor	r20, r20
    764a:	50 78       	andi	r21, 0x80	; 128
    764c:	1f c0       	rjmp	.+62     	; 0x768c <modf+0x58>
    764e:	b7 51       	subi	r27, 0x17	; 23
    7650:	88 f4       	brcc	.+34     	; 0x7674 <modf+0x40>
    7652:	ab 2f       	mov	r26, r27
    7654:	00 24       	eor	r0, r0
    7656:	46 95       	lsr	r20
    7658:	37 95       	ror	r19
    765a:	27 95       	ror	r18
    765c:	01 1c       	adc	r0, r1
    765e:	a3 95       	inc	r26
    7660:	d2 f3       	brmi	.-12     	; 0x7656 <modf+0x22>
    7662:	00 20       	and	r0, r0
    7664:	69 f0       	breq	.+26     	; 0x7680 <modf+0x4c>
    7666:	22 0f       	add	r18, r18
    7668:	33 1f       	adc	r19, r19
    766a:	44 1f       	adc	r20, r20
    766c:	b3 95       	inc	r27
    766e:	da f3       	brmi	.-10     	; 0x7666 <modf+0x32>
    7670:	0d d0       	rcall	.+26     	; 0x768c <modf+0x58>
    7672:	a5 cc       	rjmp	.-1718   	; 0x6fbe <__subsf3>
    7674:	61 30       	cpi	r22, 0x01	; 1
    7676:	71 05       	cpc	r23, r1
    7678:	a0 e8       	ldi	r26, 0x80	; 128
    767a:	8a 07       	cpc	r24, r26
    767c:	b9 46       	sbci	r27, 0x69	; 105
    767e:	30 f4       	brcc	.+12     	; 0x768c <modf+0x58>
    7680:	9b 01       	movw	r18, r22
    7682:	ac 01       	movw	r20, r24
    7684:	66 27       	eor	r22, r22
    7686:	77 27       	eor	r23, r23
    7688:	88 27       	eor	r24, r24
    768a:	90 78       	andi	r25, 0x80	; 128
    768c:	30 96       	adiw	r30, 0x00	; 0
    768e:	21 f0       	breq	.+8      	; 0x7698 <modf+0x64>
    7690:	20 83       	st	Z, r18
    7692:	31 83       	std	Z+1, r19	; 0x01
    7694:	42 83       	std	Z+2, r20	; 0x02
    7696:	53 83       	std	Z+3, r21	; 0x03
    7698:	08 95       	ret

0000769a <__fp_mpack>:
    769a:	9f 3f       	cpi	r25, 0xFF	; 255
    769c:	31 f0       	breq	.+12     	; 0x76aa <__fp_mpack_finite+0xc>

0000769e <__fp_mpack_finite>:
    769e:	91 50       	subi	r25, 0x01	; 1
    76a0:	20 f4       	brcc	.+8      	; 0x76aa <__fp_mpack_finite+0xc>
    76a2:	87 95       	ror	r24
    76a4:	77 95       	ror	r23
    76a6:	67 95       	ror	r22
    76a8:	b7 95       	ror	r27
    76aa:	88 0f       	add	r24, r24
    76ac:	91 1d       	adc	r25, r1
    76ae:	96 95       	lsr	r25
    76b0:	87 95       	ror	r24
    76b2:	97 f9       	bld	r25, 7
    76b4:	08 95       	ret

000076b6 <__mulsi3>:
    76b6:	db 01       	movw	r26, r22
    76b8:	8f 93       	push	r24
    76ba:	9f 93       	push	r25
    76bc:	88 d0       	rcall	.+272    	; 0x77ce <__muluhisi3>
    76be:	bf 91       	pop	r27
    76c0:	af 91       	pop	r26
    76c2:	a2 9f       	mul	r26, r18
    76c4:	80 0d       	add	r24, r0
    76c6:	91 1d       	adc	r25, r1
    76c8:	a3 9f       	mul	r26, r19
    76ca:	90 0d       	add	r25, r0
    76cc:	b2 9f       	mul	r27, r18
    76ce:	90 0d       	add	r25, r0
    76d0:	11 24       	eor	r1, r1
    76d2:	08 95       	ret

000076d4 <__udivmodhi4>:
    76d4:	aa 1b       	sub	r26, r26
    76d6:	bb 1b       	sub	r27, r27
    76d8:	51 e1       	ldi	r21, 0x11	; 17
    76da:	07 c0       	rjmp	.+14     	; 0x76ea <__udivmodhi4_ep>

000076dc <__udivmodhi4_loop>:
    76dc:	aa 1f       	adc	r26, r26
    76de:	bb 1f       	adc	r27, r27
    76e0:	a6 17       	cp	r26, r22
    76e2:	b7 07       	cpc	r27, r23
    76e4:	10 f0       	brcs	.+4      	; 0x76ea <__udivmodhi4_ep>
    76e6:	a6 1b       	sub	r26, r22
    76e8:	b7 0b       	sbc	r27, r23

000076ea <__udivmodhi4_ep>:
    76ea:	88 1f       	adc	r24, r24
    76ec:	99 1f       	adc	r25, r25
    76ee:	5a 95       	dec	r21
    76f0:	a9 f7       	brne	.-22     	; 0x76dc <__udivmodhi4_loop>
    76f2:	80 95       	com	r24
    76f4:	90 95       	com	r25
    76f6:	bc 01       	movw	r22, r24
    76f8:	cd 01       	movw	r24, r26
    76fa:	08 95       	ret

000076fc <__divmodhi4>:
    76fc:	97 fb       	bst	r25, 7
    76fe:	07 2e       	mov	r0, r23
    7700:	16 f4       	brtc	.+4      	; 0x7706 <__divmodhi4+0xa>
    7702:	00 94       	com	r0
    7704:	06 d0       	rcall	.+12     	; 0x7712 <__divmodhi4_neg1>
    7706:	77 fd       	sbrc	r23, 7
    7708:	08 d0       	rcall	.+16     	; 0x771a <__divmodhi4_neg2>
    770a:	e4 df       	rcall	.-56     	; 0x76d4 <__udivmodhi4>
    770c:	07 fc       	sbrc	r0, 7
    770e:	05 d0       	rcall	.+10     	; 0x771a <__divmodhi4_neg2>
    7710:	3e f4       	brtc	.+14     	; 0x7720 <__divmodhi4_exit>

00007712 <__divmodhi4_neg1>:
    7712:	90 95       	com	r25
    7714:	81 95       	neg	r24
    7716:	9f 4f       	sbci	r25, 0xFF	; 255
    7718:	08 95       	ret

0000771a <__divmodhi4_neg2>:
    771a:	70 95       	com	r23
    771c:	61 95       	neg	r22
    771e:	7f 4f       	sbci	r23, 0xFF	; 255

00007720 <__divmodhi4_exit>:
    7720:	08 95       	ret

00007722 <__udivmodsi4>:
    7722:	a1 e2       	ldi	r26, 0x21	; 33
    7724:	1a 2e       	mov	r1, r26
    7726:	aa 1b       	sub	r26, r26
    7728:	bb 1b       	sub	r27, r27
    772a:	fd 01       	movw	r30, r26
    772c:	0d c0       	rjmp	.+26     	; 0x7748 <__udivmodsi4_ep>

0000772e <__udivmodsi4_loop>:
    772e:	aa 1f       	adc	r26, r26
    7730:	bb 1f       	adc	r27, r27
    7732:	ee 1f       	adc	r30, r30
    7734:	ff 1f       	adc	r31, r31
    7736:	a2 17       	cp	r26, r18
    7738:	b3 07       	cpc	r27, r19
    773a:	e4 07       	cpc	r30, r20
    773c:	f5 07       	cpc	r31, r21
    773e:	20 f0       	brcs	.+8      	; 0x7748 <__udivmodsi4_ep>
    7740:	a2 1b       	sub	r26, r18
    7742:	b3 0b       	sbc	r27, r19
    7744:	e4 0b       	sbc	r30, r20
    7746:	f5 0b       	sbc	r31, r21

00007748 <__udivmodsi4_ep>:
    7748:	66 1f       	adc	r22, r22
    774a:	77 1f       	adc	r23, r23
    774c:	88 1f       	adc	r24, r24
    774e:	99 1f       	adc	r25, r25
    7750:	1a 94       	dec	r1
    7752:	69 f7       	brne	.-38     	; 0x772e <__udivmodsi4_loop>
    7754:	60 95       	com	r22
    7756:	70 95       	com	r23
    7758:	80 95       	com	r24
    775a:	90 95       	com	r25
    775c:	9b 01       	movw	r18, r22
    775e:	ac 01       	movw	r20, r24
    7760:	bd 01       	movw	r22, r26
    7762:	cf 01       	movw	r24, r30
    7764:	08 95       	ret

00007766 <__divmodsi4>:
    7766:	05 2e       	mov	r0, r21
    7768:	97 fb       	bst	r25, 7
    776a:	16 f4       	brtc	.+4      	; 0x7770 <__divmodsi4+0xa>
    776c:	00 94       	com	r0
    776e:	0f d0       	rcall	.+30     	; 0x778e <__negsi2>
    7770:	57 fd       	sbrc	r21, 7
    7772:	05 d0       	rcall	.+10     	; 0x777e <__divmodsi4_neg2>
    7774:	d6 df       	rcall	.-84     	; 0x7722 <__udivmodsi4>
    7776:	07 fc       	sbrc	r0, 7
    7778:	02 d0       	rcall	.+4      	; 0x777e <__divmodsi4_neg2>
    777a:	46 f4       	brtc	.+16     	; 0x778c <__divmodsi4_exit>
    777c:	08 c0       	rjmp	.+16     	; 0x778e <__negsi2>

0000777e <__divmodsi4_neg2>:
    777e:	50 95       	com	r21
    7780:	40 95       	com	r20
    7782:	30 95       	com	r19
    7784:	21 95       	neg	r18
    7786:	3f 4f       	sbci	r19, 0xFF	; 255
    7788:	4f 4f       	sbci	r20, 0xFF	; 255
    778a:	5f 4f       	sbci	r21, 0xFF	; 255

0000778c <__divmodsi4_exit>:
    778c:	08 95       	ret

0000778e <__negsi2>:
    778e:	90 95       	com	r25
    7790:	80 95       	com	r24
    7792:	70 95       	com	r23
    7794:	61 95       	neg	r22
    7796:	7f 4f       	sbci	r23, 0xFF	; 255
    7798:	8f 4f       	sbci	r24, 0xFF	; 255
    779a:	9f 4f       	sbci	r25, 0xFF	; 255
    779c:	08 95       	ret

0000779e <__tablejump2__>:
    779e:	ee 0f       	add	r30, r30
    77a0:	ff 1f       	adc	r31, r31
    77a2:	00 24       	eor	r0, r0
    77a4:	00 1c       	adc	r0, r0
    77a6:	0b be       	out	0x3b, r0	; 59
    77a8:	07 90       	elpm	r0, Z+
    77aa:	f6 91       	elpm	r31, Z
    77ac:	e0 2d       	mov	r30, r0
    77ae:	09 94       	ijmp

000077b0 <__umulhisi3>:
    77b0:	a2 9f       	mul	r26, r18
    77b2:	b0 01       	movw	r22, r0
    77b4:	b3 9f       	mul	r27, r19
    77b6:	c0 01       	movw	r24, r0
    77b8:	a3 9f       	mul	r26, r19
    77ba:	70 0d       	add	r23, r0
    77bc:	81 1d       	adc	r24, r1
    77be:	11 24       	eor	r1, r1
    77c0:	91 1d       	adc	r25, r1
    77c2:	b2 9f       	mul	r27, r18
    77c4:	70 0d       	add	r23, r0
    77c6:	81 1d       	adc	r24, r1
    77c8:	11 24       	eor	r1, r1
    77ca:	91 1d       	adc	r25, r1
    77cc:	08 95       	ret

000077ce <__muluhisi3>:
    77ce:	f0 df       	rcall	.-32     	; 0x77b0 <__umulhisi3>
    77d0:	a5 9f       	mul	r26, r21
    77d2:	90 0d       	add	r25, r0
    77d4:	b4 9f       	mul	r27, r20
    77d6:	90 0d       	add	r25, r0
    77d8:	a4 9f       	mul	r26, r20
    77da:	80 0d       	add	r24, r0
    77dc:	91 1d       	adc	r25, r1
    77de:	11 24       	eor	r1, r1
    77e0:	08 95       	ret

000077e2 <strcmp>:
    77e2:	fb 01       	movw	r30, r22
    77e4:	dc 01       	movw	r26, r24
    77e6:	8d 91       	ld	r24, X+
    77e8:	01 90       	ld	r0, Z+
    77ea:	80 19       	sub	r24, r0
    77ec:	01 10       	cpse	r0, r1
    77ee:	d9 f3       	breq	.-10     	; 0x77e6 <strcmp+0x4>
    77f0:	99 0b       	sbc	r25, r25
    77f2:	08 95       	ret

000077f4 <strcpy>:
    77f4:	fb 01       	movw	r30, r22
    77f6:	dc 01       	movw	r26, r24
    77f8:	01 90       	ld	r0, Z+
    77fa:	0d 92       	st	X+, r0
    77fc:	00 20       	and	r0, r0
    77fe:	e1 f7       	brne	.-8      	; 0x77f8 <strcpy+0x4>
    7800:	08 95       	ret

00007802 <strncpy>:
    7802:	fb 01       	movw	r30, r22
    7804:	dc 01       	movw	r26, r24
    7806:	41 50       	subi	r20, 0x01	; 1
    7808:	50 40       	sbci	r21, 0x00	; 0
    780a:	48 f0       	brcs	.+18     	; 0x781e <strncpy+0x1c>
    780c:	01 90       	ld	r0, Z+
    780e:	0d 92       	st	X+, r0
    7810:	00 20       	and	r0, r0
    7812:	c9 f7       	brne	.-14     	; 0x7806 <strncpy+0x4>
    7814:	01 c0       	rjmp	.+2      	; 0x7818 <strncpy+0x16>
    7816:	1d 92       	st	X+, r1
    7818:	41 50       	subi	r20, 0x01	; 1
    781a:	50 40       	sbci	r21, 0x00	; 0
    781c:	e0 f7       	brcc	.-8      	; 0x7816 <strncpy+0x14>
    781e:	08 95       	ret

00007820 <vsnprintf>:
    7820:	0f 93       	push	r16
    7822:	1f 93       	push	r17
    7824:	cf 93       	push	r28
    7826:	df 93       	push	r29
    7828:	cd b7       	in	r28, 0x3d	; 61
    782a:	de b7       	in	r29, 0x3e	; 62
    782c:	2e 97       	sbiw	r28, 0x0e	; 14
    782e:	0f b6       	in	r0, 0x3f	; 63
    7830:	f8 94       	cli
    7832:	de bf       	out	0x3e, r29	; 62
    7834:	0f be       	out	0x3f, r0	; 63
    7836:	cd bf       	out	0x3d, r28	; 61
    7838:	8c 01       	movw	r16, r24
    783a:	fa 01       	movw	r30, r20
    783c:	86 e0       	ldi	r24, 0x06	; 6
    783e:	8c 83       	std	Y+4, r24	; 0x04
    7840:	1a 83       	std	Y+2, r17	; 0x02
    7842:	09 83       	std	Y+1, r16	; 0x01
    7844:	77 ff       	sbrs	r23, 7
    7846:	02 c0       	rjmp	.+4      	; 0x784c <vsnprintf+0x2c>
    7848:	60 e0       	ldi	r22, 0x00	; 0
    784a:	70 e8       	ldi	r23, 0x80	; 128
    784c:	cb 01       	movw	r24, r22
    784e:	01 97       	sbiw	r24, 0x01	; 1
    7850:	9e 83       	std	Y+6, r25	; 0x06
    7852:	8d 83       	std	Y+5, r24	; 0x05
    7854:	a9 01       	movw	r20, r18
    7856:	bf 01       	movw	r22, r30
    7858:	ce 01       	movw	r24, r28
    785a:	01 96       	adiw	r24, 0x01	; 1
    785c:	19 d0       	rcall	.+50     	; 0x7890 <vfprintf>
    785e:	4d 81       	ldd	r20, Y+5	; 0x05
    7860:	5e 81       	ldd	r21, Y+6	; 0x06
    7862:	57 fd       	sbrc	r21, 7
    7864:	0a c0       	rjmp	.+20     	; 0x787a <vsnprintf+0x5a>
    7866:	2f 81       	ldd	r18, Y+7	; 0x07
    7868:	38 85       	ldd	r19, Y+8	; 0x08
    786a:	42 17       	cp	r20, r18
    786c:	53 07       	cpc	r21, r19
    786e:	0c f4       	brge	.+2      	; 0x7872 <vsnprintf+0x52>
    7870:	9a 01       	movw	r18, r20
    7872:	f8 01       	movw	r30, r16
    7874:	e2 0f       	add	r30, r18
    7876:	f3 1f       	adc	r31, r19
    7878:	10 82       	st	Z, r1
    787a:	2e 96       	adiw	r28, 0x0e	; 14
    787c:	0f b6       	in	r0, 0x3f	; 63
    787e:	f8 94       	cli
    7880:	de bf       	out	0x3e, r29	; 62
    7882:	0f be       	out	0x3f, r0	; 63
    7884:	cd bf       	out	0x3d, r28	; 61
    7886:	df 91       	pop	r29
    7888:	cf 91       	pop	r28
    788a:	1f 91       	pop	r17
    788c:	0f 91       	pop	r16
    788e:	08 95       	ret

00007890 <vfprintf>:
    7890:	2f 92       	push	r2
    7892:	3f 92       	push	r3
    7894:	4f 92       	push	r4
    7896:	5f 92       	push	r5
    7898:	6f 92       	push	r6
    789a:	7f 92       	push	r7
    789c:	8f 92       	push	r8
    789e:	9f 92       	push	r9
    78a0:	af 92       	push	r10
    78a2:	bf 92       	push	r11
    78a4:	cf 92       	push	r12
    78a6:	df 92       	push	r13
    78a8:	ef 92       	push	r14
    78aa:	ff 92       	push	r15
    78ac:	0f 93       	push	r16
    78ae:	1f 93       	push	r17
    78b0:	cf 93       	push	r28
    78b2:	df 93       	push	r29
    78b4:	cd b7       	in	r28, 0x3d	; 61
    78b6:	de b7       	in	r29, 0x3e	; 62
    78b8:	2b 97       	sbiw	r28, 0x0b	; 11
    78ba:	0f b6       	in	r0, 0x3f	; 63
    78bc:	f8 94       	cli
    78be:	de bf       	out	0x3e, r29	; 62
    78c0:	0f be       	out	0x3f, r0	; 63
    78c2:	cd bf       	out	0x3d, r28	; 61
    78c4:	6c 01       	movw	r12, r24
    78c6:	7b 01       	movw	r14, r22
    78c8:	8a 01       	movw	r16, r20
    78ca:	fc 01       	movw	r30, r24
    78cc:	17 82       	std	Z+7, r1	; 0x07
    78ce:	16 82       	std	Z+6, r1	; 0x06
    78d0:	83 81       	ldd	r24, Z+3	; 0x03
    78d2:	81 ff       	sbrs	r24, 1
    78d4:	bf c1       	rjmp	.+894    	; 0x7c54 <vfprintf+0x3c4>
    78d6:	ce 01       	movw	r24, r28
    78d8:	01 96       	adiw	r24, 0x01	; 1
    78da:	3c 01       	movw	r6, r24
    78dc:	f6 01       	movw	r30, r12
    78de:	93 81       	ldd	r25, Z+3	; 0x03
    78e0:	f7 01       	movw	r30, r14
    78e2:	93 fd       	sbrc	r25, 3
    78e4:	85 91       	lpm	r24, Z+
    78e6:	93 ff       	sbrs	r25, 3
    78e8:	81 91       	ld	r24, Z+
    78ea:	7f 01       	movw	r14, r30
    78ec:	88 23       	and	r24, r24
    78ee:	09 f4       	brne	.+2      	; 0x78f2 <vfprintf+0x62>
    78f0:	ad c1       	rjmp	.+858    	; 0x7c4c <vfprintf+0x3bc>
    78f2:	85 32       	cpi	r24, 0x25	; 37
    78f4:	39 f4       	brne	.+14     	; 0x7904 <vfprintf+0x74>
    78f6:	93 fd       	sbrc	r25, 3
    78f8:	85 91       	lpm	r24, Z+
    78fa:	93 ff       	sbrs	r25, 3
    78fc:	81 91       	ld	r24, Z+
    78fe:	7f 01       	movw	r14, r30
    7900:	85 32       	cpi	r24, 0x25	; 37
    7902:	21 f4       	brne	.+8      	; 0x790c <vfprintf+0x7c>
    7904:	b6 01       	movw	r22, r12
    7906:	90 e0       	ldi	r25, 0x00	; 0
    7908:	d6 d1       	rcall	.+940    	; 0x7cb6 <fputc>
    790a:	e8 cf       	rjmp	.-48     	; 0x78dc <vfprintf+0x4c>
    790c:	91 2c       	mov	r9, r1
    790e:	21 2c       	mov	r2, r1
    7910:	31 2c       	mov	r3, r1
    7912:	ff e1       	ldi	r31, 0x1F	; 31
    7914:	f3 15       	cp	r31, r3
    7916:	d8 f0       	brcs	.+54     	; 0x794e <vfprintf+0xbe>
    7918:	8b 32       	cpi	r24, 0x2B	; 43
    791a:	79 f0       	breq	.+30     	; 0x793a <vfprintf+0xaa>
    791c:	38 f4       	brcc	.+14     	; 0x792c <vfprintf+0x9c>
    791e:	80 32       	cpi	r24, 0x20	; 32
    7920:	79 f0       	breq	.+30     	; 0x7940 <vfprintf+0xb0>
    7922:	83 32       	cpi	r24, 0x23	; 35
    7924:	a1 f4       	brne	.+40     	; 0x794e <vfprintf+0xbe>
    7926:	23 2d       	mov	r18, r3
    7928:	20 61       	ori	r18, 0x10	; 16
    792a:	1d c0       	rjmp	.+58     	; 0x7966 <vfprintf+0xd6>
    792c:	8d 32       	cpi	r24, 0x2D	; 45
    792e:	61 f0       	breq	.+24     	; 0x7948 <vfprintf+0xb8>
    7930:	80 33       	cpi	r24, 0x30	; 48
    7932:	69 f4       	brne	.+26     	; 0x794e <vfprintf+0xbe>
    7934:	23 2d       	mov	r18, r3
    7936:	21 60       	ori	r18, 0x01	; 1
    7938:	16 c0       	rjmp	.+44     	; 0x7966 <vfprintf+0xd6>
    793a:	83 2d       	mov	r24, r3
    793c:	82 60       	ori	r24, 0x02	; 2
    793e:	38 2e       	mov	r3, r24
    7940:	e3 2d       	mov	r30, r3
    7942:	e4 60       	ori	r30, 0x04	; 4
    7944:	3e 2e       	mov	r3, r30
    7946:	2a c0       	rjmp	.+84     	; 0x799c <vfprintf+0x10c>
    7948:	f3 2d       	mov	r31, r3
    794a:	f8 60       	ori	r31, 0x08	; 8
    794c:	1d c0       	rjmp	.+58     	; 0x7988 <vfprintf+0xf8>
    794e:	37 fc       	sbrc	r3, 7
    7950:	2d c0       	rjmp	.+90     	; 0x79ac <vfprintf+0x11c>
    7952:	20 ed       	ldi	r18, 0xD0	; 208
    7954:	28 0f       	add	r18, r24
    7956:	2a 30       	cpi	r18, 0x0A	; 10
    7958:	40 f0       	brcs	.+16     	; 0x796a <vfprintf+0xda>
    795a:	8e 32       	cpi	r24, 0x2E	; 46
    795c:	b9 f4       	brne	.+46     	; 0x798c <vfprintf+0xfc>
    795e:	36 fc       	sbrc	r3, 6
    7960:	75 c1       	rjmp	.+746    	; 0x7c4c <vfprintf+0x3bc>
    7962:	23 2d       	mov	r18, r3
    7964:	20 64       	ori	r18, 0x40	; 64
    7966:	32 2e       	mov	r3, r18
    7968:	19 c0       	rjmp	.+50     	; 0x799c <vfprintf+0x10c>
    796a:	36 fe       	sbrs	r3, 6
    796c:	06 c0       	rjmp	.+12     	; 0x797a <vfprintf+0xea>
    796e:	8a e0       	ldi	r24, 0x0A	; 10
    7970:	98 9e       	mul	r9, r24
    7972:	20 0d       	add	r18, r0
    7974:	11 24       	eor	r1, r1
    7976:	92 2e       	mov	r9, r18
    7978:	11 c0       	rjmp	.+34     	; 0x799c <vfprintf+0x10c>
    797a:	ea e0       	ldi	r30, 0x0A	; 10
    797c:	2e 9e       	mul	r2, r30
    797e:	20 0d       	add	r18, r0
    7980:	11 24       	eor	r1, r1
    7982:	22 2e       	mov	r2, r18
    7984:	f3 2d       	mov	r31, r3
    7986:	f0 62       	ori	r31, 0x20	; 32
    7988:	3f 2e       	mov	r3, r31
    798a:	08 c0       	rjmp	.+16     	; 0x799c <vfprintf+0x10c>
    798c:	8c 36       	cpi	r24, 0x6C	; 108
    798e:	21 f4       	brne	.+8      	; 0x7998 <vfprintf+0x108>
    7990:	83 2d       	mov	r24, r3
    7992:	80 68       	ori	r24, 0x80	; 128
    7994:	38 2e       	mov	r3, r24
    7996:	02 c0       	rjmp	.+4      	; 0x799c <vfprintf+0x10c>
    7998:	88 36       	cpi	r24, 0x68	; 104
    799a:	41 f4       	brne	.+16     	; 0x79ac <vfprintf+0x11c>
    799c:	f7 01       	movw	r30, r14
    799e:	93 fd       	sbrc	r25, 3
    79a0:	85 91       	lpm	r24, Z+
    79a2:	93 ff       	sbrs	r25, 3
    79a4:	81 91       	ld	r24, Z+
    79a6:	7f 01       	movw	r14, r30
    79a8:	81 11       	cpse	r24, r1
    79aa:	b3 cf       	rjmp	.-154    	; 0x7912 <vfprintf+0x82>
    79ac:	98 2f       	mov	r25, r24
    79ae:	9f 7d       	andi	r25, 0xDF	; 223
    79b0:	95 54       	subi	r25, 0x45	; 69
    79b2:	93 30       	cpi	r25, 0x03	; 3
    79b4:	28 f4       	brcc	.+10     	; 0x79c0 <vfprintf+0x130>
    79b6:	0c 5f       	subi	r16, 0xFC	; 252
    79b8:	1f 4f       	sbci	r17, 0xFF	; 255
    79ba:	9f e3       	ldi	r25, 0x3F	; 63
    79bc:	99 83       	std	Y+1, r25	; 0x01
    79be:	0d c0       	rjmp	.+26     	; 0x79da <vfprintf+0x14a>
    79c0:	83 36       	cpi	r24, 0x63	; 99
    79c2:	31 f0       	breq	.+12     	; 0x79d0 <vfprintf+0x140>
    79c4:	83 37       	cpi	r24, 0x73	; 115
    79c6:	71 f0       	breq	.+28     	; 0x79e4 <vfprintf+0x154>
    79c8:	83 35       	cpi	r24, 0x53	; 83
    79ca:	09 f0       	breq	.+2      	; 0x79ce <vfprintf+0x13e>
    79cc:	55 c0       	rjmp	.+170    	; 0x7a78 <vfprintf+0x1e8>
    79ce:	20 c0       	rjmp	.+64     	; 0x7a10 <vfprintf+0x180>
    79d0:	f8 01       	movw	r30, r16
    79d2:	80 81       	ld	r24, Z
    79d4:	89 83       	std	Y+1, r24	; 0x01
    79d6:	0e 5f       	subi	r16, 0xFE	; 254
    79d8:	1f 4f       	sbci	r17, 0xFF	; 255
    79da:	88 24       	eor	r8, r8
    79dc:	83 94       	inc	r8
    79de:	91 2c       	mov	r9, r1
    79e0:	53 01       	movw	r10, r6
    79e2:	12 c0       	rjmp	.+36     	; 0x7a08 <vfprintf+0x178>
    79e4:	28 01       	movw	r4, r16
    79e6:	f2 e0       	ldi	r31, 0x02	; 2
    79e8:	4f 0e       	add	r4, r31
    79ea:	51 1c       	adc	r5, r1
    79ec:	f8 01       	movw	r30, r16
    79ee:	a0 80       	ld	r10, Z
    79f0:	b1 80       	ldd	r11, Z+1	; 0x01
    79f2:	36 fe       	sbrs	r3, 6
    79f4:	03 c0       	rjmp	.+6      	; 0x79fc <vfprintf+0x16c>
    79f6:	69 2d       	mov	r22, r9
    79f8:	70 e0       	ldi	r23, 0x00	; 0
    79fa:	02 c0       	rjmp	.+4      	; 0x7a00 <vfprintf+0x170>
    79fc:	6f ef       	ldi	r22, 0xFF	; 255
    79fe:	7f ef       	ldi	r23, 0xFF	; 255
    7a00:	c5 01       	movw	r24, r10
    7a02:	4e d1       	rcall	.+668    	; 0x7ca0 <strnlen>
    7a04:	4c 01       	movw	r8, r24
    7a06:	82 01       	movw	r16, r4
    7a08:	f3 2d       	mov	r31, r3
    7a0a:	ff 77       	andi	r31, 0x7F	; 127
    7a0c:	3f 2e       	mov	r3, r31
    7a0e:	15 c0       	rjmp	.+42     	; 0x7a3a <vfprintf+0x1aa>
    7a10:	28 01       	movw	r4, r16
    7a12:	22 e0       	ldi	r18, 0x02	; 2
    7a14:	42 0e       	add	r4, r18
    7a16:	51 1c       	adc	r5, r1
    7a18:	f8 01       	movw	r30, r16
    7a1a:	a0 80       	ld	r10, Z
    7a1c:	b1 80       	ldd	r11, Z+1	; 0x01
    7a1e:	36 fe       	sbrs	r3, 6
    7a20:	03 c0       	rjmp	.+6      	; 0x7a28 <vfprintf+0x198>
    7a22:	69 2d       	mov	r22, r9
    7a24:	70 e0       	ldi	r23, 0x00	; 0
    7a26:	02 c0       	rjmp	.+4      	; 0x7a2c <vfprintf+0x19c>
    7a28:	6f ef       	ldi	r22, 0xFF	; 255
    7a2a:	7f ef       	ldi	r23, 0xFF	; 255
    7a2c:	c5 01       	movw	r24, r10
    7a2e:	2d d1       	rcall	.+602    	; 0x7c8a <strnlen_P>
    7a30:	4c 01       	movw	r8, r24
    7a32:	f3 2d       	mov	r31, r3
    7a34:	f0 68       	ori	r31, 0x80	; 128
    7a36:	3f 2e       	mov	r3, r31
    7a38:	82 01       	movw	r16, r4
    7a3a:	33 fc       	sbrc	r3, 3
    7a3c:	19 c0       	rjmp	.+50     	; 0x7a70 <vfprintf+0x1e0>
    7a3e:	82 2d       	mov	r24, r2
    7a40:	90 e0       	ldi	r25, 0x00	; 0
    7a42:	88 16       	cp	r8, r24
    7a44:	99 06       	cpc	r9, r25
    7a46:	a0 f4       	brcc	.+40     	; 0x7a70 <vfprintf+0x1e0>
    7a48:	b6 01       	movw	r22, r12
    7a4a:	80 e2       	ldi	r24, 0x20	; 32
    7a4c:	90 e0       	ldi	r25, 0x00	; 0
    7a4e:	33 d1       	rcall	.+614    	; 0x7cb6 <fputc>
    7a50:	2a 94       	dec	r2
    7a52:	f5 cf       	rjmp	.-22     	; 0x7a3e <vfprintf+0x1ae>
    7a54:	f5 01       	movw	r30, r10
    7a56:	37 fc       	sbrc	r3, 7
    7a58:	85 91       	lpm	r24, Z+
    7a5a:	37 fe       	sbrs	r3, 7
    7a5c:	81 91       	ld	r24, Z+
    7a5e:	5f 01       	movw	r10, r30
    7a60:	b6 01       	movw	r22, r12
    7a62:	90 e0       	ldi	r25, 0x00	; 0
    7a64:	28 d1       	rcall	.+592    	; 0x7cb6 <fputc>
    7a66:	21 10       	cpse	r2, r1
    7a68:	2a 94       	dec	r2
    7a6a:	21 e0       	ldi	r18, 0x01	; 1
    7a6c:	82 1a       	sub	r8, r18
    7a6e:	91 08       	sbc	r9, r1
    7a70:	81 14       	cp	r8, r1
    7a72:	91 04       	cpc	r9, r1
    7a74:	79 f7       	brne	.-34     	; 0x7a54 <vfprintf+0x1c4>
    7a76:	e1 c0       	rjmp	.+450    	; 0x7c3a <vfprintf+0x3aa>
    7a78:	84 36       	cpi	r24, 0x64	; 100
    7a7a:	11 f0       	breq	.+4      	; 0x7a80 <vfprintf+0x1f0>
    7a7c:	89 36       	cpi	r24, 0x69	; 105
    7a7e:	39 f5       	brne	.+78     	; 0x7ace <vfprintf+0x23e>
    7a80:	f8 01       	movw	r30, r16
    7a82:	37 fe       	sbrs	r3, 7
    7a84:	07 c0       	rjmp	.+14     	; 0x7a94 <vfprintf+0x204>
    7a86:	60 81       	ld	r22, Z
    7a88:	71 81       	ldd	r23, Z+1	; 0x01
    7a8a:	82 81       	ldd	r24, Z+2	; 0x02
    7a8c:	93 81       	ldd	r25, Z+3	; 0x03
    7a8e:	0c 5f       	subi	r16, 0xFC	; 252
    7a90:	1f 4f       	sbci	r17, 0xFF	; 255
    7a92:	08 c0       	rjmp	.+16     	; 0x7aa4 <vfprintf+0x214>
    7a94:	60 81       	ld	r22, Z
    7a96:	71 81       	ldd	r23, Z+1	; 0x01
    7a98:	07 2e       	mov	r0, r23
    7a9a:	00 0c       	add	r0, r0
    7a9c:	88 0b       	sbc	r24, r24
    7a9e:	99 0b       	sbc	r25, r25
    7aa0:	0e 5f       	subi	r16, 0xFE	; 254
    7aa2:	1f 4f       	sbci	r17, 0xFF	; 255
    7aa4:	f3 2d       	mov	r31, r3
    7aa6:	ff 76       	andi	r31, 0x6F	; 111
    7aa8:	3f 2e       	mov	r3, r31
    7aaa:	97 ff       	sbrs	r25, 7
    7aac:	09 c0       	rjmp	.+18     	; 0x7ac0 <vfprintf+0x230>
    7aae:	90 95       	com	r25
    7ab0:	80 95       	com	r24
    7ab2:	70 95       	com	r23
    7ab4:	61 95       	neg	r22
    7ab6:	7f 4f       	sbci	r23, 0xFF	; 255
    7ab8:	8f 4f       	sbci	r24, 0xFF	; 255
    7aba:	9f 4f       	sbci	r25, 0xFF	; 255
    7abc:	f0 68       	ori	r31, 0x80	; 128
    7abe:	3f 2e       	mov	r3, r31
    7ac0:	2a e0       	ldi	r18, 0x0A	; 10
    7ac2:	30 e0       	ldi	r19, 0x00	; 0
    7ac4:	a3 01       	movw	r20, r6
    7ac6:	33 d1       	rcall	.+614    	; 0x7d2e <__ultoa_invert>
    7ac8:	88 2e       	mov	r8, r24
    7aca:	86 18       	sub	r8, r6
    7acc:	44 c0       	rjmp	.+136    	; 0x7b56 <vfprintf+0x2c6>
    7ace:	85 37       	cpi	r24, 0x75	; 117
    7ad0:	31 f4       	brne	.+12     	; 0x7ade <vfprintf+0x24e>
    7ad2:	23 2d       	mov	r18, r3
    7ad4:	2f 7e       	andi	r18, 0xEF	; 239
    7ad6:	b2 2e       	mov	r11, r18
    7ad8:	2a e0       	ldi	r18, 0x0A	; 10
    7ada:	30 e0       	ldi	r19, 0x00	; 0
    7adc:	25 c0       	rjmp	.+74     	; 0x7b28 <vfprintf+0x298>
    7ade:	93 2d       	mov	r25, r3
    7ae0:	99 7f       	andi	r25, 0xF9	; 249
    7ae2:	b9 2e       	mov	r11, r25
    7ae4:	8f 36       	cpi	r24, 0x6F	; 111
    7ae6:	c1 f0       	breq	.+48     	; 0x7b18 <vfprintf+0x288>
    7ae8:	18 f4       	brcc	.+6      	; 0x7af0 <vfprintf+0x260>
    7aea:	88 35       	cpi	r24, 0x58	; 88
    7aec:	79 f0       	breq	.+30     	; 0x7b0c <vfprintf+0x27c>
    7aee:	ae c0       	rjmp	.+348    	; 0x7c4c <vfprintf+0x3bc>
    7af0:	80 37       	cpi	r24, 0x70	; 112
    7af2:	19 f0       	breq	.+6      	; 0x7afa <vfprintf+0x26a>
    7af4:	88 37       	cpi	r24, 0x78	; 120
    7af6:	21 f0       	breq	.+8      	; 0x7b00 <vfprintf+0x270>
    7af8:	a9 c0       	rjmp	.+338    	; 0x7c4c <vfprintf+0x3bc>
    7afa:	e9 2f       	mov	r30, r25
    7afc:	e0 61       	ori	r30, 0x10	; 16
    7afe:	be 2e       	mov	r11, r30
    7b00:	b4 fe       	sbrs	r11, 4
    7b02:	0d c0       	rjmp	.+26     	; 0x7b1e <vfprintf+0x28e>
    7b04:	fb 2d       	mov	r31, r11
    7b06:	f4 60       	ori	r31, 0x04	; 4
    7b08:	bf 2e       	mov	r11, r31
    7b0a:	09 c0       	rjmp	.+18     	; 0x7b1e <vfprintf+0x28e>
    7b0c:	34 fe       	sbrs	r3, 4
    7b0e:	0a c0       	rjmp	.+20     	; 0x7b24 <vfprintf+0x294>
    7b10:	29 2f       	mov	r18, r25
    7b12:	26 60       	ori	r18, 0x06	; 6
    7b14:	b2 2e       	mov	r11, r18
    7b16:	06 c0       	rjmp	.+12     	; 0x7b24 <vfprintf+0x294>
    7b18:	28 e0       	ldi	r18, 0x08	; 8
    7b1a:	30 e0       	ldi	r19, 0x00	; 0
    7b1c:	05 c0       	rjmp	.+10     	; 0x7b28 <vfprintf+0x298>
    7b1e:	20 e1       	ldi	r18, 0x10	; 16
    7b20:	30 e0       	ldi	r19, 0x00	; 0
    7b22:	02 c0       	rjmp	.+4      	; 0x7b28 <vfprintf+0x298>
    7b24:	20 e1       	ldi	r18, 0x10	; 16
    7b26:	32 e0       	ldi	r19, 0x02	; 2
    7b28:	f8 01       	movw	r30, r16
    7b2a:	b7 fe       	sbrs	r11, 7
    7b2c:	07 c0       	rjmp	.+14     	; 0x7b3c <vfprintf+0x2ac>
    7b2e:	60 81       	ld	r22, Z
    7b30:	71 81       	ldd	r23, Z+1	; 0x01
    7b32:	82 81       	ldd	r24, Z+2	; 0x02
    7b34:	93 81       	ldd	r25, Z+3	; 0x03
    7b36:	0c 5f       	subi	r16, 0xFC	; 252
    7b38:	1f 4f       	sbci	r17, 0xFF	; 255
    7b3a:	06 c0       	rjmp	.+12     	; 0x7b48 <vfprintf+0x2b8>
    7b3c:	60 81       	ld	r22, Z
    7b3e:	71 81       	ldd	r23, Z+1	; 0x01
    7b40:	80 e0       	ldi	r24, 0x00	; 0
    7b42:	90 e0       	ldi	r25, 0x00	; 0
    7b44:	0e 5f       	subi	r16, 0xFE	; 254
    7b46:	1f 4f       	sbci	r17, 0xFF	; 255
    7b48:	a3 01       	movw	r20, r6
    7b4a:	f1 d0       	rcall	.+482    	; 0x7d2e <__ultoa_invert>
    7b4c:	88 2e       	mov	r8, r24
    7b4e:	86 18       	sub	r8, r6
    7b50:	fb 2d       	mov	r31, r11
    7b52:	ff 77       	andi	r31, 0x7F	; 127
    7b54:	3f 2e       	mov	r3, r31
    7b56:	36 fe       	sbrs	r3, 6
    7b58:	0d c0       	rjmp	.+26     	; 0x7b74 <vfprintf+0x2e4>
    7b5a:	23 2d       	mov	r18, r3
    7b5c:	2e 7f       	andi	r18, 0xFE	; 254
    7b5e:	a2 2e       	mov	r10, r18
    7b60:	89 14       	cp	r8, r9
    7b62:	58 f4       	brcc	.+22     	; 0x7b7a <vfprintf+0x2ea>
    7b64:	34 fe       	sbrs	r3, 4
    7b66:	0b c0       	rjmp	.+22     	; 0x7b7e <vfprintf+0x2ee>
    7b68:	32 fc       	sbrc	r3, 2
    7b6a:	09 c0       	rjmp	.+18     	; 0x7b7e <vfprintf+0x2ee>
    7b6c:	83 2d       	mov	r24, r3
    7b6e:	8e 7e       	andi	r24, 0xEE	; 238
    7b70:	a8 2e       	mov	r10, r24
    7b72:	05 c0       	rjmp	.+10     	; 0x7b7e <vfprintf+0x2ee>
    7b74:	b8 2c       	mov	r11, r8
    7b76:	a3 2c       	mov	r10, r3
    7b78:	03 c0       	rjmp	.+6      	; 0x7b80 <vfprintf+0x2f0>
    7b7a:	b8 2c       	mov	r11, r8
    7b7c:	01 c0       	rjmp	.+2      	; 0x7b80 <vfprintf+0x2f0>
    7b7e:	b9 2c       	mov	r11, r9
    7b80:	a4 fe       	sbrs	r10, 4
    7b82:	0f c0       	rjmp	.+30     	; 0x7ba2 <vfprintf+0x312>
    7b84:	fe 01       	movw	r30, r28
    7b86:	e8 0d       	add	r30, r8
    7b88:	f1 1d       	adc	r31, r1
    7b8a:	80 81       	ld	r24, Z
    7b8c:	80 33       	cpi	r24, 0x30	; 48
    7b8e:	21 f4       	brne	.+8      	; 0x7b98 <vfprintf+0x308>
    7b90:	9a 2d       	mov	r25, r10
    7b92:	99 7e       	andi	r25, 0xE9	; 233
    7b94:	a9 2e       	mov	r10, r25
    7b96:	09 c0       	rjmp	.+18     	; 0x7baa <vfprintf+0x31a>
    7b98:	a2 fe       	sbrs	r10, 2
    7b9a:	06 c0       	rjmp	.+12     	; 0x7ba8 <vfprintf+0x318>
    7b9c:	b3 94       	inc	r11
    7b9e:	b3 94       	inc	r11
    7ba0:	04 c0       	rjmp	.+8      	; 0x7baa <vfprintf+0x31a>
    7ba2:	8a 2d       	mov	r24, r10
    7ba4:	86 78       	andi	r24, 0x86	; 134
    7ba6:	09 f0       	breq	.+2      	; 0x7baa <vfprintf+0x31a>
    7ba8:	b3 94       	inc	r11
    7baa:	a3 fc       	sbrc	r10, 3
    7bac:	10 c0       	rjmp	.+32     	; 0x7bce <vfprintf+0x33e>
    7bae:	a0 fe       	sbrs	r10, 0
    7bb0:	06 c0       	rjmp	.+12     	; 0x7bbe <vfprintf+0x32e>
    7bb2:	b2 14       	cp	r11, r2
    7bb4:	80 f4       	brcc	.+32     	; 0x7bd6 <vfprintf+0x346>
    7bb6:	28 0c       	add	r2, r8
    7bb8:	92 2c       	mov	r9, r2
    7bba:	9b 18       	sub	r9, r11
    7bbc:	0d c0       	rjmp	.+26     	; 0x7bd8 <vfprintf+0x348>
    7bbe:	b2 14       	cp	r11, r2
    7bc0:	58 f4       	brcc	.+22     	; 0x7bd8 <vfprintf+0x348>
    7bc2:	b6 01       	movw	r22, r12
    7bc4:	80 e2       	ldi	r24, 0x20	; 32
    7bc6:	90 e0       	ldi	r25, 0x00	; 0
    7bc8:	76 d0       	rcall	.+236    	; 0x7cb6 <fputc>
    7bca:	b3 94       	inc	r11
    7bcc:	f8 cf       	rjmp	.-16     	; 0x7bbe <vfprintf+0x32e>
    7bce:	b2 14       	cp	r11, r2
    7bd0:	18 f4       	brcc	.+6      	; 0x7bd8 <vfprintf+0x348>
    7bd2:	2b 18       	sub	r2, r11
    7bd4:	02 c0       	rjmp	.+4      	; 0x7bda <vfprintf+0x34a>
    7bd6:	98 2c       	mov	r9, r8
    7bd8:	21 2c       	mov	r2, r1
    7bda:	a4 fe       	sbrs	r10, 4
    7bdc:	0f c0       	rjmp	.+30     	; 0x7bfc <vfprintf+0x36c>
    7bde:	b6 01       	movw	r22, r12
    7be0:	80 e3       	ldi	r24, 0x30	; 48
    7be2:	90 e0       	ldi	r25, 0x00	; 0
    7be4:	68 d0       	rcall	.+208    	; 0x7cb6 <fputc>
    7be6:	a2 fe       	sbrs	r10, 2
    7be8:	16 c0       	rjmp	.+44     	; 0x7c16 <vfprintf+0x386>
    7bea:	a1 fc       	sbrc	r10, 1
    7bec:	03 c0       	rjmp	.+6      	; 0x7bf4 <vfprintf+0x364>
    7bee:	88 e7       	ldi	r24, 0x78	; 120
    7bf0:	90 e0       	ldi	r25, 0x00	; 0
    7bf2:	02 c0       	rjmp	.+4      	; 0x7bf8 <vfprintf+0x368>
    7bf4:	88 e5       	ldi	r24, 0x58	; 88
    7bf6:	90 e0       	ldi	r25, 0x00	; 0
    7bf8:	b6 01       	movw	r22, r12
    7bfa:	0c c0       	rjmp	.+24     	; 0x7c14 <vfprintf+0x384>
    7bfc:	8a 2d       	mov	r24, r10
    7bfe:	86 78       	andi	r24, 0x86	; 134
    7c00:	51 f0       	breq	.+20     	; 0x7c16 <vfprintf+0x386>
    7c02:	a1 fe       	sbrs	r10, 1
    7c04:	02 c0       	rjmp	.+4      	; 0x7c0a <vfprintf+0x37a>
    7c06:	8b e2       	ldi	r24, 0x2B	; 43
    7c08:	01 c0       	rjmp	.+2      	; 0x7c0c <vfprintf+0x37c>
    7c0a:	80 e2       	ldi	r24, 0x20	; 32
    7c0c:	a7 fc       	sbrc	r10, 7
    7c0e:	8d e2       	ldi	r24, 0x2D	; 45
    7c10:	b6 01       	movw	r22, r12
    7c12:	90 e0       	ldi	r25, 0x00	; 0
    7c14:	50 d0       	rcall	.+160    	; 0x7cb6 <fputc>
    7c16:	89 14       	cp	r8, r9
    7c18:	30 f4       	brcc	.+12     	; 0x7c26 <vfprintf+0x396>
    7c1a:	b6 01       	movw	r22, r12
    7c1c:	80 e3       	ldi	r24, 0x30	; 48
    7c1e:	90 e0       	ldi	r25, 0x00	; 0
    7c20:	4a d0       	rcall	.+148    	; 0x7cb6 <fputc>
    7c22:	9a 94       	dec	r9
    7c24:	f8 cf       	rjmp	.-16     	; 0x7c16 <vfprintf+0x386>
    7c26:	8a 94       	dec	r8
    7c28:	f3 01       	movw	r30, r6
    7c2a:	e8 0d       	add	r30, r8
    7c2c:	f1 1d       	adc	r31, r1
    7c2e:	80 81       	ld	r24, Z
    7c30:	b6 01       	movw	r22, r12
    7c32:	90 e0       	ldi	r25, 0x00	; 0
    7c34:	40 d0       	rcall	.+128    	; 0x7cb6 <fputc>
    7c36:	81 10       	cpse	r8, r1
    7c38:	f6 cf       	rjmp	.-20     	; 0x7c26 <vfprintf+0x396>
    7c3a:	22 20       	and	r2, r2
    7c3c:	09 f4       	brne	.+2      	; 0x7c40 <vfprintf+0x3b0>
    7c3e:	4e ce       	rjmp	.-868    	; 0x78dc <vfprintf+0x4c>
    7c40:	b6 01       	movw	r22, r12
    7c42:	80 e2       	ldi	r24, 0x20	; 32
    7c44:	90 e0       	ldi	r25, 0x00	; 0
    7c46:	37 d0       	rcall	.+110    	; 0x7cb6 <fputc>
    7c48:	2a 94       	dec	r2
    7c4a:	f7 cf       	rjmp	.-18     	; 0x7c3a <vfprintf+0x3aa>
    7c4c:	f6 01       	movw	r30, r12
    7c4e:	86 81       	ldd	r24, Z+6	; 0x06
    7c50:	97 81       	ldd	r25, Z+7	; 0x07
    7c52:	02 c0       	rjmp	.+4      	; 0x7c58 <vfprintf+0x3c8>
    7c54:	8f ef       	ldi	r24, 0xFF	; 255
    7c56:	9f ef       	ldi	r25, 0xFF	; 255
    7c58:	2b 96       	adiw	r28, 0x0b	; 11
    7c5a:	0f b6       	in	r0, 0x3f	; 63
    7c5c:	f8 94       	cli
    7c5e:	de bf       	out	0x3e, r29	; 62
    7c60:	0f be       	out	0x3f, r0	; 63
    7c62:	cd bf       	out	0x3d, r28	; 61
    7c64:	df 91       	pop	r29
    7c66:	cf 91       	pop	r28
    7c68:	1f 91       	pop	r17
    7c6a:	0f 91       	pop	r16
    7c6c:	ff 90       	pop	r15
    7c6e:	ef 90       	pop	r14
    7c70:	df 90       	pop	r13
    7c72:	cf 90       	pop	r12
    7c74:	bf 90       	pop	r11
    7c76:	af 90       	pop	r10
    7c78:	9f 90       	pop	r9
    7c7a:	8f 90       	pop	r8
    7c7c:	7f 90       	pop	r7
    7c7e:	6f 90       	pop	r6
    7c80:	5f 90       	pop	r5
    7c82:	4f 90       	pop	r4
    7c84:	3f 90       	pop	r3
    7c86:	2f 90       	pop	r2
    7c88:	08 95       	ret

00007c8a <strnlen_P>:
    7c8a:	fc 01       	movw	r30, r24
    7c8c:	05 90       	lpm	r0, Z+
    7c8e:	61 50       	subi	r22, 0x01	; 1
    7c90:	70 40       	sbci	r23, 0x00	; 0
    7c92:	01 10       	cpse	r0, r1
    7c94:	d8 f7       	brcc	.-10     	; 0x7c8c <strnlen_P+0x2>
    7c96:	80 95       	com	r24
    7c98:	90 95       	com	r25
    7c9a:	8e 0f       	add	r24, r30
    7c9c:	9f 1f       	adc	r25, r31
    7c9e:	08 95       	ret

00007ca0 <strnlen>:
    7ca0:	fc 01       	movw	r30, r24
    7ca2:	61 50       	subi	r22, 0x01	; 1
    7ca4:	70 40       	sbci	r23, 0x00	; 0
    7ca6:	01 90       	ld	r0, Z+
    7ca8:	01 10       	cpse	r0, r1
    7caa:	d8 f7       	brcc	.-10     	; 0x7ca2 <strnlen+0x2>
    7cac:	80 95       	com	r24
    7cae:	90 95       	com	r25
    7cb0:	8e 0f       	add	r24, r30
    7cb2:	9f 1f       	adc	r25, r31
    7cb4:	08 95       	ret

00007cb6 <fputc>:
    7cb6:	0f 93       	push	r16
    7cb8:	1f 93       	push	r17
    7cba:	cf 93       	push	r28
    7cbc:	df 93       	push	r29
    7cbe:	fb 01       	movw	r30, r22
    7cc0:	23 81       	ldd	r18, Z+3	; 0x03
    7cc2:	21 fd       	sbrc	r18, 1
    7cc4:	03 c0       	rjmp	.+6      	; 0x7ccc <fputc+0x16>
    7cc6:	8f ef       	ldi	r24, 0xFF	; 255
    7cc8:	9f ef       	ldi	r25, 0xFF	; 255
    7cca:	2c c0       	rjmp	.+88     	; 0x7d24 <fputc+0x6e>
    7ccc:	22 ff       	sbrs	r18, 2
    7cce:	16 c0       	rjmp	.+44     	; 0x7cfc <fputc+0x46>
    7cd0:	46 81       	ldd	r20, Z+6	; 0x06
    7cd2:	57 81       	ldd	r21, Z+7	; 0x07
    7cd4:	24 81       	ldd	r18, Z+4	; 0x04
    7cd6:	35 81       	ldd	r19, Z+5	; 0x05
    7cd8:	42 17       	cp	r20, r18
    7cda:	53 07       	cpc	r21, r19
    7cdc:	44 f4       	brge	.+16     	; 0x7cee <fputc+0x38>
    7cde:	a0 81       	ld	r26, Z
    7ce0:	b1 81       	ldd	r27, Z+1	; 0x01
    7ce2:	9d 01       	movw	r18, r26
    7ce4:	2f 5f       	subi	r18, 0xFF	; 255
    7ce6:	3f 4f       	sbci	r19, 0xFF	; 255
    7ce8:	31 83       	std	Z+1, r19	; 0x01
    7cea:	20 83       	st	Z, r18
    7cec:	8c 93       	st	X, r24
    7cee:	26 81       	ldd	r18, Z+6	; 0x06
    7cf0:	37 81       	ldd	r19, Z+7	; 0x07
    7cf2:	2f 5f       	subi	r18, 0xFF	; 255
    7cf4:	3f 4f       	sbci	r19, 0xFF	; 255
    7cf6:	37 83       	std	Z+7, r19	; 0x07
    7cf8:	26 83       	std	Z+6, r18	; 0x06
    7cfa:	14 c0       	rjmp	.+40     	; 0x7d24 <fputc+0x6e>
    7cfc:	8b 01       	movw	r16, r22
    7cfe:	ec 01       	movw	r28, r24
    7d00:	fb 01       	movw	r30, r22
    7d02:	00 84       	ldd	r0, Z+8	; 0x08
    7d04:	f1 85       	ldd	r31, Z+9	; 0x09
    7d06:	e0 2d       	mov	r30, r0
    7d08:	09 95       	icall
    7d0a:	89 2b       	or	r24, r25
    7d0c:	e1 f6       	brne	.-72     	; 0x7cc6 <fputc+0x10>
    7d0e:	d8 01       	movw	r26, r16
    7d10:	16 96       	adiw	r26, 0x06	; 6
    7d12:	8d 91       	ld	r24, X+
    7d14:	9c 91       	ld	r25, X
    7d16:	17 97       	sbiw	r26, 0x07	; 7
    7d18:	01 96       	adiw	r24, 0x01	; 1
    7d1a:	17 96       	adiw	r26, 0x07	; 7
    7d1c:	9c 93       	st	X, r25
    7d1e:	8e 93       	st	-X, r24
    7d20:	16 97       	sbiw	r26, 0x06	; 6
    7d22:	ce 01       	movw	r24, r28
    7d24:	df 91       	pop	r29
    7d26:	cf 91       	pop	r28
    7d28:	1f 91       	pop	r17
    7d2a:	0f 91       	pop	r16
    7d2c:	08 95       	ret

00007d2e <__ultoa_invert>:
    7d2e:	fa 01       	movw	r30, r20
    7d30:	aa 27       	eor	r26, r26
    7d32:	28 30       	cpi	r18, 0x08	; 8
    7d34:	51 f1       	breq	.+84     	; 0x7d8a <__ultoa_invert+0x5c>
    7d36:	20 31       	cpi	r18, 0x10	; 16
    7d38:	81 f1       	breq	.+96     	; 0x7d9a <__ultoa_invert+0x6c>
    7d3a:	e8 94       	clt
    7d3c:	6f 93       	push	r22
    7d3e:	6e 7f       	andi	r22, 0xFE	; 254
    7d40:	6e 5f       	subi	r22, 0xFE	; 254
    7d42:	7f 4f       	sbci	r23, 0xFF	; 255
    7d44:	8f 4f       	sbci	r24, 0xFF	; 255
    7d46:	9f 4f       	sbci	r25, 0xFF	; 255
    7d48:	af 4f       	sbci	r26, 0xFF	; 255
    7d4a:	b1 e0       	ldi	r27, 0x01	; 1
    7d4c:	3e d0       	rcall	.+124    	; 0x7dca <__ultoa_invert+0x9c>
    7d4e:	b4 e0       	ldi	r27, 0x04	; 4
    7d50:	3c d0       	rcall	.+120    	; 0x7dca <__ultoa_invert+0x9c>
    7d52:	67 0f       	add	r22, r23
    7d54:	78 1f       	adc	r23, r24
    7d56:	89 1f       	adc	r24, r25
    7d58:	9a 1f       	adc	r25, r26
    7d5a:	a1 1d       	adc	r26, r1
    7d5c:	68 0f       	add	r22, r24
    7d5e:	79 1f       	adc	r23, r25
    7d60:	8a 1f       	adc	r24, r26
    7d62:	91 1d       	adc	r25, r1
    7d64:	a1 1d       	adc	r26, r1
    7d66:	6a 0f       	add	r22, r26
    7d68:	71 1d       	adc	r23, r1
    7d6a:	81 1d       	adc	r24, r1
    7d6c:	91 1d       	adc	r25, r1
    7d6e:	a1 1d       	adc	r26, r1
    7d70:	20 d0       	rcall	.+64     	; 0x7db2 <__ultoa_invert+0x84>
    7d72:	09 f4       	brne	.+2      	; 0x7d76 <__ultoa_invert+0x48>
    7d74:	68 94       	set
    7d76:	3f 91       	pop	r19
    7d78:	2a e0       	ldi	r18, 0x0A	; 10
    7d7a:	26 9f       	mul	r18, r22
    7d7c:	11 24       	eor	r1, r1
    7d7e:	30 19       	sub	r19, r0
    7d80:	30 5d       	subi	r19, 0xD0	; 208
    7d82:	31 93       	st	Z+, r19
    7d84:	de f6       	brtc	.-74     	; 0x7d3c <__ultoa_invert+0xe>
    7d86:	cf 01       	movw	r24, r30
    7d88:	08 95       	ret
    7d8a:	46 2f       	mov	r20, r22
    7d8c:	47 70       	andi	r20, 0x07	; 7
    7d8e:	40 5d       	subi	r20, 0xD0	; 208
    7d90:	41 93       	st	Z+, r20
    7d92:	b3 e0       	ldi	r27, 0x03	; 3
    7d94:	0f d0       	rcall	.+30     	; 0x7db4 <__ultoa_invert+0x86>
    7d96:	c9 f7       	brne	.-14     	; 0x7d8a <__ultoa_invert+0x5c>
    7d98:	f6 cf       	rjmp	.-20     	; 0x7d86 <__ultoa_invert+0x58>
    7d9a:	46 2f       	mov	r20, r22
    7d9c:	4f 70       	andi	r20, 0x0F	; 15
    7d9e:	40 5d       	subi	r20, 0xD0	; 208
    7da0:	4a 33       	cpi	r20, 0x3A	; 58
    7da2:	18 f0       	brcs	.+6      	; 0x7daa <__ultoa_invert+0x7c>
    7da4:	49 5d       	subi	r20, 0xD9	; 217
    7da6:	31 fd       	sbrc	r19, 1
    7da8:	40 52       	subi	r20, 0x20	; 32
    7daa:	41 93       	st	Z+, r20
    7dac:	02 d0       	rcall	.+4      	; 0x7db2 <__ultoa_invert+0x84>
    7dae:	a9 f7       	brne	.-22     	; 0x7d9a <__ultoa_invert+0x6c>
    7db0:	ea cf       	rjmp	.-44     	; 0x7d86 <__ultoa_invert+0x58>
    7db2:	b4 e0       	ldi	r27, 0x04	; 4
    7db4:	a6 95       	lsr	r26
    7db6:	97 95       	ror	r25
    7db8:	87 95       	ror	r24
    7dba:	77 95       	ror	r23
    7dbc:	67 95       	ror	r22
    7dbe:	ba 95       	dec	r27
    7dc0:	c9 f7       	brne	.-14     	; 0x7db4 <__ultoa_invert+0x86>
    7dc2:	00 97       	sbiw	r24, 0x00	; 0
    7dc4:	61 05       	cpc	r22, r1
    7dc6:	71 05       	cpc	r23, r1
    7dc8:	08 95       	ret
    7dca:	9b 01       	movw	r18, r22
    7dcc:	ac 01       	movw	r20, r24
    7dce:	0a 2e       	mov	r0, r26
    7dd0:	06 94       	lsr	r0
    7dd2:	57 95       	ror	r21
    7dd4:	47 95       	ror	r20
    7dd6:	37 95       	ror	r19
    7dd8:	27 95       	ror	r18
    7dda:	ba 95       	dec	r27
    7ddc:	c9 f7       	brne	.-14     	; 0x7dd0 <__ultoa_invert+0xa2>
    7dde:	62 0f       	add	r22, r18
    7de0:	73 1f       	adc	r23, r19
    7de2:	84 1f       	adc	r24, r20
    7de4:	95 1f       	adc	r25, r21
    7de6:	a0 1d       	adc	r26, r0
    7de8:	08 95       	ret

00007dea <_exit>:
    7dea:	f8 94       	cli

00007dec <__stop_program>:
    7dec:	ff cf       	rjmp	.-2      	; 0x7dec <__stop_program>
