
# Kernel Pwn å­¦ä¹ ä¹‹è·¯ï¼ˆå››ï¼‰


                                é˜…è¯»é‡ Â Â 
                                **335129**
                            
                        |
                        
                                                                                                                                    ![](./img/202988/AAffA0nNPuCLAAAAAElFTkSuQmCC)
                                                                                            



[![](./img/202988/t012b90699683ce2270.jpg)](./img/202988/t012b90699683ce2270.jpg)



## 0x01 å‰è¨€

ç”±äºå…³äºKernelå®‰å…¨çš„æ–‡ç« å®åœ¨è¿‡äºç¹æ‚ï¼Œæœ¬æ–‡æœ‰éƒ¨åˆ†å†…å®¹å¤§ç¯‡å¹…æˆ–å…¨æ–‡å¼•ç”¨äº†å‚è€ƒæ–‡çŒ®ï¼Œè‹¥å‡ºç°æ­¤æƒ…å†µçš„ï¼Œå°†åœ¨ç›¸å…³å†…å®¹çš„å¼€å¤´äºˆä»¥è¯´æ˜ï¼Œéƒ¨åˆ†å¼•ç”¨å‚è€ƒæ–‡çŒ®çš„å°†åœ¨æ–‡ä»¶ç»“å°¾çš„å‚è€ƒé“¾æ¥ä¸­æ³¨æ˜ã€‚

Kernelçš„ç›¸å…³çŸ¥è¯†ä»¥åŠä¸€äº›å®ä¾‹åœ¨Kernelä¸­çš„åˆ©ç”¨å·²ç»åœ¨Kernel Pwn å­¦ä¹ ä¹‹è·¯(ä¸€)(äºŒ)ç»™äºˆäº†è¯´æ˜

Kernelä¸­å†…å­˜ç®¡ç†çš„ç›¸å…³çŸ¥è¯†å·²ç»åœ¨Kernel Pwn å­¦ä¹ ä¹‹è·¯(ä¸‰)ç»™äºˆäº†è¯´æ˜

æœ¬æ–‡ä»¥åŠæ¥ä¸‹æ¥çš„å‡ ç¯‡æ–‡ç« å°†ä¸»è¦ä»¥ç³»ç»Ÿè°ƒç”¨ä¸ºä¾‹ä»‹ç»å†…æ ¸ä¸­çš„ä¸­æ–­å¤„ç†æœºåˆ¶ã€‚æœ¬æ–‡æ¶‰åŠåˆ°çš„æ‰€æœ‰`Linux Kernel`ç›¸å…³ä»£ç å‡åŸºäº`5.6.2`ç‰ˆæœ¬ã€‚

é™äºç¯‡å¹…çš„åŸå› ï¼Œæœ¬æ–‡ä»…ä»‹ç»äº†`IDT`çš„åˆå§‹åŒ–ï¼Œä¸‹ä¸€ç¯‡æ–‡ç« å°†æ›´å¤šçš„æ¶‰åŠä¸­æ–­æœåŠ¡å‡½æ•°çš„å†…å®¹~

ã€ä¼ é€é—¨ã€‘ï¼š[Kernel Pwn å­¦ä¹ ä¹‹è·¯(ä¸€)](https://www.anquanke.com/post/id/201043)

ã€ä¼ é€é—¨ã€‘ï¼š[Kernel Pwn å­¦ä¹ ä¹‹è·¯(äºŒ)](https://www.anquanke.com/post/id/201454)

ã€ä¼ é€é—¨ã€‘ï¼š[Kernel Pwn å­¦ä¹ ä¹‹è·¯(ä¸‰)](https://www.anquanke.com/post/id/202371)



## 0x02 ä¸­æ–­çš„æ¦‚è¿°

### <a class="reference-link" name="%E4%BB%80%E4%B9%88%E6%98%AF%E4%B8%AD%E6%96%AD"></a>ä»€ä¹ˆæ˜¯ä¸­æ–­

ä¸­æ–­æ˜¯æŒ‡åœ¨CPUæ­£å¸¸è¿è¡ŒæœŸé—´ï¼Œç”±äºå†…å¤–éƒ¨äº‹ä»¶æˆ–ç”±ç¨‹åºé¢„å…ˆå®‰æ’çš„äº‹ä»¶å¼•èµ·çš„CPUæš‚æ—¶åœæ­¢æ­£åœ¨è¿è¡Œçš„ç¨‹åºï¼Œè½¬è€Œä¸ºè¯¥å†…éƒ¨æˆ–å¤–éƒ¨äº‹ä»¶æˆ–é¢„å…ˆå®‰æ’çš„äº‹ä»¶æœåŠ¡çš„ç¨‹åºä¸­å»ï¼ŒæœåŠ¡å®Œæ¯•åå†è¿”å›å»ç»§ç»­è¿è¡Œè¢«æš‚æ—¶ä¸­æ–­çš„ç¨‹åºã€‚

è¿™é‡Œæˆ‘ä»¬å¯ä»¥ä¸¾ä¸€ä¸ªæ¯”è¾ƒå®é™…çš„ä¾‹å­ğŸŒ°ï¼š

æ¯”å¦‚è¯´æˆ‘æ­£åœ¨å¨æˆ¿ç”¨ç…¤æ°”çƒ§ä¸€å£¶æ°´ï¼Œè¿™æ ·å°±åªèƒ½å®ˆåœ¨å¨æˆ¿é‡Œï¼Œè‹¦è‹¦ç­‰ç€æ°´å¼€â€”â€”å¦‚æœæ°´æº¢å‡ºæ¥æµ‡ç­äº†ç…¤æ°”ï¼Œæœ‰å¯èƒ½å°±è¦å‘ç”Ÿä¸€åœºç¾éš¾äº†ã€‚ç­‰å•Šç­‰å•Šï¼Œå¤–è¾¹çªç„¶ä¼ æ¥äº†æƒŠå¥‡çš„å«å£°â€œæ€ä¹ˆä¸å…³æ°´é¾™å¤´ï¼Ÿâ€ï¼Œäºæ˜¯æˆ‘æƒ­æ„§çš„å‘ç°ï¼Œåˆšæ‰æ¥æ°´ä¹‹ååªé¡¾ç€æŠ±æ€¨è¿™ä»½æ— èŠçš„å·®äº‹ï¼Œå±…ç„¶å¿˜äº†è¿™äº‹ï¼Œäºæ˜¯æ…Œæ…Œå¼ å¼ çš„å†²å‘æ°´ç®¡ï¼Œä¸‰ä¸‹ä¸¤ä¸‹å…³äº†é¾™å¤´ï¼Œå£°éŸ³åˆä¼ åˆ°è€³è¾¹ï¼Œâ€œæ€ä¹ˆå¹²ä»€ä¹ˆéƒ½æ˜¯è¿™ä¹ˆé©¬è™ï¼Ÿâ€ã€‚ä¼¸ä¼¸èˆŒå¤´ï¼Œè¿™ä»¶å°äº‹å°±è¿™ä¹ˆè¿‡å»äº†ï¼Œæˆ‘è½å¯çš„çœ¼ç¥åˆè½åœ¨äº†æ°´å£¶ä¸Šã€‚

é—¨å¤–å¿½ç„¶åˆä¼ æ¥äº†é“¿é”µæœ‰åŠ›çš„æ­Œå£°ï¼Œæˆ‘æœ€å–œæ¬¢çš„å¤è£…å‰§è¦å¼€æ¼”äº†ï¼ŒçœŸæƒ³å¤ºé—¨è€Œå‡ºï¼Œç„¶è€Œï¼Œå¬ç€æ°´å£¶å‘å‡ºâ€œå’•å˜Ÿå’•å˜Ÿâ€çš„å£°éŸ³ï¼Œæˆ‘æ¸…æ¥šï¼šé™¤éç­‰åˆ°æ°´å¼€ï¼Œå¦åˆ™æ²¡æœ‰æˆ‘äº«å—äººç”Ÿçš„æ—¶å€™ã€‚åœ¨è¿™ä¸ªåœºæ™¯ä¸­ï¼Œæˆ‘æ˜¯å”¯ä¸€å…·æœ‰å¤„ç†èƒ½åŠ›çš„ä¸»ä½“ï¼Œä¸ç®¡æ˜¯çƒ§æ°´ã€å…³æ°´é¾™å¤´è¿˜æ˜¯çœ‹ç”µè§†ï¼ŒåŒä¸€ä¸ªæ—¶é—´ç‚¹ä¸Šæˆ‘åªèƒ½å¹²ä¸€ä»¶äº‹æƒ…ã€‚ä½†æ˜¯ï¼Œåœ¨æˆ‘ä¸“å¿ƒè‡´å¿—å¹²ä¸€ä»¶äº‹æƒ…æ—¶ï¼Œæ€»æœ‰è®¸å¤šæˆ–ç´§è¿«æˆ–ä¸ç´§è¿«çš„äº‹æƒ…çªç„¶å‡ºç°åœ¨é¢å‰ï¼Œéƒ½éœ€è¦å»å…³æ³¨ï¼Œæœ‰äº›è¿˜éœ€è¦æˆ‘åœä¸‹æ‰‹å¤´çš„å·¥ä½œé©¬ä¸Šå»å¤„ç†ã€‚åªæœ‰åœ¨å¤„ç†å®Œä¹‹åï¼Œæ–¹èƒ½å›å¤´å®Œæˆå…ˆå‰çš„ä»»åŠ¡ï¼Œâ€œæŠŠä¸€å£¶æ°´å½»åº•çƒ§å¼€ï¼â€

ä¸­æ–­æœºåˆ¶ä¸ä»…èµ‹äºˆäº†æˆ‘å¤„ç†æ„å¤–æƒ…å†µçš„èƒ½åŠ›ï¼Œå¦‚æœæˆ‘èƒ½å……åˆ†å‘æŒ¥è¿™ä¸ªæœºåˆ¶çš„å¦™ç”¨ï¼Œå°±å¯ä»¥â€œåŒæ—¶â€å®Œæˆå¤šä¸ªä»»åŠ¡äº†ã€‚å›åˆ°çƒ§æ°´çš„ä¾‹å­ï¼Œå®é™…ä¸Šï¼Œæ— è®ºæˆ‘åœ¨ä¸åœ¨å¨æˆ¿ï¼Œç…¤æ°”ç¶æ€»æ˜¯ä¼šæŠŠæ°´çƒ§å¼€çš„ï¼Œæˆ‘è¦åšçš„ï¼Œåªä¸è¿‡æ˜¯åŠæ—¶å…³æ‰ç…¤æ°”ç¶è€Œå·²ï¼Œä¸ºäº†è¿™ä¹ˆä¸€ä¸ªä¸€ç§’é’Ÿå°±èƒ½å®Œæˆçš„åŠ¨ä½œï¼Œå´è®©æˆ‘æ­»æ­»åœ°å®ˆå€™åœ¨å¨æˆ¿é‡Œï¼Œåœ¨10åˆ†é’Ÿçš„æ—¶é—´é‡Œä¸åœåœ°çœ‹å£¶å˜´æ˜¯ä¸æ˜¯å†’è’¸æ°”ï¼Œæ€ä¹ˆè¯´éƒ½ä¸åˆ’ç®—ã€‚æˆ‘å†³å®šå®‰ä¸‹å¿ƒæ¥çœ‹ç”µè§†ã€‚å½“ç„¶ï¼Œåœ¨æœ‰ç”Ÿä¹‹å¹´ï¼Œæˆ‘éƒ½ä¸å¸Œæœ›è®©å¨æˆ¿æˆä¸ºç«æµ·ï¼Œäºæ˜¯æˆ‘ä¸Šäº†é—¹é’Ÿï¼Œ10åˆ†é’Ÿä»¥åå®ƒä¼šå‘å‡ºâ€œå°–å«â€ï¼Œæé†’æˆ‘ç‚‰å­ä¸Šçš„æ°´çƒ§å¼€äº†ï¼Œé‚£æ—¶æˆ‘å†å»å…³ç…¤æ°”ä¹Ÿå®Œå…¨æ¥å¾—åŠã€‚æˆ‘ç”¨ä¸€ä¸ªä¸­æ–­ä¿¡å·â€”â€”é—¹é“ƒâ€”â€”æ¢æ¥äº†10åˆ†é’Ÿçš„æ¬¢ä¹æ—¶å…‰ï¼Œå¿ƒé‡Œä¸ç¦ç”±è¡·åœ°æ„Ÿå¹ï¼šä¸­æ–­æœºåˆ¶çœŸæ˜¯ä¸ªå¥½ä¸œè¥¿ã€‚

**æ­£æ˜¯ç”±äºä¸­æ–­æœºåˆ¶ï¼Œæˆ‘æ‰èƒ½æœ‰æ¡ä¸ç´Šåœ°â€œåŒæ—¶â€å®Œæˆå¤šä¸ªä»»åŠ¡ï¼Œä¸­æ–­æœºåˆ¶å®è´¨ä¸Šå¸®åŠ©æˆ‘æé«˜äº†å¹¶å‘â€œå¤„ç†â€èƒ½åŠ›ã€‚**å®ƒä¹Ÿèƒ½ç»™è®¡ç®—æœºç³»ç»Ÿå¸¦æ¥åŒæ ·çš„å¥½å¤„ï¼šå¦‚æœåœ¨é”®ç›˜æŒ‰ä¸‹çš„æ—¶å€™ä¼šå¾—åˆ°ä¸€ä¸ªä¸­æ–­ä¿¡å·ï¼ŒCPUå°±ä¸å¿…æ­»å®ˆç€ç­‰å¾…é”®ç›˜è¾“å…¥äº†ï¼›å¦‚æœç¡¬ç›˜è¯»å†™å®Œæˆåå‘é€ä¸€ä¸ªä¸­æ–­ä¿¡å·ï¼ŒCPUå°±å¯ä»¥è…¾å‡ºæ‰‹æ¥é›†ä¸­ç²¾åŠ›â€œæœåŠ¡å¤§ä¼—â€äº†â€”â€”æ— è®ºæ˜¯äººç±»æ•²æ‰“é”®ç›˜çš„æŒ‡å°–è¿˜æ˜¯æ¥å›è¯»å†™ä»‹è´¨çš„ç£å¤´ï¼Œè·ŸCPUçš„å¤„ç†é€Ÿåº¦ç›¸æ¯”ï¼Œéƒ½å¤ªæ…¢äº†ã€‚æ²¡æœ‰ä¸­æ–­æœºåˆ¶ï¼Œå°±åƒæˆ‘ä»¬è‹¦å®ˆå¨æˆ¿ä¸€æ ·ï¼Œè®¡ç®—æœºè°ˆä¸ä¸Šæœ‰ä»€ä¹ˆå¹¶è¡Œå¤„ç†èƒ½åŠ›ã€‚

è·Ÿäººç›¸ä¼¼ï¼ŒCPUä¹Ÿä¸€æ ·è¦é¢å¯¹çº·ç¹èŠœæ‚çš„å±€é¢â€”â€”ç°å®ä¸­çš„æ„å¤–æ˜¯æ— å¤„ä¸åœ¨çš„â€”â€”æœ‰å¯èƒ½æ˜¯ç”¨æˆ·ç­‰å¾—ä¸è€çƒ¦ï¼ŒçŒ›æ•²é”®ç›˜ï¼›æœ‰å¯èƒ½æ˜¯è¿ç®—ä¸­ç¢°åˆ°äº†0é™¤æ•°ï¼›è¿˜æœ‰å¯èƒ½ç½‘å¡çªç„¶æ¥æ”¶åˆ°äº†ä¸€ä¸ªæ–°çš„æ•°æ®åŒ…ã€‚è¿™äº›éƒ½éœ€è¦CPUå…·ä½“æƒ…å†µå…·ä½“åˆ†æï¼Œè¦ä¹ˆé©¬ä¸Šå¤„ç†ï¼Œè¦ä¹ˆæš‚ç¼“å“åº”ï¼Œè¦ä¹ˆç½®ä¹‹ä¸ç†ã€‚æ— è®ºå¦‚ä½•åº”å¯¹ï¼Œéƒ½éœ€è¦CPUæš‚åœâ€œæ‰‹å¤´â€çš„å·¥ä½œï¼Œæ‹¿å‡ºä¸€ç§å¯¹ç­–ï¼Œåªæœ‰åœ¨å“åº”ä¹‹åï¼Œæ–¹èƒ½å›å¤´å®Œæˆå…ˆå‰çš„ä½¿å‘½ï¼Œâ€œæŠŠä¸€å£¶æ°´å½»åº•çƒ§å¼€ï¼â€

### <a class="reference-link" name="%E4%B8%AD%E6%96%AD%E7%9A%84%E7%B1%BB%E5%9E%8B"></a>ä¸­æ–­çš„ç±»å‹

æ¦‚æ‹¬åœ°è¯´ï¼Œå¯ä»¥å°†ä¸­æ–­åˆ†ä¸ºä¸¤ä¸ªä¸»è¦ç±»åˆ«ï¼š
- å¤–éƒ¨æˆ–ç¡¬ä»¶äº§ç”Ÿçš„ä¸­æ–­ï¼ˆå¼‚æ­¥ä¸­æ–­ï¼‰
- è½¯ä»¶ç”Ÿæˆçš„ä¸­æ–­ï¼ˆåŒæ­¥ä¸­æ–­ï¼‰
å¼‚æ­¥ä¸­æ–­æ˜¯é€šè¿‡ç”± `Local APIC` æˆ–è€…ä¸ `Local APIC` è¿æ¥çš„å¤„ç†å™¨é’ˆè„šæ¥æ”¶ã€‚

åŒæ­¥ä¸­æ–­æ˜¯ç”±å¤„ç†å™¨è‡ªèº«çš„ç‰¹æ®Šæƒ…å†µå¼•èµ·(æœ‰æ—¶ä½¿ç”¨ç‰¹æ®Šæ¶æ„çš„æŒ‡ä»¤)ã€‚ä¸€ä¸ªå¸¸è§çš„ä¾‹å­æ˜¯æ˜¯`division by zero`ï¼ˆé™¤é›¶é”™è¯¯ï¼‰ï¼Œå¦ä¸€ä¸ªç¤ºä¾‹æ˜¯ä½¿ç”¨`syscall`æŒ‡ä»¤é€€å‡ºç¨‹åºã€‚

å¦‚å‰æ‰€è¿°ï¼Œä¸­æ–­å¯ä»¥åœ¨ä»»ä½•æ—¶é—´å› ä¸ºè¶…å‡ºä»£ç å’Œ CPU æ§åˆ¶çš„åŸå› è€Œå‘ç”Ÿã€‚å¯¹äºåŒæ­¥ä¸­æ–­ï¼Œè¿˜å¯ä»¥åˆ†ä¸ºä¸‰ç±»ï¼š
<li>
`Faults`ï¼ˆæ•…éšœï¼‰â€”â€” è¿™æ˜¯åœ¨æ‰§è¡Œâ€œä¸å®Œå–„çš„â€æŒ‡ä»¤ä¹‹å‰æŠ¥å‘Šçš„å¼‚å¸¸ï¼Œä¸­æ–­æœåŠ¡ç¨‹åºè¿è¡Œç»“æŸåå…è®¸æ¢å¤è¢«ä¸­æ–­çš„ç¨‹åºã€‚</li>
<li>
`Traps`ï¼ˆé™·é—¨ï¼‰â€”â€” è¿™æ˜¯åœ¨æ‰§è¡Œ`trap`æŒ‡ä»¤ä¹‹åå³åˆ»æŠ¥å‘Šçš„å¼‚å¸¸ï¼Œä¸­æ–­æœåŠ¡ç¨‹åºè¿è¡Œç»“æŸåå…è®¸æ¢å¤è¢«ä¸­æ–­çš„ç¨‹åºã€‚</li>
<li>
`Aborts`ï¼ˆç»ˆæ­¢ï¼‰â€”â€” è¿™ç§å¼‚å¸¸ä»ä¸æŠ¥å‘Šå¼•èµ·å¼‚å¸¸çš„ç²¾ç¡®æŒ‡ä»¤ï¼Œä¸­æ–­æœåŠ¡ç¨‹åºè¿è¡Œç»“æŸä¸å…è®¸æ¢å¤è¢«ä¸­æ–­çš„ç¨‹åºã€‚</li>
å¦å¤–ï¼Œä¸­æ–­åˆå¯åˆ†ä¸ºå¯å±è”½ä¸­æ–­(`Maskable interrupt`)å’Œéå±è”½ä¸­æ–­(`Nomaskable interrupt`)ã€‚

å¯¹äºå¯å±è”½ä¸­æ–­ï¼Œåœ¨`x86_64`æ¶æ„ä¸­ï¼Œå¯ä»¥ä½¿ç”¨`cli`å‘½ä»¤é˜»æ­¢ä¸­æ–­ä¿¡å·çš„å‘é€ã€‚

```
/* In /source/arch/x86/include/asm/irqflags.h#L47 */

static inline void native_irq_disable(void)
{
    asm volatile("cli": : :"memory");
}

static inline void native_irq_enable(void)
{
    asm volatile("sti": : :"memory");
}
```

å¯å±è”½ä¸­æ–­èƒ½å¦å‘é€å–å†³äºä¸­æ–­å¯„å­˜å™¨ä¸­çš„`IF`æ ‡å¿—ä½ã€‚

`cli`å‘½ä»¤ä¼šå°†åœ¨è¿™ä¸ªæ ‡å¿—ä½æ¸…é™¤ï¼Œè€Œ`sti`å‘½ä»¤ä¼šå°†è¿™ä¸ªæ ‡å¿—ä½ç½®ä½ã€‚

éå±è”½ä¸­æ–­å°†ä¼šå§‹ç»ˆè¿›è¡ŒæŠ¥å‘Šï¼Œ**é€šå¸¸ï¼Œç¡¬ä»¶äº§ç”Ÿçš„ä»»ä½•é”™è¯¯éƒ½å°†ä½œä¸ºéå±è”½ä¸­æ–­è¿›è¡ŒæŠ¥å‘Šï¼**

### <a class="reference-link" name="%E4%B8%AD%E6%96%AD%E7%9A%84%E4%BA%A7%E7%94%9F"></a>ä¸­æ–­çš„äº§ç”Ÿ

ç®€åŒ–èµ·è§ï¼Œå‡å®šæ¯ä¸€ä¸ªç‰©ç†ç¡¬ä»¶éƒ½æœ‰ä¸€æ ¹è¿æ¥ CPU çš„ä¸­æ–­çº¿ã€‚è®¾å¤‡å¯ä»¥ä½¿ç”¨å®ƒå‘CPUå‘å‡ºä¸­æ–­ä¿¡å·ã€‚ä½†æ˜¯ï¼Œè¿™ä¸ªä¸­æ–­ä¿¡å·å¹¶ä¸ä¼šç›´æ¥å‘é€ç»™CPUã€‚åœ¨è€æ—§çš„æœºå™¨ä¸­ï¼Œæœ‰ä¸€ä¸ª[PIC](http://en.wikipedia.org/wiki/Programmable_Interrupt_Controller)èŠ¯ç‰‡ï¼Œè´Ÿè´£é¡ºåºå¤„ç†æ¥è‡ªå„ç§è®¾å¤‡çš„å„ç§ä¸­æ–­è¯·æ±‚ã€‚åœ¨æ–°æœºå™¨ä¸­ï¼Œæœ‰ä¸€ä¸ªé€šå¸¸è¢«ç§°ä¸º `APIC`çš„[é«˜çº§å¯ç¼–ç¨‹ä¸­æ–­æ§åˆ¶å™¨](https://en.wikipedia.org/wiki/Advanced_Programmable_Interrupt_Controller)ã€‚ä¸€ä¸ª`APIC` ç”±ä¸¤ä¸ªäº’ç›¸ç‹¬ç«‹çš„è®¾å¤‡ç»„æˆï¼š
<li>
`Local APIC`(æœ¬åœ°æ§åˆ¶å™¨)</li>
<li>
`I/O APIC`(IOæ§åˆ¶å™¨)`Local APIC`ä½äºæ¯ä¸ªCPUæ ¸å¿ƒä¸­ï¼Œå®ƒè´Ÿè´£å¤„ç†ç‰¹å®šäº CPU çš„ä¸­æ–­é…ç½®ã€‚</li>
`Local APIC`å¸¸è¢«ç”¨äºç®¡ç†æ¥è‡ª`APIC`æ—¶é’Ÿ(`APIC-timer`)ã€çƒ­æ•å…ƒä»¶å’Œå…¶ä»–ä¸`I/O`è®¾å¤‡è¿æ¥çš„è®¾å¤‡çš„ä¸­æ–­ã€‚

`I/O APIC`æä¾›å¤šæ ¸å¤„ç†å™¨çš„ä¸­æ–­ç®¡ç†ï¼Œå®ƒè¢«ç”¨æ¥åœ¨æ‰€æœ‰çš„ CPU æ ¸å¿ƒä¸­åˆ†å‘å¤–éƒ¨ä¸­æ–­ã€‚

ä¸­æ–­å¯ä»¥éšæ—¶å‘ç”Ÿã€‚å‘ç”Ÿä¸­æ–­æ—¶ï¼Œæ“ä½œç³»ç»Ÿå¿…é¡»ç«‹å³å¤„ç†å®ƒã€‚å¤„ç†é€»è¾‘çš„æ¦‚è¿°å¦‚ä¸‹ï¼š
1. å†…æ ¸å¿…é¡»æš‚åœæ‰§è¡Œå½“å‰è¿›ç¨‹ã€‚ï¼ˆæŠ¢å å½“å‰ä»»åŠ¡ï¼‰
1. å†…æ ¸å¿…é¡»æœç´¢ä¸­æ–­å¤„ç†ç¨‹åºå¹¶ä¸”è½¬äº¤æ§åˆ¶æƒï¼ˆæ‰§è¡Œä¸­æ–­å¤„ç†ç¨‹åºï¼‰
1. ä¸­æ–­å¤„ç†ç¨‹åºæ‰§è¡Œç»“æŸåï¼Œè¢«ä¸­æ–­çš„è¿›ç¨‹å¯ä»¥æ¢å¤æ‰§è¡Œã€‚ï¼ˆäº¤è¿˜æ§åˆ¶æµï¼Œè§£é™¤æŠ¢å ï¼‰
å½“ç„¶ï¼Œåœ¨å¤„ç†ä¸­æ–­çš„è¿‡ç¨‹ä¸­æ¶‰åŠè®¸å¤šå¤æ‚é—®é¢˜ã€‚ä½†æ˜¯ä»¥ä¸Šä¸‰ä¸ªæ­¥éª¤æ„æˆäº†è¯¥è¿‡ç¨‹çš„åŸºæœ¬æ¡†æ¶ã€‚

æ¯ä¸ªä¸­æ–­å¤„ç†ç¨‹åºçš„åœ°å€éƒ½è¢«ä¿å­˜åœ¨ä¸€ä¸ªç‰¹æ®Šçš„ä½ç½®ï¼Œè¿™ä¸ªä½ç½®è¢«ç§°ä¸º`IDT(Interrupt Descriptor Table,ä¸­æ–­æè¿°ç¬¦è¡¨)`ã€‚

å¦‚æœåŒæ—¶å‘ç”Ÿå¤šä¸ªå¼‚å¸¸æˆ–ä¸­æ–­ï¼Œåˆ™å¤„ç†å™¨å°†æŒ‰ç…§å…¶é¢„å®šä¹‰çš„ä¼˜å…ˆçº§é¡ºåºå¯¹å…¶è¿›è¡Œå¤„ç†ã€‚ä¼˜å…ˆçº§å¦‚ä¸‹æ‰€ç¤ºï¼š
1. ç¡¬ä»¶**é‡ç½®**æˆ–**æœºå™¨æ£€æŸ¥**(`Hardware Reset and Machine Checks`)
1. ä»»åŠ¡è°ƒåº¦æ—¶è§¦å‘é™·é—¨(`Trap on Task Switch`) â€”â€” `TSS`ä¸­çš„`T`æ ‡å¿—ä½è¢«ç½®ä½æ—¶å‘ç”Ÿ
<li>å¤–éƒ¨ç¡¬ä»¶å¹²é¢„(External Hardware Interventions) â€”â€” å‘ç”Ÿä¸‹åˆ—æŒ‡ä»¤ä¹‹ä¸€æ—¶æŠ¥å‘Š
<ul>
<li>
`FLUSH` â€”â€” åˆ·æ–°</li>
<li>
`STOPCLK` â€”â€” æ—¶é’Ÿå‘å‡ºç»ˆæ­¢ä¿¡å·</li>
<li>
`SMI` â€”â€” ç³»ç»Ÿç®¡ç†ä¸­æ–­(`System Management Interrupt`)</li>
<li>
`INIT` â€”â€” åˆå§‹åŒ–</li>
</ul>
</li>
1. æŒ‡ä»¤é™·é—¨(`Traps on the Previous Instruction`) â€”â€” å¸¸è§äºæ–­ç‚¹(`BreakPoint`)å’Œè°ƒè¯•å¼‚å¸¸(`Debug Trap Exceptions`)
1. éå±è”½ä¸­æ–­(`Nonmaskable Interrupts`)
1. å¯å±è”½çš„ç¡¬ä»¶ä¸­æ–­(`Maskable Hardware Interrupts`)
1. ä»£ç æ–­ç‚¹é”™è¯¯(`Code Breakpoint Fault`)
<li>ä»¥ä¸‹ä¸‰ç§å¼‚å¸¸æˆ–ä¸­æ–­å‡å±äºç¬¬å…«ä¼˜å…ˆçº§
<ul>
1. è·å–ä¸‹ä¸€æ¡æŒ‡ä»¤æ—¶å‡ºé”™(`Faults from Fetching Next Instruction`)
1. è¿åä»£ç æ®µé™åˆ¶(`Code-Segment Limit Violation`)
1. ä»£ç é¡µé”™è¯¯(`Code Page Fault`)
</ul>
</li>
<li>ä»¥ä¸‹å››ç§å¼‚å¸¸æˆ–ä¸­æ–­å‡å±äºç¬¬ä¹ä¼˜å…ˆçº§
<ul>
1. å¯¹ä¸‹ä¸€æ¡æŒ‡ä»¤è§£ç æ—¶å‡ºé”™(`Faults from Decoding the Next Instruction`)
1. æŒ‡ä»¤é•¿åº¦å¤§äº16ä¸ªå­—èŠ‚(`Instruction length &gt; 15 bytes`)
<li>
`OP Code`ä¸åˆæ³•(`Invalid Opcode`)</li>
1. åå¤„ç†å™¨ä¸å¯ç”¨(`Coprocessor Not Available`)
</ul>
</li>
<li>ä»¥ä¸‹å‡ ç§å¼‚å¸¸æˆ–ä¸­æ–­å‡å±äºç¬¬åä¼˜å…ˆçº§
<ul>
1. è¿è¡ŒæŒ‡ä»¤æ—¶å‡ºé”™(`Faults on Executing an Instruction`)
1. æº¢å‡º(`Instruction length &gt; 15 bytes`)
1. ç»‘å®šé”™è¯¯(`Bound error`)
1. ä»»åŠ¡çŠ¶æ€æ®µä¸åˆæ³•(`Invalid TSS(Task State Segment)`)
1. æ®µä¸å­˜åœ¨(`Segment Not Present`)
1. å †æ ˆé”™è¯¯(`Stack fault`)
1. ä¸€èˆ¬ä¿æŠ¤(`General Protection`)
1. æ•°æ®é¡µé”™è¯¯(`Data Page Fault`)
1. å¯¹é½éªŒè¯(`Alignment Check`)
1. x87 FPUæµ®ç‚¹å¼‚å¸¸(`x87 FPU Floating-point exception`)
1. SIMD FPUæµ®ç‚¹å¼‚å¸¸(`SIMD floating-point exception`)
1. è™šæ‹ŸåŒ–å¼‚å¸¸(`Virtualization exception`)
</ul>
</li>- è·å–ä¸‹ä¸€æ¡æŒ‡ä»¤æ—¶å‡ºé”™(`Faults from Fetching Next Instruction`)
- è¿åä»£ç æ®µé™åˆ¶(`Code-Segment Limit Violation`)
- ä»£ç é¡µé”™è¯¯(`Code Page Fault`)- è¿è¡ŒæŒ‡ä»¤æ—¶å‡ºé”™(`Faults on Executing an Instruction`)
- æº¢å‡º(`Instruction length &gt; 15 bytes`)
- ç»‘å®šé”™è¯¯(`Bound error`)
- ä»»åŠ¡çŠ¶æ€æ®µä¸åˆæ³•(`Invalid TSS(Task State Segment)`)
- æ®µä¸å­˜åœ¨(`Segment Not Present`)
- å †æ ˆé”™è¯¯(`Stack fault`)
- ä¸€èˆ¬ä¿æŠ¤(`General Protection`)
- æ•°æ®é¡µé”™è¯¯(`Data Page Fault`)
- å¯¹é½éªŒè¯(`Alignment Check`)
- x87 FPUæµ®ç‚¹å¼‚å¸¸(`x87 FPU Floating-point exception`)
- SIMD FPUæµ®ç‚¹å¼‚å¸¸(`SIMD floating-point exception`)
- è™šæ‹ŸåŒ–å¼‚å¸¸(`Virtualization exception`)
### <a class="reference-link" name="%E4%B8%AD%E6%96%AD%E5%8F%B7%E4%B8%8E%E4%B8%AD%E6%96%AD%E5%90%91%E9%87%8F"></a>ä¸­æ–­å·ä¸ä¸­æ–­å‘é‡

å¤„ç†å™¨ä½¿ç”¨å”¯ä¸€çš„ç¼–å·æ¥è¯†åˆ«ä¸­æ–­æˆ–å¼‚å¸¸çš„ç±»å‹ï¼Œè¿™ä¸ªç¼–å·è¢«ç§°ä¸ºä¸­æ–­å·( `vector number`)ã€‚å®ƒå°†ä½œä¸º`IDT(Interrupt Descriptor Table,ä¸­æ–­æè¿°ç¬¦è¡¨)`çš„ç´¢å¼•å€¼ï¼Œä¸­æ–­å·çš„å–å€¼èŒƒå›´æ˜¯ä»`0`åˆ°`255`ã€‚åœ¨`Linux Kernel`ä¸­å…³äºä¸­æ–­è®¾ç½®çš„åœ°æ–¹å¯ä»¥æ‰¾åˆ°è¿™æ ·çš„æ£€æŸ¥ï¼š

```
/* In /source/arch/x86/kernel/idt.c#L230 */

static void set_intr_gate(unsigned int n, const void *addr)
{
    struct idt_data data;

    BUG_ON(n &gt; 0xFF);

    memset(&amp;data, 0, sizeof(data));
    data.vector    = n;
    data.addr    = addr;
    data.segment    = __KERNEL_CS;
    data.bits.type    = GATE_INTERRUPT;
    data.bits.p    = 1;

    idt_setup_from_table(idt_table, &amp;data, 1, false);
}
```

**ä»`0`åˆ°`31`çš„å‰32ä¸ªä¸­æ–­å·ç”±å¤„ç†å™¨ä¿ç•™ï¼Œç”¨äºå¤„ç†ä½“ç³»ç»“æ„å®šä¹‰çš„å¼‚å¸¸å’Œä¸­æ–­ã€‚**

|Vector|Mnemonic|Description|Type|Error Code|Source
|------
|0|#DE|Divide Error|Fault|NO|DIV and IDIV
|1|#DB|Reserved|F/T|NO|
|2|â€”-|NMI|INT|NO|external NMI
|3|#BP|Breakpoint|Trap|NO|INT 3
|4|#OF|Overflow|Trap|NO|INTO instruction
|5|#BR|Bound Range Exceeded|Fault|NO|BOUND instruction
|6|#UD|Invalid Opcode|Fault|NO|UD2 instruction
|7|#NM|Device Not Available|Fault|NO|Floating point or [F]WAIT
|8|#DF|Double Fault|Abort|YES|An instruction which can generate NMI
|9|â€”-|Reserved|Fault|NO|
|10|#TS|Invalid TSS|Fault|YES|Task switch or TSS access
|11|#NP|Segment Not Present|Fault|NO|Accessing segment register
|12|#SS|Stack-Segment Fault|Fault|YES|Stack operations
|13|#GP|General Protection|Fault|YES|Memory reference
|14|#PF|Page fault|Fault|YES|Memory reference
|15|â€”-|Reserved||NO|
|16|#MF|x87 FPU fp error|Fault|NO|Floating point or [F]Wait
|17|#AC|Alignment Check|Fault|YES|Data reference
|18|#MC|Machine Check|Abort|NO|
|19|#XM|SIMD fp exception|Fault|NO|SSE[2,3] instructions
|20|#VE|Virtualization exc.|Fault|NO|EPT violations
|21-31|â€”-|Reserved|INT|NO|External interrupts

ä» `32` åˆ° `255` çš„ä¸­æ–­æ ‡è¯†ç è®¾è®¡ä¸ºç”¨æˆ·å®šä¹‰ä¸­æ–­å¹¶ä¸”ä¸è¢«ç³»ç»Ÿä¿ç•™ã€‚è¿™äº›ä¸­æ–­é€šå¸¸åˆ†é…ç»™å¤–éƒ¨`I/O`è®¾å¤‡ï¼Œä½¿è¿™äº›è®¾å¤‡å¯ä»¥å‘é€ä¸­æ–­ç»™å¤„ç†å™¨ã€‚

å¦‚å‰æ‰€è¿°ï¼Œ`IDT`å­˜å‚¨ä¸­æ–­å’Œå¼‚å¸¸å¤„ç†ç¨‹åºçš„å…¥å£ç‚¹ï¼Œå…¶ç»“æ„ä¸`Global Descriptor Table`ç»“æ„ç±»ä¼¼ã€‚`IDT`çš„è¡¨é¡¹è¢«ç§°ä¸ºé—¨(`gates`)çš„æˆå‘˜ï¼Œå®ƒå¯ä»¥æ˜¯ä»¥ä¸‹ç±»å‹ä¹‹ä¸€ï¼š
- Interrupt gates(ä¸­æ–­é—¨)
- Task gates(ä»»åŠ¡é—¨)
- Trap gates(é™·é˜±é—¨)
åœ¨`x86`æ¶æ„ä¸‹ï¼Œä»…èƒ½ä½¿ç”¨[é•¿æ¨¡å¼](http://en.wikipedia.org/wiki/Long_mode)ä¸‹çš„`Interrupt gates`æˆ–`Trap gates`èƒ½åœ¨`x86_64`ä¸­è¢«å¼•ç”¨ã€‚å°±åƒ `GDT`(å…¨å±€æè¿°ç¬¦è¡¨)ï¼Œ`IDT` åœ¨ `x86` ä¸Šæ˜¯ä¸€ä¸ª 8 å­—èŠ‚æ•°ç»„é—¨ï¼Œè€Œåœ¨ `x86_64` ä¸Šæ˜¯ä¸€ä¸ª 16 å­—èŠ‚æ•°ç»„é—¨ã€‚

`IDT` å¯ä»¥åœ¨çº¿æ€§åœ°å€ç©ºé—´å’ŒåŸºå€çš„ä»»ä½•åœ°æ–¹è¢«åŠ è½½ã€‚åŒæ—¶ï¼Œå®ƒéœ€è¦åœ¨ `x86` ä¸Šä»¥ 8 å­—èŠ‚å¯¹é½ï¼Œåœ¨ `x86_64` ä¸Šä»¥ 16 å­—èŠ‚å¯¹é½ã€‚`IDT` çš„åŸºå€å­˜å‚¨åœ¨ä¸€ä¸ªç‰¹æ®Šçš„å¯„å­˜å™¨â€”â€”`IDTR`ä¸­ã€‚

åœ¨ `x86` ä¸Šæœ‰ä¸¤ä¸ªæŒ‡ä»¤`LIDT(Load Interrupt Descriptor Table`)ã€`SIDT(Store Interrupt Descriptor Table)`æ¥ä¿®æ”¹ `IDTR` å¯„å­˜å™¨çš„å€¼ã€‚

æŒ‡ä»¤ `LIDT` ç”¨æ¥åŠ è½½ `IDT` çš„åŸºå€ï¼Œå³å°†æŒ‡å®šæ“ä½œæ•°å­˜åœ¨ `IDTR`ä¸­ã€‚

æŒ‡ä»¤ `SIDT` ç”¨æ¥åœ¨è¯»å– `IDTR` çš„å†…å®¹å¹¶å°†å…¶å­˜å‚¨åœ¨æŒ‡å®šæ“ä½œæ•°ä¸­ã€‚

åœ¨ `x86` ä¸Š `IDTR` å¯„å­˜å™¨æ˜¯ 48 ä½ï¼ŒåŒ…å«äº†ä¸‹é¢çš„ä¿¡æ¯ï¼š

```
47                                16 15                    0
+-----------------------------------+----------------------+
|     Base address of the IDT       |   Limit of the IDT   |
+-----------------------------------+----------------------+
```



## 0x03 IDT çš„åˆå§‹åŒ–

`IDT`ç”±`setup_idt`å‡½æ•°è¿›è¡Œå»ºç«‹åŠåˆå§‹åŒ–æ“ä½œ

### å¤„ç†å™¨å‡†å¤‡è¿›å…¥ä¿æŠ¤æ¨¡å¼(`go_to_protected_mode`å‡½æ•°åˆ†æ)

å¯¹IDTçš„é…ç½®åœ¨`go_to_protected_mode`å‡½æ•°ä¸­å®Œæˆï¼Œè¯¥å‡½æ•°é¦–å…ˆè°ƒç”¨äº† `setup_idt`å‡½æ•°é…ç½®äº†IDTï¼Œç„¶åå°†å¤„ç†å™¨çš„å·¥ä½œæ¨¡å¼ä»å®æ¨¡å¼ç¯å¢ƒä¸­è„±ç¦»è¿›å…¥[ä¿æŠ¤æ¨¡å¼](http://en.wikipedia.org/wiki/Protected_mode)ã€‚ä¿æŠ¤æ¨¡å¼(`Protected Mode`ï¼Œæˆ–æœ‰æ—¶ç®€å†™ä¸º `pmode`)æ˜¯ä¸€ç§`80286`ç³»åˆ—å’Œä¹‹åçš„`x86`å…¼å®¹`CPU`æ“ä½œæ¨¡å¼ã€‚ä¿æŠ¤æ¨¡å¼æœ‰ä¸€äº›æ–°çš„ç‰¹è‰²ï¼Œè®¾è®¡ç”¨æ¥å¢å¼ºå¤šåŠŸèƒ½å’Œç³»ç»Ÿç¨³å®šåº¦ï¼Œåƒæ˜¯å†…å­˜ä¿æŠ¤ï¼Œåˆ†é¡µç³»ç»Ÿï¼Œä»¥åŠç¡¬ä»¶æ”¯æ´çš„è™šæ‹Ÿå†…å­˜ã€‚å¤§éƒ¨åˆ†çš„ç°ä»Š`x86`æ“ä½œç³»ç»Ÿéƒ½åœ¨ä¿æŠ¤æ¨¡å¼ä¸‹è¿è¡Œï¼ŒåŒ…å«`Linux`ã€`FreeBSD`ã€ä»¥åŠå¾®è½¯ `Windows 2.0`å’Œä¹‹åç‰ˆæœ¬ã€‚

`setup_idt`å‡½æ•°åœ¨`go_to_protected_mode`å‡½æ•°ä¸­è°ƒç”¨ï¼Œ`go_to_protected_mode`å‡½æ•°åœ¨`/source/arch/x86/boot/pm.c#L102`ä¸­å®ç°ï¼š

```
/*
 * Actual invocation sequence
 */
void go_to_protected_mode(void)
{
    /* Hook before leaving real mode, also disables interrupts */
    // é¦–å…ˆè¿›è¡ŒHookæ“ä½œè¿›è€Œä»å®æ¨¡å¼ä¸­è„±ç¦»ï¼Œç¦ç”¨ä¸­æ–­
    realmode_switch_hook();

    /* Enable the A20 gate */
    // å¯åŠ¨ A20 é—¨
    if (enable_a20()) {
        puts("A20 gate not responding, unable to boot...n");
        die();
    }

    /* Reset coprocessor (IGNNE#) */
    // é‡ç½®åå¤„ç†å™¨
    reset_coprocessor();

    /* Mask all interrupts in the PIC */
    // åœ¨ PIC ä¸­æ ‡è®°æ‰€æœ‰çš„ä¸­æ–­
    mask_all_interrupts();

    /* Actual transition to protected mode... */
    // å¼€å§‹è¿‡æ¸¡åˆ°ä¿æŠ¤æ¨¡å¼
    setup_idt();
    setup_gdt();
    // æ­£å¼è¿›å…¥ä¿æŠ¤æ¨¡å¼
    protected_mode_jump(boot_params.hdr.code32_start,(u32)&amp;boot_params + (ds() &lt;&lt; 4));
}
```

#### åˆå§‹åŒ–`IDTR`å¯„å­˜å™¨(`setup_idt`å‡½æ•°åˆ†æ)

`setup_idt` åœ¨`/source/arch/x86/boot/pm.c#L93`ä¸­å®ç°

`go_to_protected_mode`å°†ä»…åŠ è½½ä¸€ä¸ªNULLè¡¨é¡¹åœ¨`IDT`ä¸­

```
/*
 * Set up the IDT
 */
static void setup_idt(void)
{
    // å‡†å¤‡ä¸€ä¸ª null_idt
    static const struct gdt_ptr null_idt = {0, 0};
    // ä½¿ç”¨ lidt æŒ‡ä»¤æŠŠå®ƒåŠ è½½åˆ° IDTR å¯„å­˜å™¨
    asm volatile("lidtl %0" : : "m" (null_idt));
}
```

`gdt_ptr` ç±»å‹è¡¨ç¤ºäº†ä¸€ä¸ª48-bitçš„ç‰¹æ®ŠåŠŸèƒ½å¯„å­˜å™¨ `GDTR`ï¼Œå…¶åŒ…å«äº†å…¨å±€æè¿°ç¬¦è¡¨ `Global Descriptor Table`çš„åŸºåœ°å€ï¼Œå…¶åœ¨`/source/arch/x86/boot/pm.c#L59`ä¸­å®šä¹‰ï¼š

```
/*
 * Set up the GDT
 */

struct gdt_ptr {
    u16 len;
    u32 ptr;
} __attribute__((packed));
```

è¿™å°±æ˜¯ `IDTR` ç»“æ„çš„å®šä¹‰ï¼Œå°±åƒæˆ‘ä»¬åœ¨ä¹‹å‰çš„ç¤ºæ„å›¾ä¸­çœ‹åˆ°çš„ä¸€æ ·ï¼Œç”± 2 å­—èŠ‚å’Œ 4 å­—èŠ‚(å…± 48 ä½)çš„ä¸¤ä¸ªåŸŸç»„æˆã€‚æ˜¾ç„¶ï¼Œåœ¨æ­¤å¤„çš„ `gdt_prt`ä¸æ˜¯ä»£è¡¨ `GDTR`å¯„å­˜å™¨è€Œæ˜¯ä»£è¡¨ `IDTR`å¯„å­˜å™¨ï¼Œå› ä¸ºæˆ‘ä»¬å°†å…¶è®¾ç½®åˆ°äº†ä¸­æ–­æè¿°ç¬¦è¡¨ä¸­ã€‚ä¹‹æ‰€ä»¥åœ¨`Linux`å†…æ ¸ä»£ç ä¸­æ²¡æœ‰`idt_ptr`ç»“æ„ä½“ï¼Œæ˜¯å› ä¸ºå…¶ä¸`gdt_prt`å…·æœ‰ç›¸åŒçš„ç»“æ„è€Œä»…ä»…æ˜¯åå­—ä¸åŒï¼Œå› æ­¤æ²¡å¿…è¦å®šä¹‰ä¸¤ä¸ªé‡å¤çš„æ•°æ®ç»“æ„ã€‚å¯ä»¥çœ‹åˆ°ï¼Œå†…æ ¸åœ¨æ­¤å¤„å¹¶æ²¡æœ‰å¡«å……`Interrupt Descriptor Table`ï¼Œè¿™æ˜¯å› ä¸ºæ­¤åˆ»å¤„ç†ä»»ä½•ä¸­æ–­æˆ–å¼‚å¸¸è¿˜ä¸ºæ—¶å°šæ—©ï¼Œå› æ­¤æˆ‘ä»¬ä»…ä»…ä»¥`NULL`æ¥å¡«å……`IDT`ã€‚

#### å¤„ç†å™¨æ­£å¼è¿›å…¥ä¿æŠ¤æ¨¡å¼(`protected_mode_jump`å‡½æ•°åˆ†æ)

åœ¨è®¾ç½®å®Œ`IDT`ã€`GDT`å’Œå…¶ä»–ä¸€äº›ä¸œè¥¿ä»¥åï¼Œå†…æ ¸è°ƒç”¨`protected_mode_jump`æ­£å¼è¿›å…¥ä¿æŠ¤æ¨¡å¼ã€‚

è¿™éƒ¨åˆ†ä»£ç åœ¨`/source/arch/x86/boot/pmjump.S#L24`ä¸­å®ç°ã€‚

```
/*
 * The actual transition into protected mode
 */

#include &lt;asm/boot.h&gt;
#include &lt;asm/processor-flags.h&gt;
#include &lt;asm/segment.h&gt;
#include &lt;linux/linkage.h&gt;

    .text
    .code16

/*
 * void protected_mode_jump(u32 entrypoint, u32 bootparams);
 */
SYM_FUNC_START_NOALIGN(protected_mode_jump)
    movl    %edx, %esi        # Pointer to boot_params table

    xorl    %ebx, %ebx
    movw    %cs, %bx
    shll    $4, %ebx
    addl    %ebx, 2f
    jmp    1f            # Short jump to serialize on 386/486
1:

    movw    $__BOOT_DS, %cx
    movw    $__BOOT_TSS, %di

    movl    %cr0, %edx
    orb    $X86_CR0_PE, %dl    # Protected mode
    movl    %edx, %cr0

    # Transition to 32-bit mode
    .byte    0x66, 0xea        # ljmpl opcode
2:    .long    .Lin_pm32        # offset
    .word    __BOOT_CS        # segment
SYM_FUNC_END(protected_mode_jump)
```

å…¶ä¸­ `in_pm32`åŒ…å«äº†å¯¹32-bitå…¥å£çš„è·³è½¬è¯­å¥:

```
.code32
    .section ".text32","ax"
SYM_FUNC_START_LOCAL_NOALIGN(.Lin_pm32)
    # Set up data segments for flat 32-bit mode
    movl    %ecx, %ds
    movl    %ecx, %es
    movl    %ecx, %fs
    movl    %ecx, %gs
    movl    %ecx, %ss
    # The 32-bit code sets up its own stack, but this way we do have
    # a valid stack if some debugging hack wants to use it.
    addl    %ebx, %esp

    # Set up TR to make Intel VT happy
    ltr    %di

    # Clear registers to allow for future extensions to the
    # 32-bit boot protocol
    xorl    %ecx, %ecx
    xorl    %edx, %edx
    xorl    %ebx, %ebx
    xorl    %ebp, %ebp
    xorl    %edi, %edi

    # Set up LDTR to make Intel VT happy
    lldt    %cx

    jmpl    *%eax            # Jump to the 32-bit entrypoint
SYM_FUNC_END(.Lin_pm32)
```

`32-bit`çš„å…¥å£åœ°å€ä½äºæ±‡ç¼–æ–‡ä»¶`/source/arch/x86/boot/compressed/head_64.S`ä¸­ï¼Œå°½ç®¡å®ƒçš„åå­—åŒ…å« `_64`åç¼€ã€‚æˆ‘ä»¬å¯ä»¥åœ¨ `/source/arch/x86/boot/compressed`ç›®å½•ä¸‹çœ‹åˆ°ä¸¤ä¸ªç›¸ä¼¼çš„æ–‡ä»¶:
<li>
`/source/arch/x86/boot/compressed/head_32.S`.</li>
<li>
`/source/arch/x86/boot/compressed/head_64.S`;</li>
ç„¶è€Œ`32-bit`æ¨¡å¼çš„å…¥å£ä½äºç¬¬äºŒä¸ªæ–‡ä»¶ä¸­ï¼Œè€Œç¬¬ä¸€ä¸ªæ–‡ä»¶åœ¨ `x86_64`é…ç½®ä¸‹ä¸ä¼šå‚ä¸ç¼–è¯‘ã€‚

æˆ‘ä»¬å¯ä»¥æŸ¥çœ‹`/source/arch/x86/boot/compressed/Makefile#L76`

```
vmlinux-objs-y := $(obj)/vmlinux.lds $(obj)/kernel_info.o $(obj)/head_$(BITS).o 
    $(obj)/misc.o $(obj)/string.o $(obj)/cmdline.o $(obj)/error.o 
    $(obj)/piggy.o $(obj)/cpuflags.o
```

ä»£ç ä¸­çš„ `head_*`å–å†³äº `$(BITS)` å˜é‡çš„å€¼ï¼Œè€Œè¯¥å€¼ç”±â€æ¶æ„â€å†³å®šã€‚æˆ‘ä»¬å¯ä»¥åœ¨`/source/arch/x86/Makefile#L64`æ‰¾åˆ°ç›¸å…³ä»£ç :

```
ifeq ($(CONFIG_X86_32),y)
        BITS := 32
        ......
else
        BITS := 64
        ......
```

### å¤„ç†å™¨è¿›å…¥é•¿æ¨¡å¼(`startup_32`å‡½æ•°åˆ†æ)

ç°åœ¨ç¨‹åºä»`protected_mode_jump`æ¥åˆ°äº†`startup_32`ä¸­ï¼Œè¿™ä¸ªå‡½æ•°å°†ä¸ºå¤„ç†å™¨è¿›å…¥é•¿æ¨¡å¼`long mode`åšå¥½å‡†å¤‡ï¼Œå¹¶ä¸”ç›´æ¥è·³è½¬è¿›å…¥é•¿æ¨¡å¼ï¼š

```
.code32
    .text

#include &lt;linux/init.h&gt;
#include &lt;linux/linkage.h&gt;
#include &lt;asm/segment.h&gt;
#include &lt;asm/boot.h&gt;
#include &lt;asm/msr.h&gt;
#include &lt;asm/processor-flags.h&gt;
#include &lt;asm/asm-offsets.h&gt;
#include &lt;asm/bootparam.h&gt;
#include "pgtable.h"

/*
 * Locally defined symbols should be marked hidden:
 */
    .hidden _bss
    .hidden _ebss
    .hidden _got
    .hidden _egot

    __HEAD
    .code32
SYM_FUNC_START(startup_32)
    /*
     * 32bit entry is 0 and it is ABI so immutable!
     * 32bit çš„æ¡ç›®æ˜¯ 0 ï¼Œå®ƒæ˜¯ Application binary interface ï¼Œå› æ­¤å®ƒçš„å€¼æ˜¯é™æ€çš„ï¼
     * If we come here directly from a bootloader,
     * kernel(text+data+bss+brk) ramdisk, zero_page, command line
     * all need to be under the 4G limit.
     */
    cld
    /*
     * Test KEEP_SEGMENTS flag to see if the bootloader is asking
     * us to not reload segments
     */
    testb $KEEP_SEGMENTS, BP_loadflags(%esi)
    jnz 1f

    cli
    movl    $(__BOOT_DS), %eax
    movl    %eax, %ds
    movl    %eax, %es
    movl    %eax, %ss
1:

/*
 * Calculate the delta between where we were compiled to run
 * at and where we were actually loaded at.  This can only be done
 * with a short local call on x86.  Nothing  else will tell us what
 * address we are running at.  The reserved chunk of the real-mode
 * data at 0x1e4 (defined as a scratch field) are used as the stack
 * for this calculation. Only 4 bytes are needed.
 */
    leal    (BP_scratch+4)(%esi), %esp
    call    1f
1:    popl    %ebp
    subl    $1b, %ebp

/* setup a stack and make sure cpu supports long mode. */
    movl    $boot_stack_end, %eax
    addl    %ebp, %eax
    movl    %eax, %esp

    call    verify_cpu
    testl    %eax, %eax
    jnz    .Lno_longmode

/*
 * Compute the delta between where we were compiled to run at
 * and where the code will actually run at.
 *
 * %ebp contains the address we are loaded at by the boot loader and %ebx
 * contains the address where we should move the kernel image temporarily
 * for safe in-place decompression.
 */

#ifdef CONFIG_RELOCATABLE
    movl    %ebp, %ebx
    movl    BP_kernel_alignment(%esi), %eax
    decl    %eax
    addl    %eax, %ebx
    notl    %eax
    andl    %eax, %ebx
    cmpl    $LOAD_PHYSICAL_ADDR, %ebx
    jge    1f
#endif
    movl    $LOAD_PHYSICAL_ADDR, %ebx
1:

    /* Target address to relocate to for decompression */
    movl    BP_init_size(%esi), %eax
    subl    $_end, %eax
    addl    %eax, %ebx

/*
 * Prepare for entering 64 bit mode
 */

    /* Load new GDT with the 64bit segments using 32bit descriptor */
    addl    %ebp, gdt+2(%ebp)
    lgdt    gdt(%ebp)

    /* Enable PAE mode */
    movl    %cr4, %eax
    orl    $X86_CR4_PAE, %eax
    movl    %eax, %cr4

 /*
  * Build early 4G boot pagetable
  */
    /*
     * If SEV is active then set the encryption mask in the page tables.
     * This will insure that when the kernel is copied and decompressed
     * it will be done so encrypted.
     */
    call    get_sev_encryption_bit
    xorl    %edx, %edx
    testl    %eax, %eax
    jz    1f
    subl    $32, %eax    /* Encryption bit is always above bit 31 */
    bts    %eax, %edx    /* Set encryption mask for page tables */
1:

    /* Initialize Page tables to 0 */
    leal    pgtable(%ebx), %edi
    xorl    %eax, %eax
    movl    $(BOOT_INIT_PGT_SIZE/4), %ecx
    rep    stosl

    /* Build Level 4 */
    leal    pgtable + 0(%ebx), %edi
    leal    0x1007 (%edi), %eax
    movl    %eax, 0(%edi)
    addl    %edx, 4(%edi)

    /* Build Level 3 */
    leal    pgtable + 0x1000(%ebx), %edi
    leal    0x1007(%edi), %eax
    movl    $4, %ecx
1:    movl    %eax, 0x00(%edi)
    addl    %edx, 0x04(%edi)
    addl    $0x00001000, %eax
    addl    $8, %edi
    decl    %ecx
    jnz    1b

    /* Build Level 2 */
    leal    pgtable + 0x2000(%ebx), %edi
    movl    $0x00000183, %eax
    movl    $2048, %ecx
1:    movl    %eax, 0(%edi)
    addl    %edx, 4(%edi)
    addl    $0x00200000, %eax
    addl    $8, %edi
    decl    %ecx
    jnz    1b

    /* Enable the boot page tables */
    leal    pgtable(%ebx), %eax
    movl    %eax, %cr3

    /* Enable Long mode in EFER (Extended Feature Enable Register) */
    movl    $MSR_EFER, %ecx
    rdmsr
    btsl    $_EFER_LME, %eax
    wrmsr

    /* After gdt is loaded */
    xorl    %eax, %eax
    lldt    %ax
    movl    $__BOOT_TSS, %eax
    ltr    %ax

    /*
     * Setup for the jump to 64bit mode
     *
     * When the jump is performend we will be in long mode but
     * in 32bit compatibility mode with EFER.LME = 1, CS.L = 0, CS.D = 1
     * (and in turn EFER.LMA = 1).    To jump into 64bit mode we use
     * the new gdt/idt that has __KERNEL_CS with CS.L = 1.
     * We place all of the values on our mini stack so lret can
     * used to perform that far jump.
     */
    pushl    $__KERNEL_CS
    leal    startup_64(%ebp), %eax
#ifdef CONFIG_EFI_MIXED
    movl    efi32_boot_args(%ebp), %edi
    cmp    $0, %edi
    jz    1f
    leal    efi64_stub_entry(%ebp), %eax
    movl    %esi, %edx
    movl    efi32_boot_args+4(%ebp), %esi
1:
#endif
    pushl    %eax

    /* Enter paged protected Mode, activating Long Mode */
    movl    $(X86_CR0_PG | X86_CR0_PE), %eax /* Enable Paging and Protected mode */
    movl    %eax, %cr0

    /* Jump from 32bit compatibility mode into 64bit mode. */
    lret
SYM_FUNC_END(startup_32)
```

å¤„ç†å™¨è¿›å…¥é•¿æ¨¡å¼åå°†è·³å…¥`startup_64`å‡½æ•°

```
.code64
    .org 0x200
SYM_CODE_START(startup_64)
    /*
     * 64bit entry is 0x200 and it is ABI so immutable!
     * We come here either from startup_32 or directly from a
     * 64bit bootloader.
     * If we come here from a bootloader, kernel(text+data+bss+brk),
     * ramdisk, zero_page, command line could be above 4G.
     * We depend on an identity mapped page table being provided
     * that maps our entire kernel(text+data+bss+brk), zero page
     * and command line.
     */

    /* Setup data segments. */
    xorl    %eax, %eax
    movl    %eax, %ds
    movl    %eax, %es
    movl    %eax, %ss
    movl    %eax, %fs
    movl    %eax, %gs

    /*
     * Compute the decompressed kernel start address.  It is where
     * we were loaded at aligned to a 2M boundary. %rbp contains the
     * decompressed kernel start address.
     *
     * If it is a relocatable kernel then decompress and run the kernel
     * from load address aligned to 2MB addr, otherwise decompress and
     * run the kernel from LOAD_PHYSICAL_ADDR
     *
     * We cannot rely on the calculation done in 32-bit mode, since we
     * may have been invoked via the 64-bit entry point.
     */

    /* Start with the delta to where the kernel will run at. */
#ifdef CONFIG_RELOCATABLE
    leaq    startup_32(%rip) /* - $startup_32 */, %rbp
    movl    BP_kernel_alignment(%rsi), %eax
    decl    %eax
    addq    %rax, %rbp
    notq    %rax
    andq    %rax, %rbp
    cmpq    $LOAD_PHYSICAL_ADDR, %rbp
    jge    1f
#endif
    movq    $LOAD_PHYSICAL_ADDR, %rbp
1:

    /* Target address to relocate to for decompression */
    movl    BP_init_size(%rsi), %ebx
    subl    $_end, %ebx
    addq    %rbp, %rbx

    /* Set up the stack */
    leaq    boot_stack_end(%rbx), %rsp

    /*
     * paging_prepare() and cleanup_trampoline() below can have GOT
     * references. Adjust the table with address we are running at.
     *
     * Zero RAX for adjust_got: the GOT was not adjusted before;
     * there's no adjustment to undo.
     */
    xorq    %rax, %rax

    /*
     * Calculate the address the binary is loaded at and use it as
     * a GOT adjustment.
     */
    call    1f
1:    popq    %rdi
    subq    $1b, %rdi

    call    .Ladjust_got

    /*
     * At this point we are in long mode with 4-level paging enabled,
     * but we might want to enable 5-level paging or vice versa.
     *
     * The problem is that we cannot do it directly. Setting or clearing
     * CR4.LA57 in long mode would trigger #GP. So we need to switch off
     * long mode and paging first.
     *
     * We also need a trampoline in lower memory to switch over from
     * 4- to 5-level paging for cases when the bootloader puts the kernel
     * above 4G, but didn't enable 5-level paging for us.
     *
     * The same trampoline can be used to switch from 5- to 4-level paging
     * mode, like when starting 4-level paging kernel via kexec() when
     * original kernel worked in 5-level paging mode.
     *
     * For the trampoline, we need the top page table to reside in lower
     * memory as we don't have a way to load 64-bit values into CR3 in
     * 32-bit mode.
     *
     * We go though the trampoline even if we don't have to: if we're
     * already in a desired paging mode. This way the trampoline code gets
     * tested on every boot.
     */

    /* Make sure we have GDT with 32-bit code segment */
    leaq    gdt(%rip), %rax
    movq    %rax, gdt64+2(%rip)
    lgdt    gdt64(%rip)

    /*
     * paging_prepare() sets up the trampoline and checks if we need to
     * enable 5-level paging.
     *
     * paging_prepare() returns a two-quadword structure which lands
     * into RDX:RAX:
     *   - Address of the trampoline is returned in RAX.
     *   - Non zero RDX means trampoline needs to enable 5-level
     *     paging.
     *
     * RSI holds real mode data and needs to be preserved across
     * this function call.
     */
    pushq    %rsi
    movq    %rsi, %rdi        /* real mode address */
    call    paging_prepare
    popq    %rsi

    /* Save the trampoline address in RCX */
    movq    %rax, %rcx

    /*
     * Load the address of trampoline_return() into RDI.
     * It will be used by the trampoline to return to the main code.
     */
    leaq    trampoline_return(%rip), %rdi

    /* Switch to compatibility mode (CS.L = 0 CS.D = 1) via far return */
    pushq    $__KERNEL32_CS
    leaq    TRAMPOLINE_32BIT_CODE_OFFSET(%rax), %rax
    pushq    %rax
    lretq
trampoline_return:
    /* Restore the stack, the 32-bit trampoline uses its own stack */
    leaq    boot_stack_end(%rbx), %rsp

    /*
     * cleanup_trampoline() would restore trampoline memory.
     *
     * RDI is address of the page table to use instead of page table
     * in trampoline memory (if required).
     *
     * RSI holds real mode data and needs to be preserved across
     * this function call.
     */
    pushq    %rsi
    leaq    top_pgtable(%rbx), %rdi
    call    cleanup_trampoline
    popq    %rsi

    /* Zero EFLAGS */
    pushq    $0
    popfq

    /*
     * Previously we've adjusted the GOT with address the binary was
     * loaded at. Now we need to re-adjust for relocation address.
     *
     * Calculate the address the binary is loaded at, so that we can
     * undo the previous GOT adjustment.
     */
    call    1f
1:    popq    %rax
    subq    $1b, %rax

    /* The new adjustment is the relocation address */
    movq    %rbx, %rdi
    call    .Ladjust_got

/*
 * Copy the compressed kernel to the end of our buffer
 * where decompression in place becomes safe.
 */
    pushq    %rsi
    leaq    (_bss-8)(%rip), %rsi
    leaq    (_bss-8)(%rbx), %rdi
    movq    $_bss /* - $startup_32 */, %rcx
    shrq    $3, %rcx
    std
    rep    movsq
    cld
    popq    %rsi

/*
 * Jump to the relocated address.
 */
    leaq    .Lrelocated(%rbx), %rax
    jmp    *%rax
SYM_CODE_END(startup_64)
```

åœ¨è¿™é‡Œå°†å®Œæˆå†…æ ¸è§£å‹çš„å‡†å¤‡å·¥ä½œã€‚å†…æ ¸è§£å‹çš„ä¸»å‡½æ•°ä»£ç ä½äº`/source/arch/x86/boot/compressed/misc.c`ä¸­çš„ `decompress_kernel`å‡½æ•°ä¸­ï¼Œæ­¤å¤„ä¸å†åˆ†æã€‚

å†…æ ¸è§£å‹å®Œæˆä»¥åï¼Œç¨‹åºè¿”å›`secondary_startup_64`å‡½æ•°(å®ç°äº`/source/arch/x86/kernel/head_64.S`)ã€‚åœ¨è¿™ä¸ªå‡½æ•°ä¸­ï¼Œæˆ‘ä»¬å¼€å§‹æ„å»º `identity-mapped pages`ï¼Œå¹¶åœ¨é‚£ä¹‹åæ£€æŸ¥NXä½ï¼Œé…ç½® `Extended Feature Enable Register`ï¼Œä½¿ç”¨ `lgdt`æŒ‡ä»¤æ›´æ–°æ—©æœŸçš„`Global Descriptor Table`ã€‚

```
SYM_CODE_START(secondary_startup_64)
    UNWIND_HINT_EMPTY
    /*
     * At this point the CPU runs in 64bit mode CS.L = 1 CS.D = 0,
     * and someone has loaded a mapped page table.
     *
     * %rsi holds a physical pointer to real_mode_data.
     *
     * We come here either from startup_64 (using physical addresses)
     * or from trampoline.S (using virtual addresses).
     *
     * Using virtual addresses from trampoline.S removes the need
     * to have any identity mapped pages in the kernel page table
     * after the boot processor executes this code.
     */

    /* Sanitize CPU configuration */
    call verify_cpu

    /*
     * Retrieve the modifier (SME encryption mask if SME is active) to be
     * added to the initial pgdir entry that will be programmed into CR3.
     */
    pushq    %rsi
    call    __startup_secondary_64
    popq    %rsi

    /* Form the CR3 value being sure to include the CR3 modifier */
    addq    $(init_top_pgt - __START_KERNEL_map), %rax
1:

    /* Enable PAE mode, PGE and LA57 */
    movl    $(X86_CR4_PAE | X86_CR4_PGE), %ecx
#ifdef CONFIG_X86_5LEVEL
    testl    $1, __pgtable_l5_enabled(%rip)
    jz    1f
    orl    $X86_CR4_LA57, %ecx
1:
#endif
    movq    %rcx, %cr4

    /* Setup early boot stage 4-/5-level pagetables. */
    addq    phys_base(%rip), %rax
    movq    %rax, %cr3

    /* Ensure I am executing from virtual addresses */
    movq    $1f, %rax
    ANNOTATE_RETPOLINE_SAFE
    jmp    *%rax
1:
    UNWIND_HINT_EMPTY

    /* Check if nx is implemented */
    movl    $0x80000001, %eax
    cpuid
    movl    %edx,%edi

    /* Setup EFER (Extended Feature Enable Register) */
    movl    $MSR_EFER, %ecx
    rdmsr
    btsl    $_EFER_SCE, %eax    /* Enable System Call */
    btl    $20,%edi        /* No Execute supported? */
    jnc     1f
    btsl    $_EFER_NX, %eax
    btsq    $_PAGE_BIT_NX,early_pmd_flags(%rip)
1:    wrmsr                /* Make changes effective */

    /* Setup cr0 */
    movl    $CR0_STATE, %eax
    /* Make changes effective */
    movq    %rax, %cr0

    /* Setup a boot time stack */
    movq initial_stack(%rip), %rsp

    /* zero EFLAGS after setting rsp */
    pushq $0
    popfq

    /*
     * We must switch to a new descriptor in kernel space for the GDT
     * because soon the kernel won't have access anymore to the userspace
     * addresses where we're currently running on. We have to do that here
     * because in 32bit we couldn't load a 64bit linear address.
     */
    lgdt    early_gdt_descr(%rip)

    /* set up data segments */
    xorl %eax,%eax
    movl %eax,%ds
    movl %eax,%ss
    movl %eax,%es

    /*
     * We don't really need to load %fs or %gs, but load them anyway
     * to kill any stale realmode selectors.  This allows execution
     * under VT hardware.
     */
    movl %eax,%fs
    movl %eax,%gs

    /* Set up %gs.
     *
     * The base of %gs always points to fixed_percpu_data. If the
     * stack protector canary is enabled, it is located at %gs:40.
     * Note that, on SMP, the boot cpu uses init data section until
     * the per cpu areas are set up.
     */
    movl    $MSR_GS_BASE,%ecx
    movl    initial_gs(%rip),%eax
    movl    initial_gs+4(%rip),%edx
    wrmsr

    /* rsi is pointer to real mode structure with interesting info.
       pass it to C */
    movq    %rsi, %rdi

.Ljump_to_C_code:
    /*
     * Jump to run C code and to be on a real kernel address.
     * Since we are running on identity-mapped space we have to jump
     * to the full 64bit address, this is only possible as indirect
     * jump.  In addition we need to ensure %cs is set so we make this
     * a far return.
     *
     * Note: do not change to far jump indirect with 64bit offset.
     *
     * AMD does not support far jump indirect with 64bit offset.
     * AMD64 Architecture Programmer's Manual, Volume 3: states only
     *    JMP FAR mem16:16 FF /5 Far jump indirect,
     *        with the target specified by a far pointer in memory.
     *    JMP FAR mem16:32 FF /5 Far jump indirect,
     *        with the target specified by a far pointer in memory.
     *
     * Intel64 does support 64bit offset.
     * Software Developer Manual Vol 2: states:
     *    FF /5 JMP m16:16 Jump far, absolute indirect,
     *        address given in m16:16
     *    FF /5 JMP m16:32 Jump far, absolute indirect,
     *        address given in m16:32.
     *    REX.W + FF /5 JMP m16:64 Jump far, absolute indirect,
     *        address given in m16:64.
     */
    pushq    $.Lafter_lret    # put return address on stack for unwinder
    xorl    %ebp, %ebp    # clear frame pointer
    movq    initial_code(%rip), %rax
    pushq    $__KERNEL_CS    # set correct cs
    pushq    %rax        # target address in negative space
    lretq
.Lafter_lret:
SYM_CODE_END(secondary_startup_64)
```

è¿™é‡Œæˆ‘ä»¬ç€é‡å…³å¿ƒè®¾ç½® `gs`å¯„å­˜å™¨çš„ä»£ç :

```
/* Set up %gs.
*
* The base of %gs always points to fixed_percpu_data. If the
* stack protector canary is enabled, it is located at %gs:40.
* Note that, on SMP, the boot cpu uses init data section until
* the per cpu areas are set up.
*/
movl    $MSR_GS_BASE,%ecx
movl    initial_gs(%rip),%eax
movl    initial_gs+4(%rip),%edx
wrmsr
```

`wrmsr`æŒ‡ä»¤å°†`edx:eax`å¯„å­˜å™¨æŒ‡å®šçš„åœ°å€ä¸­çš„æ•°æ®å†™å…¥åˆ°ç”±`ecx`å¯„å­˜å™¨æŒ‡å®šçš„`model specific register`ä¸­ã€‚ç”±ä»£ç å¯ä»¥çœ‹åˆ°ï¼Œ`ecx`ä¸­çš„å€¼æ˜¯`$MSR_GS_BASE`ï¼Œè¯¥å€¼åœ¨`/source/arch/x86/include/uapi/asm/msr-index.h`ä¸­å®šä¹‰:

```
#define MSR_GS_BASE 0xc0000101
```

ç”±æ­¤å¯è§ï¼Œ`MSR_GS_BASE`å®šä¹‰äº† `model specific register`çš„ç¼–å·ã€‚ç”±äº `cs`, `ds`, `es`,å’Œ `ss`åœ¨64-bitæ¨¡å¼ä¸­ä¸å†ä½¿ç”¨ï¼Œè¿™äº›å¯„å­˜å™¨ä¸­çš„å€¼å°†ä¼šè¢«å¿½ç•¥ï¼Œä½†æˆ‘ä»¬å¯ä»¥é€šè¿‡ `fs`å’Œ `gs`å¯„å­˜å™¨æ¥è®¿é—®å†…å­˜ç©ºé—´ã€‚`model specific register`æä¾›äº†ä¸€ç§åé—¨ `back door`æ¥è®¿é—®è¿™äº›æ®µå¯„å­˜å™¨ï¼Œä¹Ÿè®©æˆ‘ä»¬å¯ä»¥é€šè¿‡æ®µå¯„å­˜å™¨ `fs`å’Œ `gs`æ¥è®¿é—®64-bitçš„åŸºåœ°å€ã€‚çœ‹èµ·æ¥è¿™éƒ¨åˆ†ä»£ç æ˜ å°„åœ¨ `GS.base`åŸŸä¸­ã€‚å†çœ‹åˆ° `initial_gs`å‡½æ•°çš„å®šä¹‰:

```
// In /source/arch/x86/kernel/head_64.S#L265
SYM_DATA(initial_gs,    .quad INIT_PER_CPU_VAR(fixed_percpu_data))
```

å¯ä»¥å‘ç°ï¼Œ`initial_gs` æŒ‡å‘ `fixed_percpu_data`ï¼Œè¿™æ®µä»£ç å°† `fixed_percpu_data`ä¼ é€’ç»™ `INIT_PER_CPU_VAR`å®ï¼Œåè€…åªæ˜¯ç»™è¾“å…¥å‚æ•°æ·»åŠ äº† `init_per_cpu__`å‰ç¼€è€Œå·²ã€‚åœ¨æ­¤å¾—å‡ºäº†ç¬¦å· `init_per_cpu__fixed_percpu_data`ã€‚å†çœ‹åˆ°`/source/arch/x86/kernel/vmlinux.lds.S`ä¸­æœ‰å¦‚ä¸‹å®šä¹‰:

```
/*
 * Per-cpu symbols which need to be offset from __per_cpu_load
 * for the boot processor.
 */
#define INIT_PER_CPU(x) init_per_cpu__##x = ABSOLUTE(x) + __per_cpu_load
INIT_PER_CPU(gdt_page);
INIT_PER_CPU(fixed_percpu_data);
INIT_PER_CPU(irq_stack_backing_store);
```

è¿™æ®µä»£ç å‘Šè¯‰æˆ‘ä»¬ç¬¦å· `init_per_cpu__fixed_percpu_data`çš„åœ°å€å°†ä¼šæ˜¯ `fixed_percpu_data + __per_cpu_load`ã€‚

`fixed_percpu_data`çš„å®šä¹‰å‡ºç°åœ¨`/source/arch/x86/include/asm/processor.h#L437`ä¸­ï¼Œå…¶ä¸­çš„ `DECLARE_INIT_PER_CPU`å®å±•å¼€ååˆè°ƒç”¨äº† `init_per_cpu_var`å®:

```
#ifdef CONFIG_X86_64
struct fixed_percpu_data {
    /*
     * GCC hardcodes the stack canary as %gs:40.  Since the
     * irq_stack is the object at %gs:0, we reserve the bottom
     * 48 bytes of the irq stack for the canary.
     */
    char        gs_base[40];
    // stack_canary å¯¹äºä¸­æ–­æ ˆæ¥è¯´æ˜¯ä¸€ä¸ªç”¨æ¥éªŒè¯æ ˆæ˜¯å¦å·²ç»è¢«ä¿®æ”¹çš„æ ˆä¿æŠ¤è€…(stack protector)ã€‚
    // gs_base æ˜¯ä¸€ä¸ª 40 å­—èŠ‚çš„æ•°ç»„ï¼ŒGCC è¦æ±‚ stack canaryåœ¨è¢«ä¿®æ­£è¿‡çš„åç§»é‡ä¸Š
    // gs çš„å€¼åœ¨ x86_64 æ¶æ„ä¸Šå¿…é¡»æ˜¯ 40ï¼Œåœ¨ x86 æ¶æ„ä¸Šå¿…é¡»æ˜¯ 20ã€‚
    unsigned long    stack_canary;
};

DECLARE_PER_CPU_FIRST(struct fixed_percpu_data, fixed_percpu_data) __visible;
DECLARE_INIT_PER_CPU(fixed_percpu_data);

// In /source/arch/x86/include/asm/percpu.h#L77
#define DECLARE_INIT_PER_CPU(var) 
       extern typeof(var) init_per_cpu_var(var)

// In /source/arch/x86/include/asm/percpu.h#L81
#ifdef CONFIG_X86_64_SMP
#define init_per_cpu_var(var)  init_per_cpu__##var
#else
#define init_per_cpu_var(var)  var
#endif

```

å°†æ‰€æœ‰çš„å®å±•å¼€ä¹‹åæˆ‘ä»¬å¯ä»¥å¾—åˆ°ä¸ä¹‹å‰ç›¸åŒçš„åç§° `init_per_cpu__fixed_percpu_data`ï¼Œä½†æ­¤æ—¶å®ƒä¸å†åªæ˜¯ä¸€ä¸ªç¬¦å·ï¼Œè€Œæˆäº†ä¸€ä¸ªå˜é‡ã€‚è¯·æ³¨æ„è¡¨è¾¾å¼ `typeof(var)`,åœ¨æ­¤æ—¶ `var`æ˜¯ `fixed_percpu_data`ã€‚

åˆ°æ­¤ä¸ºæ­¢ï¼Œæˆ‘ä»¬å®šä¹‰äº†`ABSOLUTE(x) + __per_cpu_load`çš„ç¬¬ä¸€ä¸ªå˜é‡å¹¶ä¸”çŸ¥é“äº†å®ƒçš„åœ°å€ã€‚å†çœ‹åˆ°ç¬¬äºŒä¸ªç¬¦å· `__per_cpu_load`ï¼Œè¯¥ç¬¦å·å®šä¹‰åœ¨`/source/include/asm-generic/sections.h#L42`ï¼Œè¿™ä¸ªç¬¦å·å®šä¹‰äº†ä¸€ç³»åˆ— `per-cpu`å˜é‡:

```
extern char __per_cpu_load[], __per_cpu_start[], __per_cpu_end[];
```

è¿™äº›ç¬¦å·ä»£è¡¨äº†è¿™ä¸€ç³»åˆ—å˜é‡çš„æ•°æ®åŒºåŸŸçš„åŸºåœ°å€ï¼Œå›åˆ°ä¹‹å‰çš„ä»£ç ä¸­ï¼š

```
movl    $MSR_GS_BASE,%ecx
movl    initial_gs(%rip),%eax
movl    initial_gs+4(%rip),%edx
wrmsr
```

è¿™é‡Œé€šè¿‡ `MSR_GS_BASE`æŒ‡å®šäº†ä¸€ä¸ªå¹³å°ç›¸å…³å¯„å­˜å™¨ï¼Œç„¶åå°† `initial_gs`çš„64-bitåœ°å€æ”¾åˆ°äº† `edx:eax`æ®µå¯„å­˜å™¨ä¸­ï¼Œç„¶åæ‰§è¡Œ `wrmsr`æŒ‡ä»¤ï¼Œå°† `init_per_cpu__fixed_percpu_data`çš„åŸºåœ°å€æ”¾å…¥äº† `gs`å¯„å­˜å™¨ï¼Œè€Œè¿™ä¸ªåœ°å€å°†æ˜¯ä¸­æ–­æ ˆçš„æ ˆåº•åœ°å€ã€‚

åœ¨æ­¤ä¹‹åæˆ‘ä»¬å°†è¿›å…¥ `x86_64_start_kernel`å‡½æ•°ä¸­ï¼Œæ­¤å‡½æ•°å®šä¹‰åœ¨`/source/arch/x86/kernel/head64.c`ã€‚åœ¨è¿™ä¸ªå‡½æ•°ä¸­ï¼Œå°†å®Œæˆæœ€åçš„å‡†å¤‡å·¥ä½œï¼Œä¹‹åå°±è¦è¿›å…¥åˆ°ä¸å¹³å°æ— å…³çš„é€šç”¨å†…æ ¸ä»£ç ï¼Œåœ¨è¿™ä¸ªè¿‡ç¨‹ä¸­ï¼Œä¼šå°†ä¸­æ–­æœåŠ¡ç¨‹åºå…¥å£åœ°å€å¡«å†™åˆ°æ—©æœŸ `Interrupt Descriptor Table`ä¸­ã€‚

### ä¸­æ–­æœåŠ¡ç¨‹åºå…¥å£åœ°å€å…³è”( `x86_64_start_kernel`å‡½æ•°åˆ†æ)

```
asmlinkage __visible void __init x86_64_start_kernel(char * real_mode_data)
{
    /*
     * Build-time sanity checks on the kernel image and module
     * area mappings. (these are purely build-time and produce no code)
     */
    BUILD_BUG_ON(MODULES_VADDR &lt; __START_KERNEL_map);
    BUILD_BUG_ON(MODULES_VADDR - __START_KERNEL_map &lt; KERNEL_IMAGE_SIZE);
    BUILD_BUG_ON(MODULES_LEN + KERNEL_IMAGE_SIZE &gt; 2*PUD_SIZE);
    BUILD_BUG_ON((__START_KERNEL_map &amp; ~PMD_MASK) != 0);
    BUILD_BUG_ON((MODULES_VADDR &amp; ~PMD_MASK) != 0);
    BUILD_BUG_ON(!(MODULES_VADDR &gt; __START_KERNEL));
    MAYBE_BUILD_BUG_ON(!(((MODULES_END - 1) &amp; PGDIR_MASK) ==
                (__START_KERNEL &amp; PGDIR_MASK)));
    BUILD_BUG_ON(__fix_to_virt(__end_of_fixed_addresses) &lt;= MODULES_END);

    cr4_init_shadow();

    /* Kill off the identity-map trampoline */
    reset_early_page_tables();

    clear_bss();

    clear_page(init_top_pgt);

    /*
     * SME support may update early_pmd_flags to include the memory
     * encryption mask, so it needs to be called before anything
     * that may generate a page fault.
     */
    sme_early_init();

    kasan_early_init();

    idt_setup_early_handler();

    copy_bootdata(__va(real_mode_data));

    /*
     * Load microcode early on BSP.
     */
    load_ucode_bsp();

    /* set init_top_pgt kernel high mapping*/
    init_top_pgt[511] = early_top_pgt[511];

    x86_64_start_reservations(real_mode_data);
}
```

å¯ä»¥å‘ç°ï¼Œè¿™ä¸ªè¿‡ç¨‹å’Œ`IDT`åˆå§‹åŒ–ç›¸å…³çš„é€»è¾‘ä½äº`idt_setup_early_handler()`ï¼Œæˆ‘ä»¬æ¥ä¸‹æ¥æ¥çœ‹è¿™ä¸ªå‡½æ•°ï¼š

```
// In /source/arch/x86/kernel/idt.c#L331

/**
 * idt_setup_early_handler - Initializes the idt table with early handlers
 */
void __init idt_setup_early_handler(void)
{
    int i;

    for (i = 0; i &lt; NUM_EXCEPTION_VECTORS; i++)
        set_intr_gate(i, early_idt_handler_array[i]);
#ifdef CONFIG_X86_32
    for ( ; i &lt; NR_VECTORS; i++)
        set_intr_gate(i, early_ignore_irq);
#endif
    load_idt(&amp;idt_descr);
}

extern const char early_idt_handler_array[NUM_EXCEPTION_VECTORS][EARLY_IDT_HANDLER_SIZE];
```

å¯ä»¥å‘ç°ï¼Œä¸­æ–­æœåŠ¡ç¨‹åºçš„å…¥å£åœ°å€ä»¥æ•°ç»„çš„å½¢å¼å­˜å‚¨ï¼Œå…¶ä¸­ `NUM_EXCEPTION_VECTORS` å’Œ `EARLY_IDT_HANDLER_SIZE` çš„å®šä¹‰å¦‚ä¸‹:

```
#define NUM_EXCEPTION_VECTORS 32
#define EARLY_IDT_HANDLER_SIZE 9
```

å› æ­¤ï¼Œæ•°ç»„ `early_idt_handler_array` å­˜æ”¾ç€ä¸­æ–­æœåŠ¡ç¨‹åºå…¥å£ï¼Œå…¶ä¸­æ¯ä¸ªå…¥å£å æ®9ä¸ªå­—èŠ‚ã€‚`early_idt_handlers` å®šä¹‰åœ¨æ–‡ä»¶`/source/arch/x86/kernel/head_64.S`ä¸­ã€‚`early_idt_handler_array`ä¹Ÿå®šä¹‰åœ¨è¿™ä¸ªæ–‡ä»¶ä¸­:

```
SYM_CODE_START(early_idt_handler_array)
    i = 0
    .rept NUM_EXCEPTION_VECTORS
    .if ((EXCEPTION_ERRCODE_MASK &gt;&gt; i) &amp; 1) == 0
        UNWIND_HINT_IRET_REGS
        pushq $0    # Dummy error code, to make stack frame uniform
    .else
        UNWIND_HINT_IRET_REGS offset=8
    .endif
    pushq $i        # 72(%rsp) Vector number
    jmp early_idt_handler_common
    UNWIND_HINT_IRET_REGS
    i = i + 1
    .fill early_idt_handler_array + i*EARLY_IDT_HANDLER_SIZE - ., 1, 0xcc
    .endr
    UNWIND_HINT_IRET_REGS offset=16
SYM_CODE_END(early_idt_handler_array)
```

è¿™é‡Œä½¿ç”¨ `.rept NUM_EXCEPTION_VECTORS` å¡«å……äº† `early_idt_handler_array` ï¼Œå…¶ä¸­ä¹ŸåŒ…å«äº† `early_make_pgtable` çš„ä¸­æ–­æœåŠ¡å‡½æ•°å…¥å£ã€‚ç°åœ¨æˆ‘ä»¬å·²ç»åˆ†æå®Œäº†æ‰€æœ‰`x86-64`å¹³å°ç›¸å…³çš„ä»£ç ï¼Œå³å°†è¿›å…¥é€šç”¨å†…æ ¸ä»£ç ä¸­ã€‚å½“ç„¶ï¼Œæˆ‘ä»¬ä¹‹åè¿˜ä¼šåœ¨ `setup_arch` å‡½æ•°ä¸­é‡æ–°å›åˆ°å¹³å°ç›¸å…³ä»£ç ï¼Œä½†è¿™å·²ç»æ˜¯ `x86_64` å¹³å°æ—©æœŸä»£ç çš„æœ€åéƒ¨åˆ†ã€‚



## 0x04 å‚è€ƒé“¾æ¥

[ã€åŸã€‘Linuxå†…æ ¸ä¸­æ–­ç³»ç»Ÿå¤„ç†æœºåˆ¶-è¯¦ç»†åˆ†æ â€“ Bystander_J](https://blog.csdn.net/weixin_42092278/article/details/819894497)

[ã€åŸã€‘GitBook â€“ Linux Inside â€“ 0xax](https://legacy.gitbook.com/book/0xax/linux-insides/details)

[ã€ç–‘ã€‘ä¸­æ–­è§£æ](http://www.kerneltravel.net/journal/viii/01.htm)

(è‡ªæœ¬ç¯‡æ–‡ç« èµ·ï¼Œå°†ä¼šå¯¹æ‰€æœ‰çš„å¼•ç”¨é“¾æ¥æ ‡æ³¨â€˜ã€åŸã€‘â€™ã€â€˜ã€è½¬/è¯‘ã€‘â€™ã€â€˜ã€ç–‘ã€‘â€™ä¸‰ç§æ ‡è¯†ï¼Œä»¥è¡¨ç¤ºå¼•ç”¨çš„æ–‡ç« æ˜¯å¦æ ‡æ˜äº†åŸåˆ›æˆ–è½¬è½½ï¼Œè‹¥å¼•ç”¨äº†å…¶ä»–ä½œè€…è½¬è½½çš„æ–‡ç« ï¼Œå°†ä¸å†è¿½æº¯è‡³å…¶åŸåˆ›ä½œè€…ï¼Œè¯·æ³¨æ„ï¼Œå¹¶éæ ‡æ˜ã€ç–‘ã€‘çš„å‡ä¸ºéåŸåˆ›æ–‡ç« ï¼Œä»…è¡¨ç¤ºæ–‡ç« å‡ºå¤„æœªæ˜¾ç¤ºåŸåˆ›æ€§ï¼Œå‡¡å¼•ç”¨ä¸ªäººåšå®¢æ–‡ç« ï¼Œé™¤éæ–‡ç« æ ‡æ˜è½¬è½½æˆ–ç¿»è¯‘ï¼Œä¸€å¾‹è§†ä¸ºåšä¸»åŸåˆ›ã€‚)
