[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/Unsized/slpp_all/surelog.log".
[WRN:PA0205] ${SURELOG_DIR}/tests/Unsized/dut.sv:1:2: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/Unsized/dut.sv:1:2: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                              12
Design                                                 1
Identifier                                             1
LogicNet                                               4
LogicTypespec                                          4
Module                                                 2
ModuleTypespec                                         1
Range                                                  4
RefTypespec                                            4
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/Unsized/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/Unsized/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Unsized/dut.sv, line:1:2, endln:6:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Unsized/dut.sv, line:1:2, endln:6:10
    |vpiName:work@top
  |vpiTypedef:
  \_LogicTypespec: , line:2:4, endln:2:9
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Unsized/dut.sv, line:1:2, endln:6:10
    |vpiRange:
    \_Range: , line:2:10, endln:2:16
      |vpiParent:
      \_LogicTypespec: , line:2:4, endln:2:9
      |vpiLeftRange:
      \_Constant: , line:2:11, endln:2:13
        |vpiParent:
        \_Range: , line:2:10, endln:2:16
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:14, endln:2:15
        |vpiParent:
        \_Range: , line:2:10, endln:2:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:3:4, endln:3:9
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Unsized/dut.sv, line:1:2, endln:6:10
    |vpiRange:
    \_Range: , line:3:10, endln:3:16
      |vpiParent:
      \_LogicTypespec: , line:3:4, endln:3:9
      |vpiLeftRange:
      \_Constant: , line:3:11, endln:3:13
        |vpiParent:
        \_Range: , line:3:10, endln:3:16
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:14, endln:3:15
        |vpiParent:
        \_Range: , line:3:10, endln:3:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:4:4, endln:4:9
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Unsized/dut.sv, line:1:2, endln:6:10
    |vpiRange:
    \_Range: , line:4:10, endln:4:16
      |vpiParent:
      \_LogicTypespec: , line:4:4, endln:4:9
      |vpiLeftRange:
      \_Constant: , line:4:11, endln:4:13
        |vpiParent:
        \_Range: , line:4:10, endln:4:16
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:4:14, endln:4:15
        |vpiParent:
        \_Range: , line:4:10, endln:4:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:5:4, endln:5:9
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Unsized/dut.sv, line:1:2, endln:6:10
    |vpiRange:
    \_Range: , line:5:10, endln:5:16
      |vpiParent:
      \_LogicTypespec: , line:5:4, endln:5:9
      |vpiLeftRange:
      \_Constant: , line:5:11, endln:5:13
        |vpiParent:
        \_Range: , line:5:10, endln:5:16
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:14, endln:5:15
        |vpiParent:
        \_Range: , line:5:10, endln:5:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:4, endln:2:9
  |vpiImportTypespec:
  \_LogicNet: (work@top.a), line:2:17, endln:2:18
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Unsized/dut.sv, line:1:2, endln:6:10
    |vpiTypespec:
    \_RefTypespec: (work@top.a), line:2:4, endln:2:16
      |vpiParent:
      \_LogicNet: (work@top.a), line:2:17, endln:2:18
      |vpiFullName:work@top.a
      |vpiActual:
      \_LogicTypespec: , line:2:4, endln:2:9
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:4, endln:3:9
  |vpiImportTypespec:
  \_LogicNet: (work@top.b), line:3:17, endln:3:18
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Unsized/dut.sv, line:1:2, endln:6:10
    |vpiTypespec:
    \_RefTypespec: (work@top.b), line:3:4, endln:3:16
      |vpiParent:
      \_LogicNet: (work@top.b), line:3:17, endln:3:18
      |vpiFullName:work@top.b
      |vpiActual:
      \_LogicTypespec: , line:3:4, endln:3:9
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:4, endln:4:9
  |vpiImportTypespec:
  \_LogicNet: (work@top.c), line:4:17, endln:4:18
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Unsized/dut.sv, line:1:2, endln:6:10
    |vpiTypespec:
    \_RefTypespec: (work@top.c), line:4:4, endln:4:16
      |vpiParent:
      \_LogicNet: (work@top.c), line:4:17, endln:4:18
      |vpiFullName:work@top.c
      |vpiActual:
      \_LogicTypespec: , line:4:4, endln:4:9
    |vpiName:c
    |vpiFullName:work@top.c
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:5:4, endln:5:9
  |vpiImportTypespec:
  \_LogicNet: (work@top.d), line:5:17, endln:5:18
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Unsized/dut.sv, line:1:2, endln:6:10
    |vpiTypespec:
    \_RefTypespec: (work@top.d), line:5:4, endln:5:16
      |vpiParent:
      \_LogicNet: (work@top.d), line:5:17, endln:5:18
      |vpiFullName:work@top.d
      |vpiActual:
      \_LogicTypespec: , line:5:4, endln:5:9
    |vpiName:d
    |vpiFullName:work@top.d
    |vpiNetType:36
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.a), line:2:17, endln:2:18
  |vpiNet:
  \_LogicNet: (work@top.b), line:3:17, endln:3:18
  |vpiNet:
  \_LogicNet: (work@top.c), line:4:17, endln:4:18
  |vpiNet:
  \_LogicNet: (work@top.d), line:5:17, endln:5:18
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Unsized/dut.sv, line:1:2, endln:6:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
