$date
	Mon Mar 17 16:00:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_4b_div $end
$var wire 4 ! remainder [3:0] $end
$var wire 4 " out [3:0] $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$scope module uut $end
$var wire 4 % a [3:0] $end
$var wire 4 & b [3:0] $end
$var wire 4 ' remainder [3:0] $end
$var wire 4 ( out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10 (
b0 '
b10 &
b100 %
b10 $
b100 #
b10 "
b0 !
$end
#10
